
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000355                       # Number of seconds simulated
sim_ticks                                   354513500                       # Number of ticks simulated
final_tick                               2261606027500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              265327799                       # Simulator instruction rate (inst/s)
host_op_rate                                265319589                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              797858917                       # Simulator tick rate (ticks/s)
host_mem_usage                                 751772                       # Number of bytes of host memory used
host_seconds                                     0.44                       # Real time elapsed on the host
sim_insts                                   117886350                       # Number of instructions simulated
sim_ops                                     117886350                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst       121024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data       218496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst        39104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data        89984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst       130432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data       642624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1241664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst       121024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst        39104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst       130432                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        290560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       593344                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          593344                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         1891                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data         3414                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst          611                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data         1406                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst         2038                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data        10041                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               19401                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          9271                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               9271                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst    341380512                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data    616326318                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst    110303275                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data    253823902                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst    367918288                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data   1812692606                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3502444900                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst    341380512                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst    110303275                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst    367918288                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        819602074                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      1673685205                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1673685205                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      1673685205                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst    341380512                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data    616326318                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst    110303275                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data    253823902                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst    367918288                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data   1812692606                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           5176130105                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                       576                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     164     47.67%     47.67% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.29%     47.97% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    179     52.03%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 344                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      164     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.30%     50.30% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     163     49.70%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  328                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0               138920000     91.89%     91.89% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 164500      0.11%     92.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               12095000      8.00%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total           151179500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.910615                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.953488                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu0.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     3                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    1      0.27%      0.27% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   12      3.25%      3.52% # number of callpals executed
system.cpu0.kern.callpal::tbi                       2      0.54%      4.07% # number of callpals executed
system.cpu0.kern.callpal::swpipl                  325     88.08%     92.14% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.27%     92.41% # number of callpals executed
system.cpu0.kern.callpal::rti                      18      4.88%     97.29% # number of callpals executed
system.cpu0.kern.callpal::callsys                   9      2.44%     99.73% # number of callpals executed
system.cpu0.kern.callpal::imb                       1      0.27%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   369                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel               31                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 17                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 18                      
system.cpu0.kern.mode_good::user                   17                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.580645                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.729167                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel          61937500     75.50%     75.50% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user            20102000     24.50%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      12                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements             5022                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          496.412565                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              64955                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             5022                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.934090                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data    24.588628                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   471.823938                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.048025                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.921531                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.969556                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          488                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          488                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           130013                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          130013                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        30558                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          30558                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        25701                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         25701                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          516                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          516                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          594                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          594                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data        56259                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           56259                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data        56259                       # number of overall hits
system.cpu0.dcache.overall_hits::total          56259                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         2867                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         2867                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         2135                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2135                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data           96                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           96                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           17                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           17                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         5002                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          5002                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         5002                       # number of overall misses
system.cpu0.dcache.overall_misses::total         5002                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        33425                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        33425                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        27836                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        27836                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          612                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          612                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          611                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          611                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data        61261                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        61261                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data        61261                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        61261                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.085774                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.085774                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.076699                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.076699                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.156863                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.156863                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.027823                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.027823                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.081651                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.081651                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.081651                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.081651                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         3082                       # number of writebacks
system.cpu0.dcache.writebacks::total             3082                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             2482                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.971959                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             338072                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             2482                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           136.209508                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst    26.614630                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   485.357329                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.051982                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.947964                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999945                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           334575                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          334575                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       163563                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         163563                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       163563                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          163563                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       163563                       # number of overall hits
system.cpu0.icache.overall_hits::total         163563                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         2483                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         2483                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         2483                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          2483                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         2483                       # number of overall misses
system.cpu0.icache.overall_misses::total         2483                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       166046                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       166046                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       166046                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       166046                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       166046                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       166046                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.014954                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.014954                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.014954                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.014954                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.014954                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.014954                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks         2482                       # number of writebacks
system.cpu0.icache.writebacks::total             2482                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                       794                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                      98     47.12%     47.12% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      3      1.44%     48.56% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    107     51.44%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 208                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                       98     49.49%     49.49% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       3      1.52%     51.01% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                      97     48.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  198                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               351563000     98.38%     98.38% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 361000      0.10%     98.48% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31                5425000      1.52%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           357349000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.906542                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.951923                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.35%      0.35% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   58     20.57%     20.92% # number of callpals executed
system.cpu1.kern.callpal::tbi                       5      1.77%     22.70% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  137     48.58%     71.28% # number of callpals executed
system.cpu1.kern.callpal::rdps                      1      0.35%     71.63% # number of callpals executed
system.cpu1.kern.callpal::rti                      69     24.47%     96.10% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      3.19%     99.29% # number of callpals executed
system.cpu1.kern.callpal::imb                       2      0.71%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   282                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              123                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  4                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 68                      
system.cpu1.kern.mode_good::user                   67                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.552846                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.250000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.701031                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel          59104500      5.44%      5.44% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user             8186500      0.75%      6.20% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle          1018267500     93.80%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements             2118                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          457.274032                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              49028                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             2118                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            23.148253                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data    87.264881                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   370.009151                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.170439                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.722674                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.893113                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          457                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          457                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.892578                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses            78637                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses           78637                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        22218                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          22218                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        12771                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         12771                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          436                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          436                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          456                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          456                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data        34989                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           34989                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data        34989                       # number of overall hits
system.cpu1.dcache.overall_hits::total          34989                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         1572                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         1572                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          678                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          678                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data           41                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           41                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           20                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           20                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         2250                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          2250                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         2250                       # number of overall misses
system.cpu1.dcache.overall_misses::total         2250                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        23790                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        23790                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        13449                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        13449                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          477                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          477                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          476                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          476                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data        37239                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        37239                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data        37239                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        37239                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.066078                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.066078                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.050413                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.050413                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.085954                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.085954                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.042017                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.042017                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.060421                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.060421                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.060421                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.060421                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          892                       # number of writebacks
system.cpu1.dcache.writebacks::total              892                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             1268                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.804020                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs              99894                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             1268                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            78.780757                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   192.369423                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   319.434597                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.375722                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.623896                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999617                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          434                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           78                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           273001                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          273001                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       134597                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         134597                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       134597                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          134597                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       134597                       # number of overall hits
system.cpu1.icache.overall_hits::total         134597                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         1269                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         1269                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         1269                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          1269                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         1269                       # number of overall misses
system.cpu1.icache.overall_misses::total         1269                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       135866                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       135866                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       135866                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       135866                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       135866                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       135866                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.009340                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.009340                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.009340                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.009340                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.009340                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.009340                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         1268                       # number of writebacks
system.cpu1.icache.writebacks::total             1268                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0               357085500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total           357250000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                     1                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                  0                      
system.cpu2.kern.mode_good::user                    0                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu2.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements                1                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          273.195308                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  7                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                1                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                    7                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   272.045918                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data     1.149391                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.531340                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.002245                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.533585                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          265                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          265                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.517578                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data           75                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data           52                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total            52                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data            3                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data            1                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data          127                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total             127                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data          127                       # number of overall hits
system.cpu2.dcache.overall_hits::total            127                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data            3                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data            2                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total            2                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data            1                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data            3                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data            5                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total             5                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data            5                       # number of overall misses
system.cpu2.dcache.overall_misses::total            5                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data          132                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data          132                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.038462                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.037037                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.037037                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.037879                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.037879                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.037879                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.037879                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu2.dcache.writebacks::total                1                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst          370                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst          370                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst          370                       # number of overall hits
system.cpu2.icache.overall_hits::total            370                       # number of overall hits
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst          370                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst          370                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                      1204                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     248     50.20%     50.20% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      1      0.20%     50.40% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    245     49.60%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 494                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      246     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       1      0.20%     50.20% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     245     49.80%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  492                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0               551034500     98.32%     98.32% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 112000      0.02%     98.34% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31                9321000      1.66%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total           560467500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.991935                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.995951                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu3.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu3.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu3.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu3.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu3.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu3.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                    12                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    3      0.53%      0.53% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   53      9.33%      9.86% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  393     69.19%     79.05% # number of callpals executed
system.cpu3.kern.callpal::rdps                      1      0.18%     79.23% # number of callpals executed
system.cpu3.kern.callpal::wrusp                     1      0.18%     79.40% # number of callpals executed
system.cpu3.kern.callpal::rti                     100     17.61%     97.01% # number of callpals executed
system.cpu3.kern.callpal::callsys                  15      2.64%     99.65% # number of callpals executed
system.cpu3.kern.callpal::imb                       2      0.35%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   568                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              152                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                 96                      
system.cpu3.kern.mode_good::user                   97                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.631579                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.775100                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel         509942500     87.10%     87.10% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user            75503500     12.90%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements            12731                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          489.816492                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             158363                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            12731                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            12.439164                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   171.638470                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   318.178022                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.335231                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.621441                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.956673                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          453                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           58                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           355442                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          355442                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        76036                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          76036                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        79955                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         79955                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1170                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1170                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1265                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1265                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       155991                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          155991                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       155991                       # number of overall hits
system.cpu3.dcache.overall_hits::total         155991                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         5823                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         5823                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         6920                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         6920                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data          120                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          120                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           19                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           19                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        12743                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         12743                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        12743                       # number of overall misses
system.cpu3.dcache.overall_misses::total        12743                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        81859                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        81859                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        86875                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        86875                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1290                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1290                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1284                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1284                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       168734                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       168734                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       168734                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       168734                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.071135                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.071135                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.079655                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.079655                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.093023                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.093023                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.014798                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.014798                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.075521                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.075521                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.075521                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.075521                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         8127                       # number of writebacks
system.cpu3.dcache.writebacks::total             8127                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             4270                       # number of replacements
system.cpu3.icache.tags.tagsinuse          511.871187                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             253769                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             4270                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            59.430679                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   205.381416                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   306.489770                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.401136                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.598613                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999748                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1          150                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          313                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           906533                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          906533                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       446860                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         446860                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       446860                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          446860                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       446860                       # number of overall hits
system.cpu3.icache.overall_hits::total         446860                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         4271                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         4271                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         4271                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          4271                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         4271                       # number of overall misses
system.cpu3.icache.overall_misses::total         4271                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       451131                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       451131                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       451131                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       451131                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       451131                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       451131                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.009467                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.009467                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.009467                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.009467                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.009467                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.009467                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks         4270                       # number of writebacks
system.cpu3.icache.writebacks::total             4270                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                  10                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 10                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                      20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                       80                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     22109                       # number of replacements
system.l2.tags.tagsinuse                  4009.549139                       # Cycle average of tags in use
system.l2.tags.total_refs                       17600                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     22109                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.796056                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     2145.870695                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst        87.245676                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data       195.861909                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst         1.223457                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data         3.163478                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst        48.004699                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data        57.572429                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst        13.514907                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data        13.387736                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   307.582723                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   248.977792                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst    81.357495                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   131.235453                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst   239.483078                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data   435.067611                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.523894                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.021300                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.047818                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000299                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.000772                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.011720                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.014056                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.003300                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.003268                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.075093                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.060786                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.019863                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.032040                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.058468                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.106218                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.978894                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4044                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          716                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1685                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1631                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.987305                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    441857                       # Number of tag accesses
system.l2.tags.data_accesses                   441857                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        12102                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            12102                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         5431                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             5431                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus1.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data            5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    7                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data          317                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           87                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data          496                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   900                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst          592                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst          658                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst         2233                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               3483                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data         1002                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data          666                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data         2210                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              3878                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst          592                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         1319                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst          658                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data          753                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst         2233                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         2706                       # number of demand (read+write) hits
system.l2.demand_hits::total                     8261                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst          592                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         1319                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst          658                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data          753                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst         2233                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         2706                       # number of overall hits
system.l2.overall_hits::total                    8261                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data            3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data           11                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data            2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data            4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 20                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                8                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data         1738                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data          552                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data         6376                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8666                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst         1891                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst          611                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst         2038                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4540                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data         1676                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data          854                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data         3667                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            6197                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst         1891                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         3414                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst          611                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1406                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst         2038                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data        10043                       # number of demand (read+write) misses
system.l2.demand_misses::total                  19403                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst         1891                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         3414                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst          611                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1406                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst         2038                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data        10043                       # number of overall misses
system.l2.overall_misses::total                 19403                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks        12102                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        12102                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         5431                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         5431                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data           13                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data            9                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               27                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              9                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data         2055                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data          639                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data         6872                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9566                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst         2483                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst         1269                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst         4271                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           8023                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data         2678                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data         1520                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data         5877                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         10075                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst         2483                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         4733                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         1269                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         2159                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         4271                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        12749                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                27664                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst         2483                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         4733                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         1269                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         2159                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         4271                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        12749                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               27664                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.846154                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.444444                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.740741                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.888889                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.845742                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.863850                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.927823                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.905917                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.761579                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.481481                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.477172                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.565873                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.625840                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.561842                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.623958                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.615087                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.761579                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.721318                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.481481                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.651227                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.477172                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.787748                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.701381                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.761579                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.721318                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.481481                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.651227                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.477172                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.787748                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.701381                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 9271                       # number of writebacks
system.l2.writebacks::total                      9271                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp              10737                       # Transaction distribution
system.membus.trans_dist::WriteReq                 10                       # Transaction distribution
system.membus.trans_dist::WriteResp                10                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         9271                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8245                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              125                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             58                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              30                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8703                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8664                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10737                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave           20                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        56570                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        56590                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  56590                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave           80                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1835008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1835088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1835088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             37149                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   37149    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               37149                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits               33923                       # DTB read hits
system.switch_cpus0.dtb.read_misses                90                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses            8139                       # DTB read accesses
system.switch_cpus0.dtb.write_hits              28429                       # DTB write hits
system.switch_cpus0.dtb.write_misses               15                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   7                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses           4585                       # DTB write accesses
system.switch_cpus0.dtb.data_hits               62352                       # DTB hits
system.switch_cpus0.dtb.data_misses               105                       # DTB misses
system.switch_cpus0.dtb.data_acv                    7                       # DTB access violations
system.switch_cpus0.dtb.data_accesses           12724                       # DTB accesses
system.switch_cpus0.itb.fetch_hits              43649                       # ITB hits
system.switch_cpus0.itb.fetch_misses               94                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses          43743                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                  301665                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts             165934                       # Number of instructions committed
system.switch_cpus0.committedOps               165934                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses       160127                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses           246                       # Number of float alu accesses
system.switch_cpus0.num_func_calls               4115                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts        17154                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts              160127                       # number of integer instructions
system.switch_cpus0.num_fp_insts                  246                       # number of float instructions
system.switch_cpus0.num_int_register_reads       220826                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes       112900                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads          119                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes          102                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs                62616                       # number of memory refs
system.switch_cpus0.num_load_insts              34127                       # Number of load instructions
system.switch_cpus0.num_store_insts             28489                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      230978.945317                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      70686.054683                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.234320                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.765680                       # Percentage of idle cycles
system.switch_cpus0.Branches                    22552                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass         2862      1.72%      1.72% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu            95904     57.76%     59.48% # Class of executed instruction
system.switch_cpus0.op_class::IntMult             157      0.09%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd             31      0.02%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::MemRead           35087     21.13%     80.73% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite          28769     17.33%     98.05% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess          3236      1.95%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total            166046                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits               23721                       # DTB read hits
system.switch_cpus1.dtb.read_misses               326                       # DTB read misses
system.switch_cpus1.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses            1824                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              13820                       # DTB write hits
system.switch_cpus1.dtb.write_misses               38                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses            875                       # DTB write accesses
system.switch_cpus1.dtb.data_hits               37541                       # DTB hits
system.switch_cpus1.dtb.data_misses               364                       # DTB misses
system.switch_cpus1.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus1.dtb.data_accesses            2699                       # DTB accesses
system.switch_cpus1.itb.fetch_hits              23252                       # ITB hits
system.switch_cpus1.itb.fetch_misses              125                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses          23377                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles              4522804977                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts             135481                       # Number of instructions committed
system.switch_cpus1.committedOps               135481                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       130166                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses           297                       # Number of float alu accesses
system.switch_cpus1.num_func_calls               2695                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        16016                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              130166                       # number of integer instructions
system.switch_cpus1.num_fp_insts                  297                       # number of float instructions
system.switch_cpus1.num_int_register_reads       172842                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes        99144                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs                38649                       # number of memory refs
system.switch_cpus1.num_load_insts              24605                       # Number of load instructions
system.switch_cpus1.num_store_insts             14044                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      3655346157.685171                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      867458819.314829                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.191797                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.808203                       # Percentage of idle cycles
system.switch_cpus1.Branches                    19745                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass         2816      2.07%      2.07% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu            86816     63.90%     65.97% # Class of executed instruction
system.switch_cpus1.op_class::IntMult              87      0.06%     66.03% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     66.03% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             25      0.02%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              3      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::MemRead           25655     18.88%     84.94% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          14054     10.34%     95.28% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess          6410      4.72%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            135866                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.data_hits                 141                       # DTB hits
system.switch_cpus2.dtb.data_misses                 0                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus2.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus2.itb.fetch_misses                0                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles              4522804863                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts                370                       # Number of instructions committed
system.switch_cpus2.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus2.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts                 351                       # number of integer instructions
system.switch_cpus2.num_fp_insts                    0                       # number of float instructions
system.switch_cpus2.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs                  142                       # number of memory refs
system.switch_cpus2.num_load_insts                 82                       # Number of load instructions
system.switch_cpus2.num_store_insts                60                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      4520451052.792858                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      2353810.207142                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.000520                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.999480                       # Percentage of idle cycles
system.switch_cpus2.Branches                       48                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total               370                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits               82681                       # DTB read hits
system.switch_cpus3.dtb.read_misses               372                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses           34074                       # DTB read accesses
system.switch_cpus3.dtb.write_hits              88100                       # DTB write hits
system.switch_cpus3.dtb.write_misses              106                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses          15516                       # DTB write accesses
system.switch_cpus3.dtb.data_hits              170781                       # DTB hits
system.switch_cpus3.dtb.data_misses               478                       # DTB misses
system.switch_cpus3.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus3.dtb.data_accesses           49590                       # DTB accesses
system.switch_cpus3.itb.fetch_hits             161857                       # ITB hits
system.switch_cpus3.itb.fetch_misses              152                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses         162009                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles              4523212056                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts             450648                       # Number of instructions committed
system.switch_cpus3.committedOps               450648                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses       433704                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses          3618                       # Number of float alu accesses
system.switch_cpus3.num_func_calls               8515                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts        46908                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts              433704                       # number of integer instructions
system.switch_cpus3.num_fp_insts                 3618                       # number of float instructions
system.switch_cpus3.num_int_register_reads       624037                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes       294555                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs               171895                       # number of memory refs
system.switch_cpus3.num_load_insts              83521                       # Number of load instructions
system.switch_cpus3.num_store_insts             88374                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      1644274883.869261                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      2878937172.130739                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.636481                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.363519                       # Percentage of idle cycles
system.switch_cpus3.Branches                    58289                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass         9711      2.15%      2.15% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu           256300     56.81%     58.97% # Class of executed instruction
system.switch_cpus3.op_class::IntMult             512      0.11%     59.08% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     59.08% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd           1172      0.26%     59.34% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     59.34% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     59.34% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     59.34% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv            227      0.05%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::MemRead           85781     19.01%     78.40% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite          88441     19.60%     98.01% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess          8987      1.99%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total            451131                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests        56232                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        25980                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         6902                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           6997                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         5225                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         1772                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp             18546                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                10                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp               10                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        12102                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         5431                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            6033                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             130                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            59                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            189                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9605                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9605                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          8023                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        10523                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         6780                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        14690                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         3209                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side         6380                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side           21                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        11488                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side        37698                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 80266                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       275008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side       520144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       124160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       201304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side          328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       461888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      1341024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2923856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           22109                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            78351                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.339485                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.770790                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  62014     79.15%     79.15% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   9934     12.68%     91.83% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   2913      3.72%     95.55% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   3121      3.98%     99.53% # Request fanout histogram
system.tol2bus.snoop_fanout::4                    369      0.47%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              78351                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000712                       # Number of seconds simulated
sim_ticks                                   711560500                       # Number of ticks simulated
final_tick                               2262674091500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               84016908                       # Simulator instruction rate (inst/s)
host_op_rate                                 84015416                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              497922183                       # Simulator tick rate (ticks/s)
host_mem_usage                                 756892                       # Number of bytes of host memory used
host_seconds                                     1.43                       # Real time elapsed on the host
sim_insts                                   120061023                       # Number of instructions simulated
sim_ops                                     120061023                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data         2112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst       126208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data       228032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst       521920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data       660352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst        30784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data        25728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1599232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst       126208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst       521920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst        30784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        683008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      1822464                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1822464                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst           64                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data           33                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst         1972                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data         3563                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst         8155                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data        10318                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst          481                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data          402                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               24988                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         28476                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              28476                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst      5756362                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data      2968124                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst    177367912                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data    320467480                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst    733486471                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data    928033526                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst     43262660                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data     36157150                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2247499686                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst      5756362                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst    177367912                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst    733486471                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst     43262660                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        959873405                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      2561221428                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           2561221428                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      2561221428                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst      5756362                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data      2968124                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst    177367912                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data    320467480                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst    733486471                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data    928033526                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst     43262660                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data     36157150                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4808721114                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                       517                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     218     42.25%     42.25% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     72     13.95%     56.20% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.19%     56.40% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    225     43.60%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 516                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      218     42.83%     42.83% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      72     14.15%     56.97% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.20%     57.17% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     218     42.83%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  509                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0               881284500     95.96%     95.96% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                5400000      0.59%     96.54% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 164500      0.02%     96.56% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               31578500      3.44%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total           918427500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.968889                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.986434                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.callpal::swpipl                  372     83.78%     83.78% # number of callpals executed
system.cpu0.kern.callpal::rdps                      1      0.23%     84.01% # number of callpals executed
system.cpu0.kern.callpal::rti                      71     15.99%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   444                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel               73                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                  0                      
system.cpu0.kern.mode_good::user                    0                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements               43                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          441.439056                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs                257                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs               43                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             5.976744                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   441.439056                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.862186                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.862186                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          448                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           50                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          383                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses            58532                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses           58532                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        17985                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          17985                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        10214                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         10214                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          502                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          502                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          432                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          432                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data        28199                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           28199                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data        28199                       # number of overall hits
system.cpu0.dcache.overall_hits::total          28199                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data           56                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           23                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           23                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data            9                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data            8                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            8                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data           79                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total            79                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data           79                       # number of overall misses
system.cpu0.dcache.overall_misses::total           79                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        18041                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        18041                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        10237                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        10237                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          511                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          511                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          440                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          440                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data        28278                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        28278                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data        28278                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        28278                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.003104                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.003104                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.002247                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.002247                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.017613                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.017613                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.018182                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.018182                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.002794                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.002794                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.002794                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.002794                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           18                       # number of writebacks
system.cpu0.dcache.writebacks::total               18                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              115                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs              17002                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              115                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           147.843478                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           86                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          359                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           57                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           193131                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          193131                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst        96393                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total          96393                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst        96393                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total           96393                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst        96393                       # number of overall hits
system.cpu0.icache.overall_hits::total          96393                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst          115                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          115                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst          115                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           115                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst          115                       # number of overall misses
system.cpu0.icache.overall_misses::total          115                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst        96508                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total        96508                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst        96508                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total        96508                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst        96508                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total        96508                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.001192                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.001192                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.001192                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.001192                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.001192                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.001192                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks          115                       # number of writebacks
system.cpu0.icache.writebacks::total              115                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                       656                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     167     47.71%     47.71% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      0.29%     48.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    182     52.00%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 350                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      167     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      0.30%     50.30% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     166     49.70%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  334                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               184341000     93.71%     93.71% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 164500      0.08%     93.79% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               12211500      6.21%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           196717000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.912088                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.954286                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.27%      0.27% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   14      3.71%      3.98% # number of callpals executed
system.cpu1.kern.callpal::tbi                       2      0.53%      4.51% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  328     87.00%     91.51% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.27%     91.78% # number of callpals executed
system.cpu1.kern.callpal::rti                      21      5.57%     97.35% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      2.39%     99.73% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.27%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   377                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel               34                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 20                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  2                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 21                      
system.cpu1.kern.mode_good::user                   20                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.617647                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.500000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.750000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel          65229000     60.94%     60.94% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user            41803000     39.06%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      14                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements             5109                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          500.426281                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              75179                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             5109                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.715013                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   500.426281                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.977395                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.977395                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          497                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          497                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           164048                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          164048                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        41303                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          41303                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        31810                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         31810                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          529                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          529                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          607                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          607                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data        73113                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           73113                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data        73113                       # number of overall hits
system.cpu1.dcache.overall_hits::total          73113                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         2955                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         2955                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2134                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2134                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data           98                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           98                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           19                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           19                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         5089                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          5089                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         5089                       # number of overall misses
system.cpu1.dcache.overall_misses::total         5089                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        44258                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        44258                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        33944                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        33944                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          627                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          627                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          626                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          626                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data        78202                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        78202                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data        78202                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        78202                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.066768                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.066768                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.062868                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.062868                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.156300                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.156300                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.030351                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.030351                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.065075                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.065075                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.065075                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.065075                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         3051                       # number of writebacks
system.cpu1.dcache.writebacks::total             3051                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             2666                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.983316                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             386504                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2666                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           144.975244                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst     0.077908                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   511.905408                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.000152                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.999815                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999967                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           430732                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          430732                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       211364                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         211364                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       211364                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          211364                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       211364                       # number of overall hits
system.cpu1.icache.overall_hits::total         211364                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         2668                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2668                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         2668                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2668                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         2668                       # number of overall misses
system.cpu1.icache.overall_misses::total         2668                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       214032                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       214032                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       214032                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       214032                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       214032                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       214032                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.012465                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.012465                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.012465                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.012465                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.012465                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.012465                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         2666                       # number of writebacks
system.cpu1.icache.writebacks::total             2666                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      60                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                      4527                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                    1003     39.66%     39.66% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                     17      0.67%     40.33% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.04%     40.37% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   1508     59.63%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                2529                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     1002     49.58%     49.58% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                      17      0.84%     50.42% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.05%     50.47% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    1001     49.53%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                 2021                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0               748386500     81.48%     81.48% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21                1215500      0.13%     81.61% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 112000      0.01%     81.62% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31              168790500     18.38%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total           918504500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.999003                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.663793                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.799130                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::4                         3     12.00%     12.00% # number of syscalls executed
system.cpu2.kern.syscall::6                         1      4.00%     16.00% # number of syscalls executed
system.cpu2.kern.syscall::17                        4     16.00%     32.00% # number of syscalls executed
system.cpu2.kern.syscall::45                        1      4.00%     36.00% # number of syscalls executed
system.cpu2.kern.syscall::48                        1      4.00%     40.00% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      4.00%     44.00% # number of syscalls executed
system.cpu2.kern.syscall::59                        1      4.00%     48.00% # number of syscalls executed
system.cpu2.kern.syscall::71                       10     40.00%     88.00% # number of syscalls executed
system.cpu2.kern.syscall::144                       1      4.00%     92.00% # number of syscalls executed
system.cpu2.kern.syscall::256                       1      4.00%     96.00% # number of syscalls executed
system.cpu2.kern.syscall::257                       1      4.00%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    25                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    4      0.13%      0.13% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  165      5.39%      5.52% # number of callpals executed
system.cpu2.kern.callpal::tbi                       5      0.16%      5.68% # number of callpals executed
system.cpu2.kern.callpal::swpipl                 2296     74.98%     80.67% # number of callpals executed
system.cpu2.kern.callpal::rdps                     88      2.87%     83.54% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     1      0.03%     83.57% # number of callpals executed
system.cpu2.kern.callpal::rti                     215      7.02%     90.59% # number of callpals executed
system.cpu2.kern.callpal::callsys                  42      1.37%     91.97% # number of callpals executed
system.cpu2.kern.callpal::imb                       2      0.07%     92.03% # number of callpals executed
system.cpu2.kern.callpal::rdunique                243      7.94%     99.97% # number of callpals executed
system.cpu2.kern.callpal::wrunique                  1      0.03%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                  3062                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel              379                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                196                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                195                      
system.cpu2.kern.mode_good::user                  196                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.514512                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.680000                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel        1640300500     96.65%     96.65% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user            56771500      3.35%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     165                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements            17903                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          484.466575                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs             323499                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            17903                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            18.069541                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data    36.914199                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   447.552376                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.072098                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.874126                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.946224                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          482                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses           712452                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses          712452                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       184850                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         184850                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       135358                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        135358                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         4070                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         4070                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         4501                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         4501                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       320208                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          320208                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       320208                       # number of overall hits
system.cpu2.dcache.overall_hits::total         320208                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        10534                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        10534                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         7252                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         7252                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data          512                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          512                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data           45                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           45                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        17786                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         17786                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        17786                       # number of overall misses
system.cpu2.dcache.overall_misses::total        17786                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       195384                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       195384                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       142610                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       142610                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         4582                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         4582                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         4546                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         4546                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       337994                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       337994                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       337994                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       337994                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.053914                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.053914                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.050852                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.050852                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.111742                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.111742                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.009899                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.009899                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.052622                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.052622                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.052622                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.052622                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        10625                       # number of writebacks
system.cpu2.dcache.writebacks::total            10625                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements            24396                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            1052253                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            24396                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            43.132194                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst    72.359081                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   439.640919                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.141326                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.858674                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0          230                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          275                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          2195368                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         2195368                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1061090                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1061090                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1061090                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1061090                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1061090                       # number of overall hits
system.cpu2.icache.overall_hits::total        1061090                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst        24396                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        24396                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst        24396                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         24396                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst        24396                       # number of overall misses
system.cpu2.icache.overall_misses::total        24396                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1085486                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1085486                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1085486                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1085486                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1085486                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1085486                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.022475                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.022475                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.022475                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.022475                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.022475                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.022475                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks        24396                       # number of writebacks
system.cpu2.icache.writebacks::total            24396                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       5                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                        63                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                      22     40.74%     40.74% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      3      5.56%     46.30% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                     29     53.70%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                  54                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                       22     47.83%     47.83% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       3      6.52%     54.35% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                      21     45.65%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                   46                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0               399470000     99.00%     99.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 351500      0.09%     99.09% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31                3665500      0.91%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total           403487000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.724138                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.851852                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.callpal::swpctx                    3      5.17%      5.17% # number of callpals executed
system.cpu3.kern.callpal::swpipl                   50     86.21%     91.38% # number of callpals executed
system.cpu3.kern.callpal::rdps                      3      5.17%     96.55% # number of callpals executed
system.cpu3.kern.callpal::rti                       2      3.45%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                    58                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel                5                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                  0                      
system.cpu3.kern.mode_good::user                    0                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu3.kern.swap_context                       3                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements              516                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          419.064498                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs               3367                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs              516                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             6.525194                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   419.064498                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.818485                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.818485                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          409                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          409                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.798828                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses            13914                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses           13914                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data         2984                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total           2984                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data         2927                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total          2927                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data           34                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data           36                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total           36                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data         5911                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total            5911                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data         5911                       # number of overall hits
system.cpu3.dcache.overall_hits::total           5911                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data          388                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total          388                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          248                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          248                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data           18                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           18                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           14                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           14                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data          636                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total           636                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data          636                       # number of overall misses
system.cpu3.dcache.overall_misses::total          636                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data         3372                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total         3372                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data         3175                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total         3175                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data           52                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total           52                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data           50                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total           50                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data         6547                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total         6547                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data         6547                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total         6547                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.115065                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.115065                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.078110                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.078110                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.346154                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.346154                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.280000                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.280000                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.097144                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.097144                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.097144                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.097144                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          286                       # number of writebacks
system.cpu3.dcache.writebacks::total              286                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements              901                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs              58149                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              901                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            64.538291                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          495                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses            37975                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses           37975                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst        17636                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total          17636                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst        17636                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total           17636                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst        17636                       # number of overall hits
system.cpu3.icache.overall_hits::total          17636                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst          901                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          901                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst          901                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           901                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst          901                       # number of overall misses
system.cpu3.icache.overall_misses::total          901                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst        18537                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total        18537                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst        18537                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total        18537                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst        18537                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total        18537                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.048605                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.048605                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.048605                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.048605                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.048605                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.048605                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks          901                       # number of writebacks
system.cpu3.icache.writebacks::total              901                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 143                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  1191936                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        148                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  650                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 650                       # Transaction distribution
system.iobus.trans_dist::WriteReq               19217                       # Transaction distribution
system.iobus.trans_dist::WriteResp              19217                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          266                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          574                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          722                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          816                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2398                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        37336                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        37336                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   39734                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1064                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          791                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          361                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          459                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2755                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1192288                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1192288                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1195043                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                18668                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                18668                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::1           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               168012                       # Number of tag accesses
system.iocache.tags.data_accesses              168012                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide           44                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               44                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide        18624                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        18624                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide           44                       # number of demand (read+write) misses
system.iocache.demand_misses::total                44                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           44                       # number of overall misses
system.iocache.overall_misses::total               44                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide           44                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             44                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide        18624                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        18624                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           44                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              44                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           44                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             44                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           18624                       # number of writebacks
system.iocache.writebacks::total                18624                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     30267                       # number of replacements
system.l2.tags.tagsinuse                  4010.707035                       # Cycle average of tags in use
system.l2.tags.total_refs                       37371                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     30267                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.234711                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1890.464667                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst         0.817304                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data         1.011929                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst         0.103451                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst         0.122426                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst    15.357130                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data    19.008301                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   309.747557                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   356.088882                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst   841.106193                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data   447.966395                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst    81.064231                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data    47.848568                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.461539                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.000200                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.000247                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.000025                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000030                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.003749                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.004641                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.075622                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.086936                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.205348                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.109367                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.019791                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.011682                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.979177                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4034                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          777                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1629                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1594                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           34                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.984863                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    738713                       # Number of tag accesses
system.l2.tags.data_accesses                   738713                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        13980                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            13980                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        16417                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            16417                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data            7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    8                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data            3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  3                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus1.data          318                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data         1143                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           12                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1473                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst           51                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst          696                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.inst        16241                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst          420                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              17408                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data           17                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data          919                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data         6361                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data          119                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              7416                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst           51                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data           17                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst          696                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         1237                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst        16241                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         7504                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst          420                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data          131                       # number of demand (read+write) hits
system.l2.demand_hits::total                    26297                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst           51                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data           17                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst          696                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         1237                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst        16241                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         7504                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst          420                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data          131                       # number of overall hits
system.l2.overall_hits::total                   26297                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data            7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data            7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data           16                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data            8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 38                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data           12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               18                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data            9                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data         1741                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data         5980                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data          182                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                7912                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst           64                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst         1972                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst         8155                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst          481                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            10672                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data           24                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data         1823                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data         4349                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data          220                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            6416                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst           64                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data           33                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst         1972                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         3564                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst         8155                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        10329                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst          481                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          402                       # number of demand (read+write) misses
system.l2.demand_misses::total                  25000                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           64                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data           33                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst         1972                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         3564                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst         8155                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        10329                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst          481                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          402                       # number of overall misses
system.l2.overall_misses::total                 25000                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks        13980                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        13980                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        16417                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        16417                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data            8                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data            7                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data           23                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data            8                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               46                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data           15                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             21                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data            9                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data         2059                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data         7123                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data          194                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9385                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst          115                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst         2668                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst        24396                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst          901                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          28080                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data           41                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data         2742                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data        10710                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data          339                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         13832                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst          115                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data           50                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         2668                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         4801                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst        24396                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        17833                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst          901                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data          533                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                51297                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst          115                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data           50                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         2668                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         4801                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst        24396                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        17833                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst          901                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data          533                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               51297                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.875000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.695652                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.826087                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.800000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.857143                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.845556                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.839534                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.938144                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.843047                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.556522                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.739130                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst     0.334276                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.533851                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.380057                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.585366                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.664843                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.406069                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.648968                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.463852                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.556522                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.660000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.739130                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.742345                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.334276                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.579207                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.533851                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.754221                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.487358                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.556522                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.660000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.739130                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.742345                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.334276                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.579207                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.533851                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.754221                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.487358                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 9852                       # number of writebacks
system.l2.writebacks::total                      9852                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 606                       # Transaction distribution
system.membus.trans_dist::ReadResp              17738                       # Transaction distribution
system.membus.trans_dist::WriteReq                593                       # Transaction distribution
system.membus.trans_dist::WriteResp               593                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        28476                       # Transaction distribution
system.membus.trans_dist::CleanEvict            10315                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              193                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             83                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              66                       # Transaction distribution
system.membus.trans_dist::ReadExReq              7983                       # Transaction distribution
system.membus.trans_dist::ReadExResp             7902                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         17132                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         18624                       # Transaction distribution
system.membus.trans_dist::InvalidateResp        18624                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        55960                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        55960                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         2398                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        70570                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        72968                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 128928                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1194752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1194752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         2755                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2229888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      2232643                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 3427395                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             84050                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   84050    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               84050                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits               18839                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_hits              11035                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.data_hits               29874                       # DTB hits
system.switch_cpus0.dtb.data_misses                 0                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.fetch_hits              10514                       # ITB hits
system.switch_cpus0.itb.fetch_misses                0                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses          10514                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                 1836999                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts              96508                       # Number of instructions committed
system.switch_cpus0.committedOps                96508                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses        92719                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_func_calls               8910                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts         6391                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts               92719                       # number of integer instructions
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_int_register_reads       117831                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes        71796                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs                30019                       # number of memory refs
system.switch_cpus0.num_load_insts              18983                       # Number of load instructions
system.switch_cpus0.num_store_insts             11036                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      1712428.009958                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      124570.990042                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.067812                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.932188                       # Percentage of idle cycles
system.switch_cpus0.Branches                    16546                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass          436      0.45%      0.45% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu            61673     63.90%     64.36% # Class of executed instruction
system.switch_cpus0.op_class::IntMult              72      0.07%     64.43% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     64.43% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0      0.00%     64.43% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     64.43% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     64.43% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     64.43% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     64.43% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     64.43% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     64.43% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     64.43% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     64.43% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     64.43% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     64.43% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     64.43% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     64.43% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     64.43% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     64.43% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     64.43% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     64.43% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     64.43% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     64.43% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     64.43% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     64.43% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     64.43% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     64.43% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     64.43% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     64.43% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     64.43% # Class of executed instruction
system.switch_cpus0.op_class::MemRead           20572     21.32%     85.75% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite          11036     11.44%     97.18% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess          2719      2.82%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total             96508                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits               44755                       # DTB read hits
system.switch_cpus1.dtb.read_misses               129                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses           18319                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              34549                       # DTB write hits
system.switch_cpus1.dtb.write_misses               18                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  10                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses          10411                       # DTB write accesses
system.switch_cpus1.dtb.data_hits               79304                       # DTB hits
system.switch_cpus1.dtb.data_misses               147                       # DTB misses
system.switch_cpus1.dtb.data_acv                   10                       # DTB access violations
system.switch_cpus1.dtb.data_accesses           28730                       # DTB accesses
system.switch_cpus1.itb.fetch_hits              87458                       # ITB hits
system.switch_cpus1.itb.fetch_misses              121                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses          87579                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                  392988                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts             213875                       # Number of instructions committed
system.switch_cpus1.committedOps               213875                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       206680                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses           343                       # Number of float alu accesses
system.switch_cpus1.num_func_calls               5389                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        22796                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              206680                       # number of integer instructions
system.switch_cpus1.num_fp_insts                  343                       # number of float instructions
system.switch_cpus1.num_int_register_reads       283614                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       146978                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads          178                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs                79635                       # number of memory refs
system.switch_cpus1.num_load_insts              45014                       # Number of load instructions
system.switch_cpus1.num_store_insts             34621                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      333850.958204                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      59137.041796                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.150481                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.849519                       # Percentage of idle cycles
system.switch_cpus1.Branches                    29799                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass         3843      1.80%      1.80% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu           125194     58.49%     60.29% # Class of executed instruction
system.switch_cpus1.op_class::IntMult             160      0.07%     60.36% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     60.36% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             46      0.02%     60.38% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     60.38% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     60.38% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     60.38% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              3      0.00%     60.39% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     60.39% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     60.39% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     60.39% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     60.39% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     60.39% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     60.39% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     60.39% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     60.39% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     60.39% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     60.39% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     60.39% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     60.39% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     60.39% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     60.39% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     60.39% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     60.39% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     60.39% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     60.39% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     60.39% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     60.39% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     60.39% # Class of executed instruction
system.switch_cpus1.op_class::MemRead           46011     21.50%     81.88% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          34902     16.31%     98.19% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess          3873      1.81%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            214032                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits              198475                       # DTB read hits
system.switch_cpus2.dtb.read_misses               752                       # DTB read misses
system.switch_cpus2.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses           18285                       # DTB read accesses
system.switch_cpus2.dtb.write_hits             147158                       # DTB write hits
system.switch_cpus2.dtb.write_misses              182                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   8                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses          11052                       # DTB write accesses
system.switch_cpus2.dtb.data_hits              345633                       # DTB hits
system.switch_cpus2.dtb.data_misses               934                       # DTB misses
system.switch_cpus2.dtb.data_acv                   20                       # DTB access violations
system.switch_cpus2.dtb.data_accesses           29337                       # DTB accesses
system.switch_cpus2.itb.fetch_hits             150892                       # ITB hits
system.switch_cpus2.itb.fetch_misses              493                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses         151385                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles                 1837080                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts            1084532                       # Number of instructions committed
system.switch_cpus2.committedOps              1084532                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses      1041677                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses          2965                       # Number of float alu accesses
system.switch_cpus2.num_func_calls              35441                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts       110503                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts             1041677                       # number of integer instructions
system.switch_cpus2.num_fp_insts                 2965                       # number of float instructions
system.switch_cpus2.num_int_register_reads      1426696                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes       769320                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads         1308                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes         1331                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs               348750                       # number of memory refs
system.switch_cpus2.num_load_insts             200901                       # Number of load instructions
system.switch_cpus2.num_store_insts            147849                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      435279.425978                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      1401800.574022                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.763059                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.236941                       # Percentage of idle cycles
system.switch_cpus2.Branches                   156927                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass        19584      1.80%      1.80% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu           679894     62.63%     64.44% # Class of executed instruction
system.switch_cpus2.op_class::IntMult            2259      0.21%     64.65% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     64.65% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd            481      0.04%     64.69% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     64.69% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt             11      0.00%     64.69% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             2      0.00%     64.69% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              6      0.00%     64.69% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     64.69% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     64.69% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     64.69% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     64.69% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     64.69% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     64.69% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     64.69% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     64.69% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     64.69% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     64.69% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     64.69% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     64.69% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     64.69% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     64.69% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     64.69% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     64.69% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     64.69% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     64.69% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     64.69% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     64.69% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     64.69% # Class of executed instruction
system.switch_cpus2.op_class::MemRead          209064     19.26%     83.95% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite         148270     13.66%     97.61% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess         25915      2.39%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total           1085486                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits                3411                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 3                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses              19                       # DTB read accesses
system.switch_cpus3.dtb.write_hits               3231                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.data_hits                6642                       # DTB hits
system.switch_cpus3.dtb.data_misses                 3                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses              19                       # DTB accesses
system.switch_cpus3.itb.fetch_hits                799                       # ITB hits
system.switch_cpus3.itb.fetch_misses                0                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses            799                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                  806979                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts              18534                       # Number of instructions committed
system.switch_cpus3.committedOps                18534                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses        17947                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses           141                       # Number of float alu accesses
system.switch_cpus3.num_func_calls                796                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts         1848                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts               17947                       # number of integer instructions
system.switch_cpus3.num_fp_insts                  141                       # number of float instructions
system.switch_cpus3.num_int_register_reads        24801                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes        12433                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads           66                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes           68                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs                 6673                       # number of memory refs
system.switch_cpus3.num_load_insts               3431                       # Number of load instructions
system.switch_cpus3.num_store_insts              3242                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      796470.452373                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      10508.547627                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.013022                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.986978                       # Percentage of idle cycles
system.switch_cpus3.Branches                     2850                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass          209      1.13%      1.13% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu            11212     60.48%     61.61% # Class of executed instruction
system.switch_cpus3.op_class::IntMult              38      0.20%     61.82% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     61.82% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd             11      0.06%     61.88% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     61.88% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     61.88% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     61.88% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     61.88% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     61.88% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     61.88% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     61.88% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     61.88% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     61.88% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     61.88% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     61.88% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     61.88% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     61.88% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     61.88% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     61.88% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     61.88% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     61.88% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     61.88% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     61.88% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     61.88% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     61.88% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     61.88% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     61.88% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     61.88% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     61.88% # Class of executed instruction
system.switch_cpus3.op_class::MemRead            3526     19.02%     80.90% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite           3247     17.52%     98.41% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess           294      1.59%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total             18537                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests       104042                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        45874                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        21894                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          12171                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         8384                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         3787                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq                606                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             43256                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               593                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              593                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        13980                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        16417                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            5596                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             191                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            86                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            277                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9466                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9466                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         28080                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        14570                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          300                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side         1669                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         7339                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        14869                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        62660                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side        52256                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         2278                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side         1806                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                143177                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        11840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side         7622                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       298944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       524112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      2448896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side      1846281                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side        88128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side        57764                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                5283587                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           67603                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples           172844                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.403491                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.815279                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 128806     74.52%     74.52% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  28413     16.44%     90.96% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   6408      3.71%     94.67% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   8356      4.83%     99.50% # Request fanout histogram
system.tol2bus.snoop_fanout::4                    861      0.50%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             172844                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  1.332519                       # Number of seconds simulated
sim_ticks                                1332519447500                       # Number of ticks simulated
final_tick                               3595193539000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1329700                       # Simulator instruction rate (inst/s)
host_op_rate                                  1329700                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              230799162                       # Simulator tick rate (ticks/s)
host_mem_usage                                 757916                       # Number of bytes of host memory used
host_seconds                                  5773.50                       # Real time elapsed on the host
sim_insts                                  7677028063                       # Number of instructions simulated
sim_ops                                    7677028063                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst      3270464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data    119895616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst      2024768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data    108308224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst      5748736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data    123695616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst      1923008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data    100349120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide         4864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          465220416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst      3270464                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst      2024768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst      5748736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst      1923008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      12966976                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    184817856                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       184817856                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst        51101                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data      1873369                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst        31637                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data      1692316                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst        89824                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data      1932744                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst        30047                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data      1567955                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide            76                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             7269069                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       2887779                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2887779                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst      2454346                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data     89976635                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst      1519504                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data     81280783                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst      4314185                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data     92828376                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst      1443137                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data     75307809                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide            3650                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             349128425                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst      2454346                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst      1519504                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst      4314185                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst      1443137                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          9731172                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       138698055                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            138698055                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       138698055                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst      2454346                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data     89976635                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst      1519504                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data     81280783                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst      4314185                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data     92828376                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst      1443137                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data     75307809                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide           3650                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            487826480                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     504                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                  11945211                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                 3831992     49.91%     49.91% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     50      0.00%     49.92% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                   1365      0.02%     49.93% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                     45      0.00%     49.93% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                3843640     50.07%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total             7677092                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                  3831787     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      50      0.00%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                    1365      0.02%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                      45      0.00%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                 3831762     49.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total              7665009                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            1233380965500     92.56%     92.56% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                3750000      0.00%     92.56% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22               66885000      0.01%     92.57% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                7037500      0.00%     92.57% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31            99060844000      7.43%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        1332519482000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.999947                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.996910                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.998426                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::6                         1      5.00%      5.00% # number of syscalls executed
system.cpu0.kern.syscall::17                        7     35.00%     40.00% # number of syscalls executed
system.cpu0.kern.syscall::71                        2     10.00%     50.00% # number of syscalls executed
system.cpu0.kern.syscall::73                       10     50.00%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    20                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                   76      0.00%      0.00% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   76      0.00%      0.00% # number of callpals executed
system.cpu0.kern.callpal::swpipl              3850729     50.15%     50.15% # number of callpals executed
system.cpu0.kern.callpal::rdps                   2748      0.04%     50.18% # number of callpals executed
system.cpu0.kern.callpal::rti                 3824905     49.81%     99.99% # number of callpals executed
system.cpu0.kern.callpal::callsys                  54      0.00%     99.99% # number of callpals executed
system.cpu0.kern.callpal::rdunique                569      0.01%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total               7679157                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel          3824978                       # number of protection mode switches
system.cpu0.kern.mode_switch::user            3823743                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel            3823742                      
system.cpu0.kern.mode_good::user              3823743                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.999677                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.999838                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel      924634393000     69.34%     69.34% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user        408827133000     30.66%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      76                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements          3764893                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          499.139774                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          604587719                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          3764893                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           160.585631                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   499.139774                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.974882                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.974882                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          497                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          144                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          201                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          143                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1248773697                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1248773697                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data    351996560                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      351996560                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data    246095489                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     246095489                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        20194                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        20194                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        23609                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        23609                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data    598092049                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       598092049                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data    598092049                       # number of overall hits
system.cpu0.dcache.overall_hits::total      598092049                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data     10545707                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     10545707                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data      9360016                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      9360016                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data         6640                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         6640                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data         3132                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         3132                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data     19905723                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      19905723                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data     19905723                       # number of overall misses
system.cpu0.dcache.overall_misses::total     19905723                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data    362542267                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    362542267                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data    255455505                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    255455505                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        26834                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        26834                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        26741                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        26741                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data    617997772                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    617997772                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data    617997772                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    617997772                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.029088                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029088                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.036640                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.036640                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.247447                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.247447                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.117124                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.117124                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.032210                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.032210                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.032210                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.032210                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks      1654762                       # number of writebacks
system.cpu0.dcache.writebacks::total          1654762                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements           311612                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         1542259724                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           311612                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          4949.295034                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0          247                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           36                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           52                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          177                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses       3462305218                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses      3462305218                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst   1730685191                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     1730685191                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst   1730685191                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      1730685191                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst   1730685191                       # number of overall hits
system.cpu0.icache.overall_hits::total     1730685191                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst       311612                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       311612                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst       311612                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        311612                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst       311612                       # number of overall misses
system.cpu0.icache.overall_misses::total       311612                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst   1730996803                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   1730996803                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst   1730996803                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   1730996803                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst   1730996803                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   1730996803                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000180                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000180                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000180                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000180                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000180                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000180                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks       311612                       # number of writebacks
system.cpu0.icache.writebacks::total           311612                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     549                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                  11959940                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                 3821807     49.93%     49.93% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                   1365      0.02%     49.95% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                     49      0.00%     49.95% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                3830651     50.05%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total             7653872                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                  3821602     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                    1365      0.02%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                      49      0.00%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                 3821569     49.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total              7644585                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            1234517798000     92.61%     92.61% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22               66885000      0.01%     92.61% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                8182500      0.00%     92.62% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31            98439704500      7.38%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        1333032570000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                 0.999946                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.997629                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.998787                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::73                        8    100.00%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     8                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                   30      0.00%      0.00% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   78      0.00%      0.00% # number of callpals executed
system.cpu1.kern.callpal::tbi                       1      0.00%      0.00% # number of callpals executed
system.cpu1.kern.callpal::swpipl              3837414     50.12%     50.13% # number of callpals executed
system.cpu1.kern.callpal::rdps                   2743      0.04%     50.16% # number of callpals executed
system.cpu1.kern.callpal::rti                 3815044     49.83%     99.99% # number of callpals executed
system.cpu1.kern.callpal::callsys                  29      0.00%     99.99% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.00%     99.99% # number of callpals executed
system.cpu1.kern.callpal::rdunique                507      0.01%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total               7655847                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel          3814542                       # number of protection mode switches
system.cpu1.kern.mode_switch::user            3813913                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                580                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel            3813931                      
system.cpu1.kern.mode_good::user              3813913                      
system.cpu1.kern.mode_good::idle                   18                      
system.cpu1.kern.mode_switch_good::kernel     0.999840                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.031034                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.999846                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel      454317267500     34.08%     34.08% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user        374768967500     28.11%     62.19% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle        504035958000     37.81%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      78                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements          2953033                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          501.672458                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          588425483                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2953033                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           199.261398                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   501.672458                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.979829                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.979829                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          490                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          236                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          224                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.957031                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       1214472063                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      1214472063                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data    341440403                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      341440403                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data    240783359                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total     240783359                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        14432                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        14432                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16731                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16731                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data    582223762                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       582223762                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data    582223762                       # number of overall hits
system.cpu1.dcache.overall_hits::total      582223762                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data      9915377                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      9915377                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data      9142468                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      9142468                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data         5265                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         5265                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data         2898                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         2898                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data     19057845                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      19057845                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data     19057845                       # number of overall misses
system.cpu1.dcache.overall_misses::total     19057845                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data    351355780                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    351355780                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data    249925827                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    249925827                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        19697                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        19697                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        19629                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        19629                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data    601281607                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    601281607                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data    601281607                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    601281607                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.028220                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.028220                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.036581                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.036581                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.267300                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.267300                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.147639                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.147639                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.031695                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.031695                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.031695                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.031695                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks      1181354                       # number of writebacks
system.cpu1.dcache.writebacks::total          1181354                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements           273518                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         1268609715                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           273518                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          4638.121495                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          152                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           64                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          246                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses       3318318302                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses      3318318302                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst   1658748874                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     1658748874                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst   1658748874                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      1658748874                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst   1658748874                       # number of overall hits
system.cpu1.icache.overall_hits::total     1658748874                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst       273518                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       273518                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst       273518                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        273518                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst       273518                       # number of overall misses
system.cpu1.icache.overall_misses::total       273518                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst   1659022392                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   1659022392                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst   1659022392                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   1659022392                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst   1659022392                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   1659022392                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000165                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000165                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000165                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000165                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000165                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000165                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks       273518                       # number of writebacks
system.cpu1.icache.writebacks::total           273518                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     371                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                  22378323                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                 4031765     49.92%     49.92% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                     84      0.00%     49.92% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                   1365      0.02%     49.94% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                     55      0.00%     49.94% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                4042967     50.06%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total             8076236                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                  4031540     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                      84      0.00%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                    1365      0.02%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                      55      0.00%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                 4031515     49.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total              8064559                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            1227883910500     92.15%     92.15% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21                6006000      0.00%     92.15% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22               66885000      0.01%     92.15% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                8401500      0.00%     92.15% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31           104554018000      7.85%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        1332519221000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.999944                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.997167                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.998554                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::3                      1970     97.72%     97.72% # number of syscalls executed
system.cpu2.kern.syscall::4                         1      0.05%     97.77% # number of syscalls executed
system.cpu2.kern.syscall::17                        3      0.15%     97.92% # number of syscalls executed
system.cpu2.kern.syscall::19                        1      0.05%     97.97% # number of syscalls executed
system.cpu2.kern.syscall::71                       32      1.59%     99.55% # number of syscalls executed
system.cpu2.kern.syscall::73                        6      0.30%     99.85% # number of syscalls executed
system.cpu2.kern.syscall::74                        3      0.15%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                  2016                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                   45      0.00%      0.00% # number of callpals executed
system.cpu2.kern.callpal::swpctx                   98      0.00%      0.00% # number of callpals executed
system.cpu2.kern.callpal::tbi                       1      0.00%      0.00% # number of callpals executed
system.cpu2.kern.callpal::swpipl              4053654     22.63%     22.63% # number of callpals executed
system.cpu2.kern.callpal::rdps                   3182      0.02%     22.65% # number of callpals executed
system.cpu2.kern.callpal::rti                 4021086     22.45%     45.09% # number of callpals executed
system.cpu2.kern.callpal::callsys                2042      0.01%     45.10% # number of callpals executed
system.cpu2.kern.callpal::imb                       1      0.00%     45.10% # number of callpals executed
system.cpu2.kern.callpal::rdunique            9834313     54.90%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total              17914422                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel          4021185                       # number of protection mode switches
system.cpu2.kern.mode_switch::user            4020300                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel            4020301                      
system.cpu2.kern.mode_good::user              4020300                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.999780                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.999890                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel      571224010500     42.87%     42.87% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user        761294866000     57.13%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                      98                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements          4011862                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          505.855142                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          920010399                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          4011862                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           229.322544                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   505.855142                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.987998                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.987998                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          489                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           53                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          247                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          145                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.955078                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses       1881397812                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses      1881397812                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data    535342931                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total      535342931                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data    338542344                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total     338542344                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data     19709355                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total     19709355                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data     19718659                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total     19718659                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data    873885275                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       873885275                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data    873885275                       # number of overall hits
system.cpu2.dcache.overall_hits::total      873885275                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data     10900850                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     10900850                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data      9850668                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      9850668                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data        12293                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        12293                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data         2907                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         2907                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data     20751518                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      20751518                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data     20751518                       # number of overall misses
system.cpu2.dcache.overall_misses::total     20751518                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data    546243781                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    546243781                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data    348393012                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total    348393012                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data     19721648                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total     19721648                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data     19721566                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total     19721566                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data    894636793                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    894636793                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data    894636793                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    894636793                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.019956                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.019956                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.028275                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.028275                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.000623                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.000623                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.000147                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.000147                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.023195                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.023195                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.023195                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.023195                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks      2228419                       # number of writebacks
system.cpu2.dcache.writebacks::total          2228419                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements           480393                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs         2103649850                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           480393                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          4379.018533                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0          108                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          103                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          244                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses       4991905343                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses      4991905343                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst   2495232082                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total     2495232082                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst   2495232082                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total      2495232082                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst   2495232082                       # number of overall hits
system.cpu2.icache.overall_hits::total     2495232082                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst       480393                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       480393                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst       480393                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        480393                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst       480393                       # number of overall misses
system.cpu2.icache.overall_misses::total       480393                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst   2495712475                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total   2495712475                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst   2495712475                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total   2495712475                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst   2495712475                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total   2495712475                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000192                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000192                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000192                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000192                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000192                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000192                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks       480393                       # number of writebacks
system.cpu2.icache.writebacks::total           480393                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                     833                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                  12176426                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                 3918072     49.93%     49.93% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                   1365      0.02%     49.95% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                     82      0.00%     49.95% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                3927007     50.05%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total             7846526                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                  3917895     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                    1365      0.02%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                      82      0.00%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                 3917893     49.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total              7837235                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            1231813019500     92.41%     92.41% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22               66885000      0.01%     92.41% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                9412500      0.00%     92.41% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31           101143693500      7.59%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        1333033010500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.999955                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.997679                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.998816                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::73                        8    100.00%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                     8                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                   39      0.00%      0.00% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   89      0.00%      0.00% # number of callpals executed
system.cpu3.kern.callpal::swpipl              3933461     50.12%     50.12% # number of callpals executed
system.cpu3.kern.callpal::rdps                   2739      0.03%     50.15% # number of callpals executed
system.cpu3.kern.callpal::rti                 3911649     49.84%     99.99% # number of callpals executed
system.cpu3.kern.callpal::callsys                  46      0.00%     99.99% # number of callpals executed
system.cpu3.kern.callpal::rdunique                449      0.01%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total               7848472                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel          3911738                       # number of protection mode switches
system.cpu3.kern.mode_switch::user            3910566                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel            3910566                      
system.cpu3.kern.mode_good::user              3910566                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.999700                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.999850                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel      955689547500     71.67%     71.67% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user        377813551500     28.33%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      89                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements          2913623                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          490.245179                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          601665206                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          2913623                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           206.500706                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   490.245179                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.957510                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.957510                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          492                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          355                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          103                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.960938                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses       1240701661                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses      1240701661                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data    348723833                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total      348723833                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data    246546150                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total     246546150                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        14470                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        14470                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        17067                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17067                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data    595269983                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       595269983                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data    595269983                       # number of overall hits
system.cpu3.dcache.overall_hits::total      595269983                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data      9875929                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      9875929                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data      9239261                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      9239261                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data         5650                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         5650                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data         2970                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         2970                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data     19115190                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      19115190                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data     19115190                       # number of overall misses
system.cpu3.dcache.overall_misses::total     19115190                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data    358599762                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    358599762                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data    255785411                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total    255785411                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        20120                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        20120                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        20037                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        20037                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data    614385173                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    614385173                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data    614385173                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    614385173                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.027540                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.027540                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.036121                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.036121                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.280815                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.280815                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.148226                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.148226                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.031113                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.031113                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.031113                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.031113                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks      1285422                       # number of writebacks
system.cpu3.dcache.writebacks::total          1285422                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements           293962                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs         1239122759                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs           293962                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          4215.248090                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          137                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           36                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          291                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses       3377475242                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses      3377475242                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst   1688296678                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total     1688296678                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst   1688296678                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total      1688296678                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst   1688296678                       # number of overall hits
system.cpu3.icache.overall_hits::total     1688296678                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst       293962                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total       293962                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst       293962                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total        293962                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst       293962                       # number of overall misses
system.cpu3.icache.overall_misses::total       293962                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst   1688590640                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total   1688590640                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst   1688590640                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total   1688590640                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst   1688590640                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total   1688590640                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000174                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000174                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000174                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000174                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000174                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000174                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks       293962                       # number of writebacks
system.cpu3.icache.writebacks::total           293962                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                1003                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  8232960                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                       1007                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 1734                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1734                       # Transaction distribution
system.iobus.trans_dist::WriteReq              136438                       # Transaction distribution
system.iobus.trans_dist::WriteResp             136438                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio        12284                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           76                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          402                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1734                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         4032                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        18528                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       257816                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       257816                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  276344                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        49136                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          304                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          551                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          867                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         2268                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        53126                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      8235104                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      8235104                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  8288230                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements               128908                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               128908                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1160172                       # Number of tag accesses
system.iocache.tags.data_accesses             1160172                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide          268                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              268                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide       128640                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       128640                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide          268                       # number of demand (read+write) misses
system.iocache.demand_misses::total               268                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide          268                       # number of overall misses
system.iocache.overall_misses::total              268                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide          268                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            268                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide       128640                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       128640                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide          268                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             268                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide          268                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            268                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks          128640                       # number of writebacks
system.iocache.writebacks::total               128640                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   8070880                       # number of replacements
system.l2.tags.tagsinuse                  3991.513981                       # Cycle average of tags in use
system.l2.tags.total_refs                    14097585                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8070880                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.746722                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1586.977517                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst    24.066106                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   467.435235                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst    14.370636                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   467.288591                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst   119.995147                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data   861.224337                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst    15.265271                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data   434.891141                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.387446                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.005876                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.114120                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.003508                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.114084                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.029296                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.210260                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.003727                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.106175                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.974491                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4000                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          386                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1082                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2504                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.976562                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 241510258                       # Number of tag accesses
system.l2.tags.data_accesses                241510258                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      6349957                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          6349957                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       375549                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           375549                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data          389                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data           65                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data          160                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data          108                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  722                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data          136                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data           24                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data           85                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data           19                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                264                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data       299492                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data       169557                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data       364115                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data       192540                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1025704                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst       260511                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst       241881                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.inst       390569                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst       263915                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1156876                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data      1590111                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data      1090625                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data      1711189                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data      1152391                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           5544316                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst       260511                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data      1889603                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst       241881                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data      1260182                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst       390569                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data      2075304                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst       263915                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data      1344931                       # number of demand (read+write) hits
system.l2.demand_hits::total                  7726896                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst       260511                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data      1889603                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst       241881                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data      1260182                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst       390569                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data      2075304                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst       263915                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data      1344931                       # number of overall hits
system.l2.overall_hits::total                 7726896                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data       321954                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data       319452                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data       326463                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data       321887                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total            1289756                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data          783                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data          219                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data          151                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data          227                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             1380                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data       502699                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data       443414                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data       622793                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data       461308                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2030214                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst        51101                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst        31637                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst        89824                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst        30047                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           202609                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data      1370725                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data      1248963                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data      1310034                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data      1106709                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         5036431                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst        51101                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data      1873424                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst        31637                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data      1692377                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst        89824                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data      1932827                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst        30047                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data      1568017                       # number of demand (read+write) misses
system.l2.demand_misses::total                7269254                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst        51101                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data      1873424                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst        31637                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data      1692377                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst        89824                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data      1932827                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst        30047                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data      1568017                       # number of overall misses
system.l2.overall_misses::total               7269254                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks      6349957                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      6349957                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       375549                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       375549                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data       322343                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data       319517                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data       326623                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data       321995                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total          1290478                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data          919                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data          243                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data          236                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data          246                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1644                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data       802191                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data       612971                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data       986908                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data       653848                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3055918                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst       311612                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst       273518                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst       480393                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst       293962                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1359485                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data      2960836                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data      2339588                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data      3021223                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data      2259100                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      10580747                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst       311612                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data      3763027                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst       273518                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data      2952559                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst       480393                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data      4008131                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst       293962                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data      2912948                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             14996150                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst       311612                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data      3763027                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst       273518                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data      2952559                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst       480393                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data      4008131                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst       293962                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data      2912948                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            14996150                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.998793                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.999797                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.999510                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.999665                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.999441                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.852013                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.901235                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.639831                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.922764                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.839416                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.626657                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.723385                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.631055                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.705528                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.664355                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.163989                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.115667                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst     0.186980                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.102214                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.149034                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.462952                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.533839                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.433610                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.489889                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.476000                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.163989                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.497850                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.115667                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.573190                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.186980                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.482227                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.102214                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.538292                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.484741                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.163989                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.497850                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.115667                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.573190                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.186980                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.482227                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.102214                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.538292                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.484741                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              2759139                       # number of writebacks
system.l2.writebacks::total                   2759139                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                1466                       # Transaction distribution
system.membus.trans_dist::ReadResp            5240774                       # Transaction distribution
system.membus.trans_dist::WriteReq               7798                       # Transaction distribution
system.membus.trans_dist::WriteResp              7798                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2887779                       # Transaction distribution
system.membus.trans_dist::CleanEvict          4205697                       # Transaction distribution
system.membus.trans_dist::UpgradeReq         29269664                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          11643                       # Transaction distribution
system.membus.trans_dist::UpgradeResp         1291397                       # Transaction distribution
system.membus.trans_dist::ReadExReq           7296323                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2029953                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       5239308                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        128640                       # Transaction distribution
system.membus.trans_dist::InvalidateResp       128640                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       386550                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       386550                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave        18528                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     57341802                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     57360330                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               57746880                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      8250112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      8250112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        53126                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    641800448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    641853574                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               650103686                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples          49048492                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                49048492    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total            49048492                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits           362512919                       # DTB read hits
system.switch_cpus0.dtb.read_misses            246736                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses       139455607                       # DTB read accesses
system.switch_cpus0.dtb.write_hits          259307139                       # DTB write hits
system.switch_cpus0.dtb.write_misses           195761                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses       51277275                       # DTB write accesses
system.switch_cpus0.dtb.data_hits           621820058                       # DTB hits
system.switch_cpus0.dtb.data_misses            442497                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses       190732882                       # DTB accesses
system.switch_cpus0.itb.fetch_hits         1005687163                       # ITB hits
system.switch_cpus0.itb.fetch_misses              278                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses     1005687441                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles              2665039399                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts         1726732485                       # Number of instructions committed
system.switch_cpus0.committedOps           1726732485                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses   1638224258                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses        753624                       # Number of float alu accesses
system.switch_cpus0.num_func_calls           10607222                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts    177989048                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts          1638224258                       # number of integer instructions
system.switch_cpus0.num_fp_insts               753624                       # number of float instructions
system.switch_cpus0.num_int_register_reads   2271121112                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes   1205025405                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads       350674                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes       350157                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs            625717472                       # number of memory refs
system.switch_cpus0.num_load_insts          365551544                       # Number of load instructions
system.switch_cpus0.num_store_insts         260165928                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      934042494.641122                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      1730996904.358878                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.649520                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.350480                       # Percentage of idle cycles
system.switch_cpus0.Branches                218097790                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass     51068431      2.95%      2.95% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu        960610804     55.49%     58.44% # Class of executed instruction
system.switch_cpus0.op_class::IntMult          518594      0.03%     58.47% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     58.47% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd         402854      0.02%     58.50% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp            554      0.00%     58.50% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt         104145      0.01%     58.50% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             8      0.00%     58.50% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv          34715      0.00%     58.51% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     58.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     58.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     58.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     58.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     58.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     58.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     58.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     58.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     58.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     58.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     58.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     58.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     58.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     58.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     58.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     58.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     58.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     58.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     58.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     58.51% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     58.51% # Class of executed instruction
system.switch_cpus0.op_class::MemRead       365593896     21.12%     79.63% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite      260170396     15.03%     94.66% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess      92492406      5.34%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total        1730996803                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits           351294730                       # DTB read hits
system.switch_cpus1.dtb.read_misses            286173                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses       129067617                       # DTB read accesses
system.switch_cpus1.dtb.write_hits          253760286                       # DTB write hits
system.switch_cpus1.dtb.write_misses           203925                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses       46786224                       # DTB write accesses
system.switch_cpus1.dtb.data_hits           605055016                       # DTB hits
system.switch_cpus1.dtb.data_misses            490098                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses       175853841                       # DTB accesses
system.switch_cpus1.itb.fetch_hits          937125401                       # ITB hits
system.switch_cpus1.itb.fetch_misses              183                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses      937125584                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles              2666065731                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts         1654719896                       # Number of instructions committed
system.switch_cpus1.committedOps           1654719896                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses   1572660289                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses        631200                       # Number of float alu accesses
system.switch_cpus1.num_func_calls           10490884                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts    169348101                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts          1572660289                       # number of integer instructions
system.switch_cpus1.num_fp_insts               631200                       # number of float instructions
system.switch_cpus1.num_int_register_reads   2176942522                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes   1153943517                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads       365440                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes       365480                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs            608997392                       # number of memory refs
system.switch_cpus1.num_load_insts          354381382                       # Number of load instructions
system.switch_cpus1.num_store_insts         254616010                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      1006404485.984860                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      1659661245.015140                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.622513                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.377487                       # Percentage of idle cycles
system.switch_cpus1.Branches                208642777                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass     45348222      2.73%      2.73% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu        910996314     54.91%     57.65% # Class of executed instruction
system.switch_cpus1.op_class::IntMult          509638      0.03%     57.68% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     57.68% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd         264480      0.02%     57.69% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     57.69% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt         109236      0.01%     57.70% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     57.70% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv          36412      0.00%     57.70% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     57.70% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     57.70% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     57.70% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     57.70% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     57.70% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     57.70% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     57.70% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     57.70% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     57.70% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     57.70% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     57.70% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     57.70% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     57.70% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     57.70% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     57.70% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     57.70% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     57.70% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     57.70% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     57.70% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     57.70% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     57.70% # Class of executed instruction
system.switch_cpus1.op_class::MemRead       354411179     21.36%     79.06% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite      254617263     15.35%     94.41% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess      92729648      5.59%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total        1659022392                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits           556059067                       # DTB read hits
system.switch_cpus2.dtb.read_misses            227645                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses       319581172                       # DTB read accesses
system.switch_cpus2.dtb.write_hits          372136857                       # DTB write hits
system.switch_cpus2.dtb.write_misses           219440                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses      152105699                       # DTB write accesses
system.switch_cpus2.dtb.data_hits           928195924                       # DTB hits
system.switch_cpus2.dtb.data_misses            447085                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses       471686871                       # DTB accesses
system.switch_cpus2.itb.fetch_hits         1720305097                       # ITB hits
system.switch_cpus2.itb.fetch_misses              274                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses     1720305371                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles              2665039266                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts         2491250344                       # Number of instructions committed
system.switch_cpus2.committedOps           2491250344                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses   2330682814                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses        819298                       # Number of float alu accesses
system.switch_cpus2.num_func_calls           31121367                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts    275003444                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts          2330682814                       # number of integer instructions
system.switch_cpus2.num_fp_insts               819298                       # number of float instructions
system.switch_cpus2.num_int_register_reads   3153986762                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes   1708087991                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads       478962                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes       479002                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs            942108378                       # number of memory refs
system.switch_cpus2.num_load_insts          569021539                       # Number of load instructions
system.switch_cpus2.num_store_insts         373086839                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      169326539.893813                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      2495712726.106187                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.936464                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.063536                       # Percentage of idle cycles
system.switch_cpus2.Branches                346665382                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass     82053799      3.29%      3.29% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu       1343750261     53.84%     57.13% # Class of executed instruction
system.switch_cpus2.op_class::IntMult          601015      0.02%     57.15% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     57.15% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd         338800      0.01%     57.17% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     57.17% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt         143211      0.01%     57.17% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     57.17% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv          47737      0.00%     57.18% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     57.18% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     57.18% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     57.18% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     57.18% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     57.18% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     57.18% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     57.18% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     57.18% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     57.18% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     57.18% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     57.18% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     57.18% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     57.18% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     57.18% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     57.18% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     57.18% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     57.18% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     57.18% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     57.18% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     57.18% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     57.18% # Class of executed instruction
system.switch_cpus2.op_class::MemRead       588786554     23.59%     80.77% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite      373091657     14.95%     95.72% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess     106899441      4.28%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total        2495712475                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits           358551540                       # DTB read hits
system.switch_cpus3.dtb.read_misses            236567                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses       130667542                       # DTB read accesses
system.switch_cpus3.dtb.write_hits          259717156                       # DTB write hits
system.switch_cpus3.dtb.write_misses           181049                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses       47225289                       # DTB write accesses
system.switch_cpus3.dtb.data_hits           618268696                       # DTB hits
system.switch_cpus3.dtb.data_misses            417616                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses       177892831                       # DTB accesses
system.switch_cpus3.itb.fetch_hits          947876647                       # ITB hits
system.switch_cpus3.itb.fetch_misses              213                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses      947876860                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles              2666066896                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts         1684264315                       # Number of instructions committed
system.switch_cpus3.committedOps           1684264315                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses   1600641828                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses        765711                       # Number of float alu accesses
system.switch_cpus3.num_func_calls           10825036                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts    172351434                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts          1600641828                       # number of integer instructions
system.switch_cpus3.num_fp_insts               765711                       # number of float instructions
system.switch_cpus3.num_int_register_reads   2214072815                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes   1173072754                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads       450378                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes       450402                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs            622211139                       # number of memory refs
system.switch_cpus3.num_load_insts          361613134                       # Number of load instructions
system.switch_cpus3.num_store_insts         260598005                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      976825526.322129                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      1689241369.677871                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.633608                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.366392                       # Percentage of idle cycles
system.switch_cpus3.Branches                212602408                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass     46044443      2.73%      2.73% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu        925039783     54.78%     57.51% # Class of executed instruction
system.switch_cpus3.op_class::IntMult          547268      0.03%     57.54% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     57.54% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd         313797      0.02%     57.56% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     57.56% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt         134631      0.01%     57.57% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     57.57% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv          44877      0.00%     57.57% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     57.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     57.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     57.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     57.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     57.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     57.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     57.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     57.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     57.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     57.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     57.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     57.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     57.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     57.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     57.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     57.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     57.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     57.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     57.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     57.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     57.57% # Class of executed instruction
system.switch_cpus3.op_class::MemRead       361643035     21.42%     78.99% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite      260599619     15.43%     94.42% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess      94223187      5.58%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total        1688590640                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests     95234412                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     47820202                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests     34908682                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops        3368835                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops      3066234                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       302601                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq               1466                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          42628662                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              7798                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             7798                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      6349957                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       375549                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5783313                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq        29270125                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         11907                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp       29282032                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          8322288                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         8322288                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1359485                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     41267711                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       699518                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     43083529                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       602354                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     40790566                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side      1140200                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     45187313                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       652447                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side     40834452                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             172990379                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     24825984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    916862037                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     21045504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    832750816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side     42227648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    989854133                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side     22943040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    840743324                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3691252486                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         8328696                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples        103572372                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.796259                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.618912                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               29981489     28.95%     28.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1               67147778     64.83%     93.78% # Request fanout histogram
system.tol2bus.snoop_fanout::2                4122503      3.98%     97.76% # Request fanout histogram
system.tol2bus.snoop_fanout::3                2207110      2.13%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 112010      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                    816      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                    444      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                    203      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                     19      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              8                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          103572372                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.002154                       # Number of seconds simulated
sim_ticks                                  2154109500                       # Number of ticks simulated
final_tick                               3597347648500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              868514071                       # Simulator instruction rate (inst/s)
host_op_rate                                868509916                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              243555272                       # Simulator tick rate (ticks/s)
host_mem_usage                                 758940                       # Number of bytes of host memory used
host_seconds                                     8.84                       # Real time elapsed on the host
sim_insts                                  7681446868                       # Number of instructions simulated
sim_ops                                    7681446868                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst       122368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data       532992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst       174848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data       365440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst        56256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data       100288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst       144192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data       650688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2147072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst       122368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst       174848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst        56256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst       144192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        497664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      1010496                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1010496                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         1912                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data         8328                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst         2732                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data         5710                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst          879                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data         1567                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst         2253                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data        10167                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               33548                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         15789                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              15789                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst     56806769                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data    247430319                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst     81169504                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data    169647829                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst     26115664                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data     46556593                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst     66938101                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data    302068210                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             996732989                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst     56806769                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst     81169504                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst     26115664                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst     66938101                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        231030038                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       469101501                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            469101501                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       469101501                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst     56806769                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data    247430319                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst     81169504                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data    169647829                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst     26115664                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data     46556593                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst     66938101                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data    302068210                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1465834490                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                     12243                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    5475     47.18%     47.18% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                    291      2.51%     49.69% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                      2      0.02%     49.70% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.01%     49.71% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   5836     50.29%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total               11605                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     5475     48.70%     48.70% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                     291      2.59%     51.29% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                       2      0.02%     51.30% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.01%     51.31% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    5474     48.69%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                11243                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0               874924500     44.94%     44.94% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21               21825000      1.12%     46.06% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                  98000      0.01%     46.07% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 164500      0.01%     46.08% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31             1049744500     53.92%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total          1946756500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.937971                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.968807                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::4                        22     73.33%     73.33% # number of syscalls executed
system.cpu0.kern.syscall::73                        8     26.67%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    30                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                   54      0.46%      0.46% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   18      0.15%      0.62% # number of callpals executed
system.cpu0.kern.callpal::swpipl                10981     94.26%     94.88% # number of callpals executed
system.cpu0.kern.callpal::rdps                     66      0.57%     95.44% # number of callpals executed
system.cpu0.kern.callpal::rti                     330      2.83%     98.27% # number of callpals executed
system.cpu0.kern.callpal::callsys                  33      0.28%     98.56% # number of callpals executed
system.cpu0.kern.callpal::rdunique                168      1.44%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                 11650                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              349                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 36                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 37                      
system.cpu0.kern.mode_good::user                   36                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.106017                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.189610                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel        1624104500     96.95%     96.95% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user            51071000      3.05%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      18                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements            16218                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          495.482034                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            1689670                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            16657                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           101.439035                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   495.482034                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.967738                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.967738                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          439                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          438                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.857422                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          1762882                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         1762882                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       556873                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         556873                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       275372                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        275372                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        11862                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        11862                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        12171                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        12171                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       832245                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          832245                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       832245                       # number of overall hits
system.cpu0.dcache.overall_hits::total         832245                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        12274                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        12274                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         3798                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         3798                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data          668                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          668                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data          110                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          110                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        16072                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         16072                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        16072                       # number of overall misses
system.cpu0.dcache.overall_misses::total        16072                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       569147                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       569147                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       279170                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       279170                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        12530                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        12530                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        12281                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        12281                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       848317                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       848317                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       848317                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       848317                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.021566                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.021566                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.013605                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.013605                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.053312                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.053312                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.008957                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.008957                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018946                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018946                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018946                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018946                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        12583                       # number of writebacks
system.cpu0.dcache.writebacks::total            12583                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             6318                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          191924238                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             6830                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         28100.181259                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          461                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           41                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          6749456                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         6749456                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      3365251                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        3365251                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      3365251                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         3365251                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      3365251                       # number of overall hits
system.cpu0.icache.overall_hits::total        3365251                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         6318                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         6318                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         6318                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          6318                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         6318                       # number of overall misses
system.cpu0.icache.overall_misses::total         6318                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      3371569                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      3371569                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      3371569                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      3371569                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      3371569                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      3371569                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.001874                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.001874                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.001874                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.001874                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.001874                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.001874                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks         6318                       # number of writebacks
system.cpu0.icache.writebacks::total             6318                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      21                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                      1350                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     413     47.75%     47.75% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                      2      0.23%     47.98% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                     19      2.20%     50.17% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    431     49.83%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 865                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      413     49.88%     49.88% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                       2      0.24%     50.12% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                      19      2.29%     52.42% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     394     47.58%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  828                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0              1876968500     96.32%     96.32% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                  98000      0.01%     96.32% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                3825500      0.20%     96.52% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               67815500      3.48%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total          1948707500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.914153                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.957225                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::2                         1     16.67%     16.67% # number of syscalls executed
system.cpu1.kern.syscall::3                         1     16.67%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::4                         1     16.67%     50.00% # number of syscalls executed
system.cpu1.kern.syscall::19                        1     16.67%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::54                        1     16.67%     83.33% # number of syscalls executed
system.cpu1.kern.syscall::71                        1     16.67%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     6                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.11%      0.11% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   33      3.65%      3.77% # number of callpals executed
system.cpu1.kern.callpal::tbi                       2      0.22%      3.99% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  796     88.15%     92.14% # number of callpals executed
system.cpu1.kern.callpal::rdps                      4      0.44%     92.58% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.11%     92.69% # number of callpals executed
system.cpu1.kern.callpal::rti                      48      5.32%     98.01% # number of callpals executed
system.cpu1.kern.callpal::callsys                  13      1.44%     99.45% # number of callpals executed
system.cpu1.kern.callpal::imb                       5      0.55%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   903                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel               42                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 27                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                 39                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 28                      
system.cpu1.kern.mode_good::user                   27                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.666667                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.025641                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.518519                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         161285000      8.58%      8.58% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user            40157000      2.14%     10.71% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle          1679229000     89.29%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      33                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements             7928                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          467.926144                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            1190671                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             8324                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           143.040726                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   467.926144                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.913918                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.913918                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          396                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          396                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.773438                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           262456                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          262456                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        70234                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          70234                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        46174                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         46174                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1119                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1119                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1261                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1261                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       116408                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          116408                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       116408                       # number of overall hits
system.cpu1.dcache.overall_hits::total         116408                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         5035                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         5035                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         3011                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         3011                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data          240                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          240                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           97                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           97                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         8046                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          8046                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         8046                       # number of overall misses
system.cpu1.dcache.overall_misses::total         8046                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        75269                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        75269                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        49185                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        49185                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1359                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1359                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1358                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1358                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       124454                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       124454                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       124454                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       124454                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.066893                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.066893                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.061218                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.061218                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.176600                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.176600                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.071429                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.071429                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.064650                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.064650                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.064650                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.064650                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         4750                       # number of writebacks
system.cpu1.dcache.writebacks::total             4750                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             4077                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.977993                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          390610814                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             4589                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         85118.939638                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   511.977993                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.999957                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999957                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           833062                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          833062                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       410408                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         410408                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       410408                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          410408                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       410408                       # number of overall hits
system.cpu1.icache.overall_hits::total         410408                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         4082                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         4082                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         4082                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          4082                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         4082                       # number of overall misses
system.cpu1.icache.overall_misses::total         4082                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       414490                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       414490                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       414490                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       414490                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       414490                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       414490                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.009848                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.009848                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.009848                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.009848                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.009848                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.009848                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         4077                       # number of writebacks
system.cpu1.icache.writebacks::total             4077                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      23                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                       894                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                     126     44.06%     44.06% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                      2      0.70%     44.76% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                     21      7.34%     52.10% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                    137     47.90%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                 286                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                      126     49.41%     49.41% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                       2      0.78%     50.20% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                      21      8.24%     58.43% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                     106     41.57%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                  255                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0              1933070000     99.28%     99.28% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                  98000      0.01%     99.28% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                4012500      0.21%     99.49% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31                9946000      0.51%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total          1947126500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.773723                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.891608                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu2.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu2.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                     3                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    1      0.28%      0.28% # number of callpals executed
system.cpu2.kern.callpal::swpctx                   78     21.55%     21.82% # number of callpals executed
system.cpu2.kern.callpal::tbi                       4      1.10%     22.93% # number of callpals executed
system.cpu2.kern.callpal::swpipl                  175     48.34%     71.27% # number of callpals executed
system.cpu2.kern.callpal::rdps                      5      1.38%     72.65% # number of callpals executed
system.cpu2.kern.callpal::rti                      89     24.59%     97.24% # number of callpals executed
system.cpu2.kern.callpal::callsys                   9      2.49%     99.72% # number of callpals executed
system.cpu2.kern.callpal::imb                       1      0.28%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                   362                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel              167                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                 67                      
system.cpu2.kern.mode_good::user                   67                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.401198                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.572650                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel        1912815500     99.57%     99.57% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user             8186500      0.43%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                      78                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements             2064                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          469.084688                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs             881376                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs             2523                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           349.336504                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   469.084688                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.916181                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.916181                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          459                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          457                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.896484                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses            91866                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses           91866                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data        26281                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total          26281                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data        14857                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         14857                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data          498                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          498                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data          504                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          504                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data        41138                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total           41138                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data        41138                       # number of overall hits
system.cpu2.dcache.overall_hits::total          41138                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         1704                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         1704                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          707                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          707                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data           88                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total           88                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data           81                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           81                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         2411                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          2411                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         2411                       # number of overall misses
system.cpu2.dcache.overall_misses::total         2411                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data        27985                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total        27985                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data        15564                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        15564                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data          586                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          586                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data          585                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          585                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data        43549                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total        43549                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data        43549                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total        43549                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.060890                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.060890                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.045425                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.045425                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.150171                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.150171                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.138462                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.138462                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.055363                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.055363                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.055363                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.055363                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         1050                       # number of writebacks
system.cpu2.dcache.writebacks::total             1050                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements             1643                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          391793583                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             2155                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         181806.767053                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          471                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           30                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses           309687                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses          309687                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       152379                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         152379                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       152379                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          152379                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       152379                       # number of overall hits
system.cpu2.icache.overall_hits::total         152379                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst         1643                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         1643                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst         1643                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          1643                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst         1643                       # number of overall misses
system.cpu2.icache.overall_misses::total         1643                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       154022                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       154022                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       154022                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       154022                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       154022                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       154022                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.010667                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.010667                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.010667                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.010667                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.010667                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.010667                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks         1643                       # number of writebacks
system.cpu2.icache.writebacks::total             1643                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      20                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                      1365                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     288     45.64%     45.64% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                      2      0.32%     45.96% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                     36      5.71%     51.66% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    305     48.34%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 631                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      286     47.04%     47.04% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                       2      0.33%     47.37% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                      36      5.92%     53.29% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     284     46.71%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  608                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0              2133088500     98.97%     98.97% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                  98000      0.00%     98.97% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                4326500      0.20%     99.18% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31               17772500      0.82%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total          2155285500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.993056                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.931148                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.963550                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu3.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu3.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu3.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu3.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu3.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu3.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                    12                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    3      0.42%      0.42% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   72     10.14%     10.56% # number of callpals executed
system.cpu3.kern.callpal::tbi                       1      0.14%     10.70% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  490     69.01%     79.72% # number of callpals executed
system.cpu3.kern.callpal::rdps                      5      0.70%     80.42% # number of callpals executed
system.cpu3.kern.callpal::wrusp                     1      0.14%     80.56% # number of callpals executed
system.cpu3.kern.callpal::rti                     120     16.90%     97.46% # number of callpals executed
system.cpu3.kern.callpal::callsys                  15      2.11%     99.58% # number of callpals executed
system.cpu3.kern.callpal::imb                       3      0.42%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   710                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              191                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                 96                      
system.cpu3.kern.mode_good::user                   97                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.502618                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.670139                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel        2081202000     96.50%     96.50% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user            75501500      3.50%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      72                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements            12834                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          480.502785                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            1083938                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            13346                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            81.218193                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   480.502785                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.938482                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.938482                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          397                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          114                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           375922                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          375922                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        81848                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          81848                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        83640                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         83640                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1224                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1224                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1310                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1310                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       165488                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          165488                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       165488                       # number of overall hits
system.cpu3.dcache.overall_hits::total         165488                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         5939                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         5939                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         7126                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         7126                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data          208                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          208                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data          113                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          113                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        13065                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         13065                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        13065                       # number of overall misses
system.cpu3.dcache.overall_misses::total        13065                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        87787                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        87787                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        90766                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        90766                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1432                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1432                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1423                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1423                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       178553                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       178553                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       178553                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       178553                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.067652                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.067652                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.078510                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.078510                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.145251                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.145251                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.079410                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.079410                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.073172                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.073172                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.073172                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.073172                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         8345                       # number of writebacks
system.cpu3.dcache.writebacks::total             8345                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             4742                       # number of replacements
system.cpu3.icache.tags.tagsinuse          511.999756                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          449658761                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             5254                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         85584.080891                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   511.999756                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     1.000000                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1          135                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          328                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           964730                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          964730                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       475249                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         475249                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       475249                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          475249                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       475249                       # number of overall hits
system.cpu3.icache.overall_hits::total         475249                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         4744                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         4744                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         4744                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          4744                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         4744                       # number of overall misses
system.cpu3.icache.overall_misses::total         4744                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       479993                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       479993                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       479993                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       479993                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       479993                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       479993                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.009883                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.009883                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.009883                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.009883                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.009883                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.009883                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks         4742                       # number of writebacks
system.cpu3.icache.writebacks::total             4742                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 1746                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1746                       # Transaction distribution
system.iobus.trans_dist::WriteReq                1380                       # Transaction distribution
system.iobus.trans_dist::WriteResp               1380                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          834                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio         2328                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         3090                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         6252                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    6252                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         3336                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         3201                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1545                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         8082                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     8082                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     41990                       # number of replacements
system.l2.tags.tagsinuse                  4023.155366                       # Cycle average of tags in use
system.l2.tags.total_refs                       72061                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     45897                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.570059                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1797.222901                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   194.520247                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data  1021.356023                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   106.553099                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   264.589040                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst    31.197740                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data   230.013221                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst    59.878679                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data   317.824415                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.438775                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.047490                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.249354                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.026014                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.064597                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.007617                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.056156                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.014619                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.077594                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.982216                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3907                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          677                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1613                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1516                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          100                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.953857                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    894230                       # Number of tag accesses
system.l2.tags.data_accesses                   894230                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        26728                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            26728                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        11569                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            11569                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data           18                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data           36                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data            4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   59                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data            5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  7                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data         2395                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data          525                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           44                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data          609                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3573                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst         4406                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst         1350                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.inst          764                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst         2490                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               9010                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data         5475                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data         1633                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data          597                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data         2051                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              9756                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst         4406                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         7870                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst         1350                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         2158                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst          764                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data          641                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst         2490                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         2660                       # number of demand (read+write) hits
system.l2.demand_hits::total                    22339                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst         4406                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         7870                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst         1350                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         2158                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst          764                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data          641                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst         2490                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         2660                       # number of overall hits
system.l2.overall_hits::total                   22339                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data           45                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data           99                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data           41                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data          105                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                290                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data           25                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data           19                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data           23                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               76                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data         1272                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data         2260                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data          568                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data         6318                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               10418                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst         1912                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst         2732                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst          879                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst         2253                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             7776                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data         7056                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data         3452                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data         1000                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data         3849                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           15357                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst         1912                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         8328                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst         2732                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         5712                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst          879                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         1568                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst         2253                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data        10167                       # number of demand (read+write) misses
system.l2.demand_misses::total                  33551                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst         1912                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         8328                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst         2732                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         5712                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst          879                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         1568                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst         2253                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data        10167                       # number of overall misses
system.l2.overall_misses::total                 33551                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks        26728                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        26728                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        11569                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        11569                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data           63                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data          135                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data           45                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data          106                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              349                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data           14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data           25                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data           21                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data           23                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             83                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data         3667                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data         2785                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data          612                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data         6927                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             13991                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst         6318                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst         4082                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst         1643                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst         4743                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          16786                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data        12531                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data         5085                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data         1597                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data         5900                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         25113                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst         6318                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        16198                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         4082                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         7870                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst         1643                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         2209                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         4743                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        12827                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                55890                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst         6318                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        16198                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         4082                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         7870                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst         1643                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         2209                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         4743                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        12827                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               55890                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.714286                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.733333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.911111                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.990566                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.830946                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.642857                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.904762                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.915663                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.346878                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.811490                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.928105                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.912083                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.744622                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.302627                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.669280                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst     0.534997                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.475016                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.463243                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.563084                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.678859                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.626174                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.652373                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.611516                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.302627                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.514138                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.669280                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.725794                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.534997                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.709823                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.475016                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.792625                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.600304                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.302627                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.514138                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.669280                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.725794                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.534997                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.709823                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.475016                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.792625                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.600304                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                15789                       # number of writebacks
system.l2.writebacks::total                     15789                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                1746                       # Transaction distribution
system.membus.trans_dist::ReadResp              24879                       # Transaction distribution
system.membus.trans_dist::WriteReq               1380                       # Transaction distribution
system.membus.trans_dist::WriteResp              1380                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        15789                       # Transaction distribution
system.membus.trans_dist::CleanEvict            14055                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              470                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            394                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             369                       # Transaction distribution
system.membus.trans_dist::ReadExReq             10540                       # Transaction distribution
system.membus.trans_dist::ReadExResp            10415                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         23133                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         6252                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        98298                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       104550                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 104550                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         8082                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      3157568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      3165650                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 3165650                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             67507                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   67507    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               67507                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits              582507                       # DTB read hits
system.switch_cpus0.dtb.read_misses               155                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses           22962                       # DTB read accesses
system.switch_cpus0.dtb.write_hits             292981                       # DTB write hits
system.switch_cpus0.dtb.write_misses               13                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses           9963                       # DTB write accesses
system.switch_cpus0.dtb.data_hits              875488                       # DTB hits
system.switch_cpus0.dtb.data_misses               168                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses           32925                       # DTB accesses
system.switch_cpus0.itb.fetch_hits             232545                       # ITB hits
system.switch_cpus0.itb.fetch_misses              131                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses         232676                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                 3893443                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts            3371401                       # Number of instructions committed
system.switch_cpus0.committedOps              3371401                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses      3299070                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses           310                       # Number of float alu accesses
system.switch_cpus0.num_func_calls             108638                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts       289702                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts             3299070                       # number of integer instructions
system.switch_cpus0.num_fp_insts                  310                       # number of float instructions
system.switch_cpus0.num_int_register_reads      4611533                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes      2685986                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads          246                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes           74                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs               876683                       # number of memory refs
system.switch_cpus0.num_load_insts             583578                       # Number of load instructions
system.switch_cpus0.num_store_insts            293105                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      846356.960474                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      3047086.039526                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.782620                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.217380                       # Percentage of idle cycles
system.switch_cpus0.Branches                   425384                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass         6464      0.19%      0.19% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu          2397814     71.12%     71.31% # Class of executed instruction
system.switch_cpus0.op_class::IntMult           11662      0.35%     71.66% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     71.66% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd             45      0.00%     71.66% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              3      0.00%     71.66% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              6      0.00%     71.66% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             2      0.00%     71.66% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     71.66% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     71.66% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     71.66% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     71.66% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     71.66% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     71.66% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     71.66% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     71.66% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     71.66% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     71.66% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     71.66% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     71.66% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     71.66% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     71.66% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     71.66% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     71.66% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     71.66% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     71.66% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     71.66% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     71.66% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     71.66% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     71.66% # Class of executed instruction
system.switch_cpus0.op_class::MemRead          610199     18.10%     89.76% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite         293229      8.70%     98.45% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess         52145      1.55%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total           3371569                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits               76393                       # DTB read hits
system.switch_cpus1.dtb.read_misses               202                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses           16610                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              50493                       # DTB write hits
system.switch_cpus1.dtb.write_misses               20                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  12                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses           9221                       # DTB write accesses
system.switch_cpus1.dtb.data_hits              126886                       # DTB hits
system.switch_cpus1.dtb.data_misses               222                       # DTB misses
system.switch_cpus1.dtb.data_acv                   12                       # DTB access violations
system.switch_cpus1.dtb.data_accesses           25831                       # DTB accesses
system.switch_cpus1.itb.fetch_hits              91359                       # ITB hits
system.switch_cpus1.itb.fetch_misses              192                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses          91551                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                 3897394                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts             414256                       # Number of instructions committed
system.switch_cpus1.committedOps               414256                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       402322                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses           830                       # Number of float alu accesses
system.switch_cpus1.num_func_calls               9926                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        44945                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              402322                       # number of integer instructions
system.switch_cpus1.num_fp_insts                  830                       # number of float instructions
system.switch_cpus1.num_int_register_reads       555619                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       303287                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads          478                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          403                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs               127476                       # number of memory refs
system.switch_cpus1.num_load_insts              76830                       # Number of load instructions
system.switch_cpus1.num_store_insts             50646                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      3522274.422123                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      375119.577877                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.096249                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.903751                       # Percentage of idle cycles
system.switch_cpus1.Branches                    58085                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass         5063      1.22%      1.22% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu           270954     65.37%     66.59% # Class of executed instruction
system.switch_cpus1.op_class::IntMult             844      0.20%     66.80% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     66.80% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd            108      0.03%     66.82% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     66.82% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     66.82% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     66.82% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv             15      0.00%     66.83% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     66.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     66.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     66.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     66.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     66.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     66.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     66.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     66.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     66.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     66.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     66.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     66.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     66.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     66.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     66.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     66.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     66.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     66.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     66.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     66.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     66.83% # Class of executed instruction
system.switch_cpus1.op_class::MemRead           79086     19.08%     85.91% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          50931     12.29%     98.19% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess          7489      1.81%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            414490                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits               27925                       # DTB read hits
system.switch_cpus2.dtb.read_misses               326                       # DTB read misses
system.switch_cpus2.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses            1824                       # DTB read accesses
system.switch_cpus2.dtb.write_hits              16004                       # DTB write hits
system.switch_cpus2.dtb.write_misses               38                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses            875                       # DTB write accesses
system.switch_cpus2.dtb.data_hits               43929                       # DTB hits
system.switch_cpus2.dtb.data_misses               364                       # DTB misses
system.switch_cpus2.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus2.dtb.data_accesses            2699                       # DTB accesses
system.switch_cpus2.itb.fetch_hits              25925                       # ITB hits
system.switch_cpus2.itb.fetch_misses              125                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses          26050                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles                 3893812                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts             153637                       # Number of instructions committed
system.switch_cpus2.committedOps               153637                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses       147663                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses           531                       # Number of float alu accesses
system.switch_cpus2.num_func_calls               3342                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts        18059                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts              147663                       # number of integer instructions
system.switch_cpus2.num_fp_insts                  531                       # number of float instructions
system.switch_cpus2.num_int_register_reads       196337                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes       112097                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads          284                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes          259                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs                45217                       # number of memory refs
system.switch_cpus2.num_load_insts              28909                       # Number of load instructions
system.switch_cpus2.num_store_insts             16308                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      3754512.262865                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      139299.737135                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.035775                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.964225                       # Percentage of idle cycles
system.switch_cpus2.Branches                    22709                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass         2847      1.85%      1.85% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu            97428     63.26%     65.10% # Class of executed instruction
system.switch_cpus2.op_class::IntMult             113      0.07%     65.18% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     65.18% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd             31      0.02%     65.20% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     65.20% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              0      0.00%     65.20% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     65.20% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              3      0.00%     65.20% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     65.20% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     65.20% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     65.20% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     65.20% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     65.20% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     65.20% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     65.20% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     65.20% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     65.20% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     65.20% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     65.20% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     65.20% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     65.20% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     65.20% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     65.20% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     65.20% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     65.20% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     65.20% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     65.20% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     65.20% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     65.20% # Class of executed instruction
system.switch_cpus2.op_class::MemRead           30183     19.60%     84.80% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite          16319     10.60%     95.39% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess          7098      4.61%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total            154022                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits               88656                       # DTB read hits
system.switch_cpus3.dtb.read_misses               371                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses           34049                       # DTB read accesses
system.switch_cpus3.dtb.write_hits              92094                       # DTB write hits
system.switch_cpus3.dtb.write_misses              106                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses          15516                       # DTB write accesses
system.switch_cpus3.dtb.data_hits              180750                       # DTB hits
system.switch_cpus3.dtb.data_misses               477                       # DTB misses
system.switch_cpus3.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus3.dtb.data_accesses           49565                       # DTB accesses
system.switch_cpus3.itb.fetch_hits             165030                       # ITB hits
system.switch_cpus3.itb.fetch_misses              152                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses         165182                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                 4310942                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts             479511                       # Number of instructions committed
system.switch_cpus3.committedOps               479511                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses       461488                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses          3786                       # Number of float alu accesses
system.switch_cpus3.num_func_calls               9535                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts        49396                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts              461488                       # number of integer instructions
system.switch_cpus3.num_fp_insts                 3786                       # number of float instructions
system.switch_cpus3.num_int_register_reads       662338                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes       315477                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads         2465                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes         2422                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs               182035                       # number of memory refs
system.switch_cpus3.num_load_insts              89590                       # Number of load instructions
system.switch_cpus3.num_store_insts             92445                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      3830514.536942                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      480427.463058                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.111444                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.888556                       # Percentage of idle cycles
system.switch_cpus3.Branches                    62204                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass         9870      2.06%      2.06% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu           273583     57.00%     59.05% # Class of executed instruction
system.switch_cpus3.op_class::IntMult             545      0.11%     59.17% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     59.17% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd           1177      0.25%     59.41% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     59.41% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     59.41% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     59.41% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv            227      0.05%     59.46% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     59.46% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     59.46% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     59.46% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     59.46% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     59.46% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     59.46% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     59.46% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     59.46% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     59.46% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     59.46% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     59.46% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     59.46% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     59.46% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     59.46% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     59.46% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     59.46% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     59.46% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     59.46% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     59.46% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     59.46% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     59.46% # Class of executed instruction
system.switch_cpus3.op_class::MemRead           92161     19.20%     78.66% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite          92531     19.28%     97.94% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess          9899      2.06%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total            479993                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests       113810                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        52511                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        12148                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          16060                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        13346                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         2714                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq               1746                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             44689                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              1380                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             1380                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        26728                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        11569                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           10148                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             526                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           401                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            927                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            14116                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           14116                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         16787                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        26156                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        17493                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        55466                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        11153                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        24210                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side         3795                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side         6997                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        12702                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side        38853                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                170669                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       715200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      1876905                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       452544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       823473                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       137728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side       222648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       509312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      1373056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                6110866                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           41990                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples           158926                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.318016                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.739510                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 126624     79.67%     79.67% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  21359     13.44%     93.11% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   4334      2.73%     95.84% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   5922      3.73%     99.57% # Request fanout histogram
system.tol2bus.snoop_fanout::4                    687      0.43%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             158926                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------
