# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../E21_Add_Sub_Unsig.srcs/sources_1/new/Add_Sub_Unsig.vhd" \
"../../../../E21_Add_Sub_Unsig.srcs/sim_1/new/tb_Add_Sub_Unsig.vhd" \

# Do not sort compile order
nosort
