// Seed: 1451948921
macromodule module_0 (
    input tri0 id_0,
    input tri0 id_1,
    input supply0 id_2,
    output tri1 id_3,
    input wand id_4,
    output wand id_5,
    input tri0 id_6,
    input wand id_7,
    output tri1 id_8,
    output wor id_9,
    input tri id_10,
    output wire id_11,
    output uwire id_12,
    output wand id_13,
    input tri0 id_14,
    output tri0 id_15,
    output tri0 id_16,
    input wor id_17,
    output tri id_18,
    input wire id_19,
    input uwire id_20,
    input wor id_21,
    input uwire id_22
);
  assign module_1.id_22 = 0;
endmodule
module module_1 #(
    parameter id_0  = 32'd72,
    parameter id_10 = 32'd50
) (
    input wor _id_0,
    output supply1 id_1,
    output tri id_2,
    output tri1 id_3,
    output tri id_4,
    output tri id_5,
    input uwire id_6,
    input wor id_7,
    output tri id_8,
    input tri id_9,
    input supply0 _id_10,
    output uwire id_11,
    input wand id_12,
    input uwire id_13,
    input uwire id_14,
    output supply0 id_15,
    output wire id_16,
    output tri1 id_17,
    output uwire id_18,
    input tri0 id_19,
    input tri1 id_20,
    output tri0 id_21,
    input tri0 id_22,
    input supply1 id_23,
    input tri0 id_24,
    output tri0 id_25,
    output wand id_26,
    input wand id_27,
    output tri0 id_28,
    output wire id_29,
    output supply0 id_30
);
  assign id_4 = -1'b0;
  wire [id_10 : id_0] id_32;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_24,
      id_18,
      id_24,
      id_18,
      id_6,
      id_20,
      id_17,
      id_26,
      id_7,
      id_26,
      id_3,
      id_21,
      id_6,
      id_16,
      id_30,
      id_7,
      id_21,
      id_6,
      id_9,
      id_13,
      id_6
  );
endmodule
