m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d//vmware-host/Shared Folders/share_desktop/fpga/FPGA2023/kadai2/nand_logic1/simulation/modelsim
vhard_block
Z1 !s110 1702048326
!i10b 1
!s100 6^5AiAD_5@IZ`]6zo<>>V1
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
IgT5lEddY^ZQQShoJ0]0;71
Z3 VDg1SIo80bB@j0V0VzS_@n1
R0
Z4 w1702048263
Z5 8nand_logic1.vo
Z6 Fnand_logic1.vo
!i122 0
L0 122 34
Z7 OV;L;2020.1;71
r1
!s85 0
31
Z8 !s108 1702048325.000000
Z9 !s107 nand_logic1.vo|
Z10 !s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+.|nand_logic1.vo|
!i113 1
Z11 o-vlog01compat -work work
Z12 !s92 -vlog01compat -work work +incdir+.
Z13 tCvgOpt 0
vnand_logic1
R1
!i10b 1
!s100 YI8;FT2Ho1GTbZQ[zK<6@3
R2
I8TP1ab`TfaYeQB5LB_`8K0
R3
R0
R4
R5
R6
!i122 0
L0 32 89
R7
r1
!s85 0
31
R8
R9
R10
!i113 1
R11
R12
R13
vnand_logic1_vlg_tst
!s110 1702048328
!i10b 1
!s100 591JJn=7faM71NeZ7e5Bd0
R2
IfDSW1Z3Gi1c;G@1:5KI:g1
R3
R0
w1702048161
8/share_desktop/fpga/FPGA2023/kadai2/nand_logic1/simulation/modelsim/nand_logic1Test.vt
F/share_desktop/fpga/FPGA2023/kadai2/nand_logic1/simulation/modelsim/nand_logic1Test.vt
!i122 1
L0 29 30
R7
r1
!s85 0
31
!s108 1702048327.000000
!s107 /share_desktop/fpga/FPGA2023/kadai2/nand_logic1/simulation/modelsim/nand_logic1Test.vt|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/share_desktop/fpga/FPGA2023/kadai2/nand_logic1/simulation/modelsim|/share_desktop/fpga/FPGA2023/kadai2/nand_logic1/simulation/modelsim/nand_logic1Test.vt|
!i113 1
R11
!s92 -vlog01compat -work work +incdir+/share_desktop/fpga/FPGA2023/kadai2/nand_logic1/simulation/modelsim
R13
