$date
	Sun Oct 12 21:12:37 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module PC_tb $end
$var wire 32 ! current_pc [31:0] $end
$var reg 1 " clk $end
$var reg 32 # next_pc [31:0] $end
$var reg 1 $ reset $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 32 % next_pc [31:0] $end
$var wire 1 $ reset $end
$var reg 32 & current_pc [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 &
b0 %
1$
b0 #
0"
b0 !
$end
#5
1"
#10
0"
b1 #
b1 %
0$
#15
b1 !
b1 &
1"
#20
0"
b10 #
b10 %
#25
b10 !
b10 &
1"
#30
0"
b11 #
b11 %
#35
b11 !
b11 &
1"
#40
0"
b100 #
b100 %
#45
b100 !
b100 &
1"
#50
0"
#55
1"
#60
0"
