;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL 30, <791
	SLT 12, @19
	ADD 270, 60
	SUB -80, <10
	SPL 30, <791
	SUB -80, <10
	MOV -1, <-20
	MOV -1, <-20
	ADD 270, 60
	SUB #3, -79
	MOV -1, <-20
	JMN @303, 90
	SPL 30, #-793
	SUB @121, 106
	SUB #802, 100
	CMP #802, 100
	SUB #12, @401
	SLT #-30, 9
	ADD 30, 5
	ADD 270, 60
	ADD 270, 60
	JMN @12, #401
	SUB @0, @2
	SPL -100, -611
	CMP -802, 10
	SLT #-30, 9
	DJN -30, <9
	MOV -1, <-20
	ADD 270, 60
	MOV -1, <-20
	ADD #270, <1
	ADD #270, <1
	ADD #270, <1
	ADD 303, 910
	ADD #270, <1
	SUB @0, @2
	SUB @0, @2
	SUB @0, @2
	SPL 0, <402
	SUB @0, @2
	SPL 0, <402
	ADD 303, 910
	SPL 30, <791
	MOV -7, <-20
	ADD 210, 60
	MOV -7, <-20
