0.6
2018.3
Dec  7 2018
00:33:28
D:/VivadoProject/project_11/project_11.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/VivadoProject/project_11/project_11.srcs/sim_1/new/CPU_Test.v,1745926933,verilog,,,,CPU_Test,,,,,,,,
D:/VivadoProject/project_11/project_11.srcs/sources_1/ip/Inst_ROM/sim/Inst_ROM.v,1745926199,verilog,,D:/VivadoProject/project_11/project_11.srcs/sources_1/new/ALU.v,,Inst_ROM,,,,,,,,
D:/VivadoProject/project_11/project_11.srcs/sources_1/new/ALU.v,1745927010,verilog,,D:/VivadoProject/project_11/project_11.srcs/sources_1/new/CPU.v,,ALU,,,,,,,,
D:/VivadoProject/project_11/project_11.srcs/sources_1/new/CPU.v,1745991332,verilog,,D:/VivadoProject/project_11/project_11.srcs/sources_1/new/PC.v,,CPU,,,,,,,,
D:/VivadoProject/project_11/project_11.srcs/sources_1/new/PC.v,1745926670,verilog,,D:/VivadoProject/project_11/project_11.srcs/sources_1/new/REGS_ALU.v,,PC,,,,,,,,
D:/VivadoProject/project_11/project_11.srcs/sources_1/new/REGS_ALU.v,1745913430,verilog,,D:/VivadoProject/project_11/project_11.srcs/sources_1/new/output_val.v,,REGS_ALU,,,,,,,,
D:/VivadoProject/project_11/project_11.srcs/sources_1/new/output_val.v,1745980782,verilog,,D:/VivadoProject/project_11/project_11.srcs/sim_1/new/CPU_Test.v,,output_val,,,,,,,,
