# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"T:/Tom/Facultad/Materias/arqui/practico/tpfinal/alu.v" \
"T:/Tom/Facultad/Materias/arqui/practico/tpfinal/alu_ctrl.v" \
"T:/Tom/Facultad/Materias/arqui/practico/tpfinal/control_unit.v" \
"T:/Tom/Facultad/Materias/arqui/practico/tpfinal/data_memory.v" \
"../../../../tp4-mips.srcs/sources_1/new/decode.v" \
"../../../../tp4-mips.srcs/sources_1/new/execute.v" \
"../../../../tp4-mips.srcs/sources_1/new/fetch.v" \
"T:/Tom/Facultad/Materias/arqui/practico/tpfinal/instruction_memory.v" \
"T:/Tom/Facultad/Materias/arqui/practico/tpfinal/registers.v" \
"../../../../tp4-mips.srcs/sources_1/new/top_pipeline.v" \
"../../../../tp4-mips.srcs/sim_1/new/tb_pipeline.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
