
Ecual_driver_integration.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001fe8  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000074  080020f4  080020f4  000030f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002168  08002168  0000400c  2**0
                  CONTENTS
  4 .ARM          00000000  08002168  08002168  0000400c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002168  08002168  0000400c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002168  08002168  00003168  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800216c  0800216c  0000316c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08002170  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000068  2000000c  0800217c  0000400c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000074  0800217c  00004074  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000400c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00007cd1  00000000  00000000  00004035  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000016e2  00000000  00000000  0000bd06  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000998  00000000  00000000  0000d3e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000753  00000000  00000000  0000dd80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000165f5  00000000  00000000  0000e4d3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000a978  00000000  00000000  00024ac8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000820ce  00000000  00000000  0002f440  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b150e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000026ec  00000000  00000000  000b1554  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000087  00000000  00000000  000b3c40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000000c 	.word	0x2000000c
 8000128:	00000000 	.word	0x00000000
 800012c:	080020dc 	.word	0x080020dc

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000010 	.word	0x20000010
 8000148:	080020dc 	.word	0x080020dc

0800014c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000150:	f000 f9c8 	bl	80004e4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000154:	f000 f826 	bl	80001a4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000158:	f000 f8b6 	bl	80002c8 <MX_GPIO_Init>
  MX_TIM2_Init();
 800015c:	f000 f868 	bl	8000230 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  //TimerDelay_Init();
  /* USER CODE END 2 */

  LCD16X2_Init(MyLCD);
 8000160:	2000      	movs	r0, #0
 8000162:	f001 fcfd 	bl	8001b60 <LCD16X2_Init>
  LCD16X2_Clear(MyLCD);
 8000166:	2000      	movs	r0, #0
 8000168:	f001 fc7a 	bl	8001a60 <LCD16X2_Clear>
  LCD16X2_Set_Cursor(MyLCD, 1, 1);
 800016c:	2201      	movs	r2, #1
 800016e:	2101      	movs	r1, #1
 8000170:	2000      	movs	r0, #0
 8000172:	f001 fcb5 	bl	8001ae0 <LCD16X2_Set_Cursor>
  LCD16X2_Write_String(MyLCD, "  DeepBlue");
 8000176:	4909      	ldr	r1, [pc, #36]	@ (800019c <main+0x50>)
 8000178:	2000      	movs	r0, #0
 800017a:	f001 ff63 	bl	8002044 <LCD16X2_Write_String>
  LCD16X2_Set_Cursor(MyLCD, 2, 1);
 800017e:	2201      	movs	r2, #1
 8000180:	2102      	movs	r1, #2
 8000182:	2000      	movs	r0, #0
 8000184:	f001 fcac 	bl	8001ae0 <LCD16X2_Set_Cursor>
  LCD16X2_Write_String(MyLCD, "STM32 Course");
 8000188:	4905      	ldr	r1, [pc, #20]	@ (80001a0 <main+0x54>)
 800018a:	2000      	movs	r0, #0
 800018c:	f001 ff5a 	bl	8002044 <LCD16X2_Write_String>

  HAL_Delay(500);
 8000190:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000194:	f000 fa08 	bl	80005a8 <HAL_Delay>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000198:	bf00      	nop
 800019a:	e7fd      	b.n	8000198 <main+0x4c>
 800019c:	080020f4 	.word	0x080020f4
 80001a0:	08002100 	.word	0x08002100

080001a4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80001a4:	b580      	push	{r7, lr}
 80001a6:	b090      	sub	sp, #64	@ 0x40
 80001a8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80001aa:	f107 0318 	add.w	r3, r7, #24
 80001ae:	2228      	movs	r2, #40	@ 0x28
 80001b0:	2100      	movs	r1, #0
 80001b2:	4618      	mov	r0, r3
 80001b4:	f001 ff66 	bl	8002084 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80001b8:	1d3b      	adds	r3, r7, #4
 80001ba:	2200      	movs	r2, #0
 80001bc:	601a      	str	r2, [r3, #0]
 80001be:	605a      	str	r2, [r3, #4]
 80001c0:	609a      	str	r2, [r3, #8]
 80001c2:	60da      	str	r2, [r3, #12]
 80001c4:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80001c6:	2301      	movs	r3, #1
 80001c8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80001ca:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80001ce:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80001d0:	2300      	movs	r3, #0
 80001d2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80001d4:	2301      	movs	r3, #1
 80001d6:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80001d8:	2302      	movs	r3, #2
 80001da:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80001dc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80001e0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80001e2:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 80001e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80001e8:	f107 0318 	add.w	r3, r7, #24
 80001ec:	4618      	mov	r0, r3
 80001ee:	f000 fc77 	bl	8000ae0 <HAL_RCC_OscConfig>
 80001f2:	4603      	mov	r3, r0
 80001f4:	2b00      	cmp	r3, #0
 80001f6:	d001      	beq.n	80001fc <SystemClock_Config+0x58>
  {
    Error_Handler();
 80001f8:	f000 f8c8 	bl	800038c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80001fc:	230f      	movs	r3, #15
 80001fe:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000200:	2302      	movs	r3, #2
 8000202:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000204:	2300      	movs	r3, #0
 8000206:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000208:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800020c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800020e:	2300      	movs	r3, #0
 8000210:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000212:	1d3b      	adds	r3, r7, #4
 8000214:	2102      	movs	r1, #2
 8000216:	4618      	mov	r0, r3
 8000218:	f000 fee4 	bl	8000fe4 <HAL_RCC_ClockConfig>
 800021c:	4603      	mov	r3, r0
 800021e:	2b00      	cmp	r3, #0
 8000220:	d001      	beq.n	8000226 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000222:	f000 f8b3 	bl	800038c <Error_Handler>
  }
}
 8000226:	bf00      	nop
 8000228:	3740      	adds	r7, #64	@ 0x40
 800022a:	46bd      	mov	sp, r7
 800022c:	bd80      	pop	{r7, pc}
	...

08000230 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000230:	b580      	push	{r7, lr}
 8000232:	b086      	sub	sp, #24
 8000234:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000236:	f107 0308 	add.w	r3, r7, #8
 800023a:	2200      	movs	r2, #0
 800023c:	601a      	str	r2, [r3, #0]
 800023e:	605a      	str	r2, [r3, #4]
 8000240:	609a      	str	r2, [r3, #8]
 8000242:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000244:	463b      	mov	r3, r7
 8000246:	2200      	movs	r2, #0
 8000248:	601a      	str	r2, [r3, #0]
 800024a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800024c:	4b1d      	ldr	r3, [pc, #116]	@ (80002c4 <MX_TIM2_Init+0x94>)
 800024e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000252:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8000254:	4b1b      	ldr	r3, [pc, #108]	@ (80002c4 <MX_TIM2_Init+0x94>)
 8000256:	2200      	movs	r2, #0
 8000258:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800025a:	4b1a      	ldr	r3, [pc, #104]	@ (80002c4 <MX_TIM2_Init+0x94>)
 800025c:	2200      	movs	r2, #0
 800025e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 0;
 8000260:	4b18      	ldr	r3, [pc, #96]	@ (80002c4 <MX_TIM2_Init+0x94>)
 8000262:	2200      	movs	r2, #0
 8000264:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000266:	4b17      	ldr	r3, [pc, #92]	@ (80002c4 <MX_TIM2_Init+0x94>)
 8000268:	2200      	movs	r2, #0
 800026a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800026c:	4b15      	ldr	r3, [pc, #84]	@ (80002c4 <MX_TIM2_Init+0x94>)
 800026e:	2200      	movs	r2, #0
 8000270:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000272:	4814      	ldr	r0, [pc, #80]	@ (80002c4 <MX_TIM2_Init+0x94>)
 8000274:	f001 f812 	bl	800129c <HAL_TIM_Base_Init>
 8000278:	4603      	mov	r3, r0
 800027a:	2b00      	cmp	r3, #0
 800027c:	d001      	beq.n	8000282 <MX_TIM2_Init+0x52>
  {
    Error_Handler();
 800027e:	f000 f885 	bl	800038c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000282:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000286:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000288:	f107 0308 	add.w	r3, r7, #8
 800028c:	4619      	mov	r1, r3
 800028e:	480d      	ldr	r0, [pc, #52]	@ (80002c4 <MX_TIM2_Init+0x94>)
 8000290:	f001 f853 	bl	800133a <HAL_TIM_ConfigClockSource>
 8000294:	4603      	mov	r3, r0
 8000296:	2b00      	cmp	r3, #0
 8000298:	d001      	beq.n	800029e <MX_TIM2_Init+0x6e>
  {
    Error_Handler();
 800029a:	f000 f877 	bl	800038c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800029e:	2300      	movs	r3, #0
 80002a0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80002a2:	2300      	movs	r3, #0
 80002a4:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80002a6:	463b      	mov	r3, r7
 80002a8:	4619      	mov	r1, r3
 80002aa:	4806      	ldr	r0, [pc, #24]	@ (80002c4 <MX_TIM2_Init+0x94>)
 80002ac:	f001 f9fa 	bl	80016a4 <HAL_TIMEx_MasterConfigSynchronization>
 80002b0:	4603      	mov	r3, r0
 80002b2:	2b00      	cmp	r3, #0
 80002b4:	d001      	beq.n	80002ba <MX_TIM2_Init+0x8a>
  {
    Error_Handler();
 80002b6:	f000 f869 	bl	800038c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80002ba:	bf00      	nop
 80002bc:	3718      	adds	r7, #24
 80002be:	46bd      	mov	sp, r7
 80002c0:	bd80      	pop	{r7, pc}
 80002c2:	bf00      	nop
 80002c4:	20000028 	.word	0x20000028

080002c8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80002c8:	b580      	push	{r7, lr}
 80002ca:	b088      	sub	sp, #32
 80002cc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80002ce:	f107 0310 	add.w	r3, r7, #16
 80002d2:	2200      	movs	r2, #0
 80002d4:	601a      	str	r2, [r3, #0]
 80002d6:	605a      	str	r2, [r3, #4]
 80002d8:	609a      	str	r2, [r3, #8]
 80002da:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80002dc:	4b28      	ldr	r3, [pc, #160]	@ (8000380 <MX_GPIO_Init+0xb8>)
 80002de:	699b      	ldr	r3, [r3, #24]
 80002e0:	4a27      	ldr	r2, [pc, #156]	@ (8000380 <MX_GPIO_Init+0xb8>)
 80002e2:	f043 0320 	orr.w	r3, r3, #32
 80002e6:	6193      	str	r3, [r2, #24]
 80002e8:	4b25      	ldr	r3, [pc, #148]	@ (8000380 <MX_GPIO_Init+0xb8>)
 80002ea:	699b      	ldr	r3, [r3, #24]
 80002ec:	f003 0320 	and.w	r3, r3, #32
 80002f0:	60fb      	str	r3, [r7, #12]
 80002f2:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80002f4:	4b22      	ldr	r3, [pc, #136]	@ (8000380 <MX_GPIO_Init+0xb8>)
 80002f6:	699b      	ldr	r3, [r3, #24]
 80002f8:	4a21      	ldr	r2, [pc, #132]	@ (8000380 <MX_GPIO_Init+0xb8>)
 80002fa:	f043 0304 	orr.w	r3, r3, #4
 80002fe:	6193      	str	r3, [r2, #24]
 8000300:	4b1f      	ldr	r3, [pc, #124]	@ (8000380 <MX_GPIO_Init+0xb8>)
 8000302:	699b      	ldr	r3, [r3, #24]
 8000304:	f003 0304 	and.w	r3, r3, #4
 8000308:	60bb      	str	r3, [r7, #8]
 800030a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800030c:	4b1c      	ldr	r3, [pc, #112]	@ (8000380 <MX_GPIO_Init+0xb8>)
 800030e:	699b      	ldr	r3, [r3, #24]
 8000310:	4a1b      	ldr	r2, [pc, #108]	@ (8000380 <MX_GPIO_Init+0xb8>)
 8000312:	f043 0308 	orr.w	r3, r3, #8
 8000316:	6193      	str	r3, [r2, #24]
 8000318:	4b19      	ldr	r3, [pc, #100]	@ (8000380 <MX_GPIO_Init+0xb8>)
 800031a:	699b      	ldr	r3, [r3, #24]
 800031c:	f003 0308 	and.w	r3, r3, #8
 8000320:	607b      	str	r3, [r7, #4]
 8000322:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4
 8000324:	2200      	movs	r2, #0
 8000326:	f44f 71bf 	mov.w	r1, #382	@ 0x17e
 800032a:	4816      	ldr	r0, [pc, #88]	@ (8000384 <MX_GPIO_Init+0xbc>)
 800032c:	f000 fbc0 	bl	8000ab0 <HAL_GPIO_WritePin>
                          |GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_8, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
 8000330:	2200      	movs	r2, #0
 8000332:	f24f 0118 	movw	r1, #61464	@ 0xf018
 8000336:	4814      	ldr	r0, [pc, #80]	@ (8000388 <MX_GPIO_Init+0xc0>)
 8000338:	f000 fbba 	bl	8000ab0 <HAL_GPIO_WritePin>
                          |GPIO_PIN_3|GPIO_PIN_4, GPIO_PIN_RESET);

  /*Configure GPIO pins : PA1 PA2 PA3 PA4
                           PA5 PA6 PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4
 800033c:	f44f 73bf 	mov.w	r3, #382	@ 0x17e
 8000340:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_8;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000342:	2301      	movs	r3, #1
 8000344:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000346:	2300      	movs	r3, #0
 8000348:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800034a:	2302      	movs	r3, #2
 800034c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800034e:	f107 0310 	add.w	r3, r7, #16
 8000352:	4619      	mov	r1, r3
 8000354:	480b      	ldr	r0, [pc, #44]	@ (8000384 <MX_GPIO_Init+0xbc>)
 8000356:	f000 fa2f 	bl	80007b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB13 PB14 PB15
                           PB3 PB4 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
 800035a:	f24f 0318 	movw	r3, #61464	@ 0xf018
 800035e:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_3|GPIO_PIN_4;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000360:	2301      	movs	r3, #1
 8000362:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000364:	2300      	movs	r3, #0
 8000366:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000368:	2302      	movs	r3, #2
 800036a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800036c:	f107 0310 	add.w	r3, r7, #16
 8000370:	4619      	mov	r1, r3
 8000372:	4805      	ldr	r0, [pc, #20]	@ (8000388 <MX_GPIO_Init+0xc0>)
 8000374:	f000 fa20 	bl	80007b8 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000378:	bf00      	nop
 800037a:	3720      	adds	r7, #32
 800037c:	46bd      	mov	sp, r7
 800037e:	bd80      	pop	{r7, pc}
 8000380:	40021000 	.word	0x40021000
 8000384:	40010800 	.word	0x40010800
 8000388:	40010c00 	.word	0x40010c00

0800038c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800038c:	b480      	push	{r7}
 800038e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000390:	b672      	cpsid	i
}
 8000392:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000394:	bf00      	nop
 8000396:	e7fd      	b.n	8000394 <Error_Handler+0x8>

08000398 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000398:	b480      	push	{r7}
 800039a:	b085      	sub	sp, #20
 800039c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800039e:	4b15      	ldr	r3, [pc, #84]	@ (80003f4 <HAL_MspInit+0x5c>)
 80003a0:	699b      	ldr	r3, [r3, #24]
 80003a2:	4a14      	ldr	r2, [pc, #80]	@ (80003f4 <HAL_MspInit+0x5c>)
 80003a4:	f043 0301 	orr.w	r3, r3, #1
 80003a8:	6193      	str	r3, [r2, #24]
 80003aa:	4b12      	ldr	r3, [pc, #72]	@ (80003f4 <HAL_MspInit+0x5c>)
 80003ac:	699b      	ldr	r3, [r3, #24]
 80003ae:	f003 0301 	and.w	r3, r3, #1
 80003b2:	60bb      	str	r3, [r7, #8]
 80003b4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80003b6:	4b0f      	ldr	r3, [pc, #60]	@ (80003f4 <HAL_MspInit+0x5c>)
 80003b8:	69db      	ldr	r3, [r3, #28]
 80003ba:	4a0e      	ldr	r2, [pc, #56]	@ (80003f4 <HAL_MspInit+0x5c>)
 80003bc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80003c0:	61d3      	str	r3, [r2, #28]
 80003c2:	4b0c      	ldr	r3, [pc, #48]	@ (80003f4 <HAL_MspInit+0x5c>)
 80003c4:	69db      	ldr	r3, [r3, #28]
 80003c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80003ca:	607b      	str	r3, [r7, #4]
 80003cc:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80003ce:	4b0a      	ldr	r3, [pc, #40]	@ (80003f8 <HAL_MspInit+0x60>)
 80003d0:	685b      	ldr	r3, [r3, #4]
 80003d2:	60fb      	str	r3, [r7, #12]
 80003d4:	68fb      	ldr	r3, [r7, #12]
 80003d6:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80003da:	60fb      	str	r3, [r7, #12]
 80003dc:	68fb      	ldr	r3, [r7, #12]
 80003de:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80003e2:	60fb      	str	r3, [r7, #12]
 80003e4:	4a04      	ldr	r2, [pc, #16]	@ (80003f8 <HAL_MspInit+0x60>)
 80003e6:	68fb      	ldr	r3, [r7, #12]
 80003e8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80003ea:	bf00      	nop
 80003ec:	3714      	adds	r7, #20
 80003ee:	46bd      	mov	sp, r7
 80003f0:	bc80      	pop	{r7}
 80003f2:	4770      	bx	lr
 80003f4:	40021000 	.word	0x40021000
 80003f8:	40010000 	.word	0x40010000

080003fc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80003fc:	b480      	push	{r7}
 80003fe:	b085      	sub	sp, #20
 8000400:	af00      	add	r7, sp, #0
 8000402:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000404:	687b      	ldr	r3, [r7, #4]
 8000406:	681b      	ldr	r3, [r3, #0]
 8000408:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800040c:	d10b      	bne.n	8000426 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800040e:	4b08      	ldr	r3, [pc, #32]	@ (8000430 <HAL_TIM_Base_MspInit+0x34>)
 8000410:	69db      	ldr	r3, [r3, #28]
 8000412:	4a07      	ldr	r2, [pc, #28]	@ (8000430 <HAL_TIM_Base_MspInit+0x34>)
 8000414:	f043 0301 	orr.w	r3, r3, #1
 8000418:	61d3      	str	r3, [r2, #28]
 800041a:	4b05      	ldr	r3, [pc, #20]	@ (8000430 <HAL_TIM_Base_MspInit+0x34>)
 800041c:	69db      	ldr	r3, [r3, #28]
 800041e:	f003 0301 	and.w	r3, r3, #1
 8000422:	60fb      	str	r3, [r7, #12]
 8000424:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 8000426:	bf00      	nop
 8000428:	3714      	adds	r7, #20
 800042a:	46bd      	mov	sp, r7
 800042c:	bc80      	pop	{r7}
 800042e:	4770      	bx	lr
 8000430:	40021000 	.word	0x40021000

08000434 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000434:	b480      	push	{r7}
 8000436:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000438:	bf00      	nop
 800043a:	e7fd      	b.n	8000438 <NMI_Handler+0x4>

0800043c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800043c:	b480      	push	{r7}
 800043e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000440:	bf00      	nop
 8000442:	e7fd      	b.n	8000440 <HardFault_Handler+0x4>

08000444 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000444:	b480      	push	{r7}
 8000446:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000448:	bf00      	nop
 800044a:	e7fd      	b.n	8000448 <MemManage_Handler+0x4>

0800044c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800044c:	b480      	push	{r7}
 800044e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000450:	bf00      	nop
 8000452:	e7fd      	b.n	8000450 <BusFault_Handler+0x4>

08000454 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000454:	b480      	push	{r7}
 8000456:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000458:	bf00      	nop
 800045a:	e7fd      	b.n	8000458 <UsageFault_Handler+0x4>

0800045c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800045c:	b480      	push	{r7}
 800045e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000460:	bf00      	nop
 8000462:	46bd      	mov	sp, r7
 8000464:	bc80      	pop	{r7}
 8000466:	4770      	bx	lr

08000468 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000468:	b480      	push	{r7}
 800046a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800046c:	bf00      	nop
 800046e:	46bd      	mov	sp, r7
 8000470:	bc80      	pop	{r7}
 8000472:	4770      	bx	lr

08000474 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000474:	b480      	push	{r7}
 8000476:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000478:	bf00      	nop
 800047a:	46bd      	mov	sp, r7
 800047c:	bc80      	pop	{r7}
 800047e:	4770      	bx	lr

08000480 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000480:	b580      	push	{r7, lr}
 8000482:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000484:	f000 f874 	bl	8000570 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000488:	bf00      	nop
 800048a:	bd80      	pop	{r7, pc}

0800048c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800048c:	b480      	push	{r7}
 800048e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000490:	bf00      	nop
 8000492:	46bd      	mov	sp, r7
 8000494:	bc80      	pop	{r7}
 8000496:	4770      	bx	lr

08000498 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000498:	f7ff fff8 	bl	800048c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800049c:	480b      	ldr	r0, [pc, #44]	@ (80004cc <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800049e:	490c      	ldr	r1, [pc, #48]	@ (80004d0 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80004a0:	4a0c      	ldr	r2, [pc, #48]	@ (80004d4 <LoopFillZerobss+0x16>)
  movs r3, #0
 80004a2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80004a4:	e002      	b.n	80004ac <LoopCopyDataInit>

080004a6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80004a6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80004a8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80004aa:	3304      	adds	r3, #4

080004ac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80004ac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80004ae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80004b0:	d3f9      	bcc.n	80004a6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80004b2:	4a09      	ldr	r2, [pc, #36]	@ (80004d8 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80004b4:	4c09      	ldr	r4, [pc, #36]	@ (80004dc <LoopFillZerobss+0x1e>)
  movs r3, #0
 80004b6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80004b8:	e001      	b.n	80004be <LoopFillZerobss>

080004ba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80004ba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80004bc:	3204      	adds	r2, #4

080004be <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80004be:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80004c0:	d3fb      	bcc.n	80004ba <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80004c2:	f001 fde7 	bl	8002094 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80004c6:	f7ff fe41 	bl	800014c <main>
  bx lr
 80004ca:	4770      	bx	lr
  ldr r0, =_sdata
 80004cc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80004d0:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80004d4:	08002170 	.word	0x08002170
  ldr r2, =_sbss
 80004d8:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80004dc:	20000074 	.word	0x20000074

080004e0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80004e0:	e7fe      	b.n	80004e0 <ADC1_2_IRQHandler>
	...

080004e4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80004e4:	b580      	push	{r7, lr}
 80004e6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80004e8:	4b08      	ldr	r3, [pc, #32]	@ (800050c <HAL_Init+0x28>)
 80004ea:	681b      	ldr	r3, [r3, #0]
 80004ec:	4a07      	ldr	r2, [pc, #28]	@ (800050c <HAL_Init+0x28>)
 80004ee:	f043 0310 	orr.w	r3, r3, #16
 80004f2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80004f4:	2003      	movs	r0, #3
 80004f6:	f000 f92b 	bl	8000750 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80004fa:	200f      	movs	r0, #15
 80004fc:	f000 f808 	bl	8000510 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000500:	f7ff ff4a 	bl	8000398 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000504:	2300      	movs	r3, #0
}
 8000506:	4618      	mov	r0, r3
 8000508:	bd80      	pop	{r7, pc}
 800050a:	bf00      	nop
 800050c:	40022000 	.word	0x40022000

08000510 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000510:	b580      	push	{r7, lr}
 8000512:	b082      	sub	sp, #8
 8000514:	af00      	add	r7, sp, #0
 8000516:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000518:	4b12      	ldr	r3, [pc, #72]	@ (8000564 <HAL_InitTick+0x54>)
 800051a:	681a      	ldr	r2, [r3, #0]
 800051c:	4b12      	ldr	r3, [pc, #72]	@ (8000568 <HAL_InitTick+0x58>)
 800051e:	781b      	ldrb	r3, [r3, #0]
 8000520:	4619      	mov	r1, r3
 8000522:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000526:	fbb3 f3f1 	udiv	r3, r3, r1
 800052a:	fbb2 f3f3 	udiv	r3, r2, r3
 800052e:	4618      	mov	r0, r3
 8000530:	f000 f935 	bl	800079e <HAL_SYSTICK_Config>
 8000534:	4603      	mov	r3, r0
 8000536:	2b00      	cmp	r3, #0
 8000538:	d001      	beq.n	800053e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800053a:	2301      	movs	r3, #1
 800053c:	e00e      	b.n	800055c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800053e:	687b      	ldr	r3, [r7, #4]
 8000540:	2b0f      	cmp	r3, #15
 8000542:	d80a      	bhi.n	800055a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000544:	2200      	movs	r2, #0
 8000546:	6879      	ldr	r1, [r7, #4]
 8000548:	f04f 30ff 	mov.w	r0, #4294967295
 800054c:	f000 f90b 	bl	8000766 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000550:	4a06      	ldr	r2, [pc, #24]	@ (800056c <HAL_InitTick+0x5c>)
 8000552:	687b      	ldr	r3, [r7, #4]
 8000554:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000556:	2300      	movs	r3, #0
 8000558:	e000      	b.n	800055c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800055a:	2301      	movs	r3, #1
}
 800055c:	4618      	mov	r0, r3
 800055e:	3708      	adds	r7, #8
 8000560:	46bd      	mov	sp, r7
 8000562:	bd80      	pop	{r7, pc}
 8000564:	20000000 	.word	0x20000000
 8000568:	20000008 	.word	0x20000008
 800056c:	20000004 	.word	0x20000004

08000570 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000570:	b480      	push	{r7}
 8000572:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000574:	4b05      	ldr	r3, [pc, #20]	@ (800058c <HAL_IncTick+0x1c>)
 8000576:	781b      	ldrb	r3, [r3, #0]
 8000578:	461a      	mov	r2, r3
 800057a:	4b05      	ldr	r3, [pc, #20]	@ (8000590 <HAL_IncTick+0x20>)
 800057c:	681b      	ldr	r3, [r3, #0]
 800057e:	4413      	add	r3, r2
 8000580:	4a03      	ldr	r2, [pc, #12]	@ (8000590 <HAL_IncTick+0x20>)
 8000582:	6013      	str	r3, [r2, #0]
}
 8000584:	bf00      	nop
 8000586:	46bd      	mov	sp, r7
 8000588:	bc80      	pop	{r7}
 800058a:	4770      	bx	lr
 800058c:	20000008 	.word	0x20000008
 8000590:	20000070 	.word	0x20000070

08000594 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000594:	b480      	push	{r7}
 8000596:	af00      	add	r7, sp, #0
  return uwTick;
 8000598:	4b02      	ldr	r3, [pc, #8]	@ (80005a4 <HAL_GetTick+0x10>)
 800059a:	681b      	ldr	r3, [r3, #0]
}
 800059c:	4618      	mov	r0, r3
 800059e:	46bd      	mov	sp, r7
 80005a0:	bc80      	pop	{r7}
 80005a2:	4770      	bx	lr
 80005a4:	20000070 	.word	0x20000070

080005a8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80005a8:	b580      	push	{r7, lr}
 80005aa:	b084      	sub	sp, #16
 80005ac:	af00      	add	r7, sp, #0
 80005ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80005b0:	f7ff fff0 	bl	8000594 <HAL_GetTick>
 80005b4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80005b6:	687b      	ldr	r3, [r7, #4]
 80005b8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80005ba:	68fb      	ldr	r3, [r7, #12]
 80005bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80005c0:	d005      	beq.n	80005ce <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80005c2:	4b0a      	ldr	r3, [pc, #40]	@ (80005ec <HAL_Delay+0x44>)
 80005c4:	781b      	ldrb	r3, [r3, #0]
 80005c6:	461a      	mov	r2, r3
 80005c8:	68fb      	ldr	r3, [r7, #12]
 80005ca:	4413      	add	r3, r2
 80005cc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80005ce:	bf00      	nop
 80005d0:	f7ff ffe0 	bl	8000594 <HAL_GetTick>
 80005d4:	4602      	mov	r2, r0
 80005d6:	68bb      	ldr	r3, [r7, #8]
 80005d8:	1ad3      	subs	r3, r2, r3
 80005da:	68fa      	ldr	r2, [r7, #12]
 80005dc:	429a      	cmp	r2, r3
 80005de:	d8f7      	bhi.n	80005d0 <HAL_Delay+0x28>
  {
  }
}
 80005e0:	bf00      	nop
 80005e2:	bf00      	nop
 80005e4:	3710      	adds	r7, #16
 80005e6:	46bd      	mov	sp, r7
 80005e8:	bd80      	pop	{r7, pc}
 80005ea:	bf00      	nop
 80005ec:	20000008 	.word	0x20000008

080005f0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80005f0:	b480      	push	{r7}
 80005f2:	b085      	sub	sp, #20
 80005f4:	af00      	add	r7, sp, #0
 80005f6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80005f8:	687b      	ldr	r3, [r7, #4]
 80005fa:	f003 0307 	and.w	r3, r3, #7
 80005fe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000600:	4b0c      	ldr	r3, [pc, #48]	@ (8000634 <__NVIC_SetPriorityGrouping+0x44>)
 8000602:	68db      	ldr	r3, [r3, #12]
 8000604:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000606:	68ba      	ldr	r2, [r7, #8]
 8000608:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800060c:	4013      	ands	r3, r2
 800060e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000610:	68fb      	ldr	r3, [r7, #12]
 8000612:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000614:	68bb      	ldr	r3, [r7, #8]
 8000616:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000618:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800061c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000620:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000622:	4a04      	ldr	r2, [pc, #16]	@ (8000634 <__NVIC_SetPriorityGrouping+0x44>)
 8000624:	68bb      	ldr	r3, [r7, #8]
 8000626:	60d3      	str	r3, [r2, #12]
}
 8000628:	bf00      	nop
 800062a:	3714      	adds	r7, #20
 800062c:	46bd      	mov	sp, r7
 800062e:	bc80      	pop	{r7}
 8000630:	4770      	bx	lr
 8000632:	bf00      	nop
 8000634:	e000ed00 	.word	0xe000ed00

08000638 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000638:	b480      	push	{r7}
 800063a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800063c:	4b04      	ldr	r3, [pc, #16]	@ (8000650 <__NVIC_GetPriorityGrouping+0x18>)
 800063e:	68db      	ldr	r3, [r3, #12]
 8000640:	0a1b      	lsrs	r3, r3, #8
 8000642:	f003 0307 	and.w	r3, r3, #7
}
 8000646:	4618      	mov	r0, r3
 8000648:	46bd      	mov	sp, r7
 800064a:	bc80      	pop	{r7}
 800064c:	4770      	bx	lr
 800064e:	bf00      	nop
 8000650:	e000ed00 	.word	0xe000ed00

08000654 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000654:	b480      	push	{r7}
 8000656:	b083      	sub	sp, #12
 8000658:	af00      	add	r7, sp, #0
 800065a:	4603      	mov	r3, r0
 800065c:	6039      	str	r1, [r7, #0]
 800065e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000660:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000664:	2b00      	cmp	r3, #0
 8000666:	db0a      	blt.n	800067e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000668:	683b      	ldr	r3, [r7, #0]
 800066a:	b2da      	uxtb	r2, r3
 800066c:	490c      	ldr	r1, [pc, #48]	@ (80006a0 <__NVIC_SetPriority+0x4c>)
 800066e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000672:	0112      	lsls	r2, r2, #4
 8000674:	b2d2      	uxtb	r2, r2
 8000676:	440b      	add	r3, r1
 8000678:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800067c:	e00a      	b.n	8000694 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800067e:	683b      	ldr	r3, [r7, #0]
 8000680:	b2da      	uxtb	r2, r3
 8000682:	4908      	ldr	r1, [pc, #32]	@ (80006a4 <__NVIC_SetPriority+0x50>)
 8000684:	79fb      	ldrb	r3, [r7, #7]
 8000686:	f003 030f 	and.w	r3, r3, #15
 800068a:	3b04      	subs	r3, #4
 800068c:	0112      	lsls	r2, r2, #4
 800068e:	b2d2      	uxtb	r2, r2
 8000690:	440b      	add	r3, r1
 8000692:	761a      	strb	r2, [r3, #24]
}
 8000694:	bf00      	nop
 8000696:	370c      	adds	r7, #12
 8000698:	46bd      	mov	sp, r7
 800069a:	bc80      	pop	{r7}
 800069c:	4770      	bx	lr
 800069e:	bf00      	nop
 80006a0:	e000e100 	.word	0xe000e100
 80006a4:	e000ed00 	.word	0xe000ed00

080006a8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80006a8:	b480      	push	{r7}
 80006aa:	b089      	sub	sp, #36	@ 0x24
 80006ac:	af00      	add	r7, sp, #0
 80006ae:	60f8      	str	r0, [r7, #12]
 80006b0:	60b9      	str	r1, [r7, #8]
 80006b2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80006b4:	68fb      	ldr	r3, [r7, #12]
 80006b6:	f003 0307 	and.w	r3, r3, #7
 80006ba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80006bc:	69fb      	ldr	r3, [r7, #28]
 80006be:	f1c3 0307 	rsb	r3, r3, #7
 80006c2:	2b04      	cmp	r3, #4
 80006c4:	bf28      	it	cs
 80006c6:	2304      	movcs	r3, #4
 80006c8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80006ca:	69fb      	ldr	r3, [r7, #28]
 80006cc:	3304      	adds	r3, #4
 80006ce:	2b06      	cmp	r3, #6
 80006d0:	d902      	bls.n	80006d8 <NVIC_EncodePriority+0x30>
 80006d2:	69fb      	ldr	r3, [r7, #28]
 80006d4:	3b03      	subs	r3, #3
 80006d6:	e000      	b.n	80006da <NVIC_EncodePriority+0x32>
 80006d8:	2300      	movs	r3, #0
 80006da:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006dc:	f04f 32ff 	mov.w	r2, #4294967295
 80006e0:	69bb      	ldr	r3, [r7, #24]
 80006e2:	fa02 f303 	lsl.w	r3, r2, r3
 80006e6:	43da      	mvns	r2, r3
 80006e8:	68bb      	ldr	r3, [r7, #8]
 80006ea:	401a      	ands	r2, r3
 80006ec:	697b      	ldr	r3, [r7, #20]
 80006ee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80006f0:	f04f 31ff 	mov.w	r1, #4294967295
 80006f4:	697b      	ldr	r3, [r7, #20]
 80006f6:	fa01 f303 	lsl.w	r3, r1, r3
 80006fa:	43d9      	mvns	r1, r3
 80006fc:	687b      	ldr	r3, [r7, #4]
 80006fe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000700:	4313      	orrs	r3, r2
         );
}
 8000702:	4618      	mov	r0, r3
 8000704:	3724      	adds	r7, #36	@ 0x24
 8000706:	46bd      	mov	sp, r7
 8000708:	bc80      	pop	{r7}
 800070a:	4770      	bx	lr

0800070c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800070c:	b580      	push	{r7, lr}
 800070e:	b082      	sub	sp, #8
 8000710:	af00      	add	r7, sp, #0
 8000712:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000714:	687b      	ldr	r3, [r7, #4]
 8000716:	3b01      	subs	r3, #1
 8000718:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800071c:	d301      	bcc.n	8000722 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800071e:	2301      	movs	r3, #1
 8000720:	e00f      	b.n	8000742 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000722:	4a0a      	ldr	r2, [pc, #40]	@ (800074c <SysTick_Config+0x40>)
 8000724:	687b      	ldr	r3, [r7, #4]
 8000726:	3b01      	subs	r3, #1
 8000728:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800072a:	210f      	movs	r1, #15
 800072c:	f04f 30ff 	mov.w	r0, #4294967295
 8000730:	f7ff ff90 	bl	8000654 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000734:	4b05      	ldr	r3, [pc, #20]	@ (800074c <SysTick_Config+0x40>)
 8000736:	2200      	movs	r2, #0
 8000738:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800073a:	4b04      	ldr	r3, [pc, #16]	@ (800074c <SysTick_Config+0x40>)
 800073c:	2207      	movs	r2, #7
 800073e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000740:	2300      	movs	r3, #0
}
 8000742:	4618      	mov	r0, r3
 8000744:	3708      	adds	r7, #8
 8000746:	46bd      	mov	sp, r7
 8000748:	bd80      	pop	{r7, pc}
 800074a:	bf00      	nop
 800074c:	e000e010 	.word	0xe000e010

08000750 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000750:	b580      	push	{r7, lr}
 8000752:	b082      	sub	sp, #8
 8000754:	af00      	add	r7, sp, #0
 8000756:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000758:	6878      	ldr	r0, [r7, #4]
 800075a:	f7ff ff49 	bl	80005f0 <__NVIC_SetPriorityGrouping>
}
 800075e:	bf00      	nop
 8000760:	3708      	adds	r7, #8
 8000762:	46bd      	mov	sp, r7
 8000764:	bd80      	pop	{r7, pc}

08000766 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000766:	b580      	push	{r7, lr}
 8000768:	b086      	sub	sp, #24
 800076a:	af00      	add	r7, sp, #0
 800076c:	4603      	mov	r3, r0
 800076e:	60b9      	str	r1, [r7, #8]
 8000770:	607a      	str	r2, [r7, #4]
 8000772:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000774:	2300      	movs	r3, #0
 8000776:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000778:	f7ff ff5e 	bl	8000638 <__NVIC_GetPriorityGrouping>
 800077c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800077e:	687a      	ldr	r2, [r7, #4]
 8000780:	68b9      	ldr	r1, [r7, #8]
 8000782:	6978      	ldr	r0, [r7, #20]
 8000784:	f7ff ff90 	bl	80006a8 <NVIC_EncodePriority>
 8000788:	4602      	mov	r2, r0
 800078a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800078e:	4611      	mov	r1, r2
 8000790:	4618      	mov	r0, r3
 8000792:	f7ff ff5f 	bl	8000654 <__NVIC_SetPriority>
}
 8000796:	bf00      	nop
 8000798:	3718      	adds	r7, #24
 800079a:	46bd      	mov	sp, r7
 800079c:	bd80      	pop	{r7, pc}

0800079e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800079e:	b580      	push	{r7, lr}
 80007a0:	b082      	sub	sp, #8
 80007a2:	af00      	add	r7, sp, #0
 80007a4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80007a6:	6878      	ldr	r0, [r7, #4]
 80007a8:	f7ff ffb0 	bl	800070c <SysTick_Config>
 80007ac:	4603      	mov	r3, r0
}
 80007ae:	4618      	mov	r0, r3
 80007b0:	3708      	adds	r7, #8
 80007b2:	46bd      	mov	sp, r7
 80007b4:	bd80      	pop	{r7, pc}
	...

080007b8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80007b8:	b480      	push	{r7}
 80007ba:	b08b      	sub	sp, #44	@ 0x2c
 80007bc:	af00      	add	r7, sp, #0
 80007be:	6078      	str	r0, [r7, #4]
 80007c0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80007c2:	2300      	movs	r3, #0
 80007c4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80007c6:	2300      	movs	r3, #0
 80007c8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80007ca:	e161      	b.n	8000a90 <HAL_GPIO_Init+0x2d8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80007cc:	2201      	movs	r2, #1
 80007ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80007d0:	fa02 f303 	lsl.w	r3, r2, r3
 80007d4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80007d6:	683b      	ldr	r3, [r7, #0]
 80007d8:	681b      	ldr	r3, [r3, #0]
 80007da:	69fa      	ldr	r2, [r7, #28]
 80007dc:	4013      	ands	r3, r2
 80007de:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80007e0:	69ba      	ldr	r2, [r7, #24]
 80007e2:	69fb      	ldr	r3, [r7, #28]
 80007e4:	429a      	cmp	r2, r3
 80007e6:	f040 8150 	bne.w	8000a8a <HAL_GPIO_Init+0x2d2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80007ea:	683b      	ldr	r3, [r7, #0]
 80007ec:	685b      	ldr	r3, [r3, #4]
 80007ee:	4a97      	ldr	r2, [pc, #604]	@ (8000a4c <HAL_GPIO_Init+0x294>)
 80007f0:	4293      	cmp	r3, r2
 80007f2:	d05e      	beq.n	80008b2 <HAL_GPIO_Init+0xfa>
 80007f4:	4a95      	ldr	r2, [pc, #596]	@ (8000a4c <HAL_GPIO_Init+0x294>)
 80007f6:	4293      	cmp	r3, r2
 80007f8:	d875      	bhi.n	80008e6 <HAL_GPIO_Init+0x12e>
 80007fa:	4a95      	ldr	r2, [pc, #596]	@ (8000a50 <HAL_GPIO_Init+0x298>)
 80007fc:	4293      	cmp	r3, r2
 80007fe:	d058      	beq.n	80008b2 <HAL_GPIO_Init+0xfa>
 8000800:	4a93      	ldr	r2, [pc, #588]	@ (8000a50 <HAL_GPIO_Init+0x298>)
 8000802:	4293      	cmp	r3, r2
 8000804:	d86f      	bhi.n	80008e6 <HAL_GPIO_Init+0x12e>
 8000806:	4a93      	ldr	r2, [pc, #588]	@ (8000a54 <HAL_GPIO_Init+0x29c>)
 8000808:	4293      	cmp	r3, r2
 800080a:	d052      	beq.n	80008b2 <HAL_GPIO_Init+0xfa>
 800080c:	4a91      	ldr	r2, [pc, #580]	@ (8000a54 <HAL_GPIO_Init+0x29c>)
 800080e:	4293      	cmp	r3, r2
 8000810:	d869      	bhi.n	80008e6 <HAL_GPIO_Init+0x12e>
 8000812:	4a91      	ldr	r2, [pc, #580]	@ (8000a58 <HAL_GPIO_Init+0x2a0>)
 8000814:	4293      	cmp	r3, r2
 8000816:	d04c      	beq.n	80008b2 <HAL_GPIO_Init+0xfa>
 8000818:	4a8f      	ldr	r2, [pc, #572]	@ (8000a58 <HAL_GPIO_Init+0x2a0>)
 800081a:	4293      	cmp	r3, r2
 800081c:	d863      	bhi.n	80008e6 <HAL_GPIO_Init+0x12e>
 800081e:	4a8f      	ldr	r2, [pc, #572]	@ (8000a5c <HAL_GPIO_Init+0x2a4>)
 8000820:	4293      	cmp	r3, r2
 8000822:	d046      	beq.n	80008b2 <HAL_GPIO_Init+0xfa>
 8000824:	4a8d      	ldr	r2, [pc, #564]	@ (8000a5c <HAL_GPIO_Init+0x2a4>)
 8000826:	4293      	cmp	r3, r2
 8000828:	d85d      	bhi.n	80008e6 <HAL_GPIO_Init+0x12e>
 800082a:	2b12      	cmp	r3, #18
 800082c:	d82a      	bhi.n	8000884 <HAL_GPIO_Init+0xcc>
 800082e:	2b12      	cmp	r3, #18
 8000830:	d859      	bhi.n	80008e6 <HAL_GPIO_Init+0x12e>
 8000832:	a201      	add	r2, pc, #4	@ (adr r2, 8000838 <HAL_GPIO_Init+0x80>)
 8000834:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000838:	080008b3 	.word	0x080008b3
 800083c:	0800088d 	.word	0x0800088d
 8000840:	0800089f 	.word	0x0800089f
 8000844:	080008e1 	.word	0x080008e1
 8000848:	080008e7 	.word	0x080008e7
 800084c:	080008e7 	.word	0x080008e7
 8000850:	080008e7 	.word	0x080008e7
 8000854:	080008e7 	.word	0x080008e7
 8000858:	080008e7 	.word	0x080008e7
 800085c:	080008e7 	.word	0x080008e7
 8000860:	080008e7 	.word	0x080008e7
 8000864:	080008e7 	.word	0x080008e7
 8000868:	080008e7 	.word	0x080008e7
 800086c:	080008e7 	.word	0x080008e7
 8000870:	080008e7 	.word	0x080008e7
 8000874:	080008e7 	.word	0x080008e7
 8000878:	080008e7 	.word	0x080008e7
 800087c:	08000895 	.word	0x08000895
 8000880:	080008a9 	.word	0x080008a9
 8000884:	4a76      	ldr	r2, [pc, #472]	@ (8000a60 <HAL_GPIO_Init+0x2a8>)
 8000886:	4293      	cmp	r3, r2
 8000888:	d013      	beq.n	80008b2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800088a:	e02c      	b.n	80008e6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800088c:	683b      	ldr	r3, [r7, #0]
 800088e:	68db      	ldr	r3, [r3, #12]
 8000890:	623b      	str	r3, [r7, #32]
          break;
 8000892:	e029      	b.n	80008e8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000894:	683b      	ldr	r3, [r7, #0]
 8000896:	68db      	ldr	r3, [r3, #12]
 8000898:	3304      	adds	r3, #4
 800089a:	623b      	str	r3, [r7, #32]
          break;
 800089c:	e024      	b.n	80008e8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800089e:	683b      	ldr	r3, [r7, #0]
 80008a0:	68db      	ldr	r3, [r3, #12]
 80008a2:	3308      	adds	r3, #8
 80008a4:	623b      	str	r3, [r7, #32]
          break;
 80008a6:	e01f      	b.n	80008e8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80008a8:	683b      	ldr	r3, [r7, #0]
 80008aa:	68db      	ldr	r3, [r3, #12]
 80008ac:	330c      	adds	r3, #12
 80008ae:	623b      	str	r3, [r7, #32]
          break;
 80008b0:	e01a      	b.n	80008e8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80008b2:	683b      	ldr	r3, [r7, #0]
 80008b4:	689b      	ldr	r3, [r3, #8]
 80008b6:	2b00      	cmp	r3, #0
 80008b8:	d102      	bne.n	80008c0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80008ba:	2304      	movs	r3, #4
 80008bc:	623b      	str	r3, [r7, #32]
          break;
 80008be:	e013      	b.n	80008e8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80008c0:	683b      	ldr	r3, [r7, #0]
 80008c2:	689b      	ldr	r3, [r3, #8]
 80008c4:	2b01      	cmp	r3, #1
 80008c6:	d105      	bne.n	80008d4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80008c8:	2308      	movs	r3, #8
 80008ca:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80008cc:	687b      	ldr	r3, [r7, #4]
 80008ce:	69fa      	ldr	r2, [r7, #28]
 80008d0:	611a      	str	r2, [r3, #16]
          break;
 80008d2:	e009      	b.n	80008e8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80008d4:	2308      	movs	r3, #8
 80008d6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80008d8:	687b      	ldr	r3, [r7, #4]
 80008da:	69fa      	ldr	r2, [r7, #28]
 80008dc:	615a      	str	r2, [r3, #20]
          break;
 80008de:	e003      	b.n	80008e8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80008e0:	2300      	movs	r3, #0
 80008e2:	623b      	str	r3, [r7, #32]
          break;
 80008e4:	e000      	b.n	80008e8 <HAL_GPIO_Init+0x130>
          break;
 80008e6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80008e8:	69bb      	ldr	r3, [r7, #24]
 80008ea:	2bff      	cmp	r3, #255	@ 0xff
 80008ec:	d801      	bhi.n	80008f2 <HAL_GPIO_Init+0x13a>
 80008ee:	687b      	ldr	r3, [r7, #4]
 80008f0:	e001      	b.n	80008f6 <HAL_GPIO_Init+0x13e>
 80008f2:	687b      	ldr	r3, [r7, #4]
 80008f4:	3304      	adds	r3, #4
 80008f6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80008f8:	69bb      	ldr	r3, [r7, #24]
 80008fa:	2bff      	cmp	r3, #255	@ 0xff
 80008fc:	d802      	bhi.n	8000904 <HAL_GPIO_Init+0x14c>
 80008fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000900:	009b      	lsls	r3, r3, #2
 8000902:	e002      	b.n	800090a <HAL_GPIO_Init+0x152>
 8000904:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000906:	3b08      	subs	r3, #8
 8000908:	009b      	lsls	r3, r3, #2
 800090a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800090c:	697b      	ldr	r3, [r7, #20]
 800090e:	681a      	ldr	r2, [r3, #0]
 8000910:	210f      	movs	r1, #15
 8000912:	693b      	ldr	r3, [r7, #16]
 8000914:	fa01 f303 	lsl.w	r3, r1, r3
 8000918:	43db      	mvns	r3, r3
 800091a:	401a      	ands	r2, r3
 800091c:	6a39      	ldr	r1, [r7, #32]
 800091e:	693b      	ldr	r3, [r7, #16]
 8000920:	fa01 f303 	lsl.w	r3, r1, r3
 8000924:	431a      	orrs	r2, r3
 8000926:	697b      	ldr	r3, [r7, #20]
 8000928:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800092a:	683b      	ldr	r3, [r7, #0]
 800092c:	685b      	ldr	r3, [r3, #4]
 800092e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000932:	2b00      	cmp	r3, #0
 8000934:	f000 80a9 	beq.w	8000a8a <HAL_GPIO_Init+0x2d2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000938:	4b4a      	ldr	r3, [pc, #296]	@ (8000a64 <HAL_GPIO_Init+0x2ac>)
 800093a:	699b      	ldr	r3, [r3, #24]
 800093c:	4a49      	ldr	r2, [pc, #292]	@ (8000a64 <HAL_GPIO_Init+0x2ac>)
 800093e:	f043 0301 	orr.w	r3, r3, #1
 8000942:	6193      	str	r3, [r2, #24]
 8000944:	4b47      	ldr	r3, [pc, #284]	@ (8000a64 <HAL_GPIO_Init+0x2ac>)
 8000946:	699b      	ldr	r3, [r3, #24]
 8000948:	f003 0301 	and.w	r3, r3, #1
 800094c:	60bb      	str	r3, [r7, #8]
 800094e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000950:	4a45      	ldr	r2, [pc, #276]	@ (8000a68 <HAL_GPIO_Init+0x2b0>)
 8000952:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000954:	089b      	lsrs	r3, r3, #2
 8000956:	3302      	adds	r3, #2
 8000958:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800095c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800095e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000960:	f003 0303 	and.w	r3, r3, #3
 8000964:	009b      	lsls	r3, r3, #2
 8000966:	220f      	movs	r2, #15
 8000968:	fa02 f303 	lsl.w	r3, r2, r3
 800096c:	43db      	mvns	r3, r3
 800096e:	68fa      	ldr	r2, [r7, #12]
 8000970:	4013      	ands	r3, r2
 8000972:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000974:	687b      	ldr	r3, [r7, #4]
 8000976:	4a3d      	ldr	r2, [pc, #244]	@ (8000a6c <HAL_GPIO_Init+0x2b4>)
 8000978:	4293      	cmp	r3, r2
 800097a:	d00d      	beq.n	8000998 <HAL_GPIO_Init+0x1e0>
 800097c:	687b      	ldr	r3, [r7, #4]
 800097e:	4a3c      	ldr	r2, [pc, #240]	@ (8000a70 <HAL_GPIO_Init+0x2b8>)
 8000980:	4293      	cmp	r3, r2
 8000982:	d007      	beq.n	8000994 <HAL_GPIO_Init+0x1dc>
 8000984:	687b      	ldr	r3, [r7, #4]
 8000986:	4a3b      	ldr	r2, [pc, #236]	@ (8000a74 <HAL_GPIO_Init+0x2bc>)
 8000988:	4293      	cmp	r3, r2
 800098a:	d101      	bne.n	8000990 <HAL_GPIO_Init+0x1d8>
 800098c:	2302      	movs	r3, #2
 800098e:	e004      	b.n	800099a <HAL_GPIO_Init+0x1e2>
 8000990:	2303      	movs	r3, #3
 8000992:	e002      	b.n	800099a <HAL_GPIO_Init+0x1e2>
 8000994:	2301      	movs	r3, #1
 8000996:	e000      	b.n	800099a <HAL_GPIO_Init+0x1e2>
 8000998:	2300      	movs	r3, #0
 800099a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800099c:	f002 0203 	and.w	r2, r2, #3
 80009a0:	0092      	lsls	r2, r2, #2
 80009a2:	4093      	lsls	r3, r2
 80009a4:	68fa      	ldr	r2, [r7, #12]
 80009a6:	4313      	orrs	r3, r2
 80009a8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80009aa:	492f      	ldr	r1, [pc, #188]	@ (8000a68 <HAL_GPIO_Init+0x2b0>)
 80009ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80009ae:	089b      	lsrs	r3, r3, #2
 80009b0:	3302      	adds	r3, #2
 80009b2:	68fa      	ldr	r2, [r7, #12]
 80009b4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80009b8:	683b      	ldr	r3, [r7, #0]
 80009ba:	685b      	ldr	r3, [r3, #4]
 80009bc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80009c0:	2b00      	cmp	r3, #0
 80009c2:	d006      	beq.n	80009d2 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80009c4:	4b2c      	ldr	r3, [pc, #176]	@ (8000a78 <HAL_GPIO_Init+0x2c0>)
 80009c6:	689a      	ldr	r2, [r3, #8]
 80009c8:	492b      	ldr	r1, [pc, #172]	@ (8000a78 <HAL_GPIO_Init+0x2c0>)
 80009ca:	69bb      	ldr	r3, [r7, #24]
 80009cc:	4313      	orrs	r3, r2
 80009ce:	608b      	str	r3, [r1, #8]
 80009d0:	e006      	b.n	80009e0 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80009d2:	4b29      	ldr	r3, [pc, #164]	@ (8000a78 <HAL_GPIO_Init+0x2c0>)
 80009d4:	689a      	ldr	r2, [r3, #8]
 80009d6:	69bb      	ldr	r3, [r7, #24]
 80009d8:	43db      	mvns	r3, r3
 80009da:	4927      	ldr	r1, [pc, #156]	@ (8000a78 <HAL_GPIO_Init+0x2c0>)
 80009dc:	4013      	ands	r3, r2
 80009de:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80009e0:	683b      	ldr	r3, [r7, #0]
 80009e2:	685b      	ldr	r3, [r3, #4]
 80009e4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80009e8:	2b00      	cmp	r3, #0
 80009ea:	d006      	beq.n	80009fa <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80009ec:	4b22      	ldr	r3, [pc, #136]	@ (8000a78 <HAL_GPIO_Init+0x2c0>)
 80009ee:	68da      	ldr	r2, [r3, #12]
 80009f0:	4921      	ldr	r1, [pc, #132]	@ (8000a78 <HAL_GPIO_Init+0x2c0>)
 80009f2:	69bb      	ldr	r3, [r7, #24]
 80009f4:	4313      	orrs	r3, r2
 80009f6:	60cb      	str	r3, [r1, #12]
 80009f8:	e006      	b.n	8000a08 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80009fa:	4b1f      	ldr	r3, [pc, #124]	@ (8000a78 <HAL_GPIO_Init+0x2c0>)
 80009fc:	68da      	ldr	r2, [r3, #12]
 80009fe:	69bb      	ldr	r3, [r7, #24]
 8000a00:	43db      	mvns	r3, r3
 8000a02:	491d      	ldr	r1, [pc, #116]	@ (8000a78 <HAL_GPIO_Init+0x2c0>)
 8000a04:	4013      	ands	r3, r2
 8000a06:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000a08:	683b      	ldr	r3, [r7, #0]
 8000a0a:	685b      	ldr	r3, [r3, #4]
 8000a0c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000a10:	2b00      	cmp	r3, #0
 8000a12:	d006      	beq.n	8000a22 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000a14:	4b18      	ldr	r3, [pc, #96]	@ (8000a78 <HAL_GPIO_Init+0x2c0>)
 8000a16:	685a      	ldr	r2, [r3, #4]
 8000a18:	4917      	ldr	r1, [pc, #92]	@ (8000a78 <HAL_GPIO_Init+0x2c0>)
 8000a1a:	69bb      	ldr	r3, [r7, #24]
 8000a1c:	4313      	orrs	r3, r2
 8000a1e:	604b      	str	r3, [r1, #4]
 8000a20:	e006      	b.n	8000a30 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000a22:	4b15      	ldr	r3, [pc, #84]	@ (8000a78 <HAL_GPIO_Init+0x2c0>)
 8000a24:	685a      	ldr	r2, [r3, #4]
 8000a26:	69bb      	ldr	r3, [r7, #24]
 8000a28:	43db      	mvns	r3, r3
 8000a2a:	4913      	ldr	r1, [pc, #76]	@ (8000a78 <HAL_GPIO_Init+0x2c0>)
 8000a2c:	4013      	ands	r3, r2
 8000a2e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000a30:	683b      	ldr	r3, [r7, #0]
 8000a32:	685b      	ldr	r3, [r3, #4]
 8000a34:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000a38:	2b00      	cmp	r3, #0
 8000a3a:	d01f      	beq.n	8000a7c <HAL_GPIO_Init+0x2c4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000a3c:	4b0e      	ldr	r3, [pc, #56]	@ (8000a78 <HAL_GPIO_Init+0x2c0>)
 8000a3e:	681a      	ldr	r2, [r3, #0]
 8000a40:	490d      	ldr	r1, [pc, #52]	@ (8000a78 <HAL_GPIO_Init+0x2c0>)
 8000a42:	69bb      	ldr	r3, [r7, #24]
 8000a44:	4313      	orrs	r3, r2
 8000a46:	600b      	str	r3, [r1, #0]
 8000a48:	e01f      	b.n	8000a8a <HAL_GPIO_Init+0x2d2>
 8000a4a:	bf00      	nop
 8000a4c:	10320000 	.word	0x10320000
 8000a50:	10310000 	.word	0x10310000
 8000a54:	10220000 	.word	0x10220000
 8000a58:	10210000 	.word	0x10210000
 8000a5c:	10120000 	.word	0x10120000
 8000a60:	10110000 	.word	0x10110000
 8000a64:	40021000 	.word	0x40021000
 8000a68:	40010000 	.word	0x40010000
 8000a6c:	40010800 	.word	0x40010800
 8000a70:	40010c00 	.word	0x40010c00
 8000a74:	40011000 	.word	0x40011000
 8000a78:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000a7c:	4b0b      	ldr	r3, [pc, #44]	@ (8000aac <HAL_GPIO_Init+0x2f4>)
 8000a7e:	681a      	ldr	r2, [r3, #0]
 8000a80:	69bb      	ldr	r3, [r7, #24]
 8000a82:	43db      	mvns	r3, r3
 8000a84:	4909      	ldr	r1, [pc, #36]	@ (8000aac <HAL_GPIO_Init+0x2f4>)
 8000a86:	4013      	ands	r3, r2
 8000a88:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8000a8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000a8c:	3301      	adds	r3, #1
 8000a8e:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000a90:	683b      	ldr	r3, [r7, #0]
 8000a92:	681a      	ldr	r2, [r3, #0]
 8000a94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000a96:	fa22 f303 	lsr.w	r3, r2, r3
 8000a9a:	2b00      	cmp	r3, #0
 8000a9c:	f47f ae96 	bne.w	80007cc <HAL_GPIO_Init+0x14>
  }
}
 8000aa0:	bf00      	nop
 8000aa2:	bf00      	nop
 8000aa4:	372c      	adds	r7, #44	@ 0x2c
 8000aa6:	46bd      	mov	sp, r7
 8000aa8:	bc80      	pop	{r7}
 8000aaa:	4770      	bx	lr
 8000aac:	40010400 	.word	0x40010400

08000ab0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000ab0:	b480      	push	{r7}
 8000ab2:	b083      	sub	sp, #12
 8000ab4:	af00      	add	r7, sp, #0
 8000ab6:	6078      	str	r0, [r7, #4]
 8000ab8:	460b      	mov	r3, r1
 8000aba:	807b      	strh	r3, [r7, #2]
 8000abc:	4613      	mov	r3, r2
 8000abe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000ac0:	787b      	ldrb	r3, [r7, #1]
 8000ac2:	2b00      	cmp	r3, #0
 8000ac4:	d003      	beq.n	8000ace <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000ac6:	887a      	ldrh	r2, [r7, #2]
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000acc:	e003      	b.n	8000ad6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000ace:	887b      	ldrh	r3, [r7, #2]
 8000ad0:	041a      	lsls	r2, r3, #16
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	611a      	str	r2, [r3, #16]
}
 8000ad6:	bf00      	nop
 8000ad8:	370c      	adds	r7, #12
 8000ada:	46bd      	mov	sp, r7
 8000adc:	bc80      	pop	{r7}
 8000ade:	4770      	bx	lr

08000ae0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000ae0:	b580      	push	{r7, lr}
 8000ae2:	b086      	sub	sp, #24
 8000ae4:	af00      	add	r7, sp, #0
 8000ae6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	2b00      	cmp	r3, #0
 8000aec:	d101      	bne.n	8000af2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000aee:	2301      	movs	r3, #1
 8000af0:	e272      	b.n	8000fd8 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000af2:	687b      	ldr	r3, [r7, #4]
 8000af4:	681b      	ldr	r3, [r3, #0]
 8000af6:	f003 0301 	and.w	r3, r3, #1
 8000afa:	2b00      	cmp	r3, #0
 8000afc:	f000 8087 	beq.w	8000c0e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000b00:	4b92      	ldr	r3, [pc, #584]	@ (8000d4c <HAL_RCC_OscConfig+0x26c>)
 8000b02:	685b      	ldr	r3, [r3, #4]
 8000b04:	f003 030c 	and.w	r3, r3, #12
 8000b08:	2b04      	cmp	r3, #4
 8000b0a:	d00c      	beq.n	8000b26 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000b0c:	4b8f      	ldr	r3, [pc, #572]	@ (8000d4c <HAL_RCC_OscConfig+0x26c>)
 8000b0e:	685b      	ldr	r3, [r3, #4]
 8000b10:	f003 030c 	and.w	r3, r3, #12
 8000b14:	2b08      	cmp	r3, #8
 8000b16:	d112      	bne.n	8000b3e <HAL_RCC_OscConfig+0x5e>
 8000b18:	4b8c      	ldr	r3, [pc, #560]	@ (8000d4c <HAL_RCC_OscConfig+0x26c>)
 8000b1a:	685b      	ldr	r3, [r3, #4]
 8000b1c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000b20:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000b24:	d10b      	bne.n	8000b3e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000b26:	4b89      	ldr	r3, [pc, #548]	@ (8000d4c <HAL_RCC_OscConfig+0x26c>)
 8000b28:	681b      	ldr	r3, [r3, #0]
 8000b2a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000b2e:	2b00      	cmp	r3, #0
 8000b30:	d06c      	beq.n	8000c0c <HAL_RCC_OscConfig+0x12c>
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	685b      	ldr	r3, [r3, #4]
 8000b36:	2b00      	cmp	r3, #0
 8000b38:	d168      	bne.n	8000c0c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000b3a:	2301      	movs	r3, #1
 8000b3c:	e24c      	b.n	8000fd8 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	685b      	ldr	r3, [r3, #4]
 8000b42:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000b46:	d106      	bne.n	8000b56 <HAL_RCC_OscConfig+0x76>
 8000b48:	4b80      	ldr	r3, [pc, #512]	@ (8000d4c <HAL_RCC_OscConfig+0x26c>)
 8000b4a:	681b      	ldr	r3, [r3, #0]
 8000b4c:	4a7f      	ldr	r2, [pc, #508]	@ (8000d4c <HAL_RCC_OscConfig+0x26c>)
 8000b4e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000b52:	6013      	str	r3, [r2, #0]
 8000b54:	e02e      	b.n	8000bb4 <HAL_RCC_OscConfig+0xd4>
 8000b56:	687b      	ldr	r3, [r7, #4]
 8000b58:	685b      	ldr	r3, [r3, #4]
 8000b5a:	2b00      	cmp	r3, #0
 8000b5c:	d10c      	bne.n	8000b78 <HAL_RCC_OscConfig+0x98>
 8000b5e:	4b7b      	ldr	r3, [pc, #492]	@ (8000d4c <HAL_RCC_OscConfig+0x26c>)
 8000b60:	681b      	ldr	r3, [r3, #0]
 8000b62:	4a7a      	ldr	r2, [pc, #488]	@ (8000d4c <HAL_RCC_OscConfig+0x26c>)
 8000b64:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000b68:	6013      	str	r3, [r2, #0]
 8000b6a:	4b78      	ldr	r3, [pc, #480]	@ (8000d4c <HAL_RCC_OscConfig+0x26c>)
 8000b6c:	681b      	ldr	r3, [r3, #0]
 8000b6e:	4a77      	ldr	r2, [pc, #476]	@ (8000d4c <HAL_RCC_OscConfig+0x26c>)
 8000b70:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000b74:	6013      	str	r3, [r2, #0]
 8000b76:	e01d      	b.n	8000bb4 <HAL_RCC_OscConfig+0xd4>
 8000b78:	687b      	ldr	r3, [r7, #4]
 8000b7a:	685b      	ldr	r3, [r3, #4]
 8000b7c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000b80:	d10c      	bne.n	8000b9c <HAL_RCC_OscConfig+0xbc>
 8000b82:	4b72      	ldr	r3, [pc, #456]	@ (8000d4c <HAL_RCC_OscConfig+0x26c>)
 8000b84:	681b      	ldr	r3, [r3, #0]
 8000b86:	4a71      	ldr	r2, [pc, #452]	@ (8000d4c <HAL_RCC_OscConfig+0x26c>)
 8000b88:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000b8c:	6013      	str	r3, [r2, #0]
 8000b8e:	4b6f      	ldr	r3, [pc, #444]	@ (8000d4c <HAL_RCC_OscConfig+0x26c>)
 8000b90:	681b      	ldr	r3, [r3, #0]
 8000b92:	4a6e      	ldr	r2, [pc, #440]	@ (8000d4c <HAL_RCC_OscConfig+0x26c>)
 8000b94:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000b98:	6013      	str	r3, [r2, #0]
 8000b9a:	e00b      	b.n	8000bb4 <HAL_RCC_OscConfig+0xd4>
 8000b9c:	4b6b      	ldr	r3, [pc, #428]	@ (8000d4c <HAL_RCC_OscConfig+0x26c>)
 8000b9e:	681b      	ldr	r3, [r3, #0]
 8000ba0:	4a6a      	ldr	r2, [pc, #424]	@ (8000d4c <HAL_RCC_OscConfig+0x26c>)
 8000ba2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000ba6:	6013      	str	r3, [r2, #0]
 8000ba8:	4b68      	ldr	r3, [pc, #416]	@ (8000d4c <HAL_RCC_OscConfig+0x26c>)
 8000baa:	681b      	ldr	r3, [r3, #0]
 8000bac:	4a67      	ldr	r2, [pc, #412]	@ (8000d4c <HAL_RCC_OscConfig+0x26c>)
 8000bae:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000bb2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	685b      	ldr	r3, [r3, #4]
 8000bb8:	2b00      	cmp	r3, #0
 8000bba:	d013      	beq.n	8000be4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000bbc:	f7ff fcea 	bl	8000594 <HAL_GetTick>
 8000bc0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000bc2:	e008      	b.n	8000bd6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000bc4:	f7ff fce6 	bl	8000594 <HAL_GetTick>
 8000bc8:	4602      	mov	r2, r0
 8000bca:	693b      	ldr	r3, [r7, #16]
 8000bcc:	1ad3      	subs	r3, r2, r3
 8000bce:	2b64      	cmp	r3, #100	@ 0x64
 8000bd0:	d901      	bls.n	8000bd6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000bd2:	2303      	movs	r3, #3
 8000bd4:	e200      	b.n	8000fd8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000bd6:	4b5d      	ldr	r3, [pc, #372]	@ (8000d4c <HAL_RCC_OscConfig+0x26c>)
 8000bd8:	681b      	ldr	r3, [r3, #0]
 8000bda:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000bde:	2b00      	cmp	r3, #0
 8000be0:	d0f0      	beq.n	8000bc4 <HAL_RCC_OscConfig+0xe4>
 8000be2:	e014      	b.n	8000c0e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000be4:	f7ff fcd6 	bl	8000594 <HAL_GetTick>
 8000be8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000bea:	e008      	b.n	8000bfe <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000bec:	f7ff fcd2 	bl	8000594 <HAL_GetTick>
 8000bf0:	4602      	mov	r2, r0
 8000bf2:	693b      	ldr	r3, [r7, #16]
 8000bf4:	1ad3      	subs	r3, r2, r3
 8000bf6:	2b64      	cmp	r3, #100	@ 0x64
 8000bf8:	d901      	bls.n	8000bfe <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000bfa:	2303      	movs	r3, #3
 8000bfc:	e1ec      	b.n	8000fd8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000bfe:	4b53      	ldr	r3, [pc, #332]	@ (8000d4c <HAL_RCC_OscConfig+0x26c>)
 8000c00:	681b      	ldr	r3, [r3, #0]
 8000c02:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000c06:	2b00      	cmp	r3, #0
 8000c08:	d1f0      	bne.n	8000bec <HAL_RCC_OscConfig+0x10c>
 8000c0a:	e000      	b.n	8000c0e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000c0c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	681b      	ldr	r3, [r3, #0]
 8000c12:	f003 0302 	and.w	r3, r3, #2
 8000c16:	2b00      	cmp	r3, #0
 8000c18:	d063      	beq.n	8000ce2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000c1a:	4b4c      	ldr	r3, [pc, #304]	@ (8000d4c <HAL_RCC_OscConfig+0x26c>)
 8000c1c:	685b      	ldr	r3, [r3, #4]
 8000c1e:	f003 030c 	and.w	r3, r3, #12
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	d00b      	beq.n	8000c3e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000c26:	4b49      	ldr	r3, [pc, #292]	@ (8000d4c <HAL_RCC_OscConfig+0x26c>)
 8000c28:	685b      	ldr	r3, [r3, #4]
 8000c2a:	f003 030c 	and.w	r3, r3, #12
 8000c2e:	2b08      	cmp	r3, #8
 8000c30:	d11c      	bne.n	8000c6c <HAL_RCC_OscConfig+0x18c>
 8000c32:	4b46      	ldr	r3, [pc, #280]	@ (8000d4c <HAL_RCC_OscConfig+0x26c>)
 8000c34:	685b      	ldr	r3, [r3, #4]
 8000c36:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000c3a:	2b00      	cmp	r3, #0
 8000c3c:	d116      	bne.n	8000c6c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000c3e:	4b43      	ldr	r3, [pc, #268]	@ (8000d4c <HAL_RCC_OscConfig+0x26c>)
 8000c40:	681b      	ldr	r3, [r3, #0]
 8000c42:	f003 0302 	and.w	r3, r3, #2
 8000c46:	2b00      	cmp	r3, #0
 8000c48:	d005      	beq.n	8000c56 <HAL_RCC_OscConfig+0x176>
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	691b      	ldr	r3, [r3, #16]
 8000c4e:	2b01      	cmp	r3, #1
 8000c50:	d001      	beq.n	8000c56 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000c52:	2301      	movs	r3, #1
 8000c54:	e1c0      	b.n	8000fd8 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000c56:	4b3d      	ldr	r3, [pc, #244]	@ (8000d4c <HAL_RCC_OscConfig+0x26c>)
 8000c58:	681b      	ldr	r3, [r3, #0]
 8000c5a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	695b      	ldr	r3, [r3, #20]
 8000c62:	00db      	lsls	r3, r3, #3
 8000c64:	4939      	ldr	r1, [pc, #228]	@ (8000d4c <HAL_RCC_OscConfig+0x26c>)
 8000c66:	4313      	orrs	r3, r2
 8000c68:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000c6a:	e03a      	b.n	8000ce2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	691b      	ldr	r3, [r3, #16]
 8000c70:	2b00      	cmp	r3, #0
 8000c72:	d020      	beq.n	8000cb6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000c74:	4b36      	ldr	r3, [pc, #216]	@ (8000d50 <HAL_RCC_OscConfig+0x270>)
 8000c76:	2201      	movs	r2, #1
 8000c78:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c7a:	f7ff fc8b 	bl	8000594 <HAL_GetTick>
 8000c7e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000c80:	e008      	b.n	8000c94 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000c82:	f7ff fc87 	bl	8000594 <HAL_GetTick>
 8000c86:	4602      	mov	r2, r0
 8000c88:	693b      	ldr	r3, [r7, #16]
 8000c8a:	1ad3      	subs	r3, r2, r3
 8000c8c:	2b02      	cmp	r3, #2
 8000c8e:	d901      	bls.n	8000c94 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000c90:	2303      	movs	r3, #3
 8000c92:	e1a1      	b.n	8000fd8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000c94:	4b2d      	ldr	r3, [pc, #180]	@ (8000d4c <HAL_RCC_OscConfig+0x26c>)
 8000c96:	681b      	ldr	r3, [r3, #0]
 8000c98:	f003 0302 	and.w	r3, r3, #2
 8000c9c:	2b00      	cmp	r3, #0
 8000c9e:	d0f0      	beq.n	8000c82 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000ca0:	4b2a      	ldr	r3, [pc, #168]	@ (8000d4c <HAL_RCC_OscConfig+0x26c>)
 8000ca2:	681b      	ldr	r3, [r3, #0]
 8000ca4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	695b      	ldr	r3, [r3, #20]
 8000cac:	00db      	lsls	r3, r3, #3
 8000cae:	4927      	ldr	r1, [pc, #156]	@ (8000d4c <HAL_RCC_OscConfig+0x26c>)
 8000cb0:	4313      	orrs	r3, r2
 8000cb2:	600b      	str	r3, [r1, #0]
 8000cb4:	e015      	b.n	8000ce2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000cb6:	4b26      	ldr	r3, [pc, #152]	@ (8000d50 <HAL_RCC_OscConfig+0x270>)
 8000cb8:	2200      	movs	r2, #0
 8000cba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000cbc:	f7ff fc6a 	bl	8000594 <HAL_GetTick>
 8000cc0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000cc2:	e008      	b.n	8000cd6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000cc4:	f7ff fc66 	bl	8000594 <HAL_GetTick>
 8000cc8:	4602      	mov	r2, r0
 8000cca:	693b      	ldr	r3, [r7, #16]
 8000ccc:	1ad3      	subs	r3, r2, r3
 8000cce:	2b02      	cmp	r3, #2
 8000cd0:	d901      	bls.n	8000cd6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8000cd2:	2303      	movs	r3, #3
 8000cd4:	e180      	b.n	8000fd8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000cd6:	4b1d      	ldr	r3, [pc, #116]	@ (8000d4c <HAL_RCC_OscConfig+0x26c>)
 8000cd8:	681b      	ldr	r3, [r3, #0]
 8000cda:	f003 0302 	and.w	r3, r3, #2
 8000cde:	2b00      	cmp	r3, #0
 8000ce0:	d1f0      	bne.n	8000cc4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	681b      	ldr	r3, [r3, #0]
 8000ce6:	f003 0308 	and.w	r3, r3, #8
 8000cea:	2b00      	cmp	r3, #0
 8000cec:	d03a      	beq.n	8000d64 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	699b      	ldr	r3, [r3, #24]
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d019      	beq.n	8000d2a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000cf6:	4b17      	ldr	r3, [pc, #92]	@ (8000d54 <HAL_RCC_OscConfig+0x274>)
 8000cf8:	2201      	movs	r2, #1
 8000cfa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000cfc:	f7ff fc4a 	bl	8000594 <HAL_GetTick>
 8000d00:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000d02:	e008      	b.n	8000d16 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000d04:	f7ff fc46 	bl	8000594 <HAL_GetTick>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	693b      	ldr	r3, [r7, #16]
 8000d0c:	1ad3      	subs	r3, r2, r3
 8000d0e:	2b02      	cmp	r3, #2
 8000d10:	d901      	bls.n	8000d16 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8000d12:	2303      	movs	r3, #3
 8000d14:	e160      	b.n	8000fd8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000d16:	4b0d      	ldr	r3, [pc, #52]	@ (8000d4c <HAL_RCC_OscConfig+0x26c>)
 8000d18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000d1a:	f003 0302 	and.w	r3, r3, #2
 8000d1e:	2b00      	cmp	r3, #0
 8000d20:	d0f0      	beq.n	8000d04 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8000d22:	2001      	movs	r0, #1
 8000d24:	f000 fa9c 	bl	8001260 <RCC_Delay>
 8000d28:	e01c      	b.n	8000d64 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000d2a:	4b0a      	ldr	r3, [pc, #40]	@ (8000d54 <HAL_RCC_OscConfig+0x274>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000d30:	f7ff fc30 	bl	8000594 <HAL_GetTick>
 8000d34:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000d36:	e00f      	b.n	8000d58 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000d38:	f7ff fc2c 	bl	8000594 <HAL_GetTick>
 8000d3c:	4602      	mov	r2, r0
 8000d3e:	693b      	ldr	r3, [r7, #16]
 8000d40:	1ad3      	subs	r3, r2, r3
 8000d42:	2b02      	cmp	r3, #2
 8000d44:	d908      	bls.n	8000d58 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8000d46:	2303      	movs	r3, #3
 8000d48:	e146      	b.n	8000fd8 <HAL_RCC_OscConfig+0x4f8>
 8000d4a:	bf00      	nop
 8000d4c:	40021000 	.word	0x40021000
 8000d50:	42420000 	.word	0x42420000
 8000d54:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000d58:	4b92      	ldr	r3, [pc, #584]	@ (8000fa4 <HAL_RCC_OscConfig+0x4c4>)
 8000d5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000d5c:	f003 0302 	and.w	r3, r3, #2
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	d1e9      	bne.n	8000d38 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	681b      	ldr	r3, [r3, #0]
 8000d68:	f003 0304 	and.w	r3, r3, #4
 8000d6c:	2b00      	cmp	r3, #0
 8000d6e:	f000 80a6 	beq.w	8000ebe <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000d72:	2300      	movs	r3, #0
 8000d74:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000d76:	4b8b      	ldr	r3, [pc, #556]	@ (8000fa4 <HAL_RCC_OscConfig+0x4c4>)
 8000d78:	69db      	ldr	r3, [r3, #28]
 8000d7a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	d10d      	bne.n	8000d9e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000d82:	4b88      	ldr	r3, [pc, #544]	@ (8000fa4 <HAL_RCC_OscConfig+0x4c4>)
 8000d84:	69db      	ldr	r3, [r3, #28]
 8000d86:	4a87      	ldr	r2, [pc, #540]	@ (8000fa4 <HAL_RCC_OscConfig+0x4c4>)
 8000d88:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000d8c:	61d3      	str	r3, [r2, #28]
 8000d8e:	4b85      	ldr	r3, [pc, #532]	@ (8000fa4 <HAL_RCC_OscConfig+0x4c4>)
 8000d90:	69db      	ldr	r3, [r3, #28]
 8000d92:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000d96:	60bb      	str	r3, [r7, #8]
 8000d98:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000d9a:	2301      	movs	r3, #1
 8000d9c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000d9e:	4b82      	ldr	r3, [pc, #520]	@ (8000fa8 <HAL_RCC_OscConfig+0x4c8>)
 8000da0:	681b      	ldr	r3, [r3, #0]
 8000da2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000da6:	2b00      	cmp	r3, #0
 8000da8:	d118      	bne.n	8000ddc <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000daa:	4b7f      	ldr	r3, [pc, #508]	@ (8000fa8 <HAL_RCC_OscConfig+0x4c8>)
 8000dac:	681b      	ldr	r3, [r3, #0]
 8000dae:	4a7e      	ldr	r2, [pc, #504]	@ (8000fa8 <HAL_RCC_OscConfig+0x4c8>)
 8000db0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000db4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000db6:	f7ff fbed 	bl	8000594 <HAL_GetTick>
 8000dba:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000dbc:	e008      	b.n	8000dd0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000dbe:	f7ff fbe9 	bl	8000594 <HAL_GetTick>
 8000dc2:	4602      	mov	r2, r0
 8000dc4:	693b      	ldr	r3, [r7, #16]
 8000dc6:	1ad3      	subs	r3, r2, r3
 8000dc8:	2b64      	cmp	r3, #100	@ 0x64
 8000dca:	d901      	bls.n	8000dd0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8000dcc:	2303      	movs	r3, #3
 8000dce:	e103      	b.n	8000fd8 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000dd0:	4b75      	ldr	r3, [pc, #468]	@ (8000fa8 <HAL_RCC_OscConfig+0x4c8>)
 8000dd2:	681b      	ldr	r3, [r3, #0]
 8000dd4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000dd8:	2b00      	cmp	r3, #0
 8000dda:	d0f0      	beq.n	8000dbe <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	68db      	ldr	r3, [r3, #12]
 8000de0:	2b01      	cmp	r3, #1
 8000de2:	d106      	bne.n	8000df2 <HAL_RCC_OscConfig+0x312>
 8000de4:	4b6f      	ldr	r3, [pc, #444]	@ (8000fa4 <HAL_RCC_OscConfig+0x4c4>)
 8000de6:	6a1b      	ldr	r3, [r3, #32]
 8000de8:	4a6e      	ldr	r2, [pc, #440]	@ (8000fa4 <HAL_RCC_OscConfig+0x4c4>)
 8000dea:	f043 0301 	orr.w	r3, r3, #1
 8000dee:	6213      	str	r3, [r2, #32]
 8000df0:	e02d      	b.n	8000e4e <HAL_RCC_OscConfig+0x36e>
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	68db      	ldr	r3, [r3, #12]
 8000df6:	2b00      	cmp	r3, #0
 8000df8:	d10c      	bne.n	8000e14 <HAL_RCC_OscConfig+0x334>
 8000dfa:	4b6a      	ldr	r3, [pc, #424]	@ (8000fa4 <HAL_RCC_OscConfig+0x4c4>)
 8000dfc:	6a1b      	ldr	r3, [r3, #32]
 8000dfe:	4a69      	ldr	r2, [pc, #420]	@ (8000fa4 <HAL_RCC_OscConfig+0x4c4>)
 8000e00:	f023 0301 	bic.w	r3, r3, #1
 8000e04:	6213      	str	r3, [r2, #32]
 8000e06:	4b67      	ldr	r3, [pc, #412]	@ (8000fa4 <HAL_RCC_OscConfig+0x4c4>)
 8000e08:	6a1b      	ldr	r3, [r3, #32]
 8000e0a:	4a66      	ldr	r2, [pc, #408]	@ (8000fa4 <HAL_RCC_OscConfig+0x4c4>)
 8000e0c:	f023 0304 	bic.w	r3, r3, #4
 8000e10:	6213      	str	r3, [r2, #32]
 8000e12:	e01c      	b.n	8000e4e <HAL_RCC_OscConfig+0x36e>
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	68db      	ldr	r3, [r3, #12]
 8000e18:	2b05      	cmp	r3, #5
 8000e1a:	d10c      	bne.n	8000e36 <HAL_RCC_OscConfig+0x356>
 8000e1c:	4b61      	ldr	r3, [pc, #388]	@ (8000fa4 <HAL_RCC_OscConfig+0x4c4>)
 8000e1e:	6a1b      	ldr	r3, [r3, #32]
 8000e20:	4a60      	ldr	r2, [pc, #384]	@ (8000fa4 <HAL_RCC_OscConfig+0x4c4>)
 8000e22:	f043 0304 	orr.w	r3, r3, #4
 8000e26:	6213      	str	r3, [r2, #32]
 8000e28:	4b5e      	ldr	r3, [pc, #376]	@ (8000fa4 <HAL_RCC_OscConfig+0x4c4>)
 8000e2a:	6a1b      	ldr	r3, [r3, #32]
 8000e2c:	4a5d      	ldr	r2, [pc, #372]	@ (8000fa4 <HAL_RCC_OscConfig+0x4c4>)
 8000e2e:	f043 0301 	orr.w	r3, r3, #1
 8000e32:	6213      	str	r3, [r2, #32]
 8000e34:	e00b      	b.n	8000e4e <HAL_RCC_OscConfig+0x36e>
 8000e36:	4b5b      	ldr	r3, [pc, #364]	@ (8000fa4 <HAL_RCC_OscConfig+0x4c4>)
 8000e38:	6a1b      	ldr	r3, [r3, #32]
 8000e3a:	4a5a      	ldr	r2, [pc, #360]	@ (8000fa4 <HAL_RCC_OscConfig+0x4c4>)
 8000e3c:	f023 0301 	bic.w	r3, r3, #1
 8000e40:	6213      	str	r3, [r2, #32]
 8000e42:	4b58      	ldr	r3, [pc, #352]	@ (8000fa4 <HAL_RCC_OscConfig+0x4c4>)
 8000e44:	6a1b      	ldr	r3, [r3, #32]
 8000e46:	4a57      	ldr	r2, [pc, #348]	@ (8000fa4 <HAL_RCC_OscConfig+0x4c4>)
 8000e48:	f023 0304 	bic.w	r3, r3, #4
 8000e4c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	68db      	ldr	r3, [r3, #12]
 8000e52:	2b00      	cmp	r3, #0
 8000e54:	d015      	beq.n	8000e82 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000e56:	f7ff fb9d 	bl	8000594 <HAL_GetTick>
 8000e5a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000e5c:	e00a      	b.n	8000e74 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000e5e:	f7ff fb99 	bl	8000594 <HAL_GetTick>
 8000e62:	4602      	mov	r2, r0
 8000e64:	693b      	ldr	r3, [r7, #16]
 8000e66:	1ad3      	subs	r3, r2, r3
 8000e68:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000e6c:	4293      	cmp	r3, r2
 8000e6e:	d901      	bls.n	8000e74 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8000e70:	2303      	movs	r3, #3
 8000e72:	e0b1      	b.n	8000fd8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000e74:	4b4b      	ldr	r3, [pc, #300]	@ (8000fa4 <HAL_RCC_OscConfig+0x4c4>)
 8000e76:	6a1b      	ldr	r3, [r3, #32]
 8000e78:	f003 0302 	and.w	r3, r3, #2
 8000e7c:	2b00      	cmp	r3, #0
 8000e7e:	d0ee      	beq.n	8000e5e <HAL_RCC_OscConfig+0x37e>
 8000e80:	e014      	b.n	8000eac <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000e82:	f7ff fb87 	bl	8000594 <HAL_GetTick>
 8000e86:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000e88:	e00a      	b.n	8000ea0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000e8a:	f7ff fb83 	bl	8000594 <HAL_GetTick>
 8000e8e:	4602      	mov	r2, r0
 8000e90:	693b      	ldr	r3, [r7, #16]
 8000e92:	1ad3      	subs	r3, r2, r3
 8000e94:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000e98:	4293      	cmp	r3, r2
 8000e9a:	d901      	bls.n	8000ea0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8000e9c:	2303      	movs	r3, #3
 8000e9e:	e09b      	b.n	8000fd8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000ea0:	4b40      	ldr	r3, [pc, #256]	@ (8000fa4 <HAL_RCC_OscConfig+0x4c4>)
 8000ea2:	6a1b      	ldr	r3, [r3, #32]
 8000ea4:	f003 0302 	and.w	r3, r3, #2
 8000ea8:	2b00      	cmp	r3, #0
 8000eaa:	d1ee      	bne.n	8000e8a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8000eac:	7dfb      	ldrb	r3, [r7, #23]
 8000eae:	2b01      	cmp	r3, #1
 8000eb0:	d105      	bne.n	8000ebe <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000eb2:	4b3c      	ldr	r3, [pc, #240]	@ (8000fa4 <HAL_RCC_OscConfig+0x4c4>)
 8000eb4:	69db      	ldr	r3, [r3, #28]
 8000eb6:	4a3b      	ldr	r2, [pc, #236]	@ (8000fa4 <HAL_RCC_OscConfig+0x4c4>)
 8000eb8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8000ebc:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	69db      	ldr	r3, [r3, #28]
 8000ec2:	2b00      	cmp	r3, #0
 8000ec4:	f000 8087 	beq.w	8000fd6 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000ec8:	4b36      	ldr	r3, [pc, #216]	@ (8000fa4 <HAL_RCC_OscConfig+0x4c4>)
 8000eca:	685b      	ldr	r3, [r3, #4]
 8000ecc:	f003 030c 	and.w	r3, r3, #12
 8000ed0:	2b08      	cmp	r3, #8
 8000ed2:	d061      	beq.n	8000f98 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	69db      	ldr	r3, [r3, #28]
 8000ed8:	2b02      	cmp	r3, #2
 8000eda:	d146      	bne.n	8000f6a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000edc:	4b33      	ldr	r3, [pc, #204]	@ (8000fac <HAL_RCC_OscConfig+0x4cc>)
 8000ede:	2200      	movs	r2, #0
 8000ee0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ee2:	f7ff fb57 	bl	8000594 <HAL_GetTick>
 8000ee6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000ee8:	e008      	b.n	8000efc <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000eea:	f7ff fb53 	bl	8000594 <HAL_GetTick>
 8000eee:	4602      	mov	r2, r0
 8000ef0:	693b      	ldr	r3, [r7, #16]
 8000ef2:	1ad3      	subs	r3, r2, r3
 8000ef4:	2b02      	cmp	r3, #2
 8000ef6:	d901      	bls.n	8000efc <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8000ef8:	2303      	movs	r3, #3
 8000efa:	e06d      	b.n	8000fd8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000efc:	4b29      	ldr	r3, [pc, #164]	@ (8000fa4 <HAL_RCC_OscConfig+0x4c4>)
 8000efe:	681b      	ldr	r3, [r3, #0]
 8000f00:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000f04:	2b00      	cmp	r3, #0
 8000f06:	d1f0      	bne.n	8000eea <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	6a1b      	ldr	r3, [r3, #32]
 8000f0c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000f10:	d108      	bne.n	8000f24 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000f12:	4b24      	ldr	r3, [pc, #144]	@ (8000fa4 <HAL_RCC_OscConfig+0x4c4>)
 8000f14:	685b      	ldr	r3, [r3, #4]
 8000f16:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	689b      	ldr	r3, [r3, #8]
 8000f1e:	4921      	ldr	r1, [pc, #132]	@ (8000fa4 <HAL_RCC_OscConfig+0x4c4>)
 8000f20:	4313      	orrs	r3, r2
 8000f22:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000f24:	4b1f      	ldr	r3, [pc, #124]	@ (8000fa4 <HAL_RCC_OscConfig+0x4c4>)
 8000f26:	685b      	ldr	r3, [r3, #4]
 8000f28:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	6a19      	ldr	r1, [r3, #32]
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000f34:	430b      	orrs	r3, r1
 8000f36:	491b      	ldr	r1, [pc, #108]	@ (8000fa4 <HAL_RCC_OscConfig+0x4c4>)
 8000f38:	4313      	orrs	r3, r2
 8000f3a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000f3c:	4b1b      	ldr	r3, [pc, #108]	@ (8000fac <HAL_RCC_OscConfig+0x4cc>)
 8000f3e:	2201      	movs	r2, #1
 8000f40:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f42:	f7ff fb27 	bl	8000594 <HAL_GetTick>
 8000f46:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000f48:	e008      	b.n	8000f5c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000f4a:	f7ff fb23 	bl	8000594 <HAL_GetTick>
 8000f4e:	4602      	mov	r2, r0
 8000f50:	693b      	ldr	r3, [r7, #16]
 8000f52:	1ad3      	subs	r3, r2, r3
 8000f54:	2b02      	cmp	r3, #2
 8000f56:	d901      	bls.n	8000f5c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8000f58:	2303      	movs	r3, #3
 8000f5a:	e03d      	b.n	8000fd8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000f5c:	4b11      	ldr	r3, [pc, #68]	@ (8000fa4 <HAL_RCC_OscConfig+0x4c4>)
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000f64:	2b00      	cmp	r3, #0
 8000f66:	d0f0      	beq.n	8000f4a <HAL_RCC_OscConfig+0x46a>
 8000f68:	e035      	b.n	8000fd6 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000f6a:	4b10      	ldr	r3, [pc, #64]	@ (8000fac <HAL_RCC_OscConfig+0x4cc>)
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f70:	f7ff fb10 	bl	8000594 <HAL_GetTick>
 8000f74:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000f76:	e008      	b.n	8000f8a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000f78:	f7ff fb0c 	bl	8000594 <HAL_GetTick>
 8000f7c:	4602      	mov	r2, r0
 8000f7e:	693b      	ldr	r3, [r7, #16]
 8000f80:	1ad3      	subs	r3, r2, r3
 8000f82:	2b02      	cmp	r3, #2
 8000f84:	d901      	bls.n	8000f8a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8000f86:	2303      	movs	r3, #3
 8000f88:	e026      	b.n	8000fd8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000f8a:	4b06      	ldr	r3, [pc, #24]	@ (8000fa4 <HAL_RCC_OscConfig+0x4c4>)
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d1f0      	bne.n	8000f78 <HAL_RCC_OscConfig+0x498>
 8000f96:	e01e      	b.n	8000fd6 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	69db      	ldr	r3, [r3, #28]
 8000f9c:	2b01      	cmp	r3, #1
 8000f9e:	d107      	bne.n	8000fb0 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8000fa0:	2301      	movs	r3, #1
 8000fa2:	e019      	b.n	8000fd8 <HAL_RCC_OscConfig+0x4f8>
 8000fa4:	40021000 	.word	0x40021000
 8000fa8:	40007000 	.word	0x40007000
 8000fac:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8000fb0:	4b0b      	ldr	r3, [pc, #44]	@ (8000fe0 <HAL_RCC_OscConfig+0x500>)
 8000fb2:	685b      	ldr	r3, [r3, #4]
 8000fb4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000fb6:	68fb      	ldr	r3, [r7, #12]
 8000fb8:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	6a1b      	ldr	r3, [r3, #32]
 8000fc0:	429a      	cmp	r2, r3
 8000fc2:	d106      	bne.n	8000fd2 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8000fc4:	68fb      	ldr	r3, [r7, #12]
 8000fc6:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000fce:	429a      	cmp	r2, r3
 8000fd0:	d001      	beq.n	8000fd6 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8000fd2:	2301      	movs	r3, #1
 8000fd4:	e000      	b.n	8000fd8 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8000fd6:	2300      	movs	r3, #0
}
 8000fd8:	4618      	mov	r0, r3
 8000fda:	3718      	adds	r7, #24
 8000fdc:	46bd      	mov	sp, r7
 8000fde:	bd80      	pop	{r7, pc}
 8000fe0:	40021000 	.word	0x40021000

08000fe4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	b084      	sub	sp, #16
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	6078      	str	r0, [r7, #4]
 8000fec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	d101      	bne.n	8000ff8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8000ff4:	2301      	movs	r3, #1
 8000ff6:	e0d0      	b.n	800119a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8000ff8:	4b6a      	ldr	r3, [pc, #424]	@ (80011a4 <HAL_RCC_ClockConfig+0x1c0>)
 8000ffa:	681b      	ldr	r3, [r3, #0]
 8000ffc:	f003 0307 	and.w	r3, r3, #7
 8001000:	683a      	ldr	r2, [r7, #0]
 8001002:	429a      	cmp	r2, r3
 8001004:	d910      	bls.n	8001028 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001006:	4b67      	ldr	r3, [pc, #412]	@ (80011a4 <HAL_RCC_ClockConfig+0x1c0>)
 8001008:	681b      	ldr	r3, [r3, #0]
 800100a:	f023 0207 	bic.w	r2, r3, #7
 800100e:	4965      	ldr	r1, [pc, #404]	@ (80011a4 <HAL_RCC_ClockConfig+0x1c0>)
 8001010:	683b      	ldr	r3, [r7, #0]
 8001012:	4313      	orrs	r3, r2
 8001014:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001016:	4b63      	ldr	r3, [pc, #396]	@ (80011a4 <HAL_RCC_ClockConfig+0x1c0>)
 8001018:	681b      	ldr	r3, [r3, #0]
 800101a:	f003 0307 	and.w	r3, r3, #7
 800101e:	683a      	ldr	r2, [r7, #0]
 8001020:	429a      	cmp	r2, r3
 8001022:	d001      	beq.n	8001028 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001024:	2301      	movs	r3, #1
 8001026:	e0b8      	b.n	800119a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	f003 0302 	and.w	r3, r3, #2
 8001030:	2b00      	cmp	r3, #0
 8001032:	d020      	beq.n	8001076 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	f003 0304 	and.w	r3, r3, #4
 800103c:	2b00      	cmp	r3, #0
 800103e:	d005      	beq.n	800104c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001040:	4b59      	ldr	r3, [pc, #356]	@ (80011a8 <HAL_RCC_ClockConfig+0x1c4>)
 8001042:	685b      	ldr	r3, [r3, #4]
 8001044:	4a58      	ldr	r2, [pc, #352]	@ (80011a8 <HAL_RCC_ClockConfig+0x1c4>)
 8001046:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800104a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	f003 0308 	and.w	r3, r3, #8
 8001054:	2b00      	cmp	r3, #0
 8001056:	d005      	beq.n	8001064 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001058:	4b53      	ldr	r3, [pc, #332]	@ (80011a8 <HAL_RCC_ClockConfig+0x1c4>)
 800105a:	685b      	ldr	r3, [r3, #4]
 800105c:	4a52      	ldr	r2, [pc, #328]	@ (80011a8 <HAL_RCC_ClockConfig+0x1c4>)
 800105e:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8001062:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001064:	4b50      	ldr	r3, [pc, #320]	@ (80011a8 <HAL_RCC_ClockConfig+0x1c4>)
 8001066:	685b      	ldr	r3, [r3, #4]
 8001068:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	689b      	ldr	r3, [r3, #8]
 8001070:	494d      	ldr	r1, [pc, #308]	@ (80011a8 <HAL_RCC_ClockConfig+0x1c4>)
 8001072:	4313      	orrs	r3, r2
 8001074:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	f003 0301 	and.w	r3, r3, #1
 800107e:	2b00      	cmp	r3, #0
 8001080:	d040      	beq.n	8001104 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	685b      	ldr	r3, [r3, #4]
 8001086:	2b01      	cmp	r3, #1
 8001088:	d107      	bne.n	800109a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800108a:	4b47      	ldr	r3, [pc, #284]	@ (80011a8 <HAL_RCC_ClockConfig+0x1c4>)
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001092:	2b00      	cmp	r3, #0
 8001094:	d115      	bne.n	80010c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001096:	2301      	movs	r3, #1
 8001098:	e07f      	b.n	800119a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	685b      	ldr	r3, [r3, #4]
 800109e:	2b02      	cmp	r3, #2
 80010a0:	d107      	bne.n	80010b2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80010a2:	4b41      	ldr	r3, [pc, #260]	@ (80011a8 <HAL_RCC_ClockConfig+0x1c4>)
 80010a4:	681b      	ldr	r3, [r3, #0]
 80010a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d109      	bne.n	80010c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80010ae:	2301      	movs	r3, #1
 80010b0:	e073      	b.n	800119a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80010b2:	4b3d      	ldr	r3, [pc, #244]	@ (80011a8 <HAL_RCC_ClockConfig+0x1c4>)
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	f003 0302 	and.w	r3, r3, #2
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d101      	bne.n	80010c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80010be:	2301      	movs	r3, #1
 80010c0:	e06b      	b.n	800119a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80010c2:	4b39      	ldr	r3, [pc, #228]	@ (80011a8 <HAL_RCC_ClockConfig+0x1c4>)
 80010c4:	685b      	ldr	r3, [r3, #4]
 80010c6:	f023 0203 	bic.w	r2, r3, #3
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	685b      	ldr	r3, [r3, #4]
 80010ce:	4936      	ldr	r1, [pc, #216]	@ (80011a8 <HAL_RCC_ClockConfig+0x1c4>)
 80010d0:	4313      	orrs	r3, r2
 80010d2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80010d4:	f7ff fa5e 	bl	8000594 <HAL_GetTick>
 80010d8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80010da:	e00a      	b.n	80010f2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80010dc:	f7ff fa5a 	bl	8000594 <HAL_GetTick>
 80010e0:	4602      	mov	r2, r0
 80010e2:	68fb      	ldr	r3, [r7, #12]
 80010e4:	1ad3      	subs	r3, r2, r3
 80010e6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80010ea:	4293      	cmp	r3, r2
 80010ec:	d901      	bls.n	80010f2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80010ee:	2303      	movs	r3, #3
 80010f0:	e053      	b.n	800119a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80010f2:	4b2d      	ldr	r3, [pc, #180]	@ (80011a8 <HAL_RCC_ClockConfig+0x1c4>)
 80010f4:	685b      	ldr	r3, [r3, #4]
 80010f6:	f003 020c 	and.w	r2, r3, #12
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	685b      	ldr	r3, [r3, #4]
 80010fe:	009b      	lsls	r3, r3, #2
 8001100:	429a      	cmp	r2, r3
 8001102:	d1eb      	bne.n	80010dc <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001104:	4b27      	ldr	r3, [pc, #156]	@ (80011a4 <HAL_RCC_ClockConfig+0x1c0>)
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	f003 0307 	and.w	r3, r3, #7
 800110c:	683a      	ldr	r2, [r7, #0]
 800110e:	429a      	cmp	r2, r3
 8001110:	d210      	bcs.n	8001134 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001112:	4b24      	ldr	r3, [pc, #144]	@ (80011a4 <HAL_RCC_ClockConfig+0x1c0>)
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	f023 0207 	bic.w	r2, r3, #7
 800111a:	4922      	ldr	r1, [pc, #136]	@ (80011a4 <HAL_RCC_ClockConfig+0x1c0>)
 800111c:	683b      	ldr	r3, [r7, #0]
 800111e:	4313      	orrs	r3, r2
 8001120:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001122:	4b20      	ldr	r3, [pc, #128]	@ (80011a4 <HAL_RCC_ClockConfig+0x1c0>)
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	f003 0307 	and.w	r3, r3, #7
 800112a:	683a      	ldr	r2, [r7, #0]
 800112c:	429a      	cmp	r2, r3
 800112e:	d001      	beq.n	8001134 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001130:	2301      	movs	r3, #1
 8001132:	e032      	b.n	800119a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	f003 0304 	and.w	r3, r3, #4
 800113c:	2b00      	cmp	r3, #0
 800113e:	d008      	beq.n	8001152 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001140:	4b19      	ldr	r3, [pc, #100]	@ (80011a8 <HAL_RCC_ClockConfig+0x1c4>)
 8001142:	685b      	ldr	r3, [r3, #4]
 8001144:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	68db      	ldr	r3, [r3, #12]
 800114c:	4916      	ldr	r1, [pc, #88]	@ (80011a8 <HAL_RCC_ClockConfig+0x1c4>)
 800114e:	4313      	orrs	r3, r2
 8001150:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	f003 0308 	and.w	r3, r3, #8
 800115a:	2b00      	cmp	r3, #0
 800115c:	d009      	beq.n	8001172 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800115e:	4b12      	ldr	r3, [pc, #72]	@ (80011a8 <HAL_RCC_ClockConfig+0x1c4>)
 8001160:	685b      	ldr	r3, [r3, #4]
 8001162:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	691b      	ldr	r3, [r3, #16]
 800116a:	00db      	lsls	r3, r3, #3
 800116c:	490e      	ldr	r1, [pc, #56]	@ (80011a8 <HAL_RCC_ClockConfig+0x1c4>)
 800116e:	4313      	orrs	r3, r2
 8001170:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001172:	f000 f821 	bl	80011b8 <HAL_RCC_GetSysClockFreq>
 8001176:	4602      	mov	r2, r0
 8001178:	4b0b      	ldr	r3, [pc, #44]	@ (80011a8 <HAL_RCC_ClockConfig+0x1c4>)
 800117a:	685b      	ldr	r3, [r3, #4]
 800117c:	091b      	lsrs	r3, r3, #4
 800117e:	f003 030f 	and.w	r3, r3, #15
 8001182:	490a      	ldr	r1, [pc, #40]	@ (80011ac <HAL_RCC_ClockConfig+0x1c8>)
 8001184:	5ccb      	ldrb	r3, [r1, r3]
 8001186:	fa22 f303 	lsr.w	r3, r2, r3
 800118a:	4a09      	ldr	r2, [pc, #36]	@ (80011b0 <HAL_RCC_ClockConfig+0x1cc>)
 800118c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800118e:	4b09      	ldr	r3, [pc, #36]	@ (80011b4 <HAL_RCC_ClockConfig+0x1d0>)
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	4618      	mov	r0, r3
 8001194:	f7ff f9bc 	bl	8000510 <HAL_InitTick>

  return HAL_OK;
 8001198:	2300      	movs	r3, #0
}
 800119a:	4618      	mov	r0, r3
 800119c:	3710      	adds	r7, #16
 800119e:	46bd      	mov	sp, r7
 80011a0:	bd80      	pop	{r7, pc}
 80011a2:	bf00      	nop
 80011a4:	40022000 	.word	0x40022000
 80011a8:	40021000 	.word	0x40021000
 80011ac:	08002110 	.word	0x08002110
 80011b0:	20000000 	.word	0x20000000
 80011b4:	20000004 	.word	0x20000004

080011b8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80011b8:	b480      	push	{r7}
 80011ba:	b087      	sub	sp, #28
 80011bc:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80011be:	2300      	movs	r3, #0
 80011c0:	60fb      	str	r3, [r7, #12]
 80011c2:	2300      	movs	r3, #0
 80011c4:	60bb      	str	r3, [r7, #8]
 80011c6:	2300      	movs	r3, #0
 80011c8:	617b      	str	r3, [r7, #20]
 80011ca:	2300      	movs	r3, #0
 80011cc:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80011ce:	2300      	movs	r3, #0
 80011d0:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80011d2:	4b1e      	ldr	r3, [pc, #120]	@ (800124c <HAL_RCC_GetSysClockFreq+0x94>)
 80011d4:	685b      	ldr	r3, [r3, #4]
 80011d6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80011d8:	68fb      	ldr	r3, [r7, #12]
 80011da:	f003 030c 	and.w	r3, r3, #12
 80011de:	2b04      	cmp	r3, #4
 80011e0:	d002      	beq.n	80011e8 <HAL_RCC_GetSysClockFreq+0x30>
 80011e2:	2b08      	cmp	r3, #8
 80011e4:	d003      	beq.n	80011ee <HAL_RCC_GetSysClockFreq+0x36>
 80011e6:	e027      	b.n	8001238 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80011e8:	4b19      	ldr	r3, [pc, #100]	@ (8001250 <HAL_RCC_GetSysClockFreq+0x98>)
 80011ea:	613b      	str	r3, [r7, #16]
      break;
 80011ec:	e027      	b.n	800123e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80011ee:	68fb      	ldr	r3, [r7, #12]
 80011f0:	0c9b      	lsrs	r3, r3, #18
 80011f2:	f003 030f 	and.w	r3, r3, #15
 80011f6:	4a17      	ldr	r2, [pc, #92]	@ (8001254 <HAL_RCC_GetSysClockFreq+0x9c>)
 80011f8:	5cd3      	ldrb	r3, [r2, r3]
 80011fa:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80011fc:	68fb      	ldr	r3, [r7, #12]
 80011fe:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001202:	2b00      	cmp	r3, #0
 8001204:	d010      	beq.n	8001228 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001206:	4b11      	ldr	r3, [pc, #68]	@ (800124c <HAL_RCC_GetSysClockFreq+0x94>)
 8001208:	685b      	ldr	r3, [r3, #4]
 800120a:	0c5b      	lsrs	r3, r3, #17
 800120c:	f003 0301 	and.w	r3, r3, #1
 8001210:	4a11      	ldr	r2, [pc, #68]	@ (8001258 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001212:	5cd3      	ldrb	r3, [r2, r3]
 8001214:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	4a0d      	ldr	r2, [pc, #52]	@ (8001250 <HAL_RCC_GetSysClockFreq+0x98>)
 800121a:	fb03 f202 	mul.w	r2, r3, r2
 800121e:	68bb      	ldr	r3, [r7, #8]
 8001220:	fbb2 f3f3 	udiv	r3, r2, r3
 8001224:	617b      	str	r3, [r7, #20]
 8001226:	e004      	b.n	8001232 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	4a0c      	ldr	r2, [pc, #48]	@ (800125c <HAL_RCC_GetSysClockFreq+0xa4>)
 800122c:	fb02 f303 	mul.w	r3, r2, r3
 8001230:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001232:	697b      	ldr	r3, [r7, #20]
 8001234:	613b      	str	r3, [r7, #16]
      break;
 8001236:	e002      	b.n	800123e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001238:	4b05      	ldr	r3, [pc, #20]	@ (8001250 <HAL_RCC_GetSysClockFreq+0x98>)
 800123a:	613b      	str	r3, [r7, #16]
      break;
 800123c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800123e:	693b      	ldr	r3, [r7, #16]
}
 8001240:	4618      	mov	r0, r3
 8001242:	371c      	adds	r7, #28
 8001244:	46bd      	mov	sp, r7
 8001246:	bc80      	pop	{r7}
 8001248:	4770      	bx	lr
 800124a:	bf00      	nop
 800124c:	40021000 	.word	0x40021000
 8001250:	007a1200 	.word	0x007a1200
 8001254:	08002120 	.word	0x08002120
 8001258:	08002130 	.word	0x08002130
 800125c:	003d0900 	.word	0x003d0900

08001260 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001260:	b480      	push	{r7}
 8001262:	b085      	sub	sp, #20
 8001264:	af00      	add	r7, sp, #0
 8001266:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001268:	4b0a      	ldr	r3, [pc, #40]	@ (8001294 <RCC_Delay+0x34>)
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	4a0a      	ldr	r2, [pc, #40]	@ (8001298 <RCC_Delay+0x38>)
 800126e:	fba2 2303 	umull	r2, r3, r2, r3
 8001272:	0a5b      	lsrs	r3, r3, #9
 8001274:	687a      	ldr	r2, [r7, #4]
 8001276:	fb02 f303 	mul.w	r3, r2, r3
 800127a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800127c:	bf00      	nop
  }
  while (Delay --);
 800127e:	68fb      	ldr	r3, [r7, #12]
 8001280:	1e5a      	subs	r2, r3, #1
 8001282:	60fa      	str	r2, [r7, #12]
 8001284:	2b00      	cmp	r3, #0
 8001286:	d1f9      	bne.n	800127c <RCC_Delay+0x1c>
}
 8001288:	bf00      	nop
 800128a:	bf00      	nop
 800128c:	3714      	adds	r7, #20
 800128e:	46bd      	mov	sp, r7
 8001290:	bc80      	pop	{r7}
 8001292:	4770      	bx	lr
 8001294:	20000000 	.word	0x20000000
 8001298:	10624dd3 	.word	0x10624dd3

0800129c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800129c:	b580      	push	{r7, lr}
 800129e:	b082      	sub	sp, #8
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d101      	bne.n	80012ae <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80012aa:	2301      	movs	r3, #1
 80012ac:	e041      	b.n	8001332 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80012b4:	b2db      	uxtb	r3, r3
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d106      	bne.n	80012c8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	2200      	movs	r2, #0
 80012be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80012c2:	6878      	ldr	r0, [r7, #4]
 80012c4:	f7ff f89a 	bl	80003fc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	2202      	movs	r2, #2
 80012cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	681a      	ldr	r2, [r3, #0]
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	3304      	adds	r3, #4
 80012d8:	4619      	mov	r1, r3
 80012da:	4610      	mov	r0, r2
 80012dc:	f000 f8f4 	bl	80014c8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	2201      	movs	r2, #1
 80012e4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	2201      	movs	r2, #1
 80012ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	2201      	movs	r2, #1
 80012f4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	2201      	movs	r2, #1
 80012fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	2201      	movs	r2, #1
 8001304:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	2201      	movs	r2, #1
 800130c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	2201      	movs	r2, #1
 8001314:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	2201      	movs	r2, #1
 800131c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	2201      	movs	r2, #1
 8001324:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	2201      	movs	r2, #1
 800132c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001330:	2300      	movs	r3, #0
}
 8001332:	4618      	mov	r0, r3
 8001334:	3708      	adds	r7, #8
 8001336:	46bd      	mov	sp, r7
 8001338:	bd80      	pop	{r7, pc}

0800133a <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800133a:	b580      	push	{r7, lr}
 800133c:	b084      	sub	sp, #16
 800133e:	af00      	add	r7, sp, #0
 8001340:	6078      	str	r0, [r7, #4]
 8001342:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001344:	2300      	movs	r3, #0
 8001346:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800134e:	2b01      	cmp	r3, #1
 8001350:	d101      	bne.n	8001356 <HAL_TIM_ConfigClockSource+0x1c>
 8001352:	2302      	movs	r3, #2
 8001354:	e0b4      	b.n	80014c0 <HAL_TIM_ConfigClockSource+0x186>
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	2201      	movs	r2, #1
 800135a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	2202      	movs	r2, #2
 8001362:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	689b      	ldr	r3, [r3, #8]
 800136c:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800136e:	68bb      	ldr	r3, [r7, #8]
 8001370:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8001374:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001376:	68bb      	ldr	r3, [r7, #8]
 8001378:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800137c:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	68ba      	ldr	r2, [r7, #8]
 8001384:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8001386:	683b      	ldr	r3, [r7, #0]
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800138e:	d03e      	beq.n	800140e <HAL_TIM_ConfigClockSource+0xd4>
 8001390:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001394:	f200 8087 	bhi.w	80014a6 <HAL_TIM_ConfigClockSource+0x16c>
 8001398:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800139c:	f000 8086 	beq.w	80014ac <HAL_TIM_ConfigClockSource+0x172>
 80013a0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80013a4:	d87f      	bhi.n	80014a6 <HAL_TIM_ConfigClockSource+0x16c>
 80013a6:	2b70      	cmp	r3, #112	@ 0x70
 80013a8:	d01a      	beq.n	80013e0 <HAL_TIM_ConfigClockSource+0xa6>
 80013aa:	2b70      	cmp	r3, #112	@ 0x70
 80013ac:	d87b      	bhi.n	80014a6 <HAL_TIM_ConfigClockSource+0x16c>
 80013ae:	2b60      	cmp	r3, #96	@ 0x60
 80013b0:	d050      	beq.n	8001454 <HAL_TIM_ConfigClockSource+0x11a>
 80013b2:	2b60      	cmp	r3, #96	@ 0x60
 80013b4:	d877      	bhi.n	80014a6 <HAL_TIM_ConfigClockSource+0x16c>
 80013b6:	2b50      	cmp	r3, #80	@ 0x50
 80013b8:	d03c      	beq.n	8001434 <HAL_TIM_ConfigClockSource+0xfa>
 80013ba:	2b50      	cmp	r3, #80	@ 0x50
 80013bc:	d873      	bhi.n	80014a6 <HAL_TIM_ConfigClockSource+0x16c>
 80013be:	2b40      	cmp	r3, #64	@ 0x40
 80013c0:	d058      	beq.n	8001474 <HAL_TIM_ConfigClockSource+0x13a>
 80013c2:	2b40      	cmp	r3, #64	@ 0x40
 80013c4:	d86f      	bhi.n	80014a6 <HAL_TIM_ConfigClockSource+0x16c>
 80013c6:	2b30      	cmp	r3, #48	@ 0x30
 80013c8:	d064      	beq.n	8001494 <HAL_TIM_ConfigClockSource+0x15a>
 80013ca:	2b30      	cmp	r3, #48	@ 0x30
 80013cc:	d86b      	bhi.n	80014a6 <HAL_TIM_ConfigClockSource+0x16c>
 80013ce:	2b20      	cmp	r3, #32
 80013d0:	d060      	beq.n	8001494 <HAL_TIM_ConfigClockSource+0x15a>
 80013d2:	2b20      	cmp	r3, #32
 80013d4:	d867      	bhi.n	80014a6 <HAL_TIM_ConfigClockSource+0x16c>
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d05c      	beq.n	8001494 <HAL_TIM_ConfigClockSource+0x15a>
 80013da:	2b10      	cmp	r3, #16
 80013dc:	d05a      	beq.n	8001494 <HAL_TIM_ConfigClockSource+0x15a>
 80013de:	e062      	b.n	80014a6 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80013e4:	683b      	ldr	r3, [r7, #0]
 80013e6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80013e8:	683b      	ldr	r3, [r7, #0]
 80013ea:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80013ec:	683b      	ldr	r3, [r7, #0]
 80013ee:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80013f0:	f000 f939 	bl	8001666 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	689b      	ldr	r3, [r3, #8]
 80013fa:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80013fc:	68bb      	ldr	r3, [r7, #8]
 80013fe:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8001402:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	68ba      	ldr	r2, [r7, #8]
 800140a:	609a      	str	r2, [r3, #8]
      break;
 800140c:	e04f      	b.n	80014ae <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8001412:	683b      	ldr	r3, [r7, #0]
 8001414:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8001416:	683b      	ldr	r3, [r7, #0]
 8001418:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800141a:	683b      	ldr	r3, [r7, #0]
 800141c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800141e:	f000 f922 	bl	8001666 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	689a      	ldr	r2, [r3, #8]
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8001430:	609a      	str	r2, [r3, #8]
      break;
 8001432:	e03c      	b.n	80014ae <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8001438:	683b      	ldr	r3, [r7, #0]
 800143a:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800143c:	683b      	ldr	r3, [r7, #0]
 800143e:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001440:	461a      	mov	r2, r3
 8001442:	f000 f899 	bl	8001578 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	2150      	movs	r1, #80	@ 0x50
 800144c:	4618      	mov	r0, r3
 800144e:	f000 f8f0 	bl	8001632 <TIM_ITRx_SetConfig>
      break;
 8001452:	e02c      	b.n	80014ae <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8001458:	683b      	ldr	r3, [r7, #0]
 800145a:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800145c:	683b      	ldr	r3, [r7, #0]
 800145e:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8001460:	461a      	mov	r2, r3
 8001462:	f000 f8b7 	bl	80015d4 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	2160      	movs	r1, #96	@ 0x60
 800146c:	4618      	mov	r0, r3
 800146e:	f000 f8e0 	bl	8001632 <TIM_ITRx_SetConfig>
      break;
 8001472:	e01c      	b.n	80014ae <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8001478:	683b      	ldr	r3, [r7, #0]
 800147a:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800147c:	683b      	ldr	r3, [r7, #0]
 800147e:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001480:	461a      	mov	r2, r3
 8001482:	f000 f879 	bl	8001578 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	2140      	movs	r1, #64	@ 0x40
 800148c:	4618      	mov	r0, r3
 800148e:	f000 f8d0 	bl	8001632 <TIM_ITRx_SetConfig>
      break;
 8001492:	e00c      	b.n	80014ae <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	681a      	ldr	r2, [r3, #0]
 8001498:	683b      	ldr	r3, [r7, #0]
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	4619      	mov	r1, r3
 800149e:	4610      	mov	r0, r2
 80014a0:	f000 f8c7 	bl	8001632 <TIM_ITRx_SetConfig>
      break;
 80014a4:	e003      	b.n	80014ae <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80014a6:	2301      	movs	r3, #1
 80014a8:	73fb      	strb	r3, [r7, #15]
      break;
 80014aa:	e000      	b.n	80014ae <HAL_TIM_ConfigClockSource+0x174>
      break;
 80014ac:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	2201      	movs	r2, #1
 80014b2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	2200      	movs	r2, #0
 80014ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80014be:	7bfb      	ldrb	r3, [r7, #15]
}
 80014c0:	4618      	mov	r0, r3
 80014c2:	3710      	adds	r7, #16
 80014c4:	46bd      	mov	sp, r7
 80014c6:	bd80      	pop	{r7, pc}

080014c8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80014c8:	b480      	push	{r7}
 80014ca:	b085      	sub	sp, #20
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	6078      	str	r0, [r7, #4]
 80014d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	4a25      	ldr	r2, [pc, #148]	@ (8001570 <TIM_Base_SetConfig+0xa8>)
 80014dc:	4293      	cmp	r3, r2
 80014de:	d007      	beq.n	80014f0 <TIM_Base_SetConfig+0x28>
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80014e6:	d003      	beq.n	80014f0 <TIM_Base_SetConfig+0x28>
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	4a22      	ldr	r2, [pc, #136]	@ (8001574 <TIM_Base_SetConfig+0xac>)
 80014ec:	4293      	cmp	r3, r2
 80014ee:	d108      	bne.n	8001502 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80014f0:	68fb      	ldr	r3, [r7, #12]
 80014f2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80014f6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80014f8:	683b      	ldr	r3, [r7, #0]
 80014fa:	685b      	ldr	r3, [r3, #4]
 80014fc:	68fa      	ldr	r2, [r7, #12]
 80014fe:	4313      	orrs	r3, r2
 8001500:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	4a1a      	ldr	r2, [pc, #104]	@ (8001570 <TIM_Base_SetConfig+0xa8>)
 8001506:	4293      	cmp	r3, r2
 8001508:	d007      	beq.n	800151a <TIM_Base_SetConfig+0x52>
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001510:	d003      	beq.n	800151a <TIM_Base_SetConfig+0x52>
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	4a17      	ldr	r2, [pc, #92]	@ (8001574 <TIM_Base_SetConfig+0xac>)
 8001516:	4293      	cmp	r3, r2
 8001518:	d108      	bne.n	800152c <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800151a:	68fb      	ldr	r3, [r7, #12]
 800151c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001520:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001522:	683b      	ldr	r3, [r7, #0]
 8001524:	68db      	ldr	r3, [r3, #12]
 8001526:	68fa      	ldr	r2, [r7, #12]
 8001528:	4313      	orrs	r3, r2
 800152a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800152c:	68fb      	ldr	r3, [r7, #12]
 800152e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8001532:	683b      	ldr	r3, [r7, #0]
 8001534:	695b      	ldr	r3, [r3, #20]
 8001536:	4313      	orrs	r3, r2
 8001538:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	68fa      	ldr	r2, [r7, #12]
 800153e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001540:	683b      	ldr	r3, [r7, #0]
 8001542:	689a      	ldr	r2, [r3, #8]
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001548:	683b      	ldr	r3, [r7, #0]
 800154a:	681a      	ldr	r2, [r3, #0]
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	4a07      	ldr	r2, [pc, #28]	@ (8001570 <TIM_Base_SetConfig+0xa8>)
 8001554:	4293      	cmp	r3, r2
 8001556:	d103      	bne.n	8001560 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001558:	683b      	ldr	r3, [r7, #0]
 800155a:	691a      	ldr	r2, [r3, #16]
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	2201      	movs	r2, #1
 8001564:	615a      	str	r2, [r3, #20]
}
 8001566:	bf00      	nop
 8001568:	3714      	adds	r7, #20
 800156a:	46bd      	mov	sp, r7
 800156c:	bc80      	pop	{r7}
 800156e:	4770      	bx	lr
 8001570:	40012c00 	.word	0x40012c00
 8001574:	40000400 	.word	0x40000400

08001578 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8001578:	b480      	push	{r7}
 800157a:	b087      	sub	sp, #28
 800157c:	af00      	add	r7, sp, #0
 800157e:	60f8      	str	r0, [r7, #12]
 8001580:	60b9      	str	r1, [r7, #8]
 8001582:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8001584:	68fb      	ldr	r3, [r7, #12]
 8001586:	6a1b      	ldr	r3, [r3, #32]
 8001588:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800158a:	68fb      	ldr	r3, [r7, #12]
 800158c:	6a1b      	ldr	r3, [r3, #32]
 800158e:	f023 0201 	bic.w	r2, r3, #1
 8001592:	68fb      	ldr	r3, [r7, #12]
 8001594:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001596:	68fb      	ldr	r3, [r7, #12]
 8001598:	699b      	ldr	r3, [r3, #24]
 800159a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800159c:	693b      	ldr	r3, [r7, #16]
 800159e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80015a2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	011b      	lsls	r3, r3, #4
 80015a8:	693a      	ldr	r2, [r7, #16]
 80015aa:	4313      	orrs	r3, r2
 80015ac:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80015ae:	697b      	ldr	r3, [r7, #20]
 80015b0:	f023 030a 	bic.w	r3, r3, #10
 80015b4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80015b6:	697a      	ldr	r2, [r7, #20]
 80015b8:	68bb      	ldr	r3, [r7, #8]
 80015ba:	4313      	orrs	r3, r2
 80015bc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80015be:	68fb      	ldr	r3, [r7, #12]
 80015c0:	693a      	ldr	r2, [r7, #16]
 80015c2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80015c4:	68fb      	ldr	r3, [r7, #12]
 80015c6:	697a      	ldr	r2, [r7, #20]
 80015c8:	621a      	str	r2, [r3, #32]
}
 80015ca:	bf00      	nop
 80015cc:	371c      	adds	r7, #28
 80015ce:	46bd      	mov	sp, r7
 80015d0:	bc80      	pop	{r7}
 80015d2:	4770      	bx	lr

080015d4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80015d4:	b480      	push	{r7}
 80015d6:	b087      	sub	sp, #28
 80015d8:	af00      	add	r7, sp, #0
 80015da:	60f8      	str	r0, [r7, #12]
 80015dc:	60b9      	str	r1, [r7, #8]
 80015de:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80015e0:	68fb      	ldr	r3, [r7, #12]
 80015e2:	6a1b      	ldr	r3, [r3, #32]
 80015e4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80015e6:	68fb      	ldr	r3, [r7, #12]
 80015e8:	6a1b      	ldr	r3, [r3, #32]
 80015ea:	f023 0210 	bic.w	r2, r3, #16
 80015ee:	68fb      	ldr	r3, [r7, #12]
 80015f0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80015f2:	68fb      	ldr	r3, [r7, #12]
 80015f4:	699b      	ldr	r3, [r3, #24]
 80015f6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80015f8:	693b      	ldr	r3, [r7, #16]
 80015fa:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80015fe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	031b      	lsls	r3, r3, #12
 8001604:	693a      	ldr	r2, [r7, #16]
 8001606:	4313      	orrs	r3, r2
 8001608:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800160a:	697b      	ldr	r3, [r7, #20]
 800160c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8001610:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8001612:	68bb      	ldr	r3, [r7, #8]
 8001614:	011b      	lsls	r3, r3, #4
 8001616:	697a      	ldr	r2, [r7, #20]
 8001618:	4313      	orrs	r3, r2
 800161a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800161c:	68fb      	ldr	r3, [r7, #12]
 800161e:	693a      	ldr	r2, [r7, #16]
 8001620:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001622:	68fb      	ldr	r3, [r7, #12]
 8001624:	697a      	ldr	r2, [r7, #20]
 8001626:	621a      	str	r2, [r3, #32]
}
 8001628:	bf00      	nop
 800162a:	371c      	adds	r7, #28
 800162c:	46bd      	mov	sp, r7
 800162e:	bc80      	pop	{r7}
 8001630:	4770      	bx	lr

08001632 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8001632:	b480      	push	{r7}
 8001634:	b085      	sub	sp, #20
 8001636:	af00      	add	r7, sp, #0
 8001638:	6078      	str	r0, [r7, #4]
 800163a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	689b      	ldr	r3, [r3, #8]
 8001640:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8001642:	68fb      	ldr	r3, [r7, #12]
 8001644:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001648:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800164a:	683a      	ldr	r2, [r7, #0]
 800164c:	68fb      	ldr	r3, [r7, #12]
 800164e:	4313      	orrs	r3, r2
 8001650:	f043 0307 	orr.w	r3, r3, #7
 8001654:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	68fa      	ldr	r2, [r7, #12]
 800165a:	609a      	str	r2, [r3, #8]
}
 800165c:	bf00      	nop
 800165e:	3714      	adds	r7, #20
 8001660:	46bd      	mov	sp, r7
 8001662:	bc80      	pop	{r7}
 8001664:	4770      	bx	lr

08001666 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8001666:	b480      	push	{r7}
 8001668:	b087      	sub	sp, #28
 800166a:	af00      	add	r7, sp, #0
 800166c:	60f8      	str	r0, [r7, #12]
 800166e:	60b9      	str	r1, [r7, #8]
 8001670:	607a      	str	r2, [r7, #4]
 8001672:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8001674:	68fb      	ldr	r3, [r7, #12]
 8001676:	689b      	ldr	r3, [r3, #8]
 8001678:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800167a:	697b      	ldr	r3, [r7, #20]
 800167c:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8001680:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001682:	683b      	ldr	r3, [r7, #0]
 8001684:	021a      	lsls	r2, r3, #8
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	431a      	orrs	r2, r3
 800168a:	68bb      	ldr	r3, [r7, #8]
 800168c:	4313      	orrs	r3, r2
 800168e:	697a      	ldr	r2, [r7, #20]
 8001690:	4313      	orrs	r3, r2
 8001692:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001694:	68fb      	ldr	r3, [r7, #12]
 8001696:	697a      	ldr	r2, [r7, #20]
 8001698:	609a      	str	r2, [r3, #8]
}
 800169a:	bf00      	nop
 800169c:	371c      	adds	r7, #28
 800169e:	46bd      	mov	sp, r7
 80016a0:	bc80      	pop	{r7}
 80016a2:	4770      	bx	lr

080016a4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80016a4:	b480      	push	{r7}
 80016a6:	b085      	sub	sp, #20
 80016a8:	af00      	add	r7, sp, #0
 80016aa:	6078      	str	r0, [r7, #4]
 80016ac:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80016b4:	2b01      	cmp	r3, #1
 80016b6:	d101      	bne.n	80016bc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80016b8:	2302      	movs	r3, #2
 80016ba:	e041      	b.n	8001740 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	2201      	movs	r2, #1
 80016c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	2202      	movs	r2, #2
 80016c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	685b      	ldr	r3, [r3, #4]
 80016d2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	689b      	ldr	r3, [r3, #8]
 80016da:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80016dc:	68fb      	ldr	r3, [r7, #12]
 80016de:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80016e2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80016e4:	683b      	ldr	r3, [r7, #0]
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	68fa      	ldr	r2, [r7, #12]
 80016ea:	4313      	orrs	r3, r2
 80016ec:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	68fa      	ldr	r2, [r7, #12]
 80016f4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	4a14      	ldr	r2, [pc, #80]	@ (800174c <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 80016fc:	4293      	cmp	r3, r2
 80016fe:	d009      	beq.n	8001714 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001708:	d004      	beq.n	8001714 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	4a10      	ldr	r2, [pc, #64]	@ (8001750 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8001710:	4293      	cmp	r3, r2
 8001712:	d10c      	bne.n	800172e <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8001714:	68bb      	ldr	r3, [r7, #8]
 8001716:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800171a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800171c:	683b      	ldr	r3, [r7, #0]
 800171e:	685b      	ldr	r3, [r3, #4]
 8001720:	68ba      	ldr	r2, [r7, #8]
 8001722:	4313      	orrs	r3, r2
 8001724:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	68ba      	ldr	r2, [r7, #8]
 800172c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	2201      	movs	r2, #1
 8001732:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	2200      	movs	r2, #0
 800173a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800173e:	2300      	movs	r3, #0
}
 8001740:	4618      	mov	r0, r3
 8001742:	3714      	adds	r7, #20
 8001744:	46bd      	mov	sp, r7
 8001746:	bc80      	pop	{r7}
 8001748:	4770      	bx	lr
 800174a:	bf00      	nop
 800174c:	40012c00 	.word	0x40012c00
 8001750:	40000400 	.word	0x40000400

08001754 <LCD16X2_DATA>:
#include "../../Util/Util.h"

//-----[ Alphanumeric LCD16X2 Functions ]-----

void LCD16X2_DATA(uint8_t LCD16X2_Index, unsigned char Data)
{
 8001754:	b580      	push	{r7, lr}
 8001756:	b082      	sub	sp, #8
 8001758:	af00      	add	r7, sp, #0
 800175a:	4603      	mov	r3, r0
 800175c:	460a      	mov	r2, r1
 800175e:	71fb      	strb	r3, [r7, #7]
 8001760:	4613      	mov	r3, r2
 8001762:	71bb      	strb	r3, [r7, #6]
    if(Data & 1)
 8001764:	79bb      	ldrb	r3, [r7, #6]
 8001766:	f003 0301 	and.w	r3, r3, #1
 800176a:	2b00      	cmp	r3, #0
 800176c:	d014      	beq.n	8001798 <LCD16X2_DATA+0x44>
    	HAL_GPIO_WritePin(LCD16X2_CfgParam[LCD16X2_Index].D4_GPIOx, LCD16X2_CfgParam[LCD16X2_Index].D4_PINx, 1);
 800176e:	79fb      	ldrb	r3, [r7, #7]
 8001770:	4a5a      	ldr	r2, [pc, #360]	@ (80018dc <LCD16X2_DATA+0x188>)
 8001772:	2134      	movs	r1, #52	@ 0x34
 8001774:	fb01 f303 	mul.w	r3, r1, r3
 8001778:	4413      	add	r3, r2
 800177a:	3304      	adds	r3, #4
 800177c:	6818      	ldr	r0, [r3, #0]
 800177e:	79fb      	ldrb	r3, [r7, #7]
 8001780:	4a56      	ldr	r2, [pc, #344]	@ (80018dc <LCD16X2_DATA+0x188>)
 8001782:	2134      	movs	r1, #52	@ 0x34
 8001784:	fb01 f303 	mul.w	r3, r1, r3
 8001788:	4413      	add	r3, r2
 800178a:	3308      	adds	r3, #8
 800178c:	881b      	ldrh	r3, [r3, #0]
 800178e:	2201      	movs	r2, #1
 8001790:	4619      	mov	r1, r3
 8001792:	f7ff f98d 	bl	8000ab0 <HAL_GPIO_WritePin>
 8001796:	e013      	b.n	80017c0 <LCD16X2_DATA+0x6c>
    else
    	HAL_GPIO_WritePin(LCD16X2_CfgParam[LCD16X2_Index].D4_GPIOx, LCD16X2_CfgParam[LCD16X2_Index].D4_PINx, 0);
 8001798:	79fb      	ldrb	r3, [r7, #7]
 800179a:	4a50      	ldr	r2, [pc, #320]	@ (80018dc <LCD16X2_DATA+0x188>)
 800179c:	2134      	movs	r1, #52	@ 0x34
 800179e:	fb01 f303 	mul.w	r3, r1, r3
 80017a2:	4413      	add	r3, r2
 80017a4:	3304      	adds	r3, #4
 80017a6:	6818      	ldr	r0, [r3, #0]
 80017a8:	79fb      	ldrb	r3, [r7, #7]
 80017aa:	4a4c      	ldr	r2, [pc, #304]	@ (80018dc <LCD16X2_DATA+0x188>)
 80017ac:	2134      	movs	r1, #52	@ 0x34
 80017ae:	fb01 f303 	mul.w	r3, r1, r3
 80017b2:	4413      	add	r3, r2
 80017b4:	3308      	adds	r3, #8
 80017b6:	881b      	ldrh	r3, [r3, #0]
 80017b8:	2200      	movs	r2, #0
 80017ba:	4619      	mov	r1, r3
 80017bc:	f7ff f978 	bl	8000ab0 <HAL_GPIO_WritePin>
    if(Data & 2)
 80017c0:	79bb      	ldrb	r3, [r7, #6]
 80017c2:	f003 0302 	and.w	r3, r3, #2
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d014      	beq.n	80017f4 <LCD16X2_DATA+0xa0>
    	HAL_GPIO_WritePin(LCD16X2_CfgParam[LCD16X2_Index].D5_GPIOx, LCD16X2_CfgParam[LCD16X2_Index].D5_PINx, 1);
 80017ca:	79fb      	ldrb	r3, [r7, #7]
 80017cc:	4a43      	ldr	r2, [pc, #268]	@ (80018dc <LCD16X2_DATA+0x188>)
 80017ce:	2134      	movs	r1, #52	@ 0x34
 80017d0:	fb01 f303 	mul.w	r3, r1, r3
 80017d4:	4413      	add	r3, r2
 80017d6:	330c      	adds	r3, #12
 80017d8:	6818      	ldr	r0, [r3, #0]
 80017da:	79fb      	ldrb	r3, [r7, #7]
 80017dc:	4a3f      	ldr	r2, [pc, #252]	@ (80018dc <LCD16X2_DATA+0x188>)
 80017de:	2134      	movs	r1, #52	@ 0x34
 80017e0:	fb01 f303 	mul.w	r3, r1, r3
 80017e4:	4413      	add	r3, r2
 80017e6:	3310      	adds	r3, #16
 80017e8:	881b      	ldrh	r3, [r3, #0]
 80017ea:	2201      	movs	r2, #1
 80017ec:	4619      	mov	r1, r3
 80017ee:	f7ff f95f 	bl	8000ab0 <HAL_GPIO_WritePin>
 80017f2:	e013      	b.n	800181c <LCD16X2_DATA+0xc8>
    else
    	HAL_GPIO_WritePin(LCD16X2_CfgParam[LCD16X2_Index].D5_GPIOx, LCD16X2_CfgParam[LCD16X2_Index].D5_PINx, 0);
 80017f4:	79fb      	ldrb	r3, [r7, #7]
 80017f6:	4a39      	ldr	r2, [pc, #228]	@ (80018dc <LCD16X2_DATA+0x188>)
 80017f8:	2134      	movs	r1, #52	@ 0x34
 80017fa:	fb01 f303 	mul.w	r3, r1, r3
 80017fe:	4413      	add	r3, r2
 8001800:	330c      	adds	r3, #12
 8001802:	6818      	ldr	r0, [r3, #0]
 8001804:	79fb      	ldrb	r3, [r7, #7]
 8001806:	4a35      	ldr	r2, [pc, #212]	@ (80018dc <LCD16X2_DATA+0x188>)
 8001808:	2134      	movs	r1, #52	@ 0x34
 800180a:	fb01 f303 	mul.w	r3, r1, r3
 800180e:	4413      	add	r3, r2
 8001810:	3310      	adds	r3, #16
 8001812:	881b      	ldrh	r3, [r3, #0]
 8001814:	2200      	movs	r2, #0
 8001816:	4619      	mov	r1, r3
 8001818:	f7ff f94a 	bl	8000ab0 <HAL_GPIO_WritePin>
    if(Data & 4)
 800181c:	79bb      	ldrb	r3, [r7, #6]
 800181e:	f003 0304 	and.w	r3, r3, #4
 8001822:	2b00      	cmp	r3, #0
 8001824:	d014      	beq.n	8001850 <LCD16X2_DATA+0xfc>
    	HAL_GPIO_WritePin(LCD16X2_CfgParam[LCD16X2_Index].D6_GPIOx, LCD16X2_CfgParam[LCD16X2_Index].D6_PINx, 1);
 8001826:	79fb      	ldrb	r3, [r7, #7]
 8001828:	4a2c      	ldr	r2, [pc, #176]	@ (80018dc <LCD16X2_DATA+0x188>)
 800182a:	2134      	movs	r1, #52	@ 0x34
 800182c:	fb01 f303 	mul.w	r3, r1, r3
 8001830:	4413      	add	r3, r2
 8001832:	3314      	adds	r3, #20
 8001834:	6818      	ldr	r0, [r3, #0]
 8001836:	79fb      	ldrb	r3, [r7, #7]
 8001838:	4a28      	ldr	r2, [pc, #160]	@ (80018dc <LCD16X2_DATA+0x188>)
 800183a:	2134      	movs	r1, #52	@ 0x34
 800183c:	fb01 f303 	mul.w	r3, r1, r3
 8001840:	4413      	add	r3, r2
 8001842:	3318      	adds	r3, #24
 8001844:	881b      	ldrh	r3, [r3, #0]
 8001846:	2201      	movs	r2, #1
 8001848:	4619      	mov	r1, r3
 800184a:	f7ff f931 	bl	8000ab0 <HAL_GPIO_WritePin>
 800184e:	e013      	b.n	8001878 <LCD16X2_DATA+0x124>
    else
    	HAL_GPIO_WritePin(LCD16X2_CfgParam[LCD16X2_Index].D6_GPIOx, LCD16X2_CfgParam[LCD16X2_Index].D6_PINx, 0);
 8001850:	79fb      	ldrb	r3, [r7, #7]
 8001852:	4a22      	ldr	r2, [pc, #136]	@ (80018dc <LCD16X2_DATA+0x188>)
 8001854:	2134      	movs	r1, #52	@ 0x34
 8001856:	fb01 f303 	mul.w	r3, r1, r3
 800185a:	4413      	add	r3, r2
 800185c:	3314      	adds	r3, #20
 800185e:	6818      	ldr	r0, [r3, #0]
 8001860:	79fb      	ldrb	r3, [r7, #7]
 8001862:	4a1e      	ldr	r2, [pc, #120]	@ (80018dc <LCD16X2_DATA+0x188>)
 8001864:	2134      	movs	r1, #52	@ 0x34
 8001866:	fb01 f303 	mul.w	r3, r1, r3
 800186a:	4413      	add	r3, r2
 800186c:	3318      	adds	r3, #24
 800186e:	881b      	ldrh	r3, [r3, #0]
 8001870:	2200      	movs	r2, #0
 8001872:	4619      	mov	r1, r3
 8001874:	f7ff f91c 	bl	8000ab0 <HAL_GPIO_WritePin>
    if(Data & 8)
 8001878:	79bb      	ldrb	r3, [r7, #6]
 800187a:	f003 0308 	and.w	r3, r3, #8
 800187e:	2b00      	cmp	r3, #0
 8001880:	d014      	beq.n	80018ac <LCD16X2_DATA+0x158>
    	HAL_GPIO_WritePin(LCD16X2_CfgParam[LCD16X2_Index].D7_GPIOx, LCD16X2_CfgParam[LCD16X2_Index].D7_PINx, 1);
 8001882:	79fb      	ldrb	r3, [r7, #7]
 8001884:	4a15      	ldr	r2, [pc, #84]	@ (80018dc <LCD16X2_DATA+0x188>)
 8001886:	2134      	movs	r1, #52	@ 0x34
 8001888:	fb01 f303 	mul.w	r3, r1, r3
 800188c:	4413      	add	r3, r2
 800188e:	331c      	adds	r3, #28
 8001890:	6818      	ldr	r0, [r3, #0]
 8001892:	79fb      	ldrb	r3, [r7, #7]
 8001894:	4a11      	ldr	r2, [pc, #68]	@ (80018dc <LCD16X2_DATA+0x188>)
 8001896:	2134      	movs	r1, #52	@ 0x34
 8001898:	fb01 f303 	mul.w	r3, r1, r3
 800189c:	4413      	add	r3, r2
 800189e:	3320      	adds	r3, #32
 80018a0:	881b      	ldrh	r3, [r3, #0]
 80018a2:	2201      	movs	r2, #1
 80018a4:	4619      	mov	r1, r3
 80018a6:	f7ff f903 	bl	8000ab0 <HAL_GPIO_WritePin>
    else
    	HAL_GPIO_WritePin(LCD16X2_CfgParam[LCD16X2_Index].D7_GPIOx, LCD16X2_CfgParam[LCD16X2_Index].D7_PINx, 0);
}
 80018aa:	e013      	b.n	80018d4 <LCD16X2_DATA+0x180>
    	HAL_GPIO_WritePin(LCD16X2_CfgParam[LCD16X2_Index].D7_GPIOx, LCD16X2_CfgParam[LCD16X2_Index].D7_PINx, 0);
 80018ac:	79fb      	ldrb	r3, [r7, #7]
 80018ae:	4a0b      	ldr	r2, [pc, #44]	@ (80018dc <LCD16X2_DATA+0x188>)
 80018b0:	2134      	movs	r1, #52	@ 0x34
 80018b2:	fb01 f303 	mul.w	r3, r1, r3
 80018b6:	4413      	add	r3, r2
 80018b8:	331c      	adds	r3, #28
 80018ba:	6818      	ldr	r0, [r3, #0]
 80018bc:	79fb      	ldrb	r3, [r7, #7]
 80018be:	4a07      	ldr	r2, [pc, #28]	@ (80018dc <LCD16X2_DATA+0x188>)
 80018c0:	2134      	movs	r1, #52	@ 0x34
 80018c2:	fb01 f303 	mul.w	r3, r1, r3
 80018c6:	4413      	add	r3, r2
 80018c8:	3320      	adds	r3, #32
 80018ca:	881b      	ldrh	r3, [r3, #0]
 80018cc:	2200      	movs	r2, #0
 80018ce:	4619      	mov	r1, r3
 80018d0:	f7ff f8ee 	bl	8000ab0 <HAL_GPIO_WritePin>
}
 80018d4:	bf00      	nop
 80018d6:	3708      	adds	r7, #8
 80018d8:	46bd      	mov	sp, r7
 80018da:	bd80      	pop	{r7, pc}
 80018dc:	08002134 	.word	0x08002134

080018e0 <LCD16X2_CMD>:

void LCD16X2_CMD(uint8_t LCD16X2_Index, unsigned char CMD)
{
 80018e0:	b580      	push	{r7, lr}
 80018e2:	b088      	sub	sp, #32
 80018e4:	af00      	add	r7, sp, #0
 80018e6:	4603      	mov	r3, r0
 80018e8:	460a      	mov	r2, r1
 80018ea:	71fb      	strb	r3, [r7, #7]
 80018ec:	4613      	mov	r3, r2
 80018ee:	71bb      	strb	r3, [r7, #6]
    // Select Command Register
	HAL_GPIO_WritePin(LCD16X2_CfgParam[LCD16X2_Index].RS_GPIOx, LCD16X2_CfgParam[LCD16X2_Index].RS_PINx, 0);
 80018f0:	79fb      	ldrb	r3, [r7, #7]
 80018f2:	4a57      	ldr	r2, [pc, #348]	@ (8001a50 <LCD16X2_CMD+0x170>)
 80018f4:	2134      	movs	r1, #52	@ 0x34
 80018f6:	fb01 f303 	mul.w	r3, r1, r3
 80018fa:	4413      	add	r3, r2
 80018fc:	332c      	adds	r3, #44	@ 0x2c
 80018fe:	6818      	ldr	r0, [r3, #0]
 8001900:	79fb      	ldrb	r3, [r7, #7]
 8001902:	4a53      	ldr	r2, [pc, #332]	@ (8001a50 <LCD16X2_CMD+0x170>)
 8001904:	2134      	movs	r1, #52	@ 0x34
 8001906:	fb01 f303 	mul.w	r3, r1, r3
 800190a:	4413      	add	r3, r2
 800190c:	3330      	adds	r3, #48	@ 0x30
 800190e:	881b      	ldrh	r3, [r3, #0]
 8001910:	2200      	movs	r2, #0
 8001912:	4619      	mov	r1, r3
 8001914:	f7ff f8cc 	bl	8000ab0 <HAL_GPIO_WritePin>
    // Move The Command Data To LCD
	LCD16X2_DATA(LCD16X2_Index, CMD);
 8001918:	79ba      	ldrb	r2, [r7, #6]
 800191a:	79fb      	ldrb	r3, [r7, #7]
 800191c:	4611      	mov	r1, r2
 800191e:	4618      	mov	r0, r3
 8001920:	f7ff ff18 	bl	8001754 <LCD16X2_DATA>
    // Send The EN Clock Signal
    HAL_GPIO_WritePin(LCD16X2_CfgParam[LCD16X2_Index].EN_GPIOx, LCD16X2_CfgParam[LCD16X2_Index].EN_PINx, 0);
 8001924:	79fb      	ldrb	r3, [r7, #7]
 8001926:	4a4a      	ldr	r2, [pc, #296]	@ (8001a50 <LCD16X2_CMD+0x170>)
 8001928:	2134      	movs	r1, #52	@ 0x34
 800192a:	fb01 f303 	mul.w	r3, r1, r3
 800192e:	4413      	add	r3, r2
 8001930:	3324      	adds	r3, #36	@ 0x24
 8001932:	6818      	ldr	r0, [r3, #0]
 8001934:	79fb      	ldrb	r3, [r7, #7]
 8001936:	4a46      	ldr	r2, [pc, #280]	@ (8001a50 <LCD16X2_CMD+0x170>)
 8001938:	2134      	movs	r1, #52	@ 0x34
 800193a:	fb01 f303 	mul.w	r3, r1, r3
 800193e:	4413      	add	r3, r2
 8001940:	3328      	adds	r3, #40	@ 0x28
 8001942:	881b      	ldrh	r3, [r3, #0]
 8001944:	2200      	movs	r2, #0
 8001946:	4619      	mov	r1, r3
 8001948:	f7ff f8b2 	bl	8000ab0 <HAL_GPIO_WritePin>
    DELAY_US(5);
 800194c:	4b41      	ldr	r3, [pc, #260]	@ (8001a54 <LCD16X2_CMD+0x174>)
 800194e:	689b      	ldr	r3, [r3, #8]
 8001950:	61fb      	str	r3, [r7, #28]
 8001952:	4b41      	ldr	r3, [pc, #260]	@ (8001a58 <LCD16X2_CMD+0x178>)
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	4a41      	ldr	r2, [pc, #260]	@ (8001a5c <LCD16X2_CMD+0x17c>)
 8001958:	fba2 2303 	umull	r2, r3, r2, r3
 800195c:	0c9a      	lsrs	r2, r3, #18
 800195e:	4613      	mov	r3, r2
 8001960:	009b      	lsls	r3, r3, #2
 8001962:	441a      	add	r2, r3
 8001964:	4b3c      	ldr	r3, [pc, #240]	@ (8001a58 <LCD16X2_CMD+0x178>)
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	493c      	ldr	r1, [pc, #240]	@ (8001a5c <LCD16X2_CMD+0x17c>)
 800196a:	fba1 1303 	umull	r1, r3, r1, r3
 800196e:	0c9b      	lsrs	r3, r3, #18
 8001970:	085b      	lsrs	r3, r3, #1
 8001972:	1ad3      	subs	r3, r2, r3
 8001974:	61bb      	str	r3, [r7, #24]
 8001976:	4b37      	ldr	r3, [pc, #220]	@ (8001a54 <LCD16X2_CMD+0x174>)
 8001978:	689b      	ldr	r3, [r3, #8]
 800197a:	69fa      	ldr	r2, [r7, #28]
 800197c:	1ad3      	subs	r3, r2, r3
 800197e:	69ba      	ldr	r2, [r7, #24]
 8001980:	429a      	cmp	r2, r3
 8001982:	d8f8      	bhi.n	8001976 <LCD16X2_CMD+0x96>
    HAL_GPIO_WritePin(LCD16X2_CfgParam[LCD16X2_Index].EN_GPIOx, LCD16X2_CfgParam[LCD16X2_Index].EN_PINx, 1);
 8001984:	79fb      	ldrb	r3, [r7, #7]
 8001986:	4a32      	ldr	r2, [pc, #200]	@ (8001a50 <LCD16X2_CMD+0x170>)
 8001988:	2134      	movs	r1, #52	@ 0x34
 800198a:	fb01 f303 	mul.w	r3, r1, r3
 800198e:	4413      	add	r3, r2
 8001990:	3324      	adds	r3, #36	@ 0x24
 8001992:	6818      	ldr	r0, [r3, #0]
 8001994:	79fb      	ldrb	r3, [r7, #7]
 8001996:	4a2e      	ldr	r2, [pc, #184]	@ (8001a50 <LCD16X2_CMD+0x170>)
 8001998:	2134      	movs	r1, #52	@ 0x34
 800199a:	fb01 f303 	mul.w	r3, r1, r3
 800199e:	4413      	add	r3, r2
 80019a0:	3328      	adds	r3, #40	@ 0x28
 80019a2:	881b      	ldrh	r3, [r3, #0]
 80019a4:	2201      	movs	r2, #1
 80019a6:	4619      	mov	r1, r3
 80019a8:	f7ff f882 	bl	8000ab0 <HAL_GPIO_WritePin>
    DELAY_US(5);
 80019ac:	4b29      	ldr	r3, [pc, #164]	@ (8001a54 <LCD16X2_CMD+0x174>)
 80019ae:	689b      	ldr	r3, [r3, #8]
 80019b0:	617b      	str	r3, [r7, #20]
 80019b2:	4b29      	ldr	r3, [pc, #164]	@ (8001a58 <LCD16X2_CMD+0x178>)
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	4a29      	ldr	r2, [pc, #164]	@ (8001a5c <LCD16X2_CMD+0x17c>)
 80019b8:	fba2 2303 	umull	r2, r3, r2, r3
 80019bc:	0c9a      	lsrs	r2, r3, #18
 80019be:	4613      	mov	r3, r2
 80019c0:	009b      	lsls	r3, r3, #2
 80019c2:	441a      	add	r2, r3
 80019c4:	4b24      	ldr	r3, [pc, #144]	@ (8001a58 <LCD16X2_CMD+0x178>)
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	4924      	ldr	r1, [pc, #144]	@ (8001a5c <LCD16X2_CMD+0x17c>)
 80019ca:	fba1 1303 	umull	r1, r3, r1, r3
 80019ce:	0c9b      	lsrs	r3, r3, #18
 80019d0:	085b      	lsrs	r3, r3, #1
 80019d2:	1ad3      	subs	r3, r2, r3
 80019d4:	613b      	str	r3, [r7, #16]
 80019d6:	4b1f      	ldr	r3, [pc, #124]	@ (8001a54 <LCD16X2_CMD+0x174>)
 80019d8:	689b      	ldr	r3, [r3, #8]
 80019da:	697a      	ldr	r2, [r7, #20]
 80019dc:	1ad3      	subs	r3, r2, r3
 80019de:	693a      	ldr	r2, [r7, #16]
 80019e0:	429a      	cmp	r2, r3
 80019e2:	d8f8      	bhi.n	80019d6 <LCD16X2_CMD+0xf6>
    HAL_GPIO_WritePin(LCD16X2_CfgParam[LCD16X2_Index].EN_GPIOx, LCD16X2_CfgParam[LCD16X2_Index].EN_PINx, 0);
 80019e4:	79fb      	ldrb	r3, [r7, #7]
 80019e6:	4a1a      	ldr	r2, [pc, #104]	@ (8001a50 <LCD16X2_CMD+0x170>)
 80019e8:	2134      	movs	r1, #52	@ 0x34
 80019ea:	fb01 f303 	mul.w	r3, r1, r3
 80019ee:	4413      	add	r3, r2
 80019f0:	3324      	adds	r3, #36	@ 0x24
 80019f2:	6818      	ldr	r0, [r3, #0]
 80019f4:	79fb      	ldrb	r3, [r7, #7]
 80019f6:	4a16      	ldr	r2, [pc, #88]	@ (8001a50 <LCD16X2_CMD+0x170>)
 80019f8:	2134      	movs	r1, #52	@ 0x34
 80019fa:	fb01 f303 	mul.w	r3, r1, r3
 80019fe:	4413      	add	r3, r2
 8001a00:	3328      	adds	r3, #40	@ 0x28
 8001a02:	881b      	ldrh	r3, [r3, #0]
 8001a04:	2200      	movs	r2, #0
 8001a06:	4619      	mov	r1, r3
 8001a08:	f7ff f852 	bl	8000ab0 <HAL_GPIO_WritePin>
    DELAY_US(100);
 8001a0c:	4b11      	ldr	r3, [pc, #68]	@ (8001a54 <LCD16X2_CMD+0x174>)
 8001a0e:	689b      	ldr	r3, [r3, #8]
 8001a10:	60fb      	str	r3, [r7, #12]
 8001a12:	4b11      	ldr	r3, [pc, #68]	@ (8001a58 <LCD16X2_CMD+0x178>)
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	4a11      	ldr	r2, [pc, #68]	@ (8001a5c <LCD16X2_CMD+0x17c>)
 8001a18:	fba2 2303 	umull	r2, r3, r2, r3
 8001a1c:	0c9b      	lsrs	r3, r3, #18
 8001a1e:	2264      	movs	r2, #100	@ 0x64
 8001a20:	fb03 f202 	mul.w	r2, r3, r2
 8001a24:	4b0c      	ldr	r3, [pc, #48]	@ (8001a58 <LCD16X2_CMD+0x178>)
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	490c      	ldr	r1, [pc, #48]	@ (8001a5c <LCD16X2_CMD+0x17c>)
 8001a2a:	fba1 1303 	umull	r1, r3, r1, r3
 8001a2e:	0c9b      	lsrs	r3, r3, #18
 8001a30:	085b      	lsrs	r3, r3, #1
 8001a32:	1ad3      	subs	r3, r2, r3
 8001a34:	60bb      	str	r3, [r7, #8]
 8001a36:	4b07      	ldr	r3, [pc, #28]	@ (8001a54 <LCD16X2_CMD+0x174>)
 8001a38:	689b      	ldr	r3, [r3, #8]
 8001a3a:	68fa      	ldr	r2, [r7, #12]
 8001a3c:	1ad3      	subs	r3, r2, r3
 8001a3e:	68ba      	ldr	r2, [r7, #8]
 8001a40:	429a      	cmp	r2, r3
 8001a42:	d8f8      	bhi.n	8001a36 <LCD16X2_CMD+0x156>
}
 8001a44:	bf00      	nop
 8001a46:	bf00      	nop
 8001a48:	3720      	adds	r7, #32
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	bd80      	pop	{r7, pc}
 8001a4e:	bf00      	nop
 8001a50:	08002134 	.word	0x08002134
 8001a54:	e000e010 	.word	0xe000e010
 8001a58:	20000000 	.word	0x20000000
 8001a5c:	431bde83 	.word	0x431bde83

08001a60 <LCD16X2_Clear>:

void LCD16X2_Clear(uint8_t LCD16X2_Index)
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	b086      	sub	sp, #24
 8001a64:	af00      	add	r7, sp, #0
 8001a66:	4603      	mov	r3, r0
 8001a68:	71fb      	strb	r3, [r7, #7]
	LCD16X2_CMD(LCD16X2_Index, 0);
 8001a6a:	79fb      	ldrb	r3, [r7, #7]
 8001a6c:	2100      	movs	r1, #0
 8001a6e:	4618      	mov	r0, r3
 8001a70:	f7ff ff36 	bl	80018e0 <LCD16X2_CMD>
	LCD16X2_CMD(LCD16X2_Index, 1);
 8001a74:	79fb      	ldrb	r3, [r7, #7]
 8001a76:	2101      	movs	r1, #1
 8001a78:	4618      	mov	r0, r3
 8001a7a:	f7ff ff31 	bl	80018e0 <LCD16X2_CMD>
    DELAY_MS(2);
 8001a7e:	2300      	movs	r3, #0
 8001a80:	617b      	str	r3, [r7, #20]
 8001a82:	e01f      	b.n	8001ac4 <LCD16X2_Clear+0x64>
 8001a84:	4b13      	ldr	r3, [pc, #76]	@ (8001ad4 <LCD16X2_Clear+0x74>)
 8001a86:	689b      	ldr	r3, [r3, #8]
 8001a88:	613b      	str	r3, [r7, #16]
 8001a8a:	4b13      	ldr	r3, [pc, #76]	@ (8001ad8 <LCD16X2_Clear+0x78>)
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	4a13      	ldr	r2, [pc, #76]	@ (8001adc <LCD16X2_Clear+0x7c>)
 8001a90:	fba2 2303 	umull	r2, r3, r2, r3
 8001a94:	0c9b      	lsrs	r3, r3, #18
 8001a96:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001a9a:	fb03 f202 	mul.w	r2, r3, r2
 8001a9e:	4b0e      	ldr	r3, [pc, #56]	@ (8001ad8 <LCD16X2_Clear+0x78>)
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	490e      	ldr	r1, [pc, #56]	@ (8001adc <LCD16X2_Clear+0x7c>)
 8001aa4:	fba1 1303 	umull	r1, r3, r1, r3
 8001aa8:	0c9b      	lsrs	r3, r3, #18
 8001aaa:	085b      	lsrs	r3, r3, #1
 8001aac:	1ad3      	subs	r3, r2, r3
 8001aae:	60fb      	str	r3, [r7, #12]
 8001ab0:	4b08      	ldr	r3, [pc, #32]	@ (8001ad4 <LCD16X2_Clear+0x74>)
 8001ab2:	689b      	ldr	r3, [r3, #8]
 8001ab4:	693a      	ldr	r2, [r7, #16]
 8001ab6:	1ad3      	subs	r3, r2, r3
 8001ab8:	68fa      	ldr	r2, [r7, #12]
 8001aba:	429a      	cmp	r2, r3
 8001abc:	d8f8      	bhi.n	8001ab0 <LCD16X2_Clear+0x50>
 8001abe:	697b      	ldr	r3, [r7, #20]
 8001ac0:	3301      	adds	r3, #1
 8001ac2:	617b      	str	r3, [r7, #20]
 8001ac4:	697b      	ldr	r3, [r7, #20]
 8001ac6:	2b01      	cmp	r3, #1
 8001ac8:	d9dc      	bls.n	8001a84 <LCD16X2_Clear+0x24>
}
 8001aca:	bf00      	nop
 8001acc:	bf00      	nop
 8001ace:	3718      	adds	r7, #24
 8001ad0:	46bd      	mov	sp, r7
 8001ad2:	bd80      	pop	{r7, pc}
 8001ad4:	e000e010 	.word	0xe000e010
 8001ad8:	20000000 	.word	0x20000000
 8001adc:	431bde83 	.word	0x431bde83

08001ae0 <LCD16X2_Set_Cursor>:

void LCD16X2_Set_Cursor(uint8_t LCD16X2_Index, unsigned char r, unsigned char c)
{
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	b084      	sub	sp, #16
 8001ae4:	af00      	add	r7, sp, #0
 8001ae6:	4603      	mov	r3, r0
 8001ae8:	71fb      	strb	r3, [r7, #7]
 8001aea:	460b      	mov	r3, r1
 8001aec:	71bb      	strb	r3, [r7, #6]
 8001aee:	4613      	mov	r3, r2
 8001af0:	717b      	strb	r3, [r7, #5]
    unsigned char Temp,Low4,High4;
    if(r == 1)
 8001af2:	79bb      	ldrb	r3, [r7, #6]
 8001af4:	2b01      	cmp	r3, #1
 8001af6:	d115      	bne.n	8001b24 <LCD16X2_Set_Cursor+0x44>
    {
      Temp  = 0x80 + c - 1; //0x80 is used to move the cursor
 8001af8:	797b      	ldrb	r3, [r7, #5]
 8001afa:	337f      	adds	r3, #127	@ 0x7f
 8001afc:	73fb      	strb	r3, [r7, #15]
      High4 = Temp >> 4;
 8001afe:	7bfb      	ldrb	r3, [r7, #15]
 8001b00:	091b      	lsrs	r3, r3, #4
 8001b02:	73bb      	strb	r3, [r7, #14]
      Low4  = Temp & 0x0F;
 8001b04:	7bfb      	ldrb	r3, [r7, #15]
 8001b06:	f003 030f 	and.w	r3, r3, #15
 8001b0a:	737b      	strb	r3, [r7, #13]
      LCD16X2_CMD(LCD16X2_Index, High4);
 8001b0c:	7bba      	ldrb	r2, [r7, #14]
 8001b0e:	79fb      	ldrb	r3, [r7, #7]
 8001b10:	4611      	mov	r1, r2
 8001b12:	4618      	mov	r0, r3
 8001b14:	f7ff fee4 	bl	80018e0 <LCD16X2_CMD>
      LCD16X2_CMD(LCD16X2_Index, Low4);
 8001b18:	7b7a      	ldrb	r2, [r7, #13]
 8001b1a:	79fb      	ldrb	r3, [r7, #7]
 8001b1c:	4611      	mov	r1, r2
 8001b1e:	4618      	mov	r0, r3
 8001b20:	f7ff fede 	bl	80018e0 <LCD16X2_CMD>
    }
    if(r == 2)
 8001b24:	79bb      	ldrb	r3, [r7, #6]
 8001b26:	2b02      	cmp	r3, #2
 8001b28:	d115      	bne.n	8001b56 <LCD16X2_Set_Cursor+0x76>
    {
      Temp  = 0xC0 + c - 1;
 8001b2a:	797b      	ldrb	r3, [r7, #5]
 8001b2c:	3b41      	subs	r3, #65	@ 0x41
 8001b2e:	73fb      	strb	r3, [r7, #15]
      High4 = Temp >> 4;
 8001b30:	7bfb      	ldrb	r3, [r7, #15]
 8001b32:	091b      	lsrs	r3, r3, #4
 8001b34:	73bb      	strb	r3, [r7, #14]
      Low4  = Temp & 0x0F;
 8001b36:	7bfb      	ldrb	r3, [r7, #15]
 8001b38:	f003 030f 	and.w	r3, r3, #15
 8001b3c:	737b      	strb	r3, [r7, #13]
      LCD16X2_CMD(LCD16X2_Index, High4);
 8001b3e:	7bba      	ldrb	r2, [r7, #14]
 8001b40:	79fb      	ldrb	r3, [r7, #7]
 8001b42:	4611      	mov	r1, r2
 8001b44:	4618      	mov	r0, r3
 8001b46:	f7ff fecb 	bl	80018e0 <LCD16X2_CMD>
      LCD16X2_CMD(LCD16X2_Index, Low4);
 8001b4a:	7b7a      	ldrb	r2, [r7, #13]
 8001b4c:	79fb      	ldrb	r3, [r7, #7]
 8001b4e:	4611      	mov	r1, r2
 8001b50:	4618      	mov	r0, r3
 8001b52:	f7ff fec5 	bl	80018e0 <LCD16X2_CMD>
    }
}
 8001b56:	bf00      	nop
 8001b58:	3710      	adds	r7, #16
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	bd80      	pop	{r7, pc}
	...

08001b60 <LCD16X2_Init>:

void LCD16X2_Init(uint8_t LCD16X2_Index)
{
 8001b60:	b580      	push	{r7, lr}
 8001b62:	b08e      	sub	sp, #56	@ 0x38
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	4603      	mov	r3, r0
 8001b68:	71fb      	strb	r3, [r7, #7]
	// According To Datasheet, We Must Wait At Least 40ms After Power Up Before Interacting With The LCD Module
	while(HAL_GetTick() < 50);
 8001b6a:	bf00      	nop
 8001b6c:	f7fe fd12 	bl	8000594 <HAL_GetTick>
 8001b70:	4603      	mov	r3, r0
 8001b72:	2b31      	cmp	r3, #49	@ 0x31
 8001b74:	d9fa      	bls.n	8001b6c <LCD16X2_Init+0xc>
	// The Init. Procedure As Described In The Datasheet
	HAL_GPIO_WritePin(LCD16X2_CfgParam[LCD16X2_Index].RS_GPIOx, LCD16X2_CfgParam[LCD16X2_Index].RS_PINx, 0);
 8001b76:	79fb      	ldrb	r3, [r7, #7]
 8001b78:	4a7c      	ldr	r2, [pc, #496]	@ (8001d6c <LCD16X2_Init+0x20c>)
 8001b7a:	2134      	movs	r1, #52	@ 0x34
 8001b7c:	fb01 f303 	mul.w	r3, r1, r3
 8001b80:	4413      	add	r3, r2
 8001b82:	332c      	adds	r3, #44	@ 0x2c
 8001b84:	6818      	ldr	r0, [r3, #0]
 8001b86:	79fb      	ldrb	r3, [r7, #7]
 8001b88:	4a78      	ldr	r2, [pc, #480]	@ (8001d6c <LCD16X2_Init+0x20c>)
 8001b8a:	2134      	movs	r1, #52	@ 0x34
 8001b8c:	fb01 f303 	mul.w	r3, r1, r3
 8001b90:	4413      	add	r3, r2
 8001b92:	3330      	adds	r3, #48	@ 0x30
 8001b94:	881b      	ldrh	r3, [r3, #0]
 8001b96:	2200      	movs	r2, #0
 8001b98:	4619      	mov	r1, r3
 8001b9a:	f7fe ff89 	bl	8000ab0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD16X2_CfgParam[LCD16X2_Index].EN_GPIOx, LCD16X2_CfgParam[LCD16X2_Index].EN_PINx, 0);
 8001b9e:	79fb      	ldrb	r3, [r7, #7]
 8001ba0:	4a72      	ldr	r2, [pc, #456]	@ (8001d6c <LCD16X2_Init+0x20c>)
 8001ba2:	2134      	movs	r1, #52	@ 0x34
 8001ba4:	fb01 f303 	mul.w	r3, r1, r3
 8001ba8:	4413      	add	r3, r2
 8001baa:	3324      	adds	r3, #36	@ 0x24
 8001bac:	6818      	ldr	r0, [r3, #0]
 8001bae:	79fb      	ldrb	r3, [r7, #7]
 8001bb0:	4a6e      	ldr	r2, [pc, #440]	@ (8001d6c <LCD16X2_Init+0x20c>)
 8001bb2:	2134      	movs	r1, #52	@ 0x34
 8001bb4:	fb01 f303 	mul.w	r3, r1, r3
 8001bb8:	4413      	add	r3, r2
 8001bba:	3328      	adds	r3, #40	@ 0x28
 8001bbc:	881b      	ldrh	r3, [r3, #0]
 8001bbe:	2200      	movs	r2, #0
 8001bc0:	4619      	mov	r1, r3
 8001bc2:	f7fe ff75 	bl	8000ab0 <HAL_GPIO_WritePin>
    // Init in 4-Bit Data Mode
	LCD16X2_DATA(LCD16X2_Index, 0x00);
 8001bc6:	79fb      	ldrb	r3, [r7, #7]
 8001bc8:	2100      	movs	r1, #0
 8001bca:	4618      	mov	r0, r3
 8001bcc:	f7ff fdc2 	bl	8001754 <LCD16X2_DATA>
    DELAY_MS(150);
 8001bd0:	2300      	movs	r3, #0
 8001bd2:	637b      	str	r3, [r7, #52]	@ 0x34
 8001bd4:	e01f      	b.n	8001c16 <LCD16X2_Init+0xb6>
 8001bd6:	4b66      	ldr	r3, [pc, #408]	@ (8001d70 <LCD16X2_Init+0x210>)
 8001bd8:	689b      	ldr	r3, [r3, #8]
 8001bda:	613b      	str	r3, [r7, #16]
 8001bdc:	4b65      	ldr	r3, [pc, #404]	@ (8001d74 <LCD16X2_Init+0x214>)
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	4a65      	ldr	r2, [pc, #404]	@ (8001d78 <LCD16X2_Init+0x218>)
 8001be2:	fba2 2303 	umull	r2, r3, r2, r3
 8001be6:	0c9b      	lsrs	r3, r3, #18
 8001be8:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001bec:	fb03 f202 	mul.w	r2, r3, r2
 8001bf0:	4b60      	ldr	r3, [pc, #384]	@ (8001d74 <LCD16X2_Init+0x214>)
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	4960      	ldr	r1, [pc, #384]	@ (8001d78 <LCD16X2_Init+0x218>)
 8001bf6:	fba1 1303 	umull	r1, r3, r1, r3
 8001bfa:	0c9b      	lsrs	r3, r3, #18
 8001bfc:	085b      	lsrs	r3, r3, #1
 8001bfe:	1ad3      	subs	r3, r2, r3
 8001c00:	60fb      	str	r3, [r7, #12]
 8001c02:	4b5b      	ldr	r3, [pc, #364]	@ (8001d70 <LCD16X2_Init+0x210>)
 8001c04:	689b      	ldr	r3, [r3, #8]
 8001c06:	693a      	ldr	r2, [r7, #16]
 8001c08:	1ad3      	subs	r3, r2, r3
 8001c0a:	68fa      	ldr	r2, [r7, #12]
 8001c0c:	429a      	cmp	r2, r3
 8001c0e:	d8f8      	bhi.n	8001c02 <LCD16X2_Init+0xa2>
 8001c10:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001c12:	3301      	adds	r3, #1
 8001c14:	637b      	str	r3, [r7, #52]	@ 0x34
 8001c16:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001c18:	2b95      	cmp	r3, #149	@ 0x95
 8001c1a:	d9dc      	bls.n	8001bd6 <LCD16X2_Init+0x76>
    LCD16X2_CMD(LCD16X2_Index, 0x03);
 8001c1c:	79fb      	ldrb	r3, [r7, #7]
 8001c1e:	2103      	movs	r1, #3
 8001c20:	4618      	mov	r0, r3
 8001c22:	f7ff fe5d 	bl	80018e0 <LCD16X2_CMD>
    DELAY_MS(5);
 8001c26:	2300      	movs	r3, #0
 8001c28:	633b      	str	r3, [r7, #48]	@ 0x30
 8001c2a:	e01f      	b.n	8001c6c <LCD16X2_Init+0x10c>
 8001c2c:	4b50      	ldr	r3, [pc, #320]	@ (8001d70 <LCD16X2_Init+0x210>)
 8001c2e:	689b      	ldr	r3, [r3, #8]
 8001c30:	61bb      	str	r3, [r7, #24]
 8001c32:	4b50      	ldr	r3, [pc, #320]	@ (8001d74 <LCD16X2_Init+0x214>)
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	4a50      	ldr	r2, [pc, #320]	@ (8001d78 <LCD16X2_Init+0x218>)
 8001c38:	fba2 2303 	umull	r2, r3, r2, r3
 8001c3c:	0c9b      	lsrs	r3, r3, #18
 8001c3e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001c42:	fb03 f202 	mul.w	r2, r3, r2
 8001c46:	4b4b      	ldr	r3, [pc, #300]	@ (8001d74 <LCD16X2_Init+0x214>)
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	494b      	ldr	r1, [pc, #300]	@ (8001d78 <LCD16X2_Init+0x218>)
 8001c4c:	fba1 1303 	umull	r1, r3, r1, r3
 8001c50:	0c9b      	lsrs	r3, r3, #18
 8001c52:	085b      	lsrs	r3, r3, #1
 8001c54:	1ad3      	subs	r3, r2, r3
 8001c56:	617b      	str	r3, [r7, #20]
 8001c58:	4b45      	ldr	r3, [pc, #276]	@ (8001d70 <LCD16X2_Init+0x210>)
 8001c5a:	689b      	ldr	r3, [r3, #8]
 8001c5c:	69ba      	ldr	r2, [r7, #24]
 8001c5e:	1ad3      	subs	r3, r2, r3
 8001c60:	697a      	ldr	r2, [r7, #20]
 8001c62:	429a      	cmp	r2, r3
 8001c64:	d8f8      	bhi.n	8001c58 <LCD16X2_Init+0xf8>
 8001c66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001c68:	3301      	adds	r3, #1
 8001c6a:	633b      	str	r3, [r7, #48]	@ 0x30
 8001c6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001c6e:	2b04      	cmp	r3, #4
 8001c70:	d9dc      	bls.n	8001c2c <LCD16X2_Init+0xcc>
    LCD16X2_CMD(LCD16X2_Index, 0x03);
 8001c72:	79fb      	ldrb	r3, [r7, #7]
 8001c74:	2103      	movs	r1, #3
 8001c76:	4618      	mov	r0, r3
 8001c78:	f7ff fe32 	bl	80018e0 <LCD16X2_CMD>
    DELAY_MS(5);
 8001c7c:	2300      	movs	r3, #0
 8001c7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001c80:	e01f      	b.n	8001cc2 <LCD16X2_Init+0x162>
 8001c82:	4b3b      	ldr	r3, [pc, #236]	@ (8001d70 <LCD16X2_Init+0x210>)
 8001c84:	689b      	ldr	r3, [r3, #8]
 8001c86:	623b      	str	r3, [r7, #32]
 8001c88:	4b3a      	ldr	r3, [pc, #232]	@ (8001d74 <LCD16X2_Init+0x214>)
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	4a3a      	ldr	r2, [pc, #232]	@ (8001d78 <LCD16X2_Init+0x218>)
 8001c8e:	fba2 2303 	umull	r2, r3, r2, r3
 8001c92:	0c9b      	lsrs	r3, r3, #18
 8001c94:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001c98:	fb03 f202 	mul.w	r2, r3, r2
 8001c9c:	4b35      	ldr	r3, [pc, #212]	@ (8001d74 <LCD16X2_Init+0x214>)
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	4935      	ldr	r1, [pc, #212]	@ (8001d78 <LCD16X2_Init+0x218>)
 8001ca2:	fba1 1303 	umull	r1, r3, r1, r3
 8001ca6:	0c9b      	lsrs	r3, r3, #18
 8001ca8:	085b      	lsrs	r3, r3, #1
 8001caa:	1ad3      	subs	r3, r2, r3
 8001cac:	61fb      	str	r3, [r7, #28]
 8001cae:	4b30      	ldr	r3, [pc, #192]	@ (8001d70 <LCD16X2_Init+0x210>)
 8001cb0:	689b      	ldr	r3, [r3, #8]
 8001cb2:	6a3a      	ldr	r2, [r7, #32]
 8001cb4:	1ad3      	subs	r3, r2, r3
 8001cb6:	69fa      	ldr	r2, [r7, #28]
 8001cb8:	429a      	cmp	r2, r3
 8001cba:	d8f8      	bhi.n	8001cae <LCD16X2_Init+0x14e>
 8001cbc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001cbe:	3301      	adds	r3, #1
 8001cc0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001cc2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001cc4:	2b04      	cmp	r3, #4
 8001cc6:	d9dc      	bls.n	8001c82 <LCD16X2_Init+0x122>
    LCD16X2_CMD(LCD16X2_Index, 0x03);
 8001cc8:	79fb      	ldrb	r3, [r7, #7]
 8001cca:	2103      	movs	r1, #3
 8001ccc:	4618      	mov	r0, r3
 8001cce:	f7ff fe07 	bl	80018e0 <LCD16X2_CMD>
    DELAY_US(150);
 8001cd2:	4b27      	ldr	r3, [pc, #156]	@ (8001d70 <LCD16X2_Init+0x210>)
 8001cd4:	689b      	ldr	r3, [r3, #8]
 8001cd6:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001cd8:	4b26      	ldr	r3, [pc, #152]	@ (8001d74 <LCD16X2_Init+0x214>)
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	4a26      	ldr	r2, [pc, #152]	@ (8001d78 <LCD16X2_Init+0x218>)
 8001cde:	fba2 2303 	umull	r2, r3, r2, r3
 8001ce2:	0c9b      	lsrs	r3, r3, #18
 8001ce4:	2296      	movs	r2, #150	@ 0x96
 8001ce6:	fb03 f202 	mul.w	r2, r3, r2
 8001cea:	4b22      	ldr	r3, [pc, #136]	@ (8001d74 <LCD16X2_Init+0x214>)
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	4922      	ldr	r1, [pc, #136]	@ (8001d78 <LCD16X2_Init+0x218>)
 8001cf0:	fba1 1303 	umull	r1, r3, r1, r3
 8001cf4:	0c9b      	lsrs	r3, r3, #18
 8001cf6:	085b      	lsrs	r3, r3, #1
 8001cf8:	1ad3      	subs	r3, r2, r3
 8001cfa:	627b      	str	r3, [r7, #36]	@ 0x24
 8001cfc:	4b1c      	ldr	r3, [pc, #112]	@ (8001d70 <LCD16X2_Init+0x210>)
 8001cfe:	689b      	ldr	r3, [r3, #8]
 8001d00:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001d02:	1ad3      	subs	r3, r2, r3
 8001d04:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001d06:	429a      	cmp	r2, r3
 8001d08:	d8f8      	bhi.n	8001cfc <LCD16X2_Init+0x19c>
    // The Rest of The Init Sequence As Defined in The Hitachi HD44780 Datasheet
    LCD16X2_CMD(LCD16X2_Index, 0x02);
 8001d0a:	79fb      	ldrb	r3, [r7, #7]
 8001d0c:	2102      	movs	r1, #2
 8001d0e:	4618      	mov	r0, r3
 8001d10:	f7ff fde6 	bl	80018e0 <LCD16X2_CMD>
    LCD16X2_CMD(LCD16X2_Index, 0x02);
 8001d14:	79fb      	ldrb	r3, [r7, #7]
 8001d16:	2102      	movs	r1, #2
 8001d18:	4618      	mov	r0, r3
 8001d1a:	f7ff fde1 	bl	80018e0 <LCD16X2_CMD>
    LCD16X2_CMD(LCD16X2_Index, 0x08);
 8001d1e:	79fb      	ldrb	r3, [r7, #7]
 8001d20:	2108      	movs	r1, #8
 8001d22:	4618      	mov	r0, r3
 8001d24:	f7ff fddc 	bl	80018e0 <LCD16X2_CMD>
    LCD16X2_CMD(LCD16X2_Index, 0x00);
 8001d28:	79fb      	ldrb	r3, [r7, #7]
 8001d2a:	2100      	movs	r1, #0
 8001d2c:	4618      	mov	r0, r3
 8001d2e:	f7ff fdd7 	bl	80018e0 <LCD16X2_CMD>
    LCD16X2_CMD(LCD16X2_Index, 0x0C);
 8001d32:	79fb      	ldrb	r3, [r7, #7]
 8001d34:	210c      	movs	r1, #12
 8001d36:	4618      	mov	r0, r3
 8001d38:	f7ff fdd2 	bl	80018e0 <LCD16X2_CMD>
    LCD16X2_CMD(LCD16X2_Index, 0x00);
 8001d3c:	79fb      	ldrb	r3, [r7, #7]
 8001d3e:	2100      	movs	r1, #0
 8001d40:	4618      	mov	r0, r3
 8001d42:	f7ff fdcd 	bl	80018e0 <LCD16X2_CMD>
    LCD16X2_CMD(LCD16X2_Index, 0x06);
 8001d46:	79fb      	ldrb	r3, [r7, #7]
 8001d48:	2106      	movs	r1, #6
 8001d4a:	4618      	mov	r0, r3
 8001d4c:	f7ff fdc8 	bl	80018e0 <LCD16X2_CMD>
    LCD16X2_CMD(LCD16X2_Index, 0x00);
 8001d50:	79fb      	ldrb	r3, [r7, #7]
 8001d52:	2100      	movs	r1, #0
 8001d54:	4618      	mov	r0, r3
 8001d56:	f7ff fdc3 	bl	80018e0 <LCD16X2_CMD>
    LCD16X2_CMD(LCD16X2_Index, 0x01);
 8001d5a:	79fb      	ldrb	r3, [r7, #7]
 8001d5c:	2101      	movs	r1, #1
 8001d5e:	4618      	mov	r0, r3
 8001d60:	f7ff fdbe 	bl	80018e0 <LCD16X2_CMD>
}
 8001d64:	bf00      	nop
 8001d66:	3738      	adds	r7, #56	@ 0x38
 8001d68:	46bd      	mov	sp, r7
 8001d6a:	bd80      	pop	{r7, pc}
 8001d6c:	08002134 	.word	0x08002134
 8001d70:	e000e010 	.word	0xe000e010
 8001d74:	20000000 	.word	0x20000000
 8001d78:	431bde83 	.word	0x431bde83

08001d7c <LCD16X2_Write_Char>:

void LCD16X2_Write_Char(uint8_t LCD16X2_Index, char Data)
{
 8001d7c:	b580      	push	{r7, lr}
 8001d7e:	b090      	sub	sp, #64	@ 0x40
 8001d80:	af00      	add	r7, sp, #0
 8001d82:	4603      	mov	r3, r0
 8001d84:	460a      	mov	r2, r1
 8001d86:	71fb      	strb	r3, [r7, #7]
 8001d88:	4613      	mov	r3, r2
 8001d8a:	71bb      	strb	r3, [r7, #6]
   char Low4,High4;
   Low4  = Data & 0x0F;
 8001d8c:	79bb      	ldrb	r3, [r7, #6]
 8001d8e:	f003 030f 	and.w	r3, r3, #15
 8001d92:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
   High4 = Data & 0xF0;
 8001d96:	79bb      	ldrb	r3, [r7, #6]
 8001d98:	f023 030f 	bic.w	r3, r3, #15
 8001d9c:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e

   HAL_GPIO_WritePin(LCD16X2_CfgParam[LCD16X2_Index].RS_GPIOx, LCD16X2_CfgParam[LCD16X2_Index].RS_PINx, 1);
 8001da0:	79fb      	ldrb	r3, [r7, #7]
 8001da2:	4aa4      	ldr	r2, [pc, #656]	@ (8002034 <LCD16X2_Write_Char+0x2b8>)
 8001da4:	2134      	movs	r1, #52	@ 0x34
 8001da6:	fb01 f303 	mul.w	r3, r1, r3
 8001daa:	4413      	add	r3, r2
 8001dac:	332c      	adds	r3, #44	@ 0x2c
 8001dae:	6818      	ldr	r0, [r3, #0]
 8001db0:	79fb      	ldrb	r3, [r7, #7]
 8001db2:	4aa0      	ldr	r2, [pc, #640]	@ (8002034 <LCD16X2_Write_Char+0x2b8>)
 8001db4:	2134      	movs	r1, #52	@ 0x34
 8001db6:	fb01 f303 	mul.w	r3, r1, r3
 8001dba:	4413      	add	r3, r2
 8001dbc:	3330      	adds	r3, #48	@ 0x30
 8001dbe:	881b      	ldrh	r3, [r3, #0]
 8001dc0:	2201      	movs	r2, #1
 8001dc2:	4619      	mov	r1, r3
 8001dc4:	f7fe fe74 	bl	8000ab0 <HAL_GPIO_WritePin>

   LCD16X2_DATA(LCD16X2_Index, (High4>>4));
 8001dc8:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8001dcc:	091b      	lsrs	r3, r3, #4
 8001dce:	b2da      	uxtb	r2, r3
 8001dd0:	79fb      	ldrb	r3, [r7, #7]
 8001dd2:	4611      	mov	r1, r2
 8001dd4:	4618      	mov	r0, r3
 8001dd6:	f7ff fcbd 	bl	8001754 <LCD16X2_DATA>
   HAL_GPIO_WritePin(LCD16X2_CfgParam[LCD16X2_Index].EN_GPIOx, LCD16X2_CfgParam[LCD16X2_Index].EN_PINx, 0);
 8001dda:	79fb      	ldrb	r3, [r7, #7]
 8001ddc:	4a95      	ldr	r2, [pc, #596]	@ (8002034 <LCD16X2_Write_Char+0x2b8>)
 8001dde:	2134      	movs	r1, #52	@ 0x34
 8001de0:	fb01 f303 	mul.w	r3, r1, r3
 8001de4:	4413      	add	r3, r2
 8001de6:	3324      	adds	r3, #36	@ 0x24
 8001de8:	6818      	ldr	r0, [r3, #0]
 8001dea:	79fb      	ldrb	r3, [r7, #7]
 8001dec:	4a91      	ldr	r2, [pc, #580]	@ (8002034 <LCD16X2_Write_Char+0x2b8>)
 8001dee:	2134      	movs	r1, #52	@ 0x34
 8001df0:	fb01 f303 	mul.w	r3, r1, r3
 8001df4:	4413      	add	r3, r2
 8001df6:	3328      	adds	r3, #40	@ 0x28
 8001df8:	881b      	ldrh	r3, [r3, #0]
 8001dfa:	2200      	movs	r2, #0
 8001dfc:	4619      	mov	r1, r3
 8001dfe:	f7fe fe57 	bl	8000ab0 <HAL_GPIO_WritePin>
   DELAY_US(5);
 8001e02:	4b8d      	ldr	r3, [pc, #564]	@ (8002038 <LCD16X2_Write_Char+0x2bc>)
 8001e04:	689b      	ldr	r3, [r3, #8]
 8001e06:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001e08:	4b8c      	ldr	r3, [pc, #560]	@ (800203c <LCD16X2_Write_Char+0x2c0>)
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	4a8c      	ldr	r2, [pc, #560]	@ (8002040 <LCD16X2_Write_Char+0x2c4>)
 8001e0e:	fba2 2303 	umull	r2, r3, r2, r3
 8001e12:	0c9a      	lsrs	r2, r3, #18
 8001e14:	4613      	mov	r3, r2
 8001e16:	009b      	lsls	r3, r3, #2
 8001e18:	441a      	add	r2, r3
 8001e1a:	4b88      	ldr	r3, [pc, #544]	@ (800203c <LCD16X2_Write_Char+0x2c0>)
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	4988      	ldr	r1, [pc, #544]	@ (8002040 <LCD16X2_Write_Char+0x2c4>)
 8001e20:	fba1 1303 	umull	r1, r3, r1, r3
 8001e24:	0c9b      	lsrs	r3, r3, #18
 8001e26:	085b      	lsrs	r3, r3, #1
 8001e28:	1ad3      	subs	r3, r2, r3
 8001e2a:	637b      	str	r3, [r7, #52]	@ 0x34
 8001e2c:	4b82      	ldr	r3, [pc, #520]	@ (8002038 <LCD16X2_Write_Char+0x2bc>)
 8001e2e:	689b      	ldr	r3, [r3, #8]
 8001e30:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8001e32:	1ad3      	subs	r3, r2, r3
 8001e34:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001e36:	429a      	cmp	r2, r3
 8001e38:	d8f8      	bhi.n	8001e2c <LCD16X2_Write_Char+0xb0>
   HAL_GPIO_WritePin(LCD16X2_CfgParam[LCD16X2_Index].EN_GPIOx, LCD16X2_CfgParam[LCD16X2_Index].EN_PINx, 1);
 8001e3a:	79fb      	ldrb	r3, [r7, #7]
 8001e3c:	4a7d      	ldr	r2, [pc, #500]	@ (8002034 <LCD16X2_Write_Char+0x2b8>)
 8001e3e:	2134      	movs	r1, #52	@ 0x34
 8001e40:	fb01 f303 	mul.w	r3, r1, r3
 8001e44:	4413      	add	r3, r2
 8001e46:	3324      	adds	r3, #36	@ 0x24
 8001e48:	6818      	ldr	r0, [r3, #0]
 8001e4a:	79fb      	ldrb	r3, [r7, #7]
 8001e4c:	4a79      	ldr	r2, [pc, #484]	@ (8002034 <LCD16X2_Write_Char+0x2b8>)
 8001e4e:	2134      	movs	r1, #52	@ 0x34
 8001e50:	fb01 f303 	mul.w	r3, r1, r3
 8001e54:	4413      	add	r3, r2
 8001e56:	3328      	adds	r3, #40	@ 0x28
 8001e58:	881b      	ldrh	r3, [r3, #0]
 8001e5a:	2201      	movs	r2, #1
 8001e5c:	4619      	mov	r1, r3
 8001e5e:	f7fe fe27 	bl	8000ab0 <HAL_GPIO_WritePin>
   DELAY_US(5);
 8001e62:	4b75      	ldr	r3, [pc, #468]	@ (8002038 <LCD16X2_Write_Char+0x2bc>)
 8001e64:	689b      	ldr	r3, [r3, #8]
 8001e66:	633b      	str	r3, [r7, #48]	@ 0x30
 8001e68:	4b74      	ldr	r3, [pc, #464]	@ (800203c <LCD16X2_Write_Char+0x2c0>)
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	4a74      	ldr	r2, [pc, #464]	@ (8002040 <LCD16X2_Write_Char+0x2c4>)
 8001e6e:	fba2 2303 	umull	r2, r3, r2, r3
 8001e72:	0c9a      	lsrs	r2, r3, #18
 8001e74:	4613      	mov	r3, r2
 8001e76:	009b      	lsls	r3, r3, #2
 8001e78:	441a      	add	r2, r3
 8001e7a:	4b70      	ldr	r3, [pc, #448]	@ (800203c <LCD16X2_Write_Char+0x2c0>)
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	4970      	ldr	r1, [pc, #448]	@ (8002040 <LCD16X2_Write_Char+0x2c4>)
 8001e80:	fba1 1303 	umull	r1, r3, r1, r3
 8001e84:	0c9b      	lsrs	r3, r3, #18
 8001e86:	085b      	lsrs	r3, r3, #1
 8001e88:	1ad3      	subs	r3, r2, r3
 8001e8a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001e8c:	4b6a      	ldr	r3, [pc, #424]	@ (8002038 <LCD16X2_Write_Char+0x2bc>)
 8001e8e:	689b      	ldr	r3, [r3, #8]
 8001e90:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001e92:	1ad3      	subs	r3, r2, r3
 8001e94:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001e96:	429a      	cmp	r2, r3
 8001e98:	d8f8      	bhi.n	8001e8c <LCD16X2_Write_Char+0x110>
   HAL_GPIO_WritePin(LCD16X2_CfgParam[LCD16X2_Index].EN_GPIOx, LCD16X2_CfgParam[LCD16X2_Index].EN_PINx, 0);
 8001e9a:	79fb      	ldrb	r3, [r7, #7]
 8001e9c:	4a65      	ldr	r2, [pc, #404]	@ (8002034 <LCD16X2_Write_Char+0x2b8>)
 8001e9e:	2134      	movs	r1, #52	@ 0x34
 8001ea0:	fb01 f303 	mul.w	r3, r1, r3
 8001ea4:	4413      	add	r3, r2
 8001ea6:	3324      	adds	r3, #36	@ 0x24
 8001ea8:	6818      	ldr	r0, [r3, #0]
 8001eaa:	79fb      	ldrb	r3, [r7, #7]
 8001eac:	4a61      	ldr	r2, [pc, #388]	@ (8002034 <LCD16X2_Write_Char+0x2b8>)
 8001eae:	2134      	movs	r1, #52	@ 0x34
 8001eb0:	fb01 f303 	mul.w	r3, r1, r3
 8001eb4:	4413      	add	r3, r2
 8001eb6:	3328      	adds	r3, #40	@ 0x28
 8001eb8:	881b      	ldrh	r3, [r3, #0]
 8001eba:	2200      	movs	r2, #0
 8001ebc:	4619      	mov	r1, r3
 8001ebe:	f7fe fdf7 	bl	8000ab0 <HAL_GPIO_WritePin>
   DELAY_US(100);
 8001ec2:	4b5d      	ldr	r3, [pc, #372]	@ (8002038 <LCD16X2_Write_Char+0x2bc>)
 8001ec4:	689b      	ldr	r3, [r3, #8]
 8001ec6:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001ec8:	4b5c      	ldr	r3, [pc, #368]	@ (800203c <LCD16X2_Write_Char+0x2c0>)
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	4a5c      	ldr	r2, [pc, #368]	@ (8002040 <LCD16X2_Write_Char+0x2c4>)
 8001ece:	fba2 2303 	umull	r2, r3, r2, r3
 8001ed2:	0c9b      	lsrs	r3, r3, #18
 8001ed4:	2264      	movs	r2, #100	@ 0x64
 8001ed6:	fb03 f202 	mul.w	r2, r3, r2
 8001eda:	4b58      	ldr	r3, [pc, #352]	@ (800203c <LCD16X2_Write_Char+0x2c0>)
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	4958      	ldr	r1, [pc, #352]	@ (8002040 <LCD16X2_Write_Char+0x2c4>)
 8001ee0:	fba1 1303 	umull	r1, r3, r1, r3
 8001ee4:	0c9b      	lsrs	r3, r3, #18
 8001ee6:	085b      	lsrs	r3, r3, #1
 8001ee8:	1ad3      	subs	r3, r2, r3
 8001eea:	627b      	str	r3, [r7, #36]	@ 0x24
 8001eec:	4b52      	ldr	r3, [pc, #328]	@ (8002038 <LCD16X2_Write_Char+0x2bc>)
 8001eee:	689b      	ldr	r3, [r3, #8]
 8001ef0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001ef2:	1ad3      	subs	r3, r2, r3
 8001ef4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001ef6:	429a      	cmp	r2, r3
 8001ef8:	d8f8      	bhi.n	8001eec <LCD16X2_Write_Char+0x170>

   LCD16X2_DATA(LCD16X2_Index, Low4);
 8001efa:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 8001efe:	79fb      	ldrb	r3, [r7, #7]
 8001f00:	4611      	mov	r1, r2
 8001f02:	4618      	mov	r0, r3
 8001f04:	f7ff fc26 	bl	8001754 <LCD16X2_DATA>
   HAL_GPIO_WritePin(LCD16X2_CfgParam[LCD16X2_Index].EN_GPIOx, LCD16X2_CfgParam[LCD16X2_Index].EN_PINx, 0);
 8001f08:	79fb      	ldrb	r3, [r7, #7]
 8001f0a:	4a4a      	ldr	r2, [pc, #296]	@ (8002034 <LCD16X2_Write_Char+0x2b8>)
 8001f0c:	2134      	movs	r1, #52	@ 0x34
 8001f0e:	fb01 f303 	mul.w	r3, r1, r3
 8001f12:	4413      	add	r3, r2
 8001f14:	3324      	adds	r3, #36	@ 0x24
 8001f16:	6818      	ldr	r0, [r3, #0]
 8001f18:	79fb      	ldrb	r3, [r7, #7]
 8001f1a:	4a46      	ldr	r2, [pc, #280]	@ (8002034 <LCD16X2_Write_Char+0x2b8>)
 8001f1c:	2134      	movs	r1, #52	@ 0x34
 8001f1e:	fb01 f303 	mul.w	r3, r1, r3
 8001f22:	4413      	add	r3, r2
 8001f24:	3328      	adds	r3, #40	@ 0x28
 8001f26:	881b      	ldrh	r3, [r3, #0]
 8001f28:	2200      	movs	r2, #0
 8001f2a:	4619      	mov	r1, r3
 8001f2c:	f7fe fdc0 	bl	8000ab0 <HAL_GPIO_WritePin>
   DELAY_US(5);
 8001f30:	4b41      	ldr	r3, [pc, #260]	@ (8002038 <LCD16X2_Write_Char+0x2bc>)
 8001f32:	689b      	ldr	r3, [r3, #8]
 8001f34:	623b      	str	r3, [r7, #32]
 8001f36:	4b41      	ldr	r3, [pc, #260]	@ (800203c <LCD16X2_Write_Char+0x2c0>)
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	4a41      	ldr	r2, [pc, #260]	@ (8002040 <LCD16X2_Write_Char+0x2c4>)
 8001f3c:	fba2 2303 	umull	r2, r3, r2, r3
 8001f40:	0c9a      	lsrs	r2, r3, #18
 8001f42:	4613      	mov	r3, r2
 8001f44:	009b      	lsls	r3, r3, #2
 8001f46:	441a      	add	r2, r3
 8001f48:	4b3c      	ldr	r3, [pc, #240]	@ (800203c <LCD16X2_Write_Char+0x2c0>)
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	493c      	ldr	r1, [pc, #240]	@ (8002040 <LCD16X2_Write_Char+0x2c4>)
 8001f4e:	fba1 1303 	umull	r1, r3, r1, r3
 8001f52:	0c9b      	lsrs	r3, r3, #18
 8001f54:	085b      	lsrs	r3, r3, #1
 8001f56:	1ad3      	subs	r3, r2, r3
 8001f58:	61fb      	str	r3, [r7, #28]
 8001f5a:	4b37      	ldr	r3, [pc, #220]	@ (8002038 <LCD16X2_Write_Char+0x2bc>)
 8001f5c:	689b      	ldr	r3, [r3, #8]
 8001f5e:	6a3a      	ldr	r2, [r7, #32]
 8001f60:	1ad3      	subs	r3, r2, r3
 8001f62:	69fa      	ldr	r2, [r7, #28]
 8001f64:	429a      	cmp	r2, r3
 8001f66:	d8f8      	bhi.n	8001f5a <LCD16X2_Write_Char+0x1de>
   HAL_GPIO_WritePin(LCD16X2_CfgParam[LCD16X2_Index].EN_GPIOx, LCD16X2_CfgParam[LCD16X2_Index].EN_PINx, 1);
 8001f68:	79fb      	ldrb	r3, [r7, #7]
 8001f6a:	4a32      	ldr	r2, [pc, #200]	@ (8002034 <LCD16X2_Write_Char+0x2b8>)
 8001f6c:	2134      	movs	r1, #52	@ 0x34
 8001f6e:	fb01 f303 	mul.w	r3, r1, r3
 8001f72:	4413      	add	r3, r2
 8001f74:	3324      	adds	r3, #36	@ 0x24
 8001f76:	6818      	ldr	r0, [r3, #0]
 8001f78:	79fb      	ldrb	r3, [r7, #7]
 8001f7a:	4a2e      	ldr	r2, [pc, #184]	@ (8002034 <LCD16X2_Write_Char+0x2b8>)
 8001f7c:	2134      	movs	r1, #52	@ 0x34
 8001f7e:	fb01 f303 	mul.w	r3, r1, r3
 8001f82:	4413      	add	r3, r2
 8001f84:	3328      	adds	r3, #40	@ 0x28
 8001f86:	881b      	ldrh	r3, [r3, #0]
 8001f88:	2201      	movs	r2, #1
 8001f8a:	4619      	mov	r1, r3
 8001f8c:	f7fe fd90 	bl	8000ab0 <HAL_GPIO_WritePin>
   DELAY_US(5);
 8001f90:	4b29      	ldr	r3, [pc, #164]	@ (8002038 <LCD16X2_Write_Char+0x2bc>)
 8001f92:	689b      	ldr	r3, [r3, #8]
 8001f94:	61bb      	str	r3, [r7, #24]
 8001f96:	4b29      	ldr	r3, [pc, #164]	@ (800203c <LCD16X2_Write_Char+0x2c0>)
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	4a29      	ldr	r2, [pc, #164]	@ (8002040 <LCD16X2_Write_Char+0x2c4>)
 8001f9c:	fba2 2303 	umull	r2, r3, r2, r3
 8001fa0:	0c9a      	lsrs	r2, r3, #18
 8001fa2:	4613      	mov	r3, r2
 8001fa4:	009b      	lsls	r3, r3, #2
 8001fa6:	441a      	add	r2, r3
 8001fa8:	4b24      	ldr	r3, [pc, #144]	@ (800203c <LCD16X2_Write_Char+0x2c0>)
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	4924      	ldr	r1, [pc, #144]	@ (8002040 <LCD16X2_Write_Char+0x2c4>)
 8001fae:	fba1 1303 	umull	r1, r3, r1, r3
 8001fb2:	0c9b      	lsrs	r3, r3, #18
 8001fb4:	085b      	lsrs	r3, r3, #1
 8001fb6:	1ad3      	subs	r3, r2, r3
 8001fb8:	617b      	str	r3, [r7, #20]
 8001fba:	4b1f      	ldr	r3, [pc, #124]	@ (8002038 <LCD16X2_Write_Char+0x2bc>)
 8001fbc:	689b      	ldr	r3, [r3, #8]
 8001fbe:	69ba      	ldr	r2, [r7, #24]
 8001fc0:	1ad3      	subs	r3, r2, r3
 8001fc2:	697a      	ldr	r2, [r7, #20]
 8001fc4:	429a      	cmp	r2, r3
 8001fc6:	d8f8      	bhi.n	8001fba <LCD16X2_Write_Char+0x23e>
   HAL_GPIO_WritePin(LCD16X2_CfgParam[LCD16X2_Index].EN_GPIOx, LCD16X2_CfgParam[LCD16X2_Index].EN_PINx, 0);
 8001fc8:	79fb      	ldrb	r3, [r7, #7]
 8001fca:	4a1a      	ldr	r2, [pc, #104]	@ (8002034 <LCD16X2_Write_Char+0x2b8>)
 8001fcc:	2134      	movs	r1, #52	@ 0x34
 8001fce:	fb01 f303 	mul.w	r3, r1, r3
 8001fd2:	4413      	add	r3, r2
 8001fd4:	3324      	adds	r3, #36	@ 0x24
 8001fd6:	6818      	ldr	r0, [r3, #0]
 8001fd8:	79fb      	ldrb	r3, [r7, #7]
 8001fda:	4a16      	ldr	r2, [pc, #88]	@ (8002034 <LCD16X2_Write_Char+0x2b8>)
 8001fdc:	2134      	movs	r1, #52	@ 0x34
 8001fde:	fb01 f303 	mul.w	r3, r1, r3
 8001fe2:	4413      	add	r3, r2
 8001fe4:	3328      	adds	r3, #40	@ 0x28
 8001fe6:	881b      	ldrh	r3, [r3, #0]
 8001fe8:	2200      	movs	r2, #0
 8001fea:	4619      	mov	r1, r3
 8001fec:	f7fe fd60 	bl	8000ab0 <HAL_GPIO_WritePin>
   DELAY_US(100);
 8001ff0:	4b11      	ldr	r3, [pc, #68]	@ (8002038 <LCD16X2_Write_Char+0x2bc>)
 8001ff2:	689b      	ldr	r3, [r3, #8]
 8001ff4:	613b      	str	r3, [r7, #16]
 8001ff6:	4b11      	ldr	r3, [pc, #68]	@ (800203c <LCD16X2_Write_Char+0x2c0>)
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	4a11      	ldr	r2, [pc, #68]	@ (8002040 <LCD16X2_Write_Char+0x2c4>)
 8001ffc:	fba2 2303 	umull	r2, r3, r2, r3
 8002000:	0c9b      	lsrs	r3, r3, #18
 8002002:	2264      	movs	r2, #100	@ 0x64
 8002004:	fb03 f202 	mul.w	r2, r3, r2
 8002008:	4b0c      	ldr	r3, [pc, #48]	@ (800203c <LCD16X2_Write_Char+0x2c0>)
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	490c      	ldr	r1, [pc, #48]	@ (8002040 <LCD16X2_Write_Char+0x2c4>)
 800200e:	fba1 1303 	umull	r1, r3, r1, r3
 8002012:	0c9b      	lsrs	r3, r3, #18
 8002014:	085b      	lsrs	r3, r3, #1
 8002016:	1ad3      	subs	r3, r2, r3
 8002018:	60fb      	str	r3, [r7, #12]
 800201a:	4b07      	ldr	r3, [pc, #28]	@ (8002038 <LCD16X2_Write_Char+0x2bc>)
 800201c:	689b      	ldr	r3, [r3, #8]
 800201e:	693a      	ldr	r2, [r7, #16]
 8002020:	1ad3      	subs	r3, r2, r3
 8002022:	68fa      	ldr	r2, [r7, #12]
 8002024:	429a      	cmp	r2, r3
 8002026:	d8f8      	bhi.n	800201a <LCD16X2_Write_Char+0x29e>
}
 8002028:	bf00      	nop
 800202a:	bf00      	nop
 800202c:	3740      	adds	r7, #64	@ 0x40
 800202e:	46bd      	mov	sp, r7
 8002030:	bd80      	pop	{r7, pc}
 8002032:	bf00      	nop
 8002034:	08002134 	.word	0x08002134
 8002038:	e000e010 	.word	0xe000e010
 800203c:	20000000 	.word	0x20000000
 8002040:	431bde83 	.word	0x431bde83

08002044 <LCD16X2_Write_String>:

void LCD16X2_Write_String(uint8_t LCD16X2_Index, char *str)
{
 8002044:	b580      	push	{r7, lr}
 8002046:	b084      	sub	sp, #16
 8002048:	af00      	add	r7, sp, #0
 800204a:	4603      	mov	r3, r0
 800204c:	6039      	str	r1, [r7, #0]
 800204e:	71fb      	strb	r3, [r7, #7]
    int i;
    for(i=0; str[i]!='\0'; i++)
 8002050:	2300      	movs	r3, #0
 8002052:	60fb      	str	r3, [r7, #12]
 8002054:	e00b      	b.n	800206e <LCD16X2_Write_String+0x2a>
    {
    	LCD16X2_Write_Char(LCD16X2_Index, str[i]);
 8002056:	68fb      	ldr	r3, [r7, #12]
 8002058:	683a      	ldr	r2, [r7, #0]
 800205a:	4413      	add	r3, r2
 800205c:	781a      	ldrb	r2, [r3, #0]
 800205e:	79fb      	ldrb	r3, [r7, #7]
 8002060:	4611      	mov	r1, r2
 8002062:	4618      	mov	r0, r3
 8002064:	f7ff fe8a 	bl	8001d7c <LCD16X2_Write_Char>
    for(i=0; str[i]!='\0'; i++)
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	3301      	adds	r3, #1
 800206c:	60fb      	str	r3, [r7, #12]
 800206e:	68fb      	ldr	r3, [r7, #12]
 8002070:	683a      	ldr	r2, [r7, #0]
 8002072:	4413      	add	r3, r2
 8002074:	781b      	ldrb	r3, [r3, #0]
 8002076:	2b00      	cmp	r3, #0
 8002078:	d1ed      	bne.n	8002056 <LCD16X2_Write_String+0x12>
    }
}
 800207a:	bf00      	nop
 800207c:	bf00      	nop
 800207e:	3710      	adds	r7, #16
 8002080:	46bd      	mov	sp, r7
 8002082:	bd80      	pop	{r7, pc}

08002084 <memset>:
 8002084:	4603      	mov	r3, r0
 8002086:	4402      	add	r2, r0
 8002088:	4293      	cmp	r3, r2
 800208a:	d100      	bne.n	800208e <memset+0xa>
 800208c:	4770      	bx	lr
 800208e:	f803 1b01 	strb.w	r1, [r3], #1
 8002092:	e7f9      	b.n	8002088 <memset+0x4>

08002094 <__libc_init_array>:
 8002094:	b570      	push	{r4, r5, r6, lr}
 8002096:	2600      	movs	r6, #0
 8002098:	4d0c      	ldr	r5, [pc, #48]	@ (80020cc <__libc_init_array+0x38>)
 800209a:	4c0d      	ldr	r4, [pc, #52]	@ (80020d0 <__libc_init_array+0x3c>)
 800209c:	1b64      	subs	r4, r4, r5
 800209e:	10a4      	asrs	r4, r4, #2
 80020a0:	42a6      	cmp	r6, r4
 80020a2:	d109      	bne.n	80020b8 <__libc_init_array+0x24>
 80020a4:	f000 f81a 	bl	80020dc <_init>
 80020a8:	2600      	movs	r6, #0
 80020aa:	4d0a      	ldr	r5, [pc, #40]	@ (80020d4 <__libc_init_array+0x40>)
 80020ac:	4c0a      	ldr	r4, [pc, #40]	@ (80020d8 <__libc_init_array+0x44>)
 80020ae:	1b64      	subs	r4, r4, r5
 80020b0:	10a4      	asrs	r4, r4, #2
 80020b2:	42a6      	cmp	r6, r4
 80020b4:	d105      	bne.n	80020c2 <__libc_init_array+0x2e>
 80020b6:	bd70      	pop	{r4, r5, r6, pc}
 80020b8:	f855 3b04 	ldr.w	r3, [r5], #4
 80020bc:	4798      	blx	r3
 80020be:	3601      	adds	r6, #1
 80020c0:	e7ee      	b.n	80020a0 <__libc_init_array+0xc>
 80020c2:	f855 3b04 	ldr.w	r3, [r5], #4
 80020c6:	4798      	blx	r3
 80020c8:	3601      	adds	r6, #1
 80020ca:	e7f2      	b.n	80020b2 <__libc_init_array+0x1e>
 80020cc:	08002168 	.word	0x08002168
 80020d0:	08002168 	.word	0x08002168
 80020d4:	08002168 	.word	0x08002168
 80020d8:	0800216c 	.word	0x0800216c

080020dc <_init>:
 80020dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80020de:	bf00      	nop
 80020e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80020e2:	bc08      	pop	{r3}
 80020e4:	469e      	mov	lr, r3
 80020e6:	4770      	bx	lr

080020e8 <_fini>:
 80020e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80020ea:	bf00      	nop
 80020ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80020ee:	bc08      	pop	{r3}
 80020f0:	469e      	mov	lr, r3
 80020f2:	4770      	bx	lr
