
---------- Begin Simulation Statistics ----------
final_tick                               193423645000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 147532                       # Simulator instruction rate (inst/s)
host_mem_usage                                 693688                       # Number of bytes of host memory used
host_op_rate                                   147738                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   677.82                       # Real time elapsed on the host
host_tick_rate                              285362178                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100139308                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.193424                       # Number of seconds simulated
sim_ticks                                193423645000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.727797                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2076966                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2082635                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             35950                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3681173                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                321                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            1090                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              769                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4286214                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   35140                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          183                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100139308                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.868473                       # CPI: cycles per instruction
system.cpu.discardedOps                         73119                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           33633433                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          46208986                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         16619350                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       247304068                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.258500                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        386847290                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                37626335     37.57%     37.57% # Class of committed instruction
system.cpu.op_class_0::IntMult                 131030      0.13%     37.70% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     37.70% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     37.70% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     37.70% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     37.70% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     37.70% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     37.70% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     37.70% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     37.70% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     37.70% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     37.70% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     37.70% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     37.70% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     37.70% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     37.70% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     37.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     37.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     37.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     37.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     37.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     37.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     37.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     37.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     37.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     37.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     37.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     37.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               21      0.00%     37.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     37.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     37.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     37.70% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     37.70% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     37.70% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     37.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     37.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     37.70% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     37.70% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     37.70% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     37.70% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     37.70% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     37.70% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     37.70% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     37.70% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     37.70% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     37.70% # Class of committed instruction
system.cpu.op_class_0::MemRead               45763003     45.70%     83.40% # Class of committed instruction
system.cpu.op_class_0::MemWrite              16618919     16.60%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100139308                       # Class of committed instruction
system.cpu.tickCycles                       139543222                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    87                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2132992                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4299104                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           79                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2464581                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          476                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4930557                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            476                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 193423645000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             998163                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1137690                       # Transaction distribution
system.membus.trans_dist::CleanEvict           995286                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1167965                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1167965                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        998163                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      6465232                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6465232                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    211444352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               211444352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2166128                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2166128    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2166128                       # Request fanout histogram
system.membus.respLayer1.occupancy        11430061250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          9363520000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.8                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 193423645000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1224872                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2603484                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          253                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1994295                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1241104                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1241104                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           624                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1224248                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1501                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      7395032                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               7396533                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        56128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    251593344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              251649472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2133451                       # Total snoops (count)
system.tol2bus.snoopTraffic                  72812160                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4599427                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000121                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.010984                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4598872     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    555      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4599427                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3931325500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3698029497                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            936000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 193423645000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   68                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               299777                       # number of demand (read+write) hits
system.l2.demand_hits::total                   299845                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  68                       # number of overall hits
system.l2.overall_hits::.cpu.data              299777                       # number of overall hits
system.l2.overall_hits::total                  299845                       # number of overall hits
system.l2.demand_misses::.cpu.inst                556                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            2165575                       # number of demand (read+write) misses
system.l2.demand_misses::total                2166131                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               556                       # number of overall misses
system.l2.overall_misses::.cpu.data           2165575                       # number of overall misses
system.l2.overall_misses::total               2166131                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     42762500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 174797315000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     174840077500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     42762500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 174797315000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    174840077500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              624                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          2465352                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2465976                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             624                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         2465352                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2465976                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.891026                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.878404                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.878407                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.891026                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.878404                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.878407                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76910.971223                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 80716.352470                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80715.375709                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76910.971223                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 80716.352470                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80715.375709                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1137690                       # number of writebacks
system.l2.writebacks::total                   1137690                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           556                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       2165572                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2166128                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          556                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      2165572                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2166128                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     37202500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 153141397000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 153178599500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     37202500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 153141397000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 153178599500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.891026                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.878403                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.878406                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.891026                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.878403                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.878406                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66910.971223                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 70716.372857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70715.396089                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66910.971223                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 70716.372857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70715.396089                       # average overall mshr miss latency
system.l2.replacements                        2133451                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1465794                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1465794                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1465794                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1465794                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          245                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              245                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          245                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          245                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             73139                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 73139                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data         1167965                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1167965                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  94360149500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   94360149500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       1241104                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1241104                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.941069                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.941069                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 80790.220169                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80790.220169                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      1167965                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1167965                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  82680499500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  82680499500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.941069                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.941069                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 70790.220169                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70790.220169                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             68                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 68                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          556                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              556                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     42762500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     42762500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          624                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            624                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.891026                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.891026                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76910.971223                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76910.971223                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          556                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          556                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     37202500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     37202500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.891026                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.891026                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66910.971223                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66910.971223                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        226638                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            226638                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       997610                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          997610                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  80437165500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  80437165500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data      1224248                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1224248                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.814876                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.814876                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80629.870891                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80629.870891                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       997607                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       997607                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  70460897500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  70460897500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.814873                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.814873                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70629.914886                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70629.914886                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 193423645000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 31053.577292                       # Cycle average of tags in use
system.l2.tags.total_refs                     4930474                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2166219                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.276074                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      14.627710                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        43.570808                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     30995.378774                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000446                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.001330                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.945904                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.947680                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          176                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1638                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        20101                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        10837                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  41610043                       # Number of tag accesses
system.l2.tags.data_accesses                 41610043                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 193423645000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          35584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      138596608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          138632192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        35584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         35584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     72812160                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        72812160                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             556                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         2165572                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2166128                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1137690                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1137690                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            183969                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         716544288                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             716728257                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       183969                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           183969                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      376438775                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            376438775                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      376438775                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           183969                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        716544288                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1093167032                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1137690.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       556.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   2165519.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.027980850500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        70970                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        70970                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             5395506                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1068260                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2166128                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1137690                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2166128                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1137690                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     53                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            135430                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            135398                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            135481                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            135230                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            135301                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            135042                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            135208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            135538                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            135700                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            135438                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           135032                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           135628                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           135500                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           135398                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           135408                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           135343                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             71201                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             71239                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             71278                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             71099                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             71278                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             71066                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             70924                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             70958                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             71124                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             70983                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            70574                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            71272                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            71157                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            71161                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            71170                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            71176                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.38                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.36                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  23493911000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                10830375000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             64107817250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10846.31                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29596.31                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1957445                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1027920                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 90.37                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.35                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2166128                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1137690                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1433588                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  728959                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3064                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     463                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  69248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  71303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  70990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  71243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  70979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  71020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  71142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  71327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  71271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  71082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  70980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  71139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  71034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  70975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  71048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  70971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       318364                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    664.141021                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   490.514705                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   366.495745                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        41006     12.88%     12.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        21556      6.77%     19.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        12248      3.85%     23.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        12851      4.04%     27.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        63192     19.85%     47.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        12363      3.88%     51.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         9172      2.88%     54.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        11385      3.58%     57.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       134591     42.28%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       318364                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        70970                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.520769                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     28.196156                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     49.618843                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         70740     99.68%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          195      0.27%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            2      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            3      0.00%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           11      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            8      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         70970                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        70970                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.030154                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.028278                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.256342                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            69950     98.56%     98.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               64      0.09%     98.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              800      1.13%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              150      0.21%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         70970                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              138628800                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3392                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                72810240                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               138632192                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             72812160                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       716.71                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       376.43                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    716.73                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    376.44                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.54                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.60                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.94                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  193423613000                       # Total gap between requests
system.mem_ctrls.avgGap                      58545.48                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        35584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    138593216                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     72810240                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 183969.234991926642                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 716526751.421730279922                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 376428848.706682145596                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          556                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      2165572                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1137690                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     14428500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  64093388750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 4667614200250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25950.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     29596.52                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4102711.81                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    90.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1134274680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            602862315                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          7735811580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2968180740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     15268272240.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      60310567980                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      23486832960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       111506802495                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        576.490028                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  60140548000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   6458660000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 126824437000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1138887120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            605329065                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          7729963920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2970404460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     15268272240.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      60701910030                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      23157281760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       111572048595                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        576.827350                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  59282847750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   6458660000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 127682137250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    193423645000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 193423645000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      9694407                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9694407                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      9694407                       # number of overall hits
system.cpu.icache.overall_hits::total         9694407                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          624                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            624                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          624                       # number of overall misses
system.cpu.icache.overall_misses::total           624                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     45053000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     45053000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     45053000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     45053000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      9695031                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9695031                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      9695031                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9695031                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000064                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000064                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000064                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000064                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 72200.320513                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 72200.320513                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 72200.320513                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 72200.320513                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          253                       # number of writebacks
system.cpu.icache.writebacks::total               253                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          624                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          624                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          624                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          624                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     44429000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     44429000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     44429000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     44429000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000064                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000064                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000064                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000064                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 71200.320513                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 71200.320513                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 71200.320513                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 71200.320513                       # average overall mshr miss latency
system.cpu.icache.replacements                    253                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      9694407                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9694407                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          624                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           624                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     45053000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     45053000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      9695031                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9695031                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000064                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000064                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 72200.320513                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 72200.320513                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          624                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          624                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     44429000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     44429000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000064                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000064                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 71200.320513                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 71200.320513                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 193423645000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           320.340343                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9695031                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               624                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          15536.908654                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   320.340343                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.625665                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.625665                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          371                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          363                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.724609                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          19390686                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         19390686                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 193423645000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 193423645000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 193423645000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     58162194                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         58162194                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     58162702                       # number of overall hits
system.cpu.dcache.overall_hits::total        58162702                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      2926271                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2926271                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      2934182                       # number of overall misses
system.cpu.dcache.overall_misses::total       2934182                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 208951612488                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 208951612488                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 208951612488                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 208951612488                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     61088465                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     61088465                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     61096884                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     61096884                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.047902                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.047902                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.048025                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.048025                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 71405.420922                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 71405.420922                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 71212.901070                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 71212.901070                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       199375                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3257                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    61.214308                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1465794                       # number of writebacks
system.cpu.dcache.writebacks::total           1465794                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       468825                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       468825                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       468825                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       468825                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      2457446                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2457446                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2465352                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2465352                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 181036674000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 181036674000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 181645553499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 181645553499                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.040228                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.040228                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.040352                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.040352                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73668.627510                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73668.627510                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73679.358363                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73679.358363                       # average overall mshr miss latency
system.cpu.dcache.replacements                2464328                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     43253746                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        43253746                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1216352                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1216352                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  85263274500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  85263274500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     44470098                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     44470098                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.027352                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.027352                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 70097.533033                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 70097.533033                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           10                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      1216342                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1216342                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  84045838000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  84045838000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.027352                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.027352                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 69097.209502                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 69097.209502                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14908448                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14908448                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      1709919                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1709919                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 123688337988                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 123688337988                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     16618367                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     16618367                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.102893                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.102893                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72335.787829                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72335.787829                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       468815                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       468815                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1241104                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1241104                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  96990836000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  96990836000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.074683                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.074683                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 78148.838454                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 78148.838454                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          508                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           508                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7911                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7911                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.939660                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.939660                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7906                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7906                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    608879499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    608879499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.939066                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.939066                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 77014.862004                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 77014.862004                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           44                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           44                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           44                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           44                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           44                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           44                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           44                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           44                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 193423645000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           981.163526                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            60628142                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2465352                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             24.592083                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   981.163526                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.958168                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.958168                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          139                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          586                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          298                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         124659296                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        124659296                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 193423645000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 193423645000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
