Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Dec 20 12:44:38 2024
| Host         : Saraa running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    3           
TIMING-18  Warning           Missing input or output delay  13          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6)
5. checking no_input_delay (3)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3)
------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: FrecDiv/clk_temp_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6)
------------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.880        0.000                      0                  643        0.111        0.000                      0                  643        4.020        0.000                       0                   291  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.880        0.000                      0                  643        0.111        0.000                      0                  643        4.020        0.000                       0                   291  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.880ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.880ns  (required time - arrival time)
  Source:                 Accelerometer/RESET_INT_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accelerometer/ADXL_Control/ACCEL_X_SUM_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.544ns  (logic 0.580ns (12.763%)  route 3.964ns (87.237%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.626     5.228    Accelerometer/SYSCLK_IBUF_BUFG
    SLICE_X33Y100        FDSE                                         r  Accelerometer/RESET_INT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDSE (Prop_fdse_C_Q)         0.456     5.684 r  Accelerometer/RESET_INT_reg/Q
                         net (fo=60, routed)          2.046     7.730    Accelerometer/ADXL_Control/ACCEL_X_reg[0]_0
    SLICE_X14Y84         LUT2 (Prop_lut2_I0_O)        0.124     7.854 r  Accelerometer/ADXL_Control/ACCEL_Z_SUM[0]_i_1/O
                         net (fo=48, routed)          1.919     9.773    Accelerometer/ADXL_Control/ACCEL_X_SUM0
    SLICE_X32Y84         FDRE                                         r  Accelerometer/ADXL_Control/ACCEL_X_SUM_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000    10.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.514    14.937    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X32Y84         FDRE                                         r  Accelerometer/ADXL_Control/ACCEL_X_SUM_reg[0]/C
                         clock pessimism              0.180    15.117    
                         clock uncertainty           -0.035    15.081    
    SLICE_X32Y84         FDRE (Setup_fdre_C_R)       -0.429    14.652    Accelerometer/ADXL_Control/ACCEL_X_SUM_reg[0]
  -------------------------------------------------------------------
                         required time                         14.652    
                         arrival time                          -9.773    
  -------------------------------------------------------------------
                         slack                                  4.880    

Slack (MET) :             4.880ns  (required time - arrival time)
  Source:                 Accelerometer/RESET_INT_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accelerometer/ADXL_Control/ACCEL_X_SUM_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.544ns  (logic 0.580ns (12.763%)  route 3.964ns (87.237%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.626     5.228    Accelerometer/SYSCLK_IBUF_BUFG
    SLICE_X33Y100        FDSE                                         r  Accelerometer/RESET_INT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDSE (Prop_fdse_C_Q)         0.456     5.684 r  Accelerometer/RESET_INT_reg/Q
                         net (fo=60, routed)          2.046     7.730    Accelerometer/ADXL_Control/ACCEL_X_reg[0]_0
    SLICE_X14Y84         LUT2 (Prop_lut2_I0_O)        0.124     7.854 r  Accelerometer/ADXL_Control/ACCEL_Z_SUM[0]_i_1/O
                         net (fo=48, routed)          1.919     9.773    Accelerometer/ADXL_Control/ACCEL_X_SUM0
    SLICE_X32Y84         FDRE                                         r  Accelerometer/ADXL_Control/ACCEL_X_SUM_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000    10.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.514    14.937    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X32Y84         FDRE                                         r  Accelerometer/ADXL_Control/ACCEL_X_SUM_reg[1]/C
                         clock pessimism              0.180    15.117    
                         clock uncertainty           -0.035    15.081    
    SLICE_X32Y84         FDRE (Setup_fdre_C_R)       -0.429    14.652    Accelerometer/ADXL_Control/ACCEL_X_SUM_reg[1]
  -------------------------------------------------------------------
                         required time                         14.652    
                         arrival time                          -9.773    
  -------------------------------------------------------------------
                         slack                                  4.880    

Slack (MET) :             4.880ns  (required time - arrival time)
  Source:                 Accelerometer/RESET_INT_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accelerometer/ADXL_Control/ACCEL_X_SUM_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.544ns  (logic 0.580ns (12.763%)  route 3.964ns (87.237%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.626     5.228    Accelerometer/SYSCLK_IBUF_BUFG
    SLICE_X33Y100        FDSE                                         r  Accelerometer/RESET_INT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDSE (Prop_fdse_C_Q)         0.456     5.684 r  Accelerometer/RESET_INT_reg/Q
                         net (fo=60, routed)          2.046     7.730    Accelerometer/ADXL_Control/ACCEL_X_reg[0]_0
    SLICE_X14Y84         LUT2 (Prop_lut2_I0_O)        0.124     7.854 r  Accelerometer/ADXL_Control/ACCEL_Z_SUM[0]_i_1/O
                         net (fo=48, routed)          1.919     9.773    Accelerometer/ADXL_Control/ACCEL_X_SUM0
    SLICE_X32Y84         FDRE                                         r  Accelerometer/ADXL_Control/ACCEL_X_SUM_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000    10.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.514    14.937    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X32Y84         FDRE                                         r  Accelerometer/ADXL_Control/ACCEL_X_SUM_reg[2]/C
                         clock pessimism              0.180    15.117    
                         clock uncertainty           -0.035    15.081    
    SLICE_X32Y84         FDRE (Setup_fdre_C_R)       -0.429    14.652    Accelerometer/ADXL_Control/ACCEL_X_SUM_reg[2]
  -------------------------------------------------------------------
                         required time                         14.652    
                         arrival time                          -9.773    
  -------------------------------------------------------------------
                         slack                                  4.880    

Slack (MET) :             4.880ns  (required time - arrival time)
  Source:                 Accelerometer/RESET_INT_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accelerometer/ADXL_Control/ACCEL_X_SUM_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.544ns  (logic 0.580ns (12.763%)  route 3.964ns (87.237%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.626     5.228    Accelerometer/SYSCLK_IBUF_BUFG
    SLICE_X33Y100        FDSE                                         r  Accelerometer/RESET_INT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDSE (Prop_fdse_C_Q)         0.456     5.684 r  Accelerometer/RESET_INT_reg/Q
                         net (fo=60, routed)          2.046     7.730    Accelerometer/ADXL_Control/ACCEL_X_reg[0]_0
    SLICE_X14Y84         LUT2 (Prop_lut2_I0_O)        0.124     7.854 r  Accelerometer/ADXL_Control/ACCEL_Z_SUM[0]_i_1/O
                         net (fo=48, routed)          1.919     9.773    Accelerometer/ADXL_Control/ACCEL_X_SUM0
    SLICE_X32Y84         FDRE                                         r  Accelerometer/ADXL_Control/ACCEL_X_SUM_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000    10.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.514    14.937    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X32Y84         FDRE                                         r  Accelerometer/ADXL_Control/ACCEL_X_SUM_reg[3]/C
                         clock pessimism              0.180    15.117    
                         clock uncertainty           -0.035    15.081    
    SLICE_X32Y84         FDRE (Setup_fdre_C_R)       -0.429    14.652    Accelerometer/ADXL_Control/ACCEL_X_SUM_reg[3]
  -------------------------------------------------------------------
                         required time                         14.652    
                         arrival time                          -9.773    
  -------------------------------------------------------------------
                         slack                                  4.880    

Slack (MET) :             4.884ns  (required time - arrival time)
  Source:                 Accelerometer/RESET_INT_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accelerometer/ADXL_Control/ACCEL_Y_SUM_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.540ns  (logic 0.580ns (12.775%)  route 3.960ns (87.225%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.626     5.228    Accelerometer/SYSCLK_IBUF_BUFG
    SLICE_X33Y100        FDSE                                         r  Accelerometer/RESET_INT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDSE (Prop_fdse_C_Q)         0.456     5.684 r  Accelerometer/RESET_INT_reg/Q
                         net (fo=60, routed)          2.046     7.730    Accelerometer/ADXL_Control/ACCEL_X_reg[0]_0
    SLICE_X14Y84         LUT2 (Prop_lut2_I0_O)        0.124     7.854 r  Accelerometer/ADXL_Control/ACCEL_Z_SUM[0]_i_1/O
                         net (fo=48, routed)          1.914     9.768    Accelerometer/ADXL_Control/ACCEL_X_SUM0
    SLICE_X33Y84         FDRE                                         r  Accelerometer/ADXL_Control/ACCEL_Y_SUM_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000    10.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.514    14.937    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X33Y84         FDRE                                         r  Accelerometer/ADXL_Control/ACCEL_Y_SUM_reg[0]/C
                         clock pessimism              0.180    15.117    
                         clock uncertainty           -0.035    15.081    
    SLICE_X33Y84         FDRE (Setup_fdre_C_R)       -0.429    14.652    Accelerometer/ADXL_Control/ACCEL_Y_SUM_reg[0]
  -------------------------------------------------------------------
                         required time                         14.652    
                         arrival time                          -9.768    
  -------------------------------------------------------------------
                         slack                                  4.884    

Slack (MET) :             4.884ns  (required time - arrival time)
  Source:                 Accelerometer/RESET_INT_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accelerometer/ADXL_Control/ACCEL_Y_SUM_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.540ns  (logic 0.580ns (12.775%)  route 3.960ns (87.225%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.626     5.228    Accelerometer/SYSCLK_IBUF_BUFG
    SLICE_X33Y100        FDSE                                         r  Accelerometer/RESET_INT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDSE (Prop_fdse_C_Q)         0.456     5.684 r  Accelerometer/RESET_INT_reg/Q
                         net (fo=60, routed)          2.046     7.730    Accelerometer/ADXL_Control/ACCEL_X_reg[0]_0
    SLICE_X14Y84         LUT2 (Prop_lut2_I0_O)        0.124     7.854 r  Accelerometer/ADXL_Control/ACCEL_Z_SUM[0]_i_1/O
                         net (fo=48, routed)          1.914     9.768    Accelerometer/ADXL_Control/ACCEL_X_SUM0
    SLICE_X33Y84         FDRE                                         r  Accelerometer/ADXL_Control/ACCEL_Y_SUM_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000    10.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.514    14.937    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X33Y84         FDRE                                         r  Accelerometer/ADXL_Control/ACCEL_Y_SUM_reg[1]/C
                         clock pessimism              0.180    15.117    
                         clock uncertainty           -0.035    15.081    
    SLICE_X33Y84         FDRE (Setup_fdre_C_R)       -0.429    14.652    Accelerometer/ADXL_Control/ACCEL_Y_SUM_reg[1]
  -------------------------------------------------------------------
                         required time                         14.652    
                         arrival time                          -9.768    
  -------------------------------------------------------------------
                         slack                                  4.884    

Slack (MET) :             4.884ns  (required time - arrival time)
  Source:                 Accelerometer/RESET_INT_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accelerometer/ADXL_Control/ACCEL_Y_SUM_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.540ns  (logic 0.580ns (12.775%)  route 3.960ns (87.225%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.626     5.228    Accelerometer/SYSCLK_IBUF_BUFG
    SLICE_X33Y100        FDSE                                         r  Accelerometer/RESET_INT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDSE (Prop_fdse_C_Q)         0.456     5.684 r  Accelerometer/RESET_INT_reg/Q
                         net (fo=60, routed)          2.046     7.730    Accelerometer/ADXL_Control/ACCEL_X_reg[0]_0
    SLICE_X14Y84         LUT2 (Prop_lut2_I0_O)        0.124     7.854 r  Accelerometer/ADXL_Control/ACCEL_Z_SUM[0]_i_1/O
                         net (fo=48, routed)          1.914     9.768    Accelerometer/ADXL_Control/ACCEL_X_SUM0
    SLICE_X33Y84         FDRE                                         r  Accelerometer/ADXL_Control/ACCEL_Y_SUM_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000    10.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.514    14.937    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X33Y84         FDRE                                         r  Accelerometer/ADXL_Control/ACCEL_Y_SUM_reg[2]/C
                         clock pessimism              0.180    15.117    
                         clock uncertainty           -0.035    15.081    
    SLICE_X33Y84         FDRE (Setup_fdre_C_R)       -0.429    14.652    Accelerometer/ADXL_Control/ACCEL_Y_SUM_reg[2]
  -------------------------------------------------------------------
                         required time                         14.652    
                         arrival time                          -9.768    
  -------------------------------------------------------------------
                         slack                                  4.884    

Slack (MET) :             4.884ns  (required time - arrival time)
  Source:                 Accelerometer/RESET_INT_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accelerometer/ADXL_Control/ACCEL_Y_SUM_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.540ns  (logic 0.580ns (12.775%)  route 3.960ns (87.225%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.626     5.228    Accelerometer/SYSCLK_IBUF_BUFG
    SLICE_X33Y100        FDSE                                         r  Accelerometer/RESET_INT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDSE (Prop_fdse_C_Q)         0.456     5.684 r  Accelerometer/RESET_INT_reg/Q
                         net (fo=60, routed)          2.046     7.730    Accelerometer/ADXL_Control/ACCEL_X_reg[0]_0
    SLICE_X14Y84         LUT2 (Prop_lut2_I0_O)        0.124     7.854 r  Accelerometer/ADXL_Control/ACCEL_Z_SUM[0]_i_1/O
                         net (fo=48, routed)          1.914     9.768    Accelerometer/ADXL_Control/ACCEL_X_SUM0
    SLICE_X33Y84         FDRE                                         r  Accelerometer/ADXL_Control/ACCEL_Y_SUM_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000    10.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.514    14.937    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X33Y84         FDRE                                         r  Accelerometer/ADXL_Control/ACCEL_Y_SUM_reg[3]/C
                         clock pessimism              0.180    15.117    
                         clock uncertainty           -0.035    15.081    
    SLICE_X33Y84         FDRE (Setup_fdre_C_R)       -0.429    14.652    Accelerometer/ADXL_Control/ACCEL_Y_SUM_reg[3]
  -------------------------------------------------------------------
                         required time                         14.652    
                         arrival time                          -9.768    
  -------------------------------------------------------------------
                         slack                                  4.884    

Slack (MET) :             4.917ns  (required time - arrival time)
  Source:                 Accelerometer/RESET_INT_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accelerometer/ADXL_Control/ACCEL_Z_SUM_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.508ns  (logic 0.580ns (12.867%)  route 3.928ns (87.133%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.626     5.228    Accelerometer/SYSCLK_IBUF_BUFG
    SLICE_X33Y100        FDSE                                         r  Accelerometer/RESET_INT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDSE (Prop_fdse_C_Q)         0.456     5.684 r  Accelerometer/RESET_INT_reg/Q
                         net (fo=60, routed)          2.046     7.730    Accelerometer/ADXL_Control/ACCEL_X_reg[0]_0
    SLICE_X14Y84         LUT2 (Prop_lut2_I0_O)        0.124     7.854 r  Accelerometer/ADXL_Control/ACCEL_Z_SUM[0]_i_1/O
                         net (fo=48, routed)          1.882     9.736    Accelerometer/ADXL_Control/ACCEL_X_SUM0
    SLICE_X31Y86         FDRE                                         r  Accelerometer/ADXL_Control/ACCEL_Z_SUM_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000    10.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.515    14.938    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X31Y86         FDRE                                         r  Accelerometer/ADXL_Control/ACCEL_Z_SUM_reg[4]/C
                         clock pessimism              0.180    15.118    
                         clock uncertainty           -0.035    15.082    
    SLICE_X31Y86         FDRE (Setup_fdre_C_R)       -0.429    14.653    Accelerometer/ADXL_Control/ACCEL_Z_SUM_reg[4]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                          -9.736    
  -------------------------------------------------------------------
                         slack                                  4.917    

Slack (MET) :             4.917ns  (required time - arrival time)
  Source:                 Accelerometer/RESET_INT_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accelerometer/ADXL_Control/ACCEL_Z_SUM_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.508ns  (logic 0.580ns (12.867%)  route 3.928ns (87.133%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.626     5.228    Accelerometer/SYSCLK_IBUF_BUFG
    SLICE_X33Y100        FDSE                                         r  Accelerometer/RESET_INT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDSE (Prop_fdse_C_Q)         0.456     5.684 r  Accelerometer/RESET_INT_reg/Q
                         net (fo=60, routed)          2.046     7.730    Accelerometer/ADXL_Control/ACCEL_X_reg[0]_0
    SLICE_X14Y84         LUT2 (Prop_lut2_I0_O)        0.124     7.854 r  Accelerometer/ADXL_Control/ACCEL_Z_SUM[0]_i_1/O
                         net (fo=48, routed)          1.882     9.736    Accelerometer/ADXL_Control/ACCEL_X_SUM0
    SLICE_X31Y86         FDRE                                         r  Accelerometer/ADXL_Control/ACCEL_Z_SUM_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000    10.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.515    14.938    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X31Y86         FDRE                                         r  Accelerometer/ADXL_Control/ACCEL_Z_SUM_reg[5]/C
                         clock pessimism              0.180    15.118    
                         clock uncertainty           -0.035    15.082    
    SLICE_X31Y86         FDRE (Setup_fdre_C_R)       -0.429    14.653    Accelerometer/ADXL_Control/ACCEL_Z_SUM_reg[5]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                          -9.736    
  -------------------------------------------------------------------
                         slack                                  4.917    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 Accelerometer/cnt_acc_reset_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accelerometer/RESET_INT_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.186ns (39.827%)  route 0.281ns (60.173%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.572     1.491    Accelerometer/SYSCLK_IBUF_BUFG
    SLICE_X32Y99         FDRE                                         r  Accelerometer/cnt_acc_reset_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDRE (Prop_fdre_C_Q)         0.141     1.632 f  Accelerometer/cnt_acc_reset_reg[10]/Q
                         net (fo=3, routed)           0.281     1.913    Accelerometer/cnt_acc_reset[10]
    SLICE_X33Y100        LUT5 (Prop_lut5_I1_O)        0.045     1.958 r  Accelerometer/RESET_INT_i_1/O
                         net (fo=1, routed)           0.000     1.958    Accelerometer/RESET_INT
    SLICE_X33Y100        FDSE                                         r  Accelerometer/RESET_INT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.837     2.002    Accelerometer/SYSCLK_IBUF_BUFG
    SLICE_X33Y100        FDSE                                         r  Accelerometer/RESET_INT_reg/C
                         clock pessimism             -0.245     1.756    
    SLICE_X33Y100        FDSE (Hold_fdse_C_D)         0.091     1.847    Accelerometer/RESET_INT_reg
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 Accelerometer/ADXL_Control/SPI_Interface/Dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accelerometer/ADXL_Control/Data_Reg_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.573     1.492    Accelerometer/ADXL_Control/SPI_Interface/SYSCLK_IBUF_BUFG
    SLICE_X15Y88         FDRE                                         r  Accelerometer/ADXL_Control/SPI_Interface/Dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y88         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  Accelerometer/ADXL_Control/SPI_Interface/Dout_reg[0]/Q
                         net (fo=1, routed)           0.110     1.743    Accelerometer/ADXL_Control/Dout[0]
    SLICE_X15Y87         FDRE                                         r  Accelerometer/ADXL_Control/Data_Reg_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.842     2.007    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X15Y87         FDRE                                         r  Accelerometer/ADXL_Control/Data_Reg_reg[0][0]/C
                         clock pessimism             -0.500     1.506    
    SLICE_X15Y87         FDRE (Hold_fdre_C_D)         0.070     1.576    Accelerometer/ADXL_Control/Data_Reg_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 Accelerometer/ADXL_Control/ACCEL_Y_SUM_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accelerometer/ADXL_Control/ACCEL_Y_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.549%)  route 0.149ns (51.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.568     1.487    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X33Y87         FDRE                                         r  Accelerometer/ADXL_Control/ACCEL_Y_SUM_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y87         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  Accelerometer/ADXL_Control/ACCEL_Y_SUM_reg[12]/Q
                         net (fo=2, routed)           0.149     1.778    Accelerometer/ADXL_Control/ACCEL_Y_SUM_reg[12]
    SLICE_X34Y87         FDRE                                         r  Accelerometer/ADXL_Control/ACCEL_Y_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.837     2.002    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X34Y87         FDRE                                         r  Accelerometer/ADXL_Control/ACCEL_Y_reg[8]/C
                         clock pessimism             -0.479     1.522    
    SLICE_X34Y87         FDRE (Hold_fdre_C_D)         0.083     1.605    Accelerometer/ADXL_Control/ACCEL_Y_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 Accelerometer/ADXL_Control/D_Send_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accelerometer/ADXL_Control/SPI_Interface/MOSI_REG_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.905%)  route 0.147ns (44.095%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.571     1.490    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X11Y85         FDRE                                         r  Accelerometer/ADXL_Control/D_Send_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  Accelerometer/ADXL_Control/D_Send_reg[0]/Q
                         net (fo=1, routed)           0.147     1.778    Accelerometer/ADXL_Control/SPI_Interface/Q[0]
    SLICE_X8Y85          LUT2 (Prop_lut2_I0_O)        0.045     1.823 r  Accelerometer/ADXL_Control/SPI_Interface/MOSI_REG[0]_i_1/O
                         net (fo=1, routed)           0.000     1.823    Accelerometer/ADXL_Control/SPI_Interface/MOSI_REG[0]_i_1_n_0
    SLICE_X8Y85          FDRE                                         r  Accelerometer/ADXL_Control/SPI_Interface/MOSI_REG_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.841     2.006    Accelerometer/ADXL_Control/SPI_Interface/SYSCLK_IBUF_BUFG
    SLICE_X8Y85          FDRE                                         r  Accelerometer/ADXL_Control/SPI_Interface/MOSI_REG_reg[0]/C
                         clock pessimism             -0.479     1.526    
    SLICE_X8Y85          FDRE (Hold_fdre_C_D)         0.120     1.646    Accelerometer/ADXL_Control/SPI_Interface/MOSI_REG_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 Accelerometer/ADXL_Control/ACCEL_X_SUM_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accelerometer/ADXL_Control/ACCEL_X_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.220%)  route 0.124ns (46.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.568     1.487    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X32Y87         FDRE                                         r  Accelerometer/ADXL_Control/ACCEL_X_SUM_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y87         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  Accelerometer/ADXL_Control/ACCEL_X_SUM_reg[15]/Q
                         net (fo=2, routed)           0.124     1.752    Accelerometer/ADXL_Control/ACCEL_X_SUM_reg[15]
    SLICE_X33Y88         FDRE                                         r  Accelerometer/ADXL_Control/ACCEL_X_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.840     2.005    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X33Y88         FDRE                                         r  Accelerometer/ADXL_Control/ACCEL_X_reg[11]/C
                         clock pessimism             -0.500     1.504    
    SLICE_X33Y88         FDRE (Hold_fdre_C_D)         0.066     1.570    Accelerometer/ADXL_Control/ACCEL_X_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 Accelerometer/ADXL_Control/Cmd_Reg_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accelerometer/ADXL_Control/Cmd_Reg_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.550%)  route 0.083ns (28.450%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.571     1.490    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X12Y84         FDRE                                         r  Accelerometer/ADXL_Control/Cmd_Reg_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y84         FDRE (Prop_fdre_C_Q)         0.164     1.654 r  Accelerometer/ADXL_Control/Cmd_Reg_reg[0][2]/Q
                         net (fo=1, routed)           0.083     1.737    Accelerometer/ADXL_Control/Cmd_Reg_reg[0][2]
    SLICE_X13Y84         LUT6 (Prop_lut6_I4_O)        0.045     1.782 r  Accelerometer/ADXL_Control/Cmd_Reg[1][2]_i_1/O
                         net (fo=1, routed)           0.000     1.782    Accelerometer/ADXL_Control/Cmd_Reg[1][2]_i_1_n_0
    SLICE_X13Y84         FDRE                                         r  Accelerometer/ADXL_Control/Cmd_Reg_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.840     2.005    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X13Y84         FDRE                                         r  Accelerometer/ADXL_Control/Cmd_Reg_reg[1][2]/C
                         clock pessimism             -0.501     1.503    
    SLICE_X13Y84         FDRE (Hold_fdre_C_D)         0.092     1.595    Accelerometer/ADXL_Control/Cmd_Reg_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 Accelerometer/ADXL_Control/Data_Reg_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accelerometer/ADXL_Control/Data_Reg_reg[5][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.164ns (63.492%)  route 0.094ns (36.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.566     1.485    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X34Y86         FDRE                                         r  Accelerometer/ADXL_Control/Data_Reg_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y86         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  Accelerometer/ADXL_Control/Data_Reg_reg[4][0]/Q
                         net (fo=3, routed)           0.094     1.744    Accelerometer/ADXL_Control/Data_Reg_reg[4][0]
    SLICE_X35Y86         FDRE                                         r  Accelerometer/ADXL_Control/Data_Reg_reg[5][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.836     2.001    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X35Y86         FDRE                                         r  Accelerometer/ADXL_Control/Data_Reg_reg[5][0]/C
                         clock pessimism             -0.502     1.498    
    SLICE_X35Y86         FDRE (Hold_fdre_C_D)         0.057     1.555    Accelerometer/ADXL_Control/Data_Reg_reg[5][0]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 Accelerometer/cnt_acc_reset_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accelerometer/cnt_acc_reset_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.186ns (33.756%)  route 0.365ns (66.244%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.572     1.491    Accelerometer/SYSCLK_IBUF_BUFG
    SLICE_X32Y99         FDRE                                         r  Accelerometer/cnt_acc_reset_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDRE (Prop_fdre_C_Q)         0.141     1.632 f  Accelerometer/cnt_acc_reset_reg[10]/Q
                         net (fo=3, routed)           0.365     1.997    Accelerometer/cnt_acc_reset[10]
    SLICE_X33Y100        LUT6 (Prop_lut6_I1_O)        0.045     2.042 r  Accelerometer/cnt_acc_reset[0]_i_1/O
                         net (fo=1, routed)           0.000     2.042    Accelerometer/cnt_acc_reset_0[0]
    SLICE_X33Y100        FDRE                                         r  Accelerometer/cnt_acc_reset_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.837     2.002    Accelerometer/SYSCLK_IBUF_BUFG
    SLICE_X33Y100        FDRE                                         r  Accelerometer/cnt_acc_reset_reg[0]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X33Y100        FDRE (Hold_fdre_C_D)         0.092     1.848    Accelerometer/cnt_acc_reset_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 Accelerometer/ADXL_Control/Data_Reg_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accelerometer/ADXL_Control/Data_Reg_reg[7][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.066%)  route 0.130ns (47.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.567     1.486    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X31Y84         FDRE                                         r  Accelerometer/ADXL_Control/Data_Reg_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y84         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  Accelerometer/ADXL_Control/Data_Reg_reg[6][3]/Q
                         net (fo=3, routed)           0.130     1.757    Accelerometer/ADXL_Control/in[11]
    SLICE_X31Y84         FDRE                                         r  Accelerometer/ADXL_Control/Data_Reg_reg[7][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.836     2.001    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X31Y84         FDRE                                         r  Accelerometer/ADXL_Control/Data_Reg_reg[7][3]/C
                         clock pessimism             -0.514     1.486    
    SLICE_X31Y84         FDRE (Hold_fdre_C_D)         0.072     1.558    Accelerometer/ADXL_Control/Data_Reg_reg[7][3]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 Accelerometer/cnt_acc_reset_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Accelerometer/cnt_acc_reset_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.969%)  route 0.119ns (39.031%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.572     1.491    Accelerometer/SYSCLK_IBUF_BUFG
    SLICE_X33Y99         FDRE                                         r  Accelerometer/cnt_acc_reset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.141     1.632 r  Accelerometer/cnt_acc_reset_reg[7]/Q
                         net (fo=5, routed)           0.119     1.751    Accelerometer/cnt_acc_reset[7]
    SLICE_X32Y99         LUT6 (Prop_lut6_I4_O)        0.045     1.796 r  Accelerometer/cnt_acc_reset[10]_i_2/O
                         net (fo=1, routed)           0.000     1.796    Accelerometer/cnt_acc_reset_0[10]
    SLICE_X32Y99         FDRE                                         r  Accelerometer/cnt_acc_reset_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.843     2.008    Accelerometer/SYSCLK_IBUF_BUFG
    SLICE_X32Y99         FDRE                                         r  Accelerometer/cnt_acc_reset_reg[10]/C
                         clock pessimism             -0.503     1.504    
    SLICE_X32Y99         FDRE (Hold_fdre_C_D)         0.091     1.595    Accelerometer/cnt_acc_reset_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.201    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { SYSCLK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  SYSCLK_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C      n/a            1.000         10.000      9.000      SLICE_X33Y100   Accelerometer/RESET_INT_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X33Y100   Accelerometer/cnt_acc_reset_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X32Y99    Accelerometer/cnt_acc_reset_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X33Y101   Accelerometer/cnt_acc_reset_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X33Y101   Accelerometer/cnt_acc_reset_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X33Y101   Accelerometer/cnt_acc_reset_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X33Y101   Accelerometer/cnt_acc_reset_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X33Y101   Accelerometer/cnt_acc_reset_reg[5]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X32Y99    Accelerometer/cnt_acc_reset_reg[6]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y87    Accelerometer/ADXL_Control/Data_Reg_reg[1][1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y87    Accelerometer/ADXL_Control/Data_Reg_reg[1][1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y87    Accelerometer/ADXL_Control/Data_Reg_reg[1][2]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y87    Accelerometer/ADXL_Control/Data_Reg_reg[1][2]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y87    Accelerometer/ADXL_Control/Data_Reg_reg[1][3]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y87    Accelerometer/ADXL_Control/Data_Reg_reg[1][3]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y87    Accelerometer/ADXL_Control/Data_Reg_reg[1][4]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y87    Accelerometer/ADXL_Control/Data_Reg_reg[1][4]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y87    Accelerometer/ADXL_Control/Data_Reg_reg[1][5]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y87    Accelerometer/ADXL_Control/Data_Reg_reg[1][5]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y87    Accelerometer/ADXL_Control/Data_Reg_reg[1][1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y87    Accelerometer/ADXL_Control/Data_Reg_reg[1][1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y87    Accelerometer/ADXL_Control/Data_Reg_reg[1][2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y87    Accelerometer/ADXL_Control/Data_Reg_reg[1][2]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y87    Accelerometer/ADXL_Control/Data_Reg_reg[1][3]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y87    Accelerometer/ADXL_Control/Data_Reg_reg[1][3]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y87    Accelerometer/ADXL_Control/Data_Reg_reg[1][4]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y87    Accelerometer/ADXL_Control/Data_Reg_reg[1][4]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y87    Accelerometer/ADXL_Control/Data_Reg_reg[1][5]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y87    Accelerometer/ADXL_Control/Data_Reg_reg[1][5]_srl2/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RingCount/ring_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEGMENTS[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.952ns  (logic 4.821ns (37.223%)  route 8.131ns (62.777%))
  Logic Levels:           5  (FDCE=1 LUT6=2 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y128        FDCE                         0.000     0.000 r  RingCount/ring_counter_reg[0]/C
    SLICE_X46Y128        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  RingCount/ring_counter_reg[0]/Q
                         net (fo=22, routed)          0.985     1.503    fsm_inst/Q[0]
    SLICE_X50Y115        MUXF8 (Prop_muxf8_S_O)       0.283     1.786 r  fsm_inst/SEGMENTS_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           1.244     3.030    RingCount/SEGMENTS_OBUF[4]_inst_i_1_2
    SLICE_X46Y127        LUT6 (Prop_lut6_I0_O)        0.319     3.349 r  RingCount/SEGMENTS_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.863     4.212    RingCount/sel0[3]
    SLICE_X45Y127        LUT6 (Prop_lut6_I0_O)        0.124     4.336 r  RingCount/SEGMENTS_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           5.039     9.375    SEGMENTS_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.577    12.952 r  SEGMENTS_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.952    SEGMENTS[6]
    T10                                                               r  SEGMENTS[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RingCount/ring_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEGMENTS[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.692ns  (logic 4.799ns (37.815%)  route 7.893ns (62.185%))
  Logic Levels:           5  (FDCE=1 LUT6=2 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y128        FDCE                         0.000     0.000 r  RingCount/ring_counter_reg[0]/C
    SLICE_X46Y128        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  RingCount/ring_counter_reg[0]/Q
                         net (fo=22, routed)          0.985     1.503    fsm_inst/Q[0]
    SLICE_X50Y115        MUXF8 (Prop_muxf8_S_O)       0.283     1.786 r  fsm_inst/SEGMENTS_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           1.244     3.030    RingCount/SEGMENTS_OBUF[4]_inst_i_1_2
    SLICE_X46Y127        LUT6 (Prop_lut6_I0_O)        0.319     3.349 r  RingCount/SEGMENTS_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.612     3.962    RingCount/sel0[3]
    SLICE_X45Y127        LUT6 (Prop_lut6_I0_O)        0.124     4.086 r  RingCount/SEGMENTS_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           5.051     9.137    SEGMENTS_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.555    12.692 r  SEGMENTS_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.692    SEGMENTS[5]
    R10                                                               r  SEGMENTS[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RingCount/ring_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEGMENTS[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.603ns  (logic 4.805ns (38.124%)  route 7.798ns (61.876%))
  Logic Levels:           5  (FDCE=1 LUT6=2 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y128        FDCE                         0.000     0.000 r  RingCount/ring_counter_reg[0]/C
    SLICE_X46Y128        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  RingCount/ring_counter_reg[0]/Q
                         net (fo=22, routed)          0.985     1.503    fsm_inst/Q[0]
    SLICE_X50Y115        MUXF8 (Prop_muxf8_S_O)       0.283     1.786 r  fsm_inst/SEGMENTS_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           1.244     3.030    RingCount/SEGMENTS_OBUF[4]_inst_i_1_2
    SLICE_X46Y127        LUT6 (Prop_lut6_I0_O)        0.319     3.349 r  RingCount/SEGMENTS_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.827     4.176    RingCount/sel0[3]
    SLICE_X46Y126        LUT6 (Prop_lut6_I0_O)        0.124     4.300 r  RingCount/SEGMENTS_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.742     9.042    SEGMENTS_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561    12.603 r  SEGMENTS_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.603    SEGMENTS[1]
    T11                                                               r  SEGMENTS[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RingCount/ring_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEGMENTS[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.138ns  (logic 4.652ns (38.323%)  route 7.486ns (61.677%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y128        FDCE                         0.000     0.000 r  RingCount/ring_counter_reg[0]/C
    SLICE_X46Y128        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  RingCount/ring_counter_reg[0]/Q
                         net (fo=22, routed)          1.159     1.677    RingCount/Q[0]
    SLICE_X46Y117        LUT4 (Prop_lut4_I0_O)        0.148     1.825 r  RingCount/SEGMENTS_OBUF[6]_inst_i_9/O
                         net (fo=3, routed)           1.215     3.041    RingCount/SEGMENTS_OBUF[6]_inst_i_9_n_0
    SLICE_X46Y126        LUT5 (Prop_lut5_I4_O)        0.328     3.369 r  RingCount/SEGMENTS_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.880     4.249    RingCount/sel0[2]
    SLICE_X46Y126        LUT6 (Prop_lut6_I2_O)        0.124     4.373 r  RingCount/SEGMENTS_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.231     8.604    SEGMENTS_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534    12.138 r  SEGMENTS_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.138    SEGMENTS[2]
    P15                                                               r  SEGMENTS[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RingCount/ring_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEGMENTS[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.285ns  (logic 4.655ns (41.251%)  route 6.630ns (58.749%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y128        FDCE                         0.000     0.000 r  RingCount/ring_counter_reg[0]/C
    SLICE_X46Y128        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  RingCount/ring_counter_reg[0]/Q
                         net (fo=22, routed)          1.159     1.677    RingCount/Q[0]
    SLICE_X46Y117        LUT4 (Prop_lut4_I0_O)        0.148     1.825 r  RingCount/SEGMENTS_OBUF[6]_inst_i_9/O
                         net (fo=3, routed)           1.215     3.041    RingCount/SEGMENTS_OBUF[6]_inst_i_9_n_0
    SLICE_X46Y126        LUT5 (Prop_lut5_I4_O)        0.328     3.369 r  RingCount/SEGMENTS_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.698     4.067    RingCount/sel0[2]
    SLICE_X44Y127        LUT6 (Prop_lut6_I4_O)        0.124     4.191 r  RingCount/SEGMENTS_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.557     7.748    SEGMENTS_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.537    11.285 r  SEGMENTS_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.285    SEGMENTS[0]
    L18                                                               r  SEGMENTS[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RingCount/ring_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEGMENTS[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.006ns  (logic 4.611ns (41.895%)  route 6.395ns (58.105%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y128        FDCE                         0.000     0.000 r  RingCount/ring_counter_reg[0]/C
    SLICE_X46Y128        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  RingCount/ring_counter_reg[0]/Q
                         net (fo=22, routed)          1.159     1.677    RingCount/Q[0]
    SLICE_X46Y117        LUT4 (Prop_lut4_I0_O)        0.148     1.825 r  RingCount/SEGMENTS_OBUF[6]_inst_i_9/O
                         net (fo=3, routed)           1.215     3.041    RingCount/SEGMENTS_OBUF[6]_inst_i_9_n_0
    SLICE_X46Y126        LUT5 (Prop_lut5_I4_O)        0.328     3.369 r  RingCount/SEGMENTS_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.690     4.059    RingCount/sel0[2]
    SLICE_X45Y127        LUT6 (Prop_lut6_I5_O)        0.124     4.183 r  RingCount/SEGMENTS_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.330     7.513    SEGMENTS_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.493    11.006 r  SEGMENTS_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.006    SEGMENTS[4]
    K16                                                               r  SEGMENTS[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RingCount/ring_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEGMENTS[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.658ns  (logic 4.668ns (43.801%)  route 5.990ns (56.199%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y128        FDCE                         0.000     0.000 r  RingCount/ring_counter_reg[0]/C
    SLICE_X46Y128        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  RingCount/ring_counter_reg[0]/Q
                         net (fo=22, routed)          1.159     1.677    RingCount/Q[0]
    SLICE_X46Y117        LUT4 (Prop_lut4_I0_O)        0.148     1.825 r  RingCount/SEGMENTS_OBUF[6]_inst_i_9/O
                         net (fo=3, routed)           1.215     3.041    RingCount/SEGMENTS_OBUF[6]_inst_i_9_n_0
    SLICE_X46Y126        LUT5 (Prop_lut5_I4_O)        0.328     3.369 r  RingCount/SEGMENTS_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.685     4.054    RingCount/sel0[2]
    SLICE_X45Y127        LUT6 (Prop_lut6_I1_O)        0.124     4.178 r  RingCount/SEGMENTS_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.929     7.108    SEGMENTS_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    10.658 r  SEGMENTS_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.658    SEGMENTS[3]
    K13                                                               r  SEGMENTS[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RingCount/ring_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.536ns  (logic 4.459ns (42.324%)  route 6.077ns (57.676%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y128        FDCE                         0.000     0.000 r  RingCount/ring_counter_reg[0]/C
    SLICE_X46Y128        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  RingCount/ring_counter_reg[0]/Q
                         net (fo=22, routed)          1.531     2.049    RingCount/Q[0]
    SLICE_X46Y116        LUT3 (Prop_lut3_I2_O)        0.157     2.206 r  RingCount/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           4.546     6.752    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.784    10.536 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000    10.536    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RingCount/ring_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.298ns  (logic 4.216ns (40.943%)  route 6.082ns (59.057%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y128        FDCE                         0.000     0.000 r  RingCount/ring_counter_reg[0]/C
    SLICE_X46Y128        FDCE (Prop_fdce_C_Q)         0.518     0.518 f  RingCount/ring_counter_reg[0]/Q
                         net (fo=22, routed)          1.532     2.050    RingCount/Q[0]
    SLICE_X46Y116        LUT3 (Prop_lut3_I1_O)        0.124     2.174 r  RingCount/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.549     6.724    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    10.298 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.298    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RingCount/ring_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.780ns  (logic 4.430ns (45.294%)  route 5.350ns (54.706%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y128        FDCE                         0.000     0.000 r  RingCount/ring_counter_reg[0]/C
    SLICE_X46Y128        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  RingCount/ring_counter_reg[0]/Q
                         net (fo=22, routed)          1.517     2.035    RingCount/Q[0]
    SLICE_X46Y116        LUT3 (Prop_lut3_I1_O)        0.153     2.188 r  RingCount/AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.833     6.021    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         3.759     9.780 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.780    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RingCount/ring_counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RingCount/ring_counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.405ns  (logic 0.207ns (51.051%)  route 0.198ns (48.949%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y127        FDCE                         0.000     0.000 r  RingCount/ring_counter_reg[1]/C
    SLICE_X46Y127        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  RingCount/ring_counter_reg[1]/Q
                         net (fo=15, routed)          0.198     0.362    RingCount/ring_counter[1]
    SLICE_X46Y127        LUT3 (Prop_lut3_I0_O)        0.043     0.405 r  RingCount/ring_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.405    RingCount/ring_counter[2]_i_1_n_0
    SLICE_X46Y127        FDCE                                         r  RingCount/ring_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RingCount/ring_counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RingCount/ring_counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.407ns  (logic 0.209ns (51.291%)  route 0.198ns (48.709%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y127        FDCE                         0.000     0.000 r  RingCount/ring_counter_reg[1]/C
    SLICE_X46Y127        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  RingCount/ring_counter_reg[1]/Q
                         net (fo=15, routed)          0.198     0.362    RingCount/ring_counter[1]
    SLICE_X46Y127        LUT2 (Prop_lut2_I0_O)        0.045     0.407 r  RingCount/ring_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.407    RingCount/ring_counter[1]_i_1_n_0
    SLICE_X46Y127        FDCE                                         r  RingCount/ring_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RingCount/ring_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RingCount/ring_counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.411ns  (logic 0.209ns (50.876%)  route 0.202ns (49.124%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y128        FDCE                         0.000     0.000 r  RingCount/ring_counter_reg[0]/C
    SLICE_X46Y128        FDCE (Prop_fdce_C_Q)         0.164     0.164 f  RingCount/ring_counter_reg[0]/Q
                         net (fo=22, routed)          0.202     0.366    RingCount/Q[0]
    SLICE_X46Y128        LUT1 (Prop_lut1_I0_O)        0.045     0.411 r  RingCount/ring_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.411    RingCount/ring_counter[0]_i_1_n_0
    SLICE_X46Y128        FDCE                                         r  RingCount/ring_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            RingCount/ring_counter_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.706ns  (logic 0.320ns (18.735%)  route 1.386ns (81.265%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESET_IBUF_inst/O
                         net (fo=2, routed)           1.012     1.287    FrecDiv/RESET_IBUF
    SLICE_X28Y132        LUT1 (Prop_lut1_I0_O)        0.045     1.332 f  FrecDiv/cnt_acc_reset[10]_i_1/O
                         net (fo=33, routed)          0.374     1.706    RingCount/RESET0_out
    SLICE_X46Y128        FDCE                                         f  RingCount/ring_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            RingCount/ring_counter_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.818ns  (logic 0.320ns (17.576%)  route 1.499ns (82.424%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESET_IBUF_inst/O
                         net (fo=2, routed)           1.012     1.287    FrecDiv/RESET_IBUF
    SLICE_X28Y132        LUT1 (Prop_lut1_I0_O)        0.045     1.332 f  FrecDiv/cnt_acc_reset[10]_i_1/O
                         net (fo=33, routed)          0.487     1.818    RingCount/RESET0_out
    SLICE_X46Y127        FDCE                                         f  RingCount/ring_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            RingCount/ring_counter_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.818ns  (logic 0.320ns (17.576%)  route 1.499ns (82.424%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESET_IBUF_inst/O
                         net (fo=2, routed)           1.012     1.287    FrecDiv/RESET_IBUF
    SLICE_X28Y132        LUT1 (Prop_lut1_I0_O)        0.045     1.332 f  FrecDiv/cnt_acc_reset[10]_i_1/O
                         net (fo=33, routed)          0.487     1.818    RingCount/RESET0_out
    SLICE_X46Y127        FDCE                                         f  RingCount/ring_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RingCount/ring_counter_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEGMENTS[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.793ns  (logic 1.542ns (55.217%)  route 1.251ns (44.783%))
  Logic Levels:           4  (FDCE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y127        FDCE                         0.000     0.000 r  RingCount/ring_counter_reg[2]/C
    SLICE_X46Y127        FDCE (Prop_fdce_C_Q)         0.148     0.148 r  RingCount/ring_counter_reg[2]/Q
                         net (fo=19, routed)          0.189     0.337    RingCount/ring_counter[2]
    SLICE_X46Y127        LUT6 (Prop_lut6_I2_O)        0.098     0.435 r  RingCount/SEGMENTS_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.151     0.586    RingCount/sel0[1]
    SLICE_X45Y127        LUT6 (Prop_lut6_I5_O)        0.045     0.631 r  RingCount/SEGMENTS_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.910     1.542    SEGMENTS_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.251     2.793 r  SEGMENTS_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.793    SEGMENTS[3]
    K13                                                               r  SEGMENTS[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RingCount/ring_counter_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.882ns  (logic 1.465ns (50.811%)  route 1.418ns (49.189%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y127        FDCE                         0.000     0.000 r  RingCount/ring_counter_reg[2]/C
    SLICE_X46Y127        FDCE (Prop_fdce_C_Q)         0.148     0.148 r  RingCount/ring_counter_reg[2]/Q
                         net (fo=19, routed)          0.462     0.610    RingCount/ring_counter[2]
    SLICE_X46Y116        LUT3 (Prop_lut3_I1_O)        0.098     0.708 r  RingCount/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.956     1.664    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         1.219     2.882 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.882    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RingCount/ring_counter_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.889ns  (logic 1.558ns (53.939%)  route 1.331ns (46.061%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y127        FDCE                         0.000     0.000 r  RingCount/ring_counter_reg[2]/C
    SLICE_X46Y127        FDCE (Prop_fdce_C_Q)         0.148     0.148 f  RingCount/ring_counter_reg[2]/Q
                         net (fo=19, routed)          0.503     0.651    RingCount/ring_counter[2]
    SLICE_X46Y116        LUT3 (Prop_lut3_I0_O)        0.101     0.752 r  RingCount/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.828     1.580    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.309     2.889 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.889    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RingCount/ring_counter_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEGMENTS[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.908ns  (logic 1.485ns (51.068%)  route 1.423ns (48.932%))
  Logic Levels:           4  (FDCE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y127        FDCE                         0.000     0.000 r  RingCount/ring_counter_reg[2]/C
    SLICE_X46Y127        FDCE (Prop_fdce_C_Q)         0.148     0.148 r  RingCount/ring_counter_reg[2]/Q
                         net (fo=19, routed)          0.189     0.337    RingCount/ring_counter[2]
    SLICE_X46Y127        LUT6 (Prop_lut6_I2_O)        0.098     0.435 r  RingCount/SEGMENTS_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.150     0.585    RingCount/sel0[1]
    SLICE_X45Y127        LUT6 (Prop_lut6_I4_O)        0.045     0.630 r  RingCount/SEGMENTS_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.084     1.714    SEGMENTS_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         1.194     2.908 r  SEGMENTS_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.908    SEGMENTS[4]
    K16                                                               r  SEGMENTS[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Accelerometer/ADXL_Control/ACCEL_Z_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        136.725ns  (logic 55.710ns (40.746%)  route 81.015ns (59.254%))
  Logic Levels:           179  (CARRY4=129 DSP48E1=1 LUT1=14 LUT2=8 LUT3=7 LUT4=4 LUT5=7 LUT6=6 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.638     5.241    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X32Y88         FDRE                                         r  Accelerometer/ADXL_Control/ACCEL_Z_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y88         FDRE (Prop_fdre_C_Q)         0.456     5.697 r  Accelerometer/ADXL_Control/ACCEL_Z_reg[2]/Q
                         net (fo=10, routed)          1.169     6.865    <hidden>
    SLICE_X34Y86         LUT2 (Prop_lut2_I1_O)        0.124     6.989 r  <hidden>
                         net (fo=1, routed)           0.000     6.989    <hidden>
    SLICE_X34Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.522 r  <hidden>
                         net (fo=1, routed)           0.000     7.522    <hidden>
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.639 r  <hidden>
                         net (fo=1, routed)           0.000     7.639    <hidden>
    SLICE_X34Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.756 r  <hidden>
                         net (fo=1, routed)           0.000     7.756    <hidden>
    SLICE_X34Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.975 r  <hidden>
                         net (fo=51, routed)          2.004     9.979    <hidden>
    SLICE_X38Y87         LUT4 (Prop_lut4_I2_O)        0.324    10.303 r  <hidden>
                         net (fo=1, routed)           0.966    11.270    <hidden>
    SLICE_X37Y91         LUT2 (Prop_lut2_I1_O)        0.331    11.601 r  <hidden>
                         net (fo=1, routed)           0.000    11.601    <hidden>
    SLICE_X37Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.002 r  <hidden>
                         net (fo=1, routed)           0.000    12.002    <hidden>
    SLICE_X37Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.116 r  <hidden>
                         net (fo=1, routed)           0.000    12.116    <hidden>
    SLICE_X37Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.230 r  <hidden>
                         net (fo=1, routed)           0.000    12.230    <hidden>
    SLICE_X37Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.543 f  <hidden>
                         net (fo=51, routed)          1.081    13.624    <hidden>
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.332    13.956 r  <hidden>
                         net (fo=1, routed)           0.828    14.784    <hidden>
    SLICE_X36Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782    15.566 r  <hidden>
                         net (fo=1, routed)           0.000    15.566    <hidden>
    SLICE_X36Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.680 r  <hidden>
                         net (fo=1, routed)           0.000    15.680    <hidden>
    SLICE_X36Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.794 r  <hidden>
                         net (fo=1, routed)           0.000    15.794    <hidden>
    SLICE_X36Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.908 r  <hidden>
                         net (fo=1, routed)           0.000    15.908    <hidden>
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.221 f  <hidden>
                         net (fo=59, routed)          1.747    17.968    <hidden>
    SLICE_X33Y89         LUT1 (Prop_lut1_I0_O)        0.306    18.274 r  <hidden>
                         net (fo=1, routed)           0.195    18.469    <hidden>
    SLICE_X32Y89         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    19.049 r  <hidden>
                         net (fo=1, routed)           0.000    19.049    <hidden>
    SLICE_X32Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.163 r  <hidden>
                         net (fo=1, routed)           0.000    19.163    <hidden>
    SLICE_X32Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.277 r  <hidden>
                         net (fo=1, routed)           0.000    19.277    <hidden>
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.391 r  <hidden>
                         net (fo=1, routed)           0.000    19.391    <hidden>
    SLICE_X32Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.704 f  <hidden>
                         net (fo=58, routed)          1.811    21.514    <hidden>
    SLICE_X31Y90         LUT1 (Prop_lut1_I0_O)        0.306    21.820 r  <hidden>
                         net (fo=1, routed)           0.344    22.165    <hidden>
    SLICE_X28Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    22.745 r  <hidden>
                         net (fo=1, routed)           0.000    22.745    <hidden>
    SLICE_X28Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.859 r  <hidden>
                         net (fo=1, routed)           0.000    22.859    <hidden>
    SLICE_X28Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.973 r  <hidden>
                         net (fo=1, routed)           0.000    22.973    <hidden>
    SLICE_X28Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.087 r  <hidden>
                         net (fo=1, routed)           0.000    23.087    <hidden>
    SLICE_X28Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.400 f  <hidden>
                         net (fo=57, routed)          1.439    24.839    <hidden>
    SLICE_X31Y90         LUT1 (Prop_lut1_I0_O)        0.306    25.145 r  <hidden>
                         net (fo=1, routed)           0.330    25.474    <hidden>
    SLICE_X31Y91         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    26.054 r  <hidden>
                         net (fo=1, routed)           0.000    26.054    <hidden>
    SLICE_X31Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.168 r  <hidden>
                         net (fo=1, routed)           0.000    26.168    <hidden>
    SLICE_X31Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.282 r  <hidden>
                         net (fo=1, routed)           0.000    26.282    <hidden>
    SLICE_X31Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.396 r  <hidden>
                         net (fo=1, routed)           0.000    26.396    <hidden>
    SLICE_X31Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.709 f  <hidden>
                         net (fo=56, routed)          1.577    28.287    <hidden>
    SLICE_X31Y90         LUT1 (Prop_lut1_I0_O)        0.306    28.593 r  <hidden>
                         net (fo=1, routed)           0.474    29.067    <hidden>
    SLICE_X33Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    29.647 r  <hidden>
                         net (fo=1, routed)           0.000    29.647    <hidden>
    SLICE_X33Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.761 r  <hidden>
                         net (fo=1, routed)           0.000    29.761    <hidden>
    SLICE_X33Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.875 r  <hidden>
                         net (fo=1, routed)           0.000    29.875    <hidden>
    SLICE_X33Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.989 r  <hidden>
                         net (fo=1, routed)           0.000    29.989    <hidden>
    SLICE_X33Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.302 f  <hidden>
                         net (fo=55, routed)          1.719    32.020    <hidden>
    SLICE_X35Y89         LUT1 (Prop_lut1_I0_O)        0.306    32.326 r  <hidden>
                         net (fo=1, routed)           0.514    32.841    <hidden>
    SLICE_X34Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    33.436 r  <hidden>
                         net (fo=1, routed)           0.000    33.436    <hidden>
    SLICE_X34Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.553 r  <hidden>
                         net (fo=1, routed)           0.000    33.553    <hidden>
    SLICE_X34Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.670 r  <hidden>
                         net (fo=1, routed)           0.000    33.670    <hidden>
    SLICE_X34Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.787 r  <hidden>
                         net (fo=1, routed)           0.000    33.787    <hidden>
    SLICE_X34Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    34.102 f  <hidden>
                         net (fo=54, routed)          1.350    35.451    <hidden>
    SLICE_X40Y95         LUT1 (Prop_lut1_I0_O)        0.307    35.758 r  <hidden>
                         net (fo=1, routed)           0.520    36.278    <hidden>
    SLICE_X35Y95         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    36.858 r  <hidden>
                         net (fo=1, routed)           0.000    36.858    <hidden>
    SLICE_X35Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.972 r  <hidden>
                         net (fo=1, routed)           0.000    36.972    <hidden>
    SLICE_X35Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.086 r  <hidden>
                         net (fo=1, routed)           0.000    37.086    <hidden>
    SLICE_X35Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.200 r  <hidden>
                         net (fo=1, routed)           0.000    37.200    <hidden>
    SLICE_X35Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    37.513 f  <hidden>
                         net (fo=53, routed)          0.886    38.399    <hidden>
    SLICE_X40Y95         LUT1 (Prop_lut1_I0_O)        0.306    38.705 r  <hidden>
                         net (fo=1, routed)           0.473    39.178    <hidden>
    SLICE_X37Y95         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    39.758 r  <hidden>
                         net (fo=1, routed)           0.000    39.758    <hidden>
    SLICE_X37Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.872 r  <hidden>
                         net (fo=1, routed)           0.000    39.872    <hidden>
    SLICE_X37Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.986 r  <hidden>
                         net (fo=1, routed)           0.000    39.986    <hidden>
    SLICE_X37Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.100 r  <hidden>
                         net (fo=1, routed)           0.000    40.100    <hidden>
    SLICE_X37Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    40.413 f  <hidden>
                         net (fo=52, routed)          1.304    41.717    <hidden>
    SLICE_X40Y94         LUT1 (Prop_lut1_I0_O)        0.306    42.023 r  <hidden>
                         net (fo=1, routed)           0.323    42.346    <hidden>
    SLICE_X38Y94         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    42.941 r  <hidden>
                         net (fo=1, routed)           0.000    42.941    <hidden>
    SLICE_X38Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.058 r  <hidden>
                         net (fo=1, routed)           0.000    43.058    <hidden>
    SLICE_X38Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.175 r  <hidden>
                         net (fo=1, routed)           0.000    43.175    <hidden>
    SLICE_X38Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.292 r  <hidden>
                         net (fo=1, routed)           0.000    43.292    <hidden>
    SLICE_X38Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    43.607 f  <hidden>
                         net (fo=51, routed)          1.553    45.161    <hidden>
    SLICE_X40Y92         LUT1 (Prop_lut1_I0_O)        0.307    45.468 r  <hidden>
                         net (fo=1, routed)           0.189    45.657    <hidden>
    SLICE_X41Y92         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    46.237 r  <hidden>
                         net (fo=1, routed)           0.000    46.237    <hidden>
    SLICE_X41Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.351 r  <hidden>
                         net (fo=1, routed)           0.000    46.351    <hidden>
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.465 r  <hidden>
                         net (fo=1, routed)           0.000    46.465    <hidden>
    SLICE_X41Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.579 r  <hidden>
                         net (fo=1, routed)           0.000    46.579    <hidden>
    SLICE_X41Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    46.892 f  <hidden>
                         net (fo=50, routed)          1.233    48.125    <hidden>
    SLICE_X42Y94         LUT1 (Prop_lut1_I0_O)        0.306    48.431 r  <hidden>
                         net (fo=1, routed)           0.480    48.911    <hidden>
    SLICE_X45Y94         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    49.491 r  <hidden>
                         net (fo=1, routed)           0.000    49.491    <hidden>
    SLICE_X45Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.605 r  <hidden>
                         net (fo=1, routed)           0.000    49.605    <hidden>
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.719 r  <hidden>
                         net (fo=1, routed)           0.000    49.719    <hidden>
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.833 r  <hidden>
                         net (fo=1, routed)           0.000    49.833    <hidden>
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    50.146 f  <hidden>
                         net (fo=49, routed)          1.416    51.562    <hidden>
    SLICE_X49Y94         LUT1 (Prop_lut1_I0_O)        0.306    51.868 r  <hidden>
                         net (fo=1, routed)           0.476    52.344    <hidden>
    SLICE_X47Y94         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    52.924 r  <hidden>
                         net (fo=1, routed)           0.000    52.924    <hidden>
    SLICE_X47Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.038 r  <hidden>
                         net (fo=1, routed)           0.000    53.038    <hidden>
    SLICE_X47Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.152 r  <hidden>
                         net (fo=1, routed)           0.000    53.152    <hidden>
    SLICE_X47Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.266 r  <hidden>
                         net (fo=1, routed)           0.000    53.266    <hidden>
    SLICE_X47Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    53.579 f  <hidden>
                         net (fo=41, routed)          1.381    54.960    <hidden>
    SLICE_X49Y94         LUT1 (Prop_lut1_I0_O)        0.306    55.266 r  <hidden>
                         net (fo=1, routed)           0.550    55.816    <hidden>
    SLICE_X48Y94         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    56.396 r  <hidden>
                         net (fo=1, routed)           0.000    56.396    <hidden>
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.510 r  <hidden>
                         net (fo=1, routed)           0.000    56.510    <hidden>
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.624 r  <hidden>
                         net (fo=1, routed)           0.000    56.624    <hidden>
    SLICE_X48Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.738 r  <hidden>
                         net (fo=1, routed)           0.000    56.738    <hidden>
    SLICE_X48Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    57.051 r  <hidden>
                         net (fo=21, routed)          1.733    58.784    <hidden>
    SLICE_X53Y89         LUT2 (Prop_lut2_I0_O)        0.306    59.090 r  <hidden>
                         net (fo=1, routed)           0.000    59.090    <hidden>
    SLICE_X53Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    59.491 r  <hidden>
                         net (fo=1, routed)           0.000    59.491    <hidden>
    SLICE_X53Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.605 r  <hidden>
                         net (fo=1, routed)           0.000    59.605    <hidden>
    SLICE_X53Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.719 r  <hidden>
                         net (fo=1, routed)           0.000    59.719    <hidden>
    SLICE_X53Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.833 r  <hidden>
                         net (fo=1, routed)           0.000    59.833    <hidden>
    SLICE_X53Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    60.146 r  <hidden>
                         net (fo=2, routed)           0.970    61.116    <hidden>
    SLICE_X56Y95         LUT3 (Prop_lut3_I0_O)        0.330    61.446 r  <hidden>
                         net (fo=21, routed)          1.395    62.840    <hidden>
    SLICE_X56Y90         LUT2 (Prop_lut2_I0_O)        0.328    63.168 r  <hidden>
                         net (fo=1, routed)           0.000    63.168    <hidden>
    SLICE_X56Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.701 r  <hidden>
                         net (fo=1, routed)           0.000    63.701    <hidden>
    SLICE_X56Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.818 r  <hidden>
                         net (fo=1, routed)           0.000    63.818    <hidden>
    SLICE_X56Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.935 r  <hidden>
                         net (fo=1, routed)           0.000    63.935    <hidden>
    SLICE_X56Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.052 r  <hidden>
                         net (fo=1, routed)           0.000    64.052    <hidden>
    SLICE_X56Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    64.367 r  <hidden>
                         net (fo=2, routed)           0.828    65.195    <hidden>
    SLICE_X58Y91         LUT2 (Prop_lut2_I1_O)        0.307    65.502 r  <hidden>
                         net (fo=1, routed)           0.496    65.999    <hidden>
    SLICE_X57Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    66.579 r  <hidden>
                         net (fo=1, routed)           0.000    66.579    <hidden>
    SLICE_X57Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.693 r  <hidden>
                         net (fo=1, routed)           0.000    66.693    <hidden>
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.807 r  <hidden>
                         net (fo=1, routed)           0.000    66.807    <hidden>
    SLICE_X57Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.921 r  <hidden>
                         net (fo=1, routed)           0.000    66.921    <hidden>
    SLICE_X57Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    67.234 r  <hidden>
                         net (fo=49, routed)          1.195    68.429    converter_x/m_axis_dout_tdata[15]
    DSP48_X1Y38          DSP48E1 (Prop_dsp48e1_A[19]_P[6])
                                                      4.023    72.452 f  converter_x/GRADOS_INT3/P[6]
                         net (fo=1, routed)           1.157    73.609    converter_x/GRADOS_INT3_n_99
    SLICE_X59Y98         LUT1 (Prop_lut1_I0_O)        0.124    73.733 r  converter_x/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000    73.733    converter_x/i__carry__0_i_3_n_0
    SLICE_X59Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.283 r  converter_x/_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    74.283    converter_x/_inferred__1/i__carry__0_n_0
    SLICE_X59Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.397 r  converter_x/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.001    74.397    converter_x/_inferred__1/i__carry__1_n_0
    SLICE_X59Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    74.636 f  converter_x/_inferred__1/i__carry__2/O[2]
                         net (fo=1, routed)           1.074    75.711    converter_x/GRADOS_INT3__0[15]
    SLICE_X60Y102        LUT3 (Prop_lut3_I1_O)        0.302    76.013 r  converter_x/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000    76.013    converter_x/i__carry_i_4__0_n_0
    SLICE_X60Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.546 r  converter_x/_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    76.546    converter_x/_inferred__2/i__carry_n_0
    SLICE_X60Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.663 r  converter_x/_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    76.663    converter_x/_inferred__2/i__carry__0_n_0
    SLICE_X60Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.780 r  converter_x/_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    76.780    converter_x/_inferred__2/i__carry__1_n_0
    SLICE_X60Y105        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    77.095 r  converter_x/_inferred__2/i__carry__2/O[3]
                         net (fo=1, routed)           0.802    77.896    converter_x/GRADOS_INT1[16]
    SLICE_X61Y106        LUT3 (Prop_lut3_I2_O)        0.307    78.203 r  converter_x/SEGMENTS_OBUF[6]_inst_i_632/O
                         net (fo=1, routed)           0.000    78.203    converter_x/SEGMENTS_OBUF[6]_inst_i_632_n_0
    SLICE_X61Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    78.735 r  converter_x/SEGMENTS_OBUF[6]_inst_i_277/CO[3]
                         net (fo=1, routed)           0.000    78.735    converter_x/SEGMENTS_OBUF[6]_inst_i_277_n_0
    SLICE_X61Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.849 r  converter_x/SEGMENTS_OBUF[6]_inst_i_164/CO[3]
                         net (fo=1, routed)           0.000    78.849    converter_x/SEGMENTS_OBUF[6]_inst_i_164_n_0
    SLICE_X61Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.963 r  converter_x/SEGMENTS_OBUF[6]_inst_i_63/CO[3]
                         net (fo=1, routed)           0.000    78.963    converter_x/SEGMENTS_OBUF[6]_inst_i_63_n_0
    SLICE_X61Y109        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    79.276 r  converter_x/SEGMENTS_OBUF[6]_inst_i_28/O[3]
                         net (fo=1199, routed)        9.196    88.472    converter_x/GRADOS_INT3_0[1]
    SLICE_X70Y110        LUT3 (Prop_lut3_I0_O)        0.306    88.778 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1607/O
                         net (fo=31, routed)          2.384    91.162    split_x/SEGMENTS_OBUF[6]_inst_i_196_0[1]
    SLICE_X72Y114        LUT5 (Prop_lut5_I1_O)        0.124    91.286 r  split_x/SEGMENTS_OBUF[6]_inst_i_6349/O
                         net (fo=1, routed)           0.000    91.286    split_x/SEGMENTS_OBUF[6]_inst_i_6349_n_0
    SLICE_X72Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.836 r  split_x/SEGMENTS_OBUF[6]_inst_i_6079/CO[3]
                         net (fo=1, routed)           0.000    91.836    split_x/SEGMENTS_OBUF[6]_inst_i_6079_n_0
    SLICE_X72Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.950 r  split_x/SEGMENTS_OBUF[6]_inst_i_5434/CO[3]
                         net (fo=1, routed)           0.000    91.950    split_x/SEGMENTS_OBUF[6]_inst_i_5434_n_0
    SLICE_X72Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.064 r  split_x/SEGMENTS_OBUF[6]_inst_i_4298/CO[3]
                         net (fo=1, routed)           0.000    92.064    split_x/SEGMENTS_OBUF[6]_inst_i_4298_n_0
    SLICE_X72Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.178 r  split_x/SEGMENTS_OBUF[6]_inst_i_3067/CO[3]
                         net (fo=1, routed)           0.000    92.178    split_x/SEGMENTS_OBUF[6]_inst_i_3067_n_0
    SLICE_X72Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.292 r  split_x/SEGMENTS_OBUF[6]_inst_i_1602/CO[3]
                         net (fo=1, routed)           0.000    92.292    split_x/SEGMENTS_OBUF[6]_inst_i_1602_n_0
    SLICE_X72Y119        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    92.531 r  split_x/SEGMENTS_OBUF[6]_inst_i_3111/O[2]
                         net (fo=3, routed)           0.909    93.440    converter_x/SEGMENTS_OBUF[6]_inst_i_813[2]
    SLICE_X70Y119        LUT5 (Prop_lut5_I4_O)        0.324    93.764 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1625/O
                         net (fo=2, routed)           0.928    94.691    converter_x/SEGMENTS_OBUF[6]_inst_i_3111[1]
    SLICE_X71Y119        LUT6 (Prop_lut6_I1_O)        0.328    95.019 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1628/O
                         net (fo=1, routed)           0.000    95.019    split_x/SEGMENTS_OBUF[6]_inst_i_807_5[1]
    SLICE_X71Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    95.420 r  split_x/SEGMENTS_OBUF[6]_inst_i_813/CO[3]
                         net (fo=1, routed)           0.000    95.420    split_x/SEGMENTS_OBUF[6]_inst_i_813_n_0
    SLICE_X71Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.534 r  split_x/SEGMENTS_OBUF[6]_inst_i_822/CO[3]
                         net (fo=1, routed)           0.000    95.534    split_x/SEGMENTS_OBUF[6]_inst_i_822_n_0
    SLICE_X71Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.648 r  split_x/SEGMENTS_OBUF[6]_inst_i_1503/CO[3]
                         net (fo=1, routed)           0.000    95.648    split_x/SEGMENTS_OBUF[6]_inst_i_1503_n_0
    SLICE_X71Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.762 r  split_x/SEGMENTS_OBUF[6]_inst_i_4206/CO[3]
                         net (fo=1, routed)           0.000    95.762    split_x/SEGMENTS_OBUF[6]_inst_i_4206_n_0
    SLICE_X71Y123        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    96.001 r  split_x/SEGMENTS_OBUF[6]_inst_i_4157/O[2]
                         net (fo=3, routed)           1.267    97.269    split_x/SEGMENTS_OBUF[6]_inst_i_4157_n_5
    SLICE_X77Y123        LUT3 (Prop_lut3_I2_O)        0.302    97.571 r  split_x/SEGMENTS_OBUF[6]_inst_i_4160/O
                         net (fo=2, routed)           0.912    98.482    split_x/SEGMENTS_OBUF[6]_inst_i_4160_n_0
    SLICE_X77Y123        LUT5 (Prop_lut5_I4_O)        0.153    98.635 r  split_x/SEGMENTS_OBUF[6]_inst_i_2878/O
                         net (fo=2, routed)           1.138    99.774    split_x/SEGMENTS_OBUF[6]_inst_i_2878_n_0
    SLICE_X76Y123        LUT6 (Prop_lut6_I0_O)        0.327   100.101 r  split_x/SEGMENTS_OBUF[6]_inst_i_2882/O
                         net (fo=1, routed)           0.000   100.101    split_x/SEGMENTS_OBUF[6]_inst_i_2882_n_0
    SLICE_X76Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   100.634 r  split_x/SEGMENTS_OBUF[6]_inst_i_1442/CO[3]
                         net (fo=1, routed)           0.000   100.634    split_x/SEGMENTS_OBUF[6]_inst_i_1442_n_0
    SLICE_X76Y124        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   100.873 r  split_x/SEGMENTS_OBUF[6]_inst_i_733/O[2]
                         net (fo=7, routed)           1.603   102.476    split_x/SEGMENTS_OBUF[6]_inst_i_733_n_5
    SLICE_X68Y127        LUT2 (Prop_lut2_I1_O)        0.301   102.777 r  split_x/SEGMENTS_OBUF[6]_inst_i_1481/O
                         net (fo=1, routed)           0.000   102.777    split_x/SEGMENTS_OBUF[6]_inst_i_1481_n_0
    SLICE_X68Y127        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   103.309 r  split_x/SEGMENTS_OBUF[6]_inst_i_749/CO[3]
                         net (fo=1, routed)           0.000   103.309    split_x/SEGMENTS_OBUF[6]_inst_i_749_n_0
    SLICE_X68Y128        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   103.622 r  split_x/SEGMENTS_OBUF[6]_inst_i_341/O[3]
                         net (fo=3, routed)           1.266   104.888    converter_x/SEGMENTS_OBUF[6]_inst_i_343[3]
    SLICE_X58Y127        LUT4 (Prop_lut4_I1_O)        0.332   105.220 r  converter_x/SEGMENTS_OBUF[6]_inst_i_344/O
                         net (fo=1, routed)           0.850   106.070    split_x/SEGMENTS_OBUF[6]_inst_i_202[0]
    SLICE_X69Y128        CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.583   106.653 r  split_x/SEGMENTS_OBUF[6]_inst_i_192/CO[0]
                         net (fo=57, routed)          1.567   108.220    split_x/SEGMENTS_OBUF[6]_inst_i_345[0]
    SLICE_X65Y127        LUT5 (Prop_lut5_I3_O)        0.373   108.593 r  split_x/SEGMENTS_OBUF[6]_inst_i_346/O
                         net (fo=1, routed)           0.479   109.072    split_x/SEGMENTS_OBUF[6]_inst_i_346_n_0
    SLICE_X66Y127        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   109.667 r  split_x/SEGMENTS_OBUF[6]_inst_i_194/CO[3]
                         net (fo=1, routed)           0.000   109.667    split_x/SEGMENTS_OBUF[6]_inst_i_194_n_0
    SLICE_X66Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   109.784 r  split_x/SEGMENTS_OBUF[6]_inst_i_1437/CO[3]
                         net (fo=1, routed)           0.000   109.784    split_x/SEGMENTS_OBUF[6]_inst_i_1437_n_0
    SLICE_X66Y129        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   110.099 f  split_x/SEGMENTS_OBUF[6]_inst_i_728/O[3]
                         net (fo=2, routed)           0.951   111.050    split_x/unidades4[12]
    SLICE_X67Y129        LUT5 (Prop_lut5_I4_O)        0.307   111.357 r  split_x/SEGMENTS_OBUF[6]_inst_i_5413/O
                         net (fo=1, routed)           0.000   111.357    split_x/SEGMENTS_OBUF[6]_inst_i_5413_n_0
    SLICE_X67Y129        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   111.758 r  split_x/SEGMENTS_OBUF[6]_inst_i_4261/CO[3]
                         net (fo=1, routed)           0.000   111.758    split_x/SEGMENTS_OBUF[6]_inst_i_4261_n_0
    SLICE_X67Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   111.980 r  split_x/SEGMENTS_OBUF[6]_inst_i_4259/O[0]
                         net (fo=1, routed)           0.818   112.797    split_x/unidades5[13]
    SLICE_X68Y130        LUT5 (Prop_lut5_I3_O)        0.299   113.096 r  split_x/SEGMENTS_OBUF[6]_inst_i_3046/O
                         net (fo=26, routed)          1.786   114.883    split_x/SEGMENTS_OBUF[6]_inst_i_3046_n_0
    SLICE_X60Y137        LUT3 (Prop_lut3_I2_O)        0.152   115.035 r  split_x/SEGMENTS_OBUF[6]_inst_i_1586/O
                         net (fo=2, routed)           0.966   116.001    split_x/SEGMENTS_OBUF[6]_inst_i_1586_n_0
    SLICE_X61Y133        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.750   116.751 r  split_x/SEGMENTS_OBUF[6]_inst_i_2997/CO[3]
                         net (fo=1, routed)           0.000   116.751    split_x/SEGMENTS_OBUF[6]_inst_i_2997_n_0
    SLICE_X61Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.865 r  split_x/SEGMENTS_OBUF[6]_inst_i_1522/CO[3]
                         net (fo=1, routed)           0.000   116.865    split_x/SEGMENTS_OBUF[6]_inst_i_1522_n_0
    SLICE_X61Y135        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   117.087 r  split_x/SEGMENTS_OBUF[6]_inst_i_3054/O[0]
                         net (fo=3, routed)           1.304   118.390    split_x/SEGMENTS_OBUF[6]_inst_i_3054_n_7
    SLICE_X59Y137        LUT4 (Prop_lut4_I3_O)        0.299   118.689 r  split_x/SEGMENTS_OBUF[6]_inst_i_1558/O
                         net (fo=1, routed)           0.000   118.689    split_x/SEGMENTS_OBUF[6]_inst_i_1558_n_0
    SLICE_X59Y137        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424   119.113 r  split_x/SEGMENTS_OBUF[6]_inst_i_793/O[1]
                         net (fo=3, routed)           0.613   119.726    split_x/SEGMENTS_OBUF[6]_inst_i_793_n_6
    SLICE_X60Y137        LUT3 (Prop_lut3_I1_O)        0.303   120.029 r  split_x/SEGMENTS_OBUF[6]_inst_i_797/O
                         net (fo=2, routed)           1.696   121.725    split_x/SEGMENTS_OBUF[6]_inst_i_797_n_0
    SLICE_X60Y132        LUT5 (Prop_lut5_I1_O)        0.153   121.878 r  split_x/SEGMENTS_OBUF[6]_inst_i_364/O
                         net (fo=2, routed)           1.046   122.924    split_x/SEGMENTS_OBUF[6]_inst_i_364_n_0
    SLICE_X59Y135        LUT6 (Prop_lut6_I0_O)        0.331   123.255 r  split_x/SEGMENTS_OBUF[6]_inst_i_368/O
                         net (fo=1, routed)           0.000   123.255    split_x/SEGMENTS_OBUF[6]_inst_i_368_n_0
    SLICE_X59Y135        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   123.787 r  split_x/SEGMENTS_OBUF[6]_inst_i_200/CO[3]
                         net (fo=1, routed)           0.000   123.787    split_x/SEGMENTS_OBUF[6]_inst_i_200_n_0
    SLICE_X59Y136        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   124.121 r  split_x/SEGMENTS_OBUF[6]_inst_i_357/O[1]
                         net (fo=2, routed)           0.754   124.875    split_x/SEGMENTS_OBUF[6]_inst_i_357_n_6
    SLICE_X57Y136        LUT2 (Prop_lut2_I0_O)        0.303   125.178 r  split_x/SEGMENTS_OBUF[6]_inst_i_359/O
                         net (fo=1, routed)           0.000   125.178    split_x/SEGMENTS_OBUF[6]_inst_i_359_n_0
    SLICE_X57Y136        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   125.405 r  split_x/SEGMENTS_OBUF[6]_inst_i_199/O[1]
                         net (fo=1, routed)           1.185   126.590    split_x/SEGMENTS_OBUF[6]_inst_i_199_n_6
    SLICE_X55Y129        LUT2 (Prop_lut2_I1_O)        0.303   126.893 r  split_x/SEGMENTS_OBUF[6]_inst_i_84/O
                         net (fo=1, routed)           0.000   126.893    split_x/SEGMENTS_OBUF[6]_inst_i_84_n_0
    SLICE_X55Y129        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   127.294 r  split_x/SEGMENTS_OBUF[6]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000   127.294    split_x/SEGMENTS_OBUF[6]_inst_i_32_n_0
    SLICE_X55Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   127.516 r  split_x/SEGMENTS_OBUF[6]_inst_i_76/O[0]
                         net (fo=4, routed)           1.394   128.910    split_x/SEGMENTS_OBUF[6]_inst_i_76_n_7
    SLICE_X50Y122        LUT4 (Prop_lut4_I3_O)        0.327   129.237 r  split_x/SEGMENTS_OBUF[6]_inst_i_133/O
                         net (fo=1, routed)           0.877   130.114    split_x/SEGMENTS_OBUF[6]_inst_i_133_n_0
    SLICE_X50Y115        LUT6 (Prop_lut6_I5_O)        0.348   130.462 r  split_x/SEGMENTS_OBUF[6]_inst_i_45/O
                         net (fo=1, routed)           0.000   130.462    fsm_inst/unidades[2]
    SLICE_X50Y115        MUXF7 (Prop_muxf7_I0_O)      0.241   130.703 r  fsm_inst/SEGMENTS_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.000   130.703    fsm_inst/SEGMENTS_OBUF[6]_inst_i_18_n_0
    SLICE_X50Y115        MUXF8 (Prop_muxf8_I0_O)      0.098   130.801 r  fsm_inst/SEGMENTS_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           1.244   132.045    RingCount/SEGMENTS_OBUF[4]_inst_i_1_2
    SLICE_X46Y127        LUT6 (Prop_lut6_I0_O)        0.319   132.364 r  RingCount/SEGMENTS_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.863   133.227    RingCount/sel0[3]
    SLICE_X45Y127        LUT6 (Prop_lut6_I0_O)        0.124   133.351 r  RingCount/SEGMENTS_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           5.039   138.389    SEGMENTS_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.577   141.966 r  SEGMENTS_OBUF[6]_inst/O
                         net (fo=0)                   0.000   141.966    SEGMENTS[6]
    T10                                                               r  SEGMENTS[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Accelerometer/ADXL_Control/ACCEL_Z_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        136.466ns  (logic 55.688ns (40.808%)  route 80.777ns (59.192%))
  Logic Levels:           179  (CARRY4=129 DSP48E1=1 LUT1=14 LUT2=8 LUT3=7 LUT4=4 LUT5=7 LUT6=6 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.638     5.241    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X32Y88         FDRE                                         r  Accelerometer/ADXL_Control/ACCEL_Z_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y88         FDRE (Prop_fdre_C_Q)         0.456     5.697 r  Accelerometer/ADXL_Control/ACCEL_Z_reg[2]/Q
                         net (fo=10, routed)          1.169     6.865    <hidden>
    SLICE_X34Y86         LUT2 (Prop_lut2_I1_O)        0.124     6.989 r  <hidden>
                         net (fo=1, routed)           0.000     6.989    <hidden>
    SLICE_X34Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.522 r  <hidden>
                         net (fo=1, routed)           0.000     7.522    <hidden>
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.639 r  <hidden>
                         net (fo=1, routed)           0.000     7.639    <hidden>
    SLICE_X34Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.756 r  <hidden>
                         net (fo=1, routed)           0.000     7.756    <hidden>
    SLICE_X34Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.975 r  <hidden>
                         net (fo=51, routed)          2.004     9.979    <hidden>
    SLICE_X38Y87         LUT4 (Prop_lut4_I2_O)        0.324    10.303 r  <hidden>
                         net (fo=1, routed)           0.966    11.270    <hidden>
    SLICE_X37Y91         LUT2 (Prop_lut2_I1_O)        0.331    11.601 r  <hidden>
                         net (fo=1, routed)           0.000    11.601    <hidden>
    SLICE_X37Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.002 r  <hidden>
                         net (fo=1, routed)           0.000    12.002    <hidden>
    SLICE_X37Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.116 r  <hidden>
                         net (fo=1, routed)           0.000    12.116    <hidden>
    SLICE_X37Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.230 r  <hidden>
                         net (fo=1, routed)           0.000    12.230    <hidden>
    SLICE_X37Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.543 f  <hidden>
                         net (fo=51, routed)          1.081    13.624    <hidden>
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.332    13.956 r  <hidden>
                         net (fo=1, routed)           0.828    14.784    <hidden>
    SLICE_X36Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782    15.566 r  <hidden>
                         net (fo=1, routed)           0.000    15.566    <hidden>
    SLICE_X36Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.680 r  <hidden>
                         net (fo=1, routed)           0.000    15.680    <hidden>
    SLICE_X36Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.794 r  <hidden>
                         net (fo=1, routed)           0.000    15.794    <hidden>
    SLICE_X36Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.908 r  <hidden>
                         net (fo=1, routed)           0.000    15.908    <hidden>
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.221 f  <hidden>
                         net (fo=59, routed)          1.747    17.968    <hidden>
    SLICE_X33Y89         LUT1 (Prop_lut1_I0_O)        0.306    18.274 r  <hidden>
                         net (fo=1, routed)           0.195    18.469    <hidden>
    SLICE_X32Y89         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    19.049 r  <hidden>
                         net (fo=1, routed)           0.000    19.049    <hidden>
    SLICE_X32Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.163 r  <hidden>
                         net (fo=1, routed)           0.000    19.163    <hidden>
    SLICE_X32Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.277 r  <hidden>
                         net (fo=1, routed)           0.000    19.277    <hidden>
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.391 r  <hidden>
                         net (fo=1, routed)           0.000    19.391    <hidden>
    SLICE_X32Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.704 f  <hidden>
                         net (fo=58, routed)          1.811    21.514    <hidden>
    SLICE_X31Y90         LUT1 (Prop_lut1_I0_O)        0.306    21.820 r  <hidden>
                         net (fo=1, routed)           0.344    22.165    <hidden>
    SLICE_X28Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    22.745 r  <hidden>
                         net (fo=1, routed)           0.000    22.745    <hidden>
    SLICE_X28Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.859 r  <hidden>
                         net (fo=1, routed)           0.000    22.859    <hidden>
    SLICE_X28Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.973 r  <hidden>
                         net (fo=1, routed)           0.000    22.973    <hidden>
    SLICE_X28Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.087 r  <hidden>
                         net (fo=1, routed)           0.000    23.087    <hidden>
    SLICE_X28Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.400 f  <hidden>
                         net (fo=57, routed)          1.439    24.839    <hidden>
    SLICE_X31Y90         LUT1 (Prop_lut1_I0_O)        0.306    25.145 r  <hidden>
                         net (fo=1, routed)           0.330    25.474    <hidden>
    SLICE_X31Y91         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    26.054 r  <hidden>
                         net (fo=1, routed)           0.000    26.054    <hidden>
    SLICE_X31Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.168 r  <hidden>
                         net (fo=1, routed)           0.000    26.168    <hidden>
    SLICE_X31Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.282 r  <hidden>
                         net (fo=1, routed)           0.000    26.282    <hidden>
    SLICE_X31Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.396 r  <hidden>
                         net (fo=1, routed)           0.000    26.396    <hidden>
    SLICE_X31Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.709 f  <hidden>
                         net (fo=56, routed)          1.577    28.287    <hidden>
    SLICE_X31Y90         LUT1 (Prop_lut1_I0_O)        0.306    28.593 r  <hidden>
                         net (fo=1, routed)           0.474    29.067    <hidden>
    SLICE_X33Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    29.647 r  <hidden>
                         net (fo=1, routed)           0.000    29.647    <hidden>
    SLICE_X33Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.761 r  <hidden>
                         net (fo=1, routed)           0.000    29.761    <hidden>
    SLICE_X33Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.875 r  <hidden>
                         net (fo=1, routed)           0.000    29.875    <hidden>
    SLICE_X33Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.989 r  <hidden>
                         net (fo=1, routed)           0.000    29.989    <hidden>
    SLICE_X33Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.302 f  <hidden>
                         net (fo=55, routed)          1.719    32.020    <hidden>
    SLICE_X35Y89         LUT1 (Prop_lut1_I0_O)        0.306    32.326 r  <hidden>
                         net (fo=1, routed)           0.514    32.841    <hidden>
    SLICE_X34Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    33.436 r  <hidden>
                         net (fo=1, routed)           0.000    33.436    <hidden>
    SLICE_X34Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.553 r  <hidden>
                         net (fo=1, routed)           0.000    33.553    <hidden>
    SLICE_X34Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.670 r  <hidden>
                         net (fo=1, routed)           0.000    33.670    <hidden>
    SLICE_X34Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.787 r  <hidden>
                         net (fo=1, routed)           0.000    33.787    <hidden>
    SLICE_X34Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    34.102 f  <hidden>
                         net (fo=54, routed)          1.350    35.451    <hidden>
    SLICE_X40Y95         LUT1 (Prop_lut1_I0_O)        0.307    35.758 r  <hidden>
                         net (fo=1, routed)           0.520    36.278    <hidden>
    SLICE_X35Y95         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    36.858 r  <hidden>
                         net (fo=1, routed)           0.000    36.858    <hidden>
    SLICE_X35Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.972 r  <hidden>
                         net (fo=1, routed)           0.000    36.972    <hidden>
    SLICE_X35Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.086 r  <hidden>
                         net (fo=1, routed)           0.000    37.086    <hidden>
    SLICE_X35Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.200 r  <hidden>
                         net (fo=1, routed)           0.000    37.200    <hidden>
    SLICE_X35Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    37.513 f  <hidden>
                         net (fo=53, routed)          0.886    38.399    <hidden>
    SLICE_X40Y95         LUT1 (Prop_lut1_I0_O)        0.306    38.705 r  <hidden>
                         net (fo=1, routed)           0.473    39.178    <hidden>
    SLICE_X37Y95         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    39.758 r  <hidden>
                         net (fo=1, routed)           0.000    39.758    <hidden>
    SLICE_X37Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.872 r  <hidden>
                         net (fo=1, routed)           0.000    39.872    <hidden>
    SLICE_X37Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.986 r  <hidden>
                         net (fo=1, routed)           0.000    39.986    <hidden>
    SLICE_X37Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.100 r  <hidden>
                         net (fo=1, routed)           0.000    40.100    <hidden>
    SLICE_X37Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    40.413 f  <hidden>
                         net (fo=52, routed)          1.304    41.717    <hidden>
    SLICE_X40Y94         LUT1 (Prop_lut1_I0_O)        0.306    42.023 r  <hidden>
                         net (fo=1, routed)           0.323    42.346    <hidden>
    SLICE_X38Y94         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    42.941 r  <hidden>
                         net (fo=1, routed)           0.000    42.941    <hidden>
    SLICE_X38Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.058 r  <hidden>
                         net (fo=1, routed)           0.000    43.058    <hidden>
    SLICE_X38Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.175 r  <hidden>
                         net (fo=1, routed)           0.000    43.175    <hidden>
    SLICE_X38Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.292 r  <hidden>
                         net (fo=1, routed)           0.000    43.292    <hidden>
    SLICE_X38Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    43.607 f  <hidden>
                         net (fo=51, routed)          1.553    45.161    <hidden>
    SLICE_X40Y92         LUT1 (Prop_lut1_I0_O)        0.307    45.468 r  <hidden>
                         net (fo=1, routed)           0.189    45.657    <hidden>
    SLICE_X41Y92         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    46.237 r  <hidden>
                         net (fo=1, routed)           0.000    46.237    <hidden>
    SLICE_X41Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.351 r  <hidden>
                         net (fo=1, routed)           0.000    46.351    <hidden>
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.465 r  <hidden>
                         net (fo=1, routed)           0.000    46.465    <hidden>
    SLICE_X41Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.579 r  <hidden>
                         net (fo=1, routed)           0.000    46.579    <hidden>
    SLICE_X41Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    46.892 f  <hidden>
                         net (fo=50, routed)          1.233    48.125    <hidden>
    SLICE_X42Y94         LUT1 (Prop_lut1_I0_O)        0.306    48.431 r  <hidden>
                         net (fo=1, routed)           0.480    48.911    <hidden>
    SLICE_X45Y94         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    49.491 r  <hidden>
                         net (fo=1, routed)           0.000    49.491    <hidden>
    SLICE_X45Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.605 r  <hidden>
                         net (fo=1, routed)           0.000    49.605    <hidden>
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.719 r  <hidden>
                         net (fo=1, routed)           0.000    49.719    <hidden>
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.833 r  <hidden>
                         net (fo=1, routed)           0.000    49.833    <hidden>
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    50.146 f  <hidden>
                         net (fo=49, routed)          1.416    51.562    <hidden>
    SLICE_X49Y94         LUT1 (Prop_lut1_I0_O)        0.306    51.868 r  <hidden>
                         net (fo=1, routed)           0.476    52.344    <hidden>
    SLICE_X47Y94         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    52.924 r  <hidden>
                         net (fo=1, routed)           0.000    52.924    <hidden>
    SLICE_X47Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.038 r  <hidden>
                         net (fo=1, routed)           0.000    53.038    <hidden>
    SLICE_X47Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.152 r  <hidden>
                         net (fo=1, routed)           0.000    53.152    <hidden>
    SLICE_X47Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.266 r  <hidden>
                         net (fo=1, routed)           0.000    53.266    <hidden>
    SLICE_X47Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    53.579 f  <hidden>
                         net (fo=41, routed)          1.381    54.960    <hidden>
    SLICE_X49Y94         LUT1 (Prop_lut1_I0_O)        0.306    55.266 r  <hidden>
                         net (fo=1, routed)           0.550    55.816    <hidden>
    SLICE_X48Y94         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    56.396 r  <hidden>
                         net (fo=1, routed)           0.000    56.396    <hidden>
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.510 r  <hidden>
                         net (fo=1, routed)           0.000    56.510    <hidden>
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.624 r  <hidden>
                         net (fo=1, routed)           0.000    56.624    <hidden>
    SLICE_X48Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.738 r  <hidden>
                         net (fo=1, routed)           0.000    56.738    <hidden>
    SLICE_X48Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    57.051 r  <hidden>
                         net (fo=21, routed)          1.733    58.784    <hidden>
    SLICE_X53Y89         LUT2 (Prop_lut2_I0_O)        0.306    59.090 r  <hidden>
                         net (fo=1, routed)           0.000    59.090    <hidden>
    SLICE_X53Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    59.491 r  <hidden>
                         net (fo=1, routed)           0.000    59.491    <hidden>
    SLICE_X53Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.605 r  <hidden>
                         net (fo=1, routed)           0.000    59.605    <hidden>
    SLICE_X53Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.719 r  <hidden>
                         net (fo=1, routed)           0.000    59.719    <hidden>
    SLICE_X53Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.833 r  <hidden>
                         net (fo=1, routed)           0.000    59.833    <hidden>
    SLICE_X53Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    60.146 r  <hidden>
                         net (fo=2, routed)           0.970    61.116    <hidden>
    SLICE_X56Y95         LUT3 (Prop_lut3_I0_O)        0.330    61.446 r  <hidden>
                         net (fo=21, routed)          1.395    62.840    <hidden>
    SLICE_X56Y90         LUT2 (Prop_lut2_I0_O)        0.328    63.168 r  <hidden>
                         net (fo=1, routed)           0.000    63.168    <hidden>
    SLICE_X56Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.701 r  <hidden>
                         net (fo=1, routed)           0.000    63.701    <hidden>
    SLICE_X56Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.818 r  <hidden>
                         net (fo=1, routed)           0.000    63.818    <hidden>
    SLICE_X56Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.935 r  <hidden>
                         net (fo=1, routed)           0.000    63.935    <hidden>
    SLICE_X56Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.052 r  <hidden>
                         net (fo=1, routed)           0.000    64.052    <hidden>
    SLICE_X56Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    64.367 r  <hidden>
                         net (fo=2, routed)           0.828    65.195    <hidden>
    SLICE_X58Y91         LUT2 (Prop_lut2_I1_O)        0.307    65.502 r  <hidden>
                         net (fo=1, routed)           0.496    65.999    <hidden>
    SLICE_X57Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    66.579 r  <hidden>
                         net (fo=1, routed)           0.000    66.579    <hidden>
    SLICE_X57Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.693 r  <hidden>
                         net (fo=1, routed)           0.000    66.693    <hidden>
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.807 r  <hidden>
                         net (fo=1, routed)           0.000    66.807    <hidden>
    SLICE_X57Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.921 r  <hidden>
                         net (fo=1, routed)           0.000    66.921    <hidden>
    SLICE_X57Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    67.234 r  <hidden>
                         net (fo=49, routed)          1.195    68.429    converter_x/m_axis_dout_tdata[15]
    DSP48_X1Y38          DSP48E1 (Prop_dsp48e1_A[19]_P[6])
                                                      4.023    72.452 f  converter_x/GRADOS_INT3/P[6]
                         net (fo=1, routed)           1.157    73.609    converter_x/GRADOS_INT3_n_99
    SLICE_X59Y98         LUT1 (Prop_lut1_I0_O)        0.124    73.733 r  converter_x/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000    73.733    converter_x/i__carry__0_i_3_n_0
    SLICE_X59Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.283 r  converter_x/_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    74.283    converter_x/_inferred__1/i__carry__0_n_0
    SLICE_X59Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.397 r  converter_x/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.001    74.397    converter_x/_inferred__1/i__carry__1_n_0
    SLICE_X59Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    74.636 f  converter_x/_inferred__1/i__carry__2/O[2]
                         net (fo=1, routed)           1.074    75.711    converter_x/GRADOS_INT3__0[15]
    SLICE_X60Y102        LUT3 (Prop_lut3_I1_O)        0.302    76.013 r  converter_x/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000    76.013    converter_x/i__carry_i_4__0_n_0
    SLICE_X60Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.546 r  converter_x/_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    76.546    converter_x/_inferred__2/i__carry_n_0
    SLICE_X60Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.663 r  converter_x/_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    76.663    converter_x/_inferred__2/i__carry__0_n_0
    SLICE_X60Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.780 r  converter_x/_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    76.780    converter_x/_inferred__2/i__carry__1_n_0
    SLICE_X60Y105        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    77.095 r  converter_x/_inferred__2/i__carry__2/O[3]
                         net (fo=1, routed)           0.802    77.896    converter_x/GRADOS_INT1[16]
    SLICE_X61Y106        LUT3 (Prop_lut3_I2_O)        0.307    78.203 r  converter_x/SEGMENTS_OBUF[6]_inst_i_632/O
                         net (fo=1, routed)           0.000    78.203    converter_x/SEGMENTS_OBUF[6]_inst_i_632_n_0
    SLICE_X61Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    78.735 r  converter_x/SEGMENTS_OBUF[6]_inst_i_277/CO[3]
                         net (fo=1, routed)           0.000    78.735    converter_x/SEGMENTS_OBUF[6]_inst_i_277_n_0
    SLICE_X61Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.849 r  converter_x/SEGMENTS_OBUF[6]_inst_i_164/CO[3]
                         net (fo=1, routed)           0.000    78.849    converter_x/SEGMENTS_OBUF[6]_inst_i_164_n_0
    SLICE_X61Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.963 r  converter_x/SEGMENTS_OBUF[6]_inst_i_63/CO[3]
                         net (fo=1, routed)           0.000    78.963    converter_x/SEGMENTS_OBUF[6]_inst_i_63_n_0
    SLICE_X61Y109        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    79.276 r  converter_x/SEGMENTS_OBUF[6]_inst_i_28/O[3]
                         net (fo=1199, routed)        9.196    88.472    converter_x/GRADOS_INT3_0[1]
    SLICE_X70Y110        LUT3 (Prop_lut3_I0_O)        0.306    88.778 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1607/O
                         net (fo=31, routed)          2.384    91.162    split_x/SEGMENTS_OBUF[6]_inst_i_196_0[1]
    SLICE_X72Y114        LUT5 (Prop_lut5_I1_O)        0.124    91.286 r  split_x/SEGMENTS_OBUF[6]_inst_i_6349/O
                         net (fo=1, routed)           0.000    91.286    split_x/SEGMENTS_OBUF[6]_inst_i_6349_n_0
    SLICE_X72Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.836 r  split_x/SEGMENTS_OBUF[6]_inst_i_6079/CO[3]
                         net (fo=1, routed)           0.000    91.836    split_x/SEGMENTS_OBUF[6]_inst_i_6079_n_0
    SLICE_X72Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.950 r  split_x/SEGMENTS_OBUF[6]_inst_i_5434/CO[3]
                         net (fo=1, routed)           0.000    91.950    split_x/SEGMENTS_OBUF[6]_inst_i_5434_n_0
    SLICE_X72Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.064 r  split_x/SEGMENTS_OBUF[6]_inst_i_4298/CO[3]
                         net (fo=1, routed)           0.000    92.064    split_x/SEGMENTS_OBUF[6]_inst_i_4298_n_0
    SLICE_X72Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.178 r  split_x/SEGMENTS_OBUF[6]_inst_i_3067/CO[3]
                         net (fo=1, routed)           0.000    92.178    split_x/SEGMENTS_OBUF[6]_inst_i_3067_n_0
    SLICE_X72Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.292 r  split_x/SEGMENTS_OBUF[6]_inst_i_1602/CO[3]
                         net (fo=1, routed)           0.000    92.292    split_x/SEGMENTS_OBUF[6]_inst_i_1602_n_0
    SLICE_X72Y119        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    92.531 r  split_x/SEGMENTS_OBUF[6]_inst_i_3111/O[2]
                         net (fo=3, routed)           0.909    93.440    converter_x/SEGMENTS_OBUF[6]_inst_i_813[2]
    SLICE_X70Y119        LUT5 (Prop_lut5_I4_O)        0.324    93.764 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1625/O
                         net (fo=2, routed)           0.928    94.691    converter_x/SEGMENTS_OBUF[6]_inst_i_3111[1]
    SLICE_X71Y119        LUT6 (Prop_lut6_I1_O)        0.328    95.019 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1628/O
                         net (fo=1, routed)           0.000    95.019    split_x/SEGMENTS_OBUF[6]_inst_i_807_5[1]
    SLICE_X71Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    95.420 r  split_x/SEGMENTS_OBUF[6]_inst_i_813/CO[3]
                         net (fo=1, routed)           0.000    95.420    split_x/SEGMENTS_OBUF[6]_inst_i_813_n_0
    SLICE_X71Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.534 r  split_x/SEGMENTS_OBUF[6]_inst_i_822/CO[3]
                         net (fo=1, routed)           0.000    95.534    split_x/SEGMENTS_OBUF[6]_inst_i_822_n_0
    SLICE_X71Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.648 r  split_x/SEGMENTS_OBUF[6]_inst_i_1503/CO[3]
                         net (fo=1, routed)           0.000    95.648    split_x/SEGMENTS_OBUF[6]_inst_i_1503_n_0
    SLICE_X71Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.762 r  split_x/SEGMENTS_OBUF[6]_inst_i_4206/CO[3]
                         net (fo=1, routed)           0.000    95.762    split_x/SEGMENTS_OBUF[6]_inst_i_4206_n_0
    SLICE_X71Y123        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    96.001 r  split_x/SEGMENTS_OBUF[6]_inst_i_4157/O[2]
                         net (fo=3, routed)           1.267    97.269    split_x/SEGMENTS_OBUF[6]_inst_i_4157_n_5
    SLICE_X77Y123        LUT3 (Prop_lut3_I2_O)        0.302    97.571 r  split_x/SEGMENTS_OBUF[6]_inst_i_4160/O
                         net (fo=2, routed)           0.912    98.482    split_x/SEGMENTS_OBUF[6]_inst_i_4160_n_0
    SLICE_X77Y123        LUT5 (Prop_lut5_I4_O)        0.153    98.635 r  split_x/SEGMENTS_OBUF[6]_inst_i_2878/O
                         net (fo=2, routed)           1.138    99.774    split_x/SEGMENTS_OBUF[6]_inst_i_2878_n_0
    SLICE_X76Y123        LUT6 (Prop_lut6_I0_O)        0.327   100.101 r  split_x/SEGMENTS_OBUF[6]_inst_i_2882/O
                         net (fo=1, routed)           0.000   100.101    split_x/SEGMENTS_OBUF[6]_inst_i_2882_n_0
    SLICE_X76Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   100.634 r  split_x/SEGMENTS_OBUF[6]_inst_i_1442/CO[3]
                         net (fo=1, routed)           0.000   100.634    split_x/SEGMENTS_OBUF[6]_inst_i_1442_n_0
    SLICE_X76Y124        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   100.873 r  split_x/SEGMENTS_OBUF[6]_inst_i_733/O[2]
                         net (fo=7, routed)           1.603   102.476    split_x/SEGMENTS_OBUF[6]_inst_i_733_n_5
    SLICE_X68Y127        LUT2 (Prop_lut2_I1_O)        0.301   102.777 r  split_x/SEGMENTS_OBUF[6]_inst_i_1481/O
                         net (fo=1, routed)           0.000   102.777    split_x/SEGMENTS_OBUF[6]_inst_i_1481_n_0
    SLICE_X68Y127        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   103.309 r  split_x/SEGMENTS_OBUF[6]_inst_i_749/CO[3]
                         net (fo=1, routed)           0.000   103.309    split_x/SEGMENTS_OBUF[6]_inst_i_749_n_0
    SLICE_X68Y128        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   103.622 r  split_x/SEGMENTS_OBUF[6]_inst_i_341/O[3]
                         net (fo=3, routed)           1.266   104.888    converter_x/SEGMENTS_OBUF[6]_inst_i_343[3]
    SLICE_X58Y127        LUT4 (Prop_lut4_I1_O)        0.332   105.220 r  converter_x/SEGMENTS_OBUF[6]_inst_i_344/O
                         net (fo=1, routed)           0.850   106.070    split_x/SEGMENTS_OBUF[6]_inst_i_202[0]
    SLICE_X69Y128        CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.583   106.653 r  split_x/SEGMENTS_OBUF[6]_inst_i_192/CO[0]
                         net (fo=57, routed)          1.567   108.220    split_x/SEGMENTS_OBUF[6]_inst_i_345[0]
    SLICE_X65Y127        LUT5 (Prop_lut5_I3_O)        0.373   108.593 r  split_x/SEGMENTS_OBUF[6]_inst_i_346/O
                         net (fo=1, routed)           0.479   109.072    split_x/SEGMENTS_OBUF[6]_inst_i_346_n_0
    SLICE_X66Y127        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   109.667 r  split_x/SEGMENTS_OBUF[6]_inst_i_194/CO[3]
                         net (fo=1, routed)           0.000   109.667    split_x/SEGMENTS_OBUF[6]_inst_i_194_n_0
    SLICE_X66Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   109.784 r  split_x/SEGMENTS_OBUF[6]_inst_i_1437/CO[3]
                         net (fo=1, routed)           0.000   109.784    split_x/SEGMENTS_OBUF[6]_inst_i_1437_n_0
    SLICE_X66Y129        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   110.099 f  split_x/SEGMENTS_OBUF[6]_inst_i_728/O[3]
                         net (fo=2, routed)           0.951   111.050    split_x/unidades4[12]
    SLICE_X67Y129        LUT5 (Prop_lut5_I4_O)        0.307   111.357 r  split_x/SEGMENTS_OBUF[6]_inst_i_5413/O
                         net (fo=1, routed)           0.000   111.357    split_x/SEGMENTS_OBUF[6]_inst_i_5413_n_0
    SLICE_X67Y129        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   111.758 r  split_x/SEGMENTS_OBUF[6]_inst_i_4261/CO[3]
                         net (fo=1, routed)           0.000   111.758    split_x/SEGMENTS_OBUF[6]_inst_i_4261_n_0
    SLICE_X67Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   111.980 r  split_x/SEGMENTS_OBUF[6]_inst_i_4259/O[0]
                         net (fo=1, routed)           0.818   112.797    split_x/unidades5[13]
    SLICE_X68Y130        LUT5 (Prop_lut5_I3_O)        0.299   113.096 r  split_x/SEGMENTS_OBUF[6]_inst_i_3046/O
                         net (fo=26, routed)          1.786   114.883    split_x/SEGMENTS_OBUF[6]_inst_i_3046_n_0
    SLICE_X60Y137        LUT3 (Prop_lut3_I2_O)        0.152   115.035 r  split_x/SEGMENTS_OBUF[6]_inst_i_1586/O
                         net (fo=2, routed)           0.966   116.001    split_x/SEGMENTS_OBUF[6]_inst_i_1586_n_0
    SLICE_X61Y133        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.750   116.751 r  split_x/SEGMENTS_OBUF[6]_inst_i_2997/CO[3]
                         net (fo=1, routed)           0.000   116.751    split_x/SEGMENTS_OBUF[6]_inst_i_2997_n_0
    SLICE_X61Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.865 r  split_x/SEGMENTS_OBUF[6]_inst_i_1522/CO[3]
                         net (fo=1, routed)           0.000   116.865    split_x/SEGMENTS_OBUF[6]_inst_i_1522_n_0
    SLICE_X61Y135        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   117.087 r  split_x/SEGMENTS_OBUF[6]_inst_i_3054/O[0]
                         net (fo=3, routed)           1.304   118.390    split_x/SEGMENTS_OBUF[6]_inst_i_3054_n_7
    SLICE_X59Y137        LUT4 (Prop_lut4_I3_O)        0.299   118.689 r  split_x/SEGMENTS_OBUF[6]_inst_i_1558/O
                         net (fo=1, routed)           0.000   118.689    split_x/SEGMENTS_OBUF[6]_inst_i_1558_n_0
    SLICE_X59Y137        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424   119.113 r  split_x/SEGMENTS_OBUF[6]_inst_i_793/O[1]
                         net (fo=3, routed)           0.613   119.726    split_x/SEGMENTS_OBUF[6]_inst_i_793_n_6
    SLICE_X60Y137        LUT3 (Prop_lut3_I1_O)        0.303   120.029 r  split_x/SEGMENTS_OBUF[6]_inst_i_797/O
                         net (fo=2, routed)           1.696   121.725    split_x/SEGMENTS_OBUF[6]_inst_i_797_n_0
    SLICE_X60Y132        LUT5 (Prop_lut5_I1_O)        0.153   121.878 r  split_x/SEGMENTS_OBUF[6]_inst_i_364/O
                         net (fo=2, routed)           1.046   122.924    split_x/SEGMENTS_OBUF[6]_inst_i_364_n_0
    SLICE_X59Y135        LUT6 (Prop_lut6_I0_O)        0.331   123.255 r  split_x/SEGMENTS_OBUF[6]_inst_i_368/O
                         net (fo=1, routed)           0.000   123.255    split_x/SEGMENTS_OBUF[6]_inst_i_368_n_0
    SLICE_X59Y135        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   123.787 r  split_x/SEGMENTS_OBUF[6]_inst_i_200/CO[3]
                         net (fo=1, routed)           0.000   123.787    split_x/SEGMENTS_OBUF[6]_inst_i_200_n_0
    SLICE_X59Y136        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   124.121 r  split_x/SEGMENTS_OBUF[6]_inst_i_357/O[1]
                         net (fo=2, routed)           0.754   124.875    split_x/SEGMENTS_OBUF[6]_inst_i_357_n_6
    SLICE_X57Y136        LUT2 (Prop_lut2_I0_O)        0.303   125.178 r  split_x/SEGMENTS_OBUF[6]_inst_i_359/O
                         net (fo=1, routed)           0.000   125.178    split_x/SEGMENTS_OBUF[6]_inst_i_359_n_0
    SLICE_X57Y136        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   125.405 r  split_x/SEGMENTS_OBUF[6]_inst_i_199/O[1]
                         net (fo=1, routed)           1.185   126.590    split_x/SEGMENTS_OBUF[6]_inst_i_199_n_6
    SLICE_X55Y129        LUT2 (Prop_lut2_I1_O)        0.303   126.893 r  split_x/SEGMENTS_OBUF[6]_inst_i_84/O
                         net (fo=1, routed)           0.000   126.893    split_x/SEGMENTS_OBUF[6]_inst_i_84_n_0
    SLICE_X55Y129        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   127.294 r  split_x/SEGMENTS_OBUF[6]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000   127.294    split_x/SEGMENTS_OBUF[6]_inst_i_32_n_0
    SLICE_X55Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   127.516 r  split_x/SEGMENTS_OBUF[6]_inst_i_76/O[0]
                         net (fo=4, routed)           1.394   128.910    split_x/SEGMENTS_OBUF[6]_inst_i_76_n_7
    SLICE_X50Y122        LUT4 (Prop_lut4_I3_O)        0.327   129.237 r  split_x/SEGMENTS_OBUF[6]_inst_i_133/O
                         net (fo=1, routed)           0.877   130.114    split_x/SEGMENTS_OBUF[6]_inst_i_133_n_0
    SLICE_X50Y115        LUT6 (Prop_lut6_I5_O)        0.348   130.462 r  split_x/SEGMENTS_OBUF[6]_inst_i_45/O
                         net (fo=1, routed)           0.000   130.462    fsm_inst/unidades[2]
    SLICE_X50Y115        MUXF7 (Prop_muxf7_I0_O)      0.241   130.703 r  fsm_inst/SEGMENTS_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.000   130.703    fsm_inst/SEGMENTS_OBUF[6]_inst_i_18_n_0
    SLICE_X50Y115        MUXF8 (Prop_muxf8_I0_O)      0.098   130.801 r  fsm_inst/SEGMENTS_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           1.244   132.045    RingCount/SEGMENTS_OBUF[4]_inst_i_1_2
    SLICE_X46Y127        LUT6 (Prop_lut6_I0_O)        0.319   132.364 r  RingCount/SEGMENTS_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.612   132.976    RingCount/sel0[3]
    SLICE_X45Y127        LUT6 (Prop_lut6_I0_O)        0.124   133.100 r  RingCount/SEGMENTS_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           5.051   138.151    SEGMENTS_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.555   141.706 r  SEGMENTS_OBUF[5]_inst/O
                         net (fo=0)                   0.000   141.706    SEGMENTS[5]
    R10                                                               r  SEGMENTS[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Accelerometer/ADXL_Control/ACCEL_Z_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        136.376ns  (logic 55.694ns (40.838%)  route 80.683ns (59.162%))
  Logic Levels:           179  (CARRY4=129 DSP48E1=1 LUT1=14 LUT2=8 LUT3=7 LUT4=4 LUT5=7 LUT6=6 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.638     5.241    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X32Y88         FDRE                                         r  Accelerometer/ADXL_Control/ACCEL_Z_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y88         FDRE (Prop_fdre_C_Q)         0.456     5.697 r  Accelerometer/ADXL_Control/ACCEL_Z_reg[2]/Q
                         net (fo=10, routed)          1.169     6.865    <hidden>
    SLICE_X34Y86         LUT2 (Prop_lut2_I1_O)        0.124     6.989 r  <hidden>
                         net (fo=1, routed)           0.000     6.989    <hidden>
    SLICE_X34Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.522 r  <hidden>
                         net (fo=1, routed)           0.000     7.522    <hidden>
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.639 r  <hidden>
                         net (fo=1, routed)           0.000     7.639    <hidden>
    SLICE_X34Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.756 r  <hidden>
                         net (fo=1, routed)           0.000     7.756    <hidden>
    SLICE_X34Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.975 r  <hidden>
                         net (fo=51, routed)          2.004     9.979    <hidden>
    SLICE_X38Y87         LUT4 (Prop_lut4_I2_O)        0.324    10.303 r  <hidden>
                         net (fo=1, routed)           0.966    11.270    <hidden>
    SLICE_X37Y91         LUT2 (Prop_lut2_I1_O)        0.331    11.601 r  <hidden>
                         net (fo=1, routed)           0.000    11.601    <hidden>
    SLICE_X37Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.002 r  <hidden>
                         net (fo=1, routed)           0.000    12.002    <hidden>
    SLICE_X37Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.116 r  <hidden>
                         net (fo=1, routed)           0.000    12.116    <hidden>
    SLICE_X37Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.230 r  <hidden>
                         net (fo=1, routed)           0.000    12.230    <hidden>
    SLICE_X37Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.543 f  <hidden>
                         net (fo=51, routed)          1.081    13.624    <hidden>
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.332    13.956 r  <hidden>
                         net (fo=1, routed)           0.828    14.784    <hidden>
    SLICE_X36Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782    15.566 r  <hidden>
                         net (fo=1, routed)           0.000    15.566    <hidden>
    SLICE_X36Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.680 r  <hidden>
                         net (fo=1, routed)           0.000    15.680    <hidden>
    SLICE_X36Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.794 r  <hidden>
                         net (fo=1, routed)           0.000    15.794    <hidden>
    SLICE_X36Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.908 r  <hidden>
                         net (fo=1, routed)           0.000    15.908    <hidden>
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.221 f  <hidden>
                         net (fo=59, routed)          1.747    17.968    <hidden>
    SLICE_X33Y89         LUT1 (Prop_lut1_I0_O)        0.306    18.274 r  <hidden>
                         net (fo=1, routed)           0.195    18.469    <hidden>
    SLICE_X32Y89         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    19.049 r  <hidden>
                         net (fo=1, routed)           0.000    19.049    <hidden>
    SLICE_X32Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.163 r  <hidden>
                         net (fo=1, routed)           0.000    19.163    <hidden>
    SLICE_X32Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.277 r  <hidden>
                         net (fo=1, routed)           0.000    19.277    <hidden>
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.391 r  <hidden>
                         net (fo=1, routed)           0.000    19.391    <hidden>
    SLICE_X32Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.704 f  <hidden>
                         net (fo=58, routed)          1.811    21.514    <hidden>
    SLICE_X31Y90         LUT1 (Prop_lut1_I0_O)        0.306    21.820 r  <hidden>
                         net (fo=1, routed)           0.344    22.165    <hidden>
    SLICE_X28Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    22.745 r  <hidden>
                         net (fo=1, routed)           0.000    22.745    <hidden>
    SLICE_X28Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.859 r  <hidden>
                         net (fo=1, routed)           0.000    22.859    <hidden>
    SLICE_X28Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.973 r  <hidden>
                         net (fo=1, routed)           0.000    22.973    <hidden>
    SLICE_X28Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.087 r  <hidden>
                         net (fo=1, routed)           0.000    23.087    <hidden>
    SLICE_X28Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.400 f  <hidden>
                         net (fo=57, routed)          1.439    24.839    <hidden>
    SLICE_X31Y90         LUT1 (Prop_lut1_I0_O)        0.306    25.145 r  <hidden>
                         net (fo=1, routed)           0.330    25.474    <hidden>
    SLICE_X31Y91         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    26.054 r  <hidden>
                         net (fo=1, routed)           0.000    26.054    <hidden>
    SLICE_X31Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.168 r  <hidden>
                         net (fo=1, routed)           0.000    26.168    <hidden>
    SLICE_X31Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.282 r  <hidden>
                         net (fo=1, routed)           0.000    26.282    <hidden>
    SLICE_X31Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.396 r  <hidden>
                         net (fo=1, routed)           0.000    26.396    <hidden>
    SLICE_X31Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.709 f  <hidden>
                         net (fo=56, routed)          1.577    28.287    <hidden>
    SLICE_X31Y90         LUT1 (Prop_lut1_I0_O)        0.306    28.593 r  <hidden>
                         net (fo=1, routed)           0.474    29.067    <hidden>
    SLICE_X33Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    29.647 r  <hidden>
                         net (fo=1, routed)           0.000    29.647    <hidden>
    SLICE_X33Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.761 r  <hidden>
                         net (fo=1, routed)           0.000    29.761    <hidden>
    SLICE_X33Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.875 r  <hidden>
                         net (fo=1, routed)           0.000    29.875    <hidden>
    SLICE_X33Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.989 r  <hidden>
                         net (fo=1, routed)           0.000    29.989    <hidden>
    SLICE_X33Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.302 f  <hidden>
                         net (fo=55, routed)          1.719    32.020    <hidden>
    SLICE_X35Y89         LUT1 (Prop_lut1_I0_O)        0.306    32.326 r  <hidden>
                         net (fo=1, routed)           0.514    32.841    <hidden>
    SLICE_X34Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    33.436 r  <hidden>
                         net (fo=1, routed)           0.000    33.436    <hidden>
    SLICE_X34Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.553 r  <hidden>
                         net (fo=1, routed)           0.000    33.553    <hidden>
    SLICE_X34Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.670 r  <hidden>
                         net (fo=1, routed)           0.000    33.670    <hidden>
    SLICE_X34Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.787 r  <hidden>
                         net (fo=1, routed)           0.000    33.787    <hidden>
    SLICE_X34Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    34.102 f  <hidden>
                         net (fo=54, routed)          1.350    35.451    <hidden>
    SLICE_X40Y95         LUT1 (Prop_lut1_I0_O)        0.307    35.758 r  <hidden>
                         net (fo=1, routed)           0.520    36.278    <hidden>
    SLICE_X35Y95         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    36.858 r  <hidden>
                         net (fo=1, routed)           0.000    36.858    <hidden>
    SLICE_X35Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.972 r  <hidden>
                         net (fo=1, routed)           0.000    36.972    <hidden>
    SLICE_X35Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.086 r  <hidden>
                         net (fo=1, routed)           0.000    37.086    <hidden>
    SLICE_X35Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.200 r  <hidden>
                         net (fo=1, routed)           0.000    37.200    <hidden>
    SLICE_X35Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    37.513 f  <hidden>
                         net (fo=53, routed)          0.886    38.399    <hidden>
    SLICE_X40Y95         LUT1 (Prop_lut1_I0_O)        0.306    38.705 r  <hidden>
                         net (fo=1, routed)           0.473    39.178    <hidden>
    SLICE_X37Y95         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    39.758 r  <hidden>
                         net (fo=1, routed)           0.000    39.758    <hidden>
    SLICE_X37Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.872 r  <hidden>
                         net (fo=1, routed)           0.000    39.872    <hidden>
    SLICE_X37Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.986 r  <hidden>
                         net (fo=1, routed)           0.000    39.986    <hidden>
    SLICE_X37Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.100 r  <hidden>
                         net (fo=1, routed)           0.000    40.100    <hidden>
    SLICE_X37Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    40.413 f  <hidden>
                         net (fo=52, routed)          1.304    41.717    <hidden>
    SLICE_X40Y94         LUT1 (Prop_lut1_I0_O)        0.306    42.023 r  <hidden>
                         net (fo=1, routed)           0.323    42.346    <hidden>
    SLICE_X38Y94         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    42.941 r  <hidden>
                         net (fo=1, routed)           0.000    42.941    <hidden>
    SLICE_X38Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.058 r  <hidden>
                         net (fo=1, routed)           0.000    43.058    <hidden>
    SLICE_X38Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.175 r  <hidden>
                         net (fo=1, routed)           0.000    43.175    <hidden>
    SLICE_X38Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.292 r  <hidden>
                         net (fo=1, routed)           0.000    43.292    <hidden>
    SLICE_X38Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    43.607 f  <hidden>
                         net (fo=51, routed)          1.553    45.161    <hidden>
    SLICE_X40Y92         LUT1 (Prop_lut1_I0_O)        0.307    45.468 r  <hidden>
                         net (fo=1, routed)           0.189    45.657    <hidden>
    SLICE_X41Y92         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    46.237 r  <hidden>
                         net (fo=1, routed)           0.000    46.237    <hidden>
    SLICE_X41Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.351 r  <hidden>
                         net (fo=1, routed)           0.000    46.351    <hidden>
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.465 r  <hidden>
                         net (fo=1, routed)           0.000    46.465    <hidden>
    SLICE_X41Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.579 r  <hidden>
                         net (fo=1, routed)           0.000    46.579    <hidden>
    SLICE_X41Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    46.892 f  <hidden>
                         net (fo=50, routed)          1.233    48.125    <hidden>
    SLICE_X42Y94         LUT1 (Prop_lut1_I0_O)        0.306    48.431 r  <hidden>
                         net (fo=1, routed)           0.480    48.911    <hidden>
    SLICE_X45Y94         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    49.491 r  <hidden>
                         net (fo=1, routed)           0.000    49.491    <hidden>
    SLICE_X45Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.605 r  <hidden>
                         net (fo=1, routed)           0.000    49.605    <hidden>
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.719 r  <hidden>
                         net (fo=1, routed)           0.000    49.719    <hidden>
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.833 r  <hidden>
                         net (fo=1, routed)           0.000    49.833    <hidden>
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    50.146 f  <hidden>
                         net (fo=49, routed)          1.416    51.562    <hidden>
    SLICE_X49Y94         LUT1 (Prop_lut1_I0_O)        0.306    51.868 r  <hidden>
                         net (fo=1, routed)           0.476    52.344    <hidden>
    SLICE_X47Y94         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    52.924 r  <hidden>
                         net (fo=1, routed)           0.000    52.924    <hidden>
    SLICE_X47Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.038 r  <hidden>
                         net (fo=1, routed)           0.000    53.038    <hidden>
    SLICE_X47Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.152 r  <hidden>
                         net (fo=1, routed)           0.000    53.152    <hidden>
    SLICE_X47Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.266 r  <hidden>
                         net (fo=1, routed)           0.000    53.266    <hidden>
    SLICE_X47Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    53.579 f  <hidden>
                         net (fo=41, routed)          1.381    54.960    <hidden>
    SLICE_X49Y94         LUT1 (Prop_lut1_I0_O)        0.306    55.266 r  <hidden>
                         net (fo=1, routed)           0.550    55.816    <hidden>
    SLICE_X48Y94         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    56.396 r  <hidden>
                         net (fo=1, routed)           0.000    56.396    <hidden>
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.510 r  <hidden>
                         net (fo=1, routed)           0.000    56.510    <hidden>
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.624 r  <hidden>
                         net (fo=1, routed)           0.000    56.624    <hidden>
    SLICE_X48Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.738 r  <hidden>
                         net (fo=1, routed)           0.000    56.738    <hidden>
    SLICE_X48Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    57.051 r  <hidden>
                         net (fo=21, routed)          1.733    58.784    <hidden>
    SLICE_X53Y89         LUT2 (Prop_lut2_I0_O)        0.306    59.090 r  <hidden>
                         net (fo=1, routed)           0.000    59.090    <hidden>
    SLICE_X53Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    59.491 r  <hidden>
                         net (fo=1, routed)           0.000    59.491    <hidden>
    SLICE_X53Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.605 r  <hidden>
                         net (fo=1, routed)           0.000    59.605    <hidden>
    SLICE_X53Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.719 r  <hidden>
                         net (fo=1, routed)           0.000    59.719    <hidden>
    SLICE_X53Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.833 r  <hidden>
                         net (fo=1, routed)           0.000    59.833    <hidden>
    SLICE_X53Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    60.146 r  <hidden>
                         net (fo=2, routed)           0.970    61.116    <hidden>
    SLICE_X56Y95         LUT3 (Prop_lut3_I0_O)        0.330    61.446 r  <hidden>
                         net (fo=21, routed)          1.395    62.840    <hidden>
    SLICE_X56Y90         LUT2 (Prop_lut2_I0_O)        0.328    63.168 r  <hidden>
                         net (fo=1, routed)           0.000    63.168    <hidden>
    SLICE_X56Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.701 r  <hidden>
                         net (fo=1, routed)           0.000    63.701    <hidden>
    SLICE_X56Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.818 r  <hidden>
                         net (fo=1, routed)           0.000    63.818    <hidden>
    SLICE_X56Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.935 r  <hidden>
                         net (fo=1, routed)           0.000    63.935    <hidden>
    SLICE_X56Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.052 r  <hidden>
                         net (fo=1, routed)           0.000    64.052    <hidden>
    SLICE_X56Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    64.367 r  <hidden>
                         net (fo=2, routed)           0.828    65.195    <hidden>
    SLICE_X58Y91         LUT2 (Prop_lut2_I1_O)        0.307    65.502 r  <hidden>
                         net (fo=1, routed)           0.496    65.999    <hidden>
    SLICE_X57Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    66.579 r  <hidden>
                         net (fo=1, routed)           0.000    66.579    <hidden>
    SLICE_X57Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.693 r  <hidden>
                         net (fo=1, routed)           0.000    66.693    <hidden>
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.807 r  <hidden>
                         net (fo=1, routed)           0.000    66.807    <hidden>
    SLICE_X57Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.921 r  <hidden>
                         net (fo=1, routed)           0.000    66.921    <hidden>
    SLICE_X57Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    67.234 r  <hidden>
                         net (fo=49, routed)          1.195    68.429    converter_x/m_axis_dout_tdata[15]
    DSP48_X1Y38          DSP48E1 (Prop_dsp48e1_A[19]_P[6])
                                                      4.023    72.452 f  converter_x/GRADOS_INT3/P[6]
                         net (fo=1, routed)           1.157    73.609    converter_x/GRADOS_INT3_n_99
    SLICE_X59Y98         LUT1 (Prop_lut1_I0_O)        0.124    73.733 r  converter_x/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000    73.733    converter_x/i__carry__0_i_3_n_0
    SLICE_X59Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.283 r  converter_x/_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    74.283    converter_x/_inferred__1/i__carry__0_n_0
    SLICE_X59Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.397 r  converter_x/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.001    74.397    converter_x/_inferred__1/i__carry__1_n_0
    SLICE_X59Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    74.636 f  converter_x/_inferred__1/i__carry__2/O[2]
                         net (fo=1, routed)           1.074    75.711    converter_x/GRADOS_INT3__0[15]
    SLICE_X60Y102        LUT3 (Prop_lut3_I1_O)        0.302    76.013 r  converter_x/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000    76.013    converter_x/i__carry_i_4__0_n_0
    SLICE_X60Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.546 r  converter_x/_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    76.546    converter_x/_inferred__2/i__carry_n_0
    SLICE_X60Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.663 r  converter_x/_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    76.663    converter_x/_inferred__2/i__carry__0_n_0
    SLICE_X60Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.780 r  converter_x/_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    76.780    converter_x/_inferred__2/i__carry__1_n_0
    SLICE_X60Y105        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    77.095 r  converter_x/_inferred__2/i__carry__2/O[3]
                         net (fo=1, routed)           0.802    77.896    converter_x/GRADOS_INT1[16]
    SLICE_X61Y106        LUT3 (Prop_lut3_I2_O)        0.307    78.203 r  converter_x/SEGMENTS_OBUF[6]_inst_i_632/O
                         net (fo=1, routed)           0.000    78.203    converter_x/SEGMENTS_OBUF[6]_inst_i_632_n_0
    SLICE_X61Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    78.735 r  converter_x/SEGMENTS_OBUF[6]_inst_i_277/CO[3]
                         net (fo=1, routed)           0.000    78.735    converter_x/SEGMENTS_OBUF[6]_inst_i_277_n_0
    SLICE_X61Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.849 r  converter_x/SEGMENTS_OBUF[6]_inst_i_164/CO[3]
                         net (fo=1, routed)           0.000    78.849    converter_x/SEGMENTS_OBUF[6]_inst_i_164_n_0
    SLICE_X61Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.963 r  converter_x/SEGMENTS_OBUF[6]_inst_i_63/CO[3]
                         net (fo=1, routed)           0.000    78.963    converter_x/SEGMENTS_OBUF[6]_inst_i_63_n_0
    SLICE_X61Y109        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    79.276 r  converter_x/SEGMENTS_OBUF[6]_inst_i_28/O[3]
                         net (fo=1199, routed)        9.196    88.472    converter_x/GRADOS_INT3_0[1]
    SLICE_X70Y110        LUT3 (Prop_lut3_I0_O)        0.306    88.778 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1607/O
                         net (fo=31, routed)          2.384    91.162    split_x/SEGMENTS_OBUF[6]_inst_i_196_0[1]
    SLICE_X72Y114        LUT5 (Prop_lut5_I1_O)        0.124    91.286 r  split_x/SEGMENTS_OBUF[6]_inst_i_6349/O
                         net (fo=1, routed)           0.000    91.286    split_x/SEGMENTS_OBUF[6]_inst_i_6349_n_0
    SLICE_X72Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.836 r  split_x/SEGMENTS_OBUF[6]_inst_i_6079/CO[3]
                         net (fo=1, routed)           0.000    91.836    split_x/SEGMENTS_OBUF[6]_inst_i_6079_n_0
    SLICE_X72Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.950 r  split_x/SEGMENTS_OBUF[6]_inst_i_5434/CO[3]
                         net (fo=1, routed)           0.000    91.950    split_x/SEGMENTS_OBUF[6]_inst_i_5434_n_0
    SLICE_X72Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.064 r  split_x/SEGMENTS_OBUF[6]_inst_i_4298/CO[3]
                         net (fo=1, routed)           0.000    92.064    split_x/SEGMENTS_OBUF[6]_inst_i_4298_n_0
    SLICE_X72Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.178 r  split_x/SEGMENTS_OBUF[6]_inst_i_3067/CO[3]
                         net (fo=1, routed)           0.000    92.178    split_x/SEGMENTS_OBUF[6]_inst_i_3067_n_0
    SLICE_X72Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.292 r  split_x/SEGMENTS_OBUF[6]_inst_i_1602/CO[3]
                         net (fo=1, routed)           0.000    92.292    split_x/SEGMENTS_OBUF[6]_inst_i_1602_n_0
    SLICE_X72Y119        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    92.531 r  split_x/SEGMENTS_OBUF[6]_inst_i_3111/O[2]
                         net (fo=3, routed)           0.909    93.440    converter_x/SEGMENTS_OBUF[6]_inst_i_813[2]
    SLICE_X70Y119        LUT5 (Prop_lut5_I4_O)        0.324    93.764 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1625/O
                         net (fo=2, routed)           0.928    94.691    converter_x/SEGMENTS_OBUF[6]_inst_i_3111[1]
    SLICE_X71Y119        LUT6 (Prop_lut6_I1_O)        0.328    95.019 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1628/O
                         net (fo=1, routed)           0.000    95.019    split_x/SEGMENTS_OBUF[6]_inst_i_807_5[1]
    SLICE_X71Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    95.420 r  split_x/SEGMENTS_OBUF[6]_inst_i_813/CO[3]
                         net (fo=1, routed)           0.000    95.420    split_x/SEGMENTS_OBUF[6]_inst_i_813_n_0
    SLICE_X71Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.534 r  split_x/SEGMENTS_OBUF[6]_inst_i_822/CO[3]
                         net (fo=1, routed)           0.000    95.534    split_x/SEGMENTS_OBUF[6]_inst_i_822_n_0
    SLICE_X71Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.648 r  split_x/SEGMENTS_OBUF[6]_inst_i_1503/CO[3]
                         net (fo=1, routed)           0.000    95.648    split_x/SEGMENTS_OBUF[6]_inst_i_1503_n_0
    SLICE_X71Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.762 r  split_x/SEGMENTS_OBUF[6]_inst_i_4206/CO[3]
                         net (fo=1, routed)           0.000    95.762    split_x/SEGMENTS_OBUF[6]_inst_i_4206_n_0
    SLICE_X71Y123        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    96.001 r  split_x/SEGMENTS_OBUF[6]_inst_i_4157/O[2]
                         net (fo=3, routed)           1.267    97.269    split_x/SEGMENTS_OBUF[6]_inst_i_4157_n_5
    SLICE_X77Y123        LUT3 (Prop_lut3_I2_O)        0.302    97.571 r  split_x/SEGMENTS_OBUF[6]_inst_i_4160/O
                         net (fo=2, routed)           0.912    98.482    split_x/SEGMENTS_OBUF[6]_inst_i_4160_n_0
    SLICE_X77Y123        LUT5 (Prop_lut5_I4_O)        0.153    98.635 r  split_x/SEGMENTS_OBUF[6]_inst_i_2878/O
                         net (fo=2, routed)           1.138    99.774    split_x/SEGMENTS_OBUF[6]_inst_i_2878_n_0
    SLICE_X76Y123        LUT6 (Prop_lut6_I0_O)        0.327   100.101 r  split_x/SEGMENTS_OBUF[6]_inst_i_2882/O
                         net (fo=1, routed)           0.000   100.101    split_x/SEGMENTS_OBUF[6]_inst_i_2882_n_0
    SLICE_X76Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   100.634 r  split_x/SEGMENTS_OBUF[6]_inst_i_1442/CO[3]
                         net (fo=1, routed)           0.000   100.634    split_x/SEGMENTS_OBUF[6]_inst_i_1442_n_0
    SLICE_X76Y124        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   100.873 r  split_x/SEGMENTS_OBUF[6]_inst_i_733/O[2]
                         net (fo=7, routed)           1.603   102.476    split_x/SEGMENTS_OBUF[6]_inst_i_733_n_5
    SLICE_X68Y127        LUT2 (Prop_lut2_I1_O)        0.301   102.777 r  split_x/SEGMENTS_OBUF[6]_inst_i_1481/O
                         net (fo=1, routed)           0.000   102.777    split_x/SEGMENTS_OBUF[6]_inst_i_1481_n_0
    SLICE_X68Y127        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   103.309 r  split_x/SEGMENTS_OBUF[6]_inst_i_749/CO[3]
                         net (fo=1, routed)           0.000   103.309    split_x/SEGMENTS_OBUF[6]_inst_i_749_n_0
    SLICE_X68Y128        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   103.622 r  split_x/SEGMENTS_OBUF[6]_inst_i_341/O[3]
                         net (fo=3, routed)           1.266   104.888    converter_x/SEGMENTS_OBUF[6]_inst_i_343[3]
    SLICE_X58Y127        LUT4 (Prop_lut4_I1_O)        0.332   105.220 r  converter_x/SEGMENTS_OBUF[6]_inst_i_344/O
                         net (fo=1, routed)           0.850   106.070    split_x/SEGMENTS_OBUF[6]_inst_i_202[0]
    SLICE_X69Y128        CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.583   106.653 r  split_x/SEGMENTS_OBUF[6]_inst_i_192/CO[0]
                         net (fo=57, routed)          1.567   108.220    split_x/SEGMENTS_OBUF[6]_inst_i_345[0]
    SLICE_X65Y127        LUT5 (Prop_lut5_I3_O)        0.373   108.593 r  split_x/SEGMENTS_OBUF[6]_inst_i_346/O
                         net (fo=1, routed)           0.479   109.072    split_x/SEGMENTS_OBUF[6]_inst_i_346_n_0
    SLICE_X66Y127        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   109.667 r  split_x/SEGMENTS_OBUF[6]_inst_i_194/CO[3]
                         net (fo=1, routed)           0.000   109.667    split_x/SEGMENTS_OBUF[6]_inst_i_194_n_0
    SLICE_X66Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   109.784 r  split_x/SEGMENTS_OBUF[6]_inst_i_1437/CO[3]
                         net (fo=1, routed)           0.000   109.784    split_x/SEGMENTS_OBUF[6]_inst_i_1437_n_0
    SLICE_X66Y129        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   110.099 f  split_x/SEGMENTS_OBUF[6]_inst_i_728/O[3]
                         net (fo=2, routed)           0.951   111.050    split_x/unidades4[12]
    SLICE_X67Y129        LUT5 (Prop_lut5_I4_O)        0.307   111.357 r  split_x/SEGMENTS_OBUF[6]_inst_i_5413/O
                         net (fo=1, routed)           0.000   111.357    split_x/SEGMENTS_OBUF[6]_inst_i_5413_n_0
    SLICE_X67Y129        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   111.758 r  split_x/SEGMENTS_OBUF[6]_inst_i_4261/CO[3]
                         net (fo=1, routed)           0.000   111.758    split_x/SEGMENTS_OBUF[6]_inst_i_4261_n_0
    SLICE_X67Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   111.980 r  split_x/SEGMENTS_OBUF[6]_inst_i_4259/O[0]
                         net (fo=1, routed)           0.818   112.797    split_x/unidades5[13]
    SLICE_X68Y130        LUT5 (Prop_lut5_I3_O)        0.299   113.096 r  split_x/SEGMENTS_OBUF[6]_inst_i_3046/O
                         net (fo=26, routed)          1.786   114.883    split_x/SEGMENTS_OBUF[6]_inst_i_3046_n_0
    SLICE_X60Y137        LUT3 (Prop_lut3_I2_O)        0.152   115.035 r  split_x/SEGMENTS_OBUF[6]_inst_i_1586/O
                         net (fo=2, routed)           0.966   116.001    split_x/SEGMENTS_OBUF[6]_inst_i_1586_n_0
    SLICE_X61Y133        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.750   116.751 r  split_x/SEGMENTS_OBUF[6]_inst_i_2997/CO[3]
                         net (fo=1, routed)           0.000   116.751    split_x/SEGMENTS_OBUF[6]_inst_i_2997_n_0
    SLICE_X61Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.865 r  split_x/SEGMENTS_OBUF[6]_inst_i_1522/CO[3]
                         net (fo=1, routed)           0.000   116.865    split_x/SEGMENTS_OBUF[6]_inst_i_1522_n_0
    SLICE_X61Y135        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   117.087 r  split_x/SEGMENTS_OBUF[6]_inst_i_3054/O[0]
                         net (fo=3, routed)           1.304   118.390    split_x/SEGMENTS_OBUF[6]_inst_i_3054_n_7
    SLICE_X59Y137        LUT4 (Prop_lut4_I3_O)        0.299   118.689 r  split_x/SEGMENTS_OBUF[6]_inst_i_1558/O
                         net (fo=1, routed)           0.000   118.689    split_x/SEGMENTS_OBUF[6]_inst_i_1558_n_0
    SLICE_X59Y137        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424   119.113 r  split_x/SEGMENTS_OBUF[6]_inst_i_793/O[1]
                         net (fo=3, routed)           0.613   119.726    split_x/SEGMENTS_OBUF[6]_inst_i_793_n_6
    SLICE_X60Y137        LUT3 (Prop_lut3_I1_O)        0.303   120.029 r  split_x/SEGMENTS_OBUF[6]_inst_i_797/O
                         net (fo=2, routed)           1.696   121.725    split_x/SEGMENTS_OBUF[6]_inst_i_797_n_0
    SLICE_X60Y132        LUT5 (Prop_lut5_I1_O)        0.153   121.878 r  split_x/SEGMENTS_OBUF[6]_inst_i_364/O
                         net (fo=2, routed)           1.046   122.924    split_x/SEGMENTS_OBUF[6]_inst_i_364_n_0
    SLICE_X59Y135        LUT6 (Prop_lut6_I0_O)        0.331   123.255 r  split_x/SEGMENTS_OBUF[6]_inst_i_368/O
                         net (fo=1, routed)           0.000   123.255    split_x/SEGMENTS_OBUF[6]_inst_i_368_n_0
    SLICE_X59Y135        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   123.787 r  split_x/SEGMENTS_OBUF[6]_inst_i_200/CO[3]
                         net (fo=1, routed)           0.000   123.787    split_x/SEGMENTS_OBUF[6]_inst_i_200_n_0
    SLICE_X59Y136        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   124.121 r  split_x/SEGMENTS_OBUF[6]_inst_i_357/O[1]
                         net (fo=2, routed)           0.754   124.875    split_x/SEGMENTS_OBUF[6]_inst_i_357_n_6
    SLICE_X57Y136        LUT2 (Prop_lut2_I0_O)        0.303   125.178 r  split_x/SEGMENTS_OBUF[6]_inst_i_359/O
                         net (fo=1, routed)           0.000   125.178    split_x/SEGMENTS_OBUF[6]_inst_i_359_n_0
    SLICE_X57Y136        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   125.405 r  split_x/SEGMENTS_OBUF[6]_inst_i_199/O[1]
                         net (fo=1, routed)           1.185   126.590    split_x/SEGMENTS_OBUF[6]_inst_i_199_n_6
    SLICE_X55Y129        LUT2 (Prop_lut2_I1_O)        0.303   126.893 r  split_x/SEGMENTS_OBUF[6]_inst_i_84/O
                         net (fo=1, routed)           0.000   126.893    split_x/SEGMENTS_OBUF[6]_inst_i_84_n_0
    SLICE_X55Y129        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   127.294 r  split_x/SEGMENTS_OBUF[6]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000   127.294    split_x/SEGMENTS_OBUF[6]_inst_i_32_n_0
    SLICE_X55Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   127.516 r  split_x/SEGMENTS_OBUF[6]_inst_i_76/O[0]
                         net (fo=4, routed)           1.394   128.910    split_x/SEGMENTS_OBUF[6]_inst_i_76_n_7
    SLICE_X50Y122        LUT4 (Prop_lut4_I3_O)        0.327   129.237 r  split_x/SEGMENTS_OBUF[6]_inst_i_133/O
                         net (fo=1, routed)           0.877   130.114    split_x/SEGMENTS_OBUF[6]_inst_i_133_n_0
    SLICE_X50Y115        LUT6 (Prop_lut6_I5_O)        0.348   130.462 r  split_x/SEGMENTS_OBUF[6]_inst_i_45/O
                         net (fo=1, routed)           0.000   130.462    fsm_inst/unidades[2]
    SLICE_X50Y115        MUXF7 (Prop_muxf7_I0_O)      0.241   130.703 r  fsm_inst/SEGMENTS_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.000   130.703    fsm_inst/SEGMENTS_OBUF[6]_inst_i_18_n_0
    SLICE_X50Y115        MUXF8 (Prop_muxf8_I0_O)      0.098   130.801 r  fsm_inst/SEGMENTS_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           1.244   132.045    RingCount/SEGMENTS_OBUF[4]_inst_i_1_2
    SLICE_X46Y127        LUT6 (Prop_lut6_I0_O)        0.319   132.364 r  RingCount/SEGMENTS_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.827   133.191    RingCount/sel0[3]
    SLICE_X46Y126        LUT6 (Prop_lut6_I0_O)        0.124   133.315 r  RingCount/SEGMENTS_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.742   138.056    SEGMENTS_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561   141.617 r  SEGMENTS_OBUF[1]_inst/O
                         net (fo=0)                   0.000   141.617    SEGMENTS[1]
    T11                                                               r  SEGMENTS[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Accelerometer/ADXL_Control/ACCEL_Z_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        135.637ns  (logic 55.611ns (41.000%)  route 80.026ns (59.000%))
  Logic Levels:           179  (CARRY4=129 DSP48E1=1 LUT1=14 LUT2=8 LUT3=7 LUT4=3 LUT5=9 LUT6=5 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.638     5.241    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X32Y88         FDRE                                         r  Accelerometer/ADXL_Control/ACCEL_Z_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y88         FDRE (Prop_fdre_C_Q)         0.456     5.697 r  Accelerometer/ADXL_Control/ACCEL_Z_reg[2]/Q
                         net (fo=10, routed)          1.169     6.865    <hidden>
    SLICE_X34Y86         LUT2 (Prop_lut2_I1_O)        0.124     6.989 r  <hidden>
                         net (fo=1, routed)           0.000     6.989    <hidden>
    SLICE_X34Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.522 r  <hidden>
                         net (fo=1, routed)           0.000     7.522    <hidden>
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.639 r  <hidden>
                         net (fo=1, routed)           0.000     7.639    <hidden>
    SLICE_X34Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.756 r  <hidden>
                         net (fo=1, routed)           0.000     7.756    <hidden>
    SLICE_X34Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.975 r  <hidden>
                         net (fo=51, routed)          2.004     9.979    <hidden>
    SLICE_X38Y87         LUT4 (Prop_lut4_I2_O)        0.324    10.303 r  <hidden>
                         net (fo=1, routed)           0.966    11.270    <hidden>
    SLICE_X37Y91         LUT2 (Prop_lut2_I1_O)        0.331    11.601 r  <hidden>
                         net (fo=1, routed)           0.000    11.601    <hidden>
    SLICE_X37Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.002 r  <hidden>
                         net (fo=1, routed)           0.000    12.002    <hidden>
    SLICE_X37Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.116 r  <hidden>
                         net (fo=1, routed)           0.000    12.116    <hidden>
    SLICE_X37Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.230 r  <hidden>
                         net (fo=1, routed)           0.000    12.230    <hidden>
    SLICE_X37Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.543 f  <hidden>
                         net (fo=51, routed)          1.081    13.624    <hidden>
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.332    13.956 r  <hidden>
                         net (fo=1, routed)           0.828    14.784    <hidden>
    SLICE_X36Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782    15.566 r  <hidden>
                         net (fo=1, routed)           0.000    15.566    <hidden>
    SLICE_X36Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.680 r  <hidden>
                         net (fo=1, routed)           0.000    15.680    <hidden>
    SLICE_X36Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.794 r  <hidden>
                         net (fo=1, routed)           0.000    15.794    <hidden>
    SLICE_X36Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.908 r  <hidden>
                         net (fo=1, routed)           0.000    15.908    <hidden>
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.221 f  <hidden>
                         net (fo=59, routed)          1.747    17.968    <hidden>
    SLICE_X33Y89         LUT1 (Prop_lut1_I0_O)        0.306    18.274 r  <hidden>
                         net (fo=1, routed)           0.195    18.469    <hidden>
    SLICE_X32Y89         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    19.049 r  <hidden>
                         net (fo=1, routed)           0.000    19.049    <hidden>
    SLICE_X32Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.163 r  <hidden>
                         net (fo=1, routed)           0.000    19.163    <hidden>
    SLICE_X32Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.277 r  <hidden>
                         net (fo=1, routed)           0.000    19.277    <hidden>
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.391 r  <hidden>
                         net (fo=1, routed)           0.000    19.391    <hidden>
    SLICE_X32Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.704 f  <hidden>
                         net (fo=58, routed)          1.811    21.514    <hidden>
    SLICE_X31Y90         LUT1 (Prop_lut1_I0_O)        0.306    21.820 r  <hidden>
                         net (fo=1, routed)           0.344    22.165    <hidden>
    SLICE_X28Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    22.745 r  <hidden>
                         net (fo=1, routed)           0.000    22.745    <hidden>
    SLICE_X28Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.859 r  <hidden>
                         net (fo=1, routed)           0.000    22.859    <hidden>
    SLICE_X28Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.973 r  <hidden>
                         net (fo=1, routed)           0.000    22.973    <hidden>
    SLICE_X28Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.087 r  <hidden>
                         net (fo=1, routed)           0.000    23.087    <hidden>
    SLICE_X28Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.400 f  <hidden>
                         net (fo=57, routed)          1.439    24.839    <hidden>
    SLICE_X31Y90         LUT1 (Prop_lut1_I0_O)        0.306    25.145 r  <hidden>
                         net (fo=1, routed)           0.330    25.474    <hidden>
    SLICE_X31Y91         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    26.054 r  <hidden>
                         net (fo=1, routed)           0.000    26.054    <hidden>
    SLICE_X31Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.168 r  <hidden>
                         net (fo=1, routed)           0.000    26.168    <hidden>
    SLICE_X31Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.282 r  <hidden>
                         net (fo=1, routed)           0.000    26.282    <hidden>
    SLICE_X31Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.396 r  <hidden>
                         net (fo=1, routed)           0.000    26.396    <hidden>
    SLICE_X31Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.709 f  <hidden>
                         net (fo=56, routed)          1.577    28.287    <hidden>
    SLICE_X31Y90         LUT1 (Prop_lut1_I0_O)        0.306    28.593 r  <hidden>
                         net (fo=1, routed)           0.474    29.067    <hidden>
    SLICE_X33Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    29.647 r  <hidden>
                         net (fo=1, routed)           0.000    29.647    <hidden>
    SLICE_X33Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.761 r  <hidden>
                         net (fo=1, routed)           0.000    29.761    <hidden>
    SLICE_X33Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.875 r  <hidden>
                         net (fo=1, routed)           0.000    29.875    <hidden>
    SLICE_X33Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.989 r  <hidden>
                         net (fo=1, routed)           0.000    29.989    <hidden>
    SLICE_X33Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.302 f  <hidden>
                         net (fo=55, routed)          1.719    32.020    <hidden>
    SLICE_X35Y89         LUT1 (Prop_lut1_I0_O)        0.306    32.326 r  <hidden>
                         net (fo=1, routed)           0.514    32.841    <hidden>
    SLICE_X34Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    33.436 r  <hidden>
                         net (fo=1, routed)           0.000    33.436    <hidden>
    SLICE_X34Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.553 r  <hidden>
                         net (fo=1, routed)           0.000    33.553    <hidden>
    SLICE_X34Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.670 r  <hidden>
                         net (fo=1, routed)           0.000    33.670    <hidden>
    SLICE_X34Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.787 r  <hidden>
                         net (fo=1, routed)           0.000    33.787    <hidden>
    SLICE_X34Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    34.102 f  <hidden>
                         net (fo=54, routed)          1.350    35.451    <hidden>
    SLICE_X40Y95         LUT1 (Prop_lut1_I0_O)        0.307    35.758 r  <hidden>
                         net (fo=1, routed)           0.520    36.278    <hidden>
    SLICE_X35Y95         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    36.858 r  <hidden>
                         net (fo=1, routed)           0.000    36.858    <hidden>
    SLICE_X35Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.972 r  <hidden>
                         net (fo=1, routed)           0.000    36.972    <hidden>
    SLICE_X35Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.086 r  <hidden>
                         net (fo=1, routed)           0.000    37.086    <hidden>
    SLICE_X35Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.200 r  <hidden>
                         net (fo=1, routed)           0.000    37.200    <hidden>
    SLICE_X35Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    37.513 f  <hidden>
                         net (fo=53, routed)          0.886    38.399    <hidden>
    SLICE_X40Y95         LUT1 (Prop_lut1_I0_O)        0.306    38.705 r  <hidden>
                         net (fo=1, routed)           0.473    39.178    <hidden>
    SLICE_X37Y95         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    39.758 r  <hidden>
                         net (fo=1, routed)           0.000    39.758    <hidden>
    SLICE_X37Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.872 r  <hidden>
                         net (fo=1, routed)           0.000    39.872    <hidden>
    SLICE_X37Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.986 r  <hidden>
                         net (fo=1, routed)           0.000    39.986    <hidden>
    SLICE_X37Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.100 r  <hidden>
                         net (fo=1, routed)           0.000    40.100    <hidden>
    SLICE_X37Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    40.413 f  <hidden>
                         net (fo=52, routed)          1.304    41.717    <hidden>
    SLICE_X40Y94         LUT1 (Prop_lut1_I0_O)        0.306    42.023 r  <hidden>
                         net (fo=1, routed)           0.323    42.346    <hidden>
    SLICE_X38Y94         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    42.941 r  <hidden>
                         net (fo=1, routed)           0.000    42.941    <hidden>
    SLICE_X38Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.058 r  <hidden>
                         net (fo=1, routed)           0.000    43.058    <hidden>
    SLICE_X38Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.175 r  <hidden>
                         net (fo=1, routed)           0.000    43.175    <hidden>
    SLICE_X38Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.292 r  <hidden>
                         net (fo=1, routed)           0.000    43.292    <hidden>
    SLICE_X38Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    43.607 f  <hidden>
                         net (fo=51, routed)          1.553    45.161    <hidden>
    SLICE_X40Y92         LUT1 (Prop_lut1_I0_O)        0.307    45.468 r  <hidden>
                         net (fo=1, routed)           0.189    45.657    <hidden>
    SLICE_X41Y92         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    46.237 r  <hidden>
                         net (fo=1, routed)           0.000    46.237    <hidden>
    SLICE_X41Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.351 r  <hidden>
                         net (fo=1, routed)           0.000    46.351    <hidden>
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.465 r  <hidden>
                         net (fo=1, routed)           0.000    46.465    <hidden>
    SLICE_X41Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.579 r  <hidden>
                         net (fo=1, routed)           0.000    46.579    <hidden>
    SLICE_X41Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    46.892 f  <hidden>
                         net (fo=50, routed)          1.233    48.125    <hidden>
    SLICE_X42Y94         LUT1 (Prop_lut1_I0_O)        0.306    48.431 r  <hidden>
                         net (fo=1, routed)           0.480    48.911    <hidden>
    SLICE_X45Y94         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    49.491 r  <hidden>
                         net (fo=1, routed)           0.000    49.491    <hidden>
    SLICE_X45Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.605 r  <hidden>
                         net (fo=1, routed)           0.000    49.605    <hidden>
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.719 r  <hidden>
                         net (fo=1, routed)           0.000    49.719    <hidden>
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.833 r  <hidden>
                         net (fo=1, routed)           0.000    49.833    <hidden>
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    50.146 f  <hidden>
                         net (fo=49, routed)          1.416    51.562    <hidden>
    SLICE_X49Y94         LUT1 (Prop_lut1_I0_O)        0.306    51.868 r  <hidden>
                         net (fo=1, routed)           0.476    52.344    <hidden>
    SLICE_X47Y94         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    52.924 r  <hidden>
                         net (fo=1, routed)           0.000    52.924    <hidden>
    SLICE_X47Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.038 r  <hidden>
                         net (fo=1, routed)           0.000    53.038    <hidden>
    SLICE_X47Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.152 r  <hidden>
                         net (fo=1, routed)           0.000    53.152    <hidden>
    SLICE_X47Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.266 r  <hidden>
                         net (fo=1, routed)           0.000    53.266    <hidden>
    SLICE_X47Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    53.579 f  <hidden>
                         net (fo=41, routed)          1.381    54.960    <hidden>
    SLICE_X49Y94         LUT1 (Prop_lut1_I0_O)        0.306    55.266 r  <hidden>
                         net (fo=1, routed)           0.550    55.816    <hidden>
    SLICE_X48Y94         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    56.396 r  <hidden>
                         net (fo=1, routed)           0.000    56.396    <hidden>
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.510 r  <hidden>
                         net (fo=1, routed)           0.000    56.510    <hidden>
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.624 r  <hidden>
                         net (fo=1, routed)           0.000    56.624    <hidden>
    SLICE_X48Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.738 r  <hidden>
                         net (fo=1, routed)           0.000    56.738    <hidden>
    SLICE_X48Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    57.051 r  <hidden>
                         net (fo=21, routed)          1.733    58.784    <hidden>
    SLICE_X53Y89         LUT2 (Prop_lut2_I0_O)        0.306    59.090 r  <hidden>
                         net (fo=1, routed)           0.000    59.090    <hidden>
    SLICE_X53Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    59.491 r  <hidden>
                         net (fo=1, routed)           0.000    59.491    <hidden>
    SLICE_X53Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.605 r  <hidden>
                         net (fo=1, routed)           0.000    59.605    <hidden>
    SLICE_X53Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.719 r  <hidden>
                         net (fo=1, routed)           0.000    59.719    <hidden>
    SLICE_X53Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.833 r  <hidden>
                         net (fo=1, routed)           0.000    59.833    <hidden>
    SLICE_X53Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    60.146 r  <hidden>
                         net (fo=2, routed)           0.970    61.116    <hidden>
    SLICE_X56Y95         LUT3 (Prop_lut3_I0_O)        0.330    61.446 r  <hidden>
                         net (fo=21, routed)          1.395    62.840    <hidden>
    SLICE_X56Y90         LUT2 (Prop_lut2_I0_O)        0.328    63.168 r  <hidden>
                         net (fo=1, routed)           0.000    63.168    <hidden>
    SLICE_X56Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.701 r  <hidden>
                         net (fo=1, routed)           0.000    63.701    <hidden>
    SLICE_X56Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.818 r  <hidden>
                         net (fo=1, routed)           0.000    63.818    <hidden>
    SLICE_X56Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.935 r  <hidden>
                         net (fo=1, routed)           0.000    63.935    <hidden>
    SLICE_X56Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.052 r  <hidden>
                         net (fo=1, routed)           0.000    64.052    <hidden>
    SLICE_X56Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    64.367 r  <hidden>
                         net (fo=2, routed)           0.828    65.195    <hidden>
    SLICE_X58Y91         LUT2 (Prop_lut2_I1_O)        0.307    65.502 r  <hidden>
                         net (fo=1, routed)           0.496    65.999    <hidden>
    SLICE_X57Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    66.579 r  <hidden>
                         net (fo=1, routed)           0.000    66.579    <hidden>
    SLICE_X57Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.693 r  <hidden>
                         net (fo=1, routed)           0.000    66.693    <hidden>
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.807 r  <hidden>
                         net (fo=1, routed)           0.000    66.807    <hidden>
    SLICE_X57Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.921 r  <hidden>
                         net (fo=1, routed)           0.000    66.921    <hidden>
    SLICE_X57Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    67.234 r  <hidden>
                         net (fo=49, routed)          1.195    68.429    converter_x/m_axis_dout_tdata[15]
    DSP48_X1Y38          DSP48E1 (Prop_dsp48e1_A[19]_P[6])
                                                      4.023    72.452 f  converter_x/GRADOS_INT3/P[6]
                         net (fo=1, routed)           1.157    73.609    converter_x/GRADOS_INT3_n_99
    SLICE_X59Y98         LUT1 (Prop_lut1_I0_O)        0.124    73.733 r  converter_x/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000    73.733    converter_x/i__carry__0_i_3_n_0
    SLICE_X59Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.283 r  converter_x/_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    74.283    converter_x/_inferred__1/i__carry__0_n_0
    SLICE_X59Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.397 r  converter_x/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.001    74.397    converter_x/_inferred__1/i__carry__1_n_0
    SLICE_X59Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    74.636 f  converter_x/_inferred__1/i__carry__2/O[2]
                         net (fo=1, routed)           1.074    75.711    converter_x/GRADOS_INT3__0[15]
    SLICE_X60Y102        LUT3 (Prop_lut3_I1_O)        0.302    76.013 r  converter_x/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000    76.013    converter_x/i__carry_i_4__0_n_0
    SLICE_X60Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.546 r  converter_x/_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    76.546    converter_x/_inferred__2/i__carry_n_0
    SLICE_X60Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.663 r  converter_x/_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    76.663    converter_x/_inferred__2/i__carry__0_n_0
    SLICE_X60Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.780 r  converter_x/_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    76.780    converter_x/_inferred__2/i__carry__1_n_0
    SLICE_X60Y105        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    77.095 r  converter_x/_inferred__2/i__carry__2/O[3]
                         net (fo=1, routed)           0.802    77.896    converter_x/GRADOS_INT1[16]
    SLICE_X61Y106        LUT3 (Prop_lut3_I2_O)        0.307    78.203 r  converter_x/SEGMENTS_OBUF[6]_inst_i_632/O
                         net (fo=1, routed)           0.000    78.203    converter_x/SEGMENTS_OBUF[6]_inst_i_632_n_0
    SLICE_X61Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    78.735 r  converter_x/SEGMENTS_OBUF[6]_inst_i_277/CO[3]
                         net (fo=1, routed)           0.000    78.735    converter_x/SEGMENTS_OBUF[6]_inst_i_277_n_0
    SLICE_X61Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.849 r  converter_x/SEGMENTS_OBUF[6]_inst_i_164/CO[3]
                         net (fo=1, routed)           0.000    78.849    converter_x/SEGMENTS_OBUF[6]_inst_i_164_n_0
    SLICE_X61Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.963 r  converter_x/SEGMENTS_OBUF[6]_inst_i_63/CO[3]
                         net (fo=1, routed)           0.000    78.963    converter_x/SEGMENTS_OBUF[6]_inst_i_63_n_0
    SLICE_X61Y109        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    79.276 r  converter_x/SEGMENTS_OBUF[6]_inst_i_28/O[3]
                         net (fo=1199, routed)        9.196    88.472    converter_x/GRADOS_INT3_0[1]
    SLICE_X70Y110        LUT3 (Prop_lut3_I0_O)        0.306    88.778 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1607/O
                         net (fo=31, routed)          2.384    91.162    split_x/SEGMENTS_OBUF[6]_inst_i_196_0[1]
    SLICE_X72Y114        LUT5 (Prop_lut5_I1_O)        0.124    91.286 r  split_x/SEGMENTS_OBUF[6]_inst_i_6349/O
                         net (fo=1, routed)           0.000    91.286    split_x/SEGMENTS_OBUF[6]_inst_i_6349_n_0
    SLICE_X72Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.836 r  split_x/SEGMENTS_OBUF[6]_inst_i_6079/CO[3]
                         net (fo=1, routed)           0.000    91.836    split_x/SEGMENTS_OBUF[6]_inst_i_6079_n_0
    SLICE_X72Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.950 r  split_x/SEGMENTS_OBUF[6]_inst_i_5434/CO[3]
                         net (fo=1, routed)           0.000    91.950    split_x/SEGMENTS_OBUF[6]_inst_i_5434_n_0
    SLICE_X72Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.064 r  split_x/SEGMENTS_OBUF[6]_inst_i_4298/CO[3]
                         net (fo=1, routed)           0.000    92.064    split_x/SEGMENTS_OBUF[6]_inst_i_4298_n_0
    SLICE_X72Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.178 r  split_x/SEGMENTS_OBUF[6]_inst_i_3067/CO[3]
                         net (fo=1, routed)           0.000    92.178    split_x/SEGMENTS_OBUF[6]_inst_i_3067_n_0
    SLICE_X72Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.292 r  split_x/SEGMENTS_OBUF[6]_inst_i_1602/CO[3]
                         net (fo=1, routed)           0.000    92.292    split_x/SEGMENTS_OBUF[6]_inst_i_1602_n_0
    SLICE_X72Y119        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    92.531 r  split_x/SEGMENTS_OBUF[6]_inst_i_3111/O[2]
                         net (fo=3, routed)           0.909    93.440    converter_x/SEGMENTS_OBUF[6]_inst_i_813[2]
    SLICE_X70Y119        LUT5 (Prop_lut5_I4_O)        0.324    93.764 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1625/O
                         net (fo=2, routed)           0.928    94.691    converter_x/SEGMENTS_OBUF[6]_inst_i_3111[1]
    SLICE_X71Y119        LUT6 (Prop_lut6_I1_O)        0.328    95.019 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1628/O
                         net (fo=1, routed)           0.000    95.019    split_x/SEGMENTS_OBUF[6]_inst_i_807_5[1]
    SLICE_X71Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    95.420 r  split_x/SEGMENTS_OBUF[6]_inst_i_813/CO[3]
                         net (fo=1, routed)           0.000    95.420    split_x/SEGMENTS_OBUF[6]_inst_i_813_n_0
    SLICE_X71Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.534 r  split_x/SEGMENTS_OBUF[6]_inst_i_822/CO[3]
                         net (fo=1, routed)           0.000    95.534    split_x/SEGMENTS_OBUF[6]_inst_i_822_n_0
    SLICE_X71Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.648 r  split_x/SEGMENTS_OBUF[6]_inst_i_1503/CO[3]
                         net (fo=1, routed)           0.000    95.648    split_x/SEGMENTS_OBUF[6]_inst_i_1503_n_0
    SLICE_X71Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.762 r  split_x/SEGMENTS_OBUF[6]_inst_i_4206/CO[3]
                         net (fo=1, routed)           0.000    95.762    split_x/SEGMENTS_OBUF[6]_inst_i_4206_n_0
    SLICE_X71Y123        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    96.001 r  split_x/SEGMENTS_OBUF[6]_inst_i_4157/O[2]
                         net (fo=3, routed)           1.267    97.269    split_x/SEGMENTS_OBUF[6]_inst_i_4157_n_5
    SLICE_X77Y123        LUT3 (Prop_lut3_I2_O)        0.302    97.571 r  split_x/SEGMENTS_OBUF[6]_inst_i_4160/O
                         net (fo=2, routed)           0.912    98.482    split_x/SEGMENTS_OBUF[6]_inst_i_4160_n_0
    SLICE_X77Y123        LUT5 (Prop_lut5_I4_O)        0.153    98.635 r  split_x/SEGMENTS_OBUF[6]_inst_i_2878/O
                         net (fo=2, routed)           1.138    99.774    split_x/SEGMENTS_OBUF[6]_inst_i_2878_n_0
    SLICE_X76Y123        LUT6 (Prop_lut6_I0_O)        0.327   100.101 r  split_x/SEGMENTS_OBUF[6]_inst_i_2882/O
                         net (fo=1, routed)           0.000   100.101    split_x/SEGMENTS_OBUF[6]_inst_i_2882_n_0
    SLICE_X76Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   100.634 r  split_x/SEGMENTS_OBUF[6]_inst_i_1442/CO[3]
                         net (fo=1, routed)           0.000   100.634    split_x/SEGMENTS_OBUF[6]_inst_i_1442_n_0
    SLICE_X76Y124        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   100.873 r  split_x/SEGMENTS_OBUF[6]_inst_i_733/O[2]
                         net (fo=7, routed)           1.603   102.476    split_x/SEGMENTS_OBUF[6]_inst_i_733_n_5
    SLICE_X68Y127        LUT2 (Prop_lut2_I1_O)        0.301   102.777 r  split_x/SEGMENTS_OBUF[6]_inst_i_1481/O
                         net (fo=1, routed)           0.000   102.777    split_x/SEGMENTS_OBUF[6]_inst_i_1481_n_0
    SLICE_X68Y127        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   103.309 r  split_x/SEGMENTS_OBUF[6]_inst_i_749/CO[3]
                         net (fo=1, routed)           0.000   103.309    split_x/SEGMENTS_OBUF[6]_inst_i_749_n_0
    SLICE_X68Y128        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   103.622 r  split_x/SEGMENTS_OBUF[6]_inst_i_341/O[3]
                         net (fo=3, routed)           1.266   104.888    converter_x/SEGMENTS_OBUF[6]_inst_i_343[3]
    SLICE_X58Y127        LUT4 (Prop_lut4_I1_O)        0.332   105.220 r  converter_x/SEGMENTS_OBUF[6]_inst_i_344/O
                         net (fo=1, routed)           0.850   106.070    split_x/SEGMENTS_OBUF[6]_inst_i_202[0]
    SLICE_X69Y128        CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.583   106.653 r  split_x/SEGMENTS_OBUF[6]_inst_i_192/CO[0]
                         net (fo=57, routed)          1.567   108.220    split_x/SEGMENTS_OBUF[6]_inst_i_345[0]
    SLICE_X65Y127        LUT5 (Prop_lut5_I3_O)        0.373   108.593 r  split_x/SEGMENTS_OBUF[6]_inst_i_346/O
                         net (fo=1, routed)           0.479   109.072    split_x/SEGMENTS_OBUF[6]_inst_i_346_n_0
    SLICE_X66Y127        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   109.667 r  split_x/SEGMENTS_OBUF[6]_inst_i_194/CO[3]
                         net (fo=1, routed)           0.000   109.667    split_x/SEGMENTS_OBUF[6]_inst_i_194_n_0
    SLICE_X66Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   109.784 r  split_x/SEGMENTS_OBUF[6]_inst_i_1437/CO[3]
                         net (fo=1, routed)           0.000   109.784    split_x/SEGMENTS_OBUF[6]_inst_i_1437_n_0
    SLICE_X66Y129        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   110.099 f  split_x/SEGMENTS_OBUF[6]_inst_i_728/O[3]
                         net (fo=2, routed)           0.951   111.050    split_x/unidades4[12]
    SLICE_X67Y129        LUT5 (Prop_lut5_I4_O)        0.307   111.357 r  split_x/SEGMENTS_OBUF[6]_inst_i_5413/O
                         net (fo=1, routed)           0.000   111.357    split_x/SEGMENTS_OBUF[6]_inst_i_5413_n_0
    SLICE_X67Y129        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   111.758 r  split_x/SEGMENTS_OBUF[6]_inst_i_4261/CO[3]
                         net (fo=1, routed)           0.000   111.758    split_x/SEGMENTS_OBUF[6]_inst_i_4261_n_0
    SLICE_X67Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   111.980 r  split_x/SEGMENTS_OBUF[6]_inst_i_4259/O[0]
                         net (fo=1, routed)           0.818   112.797    split_x/unidades5[13]
    SLICE_X68Y130        LUT5 (Prop_lut5_I3_O)        0.299   113.096 r  split_x/SEGMENTS_OBUF[6]_inst_i_3046/O
                         net (fo=26, routed)          1.786   114.883    split_x/SEGMENTS_OBUF[6]_inst_i_3046_n_0
    SLICE_X60Y137        LUT3 (Prop_lut3_I2_O)        0.152   115.035 r  split_x/SEGMENTS_OBUF[6]_inst_i_1586/O
                         net (fo=2, routed)           0.966   116.001    split_x/SEGMENTS_OBUF[6]_inst_i_1586_n_0
    SLICE_X61Y133        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.750   116.751 r  split_x/SEGMENTS_OBUF[6]_inst_i_2997/CO[3]
                         net (fo=1, routed)           0.000   116.751    split_x/SEGMENTS_OBUF[6]_inst_i_2997_n_0
    SLICE_X61Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.865 r  split_x/SEGMENTS_OBUF[6]_inst_i_1522/CO[3]
                         net (fo=1, routed)           0.000   116.865    split_x/SEGMENTS_OBUF[6]_inst_i_1522_n_0
    SLICE_X61Y135        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   117.087 r  split_x/SEGMENTS_OBUF[6]_inst_i_3054/O[0]
                         net (fo=3, routed)           1.304   118.390    split_x/SEGMENTS_OBUF[6]_inst_i_3054_n_7
    SLICE_X59Y137        LUT4 (Prop_lut4_I3_O)        0.299   118.689 r  split_x/SEGMENTS_OBUF[6]_inst_i_1558/O
                         net (fo=1, routed)           0.000   118.689    split_x/SEGMENTS_OBUF[6]_inst_i_1558_n_0
    SLICE_X59Y137        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424   119.113 r  split_x/SEGMENTS_OBUF[6]_inst_i_793/O[1]
                         net (fo=3, routed)           0.613   119.726    split_x/SEGMENTS_OBUF[6]_inst_i_793_n_6
    SLICE_X60Y137        LUT3 (Prop_lut3_I1_O)        0.303   120.029 r  split_x/SEGMENTS_OBUF[6]_inst_i_797/O
                         net (fo=2, routed)           1.696   121.725    split_x/SEGMENTS_OBUF[6]_inst_i_797_n_0
    SLICE_X60Y132        LUT5 (Prop_lut5_I1_O)        0.153   121.878 r  split_x/SEGMENTS_OBUF[6]_inst_i_364/O
                         net (fo=2, routed)           1.046   122.924    split_x/SEGMENTS_OBUF[6]_inst_i_364_n_0
    SLICE_X59Y135        LUT6 (Prop_lut6_I0_O)        0.331   123.255 r  split_x/SEGMENTS_OBUF[6]_inst_i_368/O
                         net (fo=1, routed)           0.000   123.255    split_x/SEGMENTS_OBUF[6]_inst_i_368_n_0
    SLICE_X59Y135        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   123.787 r  split_x/SEGMENTS_OBUF[6]_inst_i_200/CO[3]
                         net (fo=1, routed)           0.000   123.787    split_x/SEGMENTS_OBUF[6]_inst_i_200_n_0
    SLICE_X59Y136        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   124.121 r  split_x/SEGMENTS_OBUF[6]_inst_i_357/O[1]
                         net (fo=2, routed)           0.754   124.875    split_x/SEGMENTS_OBUF[6]_inst_i_357_n_6
    SLICE_X57Y136        LUT2 (Prop_lut2_I0_O)        0.303   125.178 r  split_x/SEGMENTS_OBUF[6]_inst_i_359/O
                         net (fo=1, routed)           0.000   125.178    split_x/SEGMENTS_OBUF[6]_inst_i_359_n_0
    SLICE_X57Y136        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   125.405 r  split_x/SEGMENTS_OBUF[6]_inst_i_199/O[1]
                         net (fo=1, routed)           1.185   126.590    split_x/SEGMENTS_OBUF[6]_inst_i_199_n_6
    SLICE_X55Y129        LUT2 (Prop_lut2_I1_O)        0.303   126.893 r  split_x/SEGMENTS_OBUF[6]_inst_i_84/O
                         net (fo=1, routed)           0.000   126.893    split_x/SEGMENTS_OBUF[6]_inst_i_84_n_0
    SLICE_X55Y129        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   127.294 r  split_x/SEGMENTS_OBUF[6]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000   127.294    split_x/SEGMENTS_OBUF[6]_inst_i_32_n_0
    SLICE_X55Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   127.516 f  split_x/SEGMENTS_OBUF[6]_inst_i_76/O[0]
                         net (fo=4, routed)           1.205   128.722    split_x/SEGMENTS_OBUF[6]_inst_i_76_n_7
    SLICE_X50Y122        LUT5 (Prop_lut5_I1_O)        0.291   129.013 f  split_x/SEGMENTS_OBUF[6]_inst_i_30/O
                         net (fo=3, routed)           1.451   130.464    split_x/SEGMENTS_OBUF[6]_inst_i_30_n_0
    SLICE_X48Y115        LUT5 (Prop_lut5_I1_O)        0.328   130.792 f  split_x/SEGMENTS_OBUF[6]_inst_i_123/O
                         net (fo=1, routed)           0.000   130.792    fsm_inst/unidades[0]
    SLICE_X48Y115        MUXF7 (Prop_muxf7_I0_O)      0.238   131.030 f  fsm_inst/SEGMENTS_OBUF[6]_inst_i_41/O
                         net (fo=1, routed)           0.000   131.030    fsm_inst/SEGMENTS_OBUF[6]_inst_i_41_n_0
    SLICE_X48Y115        MUXF8 (Prop_muxf8_I0_O)      0.104   131.134 f  fsm_inst/SEGMENTS_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.859   131.993    RingCount/SEGMENTS_OBUF[4]_inst_i_1_4
    SLICE_X46Y127        LUT6 (Prop_lut6_I0_O)        0.316   132.309 f  RingCount/SEGMENTS_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.679   132.989    RingCount/sel0[1]
    SLICE_X46Y126        LUT6 (Prop_lut6_I1_O)        0.124   133.113 r  RingCount/SEGMENTS_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.231   137.344    SEGMENTS_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534   140.877 r  SEGMENTS_OBUF[2]_inst/O
                         net (fo=0)                   0.000   140.877    SEGMENTS[2]
    P15                                                               r  SEGMENTS[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Accelerometer/ADXL_Control/ACCEL_Z_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        135.334ns  (logic 55.614ns (41.094%)  route 79.720ns (58.906%))
  Logic Levels:           179  (CARRY4=129 DSP48E1=1 LUT1=14 LUT2=8 LUT3=7 LUT4=3 LUT5=9 LUT6=5 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.638     5.241    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X32Y88         FDRE                                         r  Accelerometer/ADXL_Control/ACCEL_Z_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y88         FDRE (Prop_fdre_C_Q)         0.456     5.697 r  Accelerometer/ADXL_Control/ACCEL_Z_reg[2]/Q
                         net (fo=10, routed)          1.169     6.865    <hidden>
    SLICE_X34Y86         LUT2 (Prop_lut2_I1_O)        0.124     6.989 r  <hidden>
                         net (fo=1, routed)           0.000     6.989    <hidden>
    SLICE_X34Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.522 r  <hidden>
                         net (fo=1, routed)           0.000     7.522    <hidden>
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.639 r  <hidden>
                         net (fo=1, routed)           0.000     7.639    <hidden>
    SLICE_X34Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.756 r  <hidden>
                         net (fo=1, routed)           0.000     7.756    <hidden>
    SLICE_X34Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.975 r  <hidden>
                         net (fo=51, routed)          2.004     9.979    <hidden>
    SLICE_X38Y87         LUT4 (Prop_lut4_I2_O)        0.324    10.303 r  <hidden>
                         net (fo=1, routed)           0.966    11.270    <hidden>
    SLICE_X37Y91         LUT2 (Prop_lut2_I1_O)        0.331    11.601 r  <hidden>
                         net (fo=1, routed)           0.000    11.601    <hidden>
    SLICE_X37Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.002 r  <hidden>
                         net (fo=1, routed)           0.000    12.002    <hidden>
    SLICE_X37Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.116 r  <hidden>
                         net (fo=1, routed)           0.000    12.116    <hidden>
    SLICE_X37Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.230 r  <hidden>
                         net (fo=1, routed)           0.000    12.230    <hidden>
    SLICE_X37Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.543 f  <hidden>
                         net (fo=51, routed)          1.081    13.624    <hidden>
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.332    13.956 r  <hidden>
                         net (fo=1, routed)           0.828    14.784    <hidden>
    SLICE_X36Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782    15.566 r  <hidden>
                         net (fo=1, routed)           0.000    15.566    <hidden>
    SLICE_X36Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.680 r  <hidden>
                         net (fo=1, routed)           0.000    15.680    <hidden>
    SLICE_X36Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.794 r  <hidden>
                         net (fo=1, routed)           0.000    15.794    <hidden>
    SLICE_X36Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.908 r  <hidden>
                         net (fo=1, routed)           0.000    15.908    <hidden>
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.221 f  <hidden>
                         net (fo=59, routed)          1.747    17.968    <hidden>
    SLICE_X33Y89         LUT1 (Prop_lut1_I0_O)        0.306    18.274 r  <hidden>
                         net (fo=1, routed)           0.195    18.469    <hidden>
    SLICE_X32Y89         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    19.049 r  <hidden>
                         net (fo=1, routed)           0.000    19.049    <hidden>
    SLICE_X32Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.163 r  <hidden>
                         net (fo=1, routed)           0.000    19.163    <hidden>
    SLICE_X32Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.277 r  <hidden>
                         net (fo=1, routed)           0.000    19.277    <hidden>
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.391 r  <hidden>
                         net (fo=1, routed)           0.000    19.391    <hidden>
    SLICE_X32Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.704 f  <hidden>
                         net (fo=58, routed)          1.811    21.514    <hidden>
    SLICE_X31Y90         LUT1 (Prop_lut1_I0_O)        0.306    21.820 r  <hidden>
                         net (fo=1, routed)           0.344    22.165    <hidden>
    SLICE_X28Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    22.745 r  <hidden>
                         net (fo=1, routed)           0.000    22.745    <hidden>
    SLICE_X28Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.859 r  <hidden>
                         net (fo=1, routed)           0.000    22.859    <hidden>
    SLICE_X28Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.973 r  <hidden>
                         net (fo=1, routed)           0.000    22.973    <hidden>
    SLICE_X28Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.087 r  <hidden>
                         net (fo=1, routed)           0.000    23.087    <hidden>
    SLICE_X28Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.400 f  <hidden>
                         net (fo=57, routed)          1.439    24.839    <hidden>
    SLICE_X31Y90         LUT1 (Prop_lut1_I0_O)        0.306    25.145 r  <hidden>
                         net (fo=1, routed)           0.330    25.474    <hidden>
    SLICE_X31Y91         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    26.054 r  <hidden>
                         net (fo=1, routed)           0.000    26.054    <hidden>
    SLICE_X31Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.168 r  <hidden>
                         net (fo=1, routed)           0.000    26.168    <hidden>
    SLICE_X31Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.282 r  <hidden>
                         net (fo=1, routed)           0.000    26.282    <hidden>
    SLICE_X31Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.396 r  <hidden>
                         net (fo=1, routed)           0.000    26.396    <hidden>
    SLICE_X31Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.709 f  <hidden>
                         net (fo=56, routed)          1.577    28.287    <hidden>
    SLICE_X31Y90         LUT1 (Prop_lut1_I0_O)        0.306    28.593 r  <hidden>
                         net (fo=1, routed)           0.474    29.067    <hidden>
    SLICE_X33Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    29.647 r  <hidden>
                         net (fo=1, routed)           0.000    29.647    <hidden>
    SLICE_X33Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.761 r  <hidden>
                         net (fo=1, routed)           0.000    29.761    <hidden>
    SLICE_X33Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.875 r  <hidden>
                         net (fo=1, routed)           0.000    29.875    <hidden>
    SLICE_X33Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.989 r  <hidden>
                         net (fo=1, routed)           0.000    29.989    <hidden>
    SLICE_X33Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.302 f  <hidden>
                         net (fo=55, routed)          1.719    32.020    <hidden>
    SLICE_X35Y89         LUT1 (Prop_lut1_I0_O)        0.306    32.326 r  <hidden>
                         net (fo=1, routed)           0.514    32.841    <hidden>
    SLICE_X34Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    33.436 r  <hidden>
                         net (fo=1, routed)           0.000    33.436    <hidden>
    SLICE_X34Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.553 r  <hidden>
                         net (fo=1, routed)           0.000    33.553    <hidden>
    SLICE_X34Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.670 r  <hidden>
                         net (fo=1, routed)           0.000    33.670    <hidden>
    SLICE_X34Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.787 r  <hidden>
                         net (fo=1, routed)           0.000    33.787    <hidden>
    SLICE_X34Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    34.102 f  <hidden>
                         net (fo=54, routed)          1.350    35.451    <hidden>
    SLICE_X40Y95         LUT1 (Prop_lut1_I0_O)        0.307    35.758 r  <hidden>
                         net (fo=1, routed)           0.520    36.278    <hidden>
    SLICE_X35Y95         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    36.858 r  <hidden>
                         net (fo=1, routed)           0.000    36.858    <hidden>
    SLICE_X35Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.972 r  <hidden>
                         net (fo=1, routed)           0.000    36.972    <hidden>
    SLICE_X35Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.086 r  <hidden>
                         net (fo=1, routed)           0.000    37.086    <hidden>
    SLICE_X35Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.200 r  <hidden>
                         net (fo=1, routed)           0.000    37.200    <hidden>
    SLICE_X35Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    37.513 f  <hidden>
                         net (fo=53, routed)          0.886    38.399    <hidden>
    SLICE_X40Y95         LUT1 (Prop_lut1_I0_O)        0.306    38.705 r  <hidden>
                         net (fo=1, routed)           0.473    39.178    <hidden>
    SLICE_X37Y95         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    39.758 r  <hidden>
                         net (fo=1, routed)           0.000    39.758    <hidden>
    SLICE_X37Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.872 r  <hidden>
                         net (fo=1, routed)           0.000    39.872    <hidden>
    SLICE_X37Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.986 r  <hidden>
                         net (fo=1, routed)           0.000    39.986    <hidden>
    SLICE_X37Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.100 r  <hidden>
                         net (fo=1, routed)           0.000    40.100    <hidden>
    SLICE_X37Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    40.413 f  <hidden>
                         net (fo=52, routed)          1.304    41.717    <hidden>
    SLICE_X40Y94         LUT1 (Prop_lut1_I0_O)        0.306    42.023 r  <hidden>
                         net (fo=1, routed)           0.323    42.346    <hidden>
    SLICE_X38Y94         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    42.941 r  <hidden>
                         net (fo=1, routed)           0.000    42.941    <hidden>
    SLICE_X38Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.058 r  <hidden>
                         net (fo=1, routed)           0.000    43.058    <hidden>
    SLICE_X38Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.175 r  <hidden>
                         net (fo=1, routed)           0.000    43.175    <hidden>
    SLICE_X38Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.292 r  <hidden>
                         net (fo=1, routed)           0.000    43.292    <hidden>
    SLICE_X38Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    43.607 f  <hidden>
                         net (fo=51, routed)          1.553    45.161    <hidden>
    SLICE_X40Y92         LUT1 (Prop_lut1_I0_O)        0.307    45.468 r  <hidden>
                         net (fo=1, routed)           0.189    45.657    <hidden>
    SLICE_X41Y92         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    46.237 r  <hidden>
                         net (fo=1, routed)           0.000    46.237    <hidden>
    SLICE_X41Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.351 r  <hidden>
                         net (fo=1, routed)           0.000    46.351    <hidden>
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.465 r  <hidden>
                         net (fo=1, routed)           0.000    46.465    <hidden>
    SLICE_X41Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.579 r  <hidden>
                         net (fo=1, routed)           0.000    46.579    <hidden>
    SLICE_X41Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    46.892 f  <hidden>
                         net (fo=50, routed)          1.233    48.125    <hidden>
    SLICE_X42Y94         LUT1 (Prop_lut1_I0_O)        0.306    48.431 r  <hidden>
                         net (fo=1, routed)           0.480    48.911    <hidden>
    SLICE_X45Y94         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    49.491 r  <hidden>
                         net (fo=1, routed)           0.000    49.491    <hidden>
    SLICE_X45Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.605 r  <hidden>
                         net (fo=1, routed)           0.000    49.605    <hidden>
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.719 r  <hidden>
                         net (fo=1, routed)           0.000    49.719    <hidden>
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.833 r  <hidden>
                         net (fo=1, routed)           0.000    49.833    <hidden>
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    50.146 f  <hidden>
                         net (fo=49, routed)          1.416    51.562    <hidden>
    SLICE_X49Y94         LUT1 (Prop_lut1_I0_O)        0.306    51.868 r  <hidden>
                         net (fo=1, routed)           0.476    52.344    <hidden>
    SLICE_X47Y94         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    52.924 r  <hidden>
                         net (fo=1, routed)           0.000    52.924    <hidden>
    SLICE_X47Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.038 r  <hidden>
                         net (fo=1, routed)           0.000    53.038    <hidden>
    SLICE_X47Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.152 r  <hidden>
                         net (fo=1, routed)           0.000    53.152    <hidden>
    SLICE_X47Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.266 r  <hidden>
                         net (fo=1, routed)           0.000    53.266    <hidden>
    SLICE_X47Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    53.579 f  <hidden>
                         net (fo=41, routed)          1.381    54.960    <hidden>
    SLICE_X49Y94         LUT1 (Prop_lut1_I0_O)        0.306    55.266 r  <hidden>
                         net (fo=1, routed)           0.550    55.816    <hidden>
    SLICE_X48Y94         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    56.396 r  <hidden>
                         net (fo=1, routed)           0.000    56.396    <hidden>
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.510 r  <hidden>
                         net (fo=1, routed)           0.000    56.510    <hidden>
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.624 r  <hidden>
                         net (fo=1, routed)           0.000    56.624    <hidden>
    SLICE_X48Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.738 r  <hidden>
                         net (fo=1, routed)           0.000    56.738    <hidden>
    SLICE_X48Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    57.051 r  <hidden>
                         net (fo=21, routed)          1.733    58.784    <hidden>
    SLICE_X53Y89         LUT2 (Prop_lut2_I0_O)        0.306    59.090 r  <hidden>
                         net (fo=1, routed)           0.000    59.090    <hidden>
    SLICE_X53Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    59.491 r  <hidden>
                         net (fo=1, routed)           0.000    59.491    <hidden>
    SLICE_X53Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.605 r  <hidden>
                         net (fo=1, routed)           0.000    59.605    <hidden>
    SLICE_X53Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.719 r  <hidden>
                         net (fo=1, routed)           0.000    59.719    <hidden>
    SLICE_X53Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.833 r  <hidden>
                         net (fo=1, routed)           0.000    59.833    <hidden>
    SLICE_X53Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    60.146 r  <hidden>
                         net (fo=2, routed)           0.970    61.116    <hidden>
    SLICE_X56Y95         LUT3 (Prop_lut3_I0_O)        0.330    61.446 r  <hidden>
                         net (fo=21, routed)          1.395    62.840    <hidden>
    SLICE_X56Y90         LUT2 (Prop_lut2_I0_O)        0.328    63.168 r  <hidden>
                         net (fo=1, routed)           0.000    63.168    <hidden>
    SLICE_X56Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.701 r  <hidden>
                         net (fo=1, routed)           0.000    63.701    <hidden>
    SLICE_X56Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.818 r  <hidden>
                         net (fo=1, routed)           0.000    63.818    <hidden>
    SLICE_X56Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.935 r  <hidden>
                         net (fo=1, routed)           0.000    63.935    <hidden>
    SLICE_X56Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.052 r  <hidden>
                         net (fo=1, routed)           0.000    64.052    <hidden>
    SLICE_X56Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    64.367 r  <hidden>
                         net (fo=2, routed)           0.828    65.195    <hidden>
    SLICE_X58Y91         LUT2 (Prop_lut2_I1_O)        0.307    65.502 r  <hidden>
                         net (fo=1, routed)           0.496    65.999    <hidden>
    SLICE_X57Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    66.579 r  <hidden>
                         net (fo=1, routed)           0.000    66.579    <hidden>
    SLICE_X57Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.693 r  <hidden>
                         net (fo=1, routed)           0.000    66.693    <hidden>
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.807 r  <hidden>
                         net (fo=1, routed)           0.000    66.807    <hidden>
    SLICE_X57Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.921 r  <hidden>
                         net (fo=1, routed)           0.000    66.921    <hidden>
    SLICE_X57Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    67.234 r  <hidden>
                         net (fo=49, routed)          1.195    68.429    converter_x/m_axis_dout_tdata[15]
    DSP48_X1Y38          DSP48E1 (Prop_dsp48e1_A[19]_P[6])
                                                      4.023    72.452 f  converter_x/GRADOS_INT3/P[6]
                         net (fo=1, routed)           1.157    73.609    converter_x/GRADOS_INT3_n_99
    SLICE_X59Y98         LUT1 (Prop_lut1_I0_O)        0.124    73.733 r  converter_x/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000    73.733    converter_x/i__carry__0_i_3_n_0
    SLICE_X59Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.283 r  converter_x/_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    74.283    converter_x/_inferred__1/i__carry__0_n_0
    SLICE_X59Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.397 r  converter_x/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.001    74.397    converter_x/_inferred__1/i__carry__1_n_0
    SLICE_X59Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    74.636 f  converter_x/_inferred__1/i__carry__2/O[2]
                         net (fo=1, routed)           1.074    75.711    converter_x/GRADOS_INT3__0[15]
    SLICE_X60Y102        LUT3 (Prop_lut3_I1_O)        0.302    76.013 r  converter_x/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000    76.013    converter_x/i__carry_i_4__0_n_0
    SLICE_X60Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.546 r  converter_x/_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    76.546    converter_x/_inferred__2/i__carry_n_0
    SLICE_X60Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.663 r  converter_x/_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    76.663    converter_x/_inferred__2/i__carry__0_n_0
    SLICE_X60Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.780 r  converter_x/_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    76.780    converter_x/_inferred__2/i__carry__1_n_0
    SLICE_X60Y105        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    77.095 r  converter_x/_inferred__2/i__carry__2/O[3]
                         net (fo=1, routed)           0.802    77.896    converter_x/GRADOS_INT1[16]
    SLICE_X61Y106        LUT3 (Prop_lut3_I2_O)        0.307    78.203 r  converter_x/SEGMENTS_OBUF[6]_inst_i_632/O
                         net (fo=1, routed)           0.000    78.203    converter_x/SEGMENTS_OBUF[6]_inst_i_632_n_0
    SLICE_X61Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    78.735 r  converter_x/SEGMENTS_OBUF[6]_inst_i_277/CO[3]
                         net (fo=1, routed)           0.000    78.735    converter_x/SEGMENTS_OBUF[6]_inst_i_277_n_0
    SLICE_X61Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.849 r  converter_x/SEGMENTS_OBUF[6]_inst_i_164/CO[3]
                         net (fo=1, routed)           0.000    78.849    converter_x/SEGMENTS_OBUF[6]_inst_i_164_n_0
    SLICE_X61Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.963 r  converter_x/SEGMENTS_OBUF[6]_inst_i_63/CO[3]
                         net (fo=1, routed)           0.000    78.963    converter_x/SEGMENTS_OBUF[6]_inst_i_63_n_0
    SLICE_X61Y109        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    79.276 r  converter_x/SEGMENTS_OBUF[6]_inst_i_28/O[3]
                         net (fo=1199, routed)        9.196    88.472    converter_x/GRADOS_INT3_0[1]
    SLICE_X70Y110        LUT3 (Prop_lut3_I0_O)        0.306    88.778 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1607/O
                         net (fo=31, routed)          2.384    91.162    split_x/SEGMENTS_OBUF[6]_inst_i_196_0[1]
    SLICE_X72Y114        LUT5 (Prop_lut5_I1_O)        0.124    91.286 r  split_x/SEGMENTS_OBUF[6]_inst_i_6349/O
                         net (fo=1, routed)           0.000    91.286    split_x/SEGMENTS_OBUF[6]_inst_i_6349_n_0
    SLICE_X72Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.836 r  split_x/SEGMENTS_OBUF[6]_inst_i_6079/CO[3]
                         net (fo=1, routed)           0.000    91.836    split_x/SEGMENTS_OBUF[6]_inst_i_6079_n_0
    SLICE_X72Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.950 r  split_x/SEGMENTS_OBUF[6]_inst_i_5434/CO[3]
                         net (fo=1, routed)           0.000    91.950    split_x/SEGMENTS_OBUF[6]_inst_i_5434_n_0
    SLICE_X72Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.064 r  split_x/SEGMENTS_OBUF[6]_inst_i_4298/CO[3]
                         net (fo=1, routed)           0.000    92.064    split_x/SEGMENTS_OBUF[6]_inst_i_4298_n_0
    SLICE_X72Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.178 r  split_x/SEGMENTS_OBUF[6]_inst_i_3067/CO[3]
                         net (fo=1, routed)           0.000    92.178    split_x/SEGMENTS_OBUF[6]_inst_i_3067_n_0
    SLICE_X72Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.292 r  split_x/SEGMENTS_OBUF[6]_inst_i_1602/CO[3]
                         net (fo=1, routed)           0.000    92.292    split_x/SEGMENTS_OBUF[6]_inst_i_1602_n_0
    SLICE_X72Y119        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    92.531 r  split_x/SEGMENTS_OBUF[6]_inst_i_3111/O[2]
                         net (fo=3, routed)           0.909    93.440    converter_x/SEGMENTS_OBUF[6]_inst_i_813[2]
    SLICE_X70Y119        LUT5 (Prop_lut5_I4_O)        0.324    93.764 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1625/O
                         net (fo=2, routed)           0.928    94.691    converter_x/SEGMENTS_OBUF[6]_inst_i_3111[1]
    SLICE_X71Y119        LUT6 (Prop_lut6_I1_O)        0.328    95.019 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1628/O
                         net (fo=1, routed)           0.000    95.019    split_x/SEGMENTS_OBUF[6]_inst_i_807_5[1]
    SLICE_X71Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    95.420 r  split_x/SEGMENTS_OBUF[6]_inst_i_813/CO[3]
                         net (fo=1, routed)           0.000    95.420    split_x/SEGMENTS_OBUF[6]_inst_i_813_n_0
    SLICE_X71Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.534 r  split_x/SEGMENTS_OBUF[6]_inst_i_822/CO[3]
                         net (fo=1, routed)           0.000    95.534    split_x/SEGMENTS_OBUF[6]_inst_i_822_n_0
    SLICE_X71Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.648 r  split_x/SEGMENTS_OBUF[6]_inst_i_1503/CO[3]
                         net (fo=1, routed)           0.000    95.648    split_x/SEGMENTS_OBUF[6]_inst_i_1503_n_0
    SLICE_X71Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.762 r  split_x/SEGMENTS_OBUF[6]_inst_i_4206/CO[3]
                         net (fo=1, routed)           0.000    95.762    split_x/SEGMENTS_OBUF[6]_inst_i_4206_n_0
    SLICE_X71Y123        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    96.001 r  split_x/SEGMENTS_OBUF[6]_inst_i_4157/O[2]
                         net (fo=3, routed)           1.267    97.269    split_x/SEGMENTS_OBUF[6]_inst_i_4157_n_5
    SLICE_X77Y123        LUT3 (Prop_lut3_I2_O)        0.302    97.571 r  split_x/SEGMENTS_OBUF[6]_inst_i_4160/O
                         net (fo=2, routed)           0.912    98.482    split_x/SEGMENTS_OBUF[6]_inst_i_4160_n_0
    SLICE_X77Y123        LUT5 (Prop_lut5_I4_O)        0.153    98.635 r  split_x/SEGMENTS_OBUF[6]_inst_i_2878/O
                         net (fo=2, routed)           1.138    99.774    split_x/SEGMENTS_OBUF[6]_inst_i_2878_n_0
    SLICE_X76Y123        LUT6 (Prop_lut6_I0_O)        0.327   100.101 r  split_x/SEGMENTS_OBUF[6]_inst_i_2882/O
                         net (fo=1, routed)           0.000   100.101    split_x/SEGMENTS_OBUF[6]_inst_i_2882_n_0
    SLICE_X76Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   100.634 r  split_x/SEGMENTS_OBUF[6]_inst_i_1442/CO[3]
                         net (fo=1, routed)           0.000   100.634    split_x/SEGMENTS_OBUF[6]_inst_i_1442_n_0
    SLICE_X76Y124        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   100.873 r  split_x/SEGMENTS_OBUF[6]_inst_i_733/O[2]
                         net (fo=7, routed)           1.603   102.476    split_x/SEGMENTS_OBUF[6]_inst_i_733_n_5
    SLICE_X68Y127        LUT2 (Prop_lut2_I1_O)        0.301   102.777 r  split_x/SEGMENTS_OBUF[6]_inst_i_1481/O
                         net (fo=1, routed)           0.000   102.777    split_x/SEGMENTS_OBUF[6]_inst_i_1481_n_0
    SLICE_X68Y127        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   103.309 r  split_x/SEGMENTS_OBUF[6]_inst_i_749/CO[3]
                         net (fo=1, routed)           0.000   103.309    split_x/SEGMENTS_OBUF[6]_inst_i_749_n_0
    SLICE_X68Y128        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   103.622 r  split_x/SEGMENTS_OBUF[6]_inst_i_341/O[3]
                         net (fo=3, routed)           1.266   104.888    converter_x/SEGMENTS_OBUF[6]_inst_i_343[3]
    SLICE_X58Y127        LUT4 (Prop_lut4_I1_O)        0.332   105.220 r  converter_x/SEGMENTS_OBUF[6]_inst_i_344/O
                         net (fo=1, routed)           0.850   106.070    split_x/SEGMENTS_OBUF[6]_inst_i_202[0]
    SLICE_X69Y128        CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.583   106.653 r  split_x/SEGMENTS_OBUF[6]_inst_i_192/CO[0]
                         net (fo=57, routed)          1.567   108.220    split_x/SEGMENTS_OBUF[6]_inst_i_345[0]
    SLICE_X65Y127        LUT5 (Prop_lut5_I3_O)        0.373   108.593 r  split_x/SEGMENTS_OBUF[6]_inst_i_346/O
                         net (fo=1, routed)           0.479   109.072    split_x/SEGMENTS_OBUF[6]_inst_i_346_n_0
    SLICE_X66Y127        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   109.667 r  split_x/SEGMENTS_OBUF[6]_inst_i_194/CO[3]
                         net (fo=1, routed)           0.000   109.667    split_x/SEGMENTS_OBUF[6]_inst_i_194_n_0
    SLICE_X66Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   109.784 r  split_x/SEGMENTS_OBUF[6]_inst_i_1437/CO[3]
                         net (fo=1, routed)           0.000   109.784    split_x/SEGMENTS_OBUF[6]_inst_i_1437_n_0
    SLICE_X66Y129        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   110.099 f  split_x/SEGMENTS_OBUF[6]_inst_i_728/O[3]
                         net (fo=2, routed)           0.951   111.050    split_x/unidades4[12]
    SLICE_X67Y129        LUT5 (Prop_lut5_I4_O)        0.307   111.357 r  split_x/SEGMENTS_OBUF[6]_inst_i_5413/O
                         net (fo=1, routed)           0.000   111.357    split_x/SEGMENTS_OBUF[6]_inst_i_5413_n_0
    SLICE_X67Y129        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   111.758 r  split_x/SEGMENTS_OBUF[6]_inst_i_4261/CO[3]
                         net (fo=1, routed)           0.000   111.758    split_x/SEGMENTS_OBUF[6]_inst_i_4261_n_0
    SLICE_X67Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   111.980 r  split_x/SEGMENTS_OBUF[6]_inst_i_4259/O[0]
                         net (fo=1, routed)           0.818   112.797    split_x/unidades5[13]
    SLICE_X68Y130        LUT5 (Prop_lut5_I3_O)        0.299   113.096 r  split_x/SEGMENTS_OBUF[6]_inst_i_3046/O
                         net (fo=26, routed)          1.786   114.883    split_x/SEGMENTS_OBUF[6]_inst_i_3046_n_0
    SLICE_X60Y137        LUT3 (Prop_lut3_I2_O)        0.152   115.035 r  split_x/SEGMENTS_OBUF[6]_inst_i_1586/O
                         net (fo=2, routed)           0.966   116.001    split_x/SEGMENTS_OBUF[6]_inst_i_1586_n_0
    SLICE_X61Y133        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.750   116.751 r  split_x/SEGMENTS_OBUF[6]_inst_i_2997/CO[3]
                         net (fo=1, routed)           0.000   116.751    split_x/SEGMENTS_OBUF[6]_inst_i_2997_n_0
    SLICE_X61Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.865 r  split_x/SEGMENTS_OBUF[6]_inst_i_1522/CO[3]
                         net (fo=1, routed)           0.000   116.865    split_x/SEGMENTS_OBUF[6]_inst_i_1522_n_0
    SLICE_X61Y135        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   117.087 r  split_x/SEGMENTS_OBUF[6]_inst_i_3054/O[0]
                         net (fo=3, routed)           1.304   118.390    split_x/SEGMENTS_OBUF[6]_inst_i_3054_n_7
    SLICE_X59Y137        LUT4 (Prop_lut4_I3_O)        0.299   118.689 r  split_x/SEGMENTS_OBUF[6]_inst_i_1558/O
                         net (fo=1, routed)           0.000   118.689    split_x/SEGMENTS_OBUF[6]_inst_i_1558_n_0
    SLICE_X59Y137        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424   119.113 r  split_x/SEGMENTS_OBUF[6]_inst_i_793/O[1]
                         net (fo=3, routed)           0.613   119.726    split_x/SEGMENTS_OBUF[6]_inst_i_793_n_6
    SLICE_X60Y137        LUT3 (Prop_lut3_I1_O)        0.303   120.029 r  split_x/SEGMENTS_OBUF[6]_inst_i_797/O
                         net (fo=2, routed)           1.696   121.725    split_x/SEGMENTS_OBUF[6]_inst_i_797_n_0
    SLICE_X60Y132        LUT5 (Prop_lut5_I1_O)        0.153   121.878 r  split_x/SEGMENTS_OBUF[6]_inst_i_364/O
                         net (fo=2, routed)           1.046   122.924    split_x/SEGMENTS_OBUF[6]_inst_i_364_n_0
    SLICE_X59Y135        LUT6 (Prop_lut6_I0_O)        0.331   123.255 r  split_x/SEGMENTS_OBUF[6]_inst_i_368/O
                         net (fo=1, routed)           0.000   123.255    split_x/SEGMENTS_OBUF[6]_inst_i_368_n_0
    SLICE_X59Y135        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   123.787 r  split_x/SEGMENTS_OBUF[6]_inst_i_200/CO[3]
                         net (fo=1, routed)           0.000   123.787    split_x/SEGMENTS_OBUF[6]_inst_i_200_n_0
    SLICE_X59Y136        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   124.121 r  split_x/SEGMENTS_OBUF[6]_inst_i_357/O[1]
                         net (fo=2, routed)           0.754   124.875    split_x/SEGMENTS_OBUF[6]_inst_i_357_n_6
    SLICE_X57Y136        LUT2 (Prop_lut2_I0_O)        0.303   125.178 r  split_x/SEGMENTS_OBUF[6]_inst_i_359/O
                         net (fo=1, routed)           0.000   125.178    split_x/SEGMENTS_OBUF[6]_inst_i_359_n_0
    SLICE_X57Y136        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   125.405 r  split_x/SEGMENTS_OBUF[6]_inst_i_199/O[1]
                         net (fo=1, routed)           1.185   126.590    split_x/SEGMENTS_OBUF[6]_inst_i_199_n_6
    SLICE_X55Y129        LUT2 (Prop_lut2_I1_O)        0.303   126.893 r  split_x/SEGMENTS_OBUF[6]_inst_i_84/O
                         net (fo=1, routed)           0.000   126.893    split_x/SEGMENTS_OBUF[6]_inst_i_84_n_0
    SLICE_X55Y129        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   127.294 r  split_x/SEGMENTS_OBUF[6]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000   127.294    split_x/SEGMENTS_OBUF[6]_inst_i_32_n_0
    SLICE_X55Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   127.516 r  split_x/SEGMENTS_OBUF[6]_inst_i_76/O[0]
                         net (fo=4, routed)           1.205   128.722    split_x/SEGMENTS_OBUF[6]_inst_i_76_n_7
    SLICE_X50Y122        LUT5 (Prop_lut5_I1_O)        0.291   129.013 r  split_x/SEGMENTS_OBUF[6]_inst_i_30/O
                         net (fo=3, routed)           1.451   130.464    split_x/SEGMENTS_OBUF[6]_inst_i_30_n_0
    SLICE_X48Y115        LUT5 (Prop_lut5_I1_O)        0.328   130.792 r  split_x/SEGMENTS_OBUF[6]_inst_i_123/O
                         net (fo=1, routed)           0.000   130.792    fsm_inst/unidades[0]
    SLICE_X48Y115        MUXF7 (Prop_muxf7_I0_O)      0.238   131.030 r  fsm_inst/SEGMENTS_OBUF[6]_inst_i_41/O
                         net (fo=1, routed)           0.000   131.030    fsm_inst/SEGMENTS_OBUF[6]_inst_i_41_n_0
    SLICE_X48Y115        MUXF8 (Prop_muxf8_I0_O)      0.104   131.134 r  fsm_inst/SEGMENTS_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.859   131.993    RingCount/SEGMENTS_OBUF[4]_inst_i_1_4
    SLICE_X46Y127        LUT6 (Prop_lut6_I0_O)        0.316   132.309 r  RingCount/SEGMENTS_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           1.047   133.357    RingCount/sel0[1]
    SLICE_X44Y127        LUT6 (Prop_lut6_I5_O)        0.124   133.481 r  RingCount/SEGMENTS_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.557   137.038    SEGMENTS_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.537   140.575 r  SEGMENTS_OBUF[0]_inst/O
                         net (fo=0)                   0.000   140.575    SEGMENTS[0]
    L18                                                               r  SEGMENTS[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Accelerometer/ADXL_Control/ACCEL_Z_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        134.527ns  (logic 55.626ns (41.349%)  route 78.901ns (58.651%))
  Logic Levels:           179  (CARRY4=129 DSP48E1=1 LUT1=14 LUT2=8 LUT3=7 LUT4=4 LUT5=7 LUT6=6 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.638     5.241    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X32Y88         FDRE                                         r  Accelerometer/ADXL_Control/ACCEL_Z_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y88         FDRE (Prop_fdre_C_Q)         0.456     5.697 r  Accelerometer/ADXL_Control/ACCEL_Z_reg[2]/Q
                         net (fo=10, routed)          1.169     6.865    <hidden>
    SLICE_X34Y86         LUT2 (Prop_lut2_I1_O)        0.124     6.989 r  <hidden>
                         net (fo=1, routed)           0.000     6.989    <hidden>
    SLICE_X34Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.522 r  <hidden>
                         net (fo=1, routed)           0.000     7.522    <hidden>
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.639 r  <hidden>
                         net (fo=1, routed)           0.000     7.639    <hidden>
    SLICE_X34Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.756 r  <hidden>
                         net (fo=1, routed)           0.000     7.756    <hidden>
    SLICE_X34Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.975 r  <hidden>
                         net (fo=51, routed)          2.004     9.979    <hidden>
    SLICE_X38Y87         LUT4 (Prop_lut4_I2_O)        0.324    10.303 r  <hidden>
                         net (fo=1, routed)           0.966    11.270    <hidden>
    SLICE_X37Y91         LUT2 (Prop_lut2_I1_O)        0.331    11.601 r  <hidden>
                         net (fo=1, routed)           0.000    11.601    <hidden>
    SLICE_X37Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.002 r  <hidden>
                         net (fo=1, routed)           0.000    12.002    <hidden>
    SLICE_X37Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.116 r  <hidden>
                         net (fo=1, routed)           0.000    12.116    <hidden>
    SLICE_X37Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.230 r  <hidden>
                         net (fo=1, routed)           0.000    12.230    <hidden>
    SLICE_X37Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.543 f  <hidden>
                         net (fo=51, routed)          1.081    13.624    <hidden>
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.332    13.956 r  <hidden>
                         net (fo=1, routed)           0.828    14.784    <hidden>
    SLICE_X36Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782    15.566 r  <hidden>
                         net (fo=1, routed)           0.000    15.566    <hidden>
    SLICE_X36Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.680 r  <hidden>
                         net (fo=1, routed)           0.000    15.680    <hidden>
    SLICE_X36Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.794 r  <hidden>
                         net (fo=1, routed)           0.000    15.794    <hidden>
    SLICE_X36Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.908 r  <hidden>
                         net (fo=1, routed)           0.000    15.908    <hidden>
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.221 f  <hidden>
                         net (fo=59, routed)          1.747    17.968    <hidden>
    SLICE_X33Y89         LUT1 (Prop_lut1_I0_O)        0.306    18.274 r  <hidden>
                         net (fo=1, routed)           0.195    18.469    <hidden>
    SLICE_X32Y89         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    19.049 r  <hidden>
                         net (fo=1, routed)           0.000    19.049    <hidden>
    SLICE_X32Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.163 r  <hidden>
                         net (fo=1, routed)           0.000    19.163    <hidden>
    SLICE_X32Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.277 r  <hidden>
                         net (fo=1, routed)           0.000    19.277    <hidden>
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.391 r  <hidden>
                         net (fo=1, routed)           0.000    19.391    <hidden>
    SLICE_X32Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.704 f  <hidden>
                         net (fo=58, routed)          1.811    21.514    <hidden>
    SLICE_X31Y90         LUT1 (Prop_lut1_I0_O)        0.306    21.820 r  <hidden>
                         net (fo=1, routed)           0.344    22.165    <hidden>
    SLICE_X28Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    22.745 r  <hidden>
                         net (fo=1, routed)           0.000    22.745    <hidden>
    SLICE_X28Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.859 r  <hidden>
                         net (fo=1, routed)           0.000    22.859    <hidden>
    SLICE_X28Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.973 r  <hidden>
                         net (fo=1, routed)           0.000    22.973    <hidden>
    SLICE_X28Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.087 r  <hidden>
                         net (fo=1, routed)           0.000    23.087    <hidden>
    SLICE_X28Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.400 f  <hidden>
                         net (fo=57, routed)          1.439    24.839    <hidden>
    SLICE_X31Y90         LUT1 (Prop_lut1_I0_O)        0.306    25.145 r  <hidden>
                         net (fo=1, routed)           0.330    25.474    <hidden>
    SLICE_X31Y91         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    26.054 r  <hidden>
                         net (fo=1, routed)           0.000    26.054    <hidden>
    SLICE_X31Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.168 r  <hidden>
                         net (fo=1, routed)           0.000    26.168    <hidden>
    SLICE_X31Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.282 r  <hidden>
                         net (fo=1, routed)           0.000    26.282    <hidden>
    SLICE_X31Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.396 r  <hidden>
                         net (fo=1, routed)           0.000    26.396    <hidden>
    SLICE_X31Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.709 f  <hidden>
                         net (fo=56, routed)          1.577    28.287    <hidden>
    SLICE_X31Y90         LUT1 (Prop_lut1_I0_O)        0.306    28.593 r  <hidden>
                         net (fo=1, routed)           0.474    29.067    <hidden>
    SLICE_X33Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    29.647 r  <hidden>
                         net (fo=1, routed)           0.000    29.647    <hidden>
    SLICE_X33Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.761 r  <hidden>
                         net (fo=1, routed)           0.000    29.761    <hidden>
    SLICE_X33Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.875 r  <hidden>
                         net (fo=1, routed)           0.000    29.875    <hidden>
    SLICE_X33Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.989 r  <hidden>
                         net (fo=1, routed)           0.000    29.989    <hidden>
    SLICE_X33Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.302 f  <hidden>
                         net (fo=55, routed)          1.719    32.020    <hidden>
    SLICE_X35Y89         LUT1 (Prop_lut1_I0_O)        0.306    32.326 r  <hidden>
                         net (fo=1, routed)           0.514    32.841    <hidden>
    SLICE_X34Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    33.436 r  <hidden>
                         net (fo=1, routed)           0.000    33.436    <hidden>
    SLICE_X34Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.553 r  <hidden>
                         net (fo=1, routed)           0.000    33.553    <hidden>
    SLICE_X34Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.670 r  <hidden>
                         net (fo=1, routed)           0.000    33.670    <hidden>
    SLICE_X34Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.787 r  <hidden>
                         net (fo=1, routed)           0.000    33.787    <hidden>
    SLICE_X34Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    34.102 f  <hidden>
                         net (fo=54, routed)          1.350    35.451    <hidden>
    SLICE_X40Y95         LUT1 (Prop_lut1_I0_O)        0.307    35.758 r  <hidden>
                         net (fo=1, routed)           0.520    36.278    <hidden>
    SLICE_X35Y95         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    36.858 r  <hidden>
                         net (fo=1, routed)           0.000    36.858    <hidden>
    SLICE_X35Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.972 r  <hidden>
                         net (fo=1, routed)           0.000    36.972    <hidden>
    SLICE_X35Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.086 r  <hidden>
                         net (fo=1, routed)           0.000    37.086    <hidden>
    SLICE_X35Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.200 r  <hidden>
                         net (fo=1, routed)           0.000    37.200    <hidden>
    SLICE_X35Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    37.513 f  <hidden>
                         net (fo=53, routed)          0.886    38.399    <hidden>
    SLICE_X40Y95         LUT1 (Prop_lut1_I0_O)        0.306    38.705 r  <hidden>
                         net (fo=1, routed)           0.473    39.178    <hidden>
    SLICE_X37Y95         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    39.758 r  <hidden>
                         net (fo=1, routed)           0.000    39.758    <hidden>
    SLICE_X37Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.872 r  <hidden>
                         net (fo=1, routed)           0.000    39.872    <hidden>
    SLICE_X37Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.986 r  <hidden>
                         net (fo=1, routed)           0.000    39.986    <hidden>
    SLICE_X37Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.100 r  <hidden>
                         net (fo=1, routed)           0.000    40.100    <hidden>
    SLICE_X37Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    40.413 f  <hidden>
                         net (fo=52, routed)          1.304    41.717    <hidden>
    SLICE_X40Y94         LUT1 (Prop_lut1_I0_O)        0.306    42.023 r  <hidden>
                         net (fo=1, routed)           0.323    42.346    <hidden>
    SLICE_X38Y94         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    42.941 r  <hidden>
                         net (fo=1, routed)           0.000    42.941    <hidden>
    SLICE_X38Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.058 r  <hidden>
                         net (fo=1, routed)           0.000    43.058    <hidden>
    SLICE_X38Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.175 r  <hidden>
                         net (fo=1, routed)           0.000    43.175    <hidden>
    SLICE_X38Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.292 r  <hidden>
                         net (fo=1, routed)           0.000    43.292    <hidden>
    SLICE_X38Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    43.607 f  <hidden>
                         net (fo=51, routed)          1.553    45.161    <hidden>
    SLICE_X40Y92         LUT1 (Prop_lut1_I0_O)        0.307    45.468 r  <hidden>
                         net (fo=1, routed)           0.189    45.657    <hidden>
    SLICE_X41Y92         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    46.237 r  <hidden>
                         net (fo=1, routed)           0.000    46.237    <hidden>
    SLICE_X41Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.351 r  <hidden>
                         net (fo=1, routed)           0.000    46.351    <hidden>
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.465 r  <hidden>
                         net (fo=1, routed)           0.000    46.465    <hidden>
    SLICE_X41Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.579 r  <hidden>
                         net (fo=1, routed)           0.000    46.579    <hidden>
    SLICE_X41Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    46.892 f  <hidden>
                         net (fo=50, routed)          1.233    48.125    <hidden>
    SLICE_X42Y94         LUT1 (Prop_lut1_I0_O)        0.306    48.431 r  <hidden>
                         net (fo=1, routed)           0.480    48.911    <hidden>
    SLICE_X45Y94         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    49.491 r  <hidden>
                         net (fo=1, routed)           0.000    49.491    <hidden>
    SLICE_X45Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.605 r  <hidden>
                         net (fo=1, routed)           0.000    49.605    <hidden>
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.719 r  <hidden>
                         net (fo=1, routed)           0.000    49.719    <hidden>
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.833 r  <hidden>
                         net (fo=1, routed)           0.000    49.833    <hidden>
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    50.146 f  <hidden>
                         net (fo=49, routed)          1.416    51.562    <hidden>
    SLICE_X49Y94         LUT1 (Prop_lut1_I0_O)        0.306    51.868 r  <hidden>
                         net (fo=1, routed)           0.476    52.344    <hidden>
    SLICE_X47Y94         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    52.924 r  <hidden>
                         net (fo=1, routed)           0.000    52.924    <hidden>
    SLICE_X47Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.038 r  <hidden>
                         net (fo=1, routed)           0.000    53.038    <hidden>
    SLICE_X47Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.152 r  <hidden>
                         net (fo=1, routed)           0.000    53.152    <hidden>
    SLICE_X47Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.266 r  <hidden>
                         net (fo=1, routed)           0.000    53.266    <hidden>
    SLICE_X47Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    53.579 f  <hidden>
                         net (fo=41, routed)          1.381    54.960    <hidden>
    SLICE_X49Y94         LUT1 (Prop_lut1_I0_O)        0.306    55.266 r  <hidden>
                         net (fo=1, routed)           0.550    55.816    <hidden>
    SLICE_X48Y94         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    56.396 r  <hidden>
                         net (fo=1, routed)           0.000    56.396    <hidden>
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.510 r  <hidden>
                         net (fo=1, routed)           0.000    56.510    <hidden>
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.624 r  <hidden>
                         net (fo=1, routed)           0.000    56.624    <hidden>
    SLICE_X48Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.738 r  <hidden>
                         net (fo=1, routed)           0.000    56.738    <hidden>
    SLICE_X48Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    57.051 r  <hidden>
                         net (fo=21, routed)          1.733    58.784    <hidden>
    SLICE_X53Y89         LUT2 (Prop_lut2_I0_O)        0.306    59.090 r  <hidden>
                         net (fo=1, routed)           0.000    59.090    <hidden>
    SLICE_X53Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    59.491 r  <hidden>
                         net (fo=1, routed)           0.000    59.491    <hidden>
    SLICE_X53Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.605 r  <hidden>
                         net (fo=1, routed)           0.000    59.605    <hidden>
    SLICE_X53Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.719 r  <hidden>
                         net (fo=1, routed)           0.000    59.719    <hidden>
    SLICE_X53Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.833 r  <hidden>
                         net (fo=1, routed)           0.000    59.833    <hidden>
    SLICE_X53Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    60.146 r  <hidden>
                         net (fo=2, routed)           0.970    61.116    <hidden>
    SLICE_X56Y95         LUT3 (Prop_lut3_I0_O)        0.330    61.446 r  <hidden>
                         net (fo=21, routed)          1.395    62.840    <hidden>
    SLICE_X56Y90         LUT2 (Prop_lut2_I0_O)        0.328    63.168 r  <hidden>
                         net (fo=1, routed)           0.000    63.168    <hidden>
    SLICE_X56Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.701 r  <hidden>
                         net (fo=1, routed)           0.000    63.701    <hidden>
    SLICE_X56Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.818 r  <hidden>
                         net (fo=1, routed)           0.000    63.818    <hidden>
    SLICE_X56Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.935 r  <hidden>
                         net (fo=1, routed)           0.000    63.935    <hidden>
    SLICE_X56Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.052 r  <hidden>
                         net (fo=1, routed)           0.000    64.052    <hidden>
    SLICE_X56Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    64.367 r  <hidden>
                         net (fo=2, routed)           0.828    65.195    <hidden>
    SLICE_X58Y91         LUT2 (Prop_lut2_I1_O)        0.307    65.502 r  <hidden>
                         net (fo=1, routed)           0.496    65.999    <hidden>
    SLICE_X57Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    66.579 r  <hidden>
                         net (fo=1, routed)           0.000    66.579    <hidden>
    SLICE_X57Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.693 r  <hidden>
                         net (fo=1, routed)           0.000    66.693    <hidden>
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.807 r  <hidden>
                         net (fo=1, routed)           0.000    66.807    <hidden>
    SLICE_X57Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.921 r  <hidden>
                         net (fo=1, routed)           0.000    66.921    <hidden>
    SLICE_X57Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    67.234 r  <hidden>
                         net (fo=49, routed)          1.195    68.429    converter_x/m_axis_dout_tdata[15]
    DSP48_X1Y38          DSP48E1 (Prop_dsp48e1_A[19]_P[6])
                                                      4.023    72.452 f  converter_x/GRADOS_INT3/P[6]
                         net (fo=1, routed)           1.157    73.609    converter_x/GRADOS_INT3_n_99
    SLICE_X59Y98         LUT1 (Prop_lut1_I0_O)        0.124    73.733 r  converter_x/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000    73.733    converter_x/i__carry__0_i_3_n_0
    SLICE_X59Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.283 r  converter_x/_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    74.283    converter_x/_inferred__1/i__carry__0_n_0
    SLICE_X59Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.397 r  converter_x/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.001    74.397    converter_x/_inferred__1/i__carry__1_n_0
    SLICE_X59Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    74.636 f  converter_x/_inferred__1/i__carry__2/O[2]
                         net (fo=1, routed)           1.074    75.711    converter_x/GRADOS_INT3__0[15]
    SLICE_X60Y102        LUT3 (Prop_lut3_I1_O)        0.302    76.013 r  converter_x/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000    76.013    converter_x/i__carry_i_4__0_n_0
    SLICE_X60Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.546 r  converter_x/_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    76.546    converter_x/_inferred__2/i__carry_n_0
    SLICE_X60Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.663 r  converter_x/_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    76.663    converter_x/_inferred__2/i__carry__0_n_0
    SLICE_X60Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.780 r  converter_x/_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    76.780    converter_x/_inferred__2/i__carry__1_n_0
    SLICE_X60Y105        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    77.095 r  converter_x/_inferred__2/i__carry__2/O[3]
                         net (fo=1, routed)           0.802    77.896    converter_x/GRADOS_INT1[16]
    SLICE_X61Y106        LUT3 (Prop_lut3_I2_O)        0.307    78.203 r  converter_x/SEGMENTS_OBUF[6]_inst_i_632/O
                         net (fo=1, routed)           0.000    78.203    converter_x/SEGMENTS_OBUF[6]_inst_i_632_n_0
    SLICE_X61Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    78.735 r  converter_x/SEGMENTS_OBUF[6]_inst_i_277/CO[3]
                         net (fo=1, routed)           0.000    78.735    converter_x/SEGMENTS_OBUF[6]_inst_i_277_n_0
    SLICE_X61Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.849 r  converter_x/SEGMENTS_OBUF[6]_inst_i_164/CO[3]
                         net (fo=1, routed)           0.000    78.849    converter_x/SEGMENTS_OBUF[6]_inst_i_164_n_0
    SLICE_X61Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.963 r  converter_x/SEGMENTS_OBUF[6]_inst_i_63/CO[3]
                         net (fo=1, routed)           0.000    78.963    converter_x/SEGMENTS_OBUF[6]_inst_i_63_n_0
    SLICE_X61Y109        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    79.276 r  converter_x/SEGMENTS_OBUF[6]_inst_i_28/O[3]
                         net (fo=1199, routed)        9.196    88.472    converter_x/GRADOS_INT3_0[1]
    SLICE_X70Y110        LUT3 (Prop_lut3_I0_O)        0.306    88.778 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1607/O
                         net (fo=31, routed)          2.384    91.162    split_x/SEGMENTS_OBUF[6]_inst_i_196_0[1]
    SLICE_X72Y114        LUT5 (Prop_lut5_I1_O)        0.124    91.286 r  split_x/SEGMENTS_OBUF[6]_inst_i_6349/O
                         net (fo=1, routed)           0.000    91.286    split_x/SEGMENTS_OBUF[6]_inst_i_6349_n_0
    SLICE_X72Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.836 r  split_x/SEGMENTS_OBUF[6]_inst_i_6079/CO[3]
                         net (fo=1, routed)           0.000    91.836    split_x/SEGMENTS_OBUF[6]_inst_i_6079_n_0
    SLICE_X72Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.950 r  split_x/SEGMENTS_OBUF[6]_inst_i_5434/CO[3]
                         net (fo=1, routed)           0.000    91.950    split_x/SEGMENTS_OBUF[6]_inst_i_5434_n_0
    SLICE_X72Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.064 r  split_x/SEGMENTS_OBUF[6]_inst_i_4298/CO[3]
                         net (fo=1, routed)           0.000    92.064    split_x/SEGMENTS_OBUF[6]_inst_i_4298_n_0
    SLICE_X72Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.178 r  split_x/SEGMENTS_OBUF[6]_inst_i_3067/CO[3]
                         net (fo=1, routed)           0.000    92.178    split_x/SEGMENTS_OBUF[6]_inst_i_3067_n_0
    SLICE_X72Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.292 r  split_x/SEGMENTS_OBUF[6]_inst_i_1602/CO[3]
                         net (fo=1, routed)           0.000    92.292    split_x/SEGMENTS_OBUF[6]_inst_i_1602_n_0
    SLICE_X72Y119        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    92.531 r  split_x/SEGMENTS_OBUF[6]_inst_i_3111/O[2]
                         net (fo=3, routed)           0.909    93.440    converter_x/SEGMENTS_OBUF[6]_inst_i_813[2]
    SLICE_X70Y119        LUT5 (Prop_lut5_I4_O)        0.324    93.764 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1625/O
                         net (fo=2, routed)           0.928    94.691    converter_x/SEGMENTS_OBUF[6]_inst_i_3111[1]
    SLICE_X71Y119        LUT6 (Prop_lut6_I1_O)        0.328    95.019 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1628/O
                         net (fo=1, routed)           0.000    95.019    split_x/SEGMENTS_OBUF[6]_inst_i_807_5[1]
    SLICE_X71Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    95.420 r  split_x/SEGMENTS_OBUF[6]_inst_i_813/CO[3]
                         net (fo=1, routed)           0.000    95.420    split_x/SEGMENTS_OBUF[6]_inst_i_813_n_0
    SLICE_X71Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.534 r  split_x/SEGMENTS_OBUF[6]_inst_i_822/CO[3]
                         net (fo=1, routed)           0.000    95.534    split_x/SEGMENTS_OBUF[6]_inst_i_822_n_0
    SLICE_X71Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.648 r  split_x/SEGMENTS_OBUF[6]_inst_i_1503/CO[3]
                         net (fo=1, routed)           0.000    95.648    split_x/SEGMENTS_OBUF[6]_inst_i_1503_n_0
    SLICE_X71Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.762 r  split_x/SEGMENTS_OBUF[6]_inst_i_4206/CO[3]
                         net (fo=1, routed)           0.000    95.762    split_x/SEGMENTS_OBUF[6]_inst_i_4206_n_0
    SLICE_X71Y123        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    96.001 r  split_x/SEGMENTS_OBUF[6]_inst_i_4157/O[2]
                         net (fo=3, routed)           1.267    97.269    split_x/SEGMENTS_OBUF[6]_inst_i_4157_n_5
    SLICE_X77Y123        LUT3 (Prop_lut3_I2_O)        0.302    97.571 r  split_x/SEGMENTS_OBUF[6]_inst_i_4160/O
                         net (fo=2, routed)           0.912    98.482    split_x/SEGMENTS_OBUF[6]_inst_i_4160_n_0
    SLICE_X77Y123        LUT5 (Prop_lut5_I4_O)        0.153    98.635 r  split_x/SEGMENTS_OBUF[6]_inst_i_2878/O
                         net (fo=2, routed)           1.138    99.774    split_x/SEGMENTS_OBUF[6]_inst_i_2878_n_0
    SLICE_X76Y123        LUT6 (Prop_lut6_I0_O)        0.327   100.101 r  split_x/SEGMENTS_OBUF[6]_inst_i_2882/O
                         net (fo=1, routed)           0.000   100.101    split_x/SEGMENTS_OBUF[6]_inst_i_2882_n_0
    SLICE_X76Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   100.634 r  split_x/SEGMENTS_OBUF[6]_inst_i_1442/CO[3]
                         net (fo=1, routed)           0.000   100.634    split_x/SEGMENTS_OBUF[6]_inst_i_1442_n_0
    SLICE_X76Y124        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   100.873 r  split_x/SEGMENTS_OBUF[6]_inst_i_733/O[2]
                         net (fo=7, routed)           1.603   102.476    split_x/SEGMENTS_OBUF[6]_inst_i_733_n_5
    SLICE_X68Y127        LUT2 (Prop_lut2_I1_O)        0.301   102.777 r  split_x/SEGMENTS_OBUF[6]_inst_i_1481/O
                         net (fo=1, routed)           0.000   102.777    split_x/SEGMENTS_OBUF[6]_inst_i_1481_n_0
    SLICE_X68Y127        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   103.309 r  split_x/SEGMENTS_OBUF[6]_inst_i_749/CO[3]
                         net (fo=1, routed)           0.000   103.309    split_x/SEGMENTS_OBUF[6]_inst_i_749_n_0
    SLICE_X68Y128        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   103.622 r  split_x/SEGMENTS_OBUF[6]_inst_i_341/O[3]
                         net (fo=3, routed)           1.266   104.888    converter_x/SEGMENTS_OBUF[6]_inst_i_343[3]
    SLICE_X58Y127        LUT4 (Prop_lut4_I1_O)        0.332   105.220 r  converter_x/SEGMENTS_OBUF[6]_inst_i_344/O
                         net (fo=1, routed)           0.850   106.070    split_x/SEGMENTS_OBUF[6]_inst_i_202[0]
    SLICE_X69Y128        CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.583   106.653 r  split_x/SEGMENTS_OBUF[6]_inst_i_192/CO[0]
                         net (fo=57, routed)          1.567   108.220    split_x/SEGMENTS_OBUF[6]_inst_i_345[0]
    SLICE_X65Y127        LUT5 (Prop_lut5_I3_O)        0.373   108.593 r  split_x/SEGMENTS_OBUF[6]_inst_i_346/O
                         net (fo=1, routed)           0.479   109.072    split_x/SEGMENTS_OBUF[6]_inst_i_346_n_0
    SLICE_X66Y127        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   109.667 r  split_x/SEGMENTS_OBUF[6]_inst_i_194/CO[3]
                         net (fo=1, routed)           0.000   109.667    split_x/SEGMENTS_OBUF[6]_inst_i_194_n_0
    SLICE_X66Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   109.784 r  split_x/SEGMENTS_OBUF[6]_inst_i_1437/CO[3]
                         net (fo=1, routed)           0.000   109.784    split_x/SEGMENTS_OBUF[6]_inst_i_1437_n_0
    SLICE_X66Y129        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   110.099 f  split_x/SEGMENTS_OBUF[6]_inst_i_728/O[3]
                         net (fo=2, routed)           0.951   111.050    split_x/unidades4[12]
    SLICE_X67Y129        LUT5 (Prop_lut5_I4_O)        0.307   111.357 r  split_x/SEGMENTS_OBUF[6]_inst_i_5413/O
                         net (fo=1, routed)           0.000   111.357    split_x/SEGMENTS_OBUF[6]_inst_i_5413_n_0
    SLICE_X67Y129        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   111.758 r  split_x/SEGMENTS_OBUF[6]_inst_i_4261/CO[3]
                         net (fo=1, routed)           0.000   111.758    split_x/SEGMENTS_OBUF[6]_inst_i_4261_n_0
    SLICE_X67Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   111.980 r  split_x/SEGMENTS_OBUF[6]_inst_i_4259/O[0]
                         net (fo=1, routed)           0.818   112.797    split_x/unidades5[13]
    SLICE_X68Y130        LUT5 (Prop_lut5_I3_O)        0.299   113.096 r  split_x/SEGMENTS_OBUF[6]_inst_i_3046/O
                         net (fo=26, routed)          1.786   114.883    split_x/SEGMENTS_OBUF[6]_inst_i_3046_n_0
    SLICE_X60Y137        LUT3 (Prop_lut3_I2_O)        0.152   115.035 r  split_x/SEGMENTS_OBUF[6]_inst_i_1586/O
                         net (fo=2, routed)           0.966   116.001    split_x/SEGMENTS_OBUF[6]_inst_i_1586_n_0
    SLICE_X61Y133        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.750   116.751 r  split_x/SEGMENTS_OBUF[6]_inst_i_2997/CO[3]
                         net (fo=1, routed)           0.000   116.751    split_x/SEGMENTS_OBUF[6]_inst_i_2997_n_0
    SLICE_X61Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.865 r  split_x/SEGMENTS_OBUF[6]_inst_i_1522/CO[3]
                         net (fo=1, routed)           0.000   116.865    split_x/SEGMENTS_OBUF[6]_inst_i_1522_n_0
    SLICE_X61Y135        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   117.087 r  split_x/SEGMENTS_OBUF[6]_inst_i_3054/O[0]
                         net (fo=3, routed)           1.304   118.390    split_x/SEGMENTS_OBUF[6]_inst_i_3054_n_7
    SLICE_X59Y137        LUT4 (Prop_lut4_I3_O)        0.299   118.689 r  split_x/SEGMENTS_OBUF[6]_inst_i_1558/O
                         net (fo=1, routed)           0.000   118.689    split_x/SEGMENTS_OBUF[6]_inst_i_1558_n_0
    SLICE_X59Y137        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424   119.113 r  split_x/SEGMENTS_OBUF[6]_inst_i_793/O[1]
                         net (fo=3, routed)           0.613   119.726    split_x/SEGMENTS_OBUF[6]_inst_i_793_n_6
    SLICE_X60Y137        LUT3 (Prop_lut3_I1_O)        0.303   120.029 r  split_x/SEGMENTS_OBUF[6]_inst_i_797/O
                         net (fo=2, routed)           1.696   121.725    split_x/SEGMENTS_OBUF[6]_inst_i_797_n_0
    SLICE_X60Y132        LUT5 (Prop_lut5_I1_O)        0.153   121.878 r  split_x/SEGMENTS_OBUF[6]_inst_i_364/O
                         net (fo=2, routed)           1.046   122.924    split_x/SEGMENTS_OBUF[6]_inst_i_364_n_0
    SLICE_X59Y135        LUT6 (Prop_lut6_I0_O)        0.331   123.255 r  split_x/SEGMENTS_OBUF[6]_inst_i_368/O
                         net (fo=1, routed)           0.000   123.255    split_x/SEGMENTS_OBUF[6]_inst_i_368_n_0
    SLICE_X59Y135        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   123.787 r  split_x/SEGMENTS_OBUF[6]_inst_i_200/CO[3]
                         net (fo=1, routed)           0.000   123.787    split_x/SEGMENTS_OBUF[6]_inst_i_200_n_0
    SLICE_X59Y136        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   124.121 r  split_x/SEGMENTS_OBUF[6]_inst_i_357/O[1]
                         net (fo=2, routed)           0.754   124.875    split_x/SEGMENTS_OBUF[6]_inst_i_357_n_6
    SLICE_X57Y136        LUT2 (Prop_lut2_I0_O)        0.303   125.178 r  split_x/SEGMENTS_OBUF[6]_inst_i_359/O
                         net (fo=1, routed)           0.000   125.178    split_x/SEGMENTS_OBUF[6]_inst_i_359_n_0
    SLICE_X57Y136        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   125.405 r  split_x/SEGMENTS_OBUF[6]_inst_i_199/O[1]
                         net (fo=1, routed)           1.185   126.590    split_x/SEGMENTS_OBUF[6]_inst_i_199_n_6
    SLICE_X55Y129        LUT2 (Prop_lut2_I1_O)        0.303   126.893 r  split_x/SEGMENTS_OBUF[6]_inst_i_84/O
                         net (fo=1, routed)           0.000   126.893    split_x/SEGMENTS_OBUF[6]_inst_i_84_n_0
    SLICE_X55Y129        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   127.294 r  split_x/SEGMENTS_OBUF[6]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000   127.294    split_x/SEGMENTS_OBUF[6]_inst_i_32_n_0
    SLICE_X55Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   127.516 r  split_x/SEGMENTS_OBUF[6]_inst_i_76/O[0]
                         net (fo=4, routed)           1.394   128.910    split_x/SEGMENTS_OBUF[6]_inst_i_76_n_7
    SLICE_X50Y122        LUT4 (Prop_lut4_I3_O)        0.327   129.237 r  split_x/SEGMENTS_OBUF[6]_inst_i_133/O
                         net (fo=1, routed)           0.877   130.114    split_x/SEGMENTS_OBUF[6]_inst_i_133_n_0
    SLICE_X50Y115        LUT6 (Prop_lut6_I5_O)        0.348   130.462 r  split_x/SEGMENTS_OBUF[6]_inst_i_45/O
                         net (fo=1, routed)           0.000   130.462    fsm_inst/unidades[2]
    SLICE_X50Y115        MUXF7 (Prop_muxf7_I0_O)      0.241   130.703 r  fsm_inst/SEGMENTS_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.000   130.703    fsm_inst/SEGMENTS_OBUF[6]_inst_i_18_n_0
    SLICE_X50Y115        MUXF8 (Prop_muxf8_I0_O)      0.098   130.801 r  fsm_inst/SEGMENTS_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           1.244   132.045    RingCount/SEGMENTS_OBUF[4]_inst_i_1_2
    SLICE_X46Y127        LUT6 (Prop_lut6_I0_O)        0.319   132.364 r  RingCount/SEGMENTS_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.457   132.821    RingCount/sel0[3]
    SLICE_X45Y127        LUT6 (Prop_lut6_I0_O)        0.124   132.945 r  RingCount/SEGMENTS_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.330   136.275    SEGMENTS_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.493   139.768 r  SEGMENTS_OBUF[4]_inst/O
                         net (fo=0)                   0.000   139.768    SEGMENTS[4]
    K16                                                               r  SEGMENTS[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Accelerometer/ADXL_Control/ACCEL_Z_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        134.180ns  (logic 55.683ns (41.499%)  route 78.496ns (58.501%))
  Logic Levels:           179  (CARRY4=129 DSP48E1=1 LUT1=14 LUT2=8 LUT3=7 LUT4=4 LUT5=7 LUT6=6 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.638     5.241    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X32Y88         FDRE                                         r  Accelerometer/ADXL_Control/ACCEL_Z_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y88         FDRE (Prop_fdre_C_Q)         0.456     5.697 r  Accelerometer/ADXL_Control/ACCEL_Z_reg[2]/Q
                         net (fo=10, routed)          1.169     6.865    <hidden>
    SLICE_X34Y86         LUT2 (Prop_lut2_I1_O)        0.124     6.989 r  <hidden>
                         net (fo=1, routed)           0.000     6.989    <hidden>
    SLICE_X34Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.522 r  <hidden>
                         net (fo=1, routed)           0.000     7.522    <hidden>
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.639 r  <hidden>
                         net (fo=1, routed)           0.000     7.639    <hidden>
    SLICE_X34Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.756 r  <hidden>
                         net (fo=1, routed)           0.000     7.756    <hidden>
    SLICE_X34Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.975 r  <hidden>
                         net (fo=51, routed)          2.004     9.979    <hidden>
    SLICE_X38Y87         LUT4 (Prop_lut4_I2_O)        0.324    10.303 r  <hidden>
                         net (fo=1, routed)           0.966    11.270    <hidden>
    SLICE_X37Y91         LUT2 (Prop_lut2_I1_O)        0.331    11.601 r  <hidden>
                         net (fo=1, routed)           0.000    11.601    <hidden>
    SLICE_X37Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.002 r  <hidden>
                         net (fo=1, routed)           0.000    12.002    <hidden>
    SLICE_X37Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.116 r  <hidden>
                         net (fo=1, routed)           0.000    12.116    <hidden>
    SLICE_X37Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.230 r  <hidden>
                         net (fo=1, routed)           0.000    12.230    <hidden>
    SLICE_X37Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.543 f  <hidden>
                         net (fo=51, routed)          1.081    13.624    <hidden>
    SLICE_X48Y86         LUT1 (Prop_lut1_I0_O)        0.332    13.956 r  <hidden>
                         net (fo=1, routed)           0.828    14.784    <hidden>
    SLICE_X36Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782    15.566 r  <hidden>
                         net (fo=1, routed)           0.000    15.566    <hidden>
    SLICE_X36Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.680 r  <hidden>
                         net (fo=1, routed)           0.000    15.680    <hidden>
    SLICE_X36Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.794 r  <hidden>
                         net (fo=1, routed)           0.000    15.794    <hidden>
    SLICE_X36Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.908 r  <hidden>
                         net (fo=1, routed)           0.000    15.908    <hidden>
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.221 f  <hidden>
                         net (fo=59, routed)          1.747    17.968    <hidden>
    SLICE_X33Y89         LUT1 (Prop_lut1_I0_O)        0.306    18.274 r  <hidden>
                         net (fo=1, routed)           0.195    18.469    <hidden>
    SLICE_X32Y89         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    19.049 r  <hidden>
                         net (fo=1, routed)           0.000    19.049    <hidden>
    SLICE_X32Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.163 r  <hidden>
                         net (fo=1, routed)           0.000    19.163    <hidden>
    SLICE_X32Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.277 r  <hidden>
                         net (fo=1, routed)           0.000    19.277    <hidden>
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.391 r  <hidden>
                         net (fo=1, routed)           0.000    19.391    <hidden>
    SLICE_X32Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.704 f  <hidden>
                         net (fo=58, routed)          1.811    21.514    <hidden>
    SLICE_X31Y90         LUT1 (Prop_lut1_I0_O)        0.306    21.820 r  <hidden>
                         net (fo=1, routed)           0.344    22.165    <hidden>
    SLICE_X28Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    22.745 r  <hidden>
                         net (fo=1, routed)           0.000    22.745    <hidden>
    SLICE_X28Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.859 r  <hidden>
                         net (fo=1, routed)           0.000    22.859    <hidden>
    SLICE_X28Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.973 r  <hidden>
                         net (fo=1, routed)           0.000    22.973    <hidden>
    SLICE_X28Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.087 r  <hidden>
                         net (fo=1, routed)           0.000    23.087    <hidden>
    SLICE_X28Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.400 f  <hidden>
                         net (fo=57, routed)          1.439    24.839    <hidden>
    SLICE_X31Y90         LUT1 (Prop_lut1_I0_O)        0.306    25.145 r  <hidden>
                         net (fo=1, routed)           0.330    25.474    <hidden>
    SLICE_X31Y91         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    26.054 r  <hidden>
                         net (fo=1, routed)           0.000    26.054    <hidden>
    SLICE_X31Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.168 r  <hidden>
                         net (fo=1, routed)           0.000    26.168    <hidden>
    SLICE_X31Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.282 r  <hidden>
                         net (fo=1, routed)           0.000    26.282    <hidden>
    SLICE_X31Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.396 r  <hidden>
                         net (fo=1, routed)           0.000    26.396    <hidden>
    SLICE_X31Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.709 f  <hidden>
                         net (fo=56, routed)          1.577    28.287    <hidden>
    SLICE_X31Y90         LUT1 (Prop_lut1_I0_O)        0.306    28.593 r  <hidden>
                         net (fo=1, routed)           0.474    29.067    <hidden>
    SLICE_X33Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    29.647 r  <hidden>
                         net (fo=1, routed)           0.000    29.647    <hidden>
    SLICE_X33Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.761 r  <hidden>
                         net (fo=1, routed)           0.000    29.761    <hidden>
    SLICE_X33Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.875 r  <hidden>
                         net (fo=1, routed)           0.000    29.875    <hidden>
    SLICE_X33Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.989 r  <hidden>
                         net (fo=1, routed)           0.000    29.989    <hidden>
    SLICE_X33Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.302 f  <hidden>
                         net (fo=55, routed)          1.719    32.020    <hidden>
    SLICE_X35Y89         LUT1 (Prop_lut1_I0_O)        0.306    32.326 r  <hidden>
                         net (fo=1, routed)           0.514    32.841    <hidden>
    SLICE_X34Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    33.436 r  <hidden>
                         net (fo=1, routed)           0.000    33.436    <hidden>
    SLICE_X34Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.553 r  <hidden>
                         net (fo=1, routed)           0.000    33.553    <hidden>
    SLICE_X34Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.670 r  <hidden>
                         net (fo=1, routed)           0.000    33.670    <hidden>
    SLICE_X34Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.787 r  <hidden>
                         net (fo=1, routed)           0.000    33.787    <hidden>
    SLICE_X34Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    34.102 f  <hidden>
                         net (fo=54, routed)          1.350    35.451    <hidden>
    SLICE_X40Y95         LUT1 (Prop_lut1_I0_O)        0.307    35.758 r  <hidden>
                         net (fo=1, routed)           0.520    36.278    <hidden>
    SLICE_X35Y95         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    36.858 r  <hidden>
                         net (fo=1, routed)           0.000    36.858    <hidden>
    SLICE_X35Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.972 r  <hidden>
                         net (fo=1, routed)           0.000    36.972    <hidden>
    SLICE_X35Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.086 r  <hidden>
                         net (fo=1, routed)           0.000    37.086    <hidden>
    SLICE_X35Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.200 r  <hidden>
                         net (fo=1, routed)           0.000    37.200    <hidden>
    SLICE_X35Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    37.513 f  <hidden>
                         net (fo=53, routed)          0.886    38.399    <hidden>
    SLICE_X40Y95         LUT1 (Prop_lut1_I0_O)        0.306    38.705 r  <hidden>
                         net (fo=1, routed)           0.473    39.178    <hidden>
    SLICE_X37Y95         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    39.758 r  <hidden>
                         net (fo=1, routed)           0.000    39.758    <hidden>
    SLICE_X37Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.872 r  <hidden>
                         net (fo=1, routed)           0.000    39.872    <hidden>
    SLICE_X37Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.986 r  <hidden>
                         net (fo=1, routed)           0.000    39.986    <hidden>
    SLICE_X37Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.100 r  <hidden>
                         net (fo=1, routed)           0.000    40.100    <hidden>
    SLICE_X37Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    40.413 f  <hidden>
                         net (fo=52, routed)          1.304    41.717    <hidden>
    SLICE_X40Y94         LUT1 (Prop_lut1_I0_O)        0.306    42.023 r  <hidden>
                         net (fo=1, routed)           0.323    42.346    <hidden>
    SLICE_X38Y94         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    42.941 r  <hidden>
                         net (fo=1, routed)           0.000    42.941    <hidden>
    SLICE_X38Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.058 r  <hidden>
                         net (fo=1, routed)           0.000    43.058    <hidden>
    SLICE_X38Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.175 r  <hidden>
                         net (fo=1, routed)           0.000    43.175    <hidden>
    SLICE_X38Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.292 r  <hidden>
                         net (fo=1, routed)           0.000    43.292    <hidden>
    SLICE_X38Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    43.607 f  <hidden>
                         net (fo=51, routed)          1.553    45.161    <hidden>
    SLICE_X40Y92         LUT1 (Prop_lut1_I0_O)        0.307    45.468 r  <hidden>
                         net (fo=1, routed)           0.189    45.657    <hidden>
    SLICE_X41Y92         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    46.237 r  <hidden>
                         net (fo=1, routed)           0.000    46.237    <hidden>
    SLICE_X41Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.351 r  <hidden>
                         net (fo=1, routed)           0.000    46.351    <hidden>
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.465 r  <hidden>
                         net (fo=1, routed)           0.000    46.465    <hidden>
    SLICE_X41Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.579 r  <hidden>
                         net (fo=1, routed)           0.000    46.579    <hidden>
    SLICE_X41Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    46.892 f  <hidden>
                         net (fo=50, routed)          1.233    48.125    <hidden>
    SLICE_X42Y94         LUT1 (Prop_lut1_I0_O)        0.306    48.431 r  <hidden>
                         net (fo=1, routed)           0.480    48.911    <hidden>
    SLICE_X45Y94         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    49.491 r  <hidden>
                         net (fo=1, routed)           0.000    49.491    <hidden>
    SLICE_X45Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.605 r  <hidden>
                         net (fo=1, routed)           0.000    49.605    <hidden>
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.719 r  <hidden>
                         net (fo=1, routed)           0.000    49.719    <hidden>
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.833 r  <hidden>
                         net (fo=1, routed)           0.000    49.833    <hidden>
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    50.146 f  <hidden>
                         net (fo=49, routed)          1.416    51.562    <hidden>
    SLICE_X49Y94         LUT1 (Prop_lut1_I0_O)        0.306    51.868 r  <hidden>
                         net (fo=1, routed)           0.476    52.344    <hidden>
    SLICE_X47Y94         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    52.924 r  <hidden>
                         net (fo=1, routed)           0.000    52.924    <hidden>
    SLICE_X47Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.038 r  <hidden>
                         net (fo=1, routed)           0.000    53.038    <hidden>
    SLICE_X47Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.152 r  <hidden>
                         net (fo=1, routed)           0.000    53.152    <hidden>
    SLICE_X47Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.266 r  <hidden>
                         net (fo=1, routed)           0.000    53.266    <hidden>
    SLICE_X47Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    53.579 f  <hidden>
                         net (fo=41, routed)          1.381    54.960    <hidden>
    SLICE_X49Y94         LUT1 (Prop_lut1_I0_O)        0.306    55.266 r  <hidden>
                         net (fo=1, routed)           0.550    55.816    <hidden>
    SLICE_X48Y94         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    56.396 r  <hidden>
                         net (fo=1, routed)           0.000    56.396    <hidden>
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.510 r  <hidden>
                         net (fo=1, routed)           0.000    56.510    <hidden>
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.624 r  <hidden>
                         net (fo=1, routed)           0.000    56.624    <hidden>
    SLICE_X48Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.738 r  <hidden>
                         net (fo=1, routed)           0.000    56.738    <hidden>
    SLICE_X48Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    57.051 r  <hidden>
                         net (fo=21, routed)          1.733    58.784    <hidden>
    SLICE_X53Y89         LUT2 (Prop_lut2_I0_O)        0.306    59.090 r  <hidden>
                         net (fo=1, routed)           0.000    59.090    <hidden>
    SLICE_X53Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    59.491 r  <hidden>
                         net (fo=1, routed)           0.000    59.491    <hidden>
    SLICE_X53Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.605 r  <hidden>
                         net (fo=1, routed)           0.000    59.605    <hidden>
    SLICE_X53Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.719 r  <hidden>
                         net (fo=1, routed)           0.000    59.719    <hidden>
    SLICE_X53Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.833 r  <hidden>
                         net (fo=1, routed)           0.000    59.833    <hidden>
    SLICE_X53Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    60.146 r  <hidden>
                         net (fo=2, routed)           0.970    61.116    <hidden>
    SLICE_X56Y95         LUT3 (Prop_lut3_I0_O)        0.330    61.446 r  <hidden>
                         net (fo=21, routed)          1.395    62.840    <hidden>
    SLICE_X56Y90         LUT2 (Prop_lut2_I0_O)        0.328    63.168 r  <hidden>
                         net (fo=1, routed)           0.000    63.168    <hidden>
    SLICE_X56Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.701 r  <hidden>
                         net (fo=1, routed)           0.000    63.701    <hidden>
    SLICE_X56Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.818 r  <hidden>
                         net (fo=1, routed)           0.000    63.818    <hidden>
    SLICE_X56Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.935 r  <hidden>
                         net (fo=1, routed)           0.000    63.935    <hidden>
    SLICE_X56Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.052 r  <hidden>
                         net (fo=1, routed)           0.000    64.052    <hidden>
    SLICE_X56Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    64.367 r  <hidden>
                         net (fo=2, routed)           0.828    65.195    <hidden>
    SLICE_X58Y91         LUT2 (Prop_lut2_I1_O)        0.307    65.502 r  <hidden>
                         net (fo=1, routed)           0.496    65.999    <hidden>
    SLICE_X57Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    66.579 r  <hidden>
                         net (fo=1, routed)           0.000    66.579    <hidden>
    SLICE_X57Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.693 r  <hidden>
                         net (fo=1, routed)           0.000    66.693    <hidden>
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.807 r  <hidden>
                         net (fo=1, routed)           0.000    66.807    <hidden>
    SLICE_X57Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.921 r  <hidden>
                         net (fo=1, routed)           0.000    66.921    <hidden>
    SLICE_X57Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    67.234 r  <hidden>
                         net (fo=49, routed)          1.195    68.429    converter_x/m_axis_dout_tdata[15]
    DSP48_X1Y38          DSP48E1 (Prop_dsp48e1_A[19]_P[6])
                                                      4.023    72.452 f  converter_x/GRADOS_INT3/P[6]
                         net (fo=1, routed)           1.157    73.609    converter_x/GRADOS_INT3_n_99
    SLICE_X59Y98         LUT1 (Prop_lut1_I0_O)        0.124    73.733 r  converter_x/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000    73.733    converter_x/i__carry__0_i_3_n_0
    SLICE_X59Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.283 r  converter_x/_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    74.283    converter_x/_inferred__1/i__carry__0_n_0
    SLICE_X59Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.397 r  converter_x/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.001    74.397    converter_x/_inferred__1/i__carry__1_n_0
    SLICE_X59Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    74.636 f  converter_x/_inferred__1/i__carry__2/O[2]
                         net (fo=1, routed)           1.074    75.711    converter_x/GRADOS_INT3__0[15]
    SLICE_X60Y102        LUT3 (Prop_lut3_I1_O)        0.302    76.013 r  converter_x/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000    76.013    converter_x/i__carry_i_4__0_n_0
    SLICE_X60Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.546 r  converter_x/_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    76.546    converter_x/_inferred__2/i__carry_n_0
    SLICE_X60Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.663 r  converter_x/_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    76.663    converter_x/_inferred__2/i__carry__0_n_0
    SLICE_X60Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.780 r  converter_x/_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    76.780    converter_x/_inferred__2/i__carry__1_n_0
    SLICE_X60Y105        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    77.095 r  converter_x/_inferred__2/i__carry__2/O[3]
                         net (fo=1, routed)           0.802    77.896    converter_x/GRADOS_INT1[16]
    SLICE_X61Y106        LUT3 (Prop_lut3_I2_O)        0.307    78.203 r  converter_x/SEGMENTS_OBUF[6]_inst_i_632/O
                         net (fo=1, routed)           0.000    78.203    converter_x/SEGMENTS_OBUF[6]_inst_i_632_n_0
    SLICE_X61Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    78.735 r  converter_x/SEGMENTS_OBUF[6]_inst_i_277/CO[3]
                         net (fo=1, routed)           0.000    78.735    converter_x/SEGMENTS_OBUF[6]_inst_i_277_n_0
    SLICE_X61Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.849 r  converter_x/SEGMENTS_OBUF[6]_inst_i_164/CO[3]
                         net (fo=1, routed)           0.000    78.849    converter_x/SEGMENTS_OBUF[6]_inst_i_164_n_0
    SLICE_X61Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.963 r  converter_x/SEGMENTS_OBUF[6]_inst_i_63/CO[3]
                         net (fo=1, routed)           0.000    78.963    converter_x/SEGMENTS_OBUF[6]_inst_i_63_n_0
    SLICE_X61Y109        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    79.276 r  converter_x/SEGMENTS_OBUF[6]_inst_i_28/O[3]
                         net (fo=1199, routed)        9.196    88.472    converter_x/GRADOS_INT3_0[1]
    SLICE_X70Y110        LUT3 (Prop_lut3_I0_O)        0.306    88.778 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1607/O
                         net (fo=31, routed)          2.384    91.162    split_x/SEGMENTS_OBUF[6]_inst_i_196_0[1]
    SLICE_X72Y114        LUT5 (Prop_lut5_I1_O)        0.124    91.286 r  split_x/SEGMENTS_OBUF[6]_inst_i_6349/O
                         net (fo=1, routed)           0.000    91.286    split_x/SEGMENTS_OBUF[6]_inst_i_6349_n_0
    SLICE_X72Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.836 r  split_x/SEGMENTS_OBUF[6]_inst_i_6079/CO[3]
                         net (fo=1, routed)           0.000    91.836    split_x/SEGMENTS_OBUF[6]_inst_i_6079_n_0
    SLICE_X72Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.950 r  split_x/SEGMENTS_OBUF[6]_inst_i_5434/CO[3]
                         net (fo=1, routed)           0.000    91.950    split_x/SEGMENTS_OBUF[6]_inst_i_5434_n_0
    SLICE_X72Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.064 r  split_x/SEGMENTS_OBUF[6]_inst_i_4298/CO[3]
                         net (fo=1, routed)           0.000    92.064    split_x/SEGMENTS_OBUF[6]_inst_i_4298_n_0
    SLICE_X72Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.178 r  split_x/SEGMENTS_OBUF[6]_inst_i_3067/CO[3]
                         net (fo=1, routed)           0.000    92.178    split_x/SEGMENTS_OBUF[6]_inst_i_3067_n_0
    SLICE_X72Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.292 r  split_x/SEGMENTS_OBUF[6]_inst_i_1602/CO[3]
                         net (fo=1, routed)           0.000    92.292    split_x/SEGMENTS_OBUF[6]_inst_i_1602_n_0
    SLICE_X72Y119        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    92.531 r  split_x/SEGMENTS_OBUF[6]_inst_i_3111/O[2]
                         net (fo=3, routed)           0.909    93.440    converter_x/SEGMENTS_OBUF[6]_inst_i_813[2]
    SLICE_X70Y119        LUT5 (Prop_lut5_I4_O)        0.324    93.764 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1625/O
                         net (fo=2, routed)           0.928    94.691    converter_x/SEGMENTS_OBUF[6]_inst_i_3111[1]
    SLICE_X71Y119        LUT6 (Prop_lut6_I1_O)        0.328    95.019 r  converter_x/SEGMENTS_OBUF[6]_inst_i_1628/O
                         net (fo=1, routed)           0.000    95.019    split_x/SEGMENTS_OBUF[6]_inst_i_807_5[1]
    SLICE_X71Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    95.420 r  split_x/SEGMENTS_OBUF[6]_inst_i_813/CO[3]
                         net (fo=1, routed)           0.000    95.420    split_x/SEGMENTS_OBUF[6]_inst_i_813_n_0
    SLICE_X71Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.534 r  split_x/SEGMENTS_OBUF[6]_inst_i_822/CO[3]
                         net (fo=1, routed)           0.000    95.534    split_x/SEGMENTS_OBUF[6]_inst_i_822_n_0
    SLICE_X71Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.648 r  split_x/SEGMENTS_OBUF[6]_inst_i_1503/CO[3]
                         net (fo=1, routed)           0.000    95.648    split_x/SEGMENTS_OBUF[6]_inst_i_1503_n_0
    SLICE_X71Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.762 r  split_x/SEGMENTS_OBUF[6]_inst_i_4206/CO[3]
                         net (fo=1, routed)           0.000    95.762    split_x/SEGMENTS_OBUF[6]_inst_i_4206_n_0
    SLICE_X71Y123        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    96.001 r  split_x/SEGMENTS_OBUF[6]_inst_i_4157/O[2]
                         net (fo=3, routed)           1.267    97.269    split_x/SEGMENTS_OBUF[6]_inst_i_4157_n_5
    SLICE_X77Y123        LUT3 (Prop_lut3_I2_O)        0.302    97.571 r  split_x/SEGMENTS_OBUF[6]_inst_i_4160/O
                         net (fo=2, routed)           0.912    98.482    split_x/SEGMENTS_OBUF[6]_inst_i_4160_n_0
    SLICE_X77Y123        LUT5 (Prop_lut5_I4_O)        0.153    98.635 r  split_x/SEGMENTS_OBUF[6]_inst_i_2878/O
                         net (fo=2, routed)           1.138    99.774    split_x/SEGMENTS_OBUF[6]_inst_i_2878_n_0
    SLICE_X76Y123        LUT6 (Prop_lut6_I0_O)        0.327   100.101 r  split_x/SEGMENTS_OBUF[6]_inst_i_2882/O
                         net (fo=1, routed)           0.000   100.101    split_x/SEGMENTS_OBUF[6]_inst_i_2882_n_0
    SLICE_X76Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   100.634 r  split_x/SEGMENTS_OBUF[6]_inst_i_1442/CO[3]
                         net (fo=1, routed)           0.000   100.634    split_x/SEGMENTS_OBUF[6]_inst_i_1442_n_0
    SLICE_X76Y124        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   100.873 r  split_x/SEGMENTS_OBUF[6]_inst_i_733/O[2]
                         net (fo=7, routed)           1.603   102.476    split_x/SEGMENTS_OBUF[6]_inst_i_733_n_5
    SLICE_X68Y127        LUT2 (Prop_lut2_I1_O)        0.301   102.777 r  split_x/SEGMENTS_OBUF[6]_inst_i_1481/O
                         net (fo=1, routed)           0.000   102.777    split_x/SEGMENTS_OBUF[6]_inst_i_1481_n_0
    SLICE_X68Y127        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   103.309 r  split_x/SEGMENTS_OBUF[6]_inst_i_749/CO[3]
                         net (fo=1, routed)           0.000   103.309    split_x/SEGMENTS_OBUF[6]_inst_i_749_n_0
    SLICE_X68Y128        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   103.622 r  split_x/SEGMENTS_OBUF[6]_inst_i_341/O[3]
                         net (fo=3, routed)           1.266   104.888    converter_x/SEGMENTS_OBUF[6]_inst_i_343[3]
    SLICE_X58Y127        LUT4 (Prop_lut4_I1_O)        0.332   105.220 r  converter_x/SEGMENTS_OBUF[6]_inst_i_344/O
                         net (fo=1, routed)           0.850   106.070    split_x/SEGMENTS_OBUF[6]_inst_i_202[0]
    SLICE_X69Y128        CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.583   106.653 r  split_x/SEGMENTS_OBUF[6]_inst_i_192/CO[0]
                         net (fo=57, routed)          1.567   108.220    split_x/SEGMENTS_OBUF[6]_inst_i_345[0]
    SLICE_X65Y127        LUT5 (Prop_lut5_I3_O)        0.373   108.593 r  split_x/SEGMENTS_OBUF[6]_inst_i_346/O
                         net (fo=1, routed)           0.479   109.072    split_x/SEGMENTS_OBUF[6]_inst_i_346_n_0
    SLICE_X66Y127        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   109.667 r  split_x/SEGMENTS_OBUF[6]_inst_i_194/CO[3]
                         net (fo=1, routed)           0.000   109.667    split_x/SEGMENTS_OBUF[6]_inst_i_194_n_0
    SLICE_X66Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   109.784 r  split_x/SEGMENTS_OBUF[6]_inst_i_1437/CO[3]
                         net (fo=1, routed)           0.000   109.784    split_x/SEGMENTS_OBUF[6]_inst_i_1437_n_0
    SLICE_X66Y129        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   110.099 f  split_x/SEGMENTS_OBUF[6]_inst_i_728/O[3]
                         net (fo=2, routed)           0.951   111.050    split_x/unidades4[12]
    SLICE_X67Y129        LUT5 (Prop_lut5_I4_O)        0.307   111.357 r  split_x/SEGMENTS_OBUF[6]_inst_i_5413/O
                         net (fo=1, routed)           0.000   111.357    split_x/SEGMENTS_OBUF[6]_inst_i_5413_n_0
    SLICE_X67Y129        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   111.758 r  split_x/SEGMENTS_OBUF[6]_inst_i_4261/CO[3]
                         net (fo=1, routed)           0.000   111.758    split_x/SEGMENTS_OBUF[6]_inst_i_4261_n_0
    SLICE_X67Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   111.980 r  split_x/SEGMENTS_OBUF[6]_inst_i_4259/O[0]
                         net (fo=1, routed)           0.818   112.797    split_x/unidades5[13]
    SLICE_X68Y130        LUT5 (Prop_lut5_I3_O)        0.299   113.096 r  split_x/SEGMENTS_OBUF[6]_inst_i_3046/O
                         net (fo=26, routed)          1.786   114.883    split_x/SEGMENTS_OBUF[6]_inst_i_3046_n_0
    SLICE_X60Y137        LUT3 (Prop_lut3_I2_O)        0.152   115.035 r  split_x/SEGMENTS_OBUF[6]_inst_i_1586/O
                         net (fo=2, routed)           0.966   116.001    split_x/SEGMENTS_OBUF[6]_inst_i_1586_n_0
    SLICE_X61Y133        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.750   116.751 r  split_x/SEGMENTS_OBUF[6]_inst_i_2997/CO[3]
                         net (fo=1, routed)           0.000   116.751    split_x/SEGMENTS_OBUF[6]_inst_i_2997_n_0
    SLICE_X61Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   116.865 r  split_x/SEGMENTS_OBUF[6]_inst_i_1522/CO[3]
                         net (fo=1, routed)           0.000   116.865    split_x/SEGMENTS_OBUF[6]_inst_i_1522_n_0
    SLICE_X61Y135        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   117.087 r  split_x/SEGMENTS_OBUF[6]_inst_i_3054/O[0]
                         net (fo=3, routed)           1.304   118.390    split_x/SEGMENTS_OBUF[6]_inst_i_3054_n_7
    SLICE_X59Y137        LUT4 (Prop_lut4_I3_O)        0.299   118.689 r  split_x/SEGMENTS_OBUF[6]_inst_i_1558/O
                         net (fo=1, routed)           0.000   118.689    split_x/SEGMENTS_OBUF[6]_inst_i_1558_n_0
    SLICE_X59Y137        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424   119.113 r  split_x/SEGMENTS_OBUF[6]_inst_i_793/O[1]
                         net (fo=3, routed)           0.613   119.726    split_x/SEGMENTS_OBUF[6]_inst_i_793_n_6
    SLICE_X60Y137        LUT3 (Prop_lut3_I1_O)        0.303   120.029 r  split_x/SEGMENTS_OBUF[6]_inst_i_797/O
                         net (fo=2, routed)           1.696   121.725    split_x/SEGMENTS_OBUF[6]_inst_i_797_n_0
    SLICE_X60Y132        LUT5 (Prop_lut5_I1_O)        0.153   121.878 r  split_x/SEGMENTS_OBUF[6]_inst_i_364/O
                         net (fo=2, routed)           1.046   122.924    split_x/SEGMENTS_OBUF[6]_inst_i_364_n_0
    SLICE_X59Y135        LUT6 (Prop_lut6_I0_O)        0.331   123.255 r  split_x/SEGMENTS_OBUF[6]_inst_i_368/O
                         net (fo=1, routed)           0.000   123.255    split_x/SEGMENTS_OBUF[6]_inst_i_368_n_0
    SLICE_X59Y135        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   123.787 r  split_x/SEGMENTS_OBUF[6]_inst_i_200/CO[3]
                         net (fo=1, routed)           0.000   123.787    split_x/SEGMENTS_OBUF[6]_inst_i_200_n_0
    SLICE_X59Y136        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   124.121 r  split_x/SEGMENTS_OBUF[6]_inst_i_357/O[1]
                         net (fo=2, routed)           0.754   124.875    split_x/SEGMENTS_OBUF[6]_inst_i_357_n_6
    SLICE_X57Y136        LUT2 (Prop_lut2_I0_O)        0.303   125.178 r  split_x/SEGMENTS_OBUF[6]_inst_i_359/O
                         net (fo=1, routed)           0.000   125.178    split_x/SEGMENTS_OBUF[6]_inst_i_359_n_0
    SLICE_X57Y136        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   125.405 r  split_x/SEGMENTS_OBUF[6]_inst_i_199/O[1]
                         net (fo=1, routed)           1.185   126.590    split_x/SEGMENTS_OBUF[6]_inst_i_199_n_6
    SLICE_X55Y129        LUT2 (Prop_lut2_I1_O)        0.303   126.893 r  split_x/SEGMENTS_OBUF[6]_inst_i_84/O
                         net (fo=1, routed)           0.000   126.893    split_x/SEGMENTS_OBUF[6]_inst_i_84_n_0
    SLICE_X55Y129        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   127.294 r  split_x/SEGMENTS_OBUF[6]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000   127.294    split_x/SEGMENTS_OBUF[6]_inst_i_32_n_0
    SLICE_X55Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   127.516 r  split_x/SEGMENTS_OBUF[6]_inst_i_76/O[0]
                         net (fo=4, routed)           1.394   128.910    split_x/SEGMENTS_OBUF[6]_inst_i_76_n_7
    SLICE_X50Y122        LUT4 (Prop_lut4_I3_O)        0.327   129.237 r  split_x/SEGMENTS_OBUF[6]_inst_i_133/O
                         net (fo=1, routed)           0.877   130.114    split_x/SEGMENTS_OBUF[6]_inst_i_133_n_0
    SLICE_X50Y115        LUT6 (Prop_lut6_I5_O)        0.348   130.462 r  split_x/SEGMENTS_OBUF[6]_inst_i_45/O
                         net (fo=1, routed)           0.000   130.462    fsm_inst/unidades[2]
    SLICE_X50Y115        MUXF7 (Prop_muxf7_I0_O)      0.241   130.703 r  fsm_inst/SEGMENTS_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.000   130.703    fsm_inst/SEGMENTS_OBUF[6]_inst_i_18_n_0
    SLICE_X50Y115        MUXF8 (Prop_muxf8_I0_O)      0.098   130.801 r  fsm_inst/SEGMENTS_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           1.244   132.045    RingCount/SEGMENTS_OBUF[4]_inst_i_1_2
    SLICE_X46Y127        LUT6 (Prop_lut6_I0_O)        0.319   132.364 r  RingCount/SEGMENTS_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.453   132.817    RingCount/sel0[3]
    SLICE_X45Y127        LUT6 (Prop_lut6_I0_O)        0.124   132.941 r  RingCount/SEGMENTS_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.929   135.870    SEGMENTS_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550   139.420 r  SEGMENTS_OBUF[3]_inst/O
                         net (fo=0)                   0.000   139.420    SEGMENTS[3]
    K13                                                               r  SEGMENTS[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Accelerometer/RESET_INT_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.391ns  (logic 4.118ns (43.854%)  route 5.273ns (56.146%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.626     5.228    Accelerometer/SYSCLK_IBUF_BUFG
    SLICE_X33Y100        FDSE                                         r  Accelerometer/RESET_INT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDSE (Prop_fdse_C_Q)         0.456     5.684 r  Accelerometer/RESET_INT_reg/Q
                         net (fo=60, routed)          1.943     7.627    Accelerometer/ADXL_Control/SPI_Interface/FSM_sequential_StC_reg[0]_0
    SLICE_X9Y87          LUT6 (Prop_lut6_I0_O)        0.124     7.751 r  Accelerometer/ADXL_Control/SPI_Interface/SS_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.330    11.081    SS_OBUF
    D15                  OBUF (Prop_obuf_I_O)         3.538    14.619 r  SS_OBUF_inst/O
                         net (fo=0)                   0.000    14.619    SS
    D15                                                               r  SS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Accelerometer/ADXL_Control/SPI_Interface/SCLK_INT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.188ns  (logic 4.301ns (52.525%)  route 3.887ns (47.475%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.645     5.248    Accelerometer/ADXL_Control/SPI_Interface/SYSCLK_IBUF_BUFG
    SLICE_X8Y91          FDRE                                         r  Accelerometer/ADXL_Control/SPI_Interface/SCLK_INT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y91          FDRE (Prop_fdre_C_Q)         0.478     5.726 r  Accelerometer/ADXL_Control/SPI_Interface/SCLK_INT_reg/Q
                         net (fo=8, routed)           1.151     6.877    Accelerometer/ADXL_Control/SPI_Interface/SCLK_INT
    SLICE_X8Y88          LUT3 (Prop_lut3_I0_O)        0.295     7.172 r  Accelerometer/ADXL_Control/SPI_Interface/SCLK_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.736     9.908    SCLK_OBUF
    F15                  OBUF (Prop_obuf_I_O)         3.528    13.436 r  SCLK_OBUF_inst/O
                         net (fo=0)                   0.000    13.436    SCLK
    F15                                                               r  SCLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Accelerometer/ADXL_Control/SPI_Interface/MOSI_REG_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOSI
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.799ns  (logic 4.194ns (53.782%)  route 3.604ns (46.218%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.641     5.244    Accelerometer/ADXL_Control/SPI_Interface/SYSCLK_IBUF_BUFG
    SLICE_X8Y85          FDRE                                         r  Accelerometer/ADXL_Control/SPI_Interface/MOSI_REG_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y85          FDRE (Prop_fdre_C_Q)         0.478     5.722 r  Accelerometer/ADXL_Control/SPI_Interface/MOSI_REG_reg[7]/Q
                         net (fo=1, routed)           3.604     9.326    MOSI_OBUF
    F14                  OBUF (Prop_obuf_I_O)         3.716    13.042 r  MOSI_OBUF_inst/O
                         net (fo=0)                   0.000    13.042    MOSI
    F14                                                               r  MOSI (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Accelerometer/ADXL_Control/SPI_Interface/FSM_sequential_StC_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.518ns  (logic 1.475ns (58.568%)  route 1.043ns (41.432%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.573     1.492    Accelerometer/ADXL_Control/SPI_Interface/SYSCLK_IBUF_BUFG
    SLICE_X8Y89          FDRE                                         r  Accelerometer/ADXL_Control/SPI_Interface/FSM_sequential_StC_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y89          FDRE (Prop_fdre_C_Q)         0.148     1.640 r  Accelerometer/ADXL_Control/SPI_Interface/FSM_sequential_StC_reg[1]/Q
                         net (fo=22, routed)          0.237     1.878    Accelerometer/ADXL_Control/SPI_Interface/StC[1]
    SLICE_X8Y88          LUT3 (Prop_lut3_I2_O)        0.098     1.976 r  Accelerometer/ADXL_Control/SPI_Interface/SCLK_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.806     2.782    SCLK_OBUF
    F15                  OBUF (Prop_obuf_I_O)         1.229     4.010 r  SCLK_OBUF_inst/O
                         net (fo=0)                   0.000     4.010    SCLK
    F15                                                               r  SCLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Accelerometer/ADXL_Control/FSM_sequential_StC_Spi_Trans_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.640ns  (logic 1.425ns (53.986%)  route 1.215ns (46.014%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.572     1.491    Accelerometer/ADXL_Control/SYSCLK_IBUF_BUFG
    SLICE_X9Y87          FDRE                                         r  Accelerometer/ADXL_Control/FSM_sequential_StC_Spi_Trans_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.141     1.632 r  Accelerometer/ADXL_Control/FSM_sequential_StC_Spi_Trans_reg[0]/Q
                         net (fo=16, routed)          0.133     1.765    Accelerometer/ADXL_Control/SPI_Interface/StC_Spi_Trans[0]
    SLICE_X9Y87          LUT6 (Prop_lut6_I1_O)        0.045     1.810 r  Accelerometer/ADXL_Control/SPI_Interface/SS_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.082     2.892    SS_OBUF
    D15                  OBUF (Prop_obuf_I_O)         1.239     4.131 r  SS_OBUF_inst/O
                         net (fo=0)                   0.000     4.131    SS
    D15                                                               r  SS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Accelerometer/ADXL_Control/SPI_Interface/MOSI_REG_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOSI
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.680ns  (logic 1.444ns (53.874%)  route 1.236ns (46.126%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.571     1.490    Accelerometer/ADXL_Control/SPI_Interface/SYSCLK_IBUF_BUFG
    SLICE_X8Y85          FDRE                                         r  Accelerometer/ADXL_Control/SPI_Interface/MOSI_REG_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y85          FDRE (Prop_fdre_C_Q)         0.148     1.638 r  Accelerometer/ADXL_Control/SPI_Interface/MOSI_REG_reg[7]/Q
                         net (fo=1, routed)           1.236     2.875    MOSI_OBUF
    F14                  OBUF (Prop_obuf_I_O)         1.296     4.171 r  MOSI_OBUF_inst/O
                         net (fo=0)                   0.000     4.171    MOSI
    F14                                                               r  MOSI (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_inst/current_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.138ns  (logic 1.676ns (53.409%)  route 1.462ns (46.591%))
  Logic Levels:           5  (LUT6=2 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.552     1.471    fsm_inst/SYSCLK_IBUF_BUFG
    SLICE_X38Y127        FDCE                                         r  fsm_inst/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y127        FDCE (Prop_fdce_C_Q)         0.164     1.635 r  fsm_inst/current_state_reg/Q
                         net (fo=19, routed)          0.199     1.835    fsm_inst/STATE[0]
    SLICE_X43Y127        MUXF7 (Prop_muxf7_S_O)       0.085     1.920 r  fsm_inst/SEGMENTS_OBUF[6]_inst_i_44/O
                         net (fo=1, routed)           0.000     1.920    fsm_inst/SEGMENTS_OBUF[6]_inst_i_44_n_0
    SLICE_X43Y127        MUXF8 (Prop_muxf8_I1_O)      0.019     1.939 r  fsm_inst/SEGMENTS_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.201     2.140    RingCount/SEGMENTS_OBUF[4]_inst_i_1_5
    SLICE_X46Y127        LUT6 (Prop_lut6_I1_O)        0.112     2.252 r  RingCount/SEGMENTS_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.151     2.403    RingCount/sel0[1]
    SLICE_X45Y127        LUT6 (Prop_lut6_I5_O)        0.045     2.448 r  RingCount/SEGMENTS_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.910     3.358    SEGMENTS_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.251     4.609 r  SEGMENTS_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.609    SEGMENTS[3]
    K13                                                               r  SEGMENTS[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_inst/current_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.254ns  (logic 1.619ns (49.765%)  route 1.635ns (50.235%))
  Logic Levels:           5  (LUT6=2 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.552     1.471    fsm_inst/SYSCLK_IBUF_BUFG
    SLICE_X38Y127        FDCE                                         r  fsm_inst/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y127        FDCE (Prop_fdce_C_Q)         0.164     1.635 r  fsm_inst/current_state_reg/Q
                         net (fo=19, routed)          0.199     1.835    fsm_inst/STATE[0]
    SLICE_X43Y127        MUXF7 (Prop_muxf7_S_O)       0.085     1.920 r  fsm_inst/SEGMENTS_OBUF[6]_inst_i_44/O
                         net (fo=1, routed)           0.000     1.920    fsm_inst/SEGMENTS_OBUF[6]_inst_i_44_n_0
    SLICE_X43Y127        MUXF8 (Prop_muxf8_I1_O)      0.019     1.939 r  fsm_inst/SEGMENTS_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.201     2.140    RingCount/SEGMENTS_OBUF[4]_inst_i_1_5
    SLICE_X46Y127        LUT6 (Prop_lut6_I1_O)        0.112     2.252 r  RingCount/SEGMENTS_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.150     2.402    RingCount/sel0[1]
    SLICE_X45Y127        LUT6 (Prop_lut6_I4_O)        0.045     2.447 r  RingCount/SEGMENTS_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.084     3.531    SEGMENTS_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         1.194     4.725 r  SEGMENTS_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.725    SEGMENTS[4]
    K16                                                               r  SEGMENTS[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_inst/current_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.373ns  (logic 1.669ns (49.488%)  route 1.704ns (50.512%))
  Logic Levels:           5  (LUT6=2 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.552     1.471    fsm_inst/SYSCLK_IBUF_BUFG
    SLICE_X38Y127        FDCE                                         r  fsm_inst/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y127        FDCE (Prop_fdce_C_Q)         0.164     1.635 r  fsm_inst/current_state_reg/Q
                         net (fo=19, routed)          0.203     1.839    fsm_inst/STATE[0]
    SLICE_X42Y128        MUXF7 (Prop_muxf7_S_O)       0.090     1.929 r  fsm_inst/SEGMENTS_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.000     1.929    fsm_inst/SEGMENTS_OBUF[6]_inst_i_21_n_0
    SLICE_X42Y128        MUXF8 (Prop_muxf8_I1_O)      0.019     1.948 r  fsm_inst/SEGMENTS_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.161     2.109    RingCount/SEGMENTS_OBUF[4]_inst_i_1_3
    SLICE_X46Y127        LUT6 (Prop_lut6_I1_O)        0.113     2.222 r  RingCount/SEGMENTS_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.153     2.374    RingCount/sel0[3]
    SLICE_X44Y127        LUT6 (Prop_lut6_I0_O)        0.045     2.419 r  RingCount/SEGMENTS_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.187     3.606    SEGMENTS_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         1.238     4.844 r  SEGMENTS_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.844    SEGMENTS[0]
    L18                                                               r  SEGMENTS[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_inst/current_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.608ns  (logic 1.533ns (42.501%)  route 2.075ns (57.499%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.552     1.471    fsm_inst/SYSCLK_IBUF_BUFG
    SLICE_X38Y127        FDCE                                         r  fsm_inst/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y127        FDCE (Prop_fdce_C_Q)         0.164     1.635 r  fsm_inst/current_state_reg/Q
                         net (fo=19, routed)          0.246     1.882    converter_x/STATE[0]
    SLICE_X44Y127        LUT6 (Prop_lut6_I2_O)        0.045     1.927 r  converter_x/SEGMENTS_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.150     2.077    RingCount/SEGMENTS_OBUF[4]_inst_i_1_9
    SLICE_X46Y127        LUT6 (Prop_lut6_I5_O)        0.045     2.122 r  RingCount/SEGMENTS_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.168     2.290    RingCount/SEGMENTS_OBUF[6]_inst_i_5_n_0
    SLICE_X46Y126        LUT6 (Prop_lut6_I3_O)        0.045     2.335 r  RingCount/SEGMENTS_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.510     3.845    SEGMENTS_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         1.234     5.079 r  SEGMENTS_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.079    SEGMENTS[2]
    P15                                                               r  SEGMENTS[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_inst/current_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.980ns  (logic 1.576ns (39.605%)  route 2.404ns (60.395%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.552     1.471    fsm_inst/SYSCLK_IBUF_BUFG
    SLICE_X38Y127        FDCE                                         r  fsm_inst/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y127        FDCE (Prop_fdce_C_Q)         0.164     1.635 r  fsm_inst/current_state_reg/Q
                         net (fo=19, routed)          0.246     1.882    converter_x/STATE[0]
    SLICE_X44Y127        LUT6 (Prop_lut6_I2_O)        0.045     1.927 r  converter_x/SEGMENTS_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.150     2.077    RingCount/SEGMENTS_OBUF[4]_inst_i_1_9
    SLICE_X46Y127        LUT6 (Prop_lut6_I5_O)        0.045     2.122 r  RingCount/SEGMENTS_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.162     2.284    RingCount/SEGMENTS_OBUF[6]_inst_i_5_n_0
    SLICE_X45Y127        LUT6 (Prop_lut6_I4_O)        0.045     2.329 r  RingCount/SEGMENTS_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.846     4.174    SEGMENTS_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         1.277     5.452 r  SEGMENTS_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.452    SEGMENTS[6]
    T10                                                               r  SEGMENTS[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_inst/current_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.029ns  (logic 1.560ns (38.725%)  route 2.469ns (61.275%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.552     1.471    fsm_inst/SYSCLK_IBUF_BUFG
    SLICE_X38Y127        FDCE                                         r  fsm_inst/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y127        FDCE (Prop_fdce_C_Q)         0.164     1.635 r  fsm_inst/current_state_reg/Q
                         net (fo=19, routed)          0.246     1.882    converter_x/STATE[0]
    SLICE_X44Y127        LUT6 (Prop_lut6_I2_O)        0.045     1.927 r  converter_x/SEGMENTS_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.150     2.077    RingCount/SEGMENTS_OBUF[4]_inst_i_1_9
    SLICE_X46Y127        LUT6 (Prop_lut6_I5_O)        0.045     2.122 r  RingCount/SEGMENTS_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.297     2.419    RingCount/SEGMENTS_OBUF[6]_inst_i_5_n_0
    SLICE_X46Y126        LUT6 (Prop_lut6_I2_O)        0.045     2.464 r  RingCount/SEGMENTS_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.776     4.239    SEGMENTS_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         1.261     5.501 r  SEGMENTS_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.501    SEGMENTS[1]
    T11                                                               r  SEGMENTS[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_inst/current_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.125ns  (logic 1.555ns (37.698%)  route 2.570ns (62.302%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.552     1.471    fsm_inst/SYSCLK_IBUF_BUFG
    SLICE_X38Y127        FDCE                                         r  fsm_inst/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y127        FDCE (Prop_fdce_C_Q)         0.164     1.635 r  fsm_inst/current_state_reg/Q
                         net (fo=19, routed)          0.246     1.882    converter_x/STATE[0]
    SLICE_X44Y127        LUT6 (Prop_lut6_I2_O)        0.045     1.927 r  converter_x/SEGMENTS_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.150     2.077    RingCount/SEGMENTS_OBUF[4]_inst_i_1_9
    SLICE_X46Y127        LUT6 (Prop_lut6_I5_O)        0.045     2.122 r  RingCount/SEGMENTS_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.330     2.452    RingCount/SEGMENTS_OBUF[6]_inst_i_5_n_0
    SLICE_X45Y127        LUT6 (Prop_lut6_I2_O)        0.045     2.497 r  RingCount/SEGMENTS_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.844     4.340    SEGMENTS_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         1.256     5.597 r  SEGMENTS_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.597    SEGMENTS[5]
    R10                                                               r  SEGMENTS[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            Accelerometer/cnt_acc_reset_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.383ns  (logic 1.631ns (25.554%)  route 4.752ns (74.446%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RESET_IBUF_inst/O
                         net (fo=2, routed)           2.422     3.929    FrecDiv/RESET_IBUF
    SLICE_X28Y132        LUT1 (Prop_lut1_I0_O)        0.124     4.053 r  FrecDiv/cnt_acc_reset[10]_i_1/O
                         net (fo=33, routed)          2.330     6.383    Accelerometer/RESET0_out
    SLICE_X32Y99         FDRE                                         r  Accelerometer/cnt_acc_reset_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.521     4.944    Accelerometer/SYSCLK_IBUF_BUFG
    SLICE_X32Y99         FDRE                                         r  Accelerometer/cnt_acc_reset_reg[10]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            Accelerometer/cnt_acc_reset_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.383ns  (logic 1.631ns (25.554%)  route 4.752ns (74.446%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RESET_IBUF_inst/O
                         net (fo=2, routed)           2.422     3.929    FrecDiv/RESET_IBUF
    SLICE_X28Y132        LUT1 (Prop_lut1_I0_O)        0.124     4.053 r  FrecDiv/cnt_acc_reset[10]_i_1/O
                         net (fo=33, routed)          2.330     6.383    Accelerometer/RESET0_out
    SLICE_X32Y99         FDRE                                         r  Accelerometer/cnt_acc_reset_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.521     4.944    Accelerometer/SYSCLK_IBUF_BUFG
    SLICE_X32Y99         FDRE                                         r  Accelerometer/cnt_acc_reset_reg[6]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            Accelerometer/cnt_acc_reset_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.383ns  (logic 1.631ns (25.554%)  route 4.752ns (74.446%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RESET_IBUF_inst/O
                         net (fo=2, routed)           2.422     3.929    FrecDiv/RESET_IBUF
    SLICE_X28Y132        LUT1 (Prop_lut1_I0_O)        0.124     4.053 r  FrecDiv/cnt_acc_reset[10]_i_1/O
                         net (fo=33, routed)          2.330     6.383    Accelerometer/RESET0_out
    SLICE_X32Y99         FDRE                                         r  Accelerometer/cnt_acc_reset_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.521     4.944    Accelerometer/SYSCLK_IBUF_BUFG
    SLICE_X32Y99         FDRE                                         r  Accelerometer/cnt_acc_reset_reg[8]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            Accelerometer/cnt_acc_reset_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.383ns  (logic 1.631ns (25.554%)  route 4.752ns (74.446%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RESET_IBUF_inst/O
                         net (fo=2, routed)           2.422     3.929    FrecDiv/RESET_IBUF
    SLICE_X28Y132        LUT1 (Prop_lut1_I0_O)        0.124     4.053 r  FrecDiv/cnt_acc_reset[10]_i_1/O
                         net (fo=33, routed)          2.330     6.383    Accelerometer/RESET0_out
    SLICE_X32Y99         FDRE                                         r  Accelerometer/cnt_acc_reset_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.521     4.944    Accelerometer/SYSCLK_IBUF_BUFG
    SLICE_X32Y99         FDRE                                         r  Accelerometer/cnt_acc_reset_reg[9]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            Accelerometer/cnt_acc_reset_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.378ns  (logic 1.631ns (25.571%)  route 4.747ns (74.429%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RESET_IBUF_inst/O
                         net (fo=2, routed)           2.422     3.929    FrecDiv/RESET_IBUF
    SLICE_X28Y132        LUT1 (Prop_lut1_I0_O)        0.124     4.053 r  FrecDiv/cnt_acc_reset[10]_i_1/O
                         net (fo=33, routed)          2.325     6.378    Accelerometer/RESET0_out
    SLICE_X33Y99         FDRE                                         r  Accelerometer/cnt_acc_reset_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.521     4.944    Accelerometer/SYSCLK_IBUF_BUFG
    SLICE_X33Y99         FDRE                                         r  Accelerometer/cnt_acc_reset_reg[7]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            Accelerometer/RESET_INT_reg/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.090ns  (logic 1.631ns (26.781%)  route 4.459ns (73.219%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RESET_IBUF_inst/O
                         net (fo=2, routed)           2.422     3.929    FrecDiv/RESET_IBUF
    SLICE_X28Y132        LUT1 (Prop_lut1_I0_O)        0.124     4.053 r  FrecDiv/cnt_acc_reset[10]_i_1/O
                         net (fo=33, routed)          2.037     6.090    Accelerometer/RESET0_out
    SLICE_X33Y100        FDSE                                         r  Accelerometer/RESET_INT_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.505     4.927    Accelerometer/SYSCLK_IBUF_BUFG
    SLICE_X33Y100        FDSE                                         r  Accelerometer/RESET_INT_reg/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            Accelerometer/cnt_acc_reset_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.090ns  (logic 1.631ns (26.781%)  route 4.459ns (73.219%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RESET_IBUF_inst/O
                         net (fo=2, routed)           2.422     3.929    FrecDiv/RESET_IBUF
    SLICE_X28Y132        LUT1 (Prop_lut1_I0_O)        0.124     4.053 r  FrecDiv/cnt_acc_reset[10]_i_1/O
                         net (fo=33, routed)          2.037     6.090    Accelerometer/RESET0_out
    SLICE_X33Y100        FDRE                                         r  Accelerometer/cnt_acc_reset_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.505     4.927    Accelerometer/SYSCLK_IBUF_BUFG
    SLICE_X33Y100        FDRE                                         r  Accelerometer/cnt_acc_reset_reg[0]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            Accelerometer/cnt_acc_reset_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.939ns  (logic 1.631ns (27.461%)  route 4.308ns (72.539%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RESET_IBUF_inst/O
                         net (fo=2, routed)           2.422     3.929    FrecDiv/RESET_IBUF
    SLICE_X28Y132        LUT1 (Prop_lut1_I0_O)        0.124     4.053 r  FrecDiv/cnt_acc_reset[10]_i_1/O
                         net (fo=33, routed)          1.886     5.939    Accelerometer/RESET0_out
    SLICE_X33Y101        FDRE                                         r  Accelerometer/cnt_acc_reset_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.505     4.927    Accelerometer/SYSCLK_IBUF_BUFG
    SLICE_X33Y101        FDRE                                         r  Accelerometer/cnt_acc_reset_reg[1]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            Accelerometer/cnt_acc_reset_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.939ns  (logic 1.631ns (27.461%)  route 4.308ns (72.539%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RESET_IBUF_inst/O
                         net (fo=2, routed)           2.422     3.929    FrecDiv/RESET_IBUF
    SLICE_X28Y132        LUT1 (Prop_lut1_I0_O)        0.124     4.053 r  FrecDiv/cnt_acc_reset[10]_i_1/O
                         net (fo=33, routed)          1.886     5.939    Accelerometer/RESET0_out
    SLICE_X33Y101        FDRE                                         r  Accelerometer/cnt_acc_reset_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.505     4.927    Accelerometer/SYSCLK_IBUF_BUFG
    SLICE_X33Y101        FDRE                                         r  Accelerometer/cnt_acc_reset_reg[2]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            Accelerometer/cnt_acc_reset_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.939ns  (logic 1.631ns (27.461%)  route 4.308ns (72.539%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RESET_IBUF_inst/O
                         net (fo=2, routed)           2.422     3.929    FrecDiv/RESET_IBUF
    SLICE_X28Y132        LUT1 (Prop_lut1_I0_O)        0.124     4.053 r  FrecDiv/cnt_acc_reset[10]_i_1/O
                         net (fo=33, routed)          1.886     5.939    Accelerometer/RESET0_out
    SLICE_X33Y101        FDRE                                         r  Accelerometer/cnt_acc_reset_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         1.505     4.927    Accelerometer/SYSCLK_IBUF_BUFG
    SLICE_X33Y101        FDRE                                         r  Accelerometer/cnt_acc_reset_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            fsm_inst/current_state_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.251ns  (logic 0.275ns (21.942%)  route 0.977ns (78.058%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  RESET_IBUF_inst/O
                         net (fo=2, routed)           0.977     1.251    fsm_inst/RESET_IBUF
    SLICE_X38Y127        FDCE                                         f  fsm_inst/current_state_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.821     1.986    fsm_inst/SYSCLK_IBUF_BUFG
    SLICE_X38Y127        FDCE                                         r  fsm_inst/current_state_reg/C

Slack:                    inf
  Source:                 MISO
                            (input port)
  Destination:            Accelerometer/ADXL_Control/SPI_Interface/MISO_REG_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.404ns  (logic 0.247ns (17.623%)  route 1.157ns (82.377%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E15                                               0.000     0.000 r  MISO (IN)
                         net (fo=0)                   0.000     0.000    MISO
    E15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  MISO_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.404    Accelerometer/ADXL_Control/SPI_Interface/D[0]
    SLICE_X12Y88         FDRE                                         r  Accelerometer/ADXL_Control/SPI_Interface/MISO_REG_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.844     2.009    Accelerometer/ADXL_Control/SPI_Interface/SYSCLK_IBUF_BUFG
    SLICE_X12Y88         FDRE                                         r  Accelerometer/ADXL_Control/SPI_Interface/MISO_REG_reg[0]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            FrecDiv/counter_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.527ns  (logic 0.320ns (20.929%)  route 1.207ns (79.071%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.995ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESET_IBUF_inst/O
                         net (fo=2, routed)           1.012     1.287    FrecDiv/RESET_IBUF
    SLICE_X28Y132        LUT1 (Prop_lut1_I0_O)        0.045     1.332 f  FrecDiv/cnt_acc_reset[10]_i_1/O
                         net (fo=33, routed)          0.195     1.527    FrecDiv/RESET0_out
    SLICE_X28Y134        FDCE                                         f  FrecDiv/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.830     1.995    FrecDiv/SYSCLK_IBUF_BUFG
    SLICE_X28Y134        FDCE                                         r  FrecDiv/counter_reg[10]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            FrecDiv/counter_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.527ns  (logic 0.320ns (20.929%)  route 1.207ns (79.071%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.995ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESET_IBUF_inst/O
                         net (fo=2, routed)           1.012     1.287    FrecDiv/RESET_IBUF
    SLICE_X28Y132        LUT1 (Prop_lut1_I0_O)        0.045     1.332 f  FrecDiv/cnt_acc_reset[10]_i_1/O
                         net (fo=33, routed)          0.195     1.527    FrecDiv/RESET0_out
    SLICE_X28Y134        FDCE                                         f  FrecDiv/counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.830     1.995    FrecDiv/SYSCLK_IBUF_BUFG
    SLICE_X28Y134        FDCE                                         r  FrecDiv/counter_reg[11]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            FrecDiv/counter_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.527ns  (logic 0.320ns (20.929%)  route 1.207ns (79.071%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.995ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESET_IBUF_inst/O
                         net (fo=2, routed)           1.012     1.287    FrecDiv/RESET_IBUF
    SLICE_X28Y132        LUT1 (Prop_lut1_I0_O)        0.045     1.332 f  FrecDiv/cnt_acc_reset[10]_i_1/O
                         net (fo=33, routed)          0.195     1.527    FrecDiv/RESET0_out
    SLICE_X28Y134        FDCE                                         f  FrecDiv/counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.830     1.995    FrecDiv/SYSCLK_IBUF_BUFG
    SLICE_X28Y134        FDCE                                         r  FrecDiv/counter_reg[12]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            FrecDiv/counter_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.527ns  (logic 0.320ns (20.929%)  route 1.207ns (79.071%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.995ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESET_IBUF_inst/O
                         net (fo=2, routed)           1.012     1.287    FrecDiv/RESET_IBUF
    SLICE_X28Y132        LUT1 (Prop_lut1_I0_O)        0.045     1.332 f  FrecDiv/cnt_acc_reset[10]_i_1/O
                         net (fo=33, routed)          0.195     1.527    FrecDiv/RESET0_out
    SLICE_X28Y134        FDCE                                         f  FrecDiv/counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.830     1.995    FrecDiv/SYSCLK_IBUF_BUFG
    SLICE_X28Y134        FDCE                                         r  FrecDiv/counter_reg[9]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            FrecDiv/counter_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.536ns  (logic 0.320ns (20.805%)  route 1.217ns (79.195%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESET_IBUF_inst/O
                         net (fo=2, routed)           1.012     1.287    FrecDiv/RESET_IBUF
    SLICE_X28Y132        LUT1 (Prop_lut1_I0_O)        0.045     1.332 f  FrecDiv/cnt_acc_reset[10]_i_1/O
                         net (fo=33, routed)          0.205     1.536    FrecDiv/RESET0_out
    SLICE_X30Y133        FDCE                                         f  FrecDiv/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.829     1.994    FrecDiv/SYSCLK_IBUF_BUFG
    SLICE_X30Y133        FDCE                                         r  FrecDiv/counter_reg[0]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            FrecDiv/counter_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.580ns  (logic 0.320ns (20.222%)  route 1.261ns (79.778%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.996ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESET_IBUF_inst/O
                         net (fo=2, routed)           1.012     1.287    FrecDiv/RESET_IBUF
    SLICE_X28Y132        LUT1 (Prop_lut1_I0_O)        0.045     1.332 f  FrecDiv/cnt_acc_reset[10]_i_1/O
                         net (fo=33, routed)          0.249     1.580    FrecDiv/RESET0_out
    SLICE_X28Y135        FDCE                                         f  FrecDiv/counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.831     1.996    FrecDiv/SYSCLK_IBUF_BUFG
    SLICE_X28Y135        FDCE                                         r  FrecDiv/counter_reg[13]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            FrecDiv/counter_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.580ns  (logic 0.320ns (20.222%)  route 1.261ns (79.778%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.996ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESET_IBUF_inst/O
                         net (fo=2, routed)           1.012     1.287    FrecDiv/RESET_IBUF
    SLICE_X28Y132        LUT1 (Prop_lut1_I0_O)        0.045     1.332 f  FrecDiv/cnt_acc_reset[10]_i_1/O
                         net (fo=33, routed)          0.249     1.580    FrecDiv/RESET0_out
    SLICE_X28Y135        FDCE                                         f  FrecDiv/counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.831     1.996    FrecDiv/SYSCLK_IBUF_BUFG
    SLICE_X28Y135        FDCE                                         r  FrecDiv/counter_reg[14]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            FrecDiv/counter_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.580ns  (logic 0.320ns (20.222%)  route 1.261ns (79.778%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.996ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESET_IBUF_inst/O
                         net (fo=2, routed)           1.012     1.287    FrecDiv/RESET_IBUF
    SLICE_X28Y132        LUT1 (Prop_lut1_I0_O)        0.045     1.332 f  FrecDiv/cnt_acc_reset[10]_i_1/O
                         net (fo=33, routed)          0.249     1.580    FrecDiv/RESET0_out
    SLICE_X28Y135        FDCE                                         f  FrecDiv/counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYSCLK (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYSCLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYSCLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYSCLK_IBUF_BUFG_inst/O
                         net (fo=290, routed)         0.831     1.996    FrecDiv/SYSCLK_IBUF_BUFG
    SLICE_X28Y135        FDCE                                         r  FrecDiv/counter_reg[15]/C





