Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 

Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> Reading design: mojo_top_0.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mojo_top_0.prj"

---- Target Parameters
Target Device                      : xc6slx9tqg144-2
Output File Name                   : "mojo_top_0.ngc"

---- Source Options
Top Module Name                    : mojo_top_0

---- General Options
Optimization Goal                  : speed
Optimization Effort                : 1
Netlist Hierarchy                  : rebuilt

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:/Users/1003600/Downloads/Cohort4Grp2_16bitALU_submission_changed/Cohort4Grp2_16bitALU_submission_changed/Cohort4Grp2_16bitALU/Cohort4Grp2_16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/shifter_11.v" into library work
Parsing module <shifter_11>.
Analyzing Verilog file "C:/Users/1003600/Downloads/Cohort4Grp2_16bitALU_submission_changed/Cohort4Grp2_16bitALU_submission_changed/Cohort4Grp2_16bitALU/Cohort4Grp2_16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/seven_seg_6.v" into library work
Parsing module <seven_seg_6>.
Analyzing Verilog file "C:/Users/1003600/Downloads/Cohort4Grp2_16bitALU_submission_changed/Cohort4Grp2_16bitALU_submission_changed/Cohort4Grp2_16bitALU/Cohort4Grp2_16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/decoder_7.v" into library work
Parsing module <decoder_7>.
Analyzing Verilog file "C:/Users/1003600/Downloads/Cohort4Grp2_16bitALU_submission_changed/Cohort4Grp2_16bitALU_submission_changed/Cohort4Grp2_16bitALU/Cohort4Grp2_16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/counter_5.v" into library work
Parsing module <counter_5>.
Analyzing Verilog file "C:/Users/1003600/Downloads/Cohort4Grp2_16bitALU_submission_changed/Cohort4Grp2_16bitALU_submission_changed/Cohort4Grp2_16bitALU/Cohort4Grp2_16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/compare_9.v" into library work
Parsing module <compare_9>.
Analyzing Verilog file "C:/Users/1003600/Downloads/Cohort4Grp2_16bitALU_submission_changed/Cohort4Grp2_16bitALU_submission_changed/Cohort4Grp2_16bitALU/Cohort4Grp2_16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/boolean_10.v" into library work
Parsing module <boolean_10>.
Analyzing Verilog file "C:/Users/1003600/Downloads/Cohort4Grp2_16bitALU_submission_changed/Cohort4Grp2_16bitALU_submission_changed/Cohort4Grp2_16bitALU/Cohort4Grp2_16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/adder_8.v" into library work
Parsing module <adder_8>.
Analyzing Verilog file "C:/Users/1003600/Downloads/Cohort4Grp2_16bitALU_submission_changed/Cohort4Grp2_16bitALU_submission_changed/Cohort4Grp2_16bitALU/Cohort4Grp2_16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/stateCounter_3.v" into library work
Parsing module <stateCounter_3>.
Analyzing Verilog file "C:/Users/1003600/Downloads/Cohort4Grp2_16bitALU_submission_changed/Cohort4Grp2_16bitALU_submission_changed/Cohort4Grp2_16bitALU/Cohort4Grp2_16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/reset_conditioner_1.v" into library work
Parsing module <reset_conditioner_1>.
Analyzing Verilog file "C:/Users/1003600/Downloads/Cohort4Grp2_16bitALU_submission_changed/Cohort4Grp2_16bitALU_submission_changed/Cohort4Grp2_16bitALU/Cohort4Grp2_16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/multi_seven_seg_2.v" into library work
Parsing module <multi_seven_seg_2>.
Analyzing Verilog file "C:/Users/1003600/Downloads/Cohort4Grp2_16bitALU_submission_changed/Cohort4Grp2_16bitALU_submission_changed/Cohort4Grp2_16bitALU/Cohort4Grp2_16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/alu_4.v" into library work
Parsing module <alu_4>.
Analyzing Verilog file "C:/Users/1003600/Downloads/Cohort4Grp2_16bitALU_submission_changed/Cohort4Grp2_16bitALU_submission_changed/Cohort4Grp2_16bitALU/Cohort4Grp2_16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" into library work
Parsing module <mojo_top_0>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mojo_top_0>.

Elaborating module <reset_conditioner_1>.

Elaborating module <multi_seven_seg_2>.

Elaborating module <counter_5>.

Elaborating module <seven_seg_6>.
WARNING:HDLCompiler:413 - "C:/Users/1003600/Downloads/Cohort4Grp2_16bitALU_submission_changed/Cohort4Grp2_16bitALU_submission_changed/Cohort4Grp2_16bitALU/Cohort4Grp2_16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/seven_seg_6.v" Line 63: Result of 8-bit expression is truncated to fit in 7-bit target.

Elaborating module <decoder_7>.

Elaborating module <stateCounter_3>.

Elaborating module <alu_4>.

Elaborating module <adder_8>.

Elaborating module <compare_9>.

Elaborating module <boolean_10>.

Elaborating module <shifter_11>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mojo_top_0>.
    Related source file is "C:/Users/1003600/Downloads/Cohort4Grp2_16bitALU_submission_changed/Cohort4Grp2_16bitALU_submission_changed/Cohort4Grp2_16bitALU/Cohort4Grp2_16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v".
WARNING:Xst:647 - Input <io_button<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_ss> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_mosi> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_sck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_tx> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_rx_busy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <button> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <M_store_b_q>.
    Found 6-bit register for signal <M_store_alufn_q>.
    Found 5-bit register for signal <M_state_q>.
    Found 16-bit register for signal <M_store_a_q>.
    Found finite state machine <FSM_0> for signal <M_state_q>.
    -----------------------------------------------------------------------
    | States             | 29                                             |
    | Transitions        | 121                                            |
    | Inputs             | 25                                             |
    | Outputs            | 97                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | M_reset_cond_out (positive)                    |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000                                          |
    | Power Up State     | 00000                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit adder for signal <M_alumod_alu[15]_GND_1_o_add_263_OUT> created at line 737.
    Found 1-bit tristate buffer for signal <spi_miso> created at line 115
    Found 1-bit tristate buffer for signal <spi_channel<3>> created at line 115
    Found 1-bit tristate buffer for signal <spi_channel<2>> created at line 115
    Found 1-bit tristate buffer for signal <spi_channel<1>> created at line 115
    Found 1-bit tristate buffer for signal <spi_channel<0>> created at line 115
    Found 1-bit tristate buffer for signal <avr_rx> created at line 115
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  38 D-type flip-flop(s).
	inferred  15 Multiplexer(s).
	inferred   6 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <mojo_top_0> synthesized.

Synthesizing Unit <reset_conditioner_1>.
    Related source file is "C:/Users/1003600/Downloads/Cohort4Grp2_16bitALU_submission_changed/Cohort4Grp2_16bitALU_submission_changed/Cohort4Grp2_16bitALU/Cohort4Grp2_16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/reset_conditioner_1.v".
    Found 4-bit register for signal <M_stage_q>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <reset_conditioner_1> synthesized.

Synthesizing Unit <multi_seven_seg_2>.
    Related source file is "C:/Users/1003600/Downloads/Cohort4Grp2_16bitALU_submission_changed/Cohort4Grp2_16bitALU_submission_changed/Cohort4Grp2_16bitALU/Cohort4Grp2_16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/multi_seven_seg_2.v".
    Found 5-bit adder for signal <M_ctr_value[1]_GND_3_o_add_1_OUT> created at line 48.
    Found 2x3-bit multiplier for signal <n0017> created at line 48.
    Found 39-bit shifter logical right for signal <n0011> created at line 48
    Summary:
	inferred   1 Multiplier(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Combinational logic shifter(s).
Unit <multi_seven_seg_2> synthesized.

Synthesizing Unit <counter_5>.
    Related source file is "C:/Users/1003600/Downloads/Cohort4Grp2_16bitALU_submission_changed/Cohort4Grp2_16bitALU_submission_changed/Cohort4Grp2_16bitALU/Cohort4Grp2_16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/counter_5.v".
    Found 18-bit register for signal <M_ctr_q>.
    Found 18-bit adder for signal <M_ctr_q[17]_GND_4_o_add_0_OUT> created at line 35.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <counter_5> synthesized.

Synthesizing Unit <seven_seg_6>.
    Related source file is "C:/Users/1003600/Downloads/Cohort4Grp2_16bitALU_submission_changed/Cohort4Grp2_16bitALU_submission_changed/Cohort4Grp2_16bitALU/Cohort4Grp2_16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/seven_seg_6.v".
    Found 32x7-bit Read Only RAM for signal <segs>
    Summary:
	inferred   1 RAM(s).
Unit <seven_seg_6> synthesized.

Synthesizing Unit <decoder_7>.
    Related source file is "C:/Users/1003600/Downloads/Cohort4Grp2_16bitALU_submission_changed/Cohort4Grp2_16bitALU_submission_changed/Cohort4Grp2_16bitALU/Cohort4Grp2_16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/decoder_7.v".
    Summary:
	no macro.
Unit <decoder_7> synthesized.

Synthesizing Unit <stateCounter_3>.
    Related source file is "C:/Users/1003600/Downloads/Cohort4Grp2_16bitALU_submission_changed/Cohort4Grp2_16bitALU_submission_changed/Cohort4Grp2_16bitALU/Cohort4Grp2_16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/stateCounter_3.v".
    Found 28-bit register for signal <M_stateCounter_q>.
    Found 28-bit adder for signal <M_stateCounter_d> created at line 21.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  28 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <stateCounter_3> synthesized.

Synthesizing Unit <alu_4>.
    Related source file is "C:/Users/1003600/Downloads/Cohort4Grp2_16bitALU_submission_changed/Cohort4Grp2_16bitALU_submission_changed/Cohort4Grp2_16bitALU/Cohort4Grp2_16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/alu_4.v".
    Found 16-bit 4-to-1 multiplexer for signal <alu> created at line 92.
    Summary:
	inferred   1 Multiplexer(s).
Unit <alu_4> synthesized.

Synthesizing Unit <adder_8>.
    Related source file is "C:/Users/1003600/Downloads/Cohort4Grp2_16bitALU_submission_changed/Cohort4Grp2_16bitALU_submission_changed/Cohort4Grp2_16bitALU/Cohort4Grp2_16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/adder_8.v".
WARNING:Xst:647 - Input <alufn<5:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit subtractor for signal <a[15]_b[15]_sub_2_OUT> created at line 29.
    Found 16-bit adder for signal <a[15]_b[15]_add_0_OUT> created at line 25.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   2 Multiplexer(s).
Unit <adder_8> synthesized.

Synthesizing Unit <compare_9>.
    Related source file is "C:/Users/1003600/Downloads/Cohort4Grp2_16bitALU_submission_changed/Cohort4Grp2_16bitALU_submission_changed/Cohort4Grp2_16bitALU/Cohort4Grp2_16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/compare_9.v".
WARNING:Xst:647 - Input <alufn<5:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <z> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <v> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16x16-bit multiplier for signal <n0010> created at line 44.
    Found 16-bit 8-to-1 multiplexer for signal <cmp> created at line 27.
    Found 16-bit comparator equal for signal <a[15]_b[15]_equal_1_o> created at line 29
    Found 16-bit comparator greater for signal <a[15]_b[15]_LessThan_2_o> created at line 34
    Found 16-bit comparator lessequal for signal <n0002> created at line 39
    Summary:
	inferred   1 Multiplier(s).
	inferred   3 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <compare_9> synthesized.

Synthesizing Unit <div_16u_16u>.
    Related source file is "".
    Found 32-bit adder for signal <n0956> created at line 0.
    Found 32-bit adder for signal <GND_13_o_b[15]_add_1_OUT> created at line 0.
    Found 31-bit adder for signal <n0960> created at line 0.
    Found 31-bit adder for signal <GND_13_o_b[15]_add_3_OUT> created at line 0.
    Found 30-bit adder for signal <n0964> created at line 0.
    Found 30-bit adder for signal <GND_13_o_b[15]_add_5_OUT> created at line 0.
    Found 29-bit adder for signal <n0968> created at line 0.
    Found 29-bit adder for signal <GND_13_o_b[15]_add_7_OUT> created at line 0.
    Found 28-bit adder for signal <n0972> created at line 0.
    Found 28-bit adder for signal <GND_13_o_b[15]_add_9_OUT> created at line 0.
    Found 27-bit adder for signal <n0976> created at line 0.
    Found 27-bit adder for signal <GND_13_o_b[15]_add_11_OUT> created at line 0.
    Found 26-bit adder for signal <n0980> created at line 0.
    Found 26-bit adder for signal <GND_13_o_b[15]_add_13_OUT> created at line 0.
    Found 25-bit adder for signal <n0984> created at line 0.
    Found 25-bit adder for signal <GND_13_o_b[15]_add_15_OUT> created at line 0.
    Found 24-bit adder for signal <n0988> created at line 0.
    Found 24-bit adder for signal <GND_13_o_b[15]_add_17_OUT> created at line 0.
    Found 23-bit adder for signal <n0992> created at line 0.
    Found 23-bit adder for signal <GND_13_o_b[15]_add_19_OUT> created at line 0.
    Found 22-bit adder for signal <n0996> created at line 0.
    Found 22-bit adder for signal <GND_13_o_b[15]_add_21_OUT> created at line 0.
    Found 21-bit adder for signal <n1000> created at line 0.
    Found 21-bit adder for signal <GND_13_o_b[15]_add_23_OUT> created at line 0.
    Found 20-bit adder for signal <n1004> created at line 0.
    Found 20-bit adder for signal <GND_13_o_b[15]_add_25_OUT> created at line 0.
    Found 19-bit adder for signal <n1008> created at line 0.
    Found 19-bit adder for signal <GND_13_o_b[15]_add_27_OUT> created at line 0.
    Found 18-bit adder for signal <n1012> created at line 0.
    Found 18-bit adder for signal <GND_13_o_b[15]_add_29_OUT> created at line 0.
    Found 17-bit adder for signal <n1016> created at line 0.
    Found 17-bit adder for signal <GND_13_o_b[15]_add_31_OUT> created at line 0.
    Found 32-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 31-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 30-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 29-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 28-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 27-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 26-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 25-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 24-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 23-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 21-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 20-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 19-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 18-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 17-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0017> created at line 0
    Summary:
	inferred  32 Adder/Subtractor(s).
	inferred  17 Comparator(s).
	inferred 241 Multiplexer(s).
Unit <div_16u_16u> synthesized.

Synthesizing Unit <boolean_10>.
    Related source file is "C:/Users/1003600/Downloads/Cohort4Grp2_16bitALU_submission_changed/Cohort4Grp2_16bitALU_submission_changed/Cohort4Grp2_16bitALU/Cohort4Grp2_16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/boolean_10.v".
WARNING:Xst:647 - Input <alufn<5:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
Unit <boolean_10> synthesized.

Synthesizing Unit <shifter_11>.
    Related source file is "C:/Users/1003600/Downloads/Cohort4Grp2_16bitALU_submission_changed/Cohort4Grp2_16bitALU_submission_changed/Cohort4Grp2_16bitALU/Cohort4Grp2_16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/shifter_11.v".
WARNING:Xst:647 - Input <b<15:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <alufn<5:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit shifter logical right for signal <a[15]_b[3]_shift_right_1_OUT> created at line 23
    Found 16-bit shifter logical left for signal <a[15]_b[3]_shift_left_2_OUT> created at line 26
    Found 16-bit shifter arithmetic right for signal <a[15]_b[3]_shift_right_3_OUT> created at line 29
    Found 16-bit 4-to-1 multiplexer for signal <shift> created at line 18.
    Summary:
	inferred   1 Multiplexer(s).
	inferred   3 Combinational logic shifter(s).
Unit <shifter_11> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 32x7-bit single-port Read Only RAM                    : 1
# Multipliers                                          : 2
 16x16-bit multiplier                                  : 1
 3x2-bit multiplier                                    : 1
# Adders/Subtractors                                   : 38
 16-bit adder                                          : 2
 16-bit subtractor                                     : 1
 17-bit adder                                          : 2
 18-bit adder                                          : 3
 19-bit adder                                          : 2
 20-bit adder                                          : 2
 21-bit adder                                          : 2
 22-bit adder                                          : 2
 23-bit adder                                          : 2
 24-bit adder                                          : 2
 25-bit adder                                          : 2
 26-bit adder                                          : 2
 27-bit adder                                          : 2
 28-bit adder                                          : 3
 29-bit adder                                          : 2
 30-bit adder                                          : 2
 31-bit adder                                          : 2
 32-bit adder                                          : 2
 5-bit adder                                           : 1
# Registers                                            : 6
 16-bit register                                       : 2
 18-bit register                                       : 1
 28-bit register                                       : 1
 4-bit register                                        : 1
 6-bit register                                        : 1
# Comparators                                          : 20
 16-bit comparator equal                               : 1
 16-bit comparator greater                             : 1
 16-bit comparator lessequal                           : 2
 17-bit comparator lessequal                           : 1
 18-bit comparator lessequal                           : 1
 19-bit comparator lessequal                           : 1
 20-bit comparator lessequal                           : 1
 21-bit comparator lessequal                           : 1
 22-bit comparator lessequal                           : 1
 23-bit comparator lessequal                           : 1
 24-bit comparator lessequal                           : 1
 25-bit comparator lessequal                           : 1
 26-bit comparator lessequal                           : 1
 27-bit comparator lessequal                           : 1
 28-bit comparator lessequal                           : 1
 29-bit comparator lessequal                           : 1
 30-bit comparator lessequal                           : 1
 31-bit comparator lessequal                           : 1
 32-bit comparator lessequal                           : 1
# Multiplexers                                         : 263
 1-bit 2-to-1 multiplexer                              : 242
 16-bit 2-to-1 multiplexer                             : 14
 16-bit 4-to-1 multiplexer                             : 2
 16-bit 8-to-1 multiplexer                             : 1
 18-bit 2-to-1 multiplexer                             : 1
 24-bit 2-to-1 multiplexer                             : 3
# Logic shifters                                       : 4
 16-bit shifter arithmetic right                       : 1
 16-bit shifter logical left                           : 1
 16-bit shifter logical right                          : 1
 39-bit shifter logical right                          : 1
# Tristates                                            : 6
 1-bit tristate buffer                                 : 6
# FSMs                                                 : 1
# Xors                                                 : 16
 1-bit xor2                                            : 16

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <counter_5>.
The following registers are absorbed into counter <M_ctr_q>: 1 register on signal <M_ctr_q>.
Unit <counter_5> synthesized (advanced).

Synthesizing (advanced) Unit <multi_seven_seg_2>.
	Multiplier <Mmult_n0017> in block <multi_seven_seg_2> and adder/subtractor <Madd_M_ctr_value[1]_GND_3_o_add_1_OUT> in block <multi_seven_seg_2> are combined into a MAC<Maddsub_n0017>.
Unit <multi_seven_seg_2> synthesized (advanced).

Synthesizing (advanced) Unit <seven_seg_6>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_segs> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <char>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <segs>          |          |
    -----------------------------------------------------------------------
Unit <seven_seg_6> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 32x7-bit single-port distributed Read Only RAM        : 1
# MACs                                                 : 1
 3x2-to-5-bit MAC                                      : 1
# Multipliers                                          : 1
 16x16-bit multiplier                                  : 1
# Adders/Subtractors                                   : 20
 16-bit adder                                          : 2
 16-bit adder carry in                                 : 16
 16-bit subtractor                                     : 1
 28-bit adder                                          : 1
# Counters                                             : 1
 18-bit up counter                                     : 1
# Registers                                            : 70
 Flip-Flops                                            : 70
# Comparators                                          : 20
 16-bit comparator equal                               : 1
 16-bit comparator greater                             : 1
 16-bit comparator lessequal                           : 2
 17-bit comparator lessequal                           : 1
 18-bit comparator lessequal                           : 1
 19-bit comparator lessequal                           : 1
 20-bit comparator lessequal                           : 1
 21-bit comparator lessequal                           : 1
 22-bit comparator lessequal                           : 1
 23-bit comparator lessequal                           : 1
 24-bit comparator lessequal                           : 1
 25-bit comparator lessequal                           : 1
 26-bit comparator lessequal                           : 1
 27-bit comparator lessequal                           : 1
 28-bit comparator lessequal                           : 1
 29-bit comparator lessequal                           : 1
 30-bit comparator lessequal                           : 1
 31-bit comparator lessequal                           : 1
 32-bit comparator lessequal                           : 1
# Multiplexers                                         : 261
 1-bit 2-to-1 multiplexer                              : 241
 16-bit 2-to-1 multiplexer                             : 14
 16-bit 4-to-1 multiplexer                             : 2
 16-bit 8-to-1 multiplexer                             : 1
 24-bit 2-to-1 multiplexer                             : 3
# Logic shifters                                       : 4
 16-bit shifter arithmetic right                       : 1
 16-bit shifter logical left                           : 1
 16-bit shifter logical right                          : 1
 39-bit shifter logical right                          : 1
# FSMs                                                 : 1
# Xors                                                 : 16
 1-bit xor2                                            : 16

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <M_state_q[1:5]> with user encoding.
-------------------
 State | Encoding
-------------------
 00000 | 00000
 00001 | 00001
 11100 | 11100
 11011 | 11011
 00010 | 00010
 00011 | 00011
 00100 | 00100
 00101 | 00101
 00110 | 00110
 00111 | 00111
 01000 | 01000
 01001 | 01001
 01011 | 01011
 01100 | 01100
 01010 | 01010
 01101 | 01101
 01110 | 01110
 01111 | 01111
 10000 | 10000
 10001 | 10001
 10010 | 10010
 10011 | 10011
 10100 | 10100
 10101 | 10101
 10110 | 10110
 10111 | 10111
 11000 | 11000
 11001 | 11001
 11010 | 11010
-------------------

Optimizing unit <mojo_top_0> ...

Optimizing unit <stateCounter_3> ...

Optimizing unit <adder_8> ...

Optimizing unit <div_16u_16u> ...
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_0> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <stateCOUNT/M_stateCounter_q_0> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_1> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <stateCOUNT/M_stateCounter_q_1> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_2> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <stateCOUNT/M_stateCounter_q_2> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_3> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <stateCOUNT/M_stateCounter_q_3> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_4> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <stateCOUNT/M_stateCounter_q_4> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_5> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <stateCOUNT/M_stateCounter_q_5> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_6> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <stateCOUNT/M_stateCounter_q_6> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_7> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <stateCOUNT/M_stateCounter_q_7> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_10> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <stateCOUNT/M_stateCounter_q_10> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_8> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <stateCOUNT/M_stateCounter_q_8> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_11> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <stateCOUNT/M_stateCounter_q_11> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_9> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <stateCOUNT/M_stateCounter_q_9> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_12> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <stateCOUNT/M_stateCounter_q_12> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_13> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <stateCOUNT/M_stateCounter_q_13> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_14> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <stateCOUNT/M_stateCounter_q_14> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_15> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <stateCOUNT/M_stateCounter_q_15> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_16> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <stateCOUNT/M_stateCounter_q_16> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_17> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <stateCOUNT/M_stateCounter_q_17> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block mojo_top_0, actual ratio is 18.
FlipFlop M_state_q_FSM_FFd1 has been replicated 1 time(s)
FlipFlop M_state_q_FSM_FFd2 has been replicated 1 time(s)
FlipFlop M_state_q_FSM_FFd3 has been replicated 2 time(s)
FlipFlop M_state_q_FSM_FFd4 has been replicated 1 time(s)
FlipFlop M_state_q_FSM_FFd5 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <mojo_top_0> :
INFO:Xst:741 - HDL ADVISOR - A 4-bit shift register was found for signal <reset_cond/M_stage_q_3> and currently occupies 4 logic cells (2 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <mojo_top_0> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 81
 Flip-Flops                                            : 81

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mojo_top_0.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1611
#      GND                         : 8
#      INV                         : 3
#      LUT1                        : 44
#      LUT2                        : 80
#      LUT3                        : 102
#      LUT4                        : 198
#      LUT5                        : 207
#      LUT6                        : 454
#      MUXCY                       : 299
#      MUXF7                       : 28
#      VCC                         : 7
#      XORCY                       : 181
# FlipFlops/Latches                : 81
#      FDR                         : 39
#      FDRE                        : 38
#      FDS                         : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 79
#      IBUF                        : 29
#      OBUF                        : 44
#      OBUFT                       : 6
# DSPs                             : 1
#      DSP48A1                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:              81  out of  11440     0%  
 Number of Slice LUTs:                 1088  out of   5720    19%  
    Number used as Logic:              1088  out of   5720    19%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1103
   Number with an unused Flip Flop:    1022  out of   1103    92%  
   Number with an unused LUT:            15  out of   1103     1%  
   Number of fully used LUT-FF pairs:    66  out of   1103     5%  
   Number of unique control sets:         7

IO Utilization: 
 Number of IOs:                          88
 Number of bonded IOBs:                  80  out of    102    78%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  
 Number of DSP48A1s:                      1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 81    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 59.523ns (Maximum Frequency: 16.800MHz)
   Minimum input arrival time before clock: 17.705ns
   Maximum output required time after clock: 59.867ns
   Maximum combinational path delay: 16.903ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 59.523ns (frequency: 16.800MHz)
  Total number of paths / destination ports: 451382329455002760000000 / 157
-------------------------------------------------------------------------
Delay:               59.523ns (Levels of Logic = 120)
  Source:            M_state_q_FSM_FFd1_1 (FF)
  Destination:       M_state_q_FSM_FFd1 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: M_state_q_FSM_FFd1_1 to M_state_q_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             21   0.525   1.740  M_state_q_FSM_FFd1_1 (M_state_q_FSM_FFd1_1)
     LUT6:I1->O           30   0.254   1.763  Mmux_M_alumod_b101 (M_alumod_b<13>)
     begin scope: 'alumod:b<13>'
     begin scope: 'alumod/comp:b<13>'
     begin scope: 'alumod/comp/a[15]_b[15]_div_4:b<13>'
     LUT6:I2->O           13   0.254   1.326  o<15>221 (o<15>221)
     LUT6:I3->O            2   0.235   1.181  Mmux_a[0]_GND_13_o_MUX_539_o151_SW0 (N117)
     LUT6:I0->O            4   0.254   1.080  Mmux_a[0]_GND_13_o_MUX_539_o151 (a[14]_GND_13_o_MUX_525_o)
     LUT5:I1->O            1   0.254   0.000  Mcompar_o<12>_lut<1> (Mcompar_o<12>_lut<1>)
     MUXCY:S->O            1   0.215   0.000  Mcompar_o<12>_cy<1> (Mcompar_o<12>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<12>_cy<2> (Mcompar_o<12>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<12>_cy<3> (Mcompar_o<12>_cy<3>)
     MUXCY:CI->O          10   0.235   1.008  Mcompar_o<12>_cy<4> (o<12>)
     LUT6:I5->O            8   0.254   1.172  Mmux_a[0]_GND_13_o_MUX_595_o141 (a[13]_GND_13_o_MUX_582_o)
     LUT4:I1->O            1   0.235   0.000  Mcompar_o<11>_lut<1> (Mcompar_o<11>_lut<1>)
     MUXCY:S->O            1   0.215   0.000  Mcompar_o<11>_cy<1> (Mcompar_o<11>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<11>_cy<2> (Mcompar_o<11>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<11>_cy<3> (Mcompar_o<11>_cy<3>)
     MUXCY:CI->O          15   0.235   1.155  Mcompar_o<11>_cy<4> (o<11>)
     LUT6:I5->O            6   0.254   1.152  Mmux_a[0]_GND_13_o_MUX_649_o151 (a[14]_GND_13_o_MUX_635_o)
     LUT5:I1->O            1   0.254   0.000  Mcompar_o<10>_lut<2> (Mcompar_o<10>_lut<2>)
     MUXCY:S->O            1   0.215   0.000  Mcompar_o<10>_cy<2> (Mcompar_o<10>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<10>_cy<3> (Mcompar_o<10>_cy<3>)
     MUXCY:CI->O          25   0.235   1.403  Mcompar_o<10>_cy<4> (o<10>)
     LUT3:I2->O            3   0.254   1.042  Mmux_a[0]_GND_13_o_MUX_701_o111 (a[10]_GND_13_o_MUX_691_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_o<9>_lutdi (Mcompar_o<9>_lutdi)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<9>_cy<0> (Mcompar_o<9>_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<9>_cy<1> (Mcompar_o<9>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<9>_cy<2> (Mcompar_o<9>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<9>_cy<3> (Mcompar_o<9>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<9>_cy<4> (Mcompar_o<9>_cy<4>)
     MUXCY:CI->O          24   0.235   1.380  Mcompar_o<9>_cy<5> (o<9>)
     LUT5:I4->O            5   0.254   1.117  Mmux_a[0]_GND_13_o_MUX_751_o121 (a[11]_GND_13_o_MUX_740_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_o<8>_lutdi1 (Mcompar_o<8>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<8>_cy<1> (Mcompar_o<8>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<8>_cy<2> (Mcompar_o<8>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<8>_cy<3> (Mcompar_o<8>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<8>_cy<4> (Mcompar_o<8>_cy<4>)
     MUXCY:CI->O          32   0.235   1.520  Mcompar_o<8>_cy<5> (o<8>)
     LUT3:I2->O            3   0.254   1.042  Mmux_a[0]_GND_13_o_MUX_799_o1141 (a[8]_GND_13_o_MUX_791_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_o<7>_lutdi (Mcompar_o<7>_lutdi)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<7>_cy<0> (Mcompar_o<7>_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<7>_cy<1> (Mcompar_o<7>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<7>_cy<2> (Mcompar_o<7>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<7>_cy<3> (Mcompar_o<7>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<7>_cy<4> (Mcompar_o<7>_cy<4>)
     MUXCY:CI->O          30   0.235   1.487  Mcompar_o<7>_cy<5> (o<7>)
     LUT5:I4->O            5   0.254   1.117  Mmux_a[0]_GND_13_o_MUX_845_o1151 (a[9]_GND_13_o_MUX_836_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_o<6>_lutdi1 (Mcompar_o<6>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<6>_cy<1> (Mcompar_o<6>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<6>_cy<2> (Mcompar_o<6>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<6>_cy<3> (Mcompar_o<6>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<6>_cy<4> (Mcompar_o<6>_cy<4>)
     MUXCY:CI->O          40   0.235   1.654  Mcompar_o<6>_cy<5> (o<6>)
     LUT3:I2->O            3   0.254   1.042  Mmux_a[0]_GND_13_o_MUX_889_o1121 (a[6]_GND_13_o_MUX_883_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_o<5>_lutdi (Mcompar_o<5>_lutdi)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<5>_cy<0> (Mcompar_o<5>_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<5>_cy<1> (Mcompar_o<5>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<5>_cy<2> (Mcompar_o<5>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<5>_cy<3> (Mcompar_o<5>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<5>_cy<4> (Mcompar_o<5>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<5>_cy<5> (Mcompar_o<5>_cy<5>)
     MUXCY:CI->O          37   0.235   1.604  Mcompar_o<5>_cy<6> (o<5>)
     LUT5:I4->O            5   0.254   1.117  Mmux_a[0]_GND_13_o_MUX_931_o1131 (a[7]_GND_13_o_MUX_924_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_o<4>_lutdi1 (Mcompar_o<4>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<4>_cy<1> (Mcompar_o<4>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<4>_cy<2> (Mcompar_o<4>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<4>_cy<3> (Mcompar_o<4>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<4>_cy<4> (Mcompar_o<4>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<4>_cy<5> (Mcompar_o<4>_cy<5>)
     MUXCY:CI->O          50   0.235   1.821  Mcompar_o<4>_cy<6> (o<4>)
     LUT3:I2->O            4   0.254   1.080  Mmux_a[0]_GND_13_o_MUX_971_o1101 (a[4]_GND_13_o_MUX_967_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_o<3>_lutdi (Mcompar_o<3>_lutdi)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<3>_cy<0> (Mcompar_o<3>_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<3>_cy<1> (Mcompar_o<3>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<3>_cy<2> (Mcompar_o<3>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<3>_cy<3> (Mcompar_o<3>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<3>_cy<4> (Mcompar_o<3>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<3>_cy<5> (Mcompar_o<3>_cy<5>)
     MUXCY:CI->O          52   0.023   1.837  Mcompar_o<3>_cy<6> (o<3>)
     LUT3:I2->O            3   0.254   1.042  Mmux_a[0]_GND_13_o_MUX_1009_o191 (a[3]_GND_13_o_MUX_1006_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_o<2>_lutdi (Mcompar_o<2>_lutdi)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<2>_cy<0> (Mcompar_o<2>_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<2>_cy<1> (Mcompar_o<2>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<2>_cy<2> (Mcompar_o<2>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<2>_cy<3> (Mcompar_o<2>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<2>_cy<4> (Mcompar_o<2>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<2>_cy<5> (Mcompar_o<2>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<2>_cy<6> (Mcompar_o<2>_cy<6>)
     MUXCY:CI->O          44   0.023   1.721  Mcompar_o<2>_cy<7> (o<2>)
     LUT3:I2->O            2   0.254   1.002  Mmux_a[0]_GND_13_o_MUX_1045_o181 (a[2]_GND_13_o_MUX_1043_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_o<1>_lutdi (Mcompar_o<1>_lutdi)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<1>_cy<0> (Mcompar_o<1>_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<1>_cy<1> (Mcompar_o<1>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<1>_cy<2> (Mcompar_o<1>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<1>_cy<3> (Mcompar_o<1>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<1>_cy<4> (Mcompar_o<1>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<1>_cy<5> (Mcompar_o<1>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<1>_cy<6> (Mcompar_o<1>_cy<6>)
     MUXCY:CI->O          20   0.023   1.286  Mcompar_o<1>_cy<7> (o<1>)
     LUT3:I2->O            2   0.254   1.002  Mmux_n095081 (n0950<1>)
     LUT4:I0->O            0   0.254   0.000  Mcompar_o<0>_lutdi (Mcompar_o<0>_lutdi)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<0>_cy<0> (Mcompar_o<0>_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<0>_cy<1> (Mcompar_o<0>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<0>_cy<2> (Mcompar_o<0>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<0>_cy<3> (Mcompar_o<0>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<0>_cy<4> (Mcompar_o<0>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<0>_cy<5> (Mcompar_o<0>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<0>_cy<6> (Mcompar_o<0>_cy<6>)
     MUXCY:CI->O          11   0.023   1.039  Mcompar_o<0>_cy<7> (o<0>)
     end scope: 'alumod/comp/a[15]_b[15]_div_4:o<0>'
     end scope: 'alumod/comp:a[15]_b[15]_div_4_OUT<0>'
     end scope: 'alumod:a[15]_b[15]_div_4_OUT<0>'
     LUT6:I5->O            1   0.254   0.000  Madd_M_alumod_alu[15]_GND_1_o_add_263_OUT_lut<0> (Madd_M_alumod_alu[15]_GND_1_o_add_263_OUT_lut<0>)
     MUXCY:S->O            1   0.215   0.000  Madd_M_alumod_alu[15]_GND_1_o_add_263_OUT_cy<0> (Madd_M_alumod_alu[15]_GND_1_o_add_263_OUT_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Madd_M_alumod_alu[15]_GND_1_o_add_263_OUT_cy<1> (Madd_M_alumod_alu[15]_GND_1_o_add_263_OUT_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Madd_M_alumod_alu[15]_GND_1_o_add_263_OUT_cy<2> (Madd_M_alumod_alu[15]_GND_1_o_add_263_OUT_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Madd_M_alumod_alu[15]_GND_1_o_add_263_OUT_cy<3> (Madd_M_alumod_alu[15]_GND_1_o_add_263_OUT_cy<3>)
     XORCY:CI->O          11   0.206   1.315  Madd_M_alumod_alu[15]_GND_1_o_add_263_OUT_xor<4> (M_alumod_alu[15]_GND_1_o_add_263_OUT<4>)
     LUT6:I2->O           14   0.254   1.235  M_alumod_alu[15]_GND_1_o_equal_43_o<15>21 (M_alumod_alu[15]_GND_1_o_equal_43_o<15>2)
     LUT5:I3->O            1   0.250   0.790  M_state_q_FSM_FFd1-In111_SW1 (N177)
     LUT6:I4->O            1   0.250   0.682  M_state_q_FSM_FFd1-In111 (M_state_q_FSM_FFd1-In11)
     LUT6:I5->O            1   0.254   0.790  M_state_q_FSM_FFd1-In6 (M_state_q_FSM_FFd1-In6)
     LUT6:I4->O            2   0.250   0.000  M_state_q_FSM_FFd1-In7 (M_state_q_FSM_FFd1-In)
     FDR:D                     0.074          M_state_q_FSM_FFd1
    ----------------------------------------
    Total                     59.523ns (15.781ns logic, 43.742ns route)
                                       (26.5% logic, 73.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 867852 / 113
-------------------------------------------------------------------------
Offset:              17.705ns (Levels of Logic = 16)
  Source:            io_dip<2> (PAD)
  Destination:       M_state_q_FSM_FFd1 (FF)
  Destination Clock: clk rising

  Data Path: io_dip<2> to M_state_q_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.328   0.874  io_dip_2_IBUF (io_dip_2_IBUF)
     LUT5:I3->O            1   0.250   0.000  M_alumod_alufn<2>_F (N449)
     MUXF7:I0->O          82   0.163   2.524  M_alumod_alufn<2> (M_alumod_alufn<0>)
     begin scope: 'alumod:alufn<0>'
     LUT6:I0->O            1   0.254   0.682  Mmux_alu27 (Mmux_alu23)
     LUT5:I4->O            1   0.254   0.682  Mmux_alu29_SW0 (N427)
     LUT6:I5->O           15   0.254   1.155  Mmux_alu29 (Mmux_alu24)
     LUT5:I4->O            5   0.254   1.296  Mmux_alu218_SW0 (N129)
     LUT6:I0->O            1   0.254   0.000  Mmux_alu217_SW6_F (N403)
     MUXF7:I0->O           1   0.163   1.112  Mmux_alu217_SW6 (N289)
     end scope: 'alumod:N289'
     LUT6:I1->O            2   0.254   1.156  M_alumod_alu[15]_GND_1_o_equal_43_o<15>11_SW0 (N77)
     LUT6:I1->O            8   0.254   1.172  M_alumod_alu[15]_GND_1_o_equal_43_o<15>11 (M_alumod_alu[15]_GND_1_o_equal_43_o<15>1)
     LUT6:I3->O            1   0.235   0.682  M_state_q_FSM_FFd4-In11_SW1 (N56)
     LUT6:I5->O            2   0.254   0.954  M_state_q_FSM_FFd4-In11 (M_state_q_FSM_FFd4-In11)
     LUT6:I3->O            1   0.235   0.682  M_state_q_FSM_FFd1-In7_SW0 (N184)
     LUT6:I5->O            2   0.254   0.000  M_state_q_FSM_FFd1-In7 (M_state_q_FSM_FFd1-In)
     FDR:D                     0.074          M_state_q_FSM_FFd1
    ----------------------------------------
    Total                     17.705ns (4.734ns logic, 12.971ns route)
                                       (26.7% logic, 73.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 3968062624705967800000 / 31
-------------------------------------------------------------------------
Offset:              59.867ns (Levels of Logic = 116)
  Source:            M_state_q_FSM_FFd1_1 (FF)
  Destination:       io_led<10> (PAD)
  Source Clock:      clk rising

  Data Path: M_state_q_FSM_FFd1_1 to io_led<10>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             21   0.525   1.740  M_state_q_FSM_FFd1_1 (M_state_q_FSM_FFd1_1)
     LUT6:I1->O           30   0.254   1.763  Mmux_M_alumod_b101 (M_alumod_b<13>)
     begin scope: 'alumod:b<13>'
     begin scope: 'alumod/comp:b<13>'
     begin scope: 'alumod/comp/a[15]_b[15]_div_4:b<13>'
     LUT6:I2->O           13   0.254   1.326  o<15>221 (o<15>221)
     LUT6:I3->O            2   0.235   1.181  Mmux_a[0]_GND_13_o_MUX_539_o151_SW0 (N117)
     LUT6:I0->O            4   0.254   1.080  Mmux_a[0]_GND_13_o_MUX_539_o151 (a[14]_GND_13_o_MUX_525_o)
     LUT5:I1->O            1   0.254   0.000  Mcompar_o<12>_lut<1> (Mcompar_o<12>_lut<1>)
     MUXCY:S->O            1   0.215   0.000  Mcompar_o<12>_cy<1> (Mcompar_o<12>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<12>_cy<2> (Mcompar_o<12>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<12>_cy<3> (Mcompar_o<12>_cy<3>)
     MUXCY:CI->O          10   0.235   1.008  Mcompar_o<12>_cy<4> (o<12>)
     LUT6:I5->O            8   0.254   1.172  Mmux_a[0]_GND_13_o_MUX_595_o141 (a[13]_GND_13_o_MUX_582_o)
     LUT4:I1->O            1   0.235   0.000  Mcompar_o<11>_lut<1> (Mcompar_o<11>_lut<1>)
     MUXCY:S->O            1   0.215   0.000  Mcompar_o<11>_cy<1> (Mcompar_o<11>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<11>_cy<2> (Mcompar_o<11>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<11>_cy<3> (Mcompar_o<11>_cy<3>)
     MUXCY:CI->O          15   0.235   1.155  Mcompar_o<11>_cy<4> (o<11>)
     LUT6:I5->O            6   0.254   1.152  Mmux_a[0]_GND_13_o_MUX_649_o151 (a[14]_GND_13_o_MUX_635_o)
     LUT5:I1->O            1   0.254   0.000  Mcompar_o<10>_lut<2> (Mcompar_o<10>_lut<2>)
     MUXCY:S->O            1   0.215   0.000  Mcompar_o<10>_cy<2> (Mcompar_o<10>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<10>_cy<3> (Mcompar_o<10>_cy<3>)
     MUXCY:CI->O          25   0.235   1.403  Mcompar_o<10>_cy<4> (o<10>)
     LUT3:I2->O            3   0.254   1.042  Mmux_a[0]_GND_13_o_MUX_701_o111 (a[10]_GND_13_o_MUX_691_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_o<9>_lutdi (Mcompar_o<9>_lutdi)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<9>_cy<0> (Mcompar_o<9>_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<9>_cy<1> (Mcompar_o<9>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<9>_cy<2> (Mcompar_o<9>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<9>_cy<3> (Mcompar_o<9>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<9>_cy<4> (Mcompar_o<9>_cy<4>)
     MUXCY:CI->O          24   0.235   1.380  Mcompar_o<9>_cy<5> (o<9>)
     LUT5:I4->O            5   0.254   1.117  Mmux_a[0]_GND_13_o_MUX_751_o121 (a[11]_GND_13_o_MUX_740_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_o<8>_lutdi1 (Mcompar_o<8>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<8>_cy<1> (Mcompar_o<8>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<8>_cy<2> (Mcompar_o<8>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<8>_cy<3> (Mcompar_o<8>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<8>_cy<4> (Mcompar_o<8>_cy<4>)
     MUXCY:CI->O          32   0.235   1.520  Mcompar_o<8>_cy<5> (o<8>)
     LUT3:I2->O            3   0.254   1.042  Mmux_a[0]_GND_13_o_MUX_799_o1141 (a[8]_GND_13_o_MUX_791_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_o<7>_lutdi (Mcompar_o<7>_lutdi)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<7>_cy<0> (Mcompar_o<7>_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<7>_cy<1> (Mcompar_o<7>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<7>_cy<2> (Mcompar_o<7>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<7>_cy<3> (Mcompar_o<7>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<7>_cy<4> (Mcompar_o<7>_cy<4>)
     MUXCY:CI->O          30   0.235   1.487  Mcompar_o<7>_cy<5> (o<7>)
     LUT5:I4->O            5   0.254   1.117  Mmux_a[0]_GND_13_o_MUX_845_o1151 (a[9]_GND_13_o_MUX_836_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_o<6>_lutdi1 (Mcompar_o<6>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<6>_cy<1> (Mcompar_o<6>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<6>_cy<2> (Mcompar_o<6>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<6>_cy<3> (Mcompar_o<6>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<6>_cy<4> (Mcompar_o<6>_cy<4>)
     MUXCY:CI->O          40   0.235   1.654  Mcompar_o<6>_cy<5> (o<6>)
     LUT3:I2->O            3   0.254   1.042  Mmux_a[0]_GND_13_o_MUX_889_o1121 (a[6]_GND_13_o_MUX_883_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_o<5>_lutdi (Mcompar_o<5>_lutdi)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<5>_cy<0> (Mcompar_o<5>_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<5>_cy<1> (Mcompar_o<5>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<5>_cy<2> (Mcompar_o<5>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<5>_cy<3> (Mcompar_o<5>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<5>_cy<4> (Mcompar_o<5>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<5>_cy<5> (Mcompar_o<5>_cy<5>)
     MUXCY:CI->O          37   0.235   1.604  Mcompar_o<5>_cy<6> (o<5>)
     LUT5:I4->O            5   0.254   1.117  Mmux_a[0]_GND_13_o_MUX_931_o1131 (a[7]_GND_13_o_MUX_924_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_o<4>_lutdi1 (Mcompar_o<4>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<4>_cy<1> (Mcompar_o<4>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<4>_cy<2> (Mcompar_o<4>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<4>_cy<3> (Mcompar_o<4>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<4>_cy<4> (Mcompar_o<4>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<4>_cy<5> (Mcompar_o<4>_cy<5>)
     MUXCY:CI->O          50   0.235   1.821  Mcompar_o<4>_cy<6> (o<4>)
     LUT3:I2->O            4   0.254   1.080  Mmux_a[0]_GND_13_o_MUX_971_o1101 (a[4]_GND_13_o_MUX_967_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_o<3>_lutdi (Mcompar_o<3>_lutdi)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<3>_cy<0> (Mcompar_o<3>_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<3>_cy<1> (Mcompar_o<3>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<3>_cy<2> (Mcompar_o<3>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<3>_cy<3> (Mcompar_o<3>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<3>_cy<4> (Mcompar_o<3>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<3>_cy<5> (Mcompar_o<3>_cy<5>)
     MUXCY:CI->O          52   0.023   1.837  Mcompar_o<3>_cy<6> (o<3>)
     LUT3:I2->O            3   0.254   1.042  Mmux_a[0]_GND_13_o_MUX_1009_o191 (a[3]_GND_13_o_MUX_1006_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_o<2>_lutdi (Mcompar_o<2>_lutdi)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<2>_cy<0> (Mcompar_o<2>_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<2>_cy<1> (Mcompar_o<2>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<2>_cy<2> (Mcompar_o<2>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<2>_cy<3> (Mcompar_o<2>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<2>_cy<4> (Mcompar_o<2>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<2>_cy<5> (Mcompar_o<2>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<2>_cy<6> (Mcompar_o<2>_cy<6>)
     MUXCY:CI->O          44   0.023   1.721  Mcompar_o<2>_cy<7> (o<2>)
     LUT3:I2->O            2   0.254   1.002  Mmux_a[0]_GND_13_o_MUX_1045_o181 (a[2]_GND_13_o_MUX_1043_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_o<1>_lutdi (Mcompar_o<1>_lutdi)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<1>_cy<0> (Mcompar_o<1>_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<1>_cy<1> (Mcompar_o<1>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<1>_cy<2> (Mcompar_o<1>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<1>_cy<3> (Mcompar_o<1>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<1>_cy<4> (Mcompar_o<1>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<1>_cy<5> (Mcompar_o<1>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<1>_cy<6> (Mcompar_o<1>_cy<6>)
     MUXCY:CI->O          20   0.023   1.286  Mcompar_o<1>_cy<7> (o<1>)
     LUT3:I2->O            2   0.254   1.002  Mmux_n095081 (n0950<1>)
     LUT4:I0->O            0   0.254   0.000  Mcompar_o<0>_lutdi (Mcompar_o<0>_lutdi)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<0>_cy<0> (Mcompar_o<0>_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<0>_cy<1> (Mcompar_o<0>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<0>_cy<2> (Mcompar_o<0>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<0>_cy<3> (Mcompar_o<0>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<0>_cy<4> (Mcompar_o<0>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<0>_cy<5> (Mcompar_o<0>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<0>_cy<6> (Mcompar_o<0>_cy<6>)
     MUXCY:CI->O          11   0.023   1.039  Mcompar_o<0>_cy<7> (o<0>)
     end scope: 'alumod/comp/a[15]_b[15]_div_4:o<0>'
     end scope: 'alumod/comp:a[15]_b[15]_div_4_OUT<0>'
     end scope: 'alumod:a[15]_b[15]_div_4_OUT<0>'
     LUT6:I5->O            1   0.254   0.000  Madd_M_alumod_alu[15]_GND_1_o_add_263_OUT_lut<0> (Madd_M_alumod_alu[15]_GND_1_o_add_263_OUT_lut<0>)
     MUXCY:S->O            1   0.215   0.000  Madd_M_alumod_alu[15]_GND_1_o_add_263_OUT_cy<0> (Madd_M_alumod_alu[15]_GND_1_o_add_263_OUT_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Madd_M_alumod_alu[15]_GND_1_o_add_263_OUT_cy<1> (Madd_M_alumod_alu[15]_GND_1_o_add_263_OUT_cy<1>)
     XORCY:CI->O          16   0.206   1.182  Madd_M_alumod_alu[15]_GND_1_o_add_263_OUT_xor<2> (M_alumod_alu[15]_GND_1_o_add_263_OUT<2>)
     LUT3:I2->O            9   0.254   1.252  Mmux_M_alumod_alu[15]_M_alumod_alu[15]_mux_264_OUT91 (M_alumod_alu[15]_M_alumod_alu[15]_mux_264_OUT<2>)
     LUT5:I1->O            1   0.254   0.681  Mmux_io_led21 (io_led_10_OBUF)
     OBUF:I->O                 2.912          io_led_10_OBUF (io_led<10>)
    ----------------------------------------
    Total                     59.867ns (17.822ns logic, 42.045ns route)
                                       (29.8% logic, 70.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 7497 / 26
-------------------------------------------------------------------------
Delay:               16.903ns (Levels of Logic = 15)
  Source:            io_dip<2> (PAD)
  Destination:       io_led<10> (PAD)

  Data Path: io_dip<2> to io_led<10>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.328   0.874  io_dip_2_IBUF (io_dip_2_IBUF)
     LUT5:I3->O            1   0.250   0.000  M_alumod_alufn<2>_F (N449)
     MUXF7:I0->O          82   0.163   2.524  M_alumod_alufn<2> (M_alumod_alufn<0>)
     begin scope: 'alumod:alufn<0>'
     LUT6:I0->O            1   0.254   0.682  Mmux_alu27 (Mmux_alu23)
     LUT5:I4->O            1   0.254   0.682  Mmux_alu29_SW0 (N427)
     LUT6:I5->O           15   0.254   1.383  Mmux_alu29 (Mmux_alu24)
     LUT3:I0->O            1   0.235   0.790  Mmux_alu217_SW0 (N134)
     end scope: 'alumod:N134'
     LUT6:I4->O            1   0.250   0.000  Madd_M_alumod_alu[15]_GND_1_o_add_263_OUT_lut<0> (Madd_M_alumod_alu[15]_GND_1_o_add_263_OUT_lut<0>)
     MUXCY:S->O            1   0.215   0.000  Madd_M_alumod_alu[15]_GND_1_o_add_263_OUT_cy<0> (Madd_M_alumod_alu[15]_GND_1_o_add_263_OUT_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Madd_M_alumod_alu[15]_GND_1_o_add_263_OUT_cy<1> (Madd_M_alumod_alu[15]_GND_1_o_add_263_OUT_cy<1>)
     XORCY:CI->O          16   0.206   1.182  Madd_M_alumod_alu[15]_GND_1_o_add_263_OUT_xor<2> (M_alumod_alu[15]_GND_1_o_add_263_OUT<2>)
     LUT3:I2->O            9   0.254   1.252  Mmux_M_alumod_alu[15]_M_alumod_alu[15]_mux_264_OUT91 (M_alumod_alu[15]_M_alumod_alu[15]_mux_264_OUT<2>)
     LUT5:I1->O            1   0.254   0.681  Mmux_io_led21 (io_led_10_OBUF)
     OBUF:I->O                 2.912          io_led_10_OBUF (io_led<10>)
    ----------------------------------------
    Total                     16.903ns (6.852ns logic, 10.050ns route)
                                       (40.5% logic, 59.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   59.523|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 15.00 secs
Total CPU time to Xst completion: 14.60 secs
 
--> 

Total memory usage is 273004 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   17 (   0 filtered)
Number of infos    :   20 (   0 filtered)

