Analysis & Synthesis report for DE10ARM
Sun Jun 02 16:08:33 2019
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Registers Packed Into Inferred Megafunctions
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for AHB2MEM:u_rom|altsyncram:memory_rtl_0|altsyncram_6kg1:auto_generated
 17. Source assignments for AHB2MEM:u_sram|altsyncram:memory_rtl_0|altsyncram_6kg1:auto_generated
 18. Parameter Settings for User Entity Instance: AHB2MEM:u_rom
 19. Parameter Settings for User Entity Instance: AHB2MEM:u_sram
 20. Parameter Settings for User Entity Instance: cmsdk_apb_subsystem:u_apb_subsystem
 21. Parameter Settings for User Entity Instance: cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_ahb_to_apb:u_ahb_to_apb
 22. Parameter Settings for User Entity Instance: cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_slave_mux:u_apb_slave_mux
 23. Parameter Settings for Inferred Entity Instance: AHB2MEM:u_rom|altsyncram:memory_rtl_0
 24. Parameter Settings for Inferred Entity Instance: AHB2MEM:u_sram|altsyncram:memory_rtl_0
 25. Parameter Settings for Inferred Entity Instance: CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|lpm_mult:Mult0
 26. Parameter Settings for Inferred Entity Instance: CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|lpm_add_sub:Add25
 27. altsyncram Parameter Settings by Entity Instance
 28. lpm_mult Parameter Settings by Entity Instance
 29. Port Connectivity Checks: "cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_2.u_apb_uart_2"
 30. Port Connectivity Checks: "cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_1.u_apb_uart_1"
 31. Port Connectivity Checks: "cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_0.u_apb_uart_0"
 32. Port Connectivity Checks: "cmsdk_apb_subsystem:u_apb_subsystem|gpio:gen_apb_gpio_0.u_gpio_0|gpio_ctrl:x_gpio_ctrl"
 33. Port Connectivity Checks: "cmsdk_apb_subsystem:u_apb_subsystem|gpio:gen_apb_gpio_0.u_gpio_0"
 34. Port Connectivity Checks: "cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_slave_mux:u_apb_slave_mux"
 35. Port Connectivity Checks: "cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_ahb_to_apb:u_ahb_to_apb"
 36. Port Connectivity Checks: "cmsdk_apb_subsystem:u_apb_subsystem"
 37. Port Connectivity Checks: "BusMatrix3x3:u_BusMatrix3x3"
 38. Port Connectivity Checks: "CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"
 39. Port Connectivity Checks: "CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION"
 40. Post-Synthesis Netlist Statistics for Top Partition
 41. Elapsed Time Per Partition
 42. Analysis & Synthesis Messages
 43. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Jun 02 16:08:32 2019           ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Standard Edition ;
; Revision Name                      ; DE10ARM                                         ;
; Top-level Entity Name              ; DE10ARM                                         ;
; Family                             ; MAX 10                                          ;
; Total logic elements               ; 25,065                                          ;
;     Total combinational functions  ; 22,366                                          ;
;     Dedicated logic registers      ; 5,760                                           ;
; Total registers                    ; 5760                                            ;
; Total pins                         ; 27                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 1,048,576                                       ;
; Embedded Multiplier 9-bit elements ; 6                                               ;
; Total PLLs                         ; 0                                               ;
; UFM blocks                         ; 0                                               ;
; ADC blocks                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                                      ; DE10ARM            ; DE10ARM            ;
; Family name                                                                ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                      ;
+--------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------+---------+
; File Name with User-Entered Path     ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                              ; Library ;
+--------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------+---------+
; arm-soc/top.v                        ; yes             ; User Verilog HDL File        ; D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/top.v                              ;         ;
; arm-soc/OutputStage.v                ; yes             ; User Verilog HDL File        ; D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/OutputStage.v                      ;         ;
; arm-soc/InputStage.v                 ; yes             ; User Verilog HDL File        ; D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/InputStage.v                       ;         ;
; arm-soc/gpio_ctrl.v                  ; yes             ; User Verilog HDL File        ; D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/gpio_ctrl.v                        ;         ;
; arm-soc/gpio_apbif.v                 ; yes             ; User Verilog HDL File        ; D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/gpio_apbif.v                       ;         ;
; arm-soc/gpio.v                       ; yes             ; User Verilog HDL File        ; D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/gpio.v                             ;         ;
; arm-soc/CORTEXM3INTEGRATIONDS.v      ; yes             ; User Verilog HDL File        ; D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/CORTEXM3INTEGRATIONDS.v            ;         ;
; arm-soc/cortexm3ds_logic.v           ; yes             ; User Verilog HDL File        ; D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v                 ;         ;
; arm-soc/cmsdk_apb_uart.v             ; yes             ; User Verilog HDL File        ; D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cmsdk_apb_uart.v                   ;         ;
; arm-soc/cmsdk_apb_subsystem.v        ; yes             ; User Verilog HDL File        ; D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cmsdk_apb_subsystem.v              ;         ;
; arm-soc/cmsdk_apb_slave_mux.v        ; yes             ; User Verilog HDL File        ; D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cmsdk_apb_slave_mux.v              ;         ;
; arm-soc/cmsdk_ahb_to_apb.v           ; yes             ; User Verilog HDL File        ; D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cmsdk_ahb_to_apb.v                 ;         ;
; arm-soc/cmsdk_ahb_bm_output_arb.v    ; yes             ; User Verilog HDL File        ; D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cmsdk_ahb_bm_output_arb.v          ;         ;
; arm-soc/cmsdk_ahb_bm_decodeSI2.v     ; yes             ; User Verilog HDL File        ; D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cmsdk_ahb_bm_decodeSI2.v           ;         ;
; arm-soc/cmsdk_ahb_bm_decodeSI1.v     ; yes             ; User Verilog HDL File        ; D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cmsdk_ahb_bm_decodeSI1.v           ;         ;
; arm-soc/cmsdk_ahb_bm_decodeSI0.v     ; yes             ; User Verilog HDL File        ; D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cmsdk_ahb_bm_decodeSI0.v           ;         ;
; arm-soc/BusMatrix3x3_default_slave.v ; yes             ; User Verilog HDL File        ; D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/BusMatrix3x3_default_slave.v       ;         ;
; arm-soc/BusMatrix3x3.v               ; yes             ; User Verilog HDL File        ; D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/BusMatrix3x3.v                     ;         ;
; arm-soc/AHB2MEM.v                    ; yes             ; User Verilog HDL File        ; D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/AHB2MEM.v                          ;         ;
; altsyncram.tdf                       ; yes             ; Megafunction                 ; d:/coding/quartus/quartus/libraries/megafunctions/altsyncram.tdf          ;         ;
; stratix_ram_block.inc                ; yes             ; Megafunction                 ; d:/coding/quartus/quartus/libraries/megafunctions/stratix_ram_block.inc   ;         ;
; lpm_mux.inc                          ; yes             ; Megafunction                 ; d:/coding/quartus/quartus/libraries/megafunctions/lpm_mux.inc             ;         ;
; lpm_decode.inc                       ; yes             ; Megafunction                 ; d:/coding/quartus/quartus/libraries/megafunctions/lpm_decode.inc          ;         ;
; aglobal171.inc                       ; yes             ; Megafunction                 ; d:/coding/quartus/quartus/libraries/megafunctions/aglobal171.inc          ;         ;
; a_rdenreg.inc                        ; yes             ; Megafunction                 ; d:/coding/quartus/quartus/libraries/megafunctions/a_rdenreg.inc           ;         ;
; altrom.inc                           ; yes             ; Megafunction                 ; d:/coding/quartus/quartus/libraries/megafunctions/altrom.inc              ;         ;
; altram.inc                           ; yes             ; Megafunction                 ; d:/coding/quartus/quartus/libraries/megafunctions/altram.inc              ;         ;
; altdpram.inc                         ; yes             ; Megafunction                 ; d:/coding/quartus/quartus/libraries/megafunctions/altdpram.inc            ;         ;
; db/altsyncram_6kg1.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/Project/FPGA/ICC3rd/DE10ARM/db/altsyncram_6kg1.tdf                     ;         ;
; db/decode_97a.tdf                    ; yes             ; Auto-Generated Megafunction  ; D:/Project/FPGA/ICC3rd/DE10ARM/db/decode_97a.tdf                          ;         ;
; db/mux_63b.tdf                       ; yes             ; Auto-Generated Megafunction  ; D:/Project/FPGA/ICC3rd/DE10ARM/db/mux_63b.tdf                             ;         ;
; lpm_mult.tdf                         ; yes             ; Megafunction                 ; d:/coding/quartus/quartus/libraries/megafunctions/lpm_mult.tdf            ;         ;
; lpm_add_sub.inc                      ; yes             ; Megafunction                 ; d:/coding/quartus/quartus/libraries/megafunctions/lpm_add_sub.inc         ;         ;
; multcore.inc                         ; yes             ; Megafunction                 ; d:/coding/quartus/quartus/libraries/megafunctions/multcore.inc            ;         ;
; bypassff.inc                         ; yes             ; Megafunction                 ; d:/coding/quartus/quartus/libraries/megafunctions/bypassff.inc            ;         ;
; altshift.inc                         ; yes             ; Megafunction                 ; d:/coding/quartus/quartus/libraries/megafunctions/altshift.inc            ;         ;
; db/mult_tns.tdf                      ; yes             ; Auto-Generated Megafunction  ; D:/Project/FPGA/ICC3rd/DE10ARM/db/mult_tns.tdf                            ;         ;
; lpm_add_sub.tdf                      ; yes             ; Megafunction                 ; d:/coding/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;         ;
; addcore.inc                          ; yes             ; Megafunction                 ; d:/coding/quartus/quartus/libraries/megafunctions/addcore.inc             ;         ;
; look_add.inc                         ; yes             ; Megafunction                 ; d:/coding/quartus/quartus/libraries/megafunctions/look_add.inc            ;         ;
; alt_stratix_add_sub.inc              ; yes             ; Megafunction                 ; d:/coding/quartus/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;         ;
; db/add_sub_fai.tdf                   ; yes             ; Auto-Generated Megafunction  ; D:/Project/FPGA/ICC3rd/DE10ARM/db/add_sub_fai.tdf                         ;         ;
+--------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------+---------+


+-------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary           ;
+---------------------------------------------+---------+
; Resource                                    ; Usage   ;
+---------------------------------------------+---------+
; Estimated Total logic elements              ; 25,065  ;
;                                             ;         ;
; Total combinational functions               ; 22366   ;
; Logic element usage by number of LUT inputs ;         ;
;     -- 4 input functions                    ; 15883   ;
;     -- 3 input functions                    ; 5017    ;
;     -- <=2 input functions                  ; 1466    ;
;                                             ;         ;
; Logic elements by mode                      ;         ;
;     -- normal mode                          ; 21551   ;
;     -- arithmetic mode                      ; 815     ;
;                                             ;         ;
; Total registers                             ; 5760    ;
;     -- Dedicated logic registers            ; 5760    ;
;     -- I/O registers                        ; 0       ;
;                                             ;         ;
; I/O pins                                    ; 27      ;
; Total memory bits                           ; 1048576 ;
;                                             ;         ;
; Embedded Multiplier 9-bit elements          ; 6       ;
;                                             ;         ;
; Maximum fan-out node                        ; clk_div ;
; Maximum fan-out                             ; 5561    ;
; Total fan-out                               ; 104702  ;
; Average fan-out                             ; 3.70    ;
+---------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------+
; Compilation Hierarchy Node                                         ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                          ; Entity Name                ; Library Name ;
+--------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------+
; |DE10ARM                                                           ; 22366 (5)           ; 5760 (2)                  ; 1048576     ; 0          ; 6            ; 0       ; 3         ; 27   ; 0            ; 0          ; |DE10ARM                                                                                                                                     ; DE10ARM                    ; work         ;
;    |AHB2MEM:u_rom|                                                 ; 172 (138)           ; 20 (19)                   ; 524288      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10ARM|AHB2MEM:u_rom                                                                                                                       ; AHB2MEM                    ; work         ;
;       |altsyncram:memory_rtl_0|                                    ; 34 (0)              ; 1 (0)                     ; 524288      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10ARM|AHB2MEM:u_rom|altsyncram:memory_rtl_0                                                                                               ; altsyncram                 ; work         ;
;          |altsyncram_6kg1:auto_generated|                          ; 34 (0)              ; 1 (1)                     ; 524288      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10ARM|AHB2MEM:u_rom|altsyncram:memory_rtl_0|altsyncram_6kg1:auto_generated                                                                ; altsyncram_6kg1            ; work         ;
;             |decode_97a:decode2|                                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10ARM|AHB2MEM:u_rom|altsyncram:memory_rtl_0|altsyncram_6kg1:auto_generated|decode_97a:decode2                                             ; decode_97a                 ; work         ;
;             |mux_63b:mux3|                                         ; 32 (32)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10ARM|AHB2MEM:u_rom|altsyncram:memory_rtl_0|altsyncram_6kg1:auto_generated|mux_63b:mux3                                                   ; mux_63b                    ; work         ;
;    |AHB2MEM:u_sram|                                                ; 53 (51)             ; 20 (19)                   ; 524288      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10ARM|AHB2MEM:u_sram                                                                                                                      ; AHB2MEM                    ; work         ;
;       |altsyncram:memory_rtl_0|                                    ; 2 (0)               ; 1 (0)                     ; 524288      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10ARM|AHB2MEM:u_sram|altsyncram:memory_rtl_0                                                                                              ; altsyncram                 ; work         ;
;          |altsyncram_6kg1:auto_generated|                          ; 2 (0)               ; 1 (1)                     ; 524288      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10ARM|AHB2MEM:u_sram|altsyncram:memory_rtl_0|altsyncram_6kg1:auto_generated                                                               ; altsyncram_6kg1            ; work         ;
;             |decode_97a:decode2|                                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10ARM|AHB2MEM:u_sram|altsyncram:memory_rtl_0|altsyncram_6kg1:auto_generated|decode_97a:decode2                                            ; decode_97a                 ; work         ;
;    |BusMatrix3x3:u_BusMatrix3x3|                                   ; 260 (0)             ; 88 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10ARM|BusMatrix3x3:u_BusMatrix3x3                                                                                                         ; BusMatrix3x3               ; work         ;
;       |InputStage:u_InputStage_0|                                  ; 24 (24)             ; 27 (27)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10ARM|BusMatrix3x3:u_BusMatrix3x3|InputStage:u_InputStage_0                                                                               ; InputStage                 ; work         ;
;       |InputStage:u_InputStage_1|                                  ; 6 (6)               ; 25 (25)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10ARM|BusMatrix3x3:u_BusMatrix3x3|InputStage:u_InputStage_1                                                                               ; InputStage                 ; work         ;
;       |InputStage:u_InputStage_2|                                  ; 4 (4)               ; 17 (17)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10ARM|BusMatrix3x3:u_BusMatrix3x3|InputStage:u_InputStage_2                                                                               ; InputStage                 ; work         ;
;       |OutputStage:u_outputstage_0|                                ; 118 (80)            ; 12 (2)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10ARM|BusMatrix3x3:u_BusMatrix3x3|OutputStage:u_outputstage_0                                                                             ; OutputStage                ; work         ;
;          |cmsdk_ahb_bm_output_arb:u_output_arb|                    ; 38 (38)             ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10ARM|BusMatrix3x3:u_BusMatrix3x3|OutputStage:u_outputstage_0|cmsdk_ahb_bm_output_arb:u_output_arb                                        ; cmsdk_ahb_bm_output_arb    ; work         ;
;       |OutputStage:u_outputstage_1|                                ; 4 (2)               ; 2 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10ARM|BusMatrix3x3:u_BusMatrix3x3|OutputStage:u_outputstage_1                                                                             ; OutputStage                ; work         ;
;          |cmsdk_ahb_bm_output_arb:u_output_arb|                    ; 2 (2)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10ARM|BusMatrix3x3:u_BusMatrix3x3|OutputStage:u_outputstage_1|cmsdk_ahb_bm_output_arb:u_output_arb                                        ; cmsdk_ahb_bm_output_arb    ; work         ;
;       |OutputStage:u_outputstage_2|                                ; 15 (14)             ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10ARM|BusMatrix3x3:u_BusMatrix3x3|OutputStage:u_outputstage_2                                                                             ; OutputStage                ; work         ;
;          |cmsdk_ahb_bm_output_arb:u_output_arb|                    ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10ARM|BusMatrix3x3:u_BusMatrix3x3|OutputStage:u_outputstage_2|cmsdk_ahb_bm_output_arb:u_output_arb                                        ; cmsdk_ahb_bm_output_arb    ; work         ;
;       |cmsdk_ahb_bm_decodeSI0:u_cmsdk_ahb_bm_decodesi0|            ; 89 (87)             ; 4 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10ARM|BusMatrix3x3:u_BusMatrix3x3|cmsdk_ahb_bm_decodeSI0:u_cmsdk_ahb_bm_decodesi0                                                         ; cmsdk_ahb_bm_decodeSI0     ; work         ;
;          |BusMatrix3x3_default_slave:u_BusMatrix3x3_default_slave| ; 2 (2)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10ARM|BusMatrix3x3:u_BusMatrix3x3|cmsdk_ahb_bm_decodeSI0:u_cmsdk_ahb_bm_decodesi0|BusMatrix3x3_default_slave:u_BusMatrix3x3_default_slave ; BusMatrix3x3_default_slave ; work         ;
;    |CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|                   ; 21273 (0)           ; 5180 (0)                  ; 0           ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION                                                                                         ; CORTEXM3INTEGRATIONDS      ; work         ;
;       |cortexm3ds_logic:u_cortexm3ds_logic|                        ; 21273 (21181)       ; 5180 (5180)               ; 0           ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic                                                     ; cortexm3ds_logic           ; work         ;
;          |lpm_add_sub:Add25|                                       ; 64 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|lpm_add_sub:Add25                                   ; lpm_add_sub                ; work         ;
;             |add_sub_fai:auto_generated|                           ; 64 (64)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|lpm_add_sub:Add25|add_sub_fai:auto_generated        ; add_sub_fai                ; work         ;
;          |lpm_mult:Mult0|                                          ; 28 (0)              ; 0 (0)                     ; 0           ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|lpm_mult:Mult0                                      ; lpm_mult                   ; work         ;
;             |mult_tns:auto_generated|                              ; 28 (28)             ; 0 (0)                     ; 0           ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|lpm_mult:Mult0|mult_tns:auto_generated              ; mult_tns                   ; work         ;
;    |cmsdk_apb_subsystem:u_apb_subsystem|                           ; 603 (0)             ; 450 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10ARM|cmsdk_apb_subsystem:u_apb_subsystem                                                                                                 ; cmsdk_apb_subsystem        ; work         ;
;       |cmsdk_ahb_to_apb:u_ahb_to_apb|                              ; 5 (5)               ; 38 (38)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10ARM|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_ahb_to_apb:u_ahb_to_apb                                                                   ; cmsdk_ahb_to_apb           ; work         ;
;       |cmsdk_apb_slave_mux:u_apb_slave_mux|                        ; 53 (53)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10ARM|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_slave_mux:u_apb_slave_mux                                                             ; cmsdk_apb_slave_mux        ; work         ;
;       |cmsdk_apb_uart:gen_apb_uart_0.u_apb_uart_0|                 ; 160 (160)           ; 116 (116)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10ARM|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_0.u_apb_uart_0                                                      ; cmsdk_apb_uart             ; work         ;
;       |cmsdk_apb_uart:gen_apb_uart_1.u_apb_uart_1|                 ; 141 (141)           ; 116 (116)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10ARM|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_1.u_apb_uart_1                                                      ; cmsdk_apb_uart             ; work         ;
;       |cmsdk_apb_uart:gen_apb_uart_2.u_apb_uart_2|                 ; 148 (148)           ; 116 (116)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10ARM|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_2.u_apb_uart_2                                                      ; cmsdk_apb_uart             ; work         ;
;       |gpio:gen_apb_gpio_0.u_gpio_0|                               ; 96 (0)              ; 64 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10ARM|cmsdk_apb_subsystem:u_apb_subsystem|gpio:gen_apb_gpio_0.u_gpio_0                                                                    ; gpio                       ; work         ;
;          |gpio_apbif:x_gpio_apbif|                                 ; 96 (96)             ; 64 (64)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10ARM|cmsdk_apb_subsystem:u_apb_subsystem|gpio:gen_apb_gpio_0.u_gpio_0|gpio_apbif:x_gpio_apbif                                            ; gpio_apbif                 ; work         ;
+--------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                       ;
+----------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                             ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+----------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; AHB2MEM:u_rom|altsyncram:memory_rtl_0|altsyncram_6kg1:auto_generated|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 16384        ; 32           ; 16384        ; 32           ; 524288 ; None ;
; AHB2MEM:u_sram|altsyncram:memory_rtl_0|altsyncram_6kg1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16384        ; 32           ; 16384        ; 32           ; 524288 ; None ;
+----------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 3           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 6           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 3           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                   ; Reason for Removal                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
; cmsdk_apb_subsystem:u_apb_subsystem|gpio:gen_apb_gpio_0.u_gpio_0|gpio_ctrl:x_gpio_ctrl|int_s1[0..7]                                             ; Stuck at GND due to stuck port clock                                                                                         ;
; cmsdk_apb_subsystem:u_apb_subsystem|gpio:gen_apb_gpio_0.u_gpio_0|gpio_ctrl:x_gpio_ctrl|int_pre_in[0..7]                                         ; Stuck at GND due to stuck port clock                                                                                         ;
; cmsdk_apb_subsystem:u_apb_subsystem|gpio:gen_apb_gpio_0.u_gpio_0|gpio_ctrl:x_gpio_ctrl|ed_int_d1[1..7]                                          ; Stuck at GND due to stuck port clock                                                                                         ;
; cmsdk_apb_subsystem:u_apb_subsystem|gpio:gen_apb_gpio_0.u_gpio_0|gpio_ctrl:x_gpio_ctrl|ed_int_d1[0]                                             ; Lost fanout                                                                                                                  ;
; cmsdk_apb_subsystem:u_apb_subsystem|gpio:gen_apb_gpio_0.u_gpio_0|gpio_ctrl:x_gpio_ctrl|gpio_intr_ed_pm[0..7]                                    ; Stuck at GND due to stuck port clock                                                                                         ;
; cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_ahb_to_apb:u_ahb_to_apb|rwdata_reg[20..31]                                                            ; Stuck at GND due to stuck port data_in                                                                                       ;
; BusMatrix3x3:u_BusMatrix3x3|InputStage:u_InputStage_2|reg_trans[0]                                                                              ; Stuck at GND due to stuck port data_in                                                                                       ;
; BusMatrix3x3:u_BusMatrix3x3|InputStage:u_InputStage_2|reg_addr[0,1,29..31]                                                                      ; Stuck at GND due to stuck port data_in                                                                                       ;
; BusMatrix3x3:u_BusMatrix3x3|InputStage:u_InputStage_2|reg_write                                                                                 ; Stuck at GND due to stuck port data_in                                                                                       ;
; BusMatrix3x3:u_BusMatrix3x3|InputStage:u_InputStage_2|reg_size[0]                                                                               ; Stuck at GND due to stuck port data_in                                                                                       ;
; BusMatrix3x3:u_BusMatrix3x3|InputStage:u_InputStage_2|reg_burst[0..2]                                                                           ; Stuck at GND due to stuck port data_in                                                                                       ;
; BusMatrix3x3:u_BusMatrix3x3|InputStage:u_InputStage_2|reg_mastlock                                                                              ; Stuck at GND due to stuck port data_in                                                                                       ;
; BusMatrix3x3:u_BusMatrix3x3|InputStage:u_InputStage_1|reg_addr[29..31]                                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; BusMatrix3x3:u_BusMatrix3x3|InputStage:u_InputStage_1|reg_burst[1,2]                                                                            ; Stuck at GND due to stuck port data_in                                                                                       ;
; BusMatrix3x3:u_BusMatrix3x3|InputStage:u_InputStage_1|reg_mastlock                                                                              ; Stuck at GND due to stuck port data_in                                                                                       ;
; BusMatrix3x3:u_BusMatrix3x3|InputStage:u_InputStage_0|reg_burst[1,2]                                                                            ; Stuck at GND due to stuck port data_in                                                                                       ;
; BusMatrix3x3:u_BusMatrix3x3|InputStage:u_InputStage_0|reg_mastlock                                                                              ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|K63t07                                                          ; Lost fanout                                                                                                                  ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ab3nz6                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bf3nz6                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yg3nz6                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vhfzz6                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nuqh07                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Lwqh07                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kyqh07                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|J0rh07                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|I2rh07                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H4rh07                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|G6rh07                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|F8rh07                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Earh07                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dcrh07                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cerh07                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bgrh07                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Airh07                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zjrh07                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ylrh07                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xnrh07                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wprh07                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vrrh07                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gxps07                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fzps07                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|E1qs07                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|D3qs07                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|C5qs07                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|B7qs07                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A9qs07                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zaqs07                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ycqs07                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xeqs07                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wgqs07                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Viqs07                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ukqs07                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Tmqs07                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Soqs07                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rqqs07                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qsqs07                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Puqs07                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Owqs07                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nyqs07                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|M0rs07                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L2rs07                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|K4rs07                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|I6rs07                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|G8rs07                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ears07                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ccrs07                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Aers07                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yfrs07                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Whrs07                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Q0ua17                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L2ua17                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H4ua17                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|D6ua17                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Z7ua17                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V9ua17                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rbua17                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ndua17                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jfua17                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fhua17                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bjua17                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xkua17                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Tmua17                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Poua17                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Lqua17                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hsua17                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Duua17                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zvua17                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vxua17                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rzua17                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|N1va17                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|J3va17                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|F5va17                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|B7va17                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|X8va17                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Tava17                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pcva17                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Leva17                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hgva17                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Diva17                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zjva17                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vlva17                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rnva17                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Npva17                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jrva17                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ftva17                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bvva17                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xwva17                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Tyva17                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|P0wa17                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|K2wa17                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|F4wa17                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A6wa17                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V7wa17                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Q9wa17                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Lbwa17                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gdwa17                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bfwa17                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; BusMatrix3x3:u_BusMatrix3x3|OutputStage:u_outputstage_2|slave_sel                                                                               ; Lost fanout                                                                                                                  ;
; BusMatrix3x3:u_BusMatrix3x3|OutputStage:u_outputstage_0|slave_sel                                                                               ; Lost fanout                                                                                                                  ;
; BusMatrix3x3:u_BusMatrix3x3|InputStage:u_InputStage_2|bound                                                                                     ; Lost fanout                                                                                                                  ;
; BusMatrix3x3:u_BusMatrix3x3|InputStage:u_InputStage_1|bound                                                                                     ; Stuck at GND due to stuck port data_in                                                                                       ;
; BusMatrix3x3:u_BusMatrix3x3|InputStage:u_InputStage_0|bound                                                                                     ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pc3t07                                                          ; Lost fanout                                                                                                                  ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pa3t07                                                          ; Lost fanout                                                                                                                  ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Q83t07                                                          ; Lost fanout                                                                                                                  ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Utioz6                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cngzz6                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|S84g07                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pkvnz6                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|J23t07                                                          ; Lost fanout                                                                                                                  ;
; BusMatrix3x3:u_BusMatrix3x3|InputStage:u_InputStage_2|burst_override                                                                            ; Stuck at GND due to stuck port data_in                                                                                       ;
; BusMatrix3x3:u_BusMatrix3x3|InputStage:u_InputStage_2|reg_trans[1]                                                                              ; Lost fanout                                                                                                                  ;
; cmsdk_apb_subsystem:u_apb_subsystem|gpio:gen_apb_gpio_0.u_gpio_0|gpio_apbif:x_gpio_apbif|int_gpio_swporta_ctl[0..6]                             ; Merged with cmsdk_apb_subsystem:u_apb_subsystem|gpio:gen_apb_gpio_0.u_gpio_0|gpio_apbif:x_gpio_apbif|int_gpio_swporta_ctl[7] ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Soanz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jfanz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xtanz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|C8anz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Z2anz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H4bnz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|J6bnz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Z0anz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L8bnz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pcbnz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qdbnz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rebnz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Z3anz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fbanz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Tpanz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|M9bnz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xkbnz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|I5bnz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Obbnz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Aobnz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Lhanz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Tgbnz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rnanz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kganz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|D9anz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|B7anz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Czanz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zz9nz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Byanz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|G3bnz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|K7bnz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Z1anz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A6anz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gcanz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Uqanz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zy9nz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cqbnz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Sfbnz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qmanz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|D0bnz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hdanz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Njanz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Mianz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ieanz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ylbnz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|E1bnz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zvanz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wsanz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wjbnz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zw9nz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zmbnz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dsbnz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Okanz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|F2bnz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Z4anz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bpbnz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nabnz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Eaanz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vranz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Drbnz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Uhbnz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Axanz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Planz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yuanz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vibnz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zx9nz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fwbnz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hzbnz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|J2cnz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L5cnz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|N8cnz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pbcnz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Recnz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Thcnz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vkcnz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xncnz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zqcnz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bucnz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dxcnz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|F0dnz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H3dnz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|J6dnz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L9dnz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ncdnz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pfdnz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ridnz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Tldnz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vodnz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xrdnz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zudnz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bydnz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|D1enz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|F4enz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H7enz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jaenz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ldenz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ngenz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pjenz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rmenz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Tpenz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vsenz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xvenz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zyenz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|B2fnz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|D5fnz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|F8fnz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hbfnz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jefnz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Lhfnz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nkfnz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pnfnz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rqfnz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ttfnz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vwfnz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xzfnz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Z2gnz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|B6gnz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|D9gnz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fcgnz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hfgnz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jignz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Llgnz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nognz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Prgnz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rugnz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Txgnz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V0hnz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|X3hnz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Z6hnz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bahnz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ek0oz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ki0oz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fwpoz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ntpoz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gttf07                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Q88107                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ldbu07                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zabu07                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dkbu07                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rhbu07                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vqbu07                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jobu07                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nxbu07                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bvbu07                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|F4cu07                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|T1cu07                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xacu07                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L8cu07                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Q0tm17                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Sxsm17                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Izvm17                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ksvm17                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ip3nz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hs2nz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Su2nz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hs2nz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Et2nz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Er2nz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ms3nz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Er2nz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ul3nz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Er2nz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Un3nz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Er2nz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Mkwa17                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kmwa17                           ;
; cmsdk_apb_subsystem:u_apb_subsystem|gpio:gen_apb_gpio_0.u_gpio_0|gpio_apbif:x_gpio_apbif|int_gpio_swporta_ctl[7]                                ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Av9nz6                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wfjnz6                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wvvnz6                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Q88107                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vfhg07                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rhhg07                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Njhg07                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jlhg07                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fnhg07                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bphg07                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xqhg07                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Tshg07                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Puhg07                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Mwhg07                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jyhg07                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|G0ig07                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|D2ig07                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A4ig07                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|X5ig07                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|U7ig07                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|R9ig07                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Obig07                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ldig07                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ifig07                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fhig07                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cjig07                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zkig07                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wmig07                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Toig07                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qqig07                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nsig07                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kuig07                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qz2t07                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Mi4t07                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ualu07                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|M6k917                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ern917                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fqwa17                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ksvm17                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ct9nz6                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; BusMatrix3x3:u_BusMatrix3x3|cmsdk_ahb_bm_decodeSI2:u_cmsdk_ahb_bm_decodesi2|data_out_port[0..2]                                                 ; Stuck at GND due to stuck port data_in                                                                                       ;
; BusMatrix3x3:u_BusMatrix3x3|cmsdk_ahb_bm_decodeSI2:u_cmsdk_ahb_bm_decodesi2|BusMatrix3x3_default_slave:u_BusMatrix3x3_default_slave|i_hreadyout ; Stuck at VCC due to stuck port data_in                                                                                       ;
; BusMatrix3x3:u_BusMatrix3x3|cmsdk_ahb_bm_decodeSI1:u_cmsdk_ahb_bm_decodesi1|data_out_port[0..2]                                                 ; Stuck at GND due to stuck port data_in                                                                                       ;
; BusMatrix3x3:u_BusMatrix3x3|cmsdk_ahb_bm_decodeSI1:u_cmsdk_ahb_bm_decodesi1|BusMatrix3x3_default_slave:u_BusMatrix3x3_default_slave|i_hreadyout ; Stuck at VCC due to stuck port data_in                                                                                       ;
; BusMatrix3x3:u_BusMatrix3x3|OutputStage:u_outputstage_2|hsel_lock                                                                               ; Stuck at GND due to stuck port data_in                                                                                       ;
; BusMatrix3x3:u_BusMatrix3x3|OutputStage:u_outputstage_1|hsel_lock                                                                               ; Stuck at GND due to stuck port data_in                                                                                       ;
; BusMatrix3x3:u_BusMatrix3x3|OutputStage:u_outputstage_0|hsel_lock                                                                               ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qdjnz6                                                          ; Lost fanout                                                                                                                  ;
; BusMatrix3x3:u_BusMatrix3x3|InputStage:u_InputStage_0|reg_addr[16..29]                                                                          ; Lost fanout                                                                                                                  ;
; BusMatrix3x3:u_BusMatrix3x3|InputStage:u_InputStage_1|reg_addr[16..28]                                                                          ; Lost fanout                                                                                                                  ;
; BusMatrix3x3:u_BusMatrix3x3|InputStage:u_InputStage_2|reg_addr[16..28]                                                                          ; Lost fanout                                                                                                                  ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|E5zf07                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xyyf07                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Tvyf07                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|I8zf07                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qclu07                                                          ; Stuck at GND due to stuck port data_in                                                                                       ;
; AHB2MEM:u_rom|hwdata_mask[1..7]                                                                                                                 ; Merged with AHB2MEM:u_rom|hwdata_mask[0]                                                                                     ;
; AHB2MEM:u_rom|hwdata_mask[9..15]                                                                                                                ; Merged with AHB2MEM:u_rom|hwdata_mask[8]                                                                                     ;
; AHB2MEM:u_rom|hwdata_mask[17..23]                                                                                                               ; Merged with AHB2MEM:u_rom|hwdata_mask[16]                                                                                    ;
; AHB2MEM:u_rom|hwdata_mask[25..31]                                                                                                               ; Merged with AHB2MEM:u_rom|hwdata_mask[24]                                                                                    ;
; AHB2MEM:u_sram|hwdata_mask[1..7]                                                                                                                ; Merged with AHB2MEM:u_sram|hwdata_mask[0]                                                                                    ;
; AHB2MEM:u_sram|hwdata_mask[9..15]                                                                                                               ; Merged with AHB2MEM:u_sram|hwdata_mask[8]                                                                                    ;
; AHB2MEM:u_sram|hwdata_mask[17..23]                                                                                                              ; Merged with AHB2MEM:u_sram|hwdata_mask[16]                                                                                   ;
; AHB2MEM:u_sram|hwdata_mask[25..31]                                                                                                              ; Merged with AHB2MEM:u_sram|hwdata_mask[24]                                                                                   ;
; BusMatrix3x3:u_BusMatrix3x3|OutputStage:u_outputstage_2|cmsdk_ahb_bm_output_arb:u_output_arb|i_addr_in_port[1]                                  ; Merged with BusMatrix3x3:u_BusMatrix3x3|OutputStage:u_outputstage_2|cmsdk_ahb_bm_output_arb:u_output_arb|i_addr_in_port[0]   ;
; BusMatrix3x3:u_BusMatrix3x3|OutputStage:u_outputstage_1|cmsdk_ahb_bm_output_arb:u_output_arb|i_addr_in_port[0]                                  ; Merged with BusMatrix3x3:u_BusMatrix3x3|OutputStage:u_outputstage_1|cmsdk_ahb_bm_output_arb:u_output_arb|i_addr_in_port[1]   ;
; BusMatrix3x3:u_BusMatrix3x3|OutputStage:u_outputstage_2|data_in_port[0]                                                                         ; Merged with BusMatrix3x3:u_BusMatrix3x3|OutputStage:u_outputstage_2|data_in_port[1]                                          ;
; BusMatrix3x3:u_BusMatrix3x3|OutputStage:u_outputstage_1|data_in_port[1]                                                                         ; Merged with BusMatrix3x3:u_BusMatrix3x3|OutputStage:u_outputstage_1|data_in_port[0]                                          ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hs2nz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Go2nz6                           ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pn2nz6                                                          ; Merged with CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Er2nz6                           ;
; BusMatrix3x3:u_BusMatrix3x3|OutputStage:u_outputstage_2|cmsdk_ahb_bm_output_arb:u_output_arb|i_addr_in_port[0]                                  ; Stuck at GND due to stuck port data_in                                                                                       ;
; BusMatrix3x3:u_BusMatrix3x3|OutputStage:u_outputstage_1|cmsdk_ahb_bm_output_arb:u_output_arb|i_addr_in_port[1]                                  ; Stuck at GND due to stuck port data_in                                                                                       ;
; BusMatrix3x3:u_BusMatrix3x3|OutputStage:u_outputstage_2|data_in_port[1]                                                                         ; Stuck at GND due to stuck port data_in                                                                                       ;
; BusMatrix3x3:u_BusMatrix3x3|OutputStage:u_outputstage_1|data_in_port[0]                                                                         ; Stuck at GND due to stuck port data_in                                                                                       ;
; BusMatrix3x3:u_BusMatrix3x3|OutputStage:u_outputstage_1|cmsdk_ahb_bm_output_arb:u_output_arb|reg_burst_remain[0..3]                             ; Lost fanout                                                                                                                  ;
; BusMatrix3x3:u_BusMatrix3x3|OutputStage:u_outputstage_1|cmsdk_ahb_bm_output_arb:u_output_arb|reg_early_incr_count[0,1]                          ; Lost fanout                                                                                                                  ;
; BusMatrix3x3:u_BusMatrix3x3|OutputStage:u_outputstage_1|cmsdk_ahb_bm_output_arb:u_output_arb|reg_burst_hold                                     ; Lost fanout                                                                                                                  ;
; BusMatrix3x3:u_BusMatrix3x3|OutputStage:u_outputstage_2|cmsdk_ahb_bm_output_arb:u_output_arb|reg_burst_remain[0..3]                             ; Lost fanout                                                                                                                  ;
; BusMatrix3x3:u_BusMatrix3x3|OutputStage:u_outputstage_2|cmsdk_ahb_bm_output_arb:u_output_arb|reg_early_incr_count[0,1]                          ; Lost fanout                                                                                                                  ;
; BusMatrix3x3:u_BusMatrix3x3|OutputStage:u_outputstage_2|cmsdk_ahb_bm_output_arb:u_output_arb|reg_burst_hold                                     ; Lost fanout                                                                                                                  ;
; Total Number of Removed Registers = 516                                                                                                         ;                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                    ; Reason for Removal        ; Registers Removed due to This Register                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; BusMatrix3x3:u_BusMatrix3x3|InputStage:u_InputStage_2|reg_burst[2]                                               ; Stuck at GND              ; BusMatrix3x3:u_BusMatrix3x3|OutputStage:u_outputstage_2|cmsdk_ahb_bm_output_arb:u_output_arb|i_addr_in_port[0],                                 ;
;                                                                                                                  ; due to stuck port data_in ; BusMatrix3x3:u_BusMatrix3x3|OutputStage:u_outputstage_1|cmsdk_ahb_bm_output_arb:u_output_arb|i_addr_in_port[1],                                 ;
;                                                                                                                  ;                           ; BusMatrix3x3:u_BusMatrix3x3|OutputStage:u_outputstage_2|data_in_port[1],                                                                        ;
;                                                                                                                  ;                           ; BusMatrix3x3:u_BusMatrix3x3|OutputStage:u_outputstage_1|data_in_port[0],                                                                        ;
;                                                                                                                  ;                           ; BusMatrix3x3:u_BusMatrix3x3|OutputStage:u_outputstage_1|cmsdk_ahb_bm_output_arb:u_output_arb|reg_burst_remain[3],                               ;
;                                                                                                                  ;                           ; BusMatrix3x3:u_BusMatrix3x3|OutputStage:u_outputstage_1|cmsdk_ahb_bm_output_arb:u_output_arb|reg_burst_remain[2],                               ;
;                                                                                                                  ;                           ; BusMatrix3x3:u_BusMatrix3x3|OutputStage:u_outputstage_1|cmsdk_ahb_bm_output_arb:u_output_arb|reg_burst_remain[1],                               ;
;                                                                                                                  ;                           ; BusMatrix3x3:u_BusMatrix3x3|OutputStage:u_outputstage_1|cmsdk_ahb_bm_output_arb:u_output_arb|reg_burst_remain[0],                               ;
;                                                                                                                  ;                           ; BusMatrix3x3:u_BusMatrix3x3|OutputStage:u_outputstage_1|cmsdk_ahb_bm_output_arb:u_output_arb|reg_early_incr_count[1],                           ;
;                                                                                                                  ;                           ; BusMatrix3x3:u_BusMatrix3x3|OutputStage:u_outputstage_1|cmsdk_ahb_bm_output_arb:u_output_arb|reg_early_incr_count[0],                           ;
;                                                                                                                  ;                           ; BusMatrix3x3:u_BusMatrix3x3|OutputStage:u_outputstage_1|cmsdk_ahb_bm_output_arb:u_output_arb|reg_burst_hold,                                    ;
;                                                                                                                  ;                           ; BusMatrix3x3:u_BusMatrix3x3|OutputStage:u_outputstage_2|cmsdk_ahb_bm_output_arb:u_output_arb|reg_burst_remain[0],                               ;
;                                                                                                                  ;                           ; BusMatrix3x3:u_BusMatrix3x3|OutputStage:u_outputstage_2|cmsdk_ahb_bm_output_arb:u_output_arb|reg_early_incr_count[1],                           ;
;                                                                                                                  ;                           ; BusMatrix3x3:u_BusMatrix3x3|OutputStage:u_outputstage_2|cmsdk_ahb_bm_output_arb:u_output_arb|reg_burst_hold                                     ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Utioz6                           ; Stuck at GND              ; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etbnz6,                                                         ;
;                                                                                                                  ; due to stuck port data_in ; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xqhg07,                                                         ;
;                                                                                                                  ;                           ; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Tshg07,                                                         ;
;                                                                                                                  ;                           ; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Mwhg07,                                                         ;
;                                                                                                                  ;                           ; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Obig07,                                                         ;
;                                                                                                                  ;                           ; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fhig07,                                                         ;
;                                                                                                                  ;                           ; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zkig07,                                                         ;
;                                                                                                                  ;                           ; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Toig07,                                                         ;
;                                                                                                                  ;                           ; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Mi4t07                                                          ;
; BusMatrix3x3:u_BusMatrix3x3|InputStage:u_InputStage_2|reg_addr[31]                                               ; Stuck at GND              ; BusMatrix3x3:u_BusMatrix3x3|InputStage:u_InputStage_2|burst_override,                                                                           ;
;                                                                                                                  ; due to stuck port data_in ; BusMatrix3x3:u_BusMatrix3x3|cmsdk_ahb_bm_decodeSI2:u_cmsdk_ahb_bm_decodesi2|data_out_port[2],                                                   ;
;                                                                                                                  ;                           ; BusMatrix3x3:u_BusMatrix3x3|cmsdk_ahb_bm_decodeSI2:u_cmsdk_ahb_bm_decodesi2|data_out_port[1],                                                   ;
;                                                                                                                  ;                           ; BusMatrix3x3:u_BusMatrix3x3|cmsdk_ahb_bm_decodeSI2:u_cmsdk_ahb_bm_decodesi2|data_out_port[0],                                                   ;
;                                                                                                                  ;                           ; BusMatrix3x3:u_BusMatrix3x3|cmsdk_ahb_bm_decodeSI2:u_cmsdk_ahb_bm_decodesi2|BusMatrix3x3_default_slave:u_BusMatrix3x3_default_slave|i_hreadyout ;
; BusMatrix3x3:u_BusMatrix3x3|InputStage:u_InputStage_1|reg_addr[31]                                               ; Stuck at GND              ; BusMatrix3x3:u_BusMatrix3x3|cmsdk_ahb_bm_decodeSI1:u_cmsdk_ahb_bm_decodesi1|data_out_port[2],                                                   ;
;                                                                                                                  ; due to stuck port data_in ; BusMatrix3x3:u_BusMatrix3x3|cmsdk_ahb_bm_decodeSI1:u_cmsdk_ahb_bm_decodesi1|data_out_port[1],                                                   ;
;                                                                                                                  ;                           ; BusMatrix3x3:u_BusMatrix3x3|cmsdk_ahb_bm_decodeSI1:u_cmsdk_ahb_bm_decodesi1|data_out_port[0],                                                   ;
;                                                                                                                  ;                           ; BusMatrix3x3:u_BusMatrix3x3|cmsdk_ahb_bm_decodeSI1:u_cmsdk_ahb_bm_decodesi1|BusMatrix3x3_default_slave:u_BusMatrix3x3_default_slave|i_hreadyout ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|S84g07                           ; Stuck at GND              ; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pkvnz6,                                                         ;
;                                                                                                                  ; due to stuck port data_in ; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ct9nz6,                                                         ;
;                                                                                                                  ;                           ; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|I8zf07,                                                         ;
;                                                                                                                  ;                           ; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qclu07                                                          ;
; cmsdk_apb_subsystem:u_apb_subsystem|gpio:gen_apb_gpio_0.u_gpio_0|gpio_ctrl:x_gpio_ctrl|int_s1[0]                 ; Stuck at GND              ; cmsdk_apb_subsystem:u_apb_subsystem|gpio:gen_apb_gpio_0.u_gpio_0|gpio_ctrl:x_gpio_ctrl|int_pre_in[0],                                           ;
;                                                                                                                  ; due to stuck port clock   ; cmsdk_apb_subsystem:u_apb_subsystem|gpio:gen_apb_gpio_0.u_gpio_0|gpio_ctrl:x_gpio_ctrl|ed_int_d1[0],                                            ;
;                                                                                                                  ;                           ; cmsdk_apb_subsystem:u_apb_subsystem|gpio:gen_apb_gpio_0.u_gpio_0|gpio_ctrl:x_gpio_ctrl|gpio_intr_ed_pm[0]                                       ;
; BusMatrix3x3:u_BusMatrix3x3|InputStage:u_InputStage_2|reg_mastlock                                               ; Stuck at GND              ; BusMatrix3x3:u_BusMatrix3x3|OutputStage:u_outputstage_2|hsel_lock,                                                                              ;
;                                                                                                                  ; due to stuck port data_in ; BusMatrix3x3:u_BusMatrix3x3|OutputStage:u_outputstage_1|hsel_lock,                                                                              ;
;                                                                                                                  ;                           ; BusMatrix3x3:u_BusMatrix3x3|OutputStage:u_outputstage_0|hsel_lock                                                                               ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yg3nz6                           ; Stuck at GND              ; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Av9nz6,                                                         ;
;                                                                                                                  ; due to stuck port data_in ; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zv9nz6,                                                         ;
;                                                                                                                  ;                           ; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qz2t07                                                          ;
; BusMatrix3x3:u_BusMatrix3x3|OutputStage:u_outputstage_2|cmsdk_ahb_bm_output_arb:u_output_arb|reg_burst_remain[3] ; Lost Fanouts              ; BusMatrix3x3:u_BusMatrix3x3|OutputStage:u_outputstage_2|cmsdk_ahb_bm_output_arb:u_output_arb|reg_burst_remain[2],                               ;
;                                                                                                                  ;                           ; BusMatrix3x3:u_BusMatrix3x3|OutputStage:u_outputstage_2|cmsdk_ahb_bm_output_arb:u_output_arb|reg_burst_remain[1],                               ;
;                                                                                                                  ;                           ; BusMatrix3x3:u_BusMatrix3x3|OutputStage:u_outputstage_2|cmsdk_ahb_bm_output_arb:u_output_arb|reg_early_incr_count[0]                            ;
; cmsdk_apb_subsystem:u_apb_subsystem|gpio:gen_apb_gpio_0.u_gpio_0|gpio_ctrl:x_gpio_ctrl|int_s1[7]                 ; Stuck at GND              ; cmsdk_apb_subsystem:u_apb_subsystem|gpio:gen_apb_gpio_0.u_gpio_0|gpio_ctrl:x_gpio_ctrl|int_pre_in[7],                                           ;
;                                                                                                                  ; due to stuck port clock   ; cmsdk_apb_subsystem:u_apb_subsystem|gpio:gen_apb_gpio_0.u_gpio_0|gpio_ctrl:x_gpio_ctrl|gpio_intr_ed_pm[7]                                       ;
; cmsdk_apb_subsystem:u_apb_subsystem|gpio:gen_apb_gpio_0.u_gpio_0|gpio_ctrl:x_gpio_ctrl|int_s1[6]                 ; Stuck at GND              ; cmsdk_apb_subsystem:u_apb_subsystem|gpio:gen_apb_gpio_0.u_gpio_0|gpio_ctrl:x_gpio_ctrl|int_pre_in[6],                                           ;
;                                                                                                                  ; due to stuck port clock   ; cmsdk_apb_subsystem:u_apb_subsystem|gpio:gen_apb_gpio_0.u_gpio_0|gpio_ctrl:x_gpio_ctrl|gpio_intr_ed_pm[6]                                       ;
; cmsdk_apb_subsystem:u_apb_subsystem|gpio:gen_apb_gpio_0.u_gpio_0|gpio_ctrl:x_gpio_ctrl|int_s1[5]                 ; Stuck at GND              ; cmsdk_apb_subsystem:u_apb_subsystem|gpio:gen_apb_gpio_0.u_gpio_0|gpio_ctrl:x_gpio_ctrl|int_pre_in[5],                                           ;
;                                                                                                                  ; due to stuck port clock   ; cmsdk_apb_subsystem:u_apb_subsystem|gpio:gen_apb_gpio_0.u_gpio_0|gpio_ctrl:x_gpio_ctrl|gpio_intr_ed_pm[5]                                       ;
; cmsdk_apb_subsystem:u_apb_subsystem|gpio:gen_apb_gpio_0.u_gpio_0|gpio_ctrl:x_gpio_ctrl|int_s1[4]                 ; Stuck at GND              ; cmsdk_apb_subsystem:u_apb_subsystem|gpio:gen_apb_gpio_0.u_gpio_0|gpio_ctrl:x_gpio_ctrl|int_pre_in[4],                                           ;
;                                                                                                                  ; due to stuck port clock   ; cmsdk_apb_subsystem:u_apb_subsystem|gpio:gen_apb_gpio_0.u_gpio_0|gpio_ctrl:x_gpio_ctrl|gpio_intr_ed_pm[4]                                       ;
; cmsdk_apb_subsystem:u_apb_subsystem|gpio:gen_apb_gpio_0.u_gpio_0|gpio_ctrl:x_gpio_ctrl|int_s1[3]                 ; Stuck at GND              ; cmsdk_apb_subsystem:u_apb_subsystem|gpio:gen_apb_gpio_0.u_gpio_0|gpio_ctrl:x_gpio_ctrl|int_pre_in[3],                                           ;
;                                                                                                                  ; due to stuck port clock   ; cmsdk_apb_subsystem:u_apb_subsystem|gpio:gen_apb_gpio_0.u_gpio_0|gpio_ctrl:x_gpio_ctrl|gpio_intr_ed_pm[3]                                       ;
; cmsdk_apb_subsystem:u_apb_subsystem|gpio:gen_apb_gpio_0.u_gpio_0|gpio_ctrl:x_gpio_ctrl|int_s1[2]                 ; Stuck at GND              ; cmsdk_apb_subsystem:u_apb_subsystem|gpio:gen_apb_gpio_0.u_gpio_0|gpio_ctrl:x_gpio_ctrl|int_pre_in[2],                                           ;
;                                                                                                                  ; due to stuck port clock   ; cmsdk_apb_subsystem:u_apb_subsystem|gpio:gen_apb_gpio_0.u_gpio_0|gpio_ctrl:x_gpio_ctrl|gpio_intr_ed_pm[2]                                       ;
; cmsdk_apb_subsystem:u_apb_subsystem|gpio:gen_apb_gpio_0.u_gpio_0|gpio_ctrl:x_gpio_ctrl|int_s1[1]                 ; Stuck at GND              ; cmsdk_apb_subsystem:u_apb_subsystem|gpio:gen_apb_gpio_0.u_gpio_0|gpio_ctrl:x_gpio_ctrl|int_pre_in[1],                                           ;
;                                                                                                                  ; due to stuck port clock   ; cmsdk_apb_subsystem:u_apb_subsystem|gpio:gen_apb_gpio_0.u_gpio_0|gpio_ctrl:x_gpio_ctrl|gpio_intr_ed_pm[1]                                       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ab3nz6                           ; Stuck at GND              ; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wfjnz6,                                                         ;
;                                                                                                                  ; due to stuck port data_in ; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qdjnz6                                                          ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pc3t07                           ; Lost Fanouts              ; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pa3t07,                                                         ;
;                                                                                                                  ;                           ; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Q83t07                                                          ;
; BusMatrix3x3:u_BusMatrix3x3|InputStage:u_InputStage_2|reg_trans[0]                                               ; Stuck at GND              ; BusMatrix3x3:u_BusMatrix3x3|InputStage:u_InputStage_2|reg_trans[1]                                                                              ;
;                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                 ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L2ua17                           ; Stuck at GND              ; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fqwa17                                                          ;
;                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 5760  ;
; Number of registers using Synchronous Clear  ; 15    ;
; Number of registers using Synchronous Load   ; 230   ;
; Number of registers using Asynchronous Clear ; 3566  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 3855  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                               ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_0.u_apb_uart_0|reg_txd                                                          ; 1       ;
; cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_1.u_apb_uart_1|reg_txd                                                          ; 1       ;
; cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_2.u_apb_uart_2|reg_txd                                                          ; 1       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ui8oz6                                                          ; 13      ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cmss07                                                          ; 17      ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|E3us07                                                          ; 5       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|C9us07                                                          ; 2       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|J0w917                                                          ; 6       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Foboz6                                                          ; 23      ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jhuzz6                                                          ; 2       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ptmoz6                                                          ; 3       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fozf07                                                          ; 3       ;
; BusMatrix3x3:u_BusMatrix3x3|cmsdk_ahb_bm_decodeSI0:u_cmsdk_ahb_bm_decodesi0|BusMatrix3x3_default_slave:u_BusMatrix3x3_default_slave|i_hreadyout ; 2       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hasnz6                                                          ; 6       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vbd917                                                          ; 2       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yefzz6                                                          ; 3       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|U2ph07                                                          ; 9       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Eg1oz6                                                          ; 5       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ry5107                                                          ; 3       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|I06107                                                          ; 3       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Z16107                                                          ; 3       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|P36107                                                          ; 10      ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L86107                                                          ; 14      ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Lous07                                                          ; 18      ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Is5107                                                          ; 16      ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V66107                                                          ; 14      ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|F56107                                                          ; 13      ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yt5107                                                          ; 10      ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Sc4t07                                                          ; 55      ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ongg07                                                          ; 5       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|T0xg07                                                          ; 7       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|P5oh07                                                          ; 29      ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jrnh07                                                          ; 2       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Tggg07                                                          ; 2       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dnznz6                                                          ; 3       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|G08m17                                                          ; 3       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gk8m17                                                          ; 3       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yw8m17                                                          ; 3       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|R99m17                                                          ; 4       ;
; BusMatrix3x3:u_BusMatrix3x3|OutputStage:u_outputstage_1|cmsdk_ahb_bm_output_arb:u_output_arb|i_no_port                                          ; 5       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xrt917                                                          ; 5       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|R7v917                                                          ; 11      ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Iavzz6                                                          ; 2       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|S8vzz6                                                          ; 2       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bqus07                                                          ; 5       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gu9oz6                                                          ; 7       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Uctnz6                                                          ; 14      ;
; BusMatrix3x3:u_BusMatrix3x3|OutputStage:u_outputstage_0|cmsdk_ahb_bm_output_arb:u_output_arb|i_no_port                                          ; 31      ;
; BusMatrix3x3:u_BusMatrix3x3|OutputStage:u_outputstage_2|cmsdk_ahb_bm_output_arb:u_output_arb|i_no_port                                          ; 21      ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pzknz6                                                          ; 12      ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|W2noz6                                                          ; 1       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|D2jzz6                                                          ; 2       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ketzz6                                                          ; 2       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|N9nnz6                                                          ; 2       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hoynz6                                                          ; 3       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ozwa17                                                          ; 3       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gyynz6                                                          ; 49      ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yo5107                                                          ; 1       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cp8m17                                                          ; 12      ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wqx917                                                          ; 2       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kboh07                                                          ; 3       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Idoh07                                                          ; 3       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gfoh07                                                          ; 3       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ehoh07                                                          ; 3       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Uqoh07                                                          ; 3       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cjoh07                                                          ; 3       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Aloh07                                                          ; 3       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ymoh07                                                          ; 3       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wooh07                                                          ; 3       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ubroz6                                                          ; 1       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dhqh07                                                          ; 1       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ba6107                                                          ; 1       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bx5107                                                          ; 1       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Mdx917                                                          ; 4       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Efx917                                                          ; 4       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dhx917                                                          ; 5       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cjx917                                                          ; 4       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Blx917                                                          ; 5       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yiynz6                                                          ; 3       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Anx917                                                          ; 3       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ogroz6                                                          ; 3       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rk1g07                                                          ; 1       ;
; cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_2.u_apb_uart_2|rxd_lpf[1]                                                       ; 2       ;
; cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_2.u_apb_uart_2|rxd_lpf[0]                                                       ; 2       ;
; cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_2.u_apb_uart_2|rxd_lpf[2]                                                       ; 1       ;
; cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_1.u_apb_uart_1|rxd_lpf[1]                                                       ; 2       ;
; cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_1.u_apb_uart_1|rxd_lpf[0]                                                       ; 2       ;
; cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_1.u_apb_uart_1|rxd_lpf[2]                                                       ; 1       ;
; cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_0.u_apb_uart_0|rxd_lpf[1]                                                       ; 2       ;
; cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_0.u_apb_uart_0|rxd_lpf[0]                                                       ; 2       ;
; cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_0.u_apb_uart_0|rxd_lpf[2]                                                       ; 1       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Aqta17                                                          ; 2       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ky6g07                                                          ; 1       ;
; cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_2.u_apb_uart_2|rxd_sync_2                                                       ; 1       ;
; cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_1.u_apb_uart_1|rxd_sync_2                                                       ; 1       ;
; cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_0.u_apb_uart_0|rxd_sync_2                                                       ; 1       ;
; cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_2.u_apb_uart_2|rxd_sync_1                                                       ; 1       ;
; cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_1.u_apb_uart_1|rxd_sync_1                                                       ; 1       ;
; cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_0.u_apb_uart_0|rxd_sync_1                                                       ; 1       ;
; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O4x917                                                          ; 2       ;
; Total number of inverted registers = 100                                                                                                        ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                      ;
+------------------------------+-----------------------------+------+
; Register Name                ; Megafunction                ; Type ;
+------------------------------+-----------------------------+------+
; AHB2MEM:u_rom|HRDATA[0..31]  ; AHB2MEM:u_rom|memory_rtl_0  ; RAM  ;
; AHB2MEM:u_sram|HRDATA[0..31] ; AHB2MEM:u_sram|memory_rtl_0 ; RAM  ;
+------------------------------+-----------------------------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE10ARM|BusMatrix3x3:u_BusMatrix3x3|OutputStage:u_outputstage_1|cmsdk_ahb_bm_output_arb:u_output_arb|reg_early_incr_count[1] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE10ARM|BusMatrix3x3:u_BusMatrix3x3|OutputStage:u_outputstage_0|cmsdk_ahb_bm_output_arb:u_output_arb|reg_early_incr_count[0] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE10ARM|BusMatrix3x3:u_BusMatrix3x3|OutputStage:u_outputstage_2|cmsdk_ahb_bm_output_arb:u_output_arb|reg_early_incr_count[1] ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |DE10ARM|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_ahb_to_apb:u_ahb_to_apb|addr_reg[10]                                       ;
; 9:1                ; 3 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |DE10ARM|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_0.u_apb_uart_0|read_mux_byte0_reg[7]                 ;
; 9:1                ; 9 bits    ; 54 LEs        ; 27 LEs               ; 27 LEs                 ; Yes        ; |DE10ARM|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_0.u_apb_uart_0|read_mux_byte0_reg[6]                 ;
; 9:1                ; 12 bits   ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; Yes        ; |DE10ARM|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_2.u_apb_uart_2|read_mux_byte0_reg[3]                 ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE10ARM|BusMatrix3x3:u_BusMatrix3x3|OutputStage:u_outputstage_1|cmsdk_ahb_bm_output_arb:u_output_arb|reg_burst_remain[2]     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE10ARM|BusMatrix3x3:u_BusMatrix3x3|OutputStage:u_outputstage_0|cmsdk_ahb_bm_output_arb:u_output_arb|reg_burst_remain[3]     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE10ARM|BusMatrix3x3:u_BusMatrix3x3|OutputStage:u_outputstage_2|cmsdk_ahb_bm_output_arb:u_output_arb|reg_burst_remain[2]     ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE10ARM|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_0.u_apb_uart_0|rx_state[1]                           ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE10ARM|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_1.u_apb_uart_1|rx_state[1]                           ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE10ARM|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_2.u_apb_uart_2|rx_state[3]                           ;
; 3:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |DE10ARM|BusMatrix3x3:u_BusMatrix3x3|OutputStage:u_outputstage_1|Mux106                                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bc9nv6                               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Mu7nv6                               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xc6nv6                               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Uu4nv6                               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gsdnv6                               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kacnv6                               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vsanv6                               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H9fnv6                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |DE10ARM|BusMatrix3x3:u_BusMatrix3x3|cmsdk_ahb_bm_decodeSI0:u_cmsdk_ahb_bm_decodesi0|addr_out_port.100                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dpo8v6                               ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |DE10ARM|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_0.u_apb_uart_0|PRDATA[13]                            ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |DE10ARM|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_1.u_apb_uart_1|PRDATA[18]                            ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |DE10ARM|cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_2.u_apb_uart_2|PRDATA[18]                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jms8v6                               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cnfhw6                               ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|ShiftLeft3                           ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; No         ; |DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|ShiftLeft3                           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|ShiftLeft2                           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |DE10ARM|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|ShiftLeft2                           ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |DE10ARM|BusMatrix3x3:u_BusMatrix3x3|cmsdk_ahb_bm_decodeSI0:u_cmsdk_ahb_bm_decodesi0|Mux14                                    ;
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |DE10ARM|BusMatrix3x3:u_BusMatrix3x3|cmsdk_ahb_bm_decodeSI0:u_cmsdk_ahb_bm_decodesi0|Mux32                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE10ARM|BusMatrix3x3:u_BusMatrix3x3|OutputStage:u_outputstage_1|i_hburstm[0]                                                 ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |DE10ARM|BusMatrix3x3:u_BusMatrix3x3|OutputStage:u_outputstage_0|i_htransm[0]                                                 ;
; 4:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; No         ; |DE10ARM|BusMatrix3x3:u_BusMatrix3x3|OutputStage:u_outputstage_0|HADDRM[11]                                                   ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |DE10ARM|BusMatrix3x3:u_BusMatrix3x3|OutputStage:u_outputstage_2|i_htransm[0]                                                 ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |DE10ARM|BusMatrix3x3:u_BusMatrix3x3|OutputStage:u_outputstage_2|HADDRM[10]                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE10ARM|AHB2MEM:u_rom|Mux7                                                                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE10ARM|AHB2MEM:u_rom|Mux31                                                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE10ARM|AHB2MEM:u_sram|Mux15                                                                                                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE10ARM|AHB2MEM:u_sram|Mux31                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for AHB2MEM:u_rom|altsyncram:memory_rtl_0|altsyncram_6kg1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------+
; Assignment                      ; Value              ; From ; To                            ;
+---------------------------------+--------------------+------+-------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                             ;
+---------------------------------+--------------------+------+-------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for AHB2MEM:u_sram|altsyncram:memory_rtl_0|altsyncram_6kg1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AHB2MEM:u_rom ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; MEMWIDTH       ; 16    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AHB2MEM:u_sram ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; MEMWIDTH       ; 16    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cmsdk_apb_subsystem:u_apb_subsystem ;
+--------------------------+-------+-----------------------------------------------+
; Parameter Name           ; Value ; Type                                          ;
+--------------------------+-------+-----------------------------------------------+
; APB_EXT_PORT12_ENABLE    ; 0     ; Signed Integer                                ;
; APB_EXT_PORT13_ENABLE    ; 0     ; Signed Integer                                ;
; APB_EXT_PORT14_ENABLE    ; 0     ; Signed Integer                                ;
; APB_EXT_PORT15_ENABLE    ; 0     ; Signed Integer                                ;
; INCLUDE_IRQ_SYNCHRONIZER ; 0     ; Signed Integer                                ;
; INCLUDE_APB_TEST_SLAVE   ; 0     ; Signed Integer                                ;
; INCLUDE_APB_GPIO0        ; 1     ; Signed Integer                                ;
; INCLUDE_APB_TIMER1       ; 0     ; Signed Integer                                ;
; INCLUDE_APB_DUALTIMER0   ; 0     ; Signed Integer                                ;
; INCLUDE_APB_UART0        ; 1     ; Signed Integer                                ;
; INCLUDE_APB_UART1        ; 1     ; Signed Integer                                ;
; INCLUDE_APB_UART2        ; 1     ; Signed Integer                                ;
; INCLUDE_APB_WATCHDOG     ; 0     ; Signed Integer                                ;
; BE                       ; 0     ; Signed Integer                                ;
+--------------------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_ahb_to_apb:u_ahb_to_apb ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; ADDRWIDTH      ; 16    ; Signed Integer                                                                        ;
; REGISTER_RDATA ; 1     ; Signed Integer                                                                        ;
; REGISTER_WDATA ; 0     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_slave_mux:u_apb_slave_mux ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; PORT0_ENABLE   ; 1     ; Signed Integer                                                                              ;
; PORT1_ENABLE   ; 0     ; Signed Integer                                                                              ;
; PORT2_ENABLE   ; 0     ; Signed Integer                                                                              ;
; PORT3_ENABLE   ; 0     ; Signed Integer                                                                              ;
; PORT4_ENABLE   ; 1     ; Signed Integer                                                                              ;
; PORT5_ENABLE   ; 1     ; Signed Integer                                                                              ;
; PORT6_ENABLE   ; 1     ; Signed Integer                                                                              ;
; PORT7_ENABLE   ; 0     ; Signed Integer                                                                              ;
; PORT8_ENABLE   ; 0     ; Signed Integer                                                                              ;
; PORT9_ENABLE   ; 0     ; Signed Integer                                                                              ;
; PORT10_ENABLE  ; 0     ; Signed Integer                                                                              ;
; PORT11_ENABLE  ; 0     ; Signed Integer                                                                              ;
; PORT12_ENABLE  ; 0     ; Signed Integer                                                                              ;
; PORT13_ENABLE  ; 0     ; Signed Integer                                                                              ;
; PORT14_ENABLE  ; 0     ; Signed Integer                                                                              ;
; PORT15_ENABLE  ; 0     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: AHB2MEM:u_rom|altsyncram:memory_rtl_0 ;
+------------------------------------+----------------------+----------------------------+
; Parameter Name                     ; Value                ; Type                       ;
+------------------------------------+----------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                    ;
; WIDTH_A                            ; 32                   ; Untyped                    ;
; WIDTHAD_A                          ; 14                   ; Untyped                    ;
; NUMWORDS_A                         ; 16384                ; Untyped                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WIDTH_B                            ; 32                   ; Untyped                    ;
; WIDTHAD_B                          ; 14                   ; Untyped                    ;
; NUMWORDS_B                         ; 16384                ; Untyped                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                    ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_6kg1      ; Untyped                    ;
+------------------------------------+----------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: AHB2MEM:u_sram|altsyncram:memory_rtl_0 ;
+------------------------------------+----------------------+-----------------------------+
; Parameter Name                     ; Value                ; Type                        ;
+------------------------------------+----------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                     ;
; WIDTH_A                            ; 32                   ; Untyped                     ;
; WIDTHAD_A                          ; 14                   ; Untyped                     ;
; NUMWORDS_A                         ; 16384                ; Untyped                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WIDTH_B                            ; 32                   ; Untyped                     ;
; WIDTHAD_B                          ; 14                   ; Untyped                     ;
; NUMWORDS_B                         ; 16384                ; Untyped                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                     ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_6kg1      ; Untyped                     ;
+------------------------------------+----------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|lpm_mult:Mult0 ;
+------------------------------------------------+----------+-------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                                ;
+------------------------------------------------+----------+-------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                      ;
; LPM_WIDTHA                                     ; 32       ; Untyped                                                                             ;
; LPM_WIDTHB                                     ; 32       ; Untyped                                                                             ;
; LPM_WIDTHP                                     ; 64       ; Untyped                                                                             ;
; LPM_WIDTHR                                     ; 64       ; Untyped                                                                             ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                                                             ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                                             ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                                                             ;
; LATENCY                                        ; 0        ; Untyped                                                                             ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                             ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                             ;
; USE_EAB                                        ; OFF      ; Untyped                                                                             ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                                             ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                                 ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                                                             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                             ;
; CBXI_PARAMETER                                 ; mult_tns ; Untyped                                                                             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                             ;
+------------------------------------------------+----------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|lpm_add_sub:Add25 ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                        ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Untyped                                                                                                     ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                                                                     ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                                                                     ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                     ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                     ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                     ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                     ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                     ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                     ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                     ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                          ;
; DEVICE_FAMILY          ; MAX 10      ; Untyped                                                                                                     ;
; USE_WYS                ; OFF         ; Untyped                                                                                                     ;
; STYLE                  ; FAST        ; Untyped                                                                                                     ;
; CBXI_PARAMETER         ; add_sub_fai ; Untyped                                                                                                     ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                              ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                   ;
+-------------------------------------------+----------------------------------------+
; Name                                      ; Value                                  ;
+-------------------------------------------+----------------------------------------+
; Number of entity instances                ; 2                                      ;
; Entity Instance                           ; AHB2MEM:u_rom|altsyncram:memory_rtl_0  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                              ;
;     -- WIDTH_A                            ; 32                                     ;
;     -- NUMWORDS_A                         ; 16384                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                           ;
;     -- WIDTH_B                            ; 32                                     ;
;     -- NUMWORDS_B                         ; 16384                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                               ;
; Entity Instance                           ; AHB2MEM:u_sram|altsyncram:memory_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                              ;
;     -- WIDTH_A                            ; 32                                     ;
;     -- NUMWORDS_A                         ; 16384                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                           ;
;     -- WIDTH_B                            ; 32                                     ;
;     -- NUMWORDS_B                         ; 16384                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                               ;
+-------------------------------------------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                         ;
+---------------------------------------+------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                          ;
+---------------------------------------+------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 1                                                                                              ;
; Entity Instance                       ; CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 32                                                                                             ;
;     -- LPM_WIDTHB                     ; 32                                                                                             ;
;     -- LPM_WIDTHP                     ; 64                                                                                             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                       ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                             ;
;     -- USE_EAB                        ; OFF                                                                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                             ;
+---------------------------------------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_2.u_apb_uart_2"          ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; ECOREVNUM ; Input  ; Info     ; Stuck at GND                                                                        ;
; BAUDTICK  ; Output ; Info     ; Explicitly unconnected                                                              ;
; UARTINT   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_1.u_apb_uart_1"          ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; ECOREVNUM ; Input  ; Info     ; Stuck at GND                                                                        ;
; BAUDTICK  ; Output ; Info     ; Explicitly unconnected                                                              ;
; UARTINT   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_0.u_apb_uart_0"          ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; ECOREVNUM ; Input  ; Info     ; Stuck at GND                                                                        ;
; BAUDTICK  ; Output ; Info     ; Explicitly unconnected                                                              ;
; UARTINT   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cmsdk_apb_subsystem:u_apb_subsystem|gpio:gen_apb_gpio_0.u_gpio_0|gpio_ctrl:x_gpio_ctrl"           ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; gpio_intr_flag_int ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; gpio_intrclk_en    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cmsdk_apb_subsystem:u_apb_subsystem|gpio:gen_apb_gpio_0.u_gpio_0" ;
+-----------+-------+----------+---------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                       ;
+-----------+-------+----------+---------------------------------------------------------------+
; pclk_intr ; Input ; Info     ; Stuck at VCC                                                  ;
+-----------+-------+----------+---------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_slave_mux:u_apb_slave_mux"                 ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; PSEL1     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; PREADY1   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; PRDATA1   ; Input  ; Info     ; Stuck at GND                                                                        ;
; PSLVERR1  ; Input  ; Info     ; Stuck at GND                                                                        ;
; PSEL2     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; PREADY2   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; PRDATA2   ; Input  ; Info     ; Stuck at GND                                                                        ;
; PSLVERR2  ; Input  ; Info     ; Stuck at GND                                                                        ;
; PSEL3     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; PREADY3   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; PRDATA3   ; Input  ; Info     ; Stuck at GND                                                                        ;
; PSLVERR3  ; Input  ; Info     ; Stuck at GND                                                                        ;
; PSEL7     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; PREADY7   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; PRDATA7   ; Input  ; Info     ; Stuck at GND                                                                        ;
; PSLVERR7  ; Input  ; Info     ; Stuck at GND                                                                        ;
; PSEL8     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; PREADY8   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; PRDATA8   ; Input  ; Info     ; Stuck at GND                                                                        ;
; PSLVERR8  ; Input  ; Info     ; Stuck at GND                                                                        ;
; PSEL9     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; PREADY9   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; PRDATA9   ; Input  ; Info     ; Stuck at GND                                                                        ;
; PSLVERR9  ; Input  ; Info     ; Stuck at GND                                                                        ;
; PSEL10    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; PREADY10  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; PRDATA10  ; Input  ; Info     ; Stuck at GND                                                                        ;
; PSLVERR10 ; Input  ; Info     ; Stuck at GND                                                                        ;
; PSEL11    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; PREADY11  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; PRDATA11  ; Input  ; Info     ; Stuck at GND                                                                        ;
; PSLVERR11 ; Input  ; Info     ; Stuck at GND                                                                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_ahb_to_apb:u_ahb_to_apb"                   ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; PSTRB ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; PPROT ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cmsdk_apb_subsystem:u_apb_subsystem"                                                                                                                                                 ;
+---------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                                                                                               ;
+---------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; HRESP               ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (2 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; HRESP[-1]           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                   ;
; PCLKEN              ; Input  ; Info     ; Stuck at VCC                                                                                                                                                          ;
; ext12_psel          ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; ext13_psel          ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; ext14_psel          ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; ext15_psel          ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; ext12_prdata        ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; ext12_pready        ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; ext12_pslverr       ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; ext13_prdata        ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; ext13_pready        ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; ext13_pslverr       ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; ext14_prdata        ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; ext14_pready        ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; ext14_pslverr       ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; ext15_prdata        ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; ext15_pready        ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; ext15_pslverr       ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; PADDR               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                              ;
; PWRITE              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                              ;
; PWDATA              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                              ;
; PENABLE             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                              ;
; APBACTIVE           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                              ;
; apbsubsys_interrupt ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                              ;
; watchdog_interrupt  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                              ;
; watchdog_reset      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                              ;
+---------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BusMatrix3x3:u_BusMatrix3x3"                                                                    ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; REMAP            ; Input  ; Info     ; Stuck at GND                                                                        ;
; HMASTERSI0       ; Input  ; Info     ; Stuck at GND                                                                        ;
; HMASTLOCKSI0     ; Input  ; Info     ; Stuck at GND                                                                        ;
; HAUSERSI0        ; Input  ; Info     ; Stuck at GND                                                                        ;
; HWUSERSI0        ; Input  ; Info     ; Stuck at GND                                                                        ;
; HMASTERSI1[3..1] ; Input  ; Info     ; Stuck at GND                                                                        ;
; HMASTERSI1[0]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; HMASTLOCKSI1     ; Input  ; Info     ; Stuck at GND                                                                        ;
; HAUSERSI1        ; Input  ; Info     ; Stuck at GND                                                                        ;
; HWUSERSI1        ; Input  ; Info     ; Stuck at GND                                                                        ;
; HWRITESI2        ; Input  ; Info     ; Stuck at GND                                                                        ;
; HMASTERSI2[3..2] ; Input  ; Info     ; Stuck at GND                                                                        ;
; HMASTERSI2[1]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; HMASTERSI2[0]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; HWDATASI2        ; Input  ; Info     ; Stuck at GND                                                                        ;
; HMASTLOCKSI2     ; Input  ; Info     ; Stuck at GND                                                                        ;
; HAUSERSI2        ; Input  ; Info     ; Stuck at GND                                                                        ;
; HWUSERSI2        ; Input  ; Info     ; Stuck at GND                                                                        ;
; HRESPMI0         ; Input  ; Info     ; Stuck at GND                                                                        ;
; HRUSERMI0        ; Input  ; Info     ; Stuck at GND                                                                        ;
; HRESPMI1         ; Input  ; Info     ; Stuck at GND                                                                        ;
; HRUSERMI1        ; Input  ; Info     ; Stuck at GND                                                                        ;
; HRESPMI2         ; Input  ; Info     ; Stuck at GND                                                                        ;
; HRUSERMI2        ; Input  ; Info     ; Stuck at GND                                                                        ;
; SCANENABLE       ; Input  ; Info     ; Stuck at GND                                                                        ;
; SCANINHCLK       ; Input  ; Info     ; Stuck at GND                                                                        ;
; HBURSTMI0        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; HPROTMI0         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; HMASTERMI0       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; HMASTLOCKMI0     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; HAUSERMI0        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; HWUSERMI0        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; HADDRMI1[31..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; HBURSTMI1        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; HMASTERMI1       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; HMASTLOCKMI1     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; HAUSERMI1        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; HWUSERMI1        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; HBURSTMI2        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; HPROTMI2         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; HMASTERMI2       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; HMASTLOCKMI2     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; HAUSERMI2        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; HWUSERMI2        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; HRESPSI0         ; Output ; Info     ; Explicitly unconnected                                                              ;
; HRUSERSI0        ; Output ; Info     ; Explicitly unconnected                                                              ;
; HRESPSI1         ; Output ; Info     ; Explicitly unconnected                                                              ;
; HRUSERSI1        ; Output ; Info     ; Explicitly unconnected                                                              ;
; HRESPSI2         ; Output ; Info     ; Explicitly unconnected                                                              ;
; HRUSERSI2        ; Output ; Info     ; Explicitly unconnected                                                              ;
; SCANOUTHCLK      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"         ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; vis_r0_o  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vis_r1_o  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vis_r2_o  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vis_r3_o  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vis_r4_o  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vis_r5_o  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vis_r6_o  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vis_r7_o  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vis_r8_o  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vis_r9_o  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vis_r10_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vis_r11_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vis_r12_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vis_msp_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vis_psp_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vis_pc_o  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION"                                                   ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; ISOLATEn        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; RETAINn         ; Input  ; Info     ; Stuck at VCC                                                                        ;
; RSTBYPASS       ; Input  ; Info     ; Stuck at GND                                                                        ;
; CGBYPASS        ; Input  ; Info     ; Stuck at GND                                                                        ;
; SE              ; Input  ; Info     ; Stuck at GND                                                                        ;
; STCALIB[17..14] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; STCALIB[3..0]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; STCALIB[24..18] ; Input  ; Info     ; Stuck at GND                                                                        ;
; STCALIB[11..8]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; STCALIB[6..4]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; STCALIB[25]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; STCALIB[13]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; STCALIB[12]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; STCALIB[7]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; AUXFAULT        ; Input  ; Info     ; Stuck at GND                                                                        ;
; BIGEND          ; Input  ; Info     ; Stuck at GND                                                                        ;
; DNOTITRANS      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; nTRST           ; Input  ; Info     ; Stuck at VCC                                                                        ;
; INTISR          ; Input  ; Info     ; Stuck at GND                                                                        ;
; INTNMI          ; Input  ; Info     ; Stuck at GND                                                                        ;
; HRESPI          ; Input  ; Info     ; Stuck at GND                                                                        ;
; IFLUSH          ; Input  ; Info     ; Stuck at GND                                                                        ;
; HRESPD          ; Input  ; Info     ; Stuck at GND                                                                        ;
; EXRESPD         ; Input  ; Info     ; Stuck at GND                                                                        ;
; HRESPS          ; Input  ; Info     ; Stuck at GND                                                                        ;
; EXRESPS         ; Input  ; Info     ; Stuck at GND                                                                        ;
; RXEV            ; Input  ; Info     ; Stuck at GND                                                                        ;
; SLEEPHOLDREQn   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; EDBGRQ          ; Input  ; Info     ; Stuck at GND                                                                        ;
; DBGRESTART      ; Input  ; Info     ; Stuck at GND                                                                        ;
; FIXMASTERTYPE   ; Input  ; Info     ; Stuck at GND                                                                        ;
; WICENREQ        ; Input  ; Info     ; Stuck at GND                                                                        ;
; TSVALUEB        ; Input  ; Info     ; Stuck at GND                                                                        ;
; DBGEN           ; Input  ; Info     ; Stuck at VCC                                                                        ;
; NIDEN           ; Input  ; Info     ; Stuck at VCC                                                                        ;
; MPUDISABLE      ; Input  ; Info     ; Stuck at GND                                                                        ;
; TRACECLK        ; Output ; Info     ; Explicitly unconnected                                                              ;
; TRACEDATA       ; Output ; Info     ; Explicitly unconnected                                                              ;
; HTMDHADDR       ; Output ; Info     ; Explicitly unconnected                                                              ;
; HTMDHTRANS      ; Output ; Info     ; Explicitly unconnected                                                              ;
; HTMDHSIZE       ; Output ; Info     ; Explicitly unconnected                                                              ;
; HTMDHBURST      ; Output ; Info     ; Explicitly unconnected                                                              ;
; HTMDHPROT       ; Output ; Info     ; Explicitly unconnected                                                              ;
; HTMDHWDATA      ; Output ; Info     ; Explicitly unconnected                                                              ;
; HTMDHWRITE      ; Output ; Info     ; Explicitly unconnected                                                              ;
; HTMDHRDATA      ; Output ; Info     ; Explicitly unconnected                                                              ;
; HTMDHREADY      ; Output ; Info     ; Explicitly unconnected                                                              ;
; HTMDHRESP       ; Output ; Info     ; Explicitly unconnected                                                              ;
; MEMATTRI        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; MEMATTRD        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; HMASTERD        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; EXREQD          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; HMASTLOCKS      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; MEMATTRS        ; Output ; Info     ; Explicitly unconnected                                                              ;
; HMASTERS        ; Output ; Info     ; Explicitly unconnected                                                              ;
; EXREQS          ; Output ; Info     ; Explicitly unconnected                                                              ;
; BRCHSTAT        ; Output ; Info     ; Explicitly unconnected                                                              ;
; HALTED          ; Output ; Info     ; Explicitly unconnected                                                              ;
; DBGRESTARTED    ; Output ; Info     ; Explicitly unconnected                                                              ;
; SLEEPING        ; Output ; Info     ; Explicitly unconnected                                                              ;
; SLEEPDEEP       ; Output ; Info     ; Explicitly unconnected                                                              ;
; SLEEPHOLDACKn   ; Output ; Info     ; Explicitly unconnected                                                              ;
; ETMINTNUM       ; Output ; Info     ; Explicitly unconnected                                                              ;
; ETMINTSTAT      ; Output ; Info     ; Explicitly unconnected                                                              ;
; CURRPRI         ; Output ; Info     ; Explicitly unconnected                                                              ;
; TRCENA          ; Output ; Info     ; Explicitly unconnected                                                              ;
; TXEV            ; Output ; Info     ; Explicitly unconnected                                                              ;
; GATEHCLK        ; Output ; Info     ; Explicitly unconnected                                                              ;
; WAKEUP          ; Output ; Info     ; Explicitly unconnected                                                              ;
; WICENACK        ; Output ; Info     ; Explicitly unconnected                                                              ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 27                          ;
; cycloneiii_ff         ; 5760                        ;
;     CLR               ; 1261                        ;
;     CLR SCLR          ; 2                           ;
;     CLR SLD           ; 141                         ;
;     ENA               ; 1693                        ;
;     ENA CLR           ; 2089                        ;
;     ENA CLR SCLR      ; 13                          ;
;     ENA CLR SLD       ; 60                          ;
;     SLD               ; 29                          ;
;     plain             ; 472                         ;
; cycloneiii_io_obuf    ; 10                          ;
; cycloneiii_lcell_comb ; 22369                       ;
;     arith             ; 815                         ;
;         2 data inputs ; 377                         ;
;         3 data inputs ; 438                         ;
;     normal            ; 21554                       ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 79                          ;
;         2 data inputs ; 1010                        ;
;         3 data inputs ; 4579                        ;
;         4 data inputs ; 15883                       ;
; cycloneiii_mac_mult   ; 3                           ;
; cycloneiii_mac_out    ; 3                           ;
; cycloneiii_ram_block  ; 128                         ;
;                       ;                             ;
; Max LUT depth         ; 37.00                       ;
; Average LUT depth     ; 17.59                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:02:11     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition
    Info: Processing started: Sun Jun 02 16:06:04 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE10ARM -c DE10ARM
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file ahb2rom.v
    Info (12023): Found entity 1: AHB2ROM File: D:/Project/FPGA/ICC3rd/DE10ARM/AHB2ROM.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file arm-soc/top.v
    Info (12023): Found entity 1: DE10ARM File: D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/top.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file arm-soc/outputstage.v
    Info (12023): Found entity 1: OutputStage File: D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/OutputStage.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file arm-soc/inputstage.v
    Info (12023): Found entity 1: InputStage File: D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/InputStage.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file arm-soc/gpio_ctrl.v
    Info (12023): Found entity 1: gpio_ctrl File: D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/gpio_ctrl.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file arm-soc/gpio_apbif.v
    Info (12023): Found entity 1: gpio_apbif File: D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/gpio_apbif.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file arm-soc/gpio.v
    Info (12023): Found entity 1: gpio File: D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/gpio.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file arm-soc/cortexm3integrationds.v
    Info (12023): Found entity 1: CORTEXM3INTEGRATIONDS File: D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/CORTEXM3INTEGRATIONDS.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file arm-soc/cortexm3ds_logic.v
    Info (12023): Found entity 1: cortexm3ds_logic File: D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file arm-soc/cmsdk_apb_uart.v
    Info (12023): Found entity 1: cmsdk_apb_uart File: D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cmsdk_apb_uart.v Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file arm-soc/cmsdk_apb_timer.v
    Info (12023): Found entity 1: cmsdk_apb_timer File: D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cmsdk_apb_timer.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file arm-soc/cmsdk_apb_subsystem_speed.v
    Info (12023): Found entity 1: cmsdk_apb_subsystem_speed File: D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cmsdk_apb_subsystem_speed.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file arm-soc/cmsdk_apb_subsystem.v
    Info (12023): Found entity 1: cmsdk_apb_subsystem File: D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cmsdk_apb_subsystem.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file arm-soc/cmsdk_apb_slave_mux.v
    Info (12023): Found entity 1: cmsdk_apb_slave_mux File: D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cmsdk_apb_slave_mux.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file arm-soc/cmsdk_apb_dualtimers_frc.v
    Info (12023): Found entity 1: cmsdk_apb_dualtimers_frc File: D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cmsdk_apb_dualtimers_frc.v Line: 32
Info (12021): Found 0 design units, including 0 entities, in source file arm-soc/cmsdk_apb_dualtimers_defs.v
Info (12021): Found 1 design units, including 1 entities, in source file arm-soc/cmsdk_apb_dualtimers.v
    Info (12023): Found entity 1: cmsdk_apb_dualtimers File: D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cmsdk_apb_dualtimers.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file arm-soc/cmsdk_ahb_to_apb.v
    Info (12023): Found entity 1: cmsdk_ahb_to_apb File: D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cmsdk_ahb_to_apb.v Line: 31
Warning (10274): Verilog HDL macro warning at cmsdk_ahb_bm_output_arb.v(83): overriding existing definition for macro "TRN_IDLE", which was defined in "arm-soc/InputStage.v", line 118 File: D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cmsdk_ahb_bm_output_arb.v Line: 83
Warning (10274): Verilog HDL macro warning at cmsdk_ahb_bm_output_arb.v(84): overriding existing definition for macro "TRN_BUSY", which was defined in "arm-soc/InputStage.v", line 119 File: D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cmsdk_ahb_bm_output_arb.v Line: 84
Warning (10274): Verilog HDL macro warning at cmsdk_ahb_bm_output_arb.v(85): overriding existing definition for macro "TRN_NONSEQ", which was defined in "arm-soc/InputStage.v", line 120 File: D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cmsdk_ahb_bm_output_arb.v Line: 85
Warning (10274): Verilog HDL macro warning at cmsdk_ahb_bm_output_arb.v(86): overriding existing definition for macro "TRN_SEQ", which was defined in "arm-soc/InputStage.v", line 121 File: D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cmsdk_ahb_bm_output_arb.v Line: 86
Warning (10274): Verilog HDL macro warning at cmsdk_ahb_bm_output_arb.v(89): overriding existing definition for macro "BUR_SINGLE", which was defined in "arm-soc/InputStage.v", line 124 File: D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cmsdk_ahb_bm_output_arb.v Line: 89
Warning (10274): Verilog HDL macro warning at cmsdk_ahb_bm_output_arb.v(90): overriding existing definition for macro "BUR_INCR", which was defined in "arm-soc/InputStage.v", line 125 File: D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cmsdk_ahb_bm_output_arb.v Line: 90
Warning (10274): Verilog HDL macro warning at cmsdk_ahb_bm_output_arb.v(91): overriding existing definition for macro "BUR_WRAP4", which was defined in "arm-soc/InputStage.v", line 126 File: D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cmsdk_ahb_bm_output_arb.v Line: 91
Warning (10274): Verilog HDL macro warning at cmsdk_ahb_bm_output_arb.v(92): overriding existing definition for macro "BUR_INCR4", which was defined in "arm-soc/InputStage.v", line 127 File: D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cmsdk_ahb_bm_output_arb.v Line: 92
Warning (10274): Verilog HDL macro warning at cmsdk_ahb_bm_output_arb.v(93): overriding existing definition for macro "BUR_WRAP8", which was defined in "arm-soc/InputStage.v", line 128 File: D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cmsdk_ahb_bm_output_arb.v Line: 93
Warning (10274): Verilog HDL macro warning at cmsdk_ahb_bm_output_arb.v(94): overriding existing definition for macro "BUR_INCR8", which was defined in "arm-soc/InputStage.v", line 129 File: D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cmsdk_ahb_bm_output_arb.v Line: 94
Warning (10274): Verilog HDL macro warning at cmsdk_ahb_bm_output_arb.v(95): overriding existing definition for macro "BUR_WRAP16", which was defined in "arm-soc/InputStage.v", line 130 File: D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cmsdk_ahb_bm_output_arb.v Line: 95
Warning (10274): Verilog HDL macro warning at cmsdk_ahb_bm_output_arb.v(96): overriding existing definition for macro "BUR_INCR16", which was defined in "arm-soc/InputStage.v", line 131 File: D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cmsdk_ahb_bm_output_arb.v Line: 96
Info (12021): Found 1 design units, including 1 entities, in source file arm-soc/cmsdk_ahb_bm_output_arb.v
    Info (12023): Found entity 1: cmsdk_ahb_bm_output_arb File: D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cmsdk_ahb_bm_output_arb.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file arm-soc/cmsdk_ahb_bm_decodesi2.v
    Info (12023): Found entity 1: cmsdk_ahb_bm_decodeSI2 File: D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cmsdk_ahb_bm_decodeSI2.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file arm-soc/cmsdk_ahb_bm_decodesi1.v
    Info (12023): Found entity 1: cmsdk_ahb_bm_decodeSI1 File: D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cmsdk_ahb_bm_decodeSI1.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file arm-soc/cmsdk_ahb_bm_decodesi0.v
    Info (12023): Found entity 1: cmsdk_ahb_bm_decodeSI0 File: D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cmsdk_ahb_bm_decodeSI0.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file arm-soc/busmatrix3x3_lite.v
    Info (12023): Found entity 1: BusMatrix3x3_lite File: D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/BusMatrix3x3_lite.v Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file arm-soc/busmatrix3x3_default_slave.v
    Info (12023): Found entity 1: BusMatrix3x3_default_slave File: D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/BusMatrix3x3_default_slave.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file arm-soc/busmatrix3x3.v
    Info (12023): Found entity 1: BusMatrix3x3 File: D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/BusMatrix3x3.v Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file arm-soc/ahb2mem.v
    Info (12023): Found entity 1: AHB2MEM File: D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/AHB2MEM.v Line: 5
Warning (10236): Verilog HDL Implicit Net warning at top.v(543): created implicit net for "scanouthclk" File: D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/top.v Line: 543
Info (12127): Elaborating entity "DE10ARM" for the top level hierarchy
Info (12128): Elaborating entity "CORTEXM3INTEGRATIONDS" for hierarchy "CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION" File: D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/top.v Line: 395
Info (12128): Elaborating entity "cortexm3ds_logic" for hierarchy "CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic" File: D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/CORTEXM3INTEGRATIONDS.v Line: 350
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6061): object "Aka7z6" assigned a value but never read File: D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v Line: 6061
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6061): object "Xka7z6" assigned a value but never read File: D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v Line: 6061
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6061): object "Ula7z6" assigned a value but never read File: D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v Line: 6061
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6061): object "Rma7z6" assigned a value but never read File: D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v Line: 6061
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Ona7z6" assigned a value but never read File: D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Loa7z6" assigned a value but never read File: D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Ipa7z6" assigned a value but never read File: D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Fqa7z6" assigned a value but never read File: D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Cra7z6" assigned a value but never read File: D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Zra7z6" assigned a value but never read File: D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Xsa7z6" assigned a value but never read File: D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Vta7z6" assigned a value but never read File: D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Tua7z6" assigned a value but never read File: D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object "Rva7z6" assigned a value but never read File: D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v Line: 6062
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "Pwa7z6" assigned a value but never read File: D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "Nxa7z6" assigned a value but never read File: D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "Lya7z6" assigned a value but never read File: D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "Jza7z6" assigned a value but never read File: D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "H0b7z6" assigned a value but never read File: D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "F1b7z6" assigned a value but never read File: D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "D2b7z6" assigned a value but never read File: D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "B3b7z6" assigned a value but never read File: D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "Z3b7z6" assigned a value but never read File: D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object "X4b7z6" assigned a value but never read File: D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v Line: 6063
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "V5b7z6" assigned a value but never read File: D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "T6b7z6" assigned a value but never read File: D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "R7b7z6" assigned a value but never read File: D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "P8b7z6" assigned a value but never read File: D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "N9b7z6" assigned a value but never read File: D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "Lab7z6" assigned a value but never read File: D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "Jbb7z6" assigned a value but never read File: D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "Hcb7z6" assigned a value but never read File: D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "Fdb7z6" assigned a value but never read File: D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object "Deb7z6" assigned a value but never read File: D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v Line: 6064
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6065): object "Bfb7z6" assigned a value but never read File: D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v Line: 6065
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6065): object "Zfb7z6" assigned a value but never read File: D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v Line: 6065
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6065): object "Xgb7z6" assigned a value but never read File: D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v Line: 6065
Warning (10036): Verilog HDL or VHDL warning at cortexm3ds_logic.v(6065): object "Vhb7z6" assigned a value but never read File: D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v Line: 6065
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(12998): truncated value with size 33 to match size of target (5) File: D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v Line: 12998
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13001): truncated value with size 33 to match size of target (5) File: D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v Line: 13001
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13008): truncated value with size 33 to match size of target (31) File: D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v Line: 13008
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13043): truncated value with size 33 to match size of target (12) File: D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v Line: 13043
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13067): truncated value with size 33 to match size of target (32) File: D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v Line: 13067
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13072): truncated value with size 33 to match size of target (30) File: D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v Line: 13072
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13110): truncated value with size 33 to match size of target (31) File: D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v Line: 13110
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13119): truncated value with size 33 to match size of target (31) File: D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v Line: 13119
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13128): truncated value with size 33 to match size of target (32) File: D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v Line: 13128
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13134): truncated value with size 33 to match size of target (32) File: D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v Line: 13134
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13142): truncated value with size 33 to match size of target (10) File: D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v Line: 13142
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13146): truncated value with size 33 to match size of target (10) File: D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v Line: 13146
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13157): truncated value with size 33 to match size of target (32) File: D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v Line: 13157
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13170): truncated value with size 33 to match size of target (32) File: D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v Line: 13170
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13185): truncated value with size 33 to match size of target (16) File: D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v Line: 13185
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13187): truncated value with size 33 to match size of target (16) File: D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v Line: 13187
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13223): truncated value with size 33 to match size of target (5) File: D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v Line: 13223
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13233): truncated value with size 33 to match size of target (31) File: D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v Line: 13233
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13240): truncated value with size 33 to match size of target (31) File: D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v Line: 13240
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13244): truncated value with size 33 to match size of target (31) File: D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v Line: 13244
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13253): truncated value with size 33 to match size of target (32) File: D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v Line: 13253
Warning (10230): Verilog HDL assignment warning at cortexm3ds_logic.v(13255): truncated value with size 33 to match size of target (32) File: D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v Line: 13255
Info (12128): Elaborating entity "BusMatrix3x3" for hierarchy "BusMatrix3x3:u_BusMatrix3x3" File: D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/top.v Line: 544
Warning (10034): Output port "SCANOUTHCLK" at BusMatrix3x3.v(335) has no driver File: D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/BusMatrix3x3.v Line: 335
Info (12128): Elaborating entity "InputStage" for hierarchy "BusMatrix3x3:u_BusMatrix3x3|InputStage:u_InputStage_0" File: D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/BusMatrix3x3.v Line: 609
Info (12128): Elaborating entity "cmsdk_ahb_bm_decodeSI0" for hierarchy "BusMatrix3x3:u_BusMatrix3x3|cmsdk_ahb_bm_decodeSI0:u_cmsdk_ahb_bm_decodesi0" File: D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/BusMatrix3x3.v Line: 746
Info (12128): Elaborating entity "BusMatrix3x3_default_slave" for hierarchy "BusMatrix3x3:u_BusMatrix3x3|cmsdk_ahb_bm_decodeSI0:u_cmsdk_ahb_bm_decodesi0|BusMatrix3x3_default_slave:u_BusMatrix3x3_default_slave" File: D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cmsdk_ahb_bm_decodeSI0.v Line: 212
Info (12128): Elaborating entity "cmsdk_ahb_bm_decodeSI1" for hierarchy "BusMatrix3x3:u_BusMatrix3x3|cmsdk_ahb_bm_decodeSI1:u_cmsdk_ahb_bm_decodesi1" File: D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/BusMatrix3x3.v Line: 793
Info (12128): Elaborating entity "cmsdk_ahb_bm_decodeSI2" for hierarchy "BusMatrix3x3:u_BusMatrix3x3|cmsdk_ahb_bm_decodeSI2:u_cmsdk_ahb_bm_decodesi2" File: D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/BusMatrix3x3.v Line: 840
Info (12128): Elaborating entity "OutputStage" for hierarchy "BusMatrix3x3:u_BusMatrix3x3|OutputStage:u_outputstage_0" File: D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/BusMatrix3x3.v Line: 917
Info (12128): Elaborating entity "cmsdk_ahb_bm_output_arb" for hierarchy "BusMatrix3x3:u_BusMatrix3x3|OutputStage:u_outputstage_0|cmsdk_ahb_bm_output_arb:u_output_arb" File: D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/OutputStage.v Line: 311
Info (12128): Elaborating entity "AHB2MEM" for hierarchy "AHB2MEM:u_rom" File: D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/top.v Line: 560
Info (12128): Elaborating entity "cmsdk_apb_subsystem" for hierarchy "cmsdk_apb_subsystem:u_apb_subsystem" File: D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/top.v Line: 637
Warning (10036): Verilog HDL or VHDL warning at cmsdk_apb_subsystem.v(220): object "dualtimer2a_int" assigned a value but never read File: D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cmsdk_apb_subsystem.v Line: 220
Warning (10036): Verilog HDL or VHDL warning at cmsdk_apb_subsystem.v(221): object "dualtimer2b_int" assigned a value but never read File: D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cmsdk_apb_subsystem.v Line: 221
Info (12128): Elaborating entity "cmsdk_ahb_to_apb" for hierarchy "cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_ahb_to_apb:u_ahb_to_apb" File: D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cmsdk_apb_subsystem.v Line: 340
Info (12128): Elaborating entity "cmsdk_apb_slave_mux" for hierarchy "cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_slave_mux:u_apb_slave_mux" File: D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cmsdk_apb_subsystem.v Line: 451
Info (12128): Elaborating entity "gpio" for hierarchy "cmsdk_apb_subsystem:u_apb_subsystem|gpio:gen_apb_gpio_0.u_gpio_0" File: D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cmsdk_apb_subsystem.v Line: 473
Info (12128): Elaborating entity "gpio_apbif" for hierarchy "cmsdk_apb_subsystem:u_apb_subsystem|gpio:gen_apb_gpio_0.u_gpio_0|gpio_apbif:x_gpio_apbif" File: D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/gpio.v Line: 119
Info (12128): Elaborating entity "gpio_ctrl" for hierarchy "cmsdk_apb_subsystem:u_apb_subsystem|gpio:gen_apb_gpio_0.u_gpio_0|gpio_ctrl:x_gpio_ctrl" File: D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/gpio.v Line: 144
Info (12128): Elaborating entity "cmsdk_apb_uart" for hierarchy "cmsdk_apb_subsystem:u_apb_subsystem|cmsdk_apb_uart:gen_apb_uart_0.u_apb_uart_0" File: D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cmsdk_apb_subsystem.v Line: 624
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "AHB2MEM:u_rom|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 14
        Info (286033): Parameter NUMWORDS_A set to 16384
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 14
        Info (286033): Parameter NUMWORDS_B set to 16384
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "AHB2MEM:u_sram|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 14
        Info (286033): Parameter NUMWORDS_A set to 16384
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 14
        Info (286033): Parameter NUMWORDS_B set to 16384
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (278001): Inferred 2 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Mult0" File: D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v Line: 13205
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Add25" File: D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v Line: 13168
Info (12130): Elaborated megafunction instantiation "AHB2MEM:u_rom|altsyncram:memory_rtl_0"
Info (12133): Instantiated megafunction "AHB2MEM:u_rom|altsyncram:memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "14"
    Info (12134): Parameter "NUMWORDS_A" = "16384"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "14"
    Info (12134): Parameter "NUMWORDS_B" = "16384"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6kg1.tdf
    Info (12023): Found entity 1: altsyncram_6kg1 File: D:/Project/FPGA/ICC3rd/DE10ARM/db/altsyncram_6kg1.tdf Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_97a.tdf
    Info (12023): Found entity 1: decode_97a File: D:/Project/FPGA/ICC3rd/DE10ARM/db/decode_97a.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_63b.tdf
    Info (12023): Found entity 1: mux_63b File: D:/Project/FPGA/ICC3rd/DE10ARM/db/mux_63b.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|lpm_mult:Mult0" File: D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v Line: 13205
Info (12133): Instantiated megafunction "CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|lpm_mult:Mult0" with the following parameter: File: D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v Line: 13205
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_tns.tdf
    Info (12023): Found entity 1: mult_tns File: D:/Project/FPGA/ICC3rd/DE10ARM/db/mult_tns.tdf Line: 30
Info (12130): Elaborated megafunction instantiation "CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|lpm_add_sub:Add25" File: D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v Line: 13168
Info (12133): Instantiated megafunction "CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|lpm_add_sub:Add25" with the following parameter: File: D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cortexm3ds_logic.v Line: 13168
    Info (12134): Parameter "LPM_WIDTH" = "32"
    Info (12134): Parameter "LPM_DIRECTION" = "DEFAULT"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "ONE_INPUT_IS_CONSTANT" = "NO"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_fai.tdf
    Info (12023): Found entity 1: add_sub_fai File: D:/Project/FPGA/ICC3rd/DE10ARM/db/add_sub_fai.tdf Line: 22
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following DSP element node(s):
        Warning (14320): Synthesized away node "CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|lpm_mult:Mult0|mult_tns:auto_generated|mac_mult7" File: D:/Project/FPGA/ICC3rd/DE10ARM/db/mult_tns.tdf Line: 66
        Warning (14320): Synthesized away node "CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|lpm_mult:Mult0|mult_tns:auto_generated|mac_out8" File: D:/Project/FPGA/ICC3rd/DE10ARM/db/mult_tns.tdf Line: 90
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 84 buffer(s)
    Info (13019): Ignored 84 SOFT buffer(s)
Info (13000): Registers with preset signals will power-up high File: D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/cmsdk_apb_uart.v Line: 475
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (17049): 65 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/Project/FPGA/ICC3rd/DE10ARM/output_files/DE10ARM.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "timer1_extin" File: D:/Project/FPGA/ICC3rd/DE10ARM/arm-soc/top.v Line: 35
Info (21057): Implemented 25987 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 9 input pins
    Info (21059): Implemented 9 output pins
    Info (21060): Implemented 9 bidirectional pins
    Info (21061): Implemented 25826 logic cells
    Info (21064): Implemented 128 RAM segments
    Info (21062): Implemented 6 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 84 warnings
    Info: Peak virtual memory: 5038 megabytes
    Info: Processing ended: Sun Jun 02 16:08:33 2019
    Info: Elapsed time: 00:02:29
    Info: Total CPU time (on all processors): 00:02:43


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Project/FPGA/ICC3rd/DE10ARM/output_files/DE10ARM.map.smsg.


