Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,515
design__inferred_latch__count,0
design__instance__count,178912
design__instance__area,569750
design__instance_unmapped__count,0
synthesis__check_error__count,136
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,294
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.02156771533191204
power__switching__total,0.006062773987650871
power__leakage__total,0.000001076997364179988
power__total,0.027631565928459167
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-2.299419386648391
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.48137006854184083
timing__hold__ws__corner:nom_tt_025C_1v80,0.22337288206910938
timing__setup__ws__corner:nom_tt_025C_1v80,7.969113594581401
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.294147
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,19.791641
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,0
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,294
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-2.4728131353598384
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.6578582309550394
timing__hold__ws__corner:nom_ss_100C_1v60,0.23672620089774857
timing__setup__ws__corner:nom_ss_100C_1v60,0.45390359422501936
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.823661
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,14.681064
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,294
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-2.232037284842935
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.40843238280846245
timing__hold__ws__corner:nom_ff_n40C_1v95,0.06756062567286455
timing__setup__ws__corner:nom_ff_n40C_1v95,10.770336038983928
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.095874
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,21.769556
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,294
design__max_cap_violation__count,0
clock__skew__worst_hold,-2.2313431733883085
clock__skew__worst_setup,0.4066986584841747
timing__hold__ws,0.049804162204032575
timing__setup__ws,0.43208815526336214
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.095638
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,14.668309
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 2920.0 3520.0
design__core__bbox,5.52 10.88 2914.1 3508.8
design__io,645
design__die__area,1.02784E+7
design__core__area,1.0174E+7
design__instance__count__stdcell,178912
design__instance__area__stdcell,569750
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.0560007
design__instance__utilization__stdcell,0.0560007
design__instance__count__class:buffer,44
design__instance__count__class:inverter,2854
design__instance__count__class:sequential_cell,5887
design__instance__count__class:multi_input_combinational_cell,14693
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,854585
design__instance__count__class:tap_cell,144900
design__power_grid_violation__count__net:vssa1,0
design__power_grid_violation__count__net:vssd1,0
design__power_grid_violation__count__net:vccd1,0
design__power_grid_violation__count__net:vdda2,0
design__power_grid_violation__count__net:vssa2,0
design__power_grid_violation__count__net:vccd2,0
design__power_grid_violation__count__net:vdda1,0
design__power_grid_violation__count__net:vssd2,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,1.62807E+6
design__violations,0
design__instance__count__class:timing_repair_buffer,6787
design__instance__count__class:clock_buffer,2130
design__instance__count__class:clock_inverter,673
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,4809
antenna__violating__nets,87
antenna__violating__pins,89
route__antenna_violation__count,87
antenna_diodes_count,944
design__instance__count__class:antenna_cell,944
route__net,32169
route__net__special,8
route__drc_errors__iter:1,7709
route__wirelength__iter:1,1885259
route__drc_errors__iter:2,1709
route__wirelength__iter:2,1880785
route__drc_errors__iter:3,970
route__wirelength__iter:3,1879674
route__drc_errors__iter:4,26
route__wirelength__iter:4,1879651
route__drc_errors__iter:5,0
route__wirelength__iter:5,1879657
route__drc_errors,0
route__wirelength,1879657
route__vias,217835
route__vias__singlecut,217835
route__vias__multicut,0
design__disconnected_pin__count,349
design__critical_disconnected_pin__count,0
route__wirelength__max,3974.84
timing__unannotated_net__count__corner:nom_tt_025C_1v80,1817
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,1817
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,1817
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,294
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-2.2988274157149187
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.4795226573766162
timing__hold__ws__corner:min_tt_025C_1v80,0.23550229100078726
timing__setup__ws__corner:min_tt_025C_1v80,7.9870814445201
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.294134
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,19.797728
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,1817
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,0
design__max_fanout_violation__count__corner:min_ss_100C_1v60,294
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-2.4732305792289035
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.6558189732457338
timing__hold__ws__corner:min_ss_100C_1v60,0.2544942106863632
timing__setup__ws__corner:min_ss_100C_1v60,0.4675779895614608
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.824213
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,14.685810
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,1817
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,294
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-2.2313431733883085
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.4066986584841747
timing__hold__ws__corner:min_ff_n40C_1v95,0.08191625387648258
timing__setup__ws__corner:min_ff_n40C_1v95,10.760965756391082
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.095732
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,21.775562
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,1817
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,294
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-2.3006055489614474
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.4844840221693781
timing__hold__ws__corner:max_tt_025C_1v80,0.20879165654050721
timing__setup__ws__corner:max_tt_025C_1v80,7.946660443496364
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.294545
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,19.779074
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,1817
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,0
design__max_fanout_violation__count__corner:max_ss_100C_1v60,294
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-2.4720364233098437
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.6609788459209128
timing__hold__ws__corner:max_ss_100C_1v60,0.2141078486219745
timing__setup__ws__corner:max_ss_100C_1v60,0.43208815526336214
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.824097
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,14.668309
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,1817
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,294
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-2.232564862839158
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.4112026113778545
timing__hold__ws__corner:max_ff_n40C_1v95,0.049804162204032575
timing__setup__ws__corner:max_ff_n40C_1v95,10.776944086613385
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.095638
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,21.757708
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,1817
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,1817
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80,1.79978
design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80,0.000224473
design_powergrid__voltage__worst__net:vccd2__corner:nom_tt_025C_1v80,0
design_powergrid__drop__average__net:vccd2__corner:nom_tt_025C_1v80,0
design_powergrid__drop__worst__net:vccd2__corner:nom_tt_025C_1v80,0
design_powergrid__voltage__worst__net:vdda1__corner:nom_tt_025C_1v80,0
design_powergrid__drop__average__net:vdda1__corner:nom_tt_025C_1v80,0
design_powergrid__drop__worst__net:vdda1__corner:nom_tt_025C_1v80,0
design_powergrid__voltage__worst__net:vdda2__corner:nom_tt_025C_1v80,0
design_powergrid__drop__average__net:vdda2__corner:nom_tt_025C_1v80,0
design_powergrid__drop__worst__net:vdda2__corner:nom_tt_025C_1v80,0
design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80,0.000207744
design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80,0.00000566989
design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80,0.000207744
design_powergrid__voltage__worst__net:vssd2__corner:nom_tt_025C_1v80,0
design_powergrid__drop__average__net:vssd2__corner:nom_tt_025C_1v80,0
design_powergrid__drop__worst__net:vssd2__corner:nom_tt_025C_1v80,0
design_powergrid__voltage__worst__net:vssa1__corner:nom_tt_025C_1v80,0
design_powergrid__drop__average__net:vssa1__corner:nom_tt_025C_1v80,0
design_powergrid__drop__worst__net:vssa1__corner:nom_tt_025C_1v80,0
design_powergrid__voltage__worst__net:vssa2__corner:nom_tt_025C_1v80,0
design_powergrid__drop__average__net:vssa2__corner:nom_tt_025C_1v80,0
design_powergrid__drop__worst__net:vssa2__corner:nom_tt_025C_1v80,0
design_powergrid__voltage__worst,0
design_powergrid__voltage__worst__net:vccd1,1.79978
design_powergrid__drop__worst,0.000224473
design_powergrid__drop__worst__net:vccd1,0.000224473
design_powergrid__voltage__worst__net:vccd2,0
design_powergrid__drop__worst__net:vccd2,0
design_powergrid__voltage__worst__net:vdda1,0
design_powergrid__drop__worst__net:vdda1,0
design_powergrid__voltage__worst__net:vdda2,0
design_powergrid__drop__worst__net:vdda2,0
design_powergrid__voltage__worst__net:vssd1,0.000207744
design_powergrid__drop__worst__net:vssd1,0.000207744
design_powergrid__voltage__worst__net:vssd2,0
design_powergrid__drop__worst__net:vssd2,0
design_powergrid__voltage__worst__net:vssa1,0
design_powergrid__drop__worst__net:vssa1,0
design_powergrid__voltage__worst__net:vssa2,0
design_powergrid__drop__worst__net:vssa2,0
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.000005650000000000000114903746240013759916109847836196422576904296875
ir__drop__worst,0.00022399999999999999663984062703292465812410227954387664794921875
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
