

================================================================
== Vivado HLS Report for 'array_mem_perform'
================================================================
* Date:           Wed Jul 24 20:41:28 2019

* Version:        2019.2.0 (Build 2598131 on Mon Jul 22 21:19:42 MDT 2019)
* Project:        proj_array_mem_perform
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|     2.586|        1.08|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  130|  130|  130|  130|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+-----+-----+----------+-----------+-----------+------+----------+
        |            |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+-----+-----+----------+-----------+-----------+------+----------+
        |- SUM_LOOP  |  127|  127|         2|          1|          1|   126|    yes   |
        +------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 3 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.15>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%mem_addr = getelementptr i8 %mem, i64, i64"   --->   Operation 6 'getelementptr' 'mem_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [2/2] (1.15ns)   --->   "%mem_load = load i7 %mem_addr"   --->   Operation 7 'load' 'mem_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%mem_addr_1 = getelementptr i8 %mem, i64, i64"   --->   Operation 8 'getelementptr' 'mem_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [2/2] (1.15ns)   --->   "%mem_load_1 = load i7 %mem_addr_1"   --->   Operation 9 'load' 'mem_load_1' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 2 <SV = 1> <Delay = 1.15>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i10"   --->   Operation 10 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 11 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %mem, void @empty, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %mem"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32, void @empty_1, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/2] (1.15ns)   --->   "%mem_load = load i7 %mem_addr"   --->   Operation 15 'load' 'mem_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln135 = trunc i8 %mem_load"   --->   Operation 16 'trunc' 'trunc_ln135' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/2] (1.15ns)   --->   "%mem_load_1 = load i7 %mem_addr_1"   --->   Operation 17 'load' 'mem_load_1' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln135_1 = trunc i8 %mem_load_1"   --->   Operation 18 'trunc' 'trunc_ln135_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.60ns)   --->   "%br_ln102 = br void %for.cond" [array_mem_perform.cpp:102]   --->   Operation 19 'br' 'br_ln102' <Predicate = true> <Delay = 0.60>

State 3 <SV = 2> <Delay = 1.15>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%i = phi i8 %add_ln102, void %for.inc, i8, void %entry" [array_mem_perform.cpp:102]   --->   Operation 20 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.58ns)   --->   "%icmp_ln102 = icmp_eq  i8 %i, i8" [array_mem_perform.cpp:102]   --->   Operation 21 'icmp' 'icmp_ln102' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln98 = zext i8 %i" [array_mem_perform.cpp:98]   --->   Operation 22 'zext' 'zext_ln98' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%mem_addr_2 = getelementptr i8 %mem, i64, i64 %zext_ln98"   --->   Operation 23 'getelementptr' 'mem_addr_2' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_3 : Operation 24 [2/2] (1.15ns)   --->   "%mem_load_2 = load i7 %mem_addr_2"   --->   Operation 24 'load' 'mem_load_2' <Predicate = (!icmp_ln102)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_3 : Operation 25 [1/1] (0.48ns)   --->   "%add_ln102 = add i8, i8 %i" [array_mem_perform.cpp:102]   --->   Operation 25 'add' 'add_ln102' <Predicate = (!icmp_ln102)> <Delay = 0.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.58>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%sum = phi i10 %add_ln654, void %for.inc, i10, void %entry"   --->   Operation 26 'phi' 'sum' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%empty = phi i7 %empty_7, void %for.inc, i7 %trunc_ln135, void %entry"   --->   Operation 27 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%empty_7 = phi i7 %trunc_ln135_2, void %for.inc, i7 %trunc_ln135_1, void %entry"   --->   Operation 28 'phi' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%specloopname_ln98 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [array_mem_perform.cpp:98]   --->   Operation 29 'specloopname' 'specloopname_ln98' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%specpipeline_ln98 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_3" [array_mem_perform.cpp:98]   --->   Operation 30 'specpipeline' 'specpipeline_ln98' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%empty_8 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 31 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln102 = br i1 %icmp_ln102, void %for.inc, void %for.end" [array_mem_perform.cpp:102]   --->   Operation 32 'br' 'br_ln102' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/2] (1.15ns)   --->   "%mem_load_2 = load i7 %mem_addr_2"   --->   Operation 33 'load' 'mem_load_2' <Predicate = (!icmp_ln102)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln135_2 = trunc i8 %mem_load_2"   --->   Operation 34 'trunc' 'trunc_ln135_2' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln169 = sext i7 %trunc_ln135_2"   --->   Operation 35 'sext' 'sext_ln169' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln169_1 = sext i7 %empty_7"   --->   Operation 36 'sext' 'sext_ln169_1' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.40ns)   --->   "%add_ln1307 = add i8 %sext_ln169, i8 %sext_ln169_1"   --->   Operation 37 'add' 'add_ln1307' <Predicate = (!icmp_ln102)> <Delay = 0.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln169_2 = sext i8 %add_ln1307"   --->   Operation 38 'sext' 'sext_ln169_2' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln169_3 = sext i7 %empty"   --->   Operation 39 'sext' 'sext_ln169_3' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.48ns)   --->   "%add_ln1307_1 = add i9 %sext_ln169_2, i9 %sext_ln169_3"   --->   Operation 40 'add' 'add_ln1307_1' <Predicate = (!icmp_ln102)> <Delay = 0.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln654 = sext i9 %add_ln1307_1"   --->   Operation 41 'sext' 'sext_ln654' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.54ns)   --->   "%add_ln654 = add i10 %sext_ln654, i10 %sum"   --->   Operation 42 'add' 'add_ln654' <Predicate = (!icmp_ln102)> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln102 = br void %for.cond" [array_mem_perform.cpp:102]   --->   Operation 43 'br' 'br_ln102' <Predicate = (!icmp_ln102)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%ret_ln109 = ret i10 %sum" [array_mem_perform.cpp:109]   --->   Operation 44 'ret' 'ret_ln109' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 1.16ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr') [7]  (0 ns)
	'load' operation ('mem_load') on array 'mem' [8]  (1.16 ns)

 <State 2>: 1.16ns
The critical path consists of the following:
	'load' operation ('mem_load') on array 'mem' [8]  (1.16 ns)

 <State 3>: 1.16ns
The critical path consists of the following:
	'phi' operation ('i', array_mem_perform.cpp:102) with incoming values : ('add_ln102', array_mem_perform.cpp:102) [15]  (0 ns)
	'getelementptr' operation ('mem_addr_2') [26]  (0 ns)
	'load' operation ('mem_load_2') on array 'mem' [27]  (1.16 ns)

 <State 4>: 2.59ns
The critical path consists of the following:
	'load' operation ('mem_load_2') on array 'mem' [27]  (1.16 ns)
	'add' operation ('add_ln1307') [31]  (0.404 ns)
	'add' operation ('add_ln1307_1') [34]  (0.481 ns)
	'add' operation ('add_ln654') [36]  (0.543 ns)

 <State 5>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
