

================================================================
== Vivado HLS Report for 'single_conv_calculat'
================================================================
* Date:           Sun Dec  6 12:52:27 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        lab2_fpga_lql
* Solution:       solution4_partition
* Product family: artix7
* Target device:  xc7a12ti-csg325-1L


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.470|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    3|    3|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT | URAM|
+-----------------+---------+-------+-------+------+-----+
|DSP              |        -|      -|      -|     -|    -|
|Expression       |        -|     27|      0|   459|    -|
|FIFO             |        -|      -|      -|     -|    -|
|Instance         |        -|      -|      -|     -|    -|
|Memory           |        -|      -|      -|     -|    -|
|Multiplexer      |        -|      -|      -|     9|    -|
|Register         |        -|      -|    961|     -|    -|
+-----------------+---------+-------+-------+------+-----+
|Total            |        0|     27|    961|   468|    0|
+-----------------+---------+-------+-------+------+-----+
|Available        |       40|     40|  16000|  8000|    0|
+-----------------+---------+-------+-------+------+-----+
|Utilization (%)  |        0|     67|      6|     5|    0|
+-----------------+---------+-------+-------+------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |mul_ln34_1_fu_137_p2  |     *    |      3|  0|  21|          32|          32|
    |mul_ln34_2_fu_151_p2  |     *    |      3|  0|  21|          32|          32|
    |mul_ln34_3_fu_165_p2  |     *    |      3|  0|  21|          32|          32|
    |mul_ln34_4_fu_86_p2   |     *    |      3|  0|  21|          32|          32|
    |mul_ln34_5_fu_100_p2  |     *    |      3|  0|  21|          32|          32|
    |mul_ln34_6_fu_44_p2   |     *    |      3|  0|  21|          32|          32|
    |mul_ln34_7_fu_58_p2   |     *    |      3|  0|  21|          32|          32|
    |mul_ln34_8_fu_72_p2   |     *    |      3|  0|  21|          32|          32|
    |mul_ln34_fu_123_p2    |     *    |      3|  0|  21|          32|          32|
    |add_ln34_1_fu_184_p2  |     +    |      0|  0|  39|          32|          32|
    |add_ln34_2_fu_188_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln34_3_fu_171_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln34_4_fu_106_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln34_5_fu_110_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln34_6_fu_175_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln34_7_fu_194_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln34_fu_180_p2    |     +    |      0|  0|  39|          32|          32|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |     27|  0| 459|         544|         544|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_return  |   9|          2|   32|         64|
    +-----------+----+-----------+-----+-----------+
    |Total      |   9|          2|   32|         64|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |add_ln34_5_reg_224    |  32|   0|   32|          0|
    |add_ln34_6_reg_249    |  32|   0|   32|          0|
    |ap_ce_reg             |   1|   0|    1|          0|
    |ap_return_int_reg     |  32|   0|   32|          0|
    |cal_conv_0_0_int_reg  |  32|   0|   32|          0|
    |cal_conv_0_1_int_reg  |  32|   0|   32|          0|
    |cal_conv_0_2_int_reg  |  32|   0|   32|          0|
    |cal_conv_1_0_int_reg  |  32|   0|   32|          0|
    |cal_conv_1_1_int_reg  |  32|   0|   32|          0|
    |cal_conv_1_2_int_reg  |  32|   0|   32|          0|
    |cal_conv_2_0_int_reg  |  32|   0|   32|          0|
    |cal_conv_2_1_int_reg  |  32|   0|   32|          0|
    |cal_conv_2_2_int_reg  |  32|   0|   32|          0|
    |kernel_0_0_int_reg    |  32|   0|   32|          0|
    |kernel_0_1_int_reg    |  32|   0|   32|          0|
    |kernel_0_2_int_reg    |  32|   0|   32|          0|
    |kernel_1_0_int_reg    |  32|   0|   32|          0|
    |kernel_1_1_int_reg    |  32|   0|   32|          0|
    |kernel_1_2_int_reg    |  32|   0|   32|          0|
    |kernel_2_0_int_reg    |  32|   0|   32|          0|
    |kernel_2_1_int_reg    |  32|   0|   32|          0|
    |kernel_2_2_int_reg    |  32|   0|   32|          0|
    |mul_ln34_1_reg_234    |  32|   0|   32|          0|
    |mul_ln34_2_reg_239    |  32|   0|   32|          0|
    |mul_ln34_3_reg_244    |  32|   0|   32|          0|
    |mul_ln34_4_reg_214    |  32|   0|   32|          0|
    |mul_ln34_5_reg_219    |  32|   0|   32|          0|
    |mul_ln34_6_reg_199    |  32|   0|   32|          0|
    |mul_ln34_7_reg_204    |  32|   0|   32|          0|
    |mul_ln34_8_reg_209    |  32|   0|   32|          0|
    |mul_ln34_reg_229      |  32|   0|   32|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 | 961|   0|  961|          0|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+----------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+--------------+-----+-----+------------+----------------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs | single_conv_calculat | return value |
|ap_rst        |  in |    1| ap_ctrl_hs | single_conv_calculat | return value |
|ap_return     | out |   32| ap_ctrl_hs | single_conv_calculat | return value |
|ap_ce         |  in |    1| ap_ctrl_hs | single_conv_calculat | return value |
|cal_conv_0_0  |  in |   32|   ap_none  |     cal_conv_0_0     |    pointer   |
|kernel_0_0    |  in |   32|   ap_none  |      kernel_0_0      |    pointer   |
|cal_conv_0_1  |  in |   32|   ap_none  |     cal_conv_0_1     |    pointer   |
|kernel_0_1    |  in |   32|   ap_none  |      kernel_0_1      |    pointer   |
|cal_conv_0_2  |  in |   32|   ap_none  |     cal_conv_0_2     |    pointer   |
|kernel_0_2    |  in |   32|   ap_none  |      kernel_0_2      |    pointer   |
|cal_conv_1_0  |  in |   32|   ap_none  |     cal_conv_1_0     |    pointer   |
|kernel_1_0    |  in |   32|   ap_none  |      kernel_1_0      |    pointer   |
|cal_conv_1_1  |  in |   32|   ap_none  |     cal_conv_1_1     |    pointer   |
|kernel_1_1    |  in |   32|   ap_none  |      kernel_1_1      |    pointer   |
|cal_conv_1_2  |  in |   32|   ap_none  |     cal_conv_1_2     |    pointer   |
|kernel_1_2    |  in |   32|   ap_none  |      kernel_1_2      |    pointer   |
|cal_conv_2_0  |  in |   32|   ap_none  |     cal_conv_2_0     |    pointer   |
|kernel_2_0    |  in |   32|   ap_none  |      kernel_2_0      |    pointer   |
|cal_conv_2_1  |  in |   32|   ap_none  |     cal_conv_2_1     |    pointer   |
|kernel_2_1    |  in |   32|   ap_none  |      kernel_2_1      |    pointer   |
|cal_conv_2_2  |  in |   32|   ap_none  |     cal_conv_2_2     |    pointer   |
|kernel_2_2    |  in |   32|   ap_none  |      kernel_2_2      |    pointer   |
+--------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 1
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.47>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%cal_conv_2_0_load = load i32* @cal_conv_2_0, align 8" [conv.cpp:34]   --->   Operation 5 'load' 'cal_conv_2_0_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%kernel_2_0_load = load i32* @kernel_2_0, align 8" [conv.cpp:34]   --->   Operation 6 'load' 'kernel_2_0_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (8.47ns)   --->   "%mul_ln34_6 = mul nsw i32 %cal_conv_2_0_load, %kernel_2_0_load" [conv.cpp:34]   --->   Operation 7 'mul' 'mul_ln34_6' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%cal_conv_2_1_load = load i32* @cal_conv_2_1, align 4" [conv.cpp:34]   --->   Operation 8 'load' 'cal_conv_2_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%kernel_2_1_load = load i32* @kernel_2_1, align 4" [conv.cpp:34]   --->   Operation 9 'load' 'kernel_2_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (8.47ns)   --->   "%mul_ln34_7 = mul nsw i32 %cal_conv_2_1_load, %kernel_2_1_load" [conv.cpp:34]   --->   Operation 10 'mul' 'mul_ln34_7' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%cal_conv_2_2_load = load i32* @cal_conv_2_2, align 8" [conv.cpp:34]   --->   Operation 11 'load' 'cal_conv_2_2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%kernel_2_2_load = load i32* @kernel_2_2, align 8" [conv.cpp:34]   --->   Operation 12 'load' 'kernel_2_2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (8.47ns)   --->   "%mul_ln34_8 = mul nsw i32 %cal_conv_2_2_load, %kernel_2_2_load" [conv.cpp:34]   --->   Operation 13 'mul' 'mul_ln34_8' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 8.47>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%cal_conv_1_1_load = load i32* @cal_conv_1_1, align 4" [conv.cpp:34]   --->   Operation 14 'load' 'cal_conv_1_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%kernel_1_1_load = load i32* @kernel_1_1, align 4" [conv.cpp:34]   --->   Operation 15 'load' 'kernel_1_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (8.47ns)   --->   "%mul_ln34_4 = mul nsw i32 %cal_conv_1_1_load, %kernel_1_1_load" [conv.cpp:34]   --->   Operation 16 'mul' 'mul_ln34_4' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%cal_conv_1_2_load = load i32* @cal_conv_1_2, align 4" [conv.cpp:34]   --->   Operation 17 'load' 'cal_conv_1_2_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%kernel_1_2_load = load i32* @kernel_1_2, align 4" [conv.cpp:34]   --->   Operation 18 'load' 'kernel_1_2_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (8.47ns)   --->   "%mul_ln34_5 = mul nsw i32 %cal_conv_1_2_load, %kernel_1_2_load" [conv.cpp:34]   --->   Operation 19 'mul' 'mul_ln34_5' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln34_4 = add i32 %mul_ln34_7, %mul_ln34_8" [conv.cpp:34]   --->   Operation 20 'add' 'add_ln34_4' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 21 [1/1] (4.50ns) (root node of TernaryAdder)   --->   "%add_ln34_5 = add i32 %add_ln34_4, %mul_ln34_6" [conv.cpp:34]   --->   Operation 21 'add' 'add_ln34_5' <Predicate = true> <Delay = 4.50> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 8.47>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%cal_conv_0_0_load = load i32* @cal_conv_0_0, align 16" [conv.cpp:34]   --->   Operation 22 'load' 'cal_conv_0_0_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%kernel_0_0_load = load i32* @kernel_0_0, align 16" [conv.cpp:34]   --->   Operation 23 'load' 'kernel_0_0_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (8.47ns)   --->   "%mul_ln34 = mul nsw i32 %cal_conv_0_0_load, %kernel_0_0_load" [conv.cpp:34]   --->   Operation 24 'mul' 'mul_ln34' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%cal_conv_0_1_load = load i32* @cal_conv_0_1, align 4" [conv.cpp:34]   --->   Operation 25 'load' 'cal_conv_0_1_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%kernel_0_1_load = load i32* @kernel_0_1, align 4" [conv.cpp:34]   --->   Operation 26 'load' 'kernel_0_1_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (8.47ns)   --->   "%mul_ln34_1 = mul nsw i32 %cal_conv_0_1_load, %kernel_0_1_load" [conv.cpp:34]   --->   Operation 27 'mul' 'mul_ln34_1' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%cal_conv_0_2_load = load i32* @cal_conv_0_2, align 8" [conv.cpp:34]   --->   Operation 28 'load' 'cal_conv_0_2_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%kernel_0_2_load = load i32* @kernel_0_2, align 8" [conv.cpp:34]   --->   Operation 29 'load' 'kernel_0_2_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (8.47ns)   --->   "%mul_ln34_2 = mul nsw i32 %cal_conv_0_2_load, %kernel_0_2_load" [conv.cpp:34]   --->   Operation 30 'mul' 'mul_ln34_2' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%cal_conv_1_0_load = load i32* @cal_conv_1_0, align 4" [conv.cpp:34]   --->   Operation 31 'load' 'cal_conv_1_0_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%kernel_1_0_load = load i32* @kernel_1_0, align 4" [conv.cpp:34]   --->   Operation 32 'load' 'kernel_1_0_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (8.47ns)   --->   "%mul_ln34_3 = mul nsw i32 %cal_conv_1_0_load, %kernel_1_0_load" [conv.cpp:34]   --->   Operation 33 'mul' 'mul_ln34_3' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln34_3 = add i32 %mul_ln34_4, %mul_ln34_5" [conv.cpp:34]   --->   Operation 34 'add' 'add_ln34_3' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 35 [1/1] (4.50ns) (root node of TernaryAdder)   --->   "%add_ln34_6 = add i32 %add_ln34_5, %add_ln34_3" [conv.cpp:34]   --->   Operation 35 'add' 'add_ln34_6' <Predicate = true> <Delay = 4.50> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 7.20>
ST_4 : Operation 36 [1/1] (2.70ns)   --->   "%add_ln34 = add i32 %mul_ln34, %mul_ln34_1" [conv.cpp:34]   --->   Operation 36 'add' 'add_ln34' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (2.70ns)   --->   "%add_ln34_1 = add i32 %mul_ln34_2, %mul_ln34_3" [conv.cpp:34]   --->   Operation 37 'add' 'add_ln34_1' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln34_2 = add i32 %add_ln34_1, %add_ln34" [conv.cpp:34]   --->   Operation 38 'add' 'add_ln34_2' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 39 [1/1] (4.50ns) (root node of TernaryAdder)   --->   "%add_ln34_7 = add nsw i32 %add_ln34_6, %add_ln34_2" [conv.cpp:34]   --->   Operation 39 'add' 'add_ln34_7' <Predicate = true> <Delay = 4.50> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "ret i32 %add_ln34_7" [conv.cpp:37]   --->   Operation 40 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 1
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ cal_conv_0_0]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_0_0]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ cal_conv_0_1]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_0_1]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ cal_conv_0_2]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_0_2]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ cal_conv_1_0]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_1_0]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ cal_conv_1_1]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_1_1]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ cal_conv_1_2]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_1_2]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ cal_conv_2_0]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_2_0]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ cal_conv_2_1]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_2_1]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ cal_conv_2_2]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_2_2]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
cal_conv_2_0_load (load) [ 00000]
kernel_2_0_load   (load) [ 00000]
mul_ln34_6        (mul ) [ 01100]
cal_conv_2_1_load (load) [ 00000]
kernel_2_1_load   (load) [ 00000]
mul_ln34_7        (mul ) [ 01100]
cal_conv_2_2_load (load) [ 00000]
kernel_2_2_load   (load) [ 00000]
mul_ln34_8        (mul ) [ 01100]
cal_conv_1_1_load (load) [ 00000]
kernel_1_1_load   (load) [ 00000]
mul_ln34_4        (mul ) [ 01010]
cal_conv_1_2_load (load) [ 00000]
kernel_1_2_load   (load) [ 00000]
mul_ln34_5        (mul ) [ 01010]
add_ln34_4        (add ) [ 00000]
add_ln34_5        (add ) [ 01010]
cal_conv_0_0_load (load) [ 00000]
kernel_0_0_load   (load) [ 00000]
mul_ln34          (mul ) [ 01001]
cal_conv_0_1_load (load) [ 00000]
kernel_0_1_load   (load) [ 00000]
mul_ln34_1        (mul ) [ 01001]
cal_conv_0_2_load (load) [ 00000]
kernel_0_2_load   (load) [ 00000]
mul_ln34_2        (mul ) [ 01001]
cal_conv_1_0_load (load) [ 00000]
kernel_1_0_load   (load) [ 00000]
mul_ln34_3        (mul ) [ 01001]
add_ln34_3        (add ) [ 00000]
add_ln34_6        (add ) [ 01001]
add_ln34          (add ) [ 00000]
add_ln34_1        (add ) [ 00000]
add_ln34_2        (add ) [ 00000]
add_ln34_7        (add ) [ 00000]
ret_ln37          (ret ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="cal_conv_0_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cal_conv_0_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="kernel_0_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_0_0"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="cal_conv_0_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cal_conv_0_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="kernel_0_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_0_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="cal_conv_0_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cal_conv_0_2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="kernel_0_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_0_2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="cal_conv_1_0">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cal_conv_1_0"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="kernel_1_0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_1_0"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="cal_conv_1_1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cal_conv_1_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="kernel_1_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_1_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="cal_conv_1_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cal_conv_1_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="kernel_1_2">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_1_2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="cal_conv_2_0">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cal_conv_2_0"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="kernel_2_0">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_2_0"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="cal_conv_2_1">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cal_conv_2_1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="kernel_2_1">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_2_1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="cal_conv_2_2">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cal_conv_2_2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="kernel_2_2">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_2_2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="cal_conv_2_0_load_load_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="32" slack="0"/>
<pin id="38" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cal_conv_2_0_load/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="kernel_2_0_load_load_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="32" slack="0"/>
<pin id="42" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_2_0_load/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="mul_ln34_6_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="32" slack="0"/>
<pin id="46" dir="0" index="1" bw="32" slack="0"/>
<pin id="47" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln34_6/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="cal_conv_2_1_load_load_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="32" slack="0"/>
<pin id="52" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cal_conv_2_1_load/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="kernel_2_1_load_load_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="0"/>
<pin id="56" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_2_1_load/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="mul_ln34_7_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="0"/>
<pin id="61" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln34_7/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="cal_conv_2_2_load_load_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cal_conv_2_2_load/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="kernel_2_2_load_load_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_2_2_load/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="mul_ln34_8_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln34_8/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="cal_conv_1_1_load_load_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cal_conv_1_1_load/2 "/>
</bind>
</comp>

<comp id="82" class="1004" name="kernel_1_1_load_load_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_1_1_load/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="mul_ln34_4_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln34_4/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="cal_conv_1_2_load_load_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cal_conv_1_2_load/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="kernel_1_2_load_load_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_1_2_load/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="mul_ln34_5_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln34_5/2 "/>
</bind>
</comp>

<comp id="106" class="1004" name="add_ln34_4_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="1"/>
<pin id="108" dir="0" index="1" bw="32" slack="1"/>
<pin id="109" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_4/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="add_ln34_5_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="1"/>
<pin id="113" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_5/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="cal_conv_0_0_load_load_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="0"/>
<pin id="117" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cal_conv_0_0_load/3 "/>
</bind>
</comp>

<comp id="119" class="1004" name="kernel_0_0_load_load_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="0"/>
<pin id="121" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_0_0_load/3 "/>
</bind>
</comp>

<comp id="123" class="1004" name="mul_ln34_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="0"/>
<pin id="125" dir="0" index="1" bw="32" slack="0"/>
<pin id="126" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln34/3 "/>
</bind>
</comp>

<comp id="129" class="1004" name="cal_conv_0_1_load_load_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="0"/>
<pin id="131" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cal_conv_0_1_load/3 "/>
</bind>
</comp>

<comp id="133" class="1004" name="kernel_0_1_load_load_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="0"/>
<pin id="135" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_0_1_load/3 "/>
</bind>
</comp>

<comp id="137" class="1004" name="mul_ln34_1_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="0"/>
<pin id="139" dir="0" index="1" bw="32" slack="0"/>
<pin id="140" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln34_1/3 "/>
</bind>
</comp>

<comp id="143" class="1004" name="cal_conv_0_2_load_load_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="0"/>
<pin id="145" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cal_conv_0_2_load/3 "/>
</bind>
</comp>

<comp id="147" class="1004" name="kernel_0_2_load_load_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="0"/>
<pin id="149" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_0_2_load/3 "/>
</bind>
</comp>

<comp id="151" class="1004" name="mul_ln34_2_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="0"/>
<pin id="153" dir="0" index="1" bw="32" slack="0"/>
<pin id="154" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln34_2/3 "/>
</bind>
</comp>

<comp id="157" class="1004" name="cal_conv_1_0_load_load_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="0"/>
<pin id="159" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cal_conv_1_0_load/3 "/>
</bind>
</comp>

<comp id="161" class="1004" name="kernel_1_0_load_load_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="0"/>
<pin id="163" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_1_0_load/3 "/>
</bind>
</comp>

<comp id="165" class="1004" name="mul_ln34_3_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="0"/>
<pin id="167" dir="0" index="1" bw="32" slack="0"/>
<pin id="168" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln34_3/3 "/>
</bind>
</comp>

<comp id="171" class="1004" name="add_ln34_3_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="1"/>
<pin id="173" dir="0" index="1" bw="32" slack="1"/>
<pin id="174" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_3/3 "/>
</bind>
</comp>

<comp id="175" class="1004" name="add_ln34_6_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="1"/>
<pin id="177" dir="0" index="1" bw="32" slack="0"/>
<pin id="178" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_6/3 "/>
</bind>
</comp>

<comp id="180" class="1004" name="add_ln34_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="1"/>
<pin id="182" dir="0" index="1" bw="32" slack="1"/>
<pin id="183" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34/4 "/>
</bind>
</comp>

<comp id="184" class="1004" name="add_ln34_1_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="1"/>
<pin id="186" dir="0" index="1" bw="32" slack="1"/>
<pin id="187" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_1/4 "/>
</bind>
</comp>

<comp id="188" class="1004" name="add_ln34_2_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="0"/>
<pin id="191" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_2/4 "/>
</bind>
</comp>

<comp id="194" class="1004" name="add_ln34_7_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="1"/>
<pin id="196" dir="0" index="1" bw="32" slack="0"/>
<pin id="197" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_7/4 "/>
</bind>
</comp>

<comp id="199" class="1005" name="mul_ln34_6_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="1"/>
<pin id="201" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln34_6 "/>
</bind>
</comp>

<comp id="204" class="1005" name="mul_ln34_7_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="1"/>
<pin id="206" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln34_7 "/>
</bind>
</comp>

<comp id="209" class="1005" name="mul_ln34_8_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="1"/>
<pin id="211" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln34_8 "/>
</bind>
</comp>

<comp id="214" class="1005" name="mul_ln34_4_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="1"/>
<pin id="216" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln34_4 "/>
</bind>
</comp>

<comp id="219" class="1005" name="mul_ln34_5_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="1"/>
<pin id="221" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln34_5 "/>
</bind>
</comp>

<comp id="224" class="1005" name="add_ln34_5_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="1"/>
<pin id="226" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln34_5 "/>
</bind>
</comp>

<comp id="229" class="1005" name="mul_ln34_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="1"/>
<pin id="231" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln34 "/>
</bind>
</comp>

<comp id="234" class="1005" name="mul_ln34_1_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="1"/>
<pin id="236" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln34_1 "/>
</bind>
</comp>

<comp id="239" class="1005" name="mul_ln34_2_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="1"/>
<pin id="241" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln34_2 "/>
</bind>
</comp>

<comp id="244" class="1005" name="mul_ln34_3_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="1"/>
<pin id="246" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln34_3 "/>
</bind>
</comp>

<comp id="249" class="1005" name="add_ln34_6_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="1"/>
<pin id="251" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln34_6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="39"><net_src comp="24" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="43"><net_src comp="26" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="48"><net_src comp="36" pin="1"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="40" pin="1"/><net_sink comp="44" pin=1"/></net>

<net id="53"><net_src comp="28" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="30" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="62"><net_src comp="50" pin="1"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="54" pin="1"/><net_sink comp="58" pin=1"/></net>

<net id="67"><net_src comp="32" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="34" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="76"><net_src comp="64" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="68" pin="1"/><net_sink comp="72" pin=1"/></net>

<net id="81"><net_src comp="16" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="18" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="90"><net_src comp="78" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="82" pin="1"/><net_sink comp="86" pin=1"/></net>

<net id="95"><net_src comp="20" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="22" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="104"><net_src comp="92" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="96" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="114"><net_src comp="106" pin="2"/><net_sink comp="110" pin=0"/></net>

<net id="118"><net_src comp="0" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="122"><net_src comp="2" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="127"><net_src comp="115" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="128"><net_src comp="119" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="132"><net_src comp="4" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="136"><net_src comp="6" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="141"><net_src comp="129" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="142"><net_src comp="133" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="146"><net_src comp="8" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="150"><net_src comp="10" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="155"><net_src comp="143" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="147" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="160"><net_src comp="12" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="164"><net_src comp="14" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="169"><net_src comp="157" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="161" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="179"><net_src comp="171" pin="2"/><net_sink comp="175" pin=1"/></net>

<net id="192"><net_src comp="184" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="180" pin="2"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="188" pin="2"/><net_sink comp="194" pin=1"/></net>

<net id="202"><net_src comp="44" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="207"><net_src comp="58" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="212"><net_src comp="72" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="217"><net_src comp="86" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="222"><net_src comp="100" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="227"><net_src comp="110" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="232"><net_src comp="123" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="237"><net_src comp="137" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="242"><net_src comp="151" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="247"><net_src comp="165" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="252"><net_src comp="175" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="194" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: cal_conv_0_0 | {}
	Port: kernel_0_0 | {}
	Port: cal_conv_0_1 | {}
	Port: kernel_0_1 | {}
	Port: cal_conv_0_2 | {}
	Port: kernel_0_2 | {}
	Port: cal_conv_1_0 | {}
	Port: kernel_1_0 | {}
	Port: cal_conv_1_1 | {}
	Port: kernel_1_1 | {}
	Port: cal_conv_1_2 | {}
	Port: kernel_1_2 | {}
	Port: cal_conv_2_0 | {}
	Port: kernel_2_0 | {}
	Port: cal_conv_2_1 | {}
	Port: kernel_2_1 | {}
	Port: cal_conv_2_2 | {}
	Port: kernel_2_2 | {}
 - Input state : 
	Port: single_conv_calculat : cal_conv_0_0 | {3 }
	Port: single_conv_calculat : kernel_0_0 | {3 }
	Port: single_conv_calculat : cal_conv_0_1 | {3 }
	Port: single_conv_calculat : kernel_0_1 | {3 }
	Port: single_conv_calculat : cal_conv_0_2 | {3 }
	Port: single_conv_calculat : kernel_0_2 | {3 }
	Port: single_conv_calculat : cal_conv_1_0 | {3 }
	Port: single_conv_calculat : kernel_1_0 | {3 }
	Port: single_conv_calculat : cal_conv_1_1 | {2 }
	Port: single_conv_calculat : kernel_1_1 | {2 }
	Port: single_conv_calculat : cal_conv_1_2 | {2 }
	Port: single_conv_calculat : kernel_1_2 | {2 }
	Port: single_conv_calculat : cal_conv_2_0 | {1 }
	Port: single_conv_calculat : kernel_2_0 | {1 }
	Port: single_conv_calculat : cal_conv_2_1 | {1 }
	Port: single_conv_calculat : kernel_2_1 | {1 }
	Port: single_conv_calculat : cal_conv_2_2 | {1 }
	Port: single_conv_calculat : kernel_2_2 | {1 }
  - Chain level:
	State 1
		mul_ln34_6 : 1
		mul_ln34_7 : 1
		mul_ln34_8 : 1
	State 2
		mul_ln34_4 : 1
		mul_ln34_5 : 1
		add_ln34_5 : 1
	State 3
		mul_ln34 : 1
		mul_ln34_1 : 1
		mul_ln34_2 : 1
		mul_ln34_3 : 1
		add_ln34_6 : 1
	State 4
		add_ln34_2 : 1
		add_ln34_7 : 2
		ret_ln37 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|---------|
| Operation|  Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|-------------------|---------|---------|---------|
|          | add_ln34_4_fu_106 |    0    |    0    |    32   |
|          | add_ln34_5_fu_110 |    0    |    0    |    32   |
|          | add_ln34_3_fu_171 |    0    |    0    |    32   |
|    add   | add_ln34_6_fu_175 |    0    |    0    |    32   |
|          |  add_ln34_fu_180  |    0    |    0    |    39   |
|          | add_ln34_1_fu_184 |    0    |    0    |    39   |
|          | add_ln34_2_fu_188 |    0    |    0    |    32   |
|          | add_ln34_7_fu_194 |    0    |    0    |    32   |
|----------|-------------------|---------|---------|---------|
|          |  mul_ln34_6_fu_44 |    3    |    0    |    21   |
|          |  mul_ln34_7_fu_58 |    3    |    0    |    21   |
|          |  mul_ln34_8_fu_72 |    3    |    0    |    21   |
|          |  mul_ln34_4_fu_86 |    3    |    0    |    21   |
|    mul   | mul_ln34_5_fu_100 |    3    |    0    |    21   |
|          |  mul_ln34_fu_123  |    3    |    0    |    21   |
|          | mul_ln34_1_fu_137 |    3    |    0    |    21   |
|          | mul_ln34_2_fu_151 |    3    |    0    |    21   |
|          | mul_ln34_3_fu_165 |    3    |    0    |    21   |
|----------|-------------------|---------|---------|---------|
|   Total  |                   |    27   |    0    |   459   |
|----------|-------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|add_ln34_5_reg_224|   32   |
|add_ln34_6_reg_249|   32   |
|mul_ln34_1_reg_234|   32   |
|mul_ln34_2_reg_239|   32   |
|mul_ln34_3_reg_244|   32   |
|mul_ln34_4_reg_214|   32   |
|mul_ln34_5_reg_219|   32   |
|mul_ln34_6_reg_199|   32   |
|mul_ln34_7_reg_204|   32   |
|mul_ln34_8_reg_209|   32   |
| mul_ln34_reg_229 |   32   |
+------------------+--------+
|       Total      |   352  |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           | DSP48E |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   27   |    0   |   459  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   352  |    -   |
+-----------+--------+--------+--------+
|   Total   |   27   |   352  |   459  |
+-----------+--------+--------+--------+
