#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Jun  2 11:35:45 2020
# Process ID: 5188
# Current directory: C:/eFPGA/12_PS_7_SEG
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2856 C:\eFPGA\12_PS_7_SEG\12_PS_7_SEG.xpr
# Log file: C:/eFPGA/12_PS_7_SEG/vivado.log
# Journal file: C:/eFPGA/12_PS_7_SEG\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG.xpr
create_bd_design "design_1"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {pl_led_g ( pl_led_g ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_0/GPIO]
undo
startgroup
set_property -dict [list CONFIG.PCW_USE_M_AXI_GP0 {1}] [get_bd_cells processing_system7_0]
endgroup
startgroup
set_property -dict [list CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} CONFIG.PCW_GPIO_EMIO_GPIO_IO {1}] [get_bd_cells processing_system7_0]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins processing_system7_0/GPIO_0]
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {pl_led_g ( pl_led_g ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_0/GPIO]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_0/S_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
endgroup
set_property name GPIO_SW [get_bd_intf_ports GPIO_0_0]
make_wrapper -files [get_files C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
launch_runs synth_1 -jobs 24
wait_on_run synth_1
launch_runs impl_1 -jobs 24
wait_on_run impl_1
open_run impl_1
set_property IOSTANDARD LVCMOS33 [get_ports [list {GPIO_SW_tri_io[0]}]]
open_bd_design {C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG.srcs/sources_1/bd/design_1/design_1.bd}
set_property location {1013 -256} [get_bd_intf_ports pl_led_g]
set_property location {1162 -413} [get_bd_intf_ports pl_led_g]
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {8} CONFIG.GPIO_BOARD_INTERFACE {Custom}] [get_bd_cells axi_gpio_0]
endgroup
save_bd_design
set_property name SEVEN_SEG [get_bd_intf_ports pl_led_g]
save_bd_design
reset_run design_1_axi_gpio_0_0_synth_1
reset_run synth_1
file mkdir C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG.srcs/constrs_1/new
close [ open C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG.srcs/constrs_1/new/XDC.xdc w ]
add_files -fileset constrs_1 C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG.srcs/constrs_1/new/XDC.xdc
set_property target_constrs_file C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG.srcs/constrs_1/new/XDC.xdc [current_fileset -constrset]
save_constraints -force
launch_runs synth_1 -jobs 24
wait_on_run synth_1
launch_runs impl_1 -jobs 24
wait_on_run impl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
place_ports {SEVEN_SEG_tri_o[0]} M9
place_ports {SEVEN_SEG_tri_o[0]} L15
place_ports {SEVEN_SEG_tri_o[1]} M15
place_ports {SEVEN_SEG_tri_o[2]} L14
place_ports {SEVEN_SEG_tri_o[3]} M14
place_ports {SEVEN_SEG_tri_o[4]} K13
place_ports {SEVEN_SEG_tri_o[5]} L13
place_ports {SEVEN_SEG_tri_o[6]} N13
place_ports {SEVEN_SEG_tri_o[7]} N14
set_property IOSTANDARD LVCMOS33 [get_ports [list {SEVEN_SEG_tri_o[7]} {SEVEN_SEG_tri_o[6]} {SEVEN_SEG_tri_o[5]} {SEVEN_SEG_tri_o[4]} {SEVEN_SEG_tri_o[3]} {SEVEN_SEG_tri_o[2]} {SEVEN_SEG_tri_o[1]} {SEVEN_SEG_tri_o[0]}]]
place_ports {GPIO_SW_tri_io[0]} E11
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 24
wait_on_run impl_1
write_hw_platform -fixed -force  -include_bit -file C:/eFPGA/12_PS_7_SEG/design_1_wrapper.xsa
open_bd_design {C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG.srcs/sources_1/bd/design_1/design_1.bd}
set_property location {1159 -379} [get_bd_intf_ports GPIO_SW]
undo
