/******************************************************************************
 *
 * Copyright(c) 2007 - 2017 Realtek Corporation.
 *
 * This program is free software; you can redistribute it and/or modify it
 * under the terms of version 2 of the GNU General Public License as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful, but WITHOUT
 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
 * more details.
 *
 * The full GNU General Public License is included in this distribution in the
 * file called LICENSE.
 *
 * Contact Information:
 * wlanfae <wlanfae@realtek.com>
 * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park,
 * Hsinchu 300, Taiwan.
 *
 * Larry Finger <Larry.Finger@lwfinger.net>
 *
 *****************************************************************************/

#ifndef _HALBB_CR_INFO_8852A_ACUT_H_
#define _HALBB_CR_INFO_8852A_ACUT_H_

#define DIS_UPD_5MHZ_SYNC_EN_52AA		
#define DIS_UPD_5MHZ_SYNC_EN_52AA_M		
#define UPD_5MHZ_CNT_EN_52AA		
#define UPD_5MHZ_CNT_EN_52AA_M		
#define CLK_640M_EN_52AA		
#define CLK_640M_EN_52AA_M		
#define RFC_CK_PHASE_SEL_52AA		
#define RFC_CK_PHASE_SEL_52AA_M		
#define RFC_CKEN_52AA		
#define RFC_CKEN_52AA_M		
#define DFS_PATH1_EN_52AA		
#define DFS_PATH1_EN_52AA_M		
#define UPD_5MHZ_PHASE_SEL_P0_52AA		
#define UPD_5MHZ_PHASE_SEL_P0_52AA_M		
#define UPD_5MHZ_PHASE_SEL_P0_EN_52AA		
#define UPD_5MHZ_PHASE_SEL_P0_EN_52AA_M		
#define UPD_5MHZ_PHASE_SEL_P1_52AA		
#define UPD_5MHZ_PHASE_SEL_P1_52AA_M		
#define UPD_5MHZ_PHASE_SEL_P1_EN_52AA		
#define UPD_5MHZ_PHASE_SEL_P1_EN_52AA_M		
#define CLK_640M_P0_EN_52AA		
#define CLK_640M_P0_EN_52AA_M		
#define CLK_640M_P1_EN_52AA		
#define CLK_640M_P1_EN_52AA_M		
#define UPD_TOP_CNT_P0_EN_52AA		
#define UPD_TOP_CNT_P0_EN_52AA_M		
#define UPD_TOP_CNT_P1_EN_52AA		
#define UPD_TOP_CNT_P1_EN_52AA_M		
#define P0_SMALL_BW_EN_52AA		
#define P0_SMALL_BW_EN_52AA_M		
#define P1_SMALL_BW_EN_52AA		
#define P1_SMALL_BW_EN_52AA_M		
#define EN_UPD_5MHZ_INV_52AA		
#define EN_UPD_5MHZ_INV_52AA_M		
#define DFS_EN_52AA		
#define DFS_EN_52AA_M		
#define UPD_TD_PHASE_SEL_P0_52AA		
#define UPD_TD_PHASE_SEL_P0_52AA_M		
#define UPD_TD_PHASE_SEL_P0_EN_52AA		
#define UPD_TD_PHASE_SEL_P0_EN_52AA_M		
#define UPD_TD_PHASE_SEL_P1_52AA		
#define UPD_TD_PHASE_SEL_P1_52AA_M		
#define UPD_TD_PHASE_SEL_P1_EN_52AA		
#define UPD_TD_PHASE_SEL_P1_EN_52AA_M		
#define UPD_IN_PHASE_SEL_P0_52AA		
#define UPD_IN_PHASE_SEL_P0_52AA_M		
#define UPD_IN_PHASE_SEL_P0_EN_52AA		
#define UPD_IN_PHASE_SEL_P0_EN_52AA_M		
#define UPD_IN_PHASE_SEL_P1_52AA		
#define UPD_IN_PHASE_SEL_P1_52AA_M		
#define UPD_IN_PHASE_SEL_P1_EN_52AA		
#define UPD_IN_PHASE_SEL_P1_EN_52AA_M		
#define UPD_OUT_PHASE_SEL_P0_52AA		
#define UPD_OUT_PHASE_SEL_P0_52AA_M		
#define UPD_OUT_PHASE_SEL_P0_EN_52AA		
#define UPD_OUT_PHASE_SEL_P0_EN_52AA_M		
#define UPD_OUT_PHASE_SEL_P1_52AA		
#define UPD_OUT_PHASE_SEL_P1_52AA_M		
#define UPD_OUT_PHASE_SEL_P1_EN_52AA		
#define UPD_OUT_PHASE_SEL_P1_EN_52AA_M		
#define UPD_MCU_PHASE_SEL_P0_52AA		
#define UPD_MCU_PHASE_SEL_P0_52AA_M		
#define UPD_MCU_PHASE_SEL_P0_EN_52AA		
#define UPD_MCU_PHASE_SEL_P0_EN_52AA_M		
#define UPD_MCU_PHASE_SEL_P1_52AA		
#define UPD_MCU_PHASE_SEL_P1_52AA_M		
#define UPD_MCU_PHASE_SEL_P1_EN_52AA		
#define UPD_MCU_PHASE_SEL_P1_EN_52AA_M		
#define RSTB_WATCH_DOG_P0_EN_52AA		
#define RSTB_WATCH_DOG_P0_EN_52AA_M		
#define RSTB_WATCH_DOG_P1_EN_52AA		
#define RSTB_WATCH_DOG_P1_EN_52AA_M		
#define P0_PATH_EN_52AA		
#define P0_PATH_EN_52AA_M		
#define P1_PATH_EN_52AA		
#define P1_PATH_EN_52AA_M		
#define DBG_CKEN_52AA		
#define DBG_CKEN_52AA_M		
#define RX_CKEN_CCK_P0_52AA		
#define RX_CKEN_CCK_P0_52AA_M		
#define RX_CKEN_CCK_P1_52AA		
#define RX_CKEN_CCK_P1_52AA_M		
#define TX_CKEN_CCK_P0_52AA		
#define TX_CKEN_CCK_P0_52AA_M		
#define TX_CKEN_CCK_P1_52AA		
#define TX_CKEN_CCK_P1_52AA_M		
#define RX_TD_CKEN_OFDM_P0_52AA		
#define RX_TD_CKEN_OFDM_P0_52AA_M		
#define RX_TD_CKEN_OFDM_P1_52AA		
#define RX_TD_CKEN_OFDM_P1_52AA_M		
#define TX_TD_CKEN_OFDM_P0_52AA		
#define TX_TD_CKEN_OFDM_P0_52AA_M		
#define TX_TD_CKEN_OFDM_P1_52AA		
#define TX_TD_CKEN_OFDM_P1_52AA_M		
#define FORCE_GNT_WL_ON_52AA		
#define FORCE_GNT_WL_ON_52AA_M		
#define FORCE_GNT_WL_VAL_52AA		
#define FORCE_GNT_WL_VAL_52AA_M		
#define LA_CKEN_52AA		0x0014
#define LA_CKEN_52AA_M		0x1
#define PSD_CKEN_52AA		
#define PSD_CKEN_52AA_M		
#define CCX_CKEN_52AA		
#define CCX_CKEN_52AA_M		
#define IFS_CKEN_52AA		
#define IFS_CKEN_52AA_M		
#define DFS_CKEN_52AA		
#define DFS_CKEN_52AA_M		
#define FTM_CKEN_P0_52AA		
#define FTM_CKEN_P0_52AA_M		
#define FTM_CKEN_P1_52AA		
#define FTM_CKEN_P1_52AA_M		
#define TX_IN_CKEN_P0_52AA		
#define TX_IN_CKEN_P0_52AA_M		
#define TX_IN_CKEN_P1_52AA		
#define TX_IN_CKEN_P1_52AA_M		
#define BF_CKEN_P0_52AA		
#define BF_CKEN_P0_52AA_M		
#define BF_CKEN_P1_52AA		
#define BF_CKEN_P1_52AA_M		
#define PAGE00_18_DUMMY_52AA		
#define PAGE00_18_DUMMY_52AA_M		
#define PAGE00_1C_DUMMY_52AA		
#define PAGE00_1C_DUMMY_52AA_M		
#define RSTN_ADC_FIFO_PATH0_52AA		
#define RSTN_ADC_FIFO_PATH0_52AA_M		
#define PAGE00_20_RSV_52AA		
#define PAGE00_20_RSV_52AA_M		
#define RSTN_ADC_FIFO_PATH1_52AA		
#define RSTN_ADC_FIFO_PATH1_52AA_M		
#define PAGE00_24_RSV_52AA		
#define PAGE00_24_RSV_52AA_M		
#define RSTN_ADC_FIFO_PATH2_52AA		
#define RSTN_ADC_FIFO_PATH2_52AA_M		
#define PAGE00_28_RSV_52AA		
#define PAGE00_28_RSV_52AA_M		
#define RSTN_ADC_FIFO_PATH3_52AA		
#define RSTN_ADC_FIFO_PATH3_52AA_M		
#define PAGE00_2C_RSV_52AA		
#define PAGE00_2C_RSV_52AA_M		
#define TOP1_ALL_52AA		
#define TOP1_ALL_52AA_M		
#define INTF_R_MAC_SEL_DMA_52AA		
#define INTF_R_MAC_SEL_DMA_52AA_M		
#define INTF_R_PMAC_CH_INFO_ON_52AA		
#define INTF_R_PMAC_CH_INFO_ON_52AA_M		
#define INTF_R_PMAC_CH_INFO_52AA		
#define INTF_R_PMAC_CH_INFO_52AA_M		
#define INTF_R_INTF_RPT_SEL_P1_52AA		
#define INTF_R_INTF_RPT_SEL_P1_52AA_M		
#define INTF_R_CH_INFO_EN_P0_52AA		
#define INTF_R_CH_INFO_EN_P0_52AA_M		
#define INTF_R_CH_INFO_EN_P1_52AA		
#define INTF_R_CH_INFO_EN_P1_52AA_M		
#define INTF_R_CH_INFO_DATA_SRC_52AA		
#define INTF_R_CH_INFO_DATA_SRC_52AA_M		
#define INTF_R_COMPRESSION_52AA		
#define INTF_R_COMPRESSION_52AA_M		
#define INTF_R_GRP_NUM_NON_HE_52AA		
#define INTF_R_GRP_NUM_NON_HE_52AA_M		
#define INTF_R_GRP_NUM_HE_52AA		
#define INTF_R_GRP_NUM_HE_52AA_M		
#define INTF_R_BLOCK_START_IDX_52AA		
#define INTF_R_BLOCK_START_IDX_52AA_M		
#define INTF_R_BLOCK_END_IDX_52AA		
#define INTF_R_BLOCK_END_IDX_52AA_M		
#define INTF_R_TEST_CH_INFO_EN_52AA		
#define INTF_R_TEST_CH_INFO_EN_52AA_M		
#define INTF_R_TEST_SEG_LEN_52AA		
#define INTF_R_TEST_SEG_LEN_52AA_M		
#define INTF_R_TEST_SEG_NUM_52AA		
#define INTF_R_TEST_SEG_NUM_52AA_M		
#define INTF_R_TEST_VLD_BIT_52AA		
#define INTF_R_TEST_VLD_BIT_52AA_M		
#define INTF_R_ELE_BITMAP_52AA		
#define INTF_R_ELE_BITMAP_52AA_M		
#define INTF_R_TEST_CH_INFO_START_DATA_31_0__52AA		
#define INTF_R_TEST_CH_INFO_START_DATA_31_0__52AA_M		
#define INTF_R_TEST_CH_INFO_START_DATA_63_32__52AA		
#define INTF_R_TEST_CH_INFO_START_DATA_63_32__52AA_M		
#define ANAPAR_PW_0_52AA		
#define ANAPAR_PW_0_52AA_M		
#define ANAPAR_PW_1_52AA		
#define ANAPAR_PW_1_52AA_M		
#define ANAPAR_PW_2_52AA		
#define ANAPAR_PW_2_52AA_M		
#define ANAPAR_PW_3_52AA		
#define ANAPAR_PW_3_52AA_M		
#define ANAPAR_PW_4_52AA		
#define ANAPAR_PW_4_52AA_M		
#define ANAPAR_PW_5_52AA		
#define ANAPAR_PW_5_52AA_M		
#define ANAPAR_PW_6_52AA		
#define ANAPAR_PW_6_52AA_M		
#define ANAPAR_PW_7_52AA		
#define ANAPAR_PW_7_52AA_M		
#define ANAPAR_PW_8_52AA		
#define ANAPAR_PW_8_52AA_M		
#define ANAPAR_PW_9_52AA		
#define ANAPAR_PW_9_52AA_M		
#define ANAPAR_PW_10_52AA		
#define ANAPAR_PW_10_52AA_M		
#define ANAPAR_PW_11_52AA		
#define ANAPAR_PW_11_52AA_M		
#define ANAPAR_PW_12_52AA		
#define ANAPAR_PW_12_52AA_M		
#define ANAPAR_PW_13_52AA		
#define ANAPAR_PW_13_52AA_M		
#define ANAPAR_PW_14_52AA		
#define ANAPAR_PW_14_52AA_M		
#define ANAPAR_PW_15_52AA		
#define ANAPAR_PW_15_52AA_M		
#define ANAPAR_0_52AA		
#define ANAPAR_0_52AA_M		
#define ANAPAR_1_52AA		
#define ANAPAR_1_52AA_M		
#define ANAPAR_2_52AA		
#define ANAPAR_2_52AA_M		
#define ANAPAR_3_52AA		
#define ANAPAR_3_52AA_M		
#define ANAPAR_4_52AA		
#define ANAPAR_4_52AA_M		
#define ANAPAR_5_52AA		
#define ANAPAR_5_52AA_M		
#define ANAPAR_6_52AA		
#define ANAPAR_6_52AA_M		
#define ANAPAR_7_52AA		
#define ANAPAR_7_52AA_M		
#define ANAPAR_8_52AA		
#define ANAPAR_8_52AA_M		
#define ANAPAR_9_52AA		
#define ANAPAR_9_52AA_M		
#define ANAPAR_10_52AA		
#define ANAPAR_10_52AA_M		
#define ANAPAR_11_52AA		
#define ANAPAR_11_52AA_M		
#define ANAPAR_12_52AA		
#define ANAPAR_12_52AA_M		
#define ANAPAR_13_52AA		
#define ANAPAR_13_52AA_M		
#define ANAPAR_14_52AA		
#define ANAPAR_14_52AA_M		
#define ANAPAR_15_52AA		
#define ANAPAR_15_52AA_M		
#define RFE_E_52AA		
#define RFE_E_52AA_M		
#define RFE_O_SEL_DBG_52AA		
#define RFE_O_SEL_DBG_52AA_M		
#define RFE_SEL_PATH_31_0__52AA		
#define RFE_SEL_PATH_31_0__52AA_M		
#define RFE_SEL_PATH_63_32__52AA		
#define RFE_SEL_PATH_63_32__52AA_M		
#define RFE_SEL_DBG_MAC1_52AA		
#define RFE_SEL_DBG_MAC1_52AA_M		
#define DLYSEL0_PINMUX_I_52AA		
#define DLYSEL0_PINMUX_I_52AA_M		
#define DLYSEL1_PINMUX_I_52AA		
#define DLYSEL1_PINMUX_I_52AA_M		
#define DLYSEL0_PINMUX_O_52AA		
#define DLYSEL0_PINMUX_O_52AA_M		
#define DLYSEL1_PINMUX_O_52AA		
#define DLYSEL1_PINMUX_O_52AA_M		
#define DBG_GPIO_SEL_P0_52AA		
#define DBG_GPIO_SEL_P0_52AA_M		
#define DBG_GPIO_SEL_P1_52AA		
#define DBG_GPIO_SEL_P1_52AA_M		
#define DBG_GPIO_MAC_SEL_52AA		
#define DBG_GPIO_MAC_SEL_52AA_M		
#define TEST_PIN_OE_52AA		
#define TEST_PIN_OE_52AA_M		
#define PINMUX_SEL_52AA		
#define PINMUX_SEL_52AA_M		
#define AFE_DEB_INFILTER_MSB_LSB_52AA		
#define AFE_DEB_INFILTER_MSB_LSB_52AA_M		
#define AFE_DEB_PREFILTER_MSB_LSB_52AA		
#define AFE_DEB_PREFILTER_MSB_LSB_52AA_M		
#define MBIST_PINMUX_SEL_52AA		
#define MBIST_PINMUX_SEL_52AA_M		
#define AFE_UPD80_PHASE_52AA		
#define AFE_UPD80_PHASE_52AA_M		
#define AFE_DBG_SRAM_FREQ_52AA		
#define AFE_DBG_SRAM_FREQ_52AA_M		
#define LO_SEL_80P80_52AA		
#define LO_SEL_80P80_52AA_M		
#define LO_SEL_2X2_52AA		
#define LO_SEL_2X2_52AA_M		
#define LO_SEL_1X1_52AA		
#define LO_SEL_1X1_52AA_M		
#define LO_SEL_DBCC_52AA		
#define LO_SEL_DBCC_52AA_M		
#define LO_SEL_HWEN_52AA		
#define LO_SEL_HWEN_52AA_M		
#define LO_SEL_SW_52AA		0xB5C
#define LO_SEL_SW_52AA_M	0xC00	
#define LO_SEL_CH20_INV_52AA		
#define LO_SEL_CH20_INV_52AA_M		
#define DIS_CCK_CCA_TO_RFC_52AA		
#define DIS_CCK_CCA_TO_RFC_52AA_M		
#define DIS_OFDM_CCA_TO_RFC_52AA		
#define DIS_OFDM_CCA_TO_RFC_52AA_M		
#define CCA_MASK_EN_52AA		
#define CCA_MASK_EN_52AA_M		
#define TIME_CCA_MASK_RX_I_52AA		
#define TIME_CCA_MASK_RX_I_52AA_M		
#define TIME_CCA_MASK_BRK_I_52AA		
#define TIME_CCA_MASK_BRK_I_52AA_M		
#define TIME_CCA_MASK_BRK_CCK_I_52AA		
#define TIME_CCA_MASK_BRK_CCK_I_52AA_M		
#define TIME_CCA_MASK_RIFS_I_52AA		
#define TIME_CCA_MASK_RIFS_I_52AA_M		
#define TIME_CCA_MASK_HT_I_52AA		
#define TIME_CCA_MASK_HT_I_52AA_M		
#define TIME_CCA_MASK_T2R_I_52AA		
#define TIME_CCA_MASK_T2R_I_52AA_M		
#define TIME_CCA_MASK_T2R_TB_I_52AA		
#define TIME_CCA_MASK_T2R_TB_I_52AA_M		
#define TIME_CCA_MASK_T2R_TXTP_I_52AA		
#define TIME_CCA_MASK_T2R_TXTP_I_52AA_M		
#define TIME_CCA_MASK_RX_NDP_I_52AA		
#define TIME_CCA_MASK_RX_NDP_I_52AA_M		
#define CCA_MASK_T2R_TXTP_I_52AA		
#define CCA_MASK_T2R_TXTP_I_52AA_M		
#define CCA_MASK_T2R_EN_I_52AA		
#define CCA_MASK_T2R_EN_I_52AA_M		
#define CCA_MASK_T2R_TB_EN_I_52AA		
#define CCA_MASK_T2R_TB_EN_I_52AA_M		
#define CCA_MASK_T2R_MURTS_EN_I_52AA		
#define CCA_MASK_T2R_MURTS_EN_I_52AA_M		
#define CCA_MASK_T2R_TXTP_EN_I_52AA		
#define CCA_MASK_T2R_TXTP_EN_I_52AA_M		
#define CCA_MASK_BRK_EN_I_52AA		
#define CCA_MASK_BRK_EN_I_52AA_M		
#define CCA_MASK_BRK_CCK_EN_I_52AA		
#define CCA_MASK_BRK_CCK_EN_I_52AA_M		
#define CCA_MASK_SEARCH_FAILED_EN_I_52AA		
#define CCA_MASK_SEARCH_FAILED_EN_I_52AA_M		
#define CCA_MASK_RIFS_EN_I_52AA		
#define CCA_MASK_RIFS_EN_I_52AA_M		
#define CCA_MASK_HT_EN_I_52AA		
#define CCA_MASK_HT_EN_I_52AA_M		
#define R1B_CCA_MASK_EN_52AA		
#define R1B_CCA_MASK_EN_52AA_M		
#define TIME_B_CCA_MASK_RX_I_52AA		
#define TIME_B_CCA_MASK_RX_I_52AA_M		
#define TIME_B_CCA_MASK_BRK_I_52AA		
#define TIME_B_CCA_MASK_BRK_I_52AA_M		
#define TIME_B_CCA_MASK_BRK_CCK_I_52AA		
#define TIME_B_CCA_MASK_BRK_CCK_I_52AA_M		
#define TIME_B_CCA_MASK_RIFS_I_52AA		
#define TIME_B_CCA_MASK_RIFS_I_52AA_M		
#define TIME_B_CCA_MASK_HT_I_52AA		
#define TIME_B_CCA_MASK_HT_I_52AA_M		
#define TIME_B_CCA_MASK_T2R_I_52AA		
#define TIME_B_CCA_MASK_T2R_I_52AA_M		
#define TIME_B_CCA_MASK_T2R_TB_I_52AA		
#define TIME_B_CCA_MASK_T2R_TB_I_52AA_M		
#define TIME_B_CCA_MASK_T2R_TXTP_I_52AA		
#define TIME_B_CCA_MASK_T2R_TXTP_I_52AA_M		
#define TIME_B_CCA_MASK_RX_NDP_I_52AA		
#define TIME_B_CCA_MASK_RX_NDP_I_52AA_M		
#define R1B_CCA_MASK_T2R_TXTP_I_52AA		
#define R1B_CCA_MASK_T2R_TXTP_I_52AA_M		
#define R1B_CCA_MASK_T2R_EN_I_52AA		
#define R1B_CCA_MASK_T2R_EN_I_52AA_M		
#define R1B_CCA_MASK_T2R_TB_EN_I_52AA		
#define R1B_CCA_MASK_T2R_TB_EN_I_52AA_M		
#define R1B_CCA_MASK_T2R_MURTS_EN_I_52AA		
#define R1B_CCA_MASK_T2R_MURTS_EN_I_52AA_M		
#define R1B_CCA_MASK_T2R_TXTP_EN_I_52AA		
#define R1B_CCA_MASK_T2R_TXTP_EN_I_52AA_M		
#define R1B_CCA_MASK_BRK_EN_I_52AA		
#define R1B_CCA_MASK_BRK_EN_I_52AA_M		
#define R1B_CCA_MASK_BRK_CCK_EN_I_52AA		
#define R1B_CCA_MASK_BRK_CCK_EN_I_52AA_M		
#define R1B_CCA_MASK_SEARCH_FAILED_EN_I_52AA		
#define R1B_CCA_MASK_SEARCH_FAILED_EN_I_52AA_M		
#define R1B_CCA_MASK_RIFS_EN_I_52AA		
#define R1B_CCA_MASK_RIFS_EN_I_52AA_M		
#define R1B_CCA_MASK_HT_EN_I_52AA		
#define R1B_CCA_MASK_HT_EN_I_52AA_M		
#define EN_RXHP_H2L_52AA		
#define EN_RXHP_H2L_52AA_M		
#define EN_KEEP_AGC_FOR_RIFS_52AA		
#define EN_KEEP_AGC_FOR_RIFS_52AA_M		
#define PWSAV_RIFS_52AA		
#define PWSAV_RIFS_52AA_M		
#define EN_TB_FAIL_52AA		
#define EN_TB_FAIL_52AA_M		
#define RFON_END_CCK_52AA		
#define RFON_END_CCK_52AA_M		
#define RFON_END_OFDM_52AA		
#define RFON_END_OFDM_52AA_M		
#define RIFS_END_52AA		
#define RIFS_END_52AA_M		
#define TIME_TX_TO_RX_END_52AA		
#define TIME_TX_TO_RX_END_52AA_M		
#define TIME_RXHP_H2L_52AA		
#define TIME_RXHP_H2L_52AA_M		
#define TIME_RX_NDP_END_52AA		
#define TIME_RX_NDP_END_52AA_M		
#define TIME_RX_CCK_END_52AA		
#define TIME_RX_CCK_END_52AA_M		
#define TIME_RX_OFDM_END_52AA		
#define TIME_RX_OFDM_END_52AA_M		
#define TIME_RX_BRK_END_52AA		
#define TIME_RX_BRK_END_52AA_M		
#define TIME_RX2RX_HE_TB_END_52AA		
#define TIME_RX2RX_HE_TB_END_52AA_M		
#define TIME_HE_PE04U_I_52AA		
#define TIME_HE_PE04U_I_52AA_M		
#define TIME_HE_PE08U_I_52AA		
#define TIME_HE_PE08U_I_52AA_M		
#define TIME_HE_PE12U_I_52AA		
#define TIME_HE_PE12U_I_52AA_M		
#define TIME_HE_PE16U_I_52AA		
#define TIME_HE_PE16U_I_52AA_M		
#define RX_TD_CKEN_52AA		
#define RX_TD_CKEN_52AA_M		
#define RX_T2F_CKEN_52AA		
#define RX_T2F_CKEN_52AA_M		
#define RX_IN_CKEN_52AA		
#define RX_IN_CKEN_52AA_M		
#define RX_OUT_CKEN_52AA		
#define RX_OUT_CKEN_52AA_M		
#define TX_CKEN_CCK_52AA		
#define TX_CKEN_CCK_52AA_M		
#define TX_CKEN_OFDM_52AA		
#define TX_CKEN_OFDM_52AA_M		
#define TX_OFDM_DLY_52AA		
#define TX_OFDM_DLY_52AA_M		
#define TX_CCK_DLY_52AA		
#define TX_CCK_DLY_52AA_M		
#define TX_OFDM_RF_DLY_160_52AA		
#define TX_OFDM_RF_DLY_160_52AA_M		
#define TX_OFDM_RF_DLY_80_52AA		
#define TX_OFDM_RF_DLY_80_52AA_M		
#define TX_OFDM_RF_DLY_40_52AA		
#define TX_OFDM_RF_DLY_40_52AA_M		
#define TX_OFDM_RF_DLY_20_52AA		
#define TX_OFDM_RF_DLY_20_52AA_M		
#define TX_OFDM_PATH_DLY_160_52AA		
#define TX_OFDM_PATH_DLY_160_52AA_M		
#define TX_OFDM_PATH_DLY_80_52AA		
#define TX_OFDM_PATH_DLY_80_52AA_M		
#define TX_OFDM_PATH_DLY_40_52AA		
#define TX_OFDM_PATH_DLY_40_52AA_M		
#define TX_OFDM_PATH_DLY_20_52AA		
#define TX_OFDM_PATH_DLY_20_52AA_M		
#define TX_CCK_RF_DLY_160_52AA		
#define TX_CCK_RF_DLY_160_52AA_M		
#define TX_CCK_RF_DLY_80_52AA		
#define TX_CCK_RF_DLY_80_52AA_M		
#define TX_CCK_RF_DLY_40_52AA		
#define TX_CCK_RF_DLY_40_52AA_M		
#define TX_CCK_RF_DLY_20_52AA		
#define TX_CCK_RF_DLY_20_52AA_M		
#define TX_CCK_PATH_DLY_160_52AA		
#define TX_CCK_PATH_DLY_160_52AA_M		
#define TX_CCK_PATH_DLY_80_52AA		
#define TX_CCK_PATH_DLY_80_52AA_M		
#define TX_CCK_PATH_DLY_40_52AA		
#define TX_CCK_PATH_DLY_40_52AA_M		
#define TX_CCK_PATH_DLY_20_52AA		
#define TX_CCK_PATH_DLY_20_52AA_M		
#define AFE_DATA_MASK_EN_52AA		
#define AFE_DATA_MASK_EN_52AA_M		
#define AFE_DATA_MASK_TH_SEL_52AA		
#define AFE_DATA_MASK_TH_SEL_52AA_M		
#define AFE_DATA_MASK_TH0_52AA		
#define AFE_DATA_MASK_TH0_52AA_M		
#define AFE_DATA_MASK_TH1_52AA		
#define AFE_DATA_MASK_TH1_52AA_M		
#define AFE_DATA_MASK_TH2_52AA		
#define AFE_DATA_MASK_TH2_52AA_M		
#define AFE_DATA_MASK_TH3_52AA		
#define AFE_DATA_MASK_TH3_52AA_M		
#define MONITOR_SEL0_52AA		
#define MONITOR_SEL0_52AA_M		
#define MONITOR_SEL1_52AA		
#define MONITOR_SEL1_52AA_M		
#define MONITOR_KEEP_52AA		
#define MONITOR_KEEP_52AA_M		
#define REDUCE_PEAK_PW_EN_52AA		
#define REDUCE_PEAK_PW_EN_52AA_M		
#define STOP_CLK_52AA		
#define STOP_CLK_52AA_M		
#define SYNC_UPD_5MHZ_52AA		
#define SYNC_UPD_5MHZ_52AA_M		
#define SMALL_BW_52AA		
#define SMALL_BW_52AA_M		
#define ENABLE_OFDM_52AA		0x800
#define ENABLE_OFDM_52AA_M		0x10
#define ENABLE_CCK_52AA		0x0800
#define ENABLE_CCK_52AA_M	0x20
#define ENABKE_LPS_CCK_52AA		
#define ENABKE_LPS_CCK_52AA_M		
#define ENABLE_LPS_OFDM_52AA		
#define ENABLE_LPS_OFDM_52AA_M		
#define R55MHZ_PHASE_52AA		
#define R55MHZ_PHASE_52AA_M		
#define DIS_CLK_SOURCE_52AA		
#define DIS_CLK_SOURCE_52AA_M		
#define UPD_CLK_ADC_FORCE_ON_52AA		
#define UPD_CLK_ADC_FORCE_ON_52AA_M		
#define UPD_CLK_ADC_FORCE_VAL_52AA		
#define UPD_CLK_ADC_FORCE_VAL_52AA_M		
#define TD_UPD_GEN_FORCE_ON_52AA		
#define TD_UPD_GEN_FORCE_ON_52AA_M		
#define RSTN_EARLY_RELEASE_52AA		
#define RSTN_EARLY_RELEASE_52AA_M		
#define RSTB_ASYNC_UPDGEN_52AA		0x804
#define RSTB_ASYNC_UPDGEN_52AA_M	0x1	
#define RSTB_ASYNC_ALL_52AA		0x804
#define RSTB_ASYNC_ALL_52AA_M		0x2
#define RSTB_ASYNC_RXTD_52AA		0x804
#define RSTB_ASYNC_RXTD_52AA_M		0x4
#define RSTB_ASYNC_TXTD_52AA		0x804
#define RSTB_ASYNC_TXTD_52AA_M		0x8
#define RSTB_ASYNC_RXFD_52AA		0x804
#define RSTB_ASYNC_RXFD_52AA_M		0x10
#define RSTB_ASYNC_TXFD_52AA		0x804
#define RSTB_ASYNC_TXFD_52AA_M		0x20
#define RSTB_ASYNC_TX_OUT_52AA		0x804
#define RSTB_ASYNC_TX_OUT_52AA_M	0x40	
#define RSTB_ASYNC_RX_OUT_52AA		0x804
#define RSTB_ASYNC_RX_OUT_52AA_M	0x80	
#define UPD_CLK_ADC_TX_52AA		
#define UPD_CLK_ADC_TX_52AA_M		
#define RST_HIT_ON_TX_EN_52AA		
#define RST_HIT_ON_TX_EN_52AA_M		
#define RSTN_DAC_FIFO_52AA		
#define RSTN_DAC_FIFO_52AA_M		
#define EN_POP_PRD_RST_ADC_FIFO_I_52AA		
#define EN_POP_PRD_RST_ADC_FIFO_I_52AA_M		
#define RSTB_ASYNC_DAC_52AA		
#define RSTB_ASYNC_DAC_52AA_M		
#define PERIOD_CNT_EN_52AA		
#define PERIOD_CNT_EN_52AA_M		
#define PERIOD_CNT_RST_52AA		
#define PERIOD_CNT_RST_52AA_M		
#define PERIOD_UNIT_SEL_S1_52AA		
#define PERIOD_UNIT_SEL_S1_52AA_M		
#define PERIOD_UNIT_SEL_S2_52AA		
#define PERIOD_UNIT_SEL_S2_52AA_M		
#define PERIOD_UNIT_SEL_S3_52AA		
#define PERIOD_UNIT_SEL_S3_52AA_M		
#define PERIOD_UNIT_SEL_S4_52AA		
#define PERIOD_UNIT_SEL_S4_52AA_M		
#define PERIOD_KEEP_COND_S1_52AA		
#define PERIOD_KEEP_COND_S1_52AA_M		
#define PERIOD_KEEP_COND_S2_52AA		
#define PERIOD_KEEP_COND_S2_52AA_M		
#define PERIOD_KEEP_COND_S3_52AA		
#define PERIOD_KEEP_COND_S3_52AA_M		
#define PERIOD_KEEP_COND_S4_52AA		
#define PERIOD_KEEP_COND_S4_52AA_M		
#define RSTN_ADC_FIFO_52AA		
#define RSTN_ADC_FIFO_52AA_M		
#define IDX_EN_BY_MUX_ST_52AA		
#define IDX_EN_BY_MUX_ST_52AA_M		
#define EN_BY_MUX_ST_52AA		
#define EN_BY_MUX_ST_52AA_M		
#define FILL_EN_BY_MUX_ST_52AA		
#define FILL_EN_BY_MUX_ST_52AA_M		
#define VAL_EN_BY_MUX_ST_52AA		
#define VAL_EN_BY_MUX_ST_52AA_M		
#define APPLY_MUX_ST_52AA		
#define APPLY_MUX_ST_52AA_M		
#define LBK_52AA		
#define LBK_52AA_M		
#define LBK_MODE_52AA		
#define LBK_MODE_52AA_M		
#define ST_CCA_BYPASS_52AA		
#define ST_CCA_BYPASS_52AA_M		
#define PMAC_MOD_52AA		
#define PMAC_MOD_52AA_M		
#define PMAC_52AA		
#define PMAC_52AA_M		
#define PMAC_CORX_52AA		
#define PMAC_CORX_52AA_M		
#define PMAC_TX_52AA		
#define PMAC_TX_52AA_M		
#define PERIOD_R2R_52AA		
#define PERIOD_R2R_52AA_M		
#define DLY_EN_BY_MUX_ST_52AA		
#define DLY_EN_BY_MUX_ST_52AA_M		
#define SYMB_NUM_PKT_FMT_52AA		
#define SYMB_NUM_PKT_FMT_52AA_M		
#define SAMPLE_NUM_PKT_FMT_52AA		
#define SAMPLE_NUM_PKT_FMT_52AA_M		
#define SYMB_NUM_CCA_52AA		
#define SYMB_NUM_CCA_52AA_M		
#define SAMPLE_NUM_CCA_52AA		
#define SAMPLE_NUM_CCA_52AA_M		
#define DBG_FPGA_52AA		
#define DBG_FPGA_52AA_M		
#define RSTB_FPGA_52AA		
#define RSTB_FPGA_52AA_M		
#define CBW_FPGA_52AA		
#define CBW_FPGA_52AA_M		
#define PRICH_FPGA_52AA		
#define PRICH_FPGA_52AA_M		
#define PATH_EN_FPGA_52AA		
#define PATH_EN_FPGA_52AA_M		
#define PATH_EN_1RCCA_FPGA_52AA		
#define PATH_EN_1RCCA_FPGA_52AA_M		
#define INVERSE_ADC_SIGN_BIT_52AA		
#define INVERSE_ADC_SIGN_BIT_52AA_M		
#define INVERSE_WB_ADC_SIGN_BIT_52AA		
#define INVERSE_WB_ADC_SIGN_BIT_52AA_M		
#define CHANGE_PHASE_FPGA_ADC_52AA		
#define CHANGE_PHASE_FPGA_ADC_52AA_M		
#define CHANGE_PHASE_FPGA_WB_ADC_52AA		
#define CHANGE_PHASE_FPGA_WB_ADC_52AA_M		
#define RFTXEN_START_52AA		
#define RFTXEN_START_52AA_M		
#define RFTXEN_END_52AA		
#define RFTXEN_END_52AA_M		
#define PAPE_START_52AA		
#define PAPE_START_52AA_M		
#define PAPE_END_52AA		
#define PAPE_END_52AA_M		
#define TRSW_START_52AA		
#define TRSW_START_52AA_M		
#define TRSW_END_52AA		
#define TRSW_END_52AA_M		
#define LNAOFF_START_52AA		
#define LNAOFF_START_52AA_M		
#define LNAOFF_END_52AA		
#define LNAOFF_END_52AA_M		
#define TRSW_TX_EXTEND_52AA		
#define TRSW_TX_EXTEND_52AA_M		
#define PMAC_GNT_BT_52AA		
#define PMAC_GNT_BT_52AA_M		
#define GNT_BT_52AA		
#define GNT_BT_52AA_M		
#define GNT_BT_TX_52AA		
#define GNT_BT_TX_52AA_M		
#define GNT_WL_52AA		
#define GNT_WL_52AA_M		
#define RFAFE_PWSAV_EN_52AA		
#define RFAFE_PWSAV_EN_52AA_M		
#define RFAFE_PWSAV_SEL_SLEEP_52AA		
#define RFAFE_PWSAV_SEL_SLEEP_52AA_M		
#define RSTB_STANDBY_52AA		
#define RSTB_STANDBY_52AA_M		
#define CCAMASK_TXDIS_52AA		
#define CCAMASK_TXDIS_52AA_M		
#define HW_ANTSW_DIS_BY_GNT_BT_52AA		
#define HW_ANTSW_DIS_BY_GNT_BT_52AA_M		
#define NOTRSW_BT_52AA		
#define NOTRSW_BT_52AA_M		
#define IGNORE_MAC_ID_52AA		
#define IGNORE_MAC_ID_52AA_M		
#define ANTSEL_WATCHDOG_EN_52AA		
#define ANTSEL_WATCHDOG_EN_52AA_M		
#define ANTSEL_WATCHDOG_OPT_52AA		
#define ANTSEL_WATCHDOG_OPT_52AA_M		
#define ANTSEL_WATCHDOG_TH_EXT_52AA		
#define ANTSEL_WATCHDOG_TH_EXT_52AA_M		
#define ANTSEL_WATCHDOG_TH_52AA		
#define ANTSEL_WATCHDOG_TH_52AA_M		
#define MAC_ID_MATCH_52AA		
#define MAC_ID_MATCH_52AA_M		
#define LTE_RX_52AA		
#define LTE_RX_52AA_M		
#define CCK_HIGHPW_52AA		
#define CCK_HIGHPW_52AA_M		
#define AAGC_BY_TABLE_52AA		
#define AAGC_BY_TABLE_52AA_M		
#define EN_LNA_TRSW_52AA		
#define EN_LNA_TRSW_52AA_M		
#define EN_ANTSEL_CCK_52AA		
#define EN_ANTSEL_CCK_52AA_M		
#define IBADC_SHIFT_FPGA_52AA		
#define IBADC_SHIFT_FPGA_52AA_M		
#define WBADC_SHIFT_FPGA_52AA		
#define WBADC_SHIFT_FPGA_52AA_M		
#define BT_TRXMODE_52AA		
#define BT_TRXMODE_52AA_M		
#define BT_TXMODE_52AA		
#define BT_TXMODE_52AA_M		
#define RST_ALL_CNT_52AA	0x0830	
#define RST_ALL_CNT_52AA_M	0x1	
#define ENABLE_ALL_CNT_52AA	0x0830	
#define ENABLE_ALL_CNT_52AA_M		0x2
#define PERIOD_KEEP_EN_S1_52AA		
#define PERIOD_KEEP_EN_S1_52AA_M		
#define PERIOD_KEEP_EN_S2_52AA		
#define PERIOD_KEEP_EN_S2_52AA_M		
#define PERIOD_KEEP_EN_S3_52AA		
#define PERIOD_KEEP_EN_S3_52AA_M		
#define PERIOD_KEEP_EN_S4_52AA		
#define PERIOD_KEEP_EN_S4_52AA_M		
#define BRK_SEL_FOR_CNT_52AA		
#define BRK_SEL_FOR_CNT_52AA_M		
#define CNT_PWDB_TH_52AA	0x0830	
#define CNT_PWDB_TH_52AA_M	0xFFFF0000
#define MAC_PIN_SEL_52AA		
#define MAC_PIN_SEL_52AA_M		
#define CH_IDX_SEG0_52AA		
#define CH_IDX_SEG0_52AA_M		
#define CH_IDX_SEG1_52AA		
#define CH_IDX_SEG1_52AA_M		
#define PLCP_HISTOGRAM_EN_52AA		
#define PLCP_HISTOGRAM_EN_52AA_M		
#define PLCP_HIST_TYPE_SEL_52AA		
#define PLCP_HIST_TYPE_SEL_52AA_M		
#define STS_DIS_TRIG_BY_BRK_52AA		
#define STS_DIS_TRIG_BY_BRK_52AA_M		
#define STS_DIS_TRIG_BY_FAIL_52AA		
#define STS_DIS_TRIG_BY_FAIL_52AA_M		
#define STS_KEEPER_EN_52AA		0x838
#define STS_KEEPER_EN_52AA_M	0x10	
#define STS_KEEPER_READ_52AA		0x838
#define STS_KEEPER_READ_52AA_M		0x20
#define STS_KEEPER_TRIG_COND_52AA		0x838
#define STS_KEEPER_TRIG_COND_52AA_M		0xc0
#define STS_KEEPER_ADDR_52AA		0x838
#define STS_KEEPER_ADDR_52AA_M		0xff00
#define DATAON_TO_STS_FLAG_52AA		
#define DATAON_TO_STS_FLAG_52AA_M		
#define STS_FLAG_GUARD_52AA		
#define STS_FLAG_GUARD_52AA_M		
#define PHYSTS_INCR_DBG_EN_52AA		
#define PHYSTS_INCR_DBG_EN_52AA_M		
#define STS_USER_SEL_52AA		
#define STS_USER_SEL_52AA_M		
#define STS_SEG_SEL_52AA		
#define STS_SEG_SEL_52AA_M		
#define STS_DBG_SEL_52AA		0x838
#define STS_DBG_SEL_52AA_M		0x70000000
#define STS_TRIG_BY_FEQ_END_IN_NDP_52AA		
#define STS_TRIG_BY_FEQ_END_IN_NDP_52AA_M		
#define PHY_STS_BITMAP_SEARCH_FAIL_52AA		
#define PHY_STS_BITMAP_SEARCH_FAIL_52AA_M		
#define PHY_STS_BITMAP_R2T_52AA		
#define PHY_STS_BITMAP_R2T_52AA_M		
#define PHY_STS_BITMAP_CCA_SPOOF_52AA		
#define PHY_STS_BITMAP_CCA_SPOOF_52AA_M		
#define PHY_STS_BITMAP_OFDM_BRK_52AA		
#define PHY_STS_BITMAP_OFDM_BRK_52AA_M		
#define PHY_STS_BITMAP_CCK_BRK_52AA		
#define PHY_STS_BITMAP_CCK_BRK_52AA_M		
#define PHY_STS_BITMAP_DL_MU_SPOOF_52AA		
#define PHY_STS_BITMAP_DL_MU_SPOOF_52AA_M		
#define PHY_STS_BITMAP_HE_MU_52AA		0x854
#define PHY_STS_BITMAP_HE_MU_52AA_M		0xffffffff
#define PHY_STS_BITMAP_VHT_MU_52AA		0x858
#define PHY_STS_BITMAP_VHT_MU_52AA_M	0xffffffff	
#define PHY_STS_BITMAP_UL_TB_SPOOF_52AA		
#define PHY_STS_BITMAP_UL_TB_SPOOF_52AA_M		
#define PHY_STS_BITMAP_TRIGBASE_52AA	0x860	
#define PHY_STS_BITMAP_TRIGBASE_52AA_M	0xffffffff	
#define PHY_STS_BITMAP_CCK_52AA		0x864
#define PHY_STS_BITMAP_CCK_52AA_M	0xffffffff	
#define PHY_STS_BITMAP_LEGACY_52AA		0x868
#define PHY_STS_BITMAP_LEGACY_52AA_M	0xffffffff	
#define PHY_STS_BITMAP_HT_52AA		0x86C
#define PHY_STS_BITMAP_HT_52AA_M	0xffffffff	
#define PHY_STS_BITMAP_VHT_52AA		0x870
#define PHY_STS_BITMAP_VHT_52AA_M	0xffffffff	
#define PHY_STS_BITMAP_HE_52AA		0x874
#define PHY_STS_BITMAP_HE_52AA_M	0xffffffff	
#define PW_CUT_R2T_52AA		
#define PW_CUT_R2T_52AA_M		
#define PW_CUT_TXON_52AA		
#define PW_CUT_TXON_52AA_M		
#define PW_CUT_WAIT_CCA_52AA		
#define PW_CUT_WAIT_CCA_52AA_M		
#define PW_CUT_RX_LEGACY_52AA		
#define PW_CUT_RX_LEGACY_52AA_M		
#define PW_CUT_RX_HTDATA_TIME_52AA		
#define PW_CUT_RX_HTDATA_TIME_52AA_M		
#define PW_CUT_RX_HTDATA_IORD_BCC_52AA		
#define PW_CUT_RX_HTDATA_IORD_BCC_52AA_M		
#define PW_CUT_RX_HTDATA_IORD_LDPC_52AA		
#define PW_CUT_RX_HTDATA_IORD_LDPC_52AA_M		
#define PW_CUT_RX_HTDATA_CSI_RPT_52AA		
#define PW_CUT_RX_HTDATA_CSI_RPT_52AA_M		
#define SEL_V_COLUMN_VAL_EN_52AA		
#define SEL_V_COLUMN_VAL_EN_52AA_M		
#define SEL_V_COLUMN_VAL_52AA		
#define SEL_V_COLUMN_VAL_52AA_M		
#define TXBF_SCAL_FCTR_52AA		
#define TXBF_SCAL_FCTR_52AA_M		
#define TXBF_SCAL_FCTR_EN_52AA		
#define TXBF_SCAL_FCTR_EN_52AA_M		
#define RST_BFER_EDGE_CNT_52AA		
#define RST_BFER_EDGE_CNT_52AA_M		
#define RST_BFEE_EDGE_CNT_52AA		
#define RST_BFEE_EDGE_CNT_52AA_M		
#define CSI_PARA_SEL_TO_RPT_52AA		
#define CSI_PARA_SEL_TO_RPT_52AA_M		
#define DIS_MU_GOUPING_TRIG_FB_CHK_52AA		
#define DIS_MU_GOUPING_TRIG_FB_CHK_52AA_M		
#define GRPING_SEARCH_NUM_52AA		
#define GRPING_SEARCH_NUM_52AA_M		
#define GRP_USER_EN_52AA		
#define GRP_USER_EN_52AA_M		
#define DIS_MU_GRPING_52AA		
#define DIS_MU_GRPING_52AA_M		
#define DIS_BF_USER_CHK_52AA		
#define DIS_BF_USER_CHK_52AA_M		
#define SOUND_DONE_MUX_52AA		
#define SOUND_DONE_MUX_52AA_M		
#define ALWAYS_LAT_GRP_GMER_52AA		
#define ALWAYS_LAT_GRP_GMER_52AA_M		
#define BFEE_NR_NSTS_SEL_52AA		
#define BFEE_NR_NSTS_SEL_52AA_M		
#define CAL_FEEDBACK_CSI_EN_52AA		
#define CAL_FEEDBACK_CSI_EN_52AA_M		
#define RST_TXBF_COMPRESSOR_52AA		
#define RST_TXBF_COMPRESSOR_52AA_M		
#define EN_SNR_RPT_COMP_52AA		
#define EN_SNR_RPT_COMP_52AA_M		
#define TXBF_SNR_RPT_LIMT_EN_52AA		
#define TXBF_SNR_RPT_LIMT_EN_52AA_M		
#define EN_DEF_SNR_52AA		
#define EN_DEF_SNR_52AA_M		
#define DIS_BFEE_GCLK_52AA		
#define DIS_BFEE_GCLK_52AA_M		
#define DIS_MAC_P_52AA		
#define DIS_MAC_P_52AA_M		
#define DIS_CSI_CHKSUM_52AA		
#define DIS_CSI_CHKSUM_52AA_M		
#define DIS_BFEE_CB_LMT_52AA		
#define DIS_BFEE_CB_LMT_52AA_M		
#define BFMX_NDP_TRIG_SEL_52AA		
#define BFMX_NDP_TRIG_SEL_52AA_M		
#define NDP_STANDBY_MUX_52AA		
#define NDP_STANDBY_MUX_52AA_M		
#define CSI_RPT_RATE_SEL_52AA		
#define CSI_RPT_RATE_SEL_52AA_M		
#define DIS_BFER_GCLK_52AA		
#define DIS_BFER_GCLK_52AA_M		
#define CSI_PARA_DBG_SEL_52AA		
#define CSI_PARA_DBG_SEL_52AA_M		
#define DIS_BF_CLK_52AA		
#define DIS_BF_CLK_52AA_M		
#define DEF_DSNR_52AA		
#define DEF_DSNR_52AA_M		
#define BF_MIMO_BUS_DBG_EN_52AA		
#define BF_MIMO_BUS_DBG_EN_52AA_M		
#define BF_MIMO_BUS_DBG_SEL_52AA		
#define BF_MIMO_BUS_DBG_SEL_52AA_M		
#define DEF_SNR0_52AA		
#define DEF_SNR0_52AA_M		
#define DEF_SNR1_52AA		
#define DEF_SNR1_52AA_M		
#define DEF_SNR2_52AA		
#define DEF_SNR2_52AA_M		
#define DEF_SNR3_52AA		
#define DEF_SNR3_52AA_M		
#define CSI_PARA_USER_EN_0_52AA		
#define CSI_PARA_USER_EN_0_52AA_M		
#define CSI_PARA_USER_EN_1_52AA		
#define CSI_PARA_USER_EN_1_52AA_M		
#define CSI_PARA_USER_EN_2_52AA		
#define CSI_PARA_USER_EN_2_52AA_M		
#define CSI_PARA_USER_EN_3_52AA		
#define CSI_PARA_USER_EN_3_52AA_M		
#define CSI_PARA_PARA_EN_52AA		
#define CSI_PARA_PARA_EN_52AA_M		
#define CSI_PARA_USE_EN_52AA		
#define CSI_PARA_USE_EN_52AA_M		
#define CSI_PARA_READY_TIMEOUT_52AA		
#define CSI_PARA_READY_TIMEOUT_52AA_M		
#define CSI_PARA_END_SEL_52AA		
#define CSI_PARA_END_SEL_52AA_M		
#define BFEE_CSI_DEF_MODE_52AA		
#define BFEE_CSI_DEF_MODE_52AA_M		
#define CSI_PARA_IDX_0_52AA		
#define CSI_PARA_IDX_0_52AA_M		
#define CSI_PARA_IDX_1_52AA		
#define CSI_PARA_IDX_1_52AA_M		
#define CSI_PARA_52AA		
#define CSI_PARA_52AA_M		
#define BFEE_CSI_DEF_VAL_52AA		
#define BFEE_CSI_DEF_VAL_52AA_M		
#define DIS_BFEE_RST_CRTL_52AA		
#define DIS_BFEE_RST_CRTL_52AA_M		
#define CSI_RDRDY_TIME_OUT_SEL_52AA		
#define CSI_RDRDY_TIME_OUT_SEL_52AA_M		
#define INTF_R_CNT_RATE_52AA	0x0d00	
#define INTF_R_CNT_RATE_52AA_M	0xF	
#define INTF_R_CNT_MCS_52AA		0x0d00
#define INTF_R_CNT_MCS_52AA_M		0x7F0
#define INTF_R_CNT_VHT_MCS_52AA		0x0d00
#define INTF_R_CNT_VHT_MCS_52AA_M	0x7800	
#define INTF_R_CNT_HE_MCS_52AA		0x0d00
#define INTF_R_CNT_HE_MCS_52AA_M	0x78000	
#define INTF_R_CNT_VHT_NSS_52AA		0x0d00
#define INTF_R_CNT_VHT_NSS_52AA_M	0x180000	
#define INTF_R_CNT_HE_NSS_52AA		0x0d00
#define INTF_R_CNT_HE_NSS_52AA_M	0x600000	
#define INTF_R_MAC_HDR_TYPE_52AA	0x0d00	
#define INTF_R_MAC_HDR_TYPE_52AA_M	0x1F800000	
#define INTF_R_PKT_TYPE_52AA		0x0d04
#define INTF_R_PKT_TYPE_52AA_M		0xF
#define INTF_R_CRC32_TARGET_UID_52AA		
#define INTF_R_CRC32_TARGET_UID_52AA_M		
#define INTF_R_CRC32_TARGET_UID_EN_52AA		
#define INTF_R_CRC32_TARGET_UID_EN_52AA_M		
#define INTF_R_RX_LBK_MODE_USER_EN_52AA		
#define INTF_R_RX_LBK_MODE_USER_EN_52AA_M		
#define INTF_R_RX_LBK_MODE_N_USER_52AA		
#define INTF_R_RX_LBK_MODE_N_USER_52AA_M		
#define INTF_R_RX_LBK_MODE_AMPDU_EN_52AA		
#define INTF_R_RX_LBK_MODE_AMPDU_EN_52AA_M		
#define INTF_R_DIS_TB_BRK_PROTECT_52AA		
#define INTF_R_DIS_TB_BRK_PROTECT_52AA_M		
#define INTF_R_DIS_TB_FIFO_CLR_52AA		
#define INTF_R_DIS_TB_FIFO_CLR_52AA_M		
#define INTF_R_PMAC_TB_N_USER_CLR_TARGET_52AA		
#define INTF_R_PMAC_TB_N_USER_CLR_TARGET_52AA_M		
#define INTF_R_PMAC_TB_RSSI_52AA		
#define INTF_R_PMAC_TB_RSSI_52AA_M		
#define INTF_R_TX_PMAC_EN_52AA		
#define INTF_R_TX_PMAC_EN_52AA_M		
#define INTF_R_PMAC_TX_U_ID_PHASE_OPT_52AA		
#define INTF_R_PMAC_TX_U_ID_PHASE_OPT_52AA_M		
#define INTF_R_PMAC_TXD_PHASE_OPT_52AA		
#define INTF_R_PMAC_TXD_PHASE_OPT_52AA_M		
#define INTF_R_PMAC_TX_INFO_DLY_CNT_52AA		
#define INTF_R_PMAC_TX_INFO_DLY_CNT_52AA_M		
#define INTF_R_PMAC_TDRDY_EXT_CNT_52AA		
#define INTF_R_PMAC_TDRDY_EXT_CNT_52AA_M		
#define INTF_R_MAC_SEL_52AA		
#define INTF_R_MAC_SEL_52AA_M		
#define INTF_R_PMAC_TBTT_52AA		
#define INTF_R_PMAC_TBTT_52AA_M		
#define INTF_R_PMAC_PMAC_MOD_52AA		
#define INTF_R_PMAC_PMAC_MOD_52AA_M		
#define INTF_R_PMAC_GNT_BT_52AA		
#define INTF_R_PMAC_GNT_BT_52AA_M		
#define INTF_R_PMAC_GNT_BT_TX_52AA		
#define INTF_R_PMAC_GNT_BT_TX_52AA_M		
#define INTF_R_PMAC_GNT_WL_52AA		
#define INTF_R_PMAC_GNT_WL_52AA_M		
#define INTF_R_PMAC_LTE_RX_52AA		
#define INTF_R_PMAC_LTE_RX_52AA_M		
#define INTF_R_PMAC_RXPKT_OK_52AA		
#define INTF_R_PMAC_RXPKT_OK_52AA_M		
#define INTF_R_PMAC_RXPKT_FAIL_52AA		
#define INTF_R_PMAC_RXPKT_FAIL_52AA_M		
#define INTF_R_MAC_SEL_FTM_52AA		
#define INTF_R_MAC_SEL_FTM_52AA_M		
#define INTF_R_PMAC_FTM_EN_52AA		
#define INTF_R_PMAC_FTM_EN_52AA_M		
#define INTF_R_PMAC_FTM_RPT_TRIG_52AA		
#define INTF_R_PMAC_FTM_RPT_TRIG_52AA_M		
#define INTF_R_MAC_SEL_RXD_52AA		
#define INTF_R_MAC_SEL_RXD_52AA_M		
#define INTF_R_RX_PMAC_EN_52AA		
#define INTF_R_RX_PMAC_EN_52AA_M		
#define INTF_R_PMAC_RX_INVLD_PKT_52AA		
#define INTF_R_PMAC_RX_INVLD_PKT_52AA_M		
#define INTF_R_PMAC_RX_ID_MATCH_52AA		
#define INTF_R_PMAC_RX_ID_MATCH_52AA_M		
#define INTF_R_PMAC_DONT_RST_MAC_52AA		
#define INTF_R_PMAC_DONT_RST_MAC_52AA_M		
#define INTF_R_PMAC_RX_TB_PPDU_STANDBY_52AA		
#define INTF_R_PMAC_RX_TB_PPDU_STANDBY_52AA_M		
#define INTF_R_PMAC_RX_TB_EN_52AA		
#define INTF_R_PMAC_RX_TB_EN_52AA_M		
#define INTF_R_MAC_RXD_PHASE_OPT_52AA		
#define INTF_R_MAC_RXD_PHASE_OPT_52AA_M		
#define INTF_R_TIME_RX_AIR_END_52AA		
#define INTF_R_TIME_RX_AIR_END_52AA_M		
#define INTF_R_TIME_RX_AIR_END_CCA_LAT_52AA		
#define INTF_R_TIME_RX_AIR_END_CCA_LAT_52AA_M		
#define INTF_R_PMAC_RX_TB_BUS_31_0_52AA		
#define INTF_R_PMAC_RX_TB_BUS_31_0_52AA_M		
#define INTF_R_PMAC_RX_TB_BUS_63_32_52AA		
#define INTF_R_PMAC_RX_TB_BUS_63_32_52AA_M		
#define INTF_R_MAC_SEL_BFMU_52AA		
#define INTF_R_MAC_SEL_BFMU_52AA_M		
#define INTF_R_PMAC_CSI_DATA_PAUSE_52AA		
#define INTF_R_PMAC_CSI_DATA_PAUSE_52AA_M		
#define INTF_R_PMAC_NDP_STANDBY_52AA		
#define INTF_R_PMAC_NDP_STANDBY_52AA_M		
#define INTF_R_PMAC_CSI_STANDBY_52AA		
#define INTF_R_PMAC_CSI_STANDBY_52AA_M		
#define INTF_R_PMAC_SOUND_DONE_52AA		
#define INTF_R_PMAC_SOUND_DONE_52AA_M		
#define INTF_R_PMAC_VHT_MU_USER_IDX_52AA		
#define INTF_R_PMAC_VHT_MU_USER_IDX_52AA_M		
#define INTF_R_PMAC_MIMO_PARA_EN_52AA		
#define INTF_R_PMAC_MIMO_PARA_EN_52AA_M		
#define INTF_R_PMAC_MIMO_FIELD_31_0_52AA		
#define INTF_R_PMAC_MIMO_FIELD_31_0_52AA_M		
#define INTF_R_PMAC_MIMO_FIELD_63_32_52AA		
#define INTF_R_PMAC_MIMO_FIELD_63_32_52AA_M		
#define INTF_R_PMAC_MIMO_FIELD_66_64_52AA		
#define INTF_R_PMAC_MIMO_FIELD_66_64_52AA_M		
#define INTF_R_MAC_SEL_TXINFO_52AA		
#define INTF_R_MAC_SEL_TXINFO_52AA_M		
#define INTF_R_TIME_RX_AIR_END_B_BW005_I_52AA		
#define INTF_R_TIME_RX_AIR_END_B_BW005_I_52AA_M		
#define INTF_R_TIME_RX_AIR_END_B_BW010_I_52AA		
#define INTF_R_TIME_RX_AIR_END_B_BW010_I_52AA_M		
#define INTF_R_TIME_RX_AIR_END_B_BW020_I_52AA		
#define INTF_R_TIME_RX_AIR_END_B_BW020_I_52AA_M		
#define INTF_R_TIME_RX_AIR_END_B_BW040_I_52AA		
#define INTF_R_TIME_RX_AIR_END_B_BW040_I_52AA_M		
#define INTF_R_TIME_RX_AIR_END_B_BW080_I_52AA		
#define INTF_R_TIME_RX_AIR_END_B_BW080_I_52AA_M		
#define INTF_R_TIME_RX_AIR_END_B_BW160_I_52AA		
#define INTF_R_TIME_RX_AIR_END_B_BW160_I_52AA_M		
#define INTF_R_TIME_RX_AIR_END_NHT6M_BW005_I_52AA		
#define INTF_R_TIME_RX_AIR_END_NHT6M_BW005_I_52AA_M		
#define INTF_R_TIME_RX_AIR_END_NHT6M_BW010_I_52AA		
#define INTF_R_TIME_RX_AIR_END_NHT6M_BW010_I_52AA_M		
#define INTF_R_TIME_RX_AIR_END_NHT6M_BW020_I_52AA		
#define INTF_R_TIME_RX_AIR_END_NHT6M_BW020_I_52AA_M		
#define INTF_R_TIME_RX_AIR_END_NHT6M_BW040_I_52AA		
#define INTF_R_TIME_RX_AIR_END_NHT6M_BW040_I_52AA_M		
#define INTF_R_TIME_RX_AIR_END_NHT6M_BW080_I_52AA		
#define INTF_R_TIME_RX_AIR_END_NHT6M_BW080_I_52AA_M		
#define INTF_R_TIME_RX_AIR_END_NHT6M_BW160_I_52AA		
#define INTF_R_TIME_RX_AIR_END_NHT6M_BW160_I_52AA_M		
#define INTF_R_TIME_RX_AIR_END_BW005_I_52AA		
#define INTF_R_TIME_RX_AIR_END_BW005_I_52AA_M		
#define INTF_R_TIME_RX_AIR_END_BW010_I_52AA		
#define INTF_R_TIME_RX_AIR_END_BW010_I_52AA_M		
#define INTF_R_TIME_RX_AIR_END_BW020_I_52AA		
#define INTF_R_TIME_RX_AIR_END_BW020_I_52AA_M		
#define INTF_R_TIME_RX_AIR_END_BW040_I_52AA		
#define INTF_R_TIME_RX_AIR_END_BW040_I_52AA_M		
#define INTF_R_TIME_RX_AIR_END_BW080_I_52AA		
#define INTF_R_TIME_RX_AIR_END_BW080_I_52AA_M		
#define INTF_R_TIME_RX_AIR_END_BW160_I_52AA		
#define INTF_R_TIME_RX_AIR_END_BW160_I_52AA_M		
#define INTF_R_EN_CLR_CCA_BKUP_BY_DROP_I_52AA		
#define INTF_R_EN_CLR_CCA_BKUP_BY_DROP_I_52AA_M		
#define INTF_R_EN_CCA_OPT_I_52AA		
#define INTF_R_EN_CCA_OPT_I_52AA_M		
#define INTF_R_EN_RECCA_I_52AA		
#define INTF_R_EN_RECCA_I_52AA_M		
#define INTF_R_PMAC_TRIG_TB_52AA		
#define INTF_R_PMAC_TRIG_TB_52AA_M		
#define INTF_R_PMAC_TB_TRIG_MODE_52AA		
#define INTF_R_PMAC_TB_TRIG_MODE_52AA_M		
#define INTF_R_MAC_INFO_RPT_SEL_52AA		
#define INTF_R_MAC_INFO_RPT_SEL_52AA_M		
#define INTF_R_TX_EN_52AA		
#define INTF_R_TX_EN_52AA_M		
#define INTF_R_TX_CONTINUOUS_EN_52AA		
#define INTF_R_TX_CONTINUOUS_EN_52AA_M		
#define INTF_R_TX_N_PACKET_EN_52AA		
#define INTF_R_TX_N_PACKET_EN_52AA_M		
#define INTF_R_TX_N_PACKET_PERIOD_50NS_52AA		
#define INTF_R_TX_N_PACKET_PERIOD_50NS_52AA_M		
#define INTF_R_TX_N_PACKET_52AA		
#define INTF_R_TX_N_PACKET_52AA_M		
#define INTF_R_TAR_TXINFO_TXTP_EN_52AA		
#define INTF_R_TAR_TXINFO_TXTP_EN_52AA_M		
#define INTF_R_TAR_TXINFO_TXTP_52AA		
#define INTF_R_TAR_TXINFO_TXTP_52AA_M		
#define INTF_R_TX_20M_MODE_EN_52AA		
#define INTF_R_TX_20M_MODE_EN_52AA_M		
#define INTF_R_TXBF_DIS_52AA		
#define INTF_R_TXBF_DIS_52AA_M		
#define NOT_SUPPORT_STBC_NSS_LMT_52AA		
#define NOT_SUPPORT_STBC_NSS_LMT_52AA_M		
#define NOT_SUPPORT_DCM_NSS_LMT_52AA		
#define NOT_SUPPORT_DCM_NSS_LMT_52AA_M		
#define NOT_SUPPORT_NSS_LMT_52AA		
#define NOT_SUPPORT_NSS_LMT_52AA_M		
#define NOT_SUPPORT_MU_BCC_NSS_LMT_52AA		
#define NOT_SUPPORT_MU_BCC_NSS_LMT_52AA_M		
#define EN_LDPC_RX_IN_52AA		
#define EN_LDPC_RX_IN_52AA_M		
#define HEMUR_MUMIMO_EN_52AA		
#define HEMUR_MUMIMO_EN_52AA_M		
#define BYPASS_HE_ERR_BCC_UP242_52AA		
#define BYPASS_HE_ERR_BCC_UP242_52AA_M		
#define BYPASS_HE_ERR_BCC_MCS_52AA		
#define BYPASS_HE_ERR_BCC_MCS_52AA_M		
#define BYPASS_HE_ERR_MCS_52AA		
#define BYPASS_HE_ERR_MCS_52AA_M		
#define BYPASS_HE_ERR_NSTS_TOT_52AA		
#define BYPASS_HE_ERR_NSTS_TOT_52AA_M		
#define BYPASS_HE_ERR_SPATIAL_CONFIG_52AA		
#define BYPASS_HE_ERR_SPATIAL_CONFIG_52AA_M		
#define BYPASS_HE_ERR_STBC_MIMO_52AA		
#define BYPASS_HE_ERR_STBC_MIMO_52AA_M		
#define BYPASS_HE_ERR_DCM_MIMO_52AA		
#define BYPASS_HE_ERR_DCM_MIMO_52AA_M		
#define BYPASS_HE_ERR_STBC_DCM_52AA		
#define BYPASS_HE_ERR_STBC_DCM_52AA_M		
#define BYPASS_HE_NOT_SUPPORT_STBC_NSS_52AA		
#define BYPASS_HE_NOT_SUPPORT_STBC_NSS_52AA_M		
#define BYPASS_HE_NOT_SUPPORT_DCM_NSS_52AA		
#define BYPASS_HE_NOT_SUPPORT_DCM_NSS_52AA_M		
#define BYPASS_HE_NOT_SUPPORT_NSS_52AA		
#define BYPASS_HE_NOT_SUPPORT_NSS_52AA_M		
#define BYPASS_HE_NOT_SUPPORT_MU_BCC_NSS_52AA		
#define BYPASS_HE_NOT_SUPPORT_MU_BCC_NSS_52AA_M		
#define BYPASS_HE_NOT_SUPPORT_MU_MIMO_52AA		
#define BYPASS_HE_NOT_SUPPORT_MU_MIMO_52AA_M		
#define BYPASS_SMO_NDP_SEL_52AA		
#define BYPASS_SMO_NDP_SEL_52AA_M		
#define FORCE_LS_NDP_52AA		
#define FORCE_LS_NDP_52AA_M		
#define CQI_DD_OPT_52AA		
#define CQI_DD_OPT_52AA_M		
#define EN_PILOT_TRACKING_ONLY_52AA		
#define EN_PILOT_TRACKING_ONLY_52AA_M		
#define HE_SIGB_STF_DELAY_SPACING_52AA		
#define HE_SIGB_STF_DELAY_SPACING_52AA_M		
#define TB_LTF_TRACK_CNT_START_VAL_52AA		
#define TB_LTF_TRACK_CNT_START_VAL_52AA_M		
#define PILOT_DC_ALIGN_SEL_52AA		
#define PILOT_DC_ALIGN_SEL_52AA_M		
#define RESERVED_52AA		
#define RESERVED_52AA_M		
#define STS_NDP_KEEP_COND_IN_IN_52AA		
#define STS_NDP_KEEP_COND_IN_IN_52AA_M		
#define CCX_EN_52AA			0x0A00
#define CCX_EN_52AA_M			0x1
#define CCX_TRIG_OPT_52AA		0x0A00
#define CCX_TRIG_OPT_52AA_M		0x2
#define MEASUREMENT_TRIG_52AA		0x0A00
#define MEASUREMENT_TRIG_52AA_M		0x4
#define CCX_EDCCA_OPT_52AA		0x0A00
#define CCX_EDCCA_OPT_52AA_M		0x70
#define CCX_TXON_OPT_52AA		
#define CCX_TXON_OPT_52AA_M		
#define CLM_COUNTER_UNIT_52AA		0x0A00
#define CLM_COUNTER_UNIT_52AA_M		0xC00
#define CLM_EN_52AA		
#define CLM_EN_52AA_M		
#define CLM_CCA_OPT_52AA		0x0A00
#define CLM_CCA_OPT_52AA_M		0xE000
#define CLM_PERIOD_52AA			0x0A00
#define CLM_PERIOD_52AA_M		0xFFFF0000
#define CLM_EDCCA_PERIOD_52AA		0x0A04
#define CLM_EDCCA_PERIOD_52AA_M		0xFFFF
#define CLM_EDCCA_COUNTER_UNIT_52AA	0x0A04
#define CLM_EDCCA_COUNTER_UNIT_52AA_M	0x30000
#define CLM_EDCCA_EN_52AA		
#define CLM_EDCCA_EN_52AA_M		
#define CLM_FROM_DBG_SEL_52AA		0x0A04
#define CLM_FROM_DBG_SEL_52AA_M		0x3F00000
#define NHM_PERIOD_52AA			0x0A08
#define NHM_PERIOD_52AA_M		0xFFFF
#define NHM_COUNTER_UNIT_52AA		0x0A08
#define NHM_COUNTER_UNIT_52AA_M		0x30000
#define NHM_EN_52AA			0x0A08
#define NHM_EN_52AA_M			0x40000
#define NHM_IGNORE_CCA_52AA		0x0A08
#define NHM_IGNORE_CCA_52AA_M		0x80000
#define NHM_TH0_52AA			0x0A08
#define NHM_TH0_52AA_M			0xFF000000
#define NHM_TH1_52AA			0x0A0C
#define NHM_TH1_52AA_M			0xFF
#define NHM_TH2_52AA			0x0A0C
#define NHM_TH2_52AA_M			0xFF00
#define NHM_TH3_52AA			0x0A0C
#define NHM_TH3_52AA_M			0xFF0000
#define NHM_TH4_52AA			0x0A0C
#define NHM_TH4_52AA_M			0xFF000000
#define NHM_TH5_52AA			0x0A10
#define NHM_TH5_52AA_M			0xFF
#define NHM_TH6_52AA			0x0A10
#define NHM_TH6_52AA_M			0xFF00
#define NHM_TH7_52AA			0x0A10
#define NHM_TH7_52AA_M			0xFF0000
#define NHM_TH8_52AA			0x0A10
#define NHM_TH8_52AA_M			0xFF000000
#define NHM_TH9_52AA			0x0A14
#define NHM_TH9_52AA_M			0xFF
#define NHM_TH10_52AA			0x0A14
#define NHM_TH10_52AA_M			0xFF00
#define NHM_PWDB_METHOD_SEL_52AA	0x0A14
#define NHM_PWDB_METHOD_SEL_52AA_M	0x30000
#define NHM_PWDB_PATH_SEL_52AA		
#define NHM_PWDB_PATH_SEL_52AA_M		
#define AVG_IDLE_PW_IDX_52AA		
#define AVG_IDLE_PW_IDX_52AA_M		
#define T2F_BRK_CNT_END_52AA		
#define T2F_BRK_CNT_END_52AA_M		
#define T2F_IDLE_CNT_BRK_SWITCH_52AA		
#define T2F_IDLE_CNT_BRK_SWITCH_52AA_M		
#define T2F_HE_CDD_SKIP_EN_52AA		
#define T2F_HE_CDD_SKIP_EN_52AA_M		
#define FAHM_EN_52AA		
#define FAHM_EN_52AA_M		
#define FAHM_EN_OFDM_52AA		0x0A18
#define FAHM_EN_OFDM_52AA_M		0x2
#define FAHM_EN_CCK_52AA		0x0A18
#define FAHM_EN_CCK_52AA_M		0x4
#define FAHM_NUM_CANDIDATE_52AA		0x0A18
#define FAHM_NUM_CANDIDATE_52AA_M	0x38
#define FAHM_DEN_CANDIDATE_52AA		0x0A18
#define FAHM_DEN_CANDIDATE_52AA_M	0x1C0
#define FAHM_EN_TH_LMT_52AA		
#define FAHM_EN_TH_LMT_52AA_M		
#define FAHM_COUNTER_UNIT_52AA		0x0A18
#define FAHM_COUNTER_UNIT_52AA_M	0xC00
#define FAHM_TH_UP_LMT_52AA		
#define FAHM_TH_UP_LMT_52AA_M		
#define FAHM_PERIOD_52AA		0x0A18
#define FAHM_PERIOD_52AA_M		0xFFFF0000
#define FAHM_CRC32_ERR_LEGACY_52AA		
#define FAHM_CRC32_ERR_LEGACY_52AA_M		
#define FAHM_AMPDU_CRC32_OPT_52AA		
#define FAHM_AMPDU_CRC32_OPT_52AA_M		
#define RX_TD_CKEN_OFDM_52AA		
#define RX_TD_CKEN_OFDM_52AA_M		
#define FAHM_PWDB_SEL_52AA		0x0A1C
#define FAHM_PWDB_SEL_52AA_M		0x70
#define FAHM_TH0_52AA			0x0A1C
#define FAHM_TH0_52AA_M			0xFF0000
#define FAHM_TH1_52AA			0x0A1C
#define FAHM_TH1_52AA_M			0xFF000000
#define FAHM_TH2_52AA			0x0A20
#define FAHM_TH2_52AA_M			0xFF
#define FAHM_TH3_52AA			0x0A20
#define FAHM_TH3_52AA_M			0xFF00
#define FAHM_TH4_52AA			0x0A20
#define FAHM_TH4_52AA_M			0xFF0000
#define FAHM_TH5_52AA			0x0A20
#define FAHM_TH5_52AA_M			0xFF000000
#define FAHM_TH6_52AA			0x0A24
#define FAHM_TH6_52AA_M			0xFF
#define FAHM_TH7_52AA			0x0A24
#define FAHM_TH7_52AA_M			0xFF00
#define FAHM_TH8_52AA			0x0A24
#define FAHM_TH8_52AA_M			0xFF0000
#define FAHM_TH9_52AA			0x0A24
#define FAHM_TH9_52AA_M			0xFF000000
#define FAHM_TH10_52AA			0x0A28
#define FAHM_TH10_52AA_M		0xFF
#define FAHM_DIS_COUNT_EACH_MPDU_52AA	0x0A28
#define FAHM_DIS_COUNT_EACH_MPDU_52AA_M	0x100
#define IFS_COLLECT_EN_52AA		0x0A28
#define IFS_COLLECT_EN_52AA_M		0x1000
#define IFS_COUNTER_CLR_52AA		0x0A28
#define IFS_COUNTER_CLR_52AA_M		0x2000
#define IFS_COUNTER_UNIT_52AA		0x0A28
#define IFS_COUNTER_UNIT_52AA_M		0xC000
#define IFS_COLLECT_TOTAL_TIME_52AA	0x0A28
#define IFS_COLLECT_TOTAL_TIME_52AA_M	0xFFFF0000
#define IFS_T1_TH_LOW_52AA		0x0A2C
#define IFS_T1_TH_LOW_52AA_M		0x7FFF
#define IFS_T1_EN_52AA			0x0A2C
#define IFS_T1_EN_52AA_M		0x8000
#define IFS_T1_TH_HIGH_52AA		0x0A2C
#define IFS_T1_TH_HIGH_52AA_M		0xFFFF0000
#define IFS_T2_TH_LOW_52AA		0x0A30
#define IFS_T2_TH_LOW_52AA_M		0x7FFF
#define IFS_T2_EN_52AA			0x0A30
#define IFS_T2_EN_52AA_M		0x8000
#define IFS_T2_TH_HIGH_52AA		0x0A30
#define IFS_T2_TH_HIGH_52AA_M		0xFFFF0000
#define IFS_T3_TH_LOW_52AA		0x0A34
#define IFS_T3_TH_LOW_52AA_M		0x7FFF
#define IFS_T3_EN_52AA			0x0A34
#define IFS_T3_EN_52AA_M		0x8000
#define IFS_T3_TH_HIGH_52AA		0x0A34
#define IFS_T3_TH_HIGH_52AA_M		0xFFFF0000
#define IFS_T4_TH_LOW_52AA		0x0A38
#define IFS_T4_TH_LOW_52AA_M		0x7FFF
#define IFS_T4_EN_52AA			0x0A38
#define IFS_T4_EN_52AA_M		0x8000
#define IFS_T4_TH_HIGH_52AA		0x0A38
#define IFS_T4_TH_HIGH_52AA_M		0xFFFF0000
#define EN_AGC_52AA		
#define EN_AGC_52AA_M		
#define EN_DFIR_TMP_52AA		
#define EN_DFIR_TMP_52AA_M		
#define EN_ACI_DET_TMP_52AA		
#define EN_ACI_DET_TMP_52AA_M		
#define EN_DCCL_TMP_52AA		
#define EN_DCCL_TMP_52AA_M		
#define EN_NBIFLT_TMP_52AA		
#define EN_NBIFLT_TMP_52AA_M		
#define EN_SUBFLT_TMP_52AA		
#define EN_SUBFLT_TMP_52AA_M		
#define OPT_PW_52AA		
#define OPT_PW_52AA_M		
#define DC_EN_52AA		
#define DC_EN_52AA_M		
#define SMF_EN_52AA		
#define SMF_EN_52AA_M		
#define DIS_PD_FLAG_52AA		0xA3C
#define DIS_PD_FLAG_52AA_M		0x200
#define DBG_OPT_SYNC_52AA		
#define DBG_OPT_SYNC_52AA_M		
#define DIS_GATE_SYNC_PATH_BY_TXON_52AA		
#define DIS_GATE_SYNC_PATH_BY_TXON_52AA_M		
#define DIS_RST_SYNC_PATH_BY_TXON_52AA		
#define DIS_RST_SYNC_PATH_BY_TXON_52AA_M		
#define EN_2ND20_52AA		
#define EN_2ND20_52AA_M		
#define SYNC_RST_OPT_52AA		
#define SYNC_RST_OPT_52AA_M		
#define BYPASS_BW20_INDICATE_52AA		
#define BYPASS_BW20_INDICATE_52AA_M		
#define FORCE_RXSC_EN_52AA		
#define FORCE_RXSC_EN_52AA_M		
#define FORCE_RXSC_52AA		
#define FORCE_RXSC_52AA_M		
#define FINE_TUNE_PROCESS_DELAY_EXT_52AA		
#define FINE_TUNE_PROCESS_DELAY_EXT_52AA_M		
#define FINE_TUNE_STOP_LMT_EXT_52AA		
#define FINE_TUNE_STOP_LMT_EXT_52AA_M		
#define DIS_RST_CR_OFST_BY_RFGC_52AA		
#define DIS_RST_CR_OFST_BY_RFGC_52AA_M		
#define LONG_CFO_EST_EN_52AA		
#define LONG_CFO_EST_EN_52AA_M		
#define LONG_CFO_EST_SEL_52AA		
#define LONG_CFO_EST_SEL_52AA_M		
#define RST_AGC_DCNF_BY_TRIG_52AA		
#define RST_AGC_DCNF_BY_TRIG_52AA_M		
#define DIS_RST_CNT_BY_AGCSTS_CHANGE_52AA		
#define DIS_RST_CNT_BY_AGCSTS_CHANGE_52AA_M		
#define SYNC_ALWAYS_ON_52AA		
#define SYNC_ALWAYS_ON_52AA_M		
#define SBFLT5M_EN_TMP_52AA		
#define SBFLT5M_EN_TMP_52AA_M		
#define SBDFT_FINE_CFO_EN_52AA		
#define SBDFT_FINE_CFO_EN_52AA_M		
#define CFO_ANT_SUM_RTL_52AA		
#define CFO_ANT_SUM_RTL_52AA_M		
#define MANUAL_COARSE_CFO_EN_52AA		
#define MANUAL_COARSE_CFO_EN_52AA_M		
#define MANUAL_FINE_CFO_EN_52AA		
#define MANUAL_FINE_CFO_EN_52AA_M		
#define CDD0_COUNT_LMT_RTL_52AA		
#define CDD0_COUNT_LMT_RTL_52AA_M		
#define CDD0_JUMP_SUB_TUNE_RTL_52AA		
#define CDD0_JUMP_SUB_TUNE_RTL_52AA_M		
#define CDD0_DELAY_SPREAD_SIZE_RTL_52AA		
#define CDD0_DELAY_SPREAD_SIZE_RTL_52AA_M		
#define SYNC_DATA_DELAY_DIFF_52AA		
#define SYNC_DATA_DELAY_DIFF_52AA_M		
#define MANUAL_COARSE_CFO_52AA		
#define MANUAL_COARSE_CFO_52AA_M		
#define L1_L2_PROCESS_DELAY_CFO_52AA		
#define L1_L2_PROCESS_DELAY_CFO_52AA_M		
#define SYNC_DATA_DELAY_DIFF_CFO_52AA		
#define SYNC_DATA_DELAY_DIFF_CFO_52AA_M		
#define FIX_SYNC_DGAIN_EN_52AA		
#define FIX_SYNC_DGAIN_EN_52AA_M		
#define OFST_SYNC_DAGC_52AA		
#define OFST_SYNC_DAGC_52AA_M		
#define SYNC_DAGC_FREE_RUN_52AA		
#define SYNC_DAGC_FREE_RUN_52AA_M		
#define FIX_SYNC_DGAIN_PWDB_52AA		
#define FIX_SYNC_DGAIN_PWDB_52AA_M		
#define FIX_SYNC_DGAIN_52AA		
#define FIX_SYNC_DGAIN_52AA_M		
#define MANUAL_FINE_CFO_52AA		
#define MANUAL_FINE_CFO_52AA_M		
#define L1_CFO_CMP_EN_RTL_52AA		
#define L1_CFO_CMP_EN_RTL_52AA_M		
#define DIS_CCA_MASK_52AA		
#define DIS_CCA_MASK_52AA_M		
#define FOLLOW_MAC_NDP_52AA		
#define FOLLOW_MAC_NDP_52AA_M		
#define EN_LDPC_RX_52AA		
#define EN_LDPC_RX_52AA_M		
#define VHTLEN_USE_LSIG_RX_BCC_52AA		
#define VHTLEN_USE_LSIG_RX_BCC_52AA_M		
#define VHTLEN_USE_LSIG_RX_LDPC_52AA		
#define VHTLEN_USE_LSIG_RX_LDPC_52AA_M		
#define RFC_TX_RATE_BIAS_AT_DL_OFDMA_52AA		
#define RFC_TX_RATE_BIAS_AT_DL_OFDMA_52AA_M		
#define EN_SYNCDAGC_RFGCUP_52AA		
#define EN_SYNCDAGC_RFGCUP_52AA_M		
#define RST_AGC_RPT_52AA		
#define RST_AGC_RPT_52AA_M		
#define EN_AGC_RPT_52AA		
#define EN_AGC_RPT_52AA_M		
#define EN_FREERUN_52AA		
#define EN_FREERUN_52AA_M		
#define OPT_FREERUN_52AA		
#define OPT_FREERUN_52AA_M		
#define SIZE_PWCAL_FREERUN_52AA		
#define SIZE_PWCAL_FREERUN_52AA_M		
#define HE_TB_RTL_52AA		
#define HE_TB_RTL_52AA_M		
#define SNDCCA_GNTBT_EN_52AA		
#define SNDCCA_GNTBT_EN_52AA_M		
#define DIS_RST_BY_OFDM_ENABLE_52AA		
#define DIS_RST_BY_OFDM_ENABLE_52AA_M		
#define NCLKWAIT_LGY_52AA		
#define NCLKWAIT_LGY_52AA_M		
#define NCLKWAIT_HE_52AA		
#define NCLKWAIT_HE_52AA_M		
#define NCLKWAIT_ANTSW_52AA		
#define NCLKWAIT_ANTSW_52AA_M		
#define NCLKWAIT_CCK_52AA		
#define NCLKWAIT_CCK_52AA_M		
#define NCLKWAIT_PRE_52AA		
#define NCLKWAIT_PRE_52AA_M		
#define NCLKWAIT_MANUAL_EN_52AA		
#define NCLKWAIT_MANUAL_EN_52AA_M		
#define NCLKPW_MANUAL_EN_52AA		
#define NCLKPW_MANUAL_EN_52AA_M		
#define NCLKWAIT_TIAEXTRA_52AA		
#define NCLKWAIT_TIAEXTRA_52AA_M		
#define NCLKPW_MANUAL_PRE0_52AA		
#define NCLKPW_MANUAL_PRE0_52AA_M		
#define NCLKPW_MANUAL_PRE1_52AA		
#define NCLKPW_MANUAL_PRE1_52AA_M		
#define MASK_POP_START_52AA		
#define MASK_POP_START_52AA_M		
#define MASK_POP_STOP_52AA		
#define MASK_POP_STOP_52AA_M		
#define DLY_FINETUNE_STF_52AA		
#define DLY_FINETUNE_STF_52AA_M		
#define CG_RSSI_52AA		
#define CG_RSSI_52AA_M		
#define CG_SYNC_COMM_52AA		
#define CG_SYNC_COMM_52AA_M		
#define CG_BY_B_CCA_0_52AA		
#define CG_BY_B_CCA_0_52AA_M		
#define CG_BY_B_CCA_1_52AA		
#define CG_BY_B_CCA_1_52AA_M		
#define DIS_RST_SYNC_FSM_BY_B_PD_HIT_52AA		
#define DIS_RST_SYNC_FSM_BY_B_PD_HIT_52AA_M		
#define EN_PPDU_FIX_GAIN_52AA		
#define EN_PPDU_FIX_GAIN_52AA_M		
#define EN_CCA_PW_TH_52AA		
#define EN_CCA_PW_TH_52AA_M		
#define DIS_1RCCA_CCK_52AA		
#define DIS_1RCCA_CCK_52AA_M		
#define PATH_EN_NOT_FIND_80P80_52AA		
#define PATH_EN_NOT_FIND_80P80_52AA_M		
#define DIS_CHANGE_PATH_80P80_52AA		
#define DIS_CHANGE_PATH_80P80_52AA_M		
#define DIS_BRK_NOT_FIND_80P80_52AA		
#define DIS_BRK_NOT_FIND_80P80_52AA_M		
#define BW80P80_52AA		
#define BW80P80_52AA_M		
#define HALT_WAIT_80P80_BY_RFGC_SEG0_52AA		
#define HALT_WAIT_80P80_BY_RFGC_SEG0_52AA_M		
#define HALT_WAIT_80P80_BY_RFGC_SEG1_52AA		
#define HALT_WAIT_80P80_BY_RFGC_SEG1_52AA_M		
#define DIS_1RCCA_OFDM_52AA		
#define DIS_1RCCA_OFDM_52AA_M		
#define NSS_DEFINE_OPT_52AA		
#define NSS_DEFINE_OPT_52AA_M		
#define BRK_RXTD_OPT_52AA		
#define BRK_RXTD_OPT_52AA_M		
#define EN_SBDFT_52AA		
#define EN_SBDFT_52AA_M		
#define DIS_RST_BY_DIS_PD_FLAG_52AA		
#define DIS_RST_BY_DIS_PD_FLAG_52AA_M		
#define EN_RST_CHANGE_CORNER_52AA		
#define EN_RST_CHANGE_CORNER_52AA_M		
#define EN_POP_WHEN_TB_52AA		
#define EN_POP_WHEN_TB_52AA_M		
#define MASK_LSB_RXDFIR_52AA		
#define MASK_LSB_RXDFIR_52AA_M		
#define MASK_LSB_SYNC_PATH_52AA		
#define MASK_LSB_SYNC_PATH_52AA_M		
#define TB_STS_ON_52AA		
#define TB_STS_ON_52AA_M		
#define SEL_RPTREG_52AA		
#define SEL_RPTREG_52AA_M		
#define PW_HIT_OPT_52AA		
#define PW_HIT_OPT_52AA_M		
#define PREAGC_RPT_OPT_52AA		
#define PREAGC_RPT_OPT_52AA_M		
#define PATH_EN_FIX_52AA		
#define PATH_EN_FIX_52AA_M		
#define TB_SYNC_PATH_END_OPT_52AA		
#define TB_SYNC_PATH_END_OPT_52AA_M		
#define EN_SYNC_WHEN_TB_FIX_MODE_52AA		
#define EN_SYNC_WHEN_TB_FIX_MODE_52AA_M		
#define TB_BW_COMB_OPT_52AA		
#define TB_BW_COMB_OPT_52AA_M		
#define ELNA_INIT_IDX_52AA		
#define ELNA_INIT_IDX_52AA_M		
#define DIS_CCA_SPOOF_52AA		
#define DIS_CCA_SPOOF_52AA_M		
#define FORCE_CCA_SPOOF_52AA		
#define FORCE_CCA_SPOOF_52AA_M		
#define OPT_TB_KEEP_52AA		
#define OPT_TB_KEEP_52AA_M		
#define ON_SYNC_PATH_COMM_52AA		
#define ON_SYNC_PATH_COMM_52AA_M		
#define CONTI_CCA_PW_TH_52AA		
#define CONTI_CCA_PW_TH_52AA_M		
#define OPT_LMT_CCA_PW_TH_52AA		
#define OPT_LMT_CCA_PW_TH_52AA_M		
#define LMT_PPDU_FIX_GAIN_52AA		
#define LMT_PPDU_FIX_GAIN_52AA_M		
#define LMT_CCA_PW_TH_52AA		
#define LMT_CCA_PW_TH_52AA_M		
#define AGC_BT_SEL_PATH0_52AA		
#define AGC_BT_SEL_PATH0_52AA_M		
#define AGC_BT_SEL_PATH1_52AA		
#define AGC_BT_SEL_PATH1_52AA_M		
#define AGC_BT_SEL_PATH2_52AA		
#define AGC_BT_SEL_PATH2_52AA_M		
#define AGC_BT_SEL_PATH3_52AA		
#define AGC_BT_SEL_PATH3_52AA_M		
#define EN_TB_CCA_LMT_52AA		
#define EN_TB_CCA_LMT_52AA_M		
#define TB_CCA_LMT_52AA		
#define TB_CCA_LMT_52AA_M		
#define IQK_DPK_CLK_ON_52AA		
#define IQK_DPK_CLK_ON_52AA_M		
#define EN_IOQ_IQK_DPK_52AA		
#define EN_IOQ_IQK_DPK_52AA_M		
#define IQK_OFDM_CCA_FORCE_ON_52AA		
#define IQK_OFDM_CCA_FORCE_ON_52AA_M		
#define IQK_CCK_CCA_FORCE_ON_52AA		
#define IQK_CCK_CCA_FORCE_ON_52AA_M		
#define RST_COMM_3_0__52AA		
#define RST_COMM_3_0__52AA_M		
#define RST_COMM_SYNC_3_0__52AA		
#define RST_COMM_SYNC_3_0__52AA_M		
#define RST_SYNC_3_0__52AA		
#define RST_SYNC_3_0__52AA_M		
#define RST_COMM_5_4__52AA		
#define RST_COMM_5_4__52AA_M		
#define RST_COMM_SYNC_5_4__52AA		
#define RST_COMM_SYNC_5_4__52AA_M		
#define RST_SYNC_5_4__52AA		
#define RST_SYNC_5_4__52AA_M		
#define DLY_DET_OUT_52AA		
#define DLY_DET_OUT_52AA_M		
#define DLY_NORMAL_DET_OUT_52AA		
#define DLY_NORMAL_DET_OUT_52AA_M		
#define SNIFFER_MODE_52AA		
#define SNIFFER_MODE_52AA_M		
#define OPT_LMT_PPDU_FIX_GAIN_52AA		
#define OPT_LMT_PPDU_FIX_GAIN_52AA_M		
#define RFC_TX_CCK_IND_DIS_SEL_52AA		
#define RFC_TX_CCK_IND_DIS_SEL_52AA_M		
#define OPT_EN_CCA_PW_TH_52AA		
#define OPT_EN_CCA_PW_TH_52AA_M		
#define EN_2ND20_BW_52AA		
#define EN_2ND20_BW_52AA_M		
#define CG_BY_OFDM_ENABLE_0_52AA		
#define CG_BY_OFDM_ENABLE_0_52AA_M		
#define CG_BY_OFDM_ENABLE_1_52AA		
#define CG_BY_OFDM_ENABLE_1_52AA_M		
#define DIS_SBDFT_52AA		
#define DIS_SBDFT_52AA_M		
#define FPGA_OPT_PRD_52AA		
#define FPGA_OPT_PRD_52AA_M		
#define MUX_ST_POP_52AA		
#define MUX_ST_POP_52AA_M		
#define MUX_ST_VLD_POP_52AA		
#define MUX_ST_VLD_POP_52AA_M		
#define EN_CFIR_MODEL_52AA		
#define EN_CFIR_MODEL_52AA_M		
#define LOCK_NBIFLT_52AA		
#define LOCK_NBIFLT_52AA_M		
#define MANUAL_EN_CCA_PW_TH_52AA		
#define MANUAL_EN_CCA_PW_TH_52AA_M		
#define CCA_PW_TH_52AA		
#define CCA_PW_TH_52AA_M		
#define CCA_PW_TH_PRIORITY_52AA		
#define CCA_PW_TH_PRIORITY_52AA_M		
#define MAX_CNT_POP_52AA		
#define MAX_CNT_POP_52AA_M		
#define CCA_MASK_CNT_POP_52AA		
#define CCA_MASK_CNT_POP_52AA_M		
#define OPT_ANT_EN_RSSI_52AA		
#define OPT_ANT_EN_RSSI_52AA_M		
#define EN_NCLKWAIT_BY_IDX_52AA		
#define EN_NCLKWAIT_BY_IDX_52AA_M		
#define OPT_MASK_POP_52AA		
#define OPT_MASK_POP_52AA_M		
#define SYNCDLY_OFST_52AA		
#define SYNCDLY_OFST_52AA_M		
#define EN_SYNCDLY_OFST_PRIM_52AA		
#define EN_SYNCDLY_OFST_PRIM_52AA_M		
#define EN_SYNCDLY_OFST_DFE_52AA		
#define EN_SYNCDLY_OFST_DFE_52AA_M		
#define EN_SYNCDLY_OFST_DCCL_52AA		
#define EN_SYNCDLY_OFST_DCCL_52AA_M		
#define EN_SYNCDLY_OFST_SYNC_52AA		
#define EN_SYNCDLY_OFST_SYNC_52AA_M		
#define SBD_FAIL_OPT_52AA		
#define SBD_FAIL_OPT_52AA_M		
#define EN_POP_CFOE_LATE_52AA		
#define EN_POP_CFOE_LATE_52AA_M		
#define DIS_POP_CFOE_52AA		
#define DIS_POP_CFOE_52AA_M		
#define FORCE_SBD_BY_SYNC_DAGC_52AA		
#define FORCE_SBD_BY_SYNC_DAGC_52AA_M		
#define IQK_DPK_COM_RST_52AA		
#define IQK_DPK_COM_RST_52AA_M		
#define FAGCRDY_DLY_52AA		
#define FAGCRDY_DLY_52AA_M		
#define INITRST_BY_BACKINIT_52AA		
#define INITRST_BY_BACKINIT_52AA_M		
#define POP_MISS_BRK_EN_52AA		
#define POP_MISS_BRK_EN_52AA_M		
#define RPT_CNT_OPT_52AA		
#define RPT_CNT_OPT_52AA_M		
#define OPT_VLD_POP_52AA		
#define OPT_VLD_POP_52AA_M		
#define CH_MUX_ST_MANUAL_52AA		
#define CH_MUX_ST_MANUAL_52AA_M		
#define BT_GNT_SEG_OPT_52AA		
#define BT_GNT_SEG_OPT_52AA_M		
#define EN_PRERDY_BY_MAXITER_52AA		
#define EN_PRERDY_BY_MAXITER_52AA_M		
#define RXTD_RESERVED_1_52AA		
#define RXTD_RESERVED_1_52AA_M		
#define IQK_COM_TX_PATH_EN_FORCE_VAL_52AA		
#define IQK_COM_TX_PATH_EN_FORCE_VAL_52AA_M		
#define IQK_COM_TX_PATH_EN_FORCE_ON_52AA		
#define IQK_COM_TX_PATH_EN_FORCE_ON_52AA_M		
#define IQK_COM_RX_PATH_EN_FORCE_VAL_52AA		
#define IQK_COM_RX_PATH_EN_FORCE_VAL_52AA_M		
#define IQK_COM_RX_PATH_EN_FORCE_ON_52AA		
#define IQK_COM_RX_PATH_EN_FORCE_ON_52AA_M		
#define COLLISION_DET_EN_52AA		
#define COLLISION_DET_EN_52AA_M		
#define COLLISION_R2T_TH_52AA		
#define COLLISION_R2T_TH_52AA_M		
#define COLLISION_R2T_PW_TIMING_52AA		
#define COLLISION_R2T_PW_TIMING_52AA_M		
#define COLLISION_T2R_PW_TIMING_52AA		
#define COLLISION_T2R_PW_TIMING_52AA_M		
#define COLLISION_PRIMARY_FLAG_52AA		
#define COLLISION_PRIMARY_FLAG_52AA_M		
#define TX_COLLISION_T2R_ST_52AA		
#define TX_COLLISION_T2R_ST_52AA_M		
#define TX_COLLISION_R2T_ST_52AA		
#define TX_COLLISION_R2T_ST_52AA_M		
#define COLLISION_T2R_TH_MCS0_52AA		
#define COLLISION_T2R_TH_MCS0_52AA_M		
#define COLLISION_T2R_TH_MCS1_52AA		
#define COLLISION_T2R_TH_MCS1_52AA_M		
#define COLLISION_T2R_TH_MCS2_52AA		
#define COLLISION_T2R_TH_MCS2_52AA_M		
#define COLLISION_T2R_TH_MCS3_52AA		
#define COLLISION_T2R_TH_MCS3_52AA_M		
#define COLLISION_T2R_TH_MCS4_52AA		
#define COLLISION_T2R_TH_MCS4_52AA_M		
#define COLLISION_T2R_TH_MCS5_52AA		
#define COLLISION_T2R_TH_MCS5_52AA_M		
#define TX_COLLISION_OR_CCA_MASK_52AA		
#define TX_COLLISION_OR_CCA_MASK_52AA_M		
#define COLLISION_T2R_TH_MCS6_52AA		
#define COLLISION_T2R_TH_MCS6_52AA_M		
#define COLLISION_T2R_TH_MCS7_52AA		
#define COLLISION_T2R_TH_MCS7_52AA_M		
#define COLLISION_T2R_TH_MCS8_52AA		
#define COLLISION_T2R_TH_MCS8_52AA_M		
#define COLLISION_T2R_TH_MCS9_52AA		
#define COLLISION_T2R_TH_MCS9_52AA_M		
#define COLLISION_T2R_TH_MCS10_52AA		
#define COLLISION_T2R_TH_MCS10_52AA_M		
#define COLLISION_T2R_TH_MCS11_52AA		
#define COLLISION_T2R_TH_MCS11_52AA_M		
#define TXDAGC_DEF_N_RU0_3_52AA		
#define TXDAGC_DEF_N_RU0_3_52AA_M		
#define COLLISION_T2R_TH_CCK_52AA		
#define COLLISION_T2R_TH_CCK_52AA_M		
#define TXDAGC_DBG_EN_52AA		
#define TXDAGC_DBG_EN_52AA_M		
#define DPD_OFF_BY_TXPW_TH_52AA		
#define DPD_OFF_BY_TXPW_TH_52AA_M		
#define DPD_OFF_BY_TXPW_OV_52AA		
#define DPD_OFF_BY_TXPW_OV_52AA_M		
#define DPD_OFF_BY_TXPW_BELOW_52AA		
#define DPD_OFF_BY_TXPW_BELOW_52AA_M		
#define T2F_ST_HANG_PROTECT_52AA		
#define T2F_ST_HANG_PROTECT_52AA_M		
#define T2F_BRK_PDHIT_AT_SAME_TIME_52AA		
#define T2F_BRK_PDHIT_AT_SAME_TIME_52AA_M		
#define T2F_NEG_GI2OFST_CNT_TH_52AA		
#define T2F_NEG_GI2OFST_CNT_TH_52AA_M		
#define BRK_R_HT_BW020_1SS_BOUND_52AA		
#define BRK_R_HT_BW020_1SS_BOUND_52AA_M		
#define BRK_R_HT_BW020_2SS_BOUND_52AA		
#define BRK_R_HT_BW020_2SS_BOUND_52AA_M		
#define BRK_R_HT_BW020_3SS_BOUND_52AA		
#define BRK_R_HT_BW020_3SS_BOUND_52AA_M		
#define BRK_R_HT_BW020_4SS_BOUND_52AA		
#define BRK_R_HT_BW020_4SS_BOUND_52AA_M		
#define BRK_R_HT_BW040_1SS_BOUND_52AA		
#define BRK_R_HT_BW040_1SS_BOUND_52AA_M		
#define BRK_R_HT_BW040_2SS_BOUND_52AA		
#define BRK_R_HT_BW040_2SS_BOUND_52AA_M		
#define BRK_R_HT_BW040_3SS_BOUND_52AA		
#define BRK_R_HT_BW040_3SS_BOUND_52AA_M		
#define BRK_R_HT_BW040_4SS_BOUND_52AA		
#define BRK_R_HT_BW040_4SS_BOUND_52AA_M		
#define BRK_R_VHT_BW020_1SS_BOUND_52AA		
#define BRK_R_VHT_BW020_1SS_BOUND_52AA_M		
#define BRK_R_VHT_BW020_2SS_BOUND_52AA		
#define BRK_R_VHT_BW020_2SS_BOUND_52AA_M		
#define BRK_R_VHT_BW020_3SS_BOUND_52AA		
#define BRK_R_VHT_BW020_3SS_BOUND_52AA_M		
#define BRK_R_VHT_BW020_4SS_BOUND_52AA		
#define BRK_R_VHT_BW020_4SS_BOUND_52AA_M		
#define BRK_R_VHT_BW040_1SS_BOUND_52AA		
#define BRK_R_VHT_BW040_1SS_BOUND_52AA_M		
#define BRK_R_VHT_BW040_2SS_BOUND_52AA		
#define BRK_R_VHT_BW040_2SS_BOUND_52AA_M		
#define BRK_R_VHT_BW040_3SS_BOUND_52AA		
#define BRK_R_VHT_BW040_3SS_BOUND_52AA_M		
#define BRK_R_VHT_BW040_4SS_BOUND_52AA		
#define BRK_R_VHT_BW040_4SS_BOUND_52AA_M		
#define BRK_R_VHT_BW080_1SS_BOUND_52AA		
#define BRK_R_VHT_BW080_1SS_BOUND_52AA_M		
#define BRK_R_VHT_BW080_2SS_BOUND_52AA		
#define BRK_R_VHT_BW080_2SS_BOUND_52AA_M		
#define BRK_R_VHT_BW080_3SS_BOUND_52AA		
#define BRK_R_VHT_BW080_3SS_BOUND_52AA_M		
#define BRK_R_VHT_BW080_4SS_BOUND_52AA		
#define BRK_R_VHT_BW080_4SS_BOUND_52AA_M		
#define BRK_R_VHT_BW160_1SS_BOUND_52AA		
#define BRK_R_VHT_BW160_1SS_BOUND_52AA_M		
#define BRK_R_VHT_BW160_2SS_BOUND_52AA		
#define BRK_R_VHT_BW160_2SS_BOUND_52AA_M		
#define BRK_R_VHT_BW160_3SS_BOUND_52AA		
#define BRK_R_VHT_BW160_3SS_BOUND_52AA_M		
#define BRK_R_VHT_BW160_4SS_BOUND_52AA		
#define BRK_R_VHT_BW160_4SS_BOUND_52AA_M		
#define BRK_R_CHK_NDP_LSIG_VHT_52AA		
#define BRK_R_CHK_NDP_LSIG_VHT_52AA_M		
#define BRK_R_CHK_NDP_LSIG_N_52AA		
#define BRK_R_CHK_NDP_LSIG_N_52AA_M		
#define BRK_R_CHK_NDP_LSIG_VHT_34SS_52AA		
#define BRK_R_CHK_NDP_LSIG_VHT_34SS_52AA_M		
#define BRK_R_CHK_NDP_LSIG_N_34SS_52AA		
#define BRK_R_CHK_NDP_LSIG_N_34SS_52AA_M		
#define BRK_R_VHT_MU_NSTS_LMT_52AA		
#define BRK_R_VHT_MU_NSTS_LMT_52AA_M		
#define BRK_R_NSTS_SPEC_MU_SEL_52AA		
#define BRK_R_NSTS_SPEC_MU_SEL_52AA_M		
#define BRK_R_L_LEN_OVER_TH_52AA		
#define BRK_R_L_LEN_OVER_TH_52AA_M		
#define BRK_R_L_LEN_UNDER_TH_52AA		
#define BRK_R_L_LEN_UNDER_TH_52AA_M		
#define BRK_R_HT_LEN_UNDER_TH_52AA		
#define BRK_R_HT_LEN_UNDER_TH_52AA_M		
#define BRK_R_VHT_LEN_UNDER_TH_52AA		
#define BRK_R_VHT_LEN_UNDER_TH_52AA_M		
#define BRK_R_VHT_BW_SUPPORT_52AA		
#define BRK_R_VHT_BW_SUPPORT_52AA_M		
#define BRK_R_VHT_BW_SUPPORT_FORCE_52AA		
#define BRK_R_VHT_BW_SUPPORT_FORCE_52AA_M		
#define BRK_R_RX_SUPPORT_BW_52AA		
#define BRK_R_RX_SUPPORT_BW_52AA_M		
#define BRK_R_BRK_SEL_FOR_CNT_52AA		
#define BRK_R_BRK_SEL_FOR_CNT_52AA_M		
#define BRK_R_HT_LEN_MAX_52AA		
#define BRK_R_HT_LEN_MAX_52AA_M		
#define BRK_R_VHT_LEN_MAX_52AA		
#define BRK_R_VHT_LEN_MAX_52AA_M		
#define BRK_R_LRATE_DIS_52AA		
#define BRK_R_LRATE_DIS_52AA_M		
#define BRK_R_HT_MCS_LMT_52AA		0x4518
#define BRK_R_HT_MCS_LMT_52AA_M		0x300
#define BRK_R_EN_HT_MCS32_52AA		
#define BRK_R_EN_HT_MCS32_52AA_M		
#define BRK_R_EN_LDPC_RX_52AA		
#define BRK_R_EN_LDPC_RX_52AA_M		
#define BRK_R_EN_HT_SHORTGI_52AA		
#define BRK_R_EN_HT_SHORTGI_52AA_M		
#define BRK_R_DIS_MASK_ILL_RATE_52AA		
#define BRK_R_DIS_MASK_ILL_RATE_52AA_M		
#define BRK_R_EN_VHT_SHORTGI_52AA		
#define BRK_R_EN_VHT_SHORTGI_52AA_M		
#define BRK_R_EN_VHT_LEN_LMT_52AA		
#define BRK_R_EN_VHT_LEN_LMT_52AA_M		
#define BRK_R_HT_NOT_SUPPORT_52AA		
#define BRK_R_HT_NOT_SUPPORT_52AA_M		
#define BRK_R_VHT_NOT_SUPPORT_52AA		
#define BRK_R_VHT_NOT_SUPPORT_52AA_M		
#define BRK_R_OFDM_VBON_NEG_BRK_OPT_52AA		
#define BRK_R_OFDM_VBON_NEG_BRK_OPT_52AA_M		
#define BRK_R_VHT_NSS_LMT_52AA		0x4518
#define BRK_R_VHT_NSS_LMT_52AA_M	0x600000	
#define BRK_R_EN_HT_STBC_1SS_52AA		
#define BRK_R_EN_HT_STBC_1SS_52AA_M		
#define BRK_R_EN_HT_STBC_2SS_52AA		
#define BRK_R_EN_HT_STBC_2SS_52AA_M		
#define BRK_R_EN_VHT_STBC_1SS_52AA		
#define BRK_R_EN_VHT_STBC_1SS_52AA_M		
#define BRK_R_EN_VHT_STBC_2SS_52AA		
#define BRK_R_EN_VHT_STBC_2SS_52AA_M		
#define BRK_R_ILL_ST0_52AA		
#define BRK_R_ILL_ST0_52AA_M		
#define BRK_R_ILL_ST1_52AA		
#define BRK_R_ILL_ST1_52AA_M		
#define BRK_R_ILL_ST2_52AA		
#define BRK_R_ILL_ST2_52AA_M		
#define BRK_R_ILL_ST3_52AA		
#define BRK_R_ILL_ST3_52AA_M		
#define BRK_R_ILL_ST0_EN_52AA		
#define BRK_R_ILL_ST0_EN_52AA_M		
#define BRK_R_ILL_ST1_EN_52AA		
#define BRK_R_ILL_ST1_EN_52AA_M		
#define BRK_R_ILL_ST2_EN_52AA		
#define BRK_R_ILL_ST2_EN_52AA_M		
#define BRK_R_ILL_ST3_EN_52AA		
#define BRK_R_ILL_ST3_EN_52AA_M		
#define BRK_R_BRK_OPT_31_0__52AA		
#define BRK_R_BRK_OPT_31_0__52AA_M		
#define BRK_R_BRK_OPT_63_32__52AA		
#define BRK_R_BRK_OPT_63_32__52AA_M		
#define BRK_R_BRK_OPT_95_64__52AA		
#define BRK_R_BRK_OPT_95_64__52AA_M		
#define BRK_R_BRK_OPT_127_96__52AA		
#define BRK_R_BRK_OPT_127_96__52AA_M		
#define BRK_R_BRK_OPT_NDP_31_0__52AA		
#define BRK_R_BRK_OPT_NDP_31_0__52AA_M		
#define BRK_R_BRK_OPT_NDP_63_32__52AA		
#define BRK_R_BRK_OPT_NDP_63_32__52AA_M		
#define BRK_R_BRK_OPT_NDP_95_64__52AA		
#define BRK_R_BRK_OPT_NDP_95_64__52AA_M		
#define BRK_R_BRK_OPT_NDP_127_96__52AA		
#define BRK_R_BRK_OPT_NDP_127_96__52AA_M		
#define BRK_R_BRK_OPT5_52AA		
#define BRK_R_BRK_OPT5_52AA_M		
#define BRK_R_BRK_OPT5_NDP_52AA		
#define BRK_R_BRK_OPT5_NDP_52AA_M		
#define BRK_R_BRK_OPT_MU_52AA		
#define BRK_R_BRK_OPT_MU_52AA_M		
#define BRK_R_T2F_PDHIT_ST_LMT_IDX_52AA		
#define BRK_R_T2F_PDHIT_ST_LMT_IDX_52AA_M		
#define BRK_R_T2F_PFD3_ST_LMT_IDX_52AA		
#define BRK_R_T2F_PFD3_ST_LMT_IDX_52AA_M		
#define BRK_R_EN_HT_N_ESS_52AA		
#define BRK_R_EN_HT_N_ESS_52AA_M		
#define BRK_R_EN_SOUND_WO_NDP_52AA		
#define BRK_R_EN_SOUND_WO_NDP_52AA_M		
#define BRK_R_WATCH_DOG_TX_DUR_DATA_ON_52AA		
#define BRK_R_WATCH_DOG_TX_DUR_DATA_ON_52AA_M		
#define BRK_R_WATCH_DOG_STBC_EXT_US_52AA		
#define BRK_R_WATCH_DOG_STBC_EXT_US_52AA_M		
#define BRK_R_NORMAL_CCA_LMT_52AA		
#define BRK_R_NORMAL_CCA_LMT_52AA_M		
#define BRK_R_EXTEND_CCA_LMT_52AA		
#define BRK_R_EXTEND_CCA_LMT_52AA_M		
#define BRK_R_SPOOF_IVLD_PKT_EN_52AA		
#define BRK_R_SPOOF_IVLD_PKT_EN_52AA_M		
#define BRK_R_SPOOF_RXTD_EN_52AA		
#define BRK_R_SPOOF_RXTD_EN_52AA_M		
#define BRK_R_WATCH_DOG_NDP_EXT_US_52AA		
#define BRK_R_WATCH_DOG_NDP_EXT_US_52AA_M		
#define BRK_R_NDP_CCA_LMT_52AA		
#define BRK_R_NDP_CCA_LMT_52AA_M		
#define BRK_R_HE_SU_NOT_SUPPORT_52AA		
#define BRK_R_HE_SU_NOT_SUPPORT_52AA_M		
#define BRK_R_HE_MU_NOT_SUPPORT_52AA		
#define BRK_R_HE_MU_NOT_SUPPORT_52AA_M		
#define BRK_R_HE_ERSU_NOT_SUPPORT_52AA		
#define BRK_R_HE_ERSU_NOT_SUPPORT_52AA_M		
#define BRK_R_HE_TB_NOT_SUPPORT_52AA		
#define BRK_R_HE_TB_NOT_SUPPORT_52AA_M		
#define BRK_R_HE_STBC_NOT_SUPPORT_52AA		
#define BRK_R_HE_STBC_NOT_SUPPORT_52AA_M		
#define BRK_R_HE_DCM_NOT_SUPPORT_52AA		
#define BRK_R_HE_DCM_NOT_SUPPORT_52AA_M		
#define BRK_R_HE_N_USER_MAX_52AA		0x4580
#define BRK_R_HE_N_USER_MAX_52AA_M		0x3FC0
#define BRK_R_HE_MAX_NSS_52AA		0x4580
#define BRK_R_HE_MAX_NSS_52AA_M		0x1C000
#define BRK_R_HE_STBC_NSS_LMT_52AA		
#define BRK_R_HE_STBC_NSS_LMT_52AA_M		
#define BRK_R_HE_DCM_NSS_LMT_52AA		
#define BRK_R_HE_DCM_NSS_LMT_52AA_M		
#define BRK_R_TB_MAX_NSS_52AA		0x4580
#define BRK_R_TB_MAX_NSS_52AA_M		0x3800000
#define BRK_R_TB_STBC_NSS_LMT_52AA		
#define BRK_R_TB_STBC_NSS_LMT_52AA_M		
#define BRK_R_TB_DCM_NSS_LMT_52AA		
#define BRK_R_TB_DCM_NSS_LMT_52AA_M		
#define BRK_R_EN_HE_GI_0P8_52AA		
#define BRK_R_EN_HE_GI_0P8_52AA_M		
#define BRK_R_EN_HE_GI_1P6_52AA		
#define BRK_R_EN_HE_GI_1P6_52AA_M		
#define BRK_R_EN_HE_GI_3P2_52AA		
#define BRK_R_EN_HE_GI_3P2_52AA_M		
#define BRK_R_EN_HE_DOPPLER_52AA		
#define BRK_R_EN_HE_DOPPLER_52AA_M		
#define BRK_R_HE_MU_BCC_NSS_LMT_52AA		
#define BRK_R_HE_MU_BCC_NSS_LMT_52AA_M		
#define BRK_R_HEMU_MULTI_USER_MUMIMO_EN_52AA		
#define BRK_R_HEMU_MULTI_USER_MUMIMO_EN_52AA_M		
#define BRK_R_TB_MUMIMO_EN_52AA		
#define BRK_R_TB_MUMIMO_EN_52AA_M		
#define BRK_R_EN_HE_BEAM_CHANGE_52AA		
#define BRK_R_EN_HE_BEAM_CHANGE_52AA_M		
#define BRK_R_EN_HE_PREAMBLE_PUNC_52AA		
#define BRK_R_EN_HE_PREAMBLE_PUNC_52AA_M		
#define BRK_R_EN_HE_ZERO_USER_52AA		
#define BRK_R_EN_HE_ZERO_USER_52AA_M		
#define BRK_R_EN_HESU_TB_TYPE_52AA		
#define BRK_R_EN_HESU_TB_TYPE_52AA_M		
#define BRK_R_CHK_20M_RU_ALLOC_EN_52AA		
#define BRK_R_CHK_20M_RU_ALLOC_EN_52AA_M		
#define BRK_R_EN_NDP_NEG_CLR_COND_52AA		
#define BRK_R_EN_NDP_NEG_CLR_COND_52AA_M		
#define BRK_R_SPOOF_FOR_ASYNC_RST_EN_52AA		
#define BRK_R_SPOOF_FOR_ASYNC_RST_EN_52AA_M		
#define BRK_R_CHK_ST_IDX_T2F_52AA		
#define BRK_R_CHK_ST_IDX_T2F_52AA_M		
#define BRK_R_ST_HANG_LMT_T2F_52AA		
#define BRK_R_ST_HANG_LMT_T2F_52AA_M		
#define BRK_R_CHK_ST_IDX_RX_FEQ_52AA		
#define BRK_R_CHK_ST_IDX_RX_FEQ_52AA_M		
#define BRK_R_ST_HANG_LMT_RX_FEQ_52AA		
#define BRK_R_ST_HANG_LMT_RX_FEQ_52AA_M		
#define BRK_R_BRK_OPT6_HE_USER_31_0__52AA		
#define BRK_R_BRK_OPT6_HE_USER_31_0__52AA_M		
#define BRK_R_BRK_OPT7_SPOOF_HE_USER_31_0__52AA		
#define BRK_R_BRK_OPT7_SPOOF_HE_USER_31_0__52AA_M		
#define BRK_R_BRK_OPT8_TB_USER_31_0__52AA		
#define BRK_R_BRK_OPT8_TB_USER_31_0__52AA_M		
#define BRK_R_BRK_OPT9_SPOOF_TB_USER_31_0__52AA		
#define BRK_R_BRK_OPT9_SPOOF_TB_USER_31_0__52AA_M		
#define BRK_R_BRK_OPT6_HE_USER_NDP_31_0__52AA		
#define BRK_R_BRK_OPT6_HE_USER_NDP_31_0__52AA_M		
#define BRK_R_BRK_OPT7_SPOOF_HE_USER_NDP_31_0__52AA		
#define BRK_R_BRK_OPT7_SPOOF_HE_USER_NDP_31_0__52AA_M		
#define BRK_R_BRK_OPT8_TB_USER_NDP_31_0__52AA		
#define BRK_R_BRK_OPT8_TB_USER_NDP_31_0__52AA_M		
#define BRK_R_BRK_OPT9_SPOOF_TB_USER_NDP_31_0__52AA		
#define BRK_R_BRK_OPT9_SPOOF_TB_USER_NDP_31_0__52AA_M		
#define BRK_R_BRK_FOR_ASYNC_RST_EN_1_52AA		
#define BRK_R_BRK_FOR_ASYNC_RST_EN_1_52AA_M		
#define BRK_R_BRK_FOR_ASYNC_RST_EN_2_52AA		
#define BRK_R_BRK_FOR_ASYNC_RST_EN_2_52AA_M		
#define BRK_R_BRK_FOR_ASYNC_RST_EN_3_52AA		
#define BRK_R_BRK_FOR_ASYNC_RST_EN_3_52AA_M		
#define BRK_R_BRK_FOR_ASYNC_RST_EN_4_52AA		
#define BRK_R_BRK_FOR_ASYNC_RST_EN_4_52AA_M		
#define BRK_R_BRK_FOR_ASYNC_RST_EN_5_52AA		
#define BRK_R_BRK_FOR_ASYNC_RST_EN_5_52AA_M		
#define BRK_R_BRK_FOR_ASYNC_RST_EN_6_52AA		
#define BRK_R_BRK_FOR_ASYNC_RST_EN_6_52AA_M		
#define BRK_R_BRK_FOR_ASYNC_RST_EN_7_52AA		
#define BRK_R_BRK_FOR_ASYNC_RST_EN_7_52AA_M		
#define BRK_R_BRK_FOR_ASYNC_RST_EN_8_52AA		
#define BRK_R_BRK_FOR_ASYNC_RST_EN_8_52AA_M		
#define BRK_R_BRK_FOR_ASYNC_RST_EN_9_52AA		
#define BRK_R_BRK_FOR_ASYNC_RST_EN_9_52AA_M		
#define BRK_R_BRK_FOR_ASYNC_RST_EN_MU_52AA		
#define BRK_R_BRK_FOR_ASYNC_RST_EN_MU_52AA_M		
#define PATH0_R_DAC_QINV_52AA		
#define PATH0_R_DAC_QINV_52AA_M		
#define PATH0_R_FIFO_CLR_ENB_52AA		
#define PATH0_R_FIFO_CLR_ENB_52AA_M		
#define PATH0_R_T2F_FREERUN_BUF_EN_52AA		
#define PATH0_R_T2F_FREERUN_BUF_EN_52AA_M		
#define PATH0_R_T2F_L1_LATE_EN_52AA		
#define PATH0_R_T2F_L1_LATE_EN_52AA_M		
#define PATH0_R_T2F_DCCL_BT_GNT_BEFORE_CCA_MODE_52AA		
#define PATH0_R_T2F_DCCL_BT_GNT_BEFORE_CCA_MODE_52AA_M		
#define PATH0_R_T2F_DCCL_FILT_EN_52AA		
#define PATH0_R_T2F_DCCL_FILT_EN_52AA_M		
#define PATH0_R_BT_GNT_RXTD_LATCH_EN_52AA		
#define PATH0_R_BT_GNT_RXTD_LATCH_EN_52AA_M		
#define PATH0_R_TD_CLK_GCK_EN_52AA		
#define PATH0_R_TD_CLK_GCK_EN_52AA_M		
#define PATH0_R_1RCCA_CLK_GCK_ON_52AA		
#define PATH0_R_1RCCA_CLK_GCK_ON_52AA_M		
#define PATH0_R_SYNC_RST_EN_TD_PATH_52AA		
#define PATH0_R_SYNC_RST_EN_TD_PATH_52AA_M		
#define PATH0_R_SYNC_RST_EN_FFT_52AA		
#define PATH0_R_SYNC_RST_EN_FFT_52AA_M		
#define PATH0_R_SYNC_RST_EN_TXBUF_52AA		
#define PATH0_R_SYNC_RST_EN_TXBUF_52AA_M		
#define PATH0_R_SYNC_RST_EN_RXBUF_52AA		
#define PATH0_R_SYNC_RST_EN_RXBUF_52AA_M		
#define PATH0_R_SYNC_RST_EN_DCCL_52AA		
#define PATH0_R_SYNC_RST_EN_DCCL_52AA_M		
#define PATH0_R_SYNC_RST_EN_T2F_52AA		
#define PATH0_R_SYNC_RST_EN_T2F_52AA_M		
#define PATH0_R_SYNC_RST_EN_RXFIR_COMP_52AA		
#define PATH0_R_SYNC_RST_EN_RXFIR_COMP_52AA_M		
#define PATH0_R_DCCL_CFO_TH_EN_52AA		
#define PATH0_R_DCCL_CFO_TH_EN_52AA_M		
#define PATH0_R_TX_STO_TRIG_SELECT_52AA		
#define PATH0_R_TX_STO_TRIG_SELECT_52AA_M		
#define PATH0_R_TX_STO_FIRST_PE_SELECT_52AA		
#define PATH0_R_TX_STO_FIRST_PE_SELECT_52AA_M		
#define PATH0_R_TX_STO_INT_PART_BP_TARGET1_52AA		
#define PATH0_R_TX_STO_INT_PART_BP_TARGET1_52AA_M		
#define PATH0_R_TX_STO_INT_PART_BP_TARGET2_52AA		
#define PATH0_R_TX_STO_INT_PART_BP_TARGET2_52AA_M		
#define PATH0_R_TX_STO_INT_PART_BP_TARGET3_52AA		
#define PATH0_R_TX_STO_INT_PART_BP_TARGET3_52AA_M		
#define PATH0_R_TX_STO_INT_PART_BP_TARGET4_52AA		
#define PATH0_R_TX_STO_INT_PART_BP_TARGET4_52AA_M		
#define PATH0_R_TX_STO_INT_PART_BP_TARGET5_52AA		
#define PATH0_R_TX_STO_INT_PART_BP_TARGET5_52AA_M		
#define PATH0_R_TX_STO_INT_PART_BP_TARGET6_52AA		
#define PATH0_R_TX_STO_INT_PART_BP_TARGET6_52AA_M		
#define PATH0_R_TX_STO_INT_PART_BP_TARGET7_52AA		
#define PATH0_R_TX_STO_INT_PART_BP_TARGET7_52AA_M		
#define PATH0_R_TX_STO_INT_PART_BP_TARGET8_52AA		
#define PATH0_R_TX_STO_INT_PART_BP_TARGET8_52AA_M		
#define PATH0_R_TX_STO_INT1_BYPASS_MODE_52AA		
#define PATH0_R_TX_STO_INT1_BYPASS_MODE_52AA_M		
#define PATH0_R_TX_STO_INT1_BYPASS_ALWAYS_HIGH_52AA		
#define PATH0_R_TX_STO_INT1_BYPASS_ALWAYS_HIGH_52AA_M		
#define PATH0_R_STO_INT_SEL_52AA		
#define PATH0_R_STO_INT_SEL_52AA_M		
#define PATH0_R_TX_STO_INT_PART_BP_TARGET_STOP_52AA		
#define PATH0_R_TX_STO_INT_PART_BP_TARGET_STOP_52AA_M		
#define PATH0_R_ANAPAR_ST1P5_SEL_52AA		
#define PATH0_R_ANAPAR_ST1P5_SEL_52AA_M		
#define PATH0_R_ANAPAR_ST3P5_SEL_52AA		
#define PATH0_R_ANAPAR_ST3P5_SEL_52AA_M		
#define PATH0_R_ANAPAR_DIS_TSSI_DCK_ST_52AA		
#define PATH0_R_ANAPAR_DIS_TSSI_DCK_ST_52AA_M		
#define PATH0_R_RFMODE_RSTB_EQ0_EN_52AA		
#define PATH0_R_RFMODE_RSTB_EQ0_EN_52AA_M		
#define PATH0_R_PW_RSTB_EQ0_EN_52AA		
#define PATH0_R_PW_RSTB_EQ0_EN_52AA_M		
#define PATH0_R_RSTB_EQ0_EN_52AA		
#define PATH0_R_RSTB_EQ0_EN_52AA_M		
#define PATH0_R_RFMODE_RSTB_EQ0_52AA		
#define PATH0_R_RFMODE_RSTB_EQ0_52AA_M		
#define PATH0_R_PW_RSTB_EQ0_52AA		
#define PATH0_R_PW_RSTB_EQ0_52AA_M		
#define PATH0_R_RSTB_EQ0_52AA		
#define PATH0_R_RSTB_EQ0_52AA_M		
#define PATH0_R_ANAPAR_RST_SEL_52AA		
#define PATH0_R_ANAPAR_RST_SEL_52AA_M		
#define PATH0_R_ANAPAR_RST_TX_SEL_52AA		
#define PATH0_R_ANAPAR_RST_TX_SEL_52AA_M		
#define PATH0_R_ANAPAR_CTSDM_131_128__52AA		
#define PATH0_R_ANAPAR_CTSDM_131_128__52AA_M		
#define PATH0_R_TXCK_FORCE_VAL_52AA		
#define PATH0_R_TXCK_FORCE_VAL_52AA_M		
#define PATH0_R_TXCK_FORCE_ON_52AA		
#define PATH0_R_TXCK_FORCE_ON_52AA_M		
#define PATH0_R_RXCK_FORCE_VAL_52AA		
#define PATH0_R_RXCK_FORCE_VAL_52AA_M		
#define PATH0_R_RXCK_FORCE_ON_52AA		
#define PATH0_R_RXCK_FORCE_ON_52AA_M		
#define PATH0_R_RXCK_RFBW0_52AA		
#define PATH0_R_RXCK_RFBW0_52AA_M		
#define PATH0_R_RXCK_RFBW1_52AA		
#define PATH0_R_RXCK_RFBW1_52AA_M		
#define PATH0_R_RXCK_RFBW2_52AA		
#define PATH0_R_RXCK_RFBW2_52AA_M		
#define PATH0_R_RXCK_RFBW3_52AA		
#define PATH0_R_RXCK_RFBW3_52AA_M		
#define PATH0_R_RXCK_RFBW4_52AA		
#define PATH0_R_RXCK_RFBW4_52AA_M		
#define PATH0_R_RXCK_RFBW5_52AA		
#define PATH0_R_RXCK_RFBW5_52AA_M		
#define PATH0_R_RXCK_RFBW6_52AA		
#define PATH0_R_RXCK_RFBW6_52AA_M		
#define PATH0_R_TXCK_RFBW0_52AA		
#define PATH0_R_TXCK_RFBW0_52AA_M		
#define PATH0_R_TXCK_RFBW1_52AA		
#define PATH0_R_TXCK_RFBW1_52AA_M		
#define PATH0_R_TXCK_RFBW2_52AA		
#define PATH0_R_TXCK_RFBW2_52AA_M		
#define PATH0_R_TXCK_RFBW3_52AA		
#define PATH0_R_TXCK_RFBW3_52AA_M		
#define PATH0_R_TXCK_RFBW4_52AA		
#define PATH0_R_TXCK_RFBW4_52AA_M		
#define PATH0_R_TXCK_RFBW5_52AA		
#define PATH0_R_TXCK_RFBW5_52AA_M		
#define PATH0_R_TXCK_RFBW6_52AA		
#define PATH0_R_TXCK_RFBW6_52AA_M		
#define PATH0_R_EN_RXCK_TX_52AA		
#define PATH0_R_EN_RXCK_TX_52AA_M		
#define PATH0_R_RXCK_TX_52AA		
#define PATH0_R_RXCK_TX_52AA_M		
#define PATH0_R_RXCK_TX_FTM_52AA		
#define PATH0_R_RXCK_TX_FTM_52AA_M		
#define PATH0_R_CLK_RFC_GCK_EN_52AA		
#define PATH0_R_CLK_RFC_GCK_EN_52AA_M		
#define PATH0_R_RF0_GEN_DBG_SEL_52AA		
#define PATH0_R_RF0_GEN_DBG_SEL_52AA_M		
#define PATH0_R_RFMODE_GNT_WL_DIS_TX_OPT_52AA		
#define PATH0_R_RFMODE_GNT_WL_DIS_TX_OPT_52AA_M		
#define PATH0_R_RFAFE_PWSAV_EN_52AA		
#define PATH0_R_RFAFE_PWSAV_EN_52AA_M		
#define PATH0_R_RFMODE_ORI_RXB_OFF_52AA		
#define PATH0_R_RFMODE_ORI_RXB_OFF_52AA_M		
#define PATH0_R_RFMODE_ORI_RXB_LOWPW_52AA		
#define PATH0_R_RFMODE_ORI_RXB_LOWPW_52AA_M		
#define PATH0_R_RFMODE_FTM_RXB_OFF_52AA		
#define PATH0_R_RFMODE_FTM_RXB_OFF_52AA_M		
#define PATH0_R_RFMODE_FTM_RXB_LOWPW_52AA		
#define PATH0_R_RFMODE_FTM_RXB_LOWPW_52AA_M		
#define PATH0_R_RSTB_3WIRE_52AA		
#define PATH0_R_RSTB_3WIRE_52AA_M		
#define PATH0_R_EN_NRBW_AT_TX_52AA		
#define PATH0_R_EN_NRBW_AT_TX_52AA_M		
#define PATH0_R_RFMODE_ORI_TX_52AA		0x4CAC
#define PATH0_R_RFMODE_ORI_TX_52AA_M		0xF0
#define PATH0_R_RFMODE_ORI_TX_TXOFF_52AA	0x4CAC	
#define PATH0_R_RFMODE_ORI_TX_TXOFF_52AA_M	0xF00	
#define PATH0_R_RFMODE_ORI_RX_OFDM_CCA_52AA	0x4CAC	
#define PATH0_R_RFMODE_ORI_RX_OFDM_CCA_52AA_M	0xF000	
#define PATH0_R_RFMODE_ORI_RX_CCK_CCA_52AA	0x4CAC	
#define PATH0_R_RFMODE_ORI_RX_CCK_CCA_52AA_M	0xF0000	
#define PATH0_R_RFMODE_ORI_RX_IDLE_52AA		0x4CAC
#define PATH0_R_RFMODE_ORI_RX_IDLE_52AA_M	0xF00000	
#define PATH0_R_RFMODE_FTM_TX_52AA		0x4CAC
#define PATH0_R_RFMODE_FTM_TX_52AA_M		0xF000000
#define PATH0_R_RFMODE_FTM_TX_TXOFF_52AA	0x4CAC	
#define PATH0_R_RFMODE_FTM_TX_TXOFF_52AA_M	0xF0000000	
#define PATH0_R_RFMODE_FTM_RX_OFDM_CCA_52AA	0x4CB0	
#define PATH0_R_RFMODE_FTM_RX_OFDM_CCA_52AA_M	0xF	
#define PATH0_R_RFMODE_FTM_RX_CCK_CCA_52AA	0x4CB0	
#define PATH0_R_RFMODE_FTM_RX_CCK_CCA_52AA_M	0xF0	
#define PATH0_R_RFMODE_FTM_RX_IDLE_52AA		0x4CB0
#define PATH0_R_RFMODE_FTM_RX_IDLE_52AA_M	0xF00	
#define PATH0_R_RXB_IDX_AT_TX_52AA		
#define PATH0_R_RXB_IDX_AT_TX_52AA_M		
#define PATH0_R_TIA_IDX_AT_TX_52AA		
#define PATH0_R_TIA_IDX_AT_TX_52AA_M		
#define PATH0_R_LNA_IDX_AT_TX_52AA		
#define PATH0_R_LNA_IDX_AT_TX_52AA_M		
#define PATH0_R_TIA_EXT_BW_AT_TX_52AA		
#define PATH0_R_TIA_EXT_BW_AT_TX_52AA_M		
#define PATH0_R_SI_RADDR_52AA		
#define PATH0_R_SI_RADDR_52AA_M		
#define PATH0_R_RST_3WIRE_CONFLICT_CNT_52AA		
#define PATH0_R_RST_3WIRE_CONFLICT_CNT_52AA_M		
#define PATH0_R_SOFT3WIRE_DATA_52AA		
#define PATH0_R_SOFT3WIRE_DATA_52AA_M		
#define PATH0_R_TXAGC_AT_SLEEP_52AA		
#define PATH0_R_TXAGC_AT_SLEEP_52AA_M		
#define PATH0_R_RXB_IDX_AT_SLEEP_52AA		
#define PATH0_R_RXB_IDX_AT_SLEEP_52AA_M		
#define PATH0_R_TIA_IDX_AT_SLEEP_52AA		
#define PATH0_R_TIA_IDX_AT_SLEEP_52AA_M		
#define PATH0_R_LNA_IDX_AT_SLEEP_52AA		
#define PATH0_R_LNA_IDX_AT_SLEEP_52AA_M		
#define PATH0_R_TIA_EXT_BW_AT_SLEEP_52AA		
#define PATH0_R_TIA_EXT_BW_AT_SLEEP_52AA_M		
#define PATH0_R_EN_NRBW_AT_SLEEP_52AA		
#define PATH0_R_EN_NRBW_AT_SLEEP_52AA_M		
#define PATH0_R_RFMODE_AT_SLEEP_52AA		
#define PATH0_R_RFMODE_AT_SLEEP_52AA_M		
#define PATH0_R_TXAGC_BYPASS_52AA		
#define PATH0_R_TXAGC_BYPASS_52AA_M		
#define PATH0_R_RXB_BYPASS_52AA		
#define PATH0_R_RXB_BYPASS_52AA_M		
#define PATH0_R_TIA_BYPASS_52AA		
#define PATH0_R_TIA_BYPASS_52AA_M		
#define PATH0_R_LNA_BYPASS_52AA		
#define PATH0_R_LNA_BYPASS_52AA_M		
#define PATH0_R_TIA_EXT_BYPASS_52AA		
#define PATH0_R_TIA_EXT_BYPASS_52AA_M		
#define PATH0_R_EN_NRBW_BYPASS_52AA		
#define PATH0_R_EN_NRBW_BYPASS_52AA_M		
#define PATH0_R_RFREG_DIS_GATING_52AA		
#define PATH0_R_RFREG_DIS_GATING_52AA_M		
#define PATH0_R_RSTB_ANAPAR_52AA		
#define PATH0_R_RSTB_ANAPAR_52AA_M		
#define PATH0_R_ANAPAR_SEL_OPT_52AA		
#define PATH0_R_ANAPAR_SEL_OPT_52AA_M		
#define PATH0_R_ANAPAR_DBG_MODE_52AA		
#define PATH0_R_ANAPAR_DBG_MODE_52AA_M		
#define PATH0_R_ANAPAR_DIS_GATING_52AA		
#define PATH0_R_ANAPAR_DIS_GATING_52AA_M		
#define PATH0_R_ANAPAR_ST0_SEL_52AA		
#define PATH0_R_ANAPAR_ST0_SEL_52AA_M		
#define PATH0_R_ANAPAR_ST1_SEL_52AA		
#define PATH0_R_ANAPAR_ST1_SEL_52AA_M		
#define PATH0_R_ANAPAR_ST2_SEL_52AA		
#define PATH0_R_ANAPAR_ST2_SEL_52AA_M		
#define PATH0_R_ANAPAR_ST3_SEL_52AA		
#define PATH0_R_ANAPAR_ST3_SEL_52AA_M		
#define PATH0_R_ANAPAR_ST4_SEL_52AA		
#define PATH0_R_ANAPAR_ST4_SEL_52AA_M		
#define PATH0_R_ANAPAR_ST5_SEL_52AA		
#define PATH0_R_ANAPAR_ST5_SEL_52AA_M		
#define PATH0_R_ANAPAR_ST6_SEL_52AA		
#define PATH0_R_ANAPAR_ST6_SEL_52AA_M		
#define PATH0_R_ANAPAR_ST7_SEL_52AA		
#define PATH0_R_ANAPAR_ST7_SEL_52AA_M		
#define PATH0_R_ANAPAR_ST8_SEL_52AA		
#define PATH0_R_ANAPAR_ST8_SEL_52AA_M		
#define PATH0_R_ANAPAR_ST9_SEL_52AA		
#define PATH0_R_ANAPAR_ST9_SEL_52AA_M		
#define PATH0_R_ANAPAR_ST10_SEL_52AA		
#define PATH0_R_ANAPAR_ST10_SEL_52AA_M		
#define PATH0_R_ANAPAR_ST11_SEL_52AA		
#define PATH0_R_ANAPAR_ST11_SEL_52AA_M		
#define PATH0_R_ANAPAR_ST12_SEL_52AA		
#define PATH0_R_ANAPAR_ST12_SEL_52AA_M		
#define PATH0_R_ANAPAR_ST13_SEL_52AA		
#define PATH0_R_ANAPAR_ST13_SEL_52AA_M		
#define PATH0_R_ANAPAR_ST14_SEL_52AA		
#define PATH0_R_ANAPAR_ST14_SEL_52AA_M		
#define PATH0_R_ANAPAR_ST15_SEL_52AA		
#define PATH0_R_ANAPAR_ST15_SEL_52AA_M		
#define PATH0_R_ANAPAR_ST16_SEL_52AA		
#define PATH0_R_ANAPAR_ST16_SEL_52AA_M		
#define PATH0_R_ANAPAR_ST17_SEL_52AA		
#define PATH0_R_ANAPAR_ST17_SEL_52AA_M		
#define PATH0_R_ANAPAR_ST18_SEL_52AA		
#define PATH0_R_ANAPAR_ST18_SEL_52AA_M		
#define PATH0_R_ANAPAR_ST19_SEL_52AA		
#define PATH0_R_ANAPAR_ST19_SEL_52AA_M		
#define PATH0_R_ANAPAR_ST20_SEL_52AA		
#define PATH0_R_ANAPAR_ST20_SEL_52AA_M		
#define PATH0_R_ANAPAR_ST21_SEL_52AA		
#define PATH0_R_ANAPAR_ST21_SEL_52AA_M		
#define PATH0_R_ANAPAR_ST22_SEL_52AA		
#define PATH0_R_ANAPAR_ST22_SEL_52AA_M		
#define PATH0_R_ANAPAR_ST23_SEL_52AA		
#define PATH0_R_ANAPAR_ST23_SEL_52AA_M		
#define PATH0_R_ANAPAR_ST24_SEL_52AA		
#define PATH0_R_ANAPAR_ST24_SEL_52AA_M		
#define PATH0_R_ANAPAR_ST25_SEL_52AA		
#define PATH0_R_ANAPAR_ST25_SEL_52AA_M		
#define PATH0_R_ANAPAR_ST26_SEL_52AA		
#define PATH0_R_ANAPAR_ST26_SEL_52AA_M		
#define PATH0_R_ANAPAR_ST27_SEL_52AA		
#define PATH0_R_ANAPAR_ST27_SEL_52AA_M		
#define PATH0_R_ANAPAR_ST28_SEL_52AA		
#define PATH0_R_ANAPAR_ST28_SEL_52AA_M		
#define PATH0_R_ANAPAR_ST29_SEL_52AA		
#define PATH0_R_ANAPAR_ST29_SEL_52AA_M		
#define PATH0_R_ANAPAR_ST30_SEL_52AA		
#define PATH0_R_ANAPAR_ST30_SEL_52AA_M		
#define PATH0_R_ANAPAR_ST31_SEL_52AA		
#define PATH0_R_ANAPAR_ST31_SEL_52AA_M		
#define PATH0_R_ANAPAR_CTSDM_31_0__52AA		
#define PATH0_R_ANAPAR_CTSDM_31_0__52AA_M		
#define PATH0_R_ANAPAR_CTSDM_63_32__52AA		0x4cd0
#define PATH0_R_ANAPAR_CTSDM_63_32__52AA_M		0xffffffff
#define PATH0_R_ANAPAR_CTSDM_95_64__52AA		
#define PATH0_R_ANAPAR_CTSDM_95_64__52AA_M		
#define PATH0_R_ANAPAR_CTSDM_127_96__52AA		
#define PATH0_R_ANAPAR_CTSDM_127_96__52AA_M		
#define PATH0_R_ANAPAR_31_0__52AA		
#define PATH0_R_ANAPAR_31_0__52AA_M		
#define PATH0_R_ANAPAR_63_32__52AA		
#define PATH0_R_ANAPAR_63_32__52AA_M		
#define PATH0_R_ANAPAR_95_64__52AA		
#define PATH0_R_ANAPAR_95_64__52AA_M		
#define PATH0_R_ANAPAR_127_96__52AA		
#define PATH0_R_ANAPAR_127_96__52AA_M		
#define PATH0_R_ANAPAR_143_128__52AA		0x4cec
#define PATH0_R_ANAPAR_143_128__52AA_M		0xffff
#define PATH0_R_ANAPAR_LBK_15_0__52AA		
#define PATH0_R_ANAPAR_LBK_15_0__52AA_M		
#define PATH0_R_ANAPAR_LBK_47_16__52AA		
#define PATH0_R_ANAPAR_LBK_47_16__52AA_M		
#define PATH0_R_ANAPAR_LBK_79_48__52AA		
#define PATH0_R_ANAPAR_LBK_79_48__52AA_M		
#define PATH0_R_ANAPAR_LBK_111_80__52AA		
#define PATH0_R_ANAPAR_LBK_111_80__52AA_M		
#define PATH0_R_ANAPAR_LBK_143_112__52AA		
#define PATH0_R_ANAPAR_LBK_143_112__52AA_M		
#define CNT_LA_TRIG_52AA		
#define CNT_LA_TRIG_52AA_M		
#define CNT_CCKTXEN_52AA		
#define CNT_CCKTXEN_52AA_M		
#define CNT_CCKTXON_52AA		0x4004
#define CNT_CCKTXON_52AA_M		0xffff
#define CNT_DBG_BIT_52AA		
#define CNT_DBG_BIT_52AA_M		
#define CNT_CCK_CCA_P0_52AA		0x4010	
#define CNT_CCK_CCA_P0_52AA_M		0xFFFF
#define CNT_CCK_CRC16FAIL_P0_52AA	0x4010	
#define CNT_CCK_CRC16FAIL_P0_52AA_M	0xFFFF0000	
#define CNT_CCK_CRC32OK_P0_52AA		0x4014	
#define CNT_CCK_CRC32OK_P0_52AA_M	0xFFFF	
#define CNT_CCK_CRC32FAIL_P0_52AA	0x4014	
#define CNT_CCK_CRC32FAIL_P0_52AA_M	0xFFFF0000	
#define CNT_CCK_CCA_P1_52AA		0x4018
#define CNT_CCK_CCA_P1_52AA_M		0xFFFF
#define CNT_CCK_CRC16FAIL_P1_52AA	0x4018	
#define CNT_CCK_CRC16FAIL_P1_52AA_M	0xFFFF0000	
#define CNT_CCK_CRC32OK_P1_52AA		0x401C		
#define CNT_CCK_CRC32OK_P1_52AA_M	0xFFFF
#define CNT_CCK_CRC32FAIL_P1_52AA	0x401C	
#define CNT_CCK_CRC32FAIL_P1_52AA_M	0xFFFF0000	
#define AXTOP_BIST_52AA		
#define AXTOP_BIST_52AA_M		
#define AXRX_IN_BIST_52AA		
#define AXRX_IN_BIST_52AA_M		
#define AXTD_BIST_52AA		
#define AXTD_BIST_52AA_M		
#define AXOUT_BIST_52AA		
#define AXOUT_BIST_52AA_M		
#define DBG32_D_52AA		0x40B0
#define DBG32_D_52AA_M		0xffffffff
#define PSD_PW_52AA		
#define PSD_PW_52AA_M		
#define PSD_OK_FLAG_52AA		
#define PSD_OK_FLAG_52AA_M		
#define EDCCA_IOQ_P0_A_52AA		
#define EDCCA_IOQ_P0_A_52AA_M		
#define EDCCA_IOQ_P0_B_52AA		
#define EDCCA_IOQ_P0_B_52AA_M		
#define EDCCA_IOQ_P1_A_52AA		
#define EDCCA_IOQ_P1_A_52AA_M		
#define EDCCA_IOQ_P1_B_52AA		
#define EDCCA_IOQ_P1_B_52AA_M		
#define A_G_ALL_P0_0_GRP_SCORE_7_0__52AA		
#define A_G_ALL_P0_0_GRP_SCORE_7_0__52AA_M		
#define A_G_ALL_P0_0_GRP_SNR_AVG_4_0__52AA		
#define A_G_ALL_P0_0_GRP_SNR_AVG_4_0__52AA_M		
#define A_G_ALL_P0_0_GRP_SNR_LOSS_3_0__52AA		
#define A_G_ALL_P0_0_GRP_SNR_LOSS_3_0__52AA_M		
#define A_G_ALL_P0_0_GRP_BAD_CNT_5_0__52AA		
#define A_G_ALL_P0_0_GRP_BAD_CNT_5_0__52AA_M		
#define A_G_ALL_P0_0_GRP_VLD_52AA		
#define A_G_ALL_P0_0_GRP_VLD_52AA_M		
#define A_G_ALL_P0_1_GRP_SCORE_7_0__52AA		
#define A_G_ALL_P0_1_GRP_SCORE_7_0__52AA_M		
#define A_G_ALL_P0_1_GRP_SNR_AVG_4_0__52AA		
#define A_G_ALL_P0_1_GRP_SNR_AVG_4_0__52AA_M		
#define A_G_ALL_P0_1_GRP_SNR_LOSS_3_0__52AA		
#define A_G_ALL_P0_1_GRP_SNR_LOSS_3_0__52AA_M		
#define A_G_ALL_P0_1_GRP_BAD_CNT_5_0__52AA		
#define A_G_ALL_P0_1_GRP_BAD_CNT_5_0__52AA_M		
#define A_G_ALL_P0_1_GRP_VLD_52AA		
#define A_G_ALL_P0_1_GRP_VLD_52AA_M		
#define A_G_ALL_P0_2_GRP_SCORE_7_0__52AA		
#define A_G_ALL_P0_2_GRP_SCORE_7_0__52AA_M		
#define A_G_ALL_P0_2_GRP_SNR_AVG_4_0__52AA		
#define A_G_ALL_P0_2_GRP_SNR_AVG_4_0__52AA_M		
#define A_G_ALL_P0_2_GRP_SNR_LOSS_3_0__52AA		
#define A_G_ALL_P0_2_GRP_SNR_LOSS_3_0__52AA_M		
#define A_G_ALL_P0_2_GRP_BAD_CNT_5_0__52AA		
#define A_G_ALL_P0_2_GRP_BAD_CNT_5_0__52AA_M		
#define A_G_ALL_P0_2_GRP_VLD_52AA		
#define A_G_ALL_P0_2_GRP_VLD_52AA_M		
#define A_G_ALL_P0_3_GRP_SCORE_7_0__52AA		
#define A_G_ALL_P0_3_GRP_SCORE_7_0__52AA_M		
#define A_G_ALL_P0_3_GRP_SNR_AVG_4_0__52AA		
#define A_G_ALL_P0_3_GRP_SNR_AVG_4_0__52AA_M		
#define A_G_ALL_P0_3_GRP_SNR_LOSS_3_0__52AA		
#define A_G_ALL_P0_3_GRP_SNR_LOSS_3_0__52AA_M		
#define A_G_ALL_P0_3_GRP_BAD_CNT_5_0__52AA		
#define A_G_ALL_P0_3_GRP_BAD_CNT_5_0__52AA_M		
#define A_G_ALL_P0_3_GRP_VLD_52AA		
#define A_G_ALL_P0_3_GRP_VLD_52AA_M		
#define A_G_ALL_P0_4_GRP_SCORE_7_0__52AA		
#define A_G_ALL_P0_4_GRP_SCORE_7_0__52AA_M		
#define A_G_ALL_P0_4_GRP_SNR_AVG_4_0__52AA		
#define A_G_ALL_P0_4_GRP_SNR_AVG_4_0__52AA_M		
#define A_G_ALL_P0_4_GRP_SNR_LOSS_3_0__52AA		
#define A_G_ALL_P0_4_GRP_SNR_LOSS_3_0__52AA_M		
#define A_G_ALL_P0_4_GRP_BAD_CNT_5_0__52AA		
#define A_G_ALL_P0_4_GRP_BAD_CNT_5_0__52AA_M		
#define A_G_ALL_P0_4_GRP_VLD_52AA		
#define A_G_ALL_P0_4_GRP_VLD_52AA_M		
#define A_G_ALL_P0_5_GRP_SCORE_7_0__52AA		
#define A_G_ALL_P0_5_GRP_SCORE_7_0__52AA_M		
#define A_G_ALL_P0_5_GRP_SNR_AVG_4_0__52AA		
#define A_G_ALL_P0_5_GRP_SNR_AVG_4_0__52AA_M		
#define A_G_ALL_P0_5_GRP_SNR_LOSS_3_0__52AA		
#define A_G_ALL_P0_5_GRP_SNR_LOSS_3_0__52AA_M		
#define A_G_ALL_P0_5_GRP_BAD_CNT_5_0__52AA		
#define A_G_ALL_P0_5_GRP_BAD_CNT_5_0__52AA_M		
#define A_G_ALL_P0_5_GRP_VLD_52AA		
#define A_G_ALL_P0_5_GRP_VLD_52AA_M		
#define A_G_ALL_P0_6_GRP_SCORE_7_0__52AA		
#define A_G_ALL_P0_6_GRP_SCORE_7_0__52AA_M		
#define A_G_ALL_P0_6_GRP_SNR_AVG_4_0__52AA		
#define A_G_ALL_P0_6_GRP_SNR_AVG_4_0__52AA_M		
#define A_G_ALL_P0_6_GRP_SNR_LOSS_3_0__52AA		
#define A_G_ALL_P0_6_GRP_SNR_LOSS_3_0__52AA_M		
#define A_G_ALL_P0_6_GRP_BAD_CNT_5_0__52AA		
#define A_G_ALL_P0_6_GRP_BAD_CNT_5_0__52AA_M		
#define A_G_ALL_P0_6_GRP_VLD_52AA		
#define A_G_ALL_P0_6_GRP_VLD_52AA_M		
#define A_G_ALL_P0_7_GRP_SCORE_7_0__52AA		
#define A_G_ALL_P0_7_GRP_SCORE_7_0__52AA_M		
#define A_G_ALL_P0_7_GRP_SNR_AVG_4_0__52AA		
#define A_G_ALL_P0_7_GRP_SNR_AVG_4_0__52AA_M		
#define A_G_ALL_P0_7_GRP_SNR_LOSS_3_0__52AA		
#define A_G_ALL_P0_7_GRP_SNR_LOSS_3_0__52AA_M		
#define A_G_ALL_P0_7_GRP_BAD_CNT_5_0__52AA		
#define A_G_ALL_P0_7_GRP_BAD_CNT_5_0__52AA_M		
#define A_G_ALL_P0_7_GRP_VLD_52AA		
#define A_G_ALL_P0_7_GRP_VLD_52AA_M		
#define A_G_ALL_P0_8_GRP_SCORE_7_0__52AA		
#define A_G_ALL_P0_8_GRP_SCORE_7_0__52AA_M		
#define A_G_ALL_P0_8_GRP_SNR_AVG_4_0__52AA		
#define A_G_ALL_P0_8_GRP_SNR_AVG_4_0__52AA_M		
#define A_G_ALL_P0_8_GRP_SNR_LOSS_3_0__52AA		
#define A_G_ALL_P0_8_GRP_SNR_LOSS_3_0__52AA_M		
#define A_G_ALL_P0_8_GRP_BAD_CNT_5_0__52AA		
#define A_G_ALL_P0_8_GRP_BAD_CNT_5_0__52AA_M		
#define A_G_ALL_P0_8_GRP_VLD_52AA		
#define A_G_ALL_P0_8_GRP_VLD_52AA_M		
#define A_G_ALL_P0_9_GRP_SCORE_7_0__52AA		
#define A_G_ALL_P0_9_GRP_SCORE_7_0__52AA_M		
#define A_G_ALL_P0_9_GRP_SNR_AVG_4_0__52AA		
#define A_G_ALL_P0_9_GRP_SNR_AVG_4_0__52AA_M		
#define A_G_ALL_P0_9_GRP_SNR_LOSS_3_0__52AA		
#define A_G_ALL_P0_9_GRP_SNR_LOSS_3_0__52AA_M		
#define A_G_ALL_P0_9_GRP_BAD_CNT_5_0__52AA		
#define A_G_ALL_P0_9_GRP_BAD_CNT_5_0__52AA_M		
#define A_G_ALL_P0_9_GRP_VLD_52AA		
#define A_G_ALL_P0_9_GRP_VLD_52AA_M		
#define A_G_ALL_P0_10_GRP_SCORE_7_0__52AA		
#define A_G_ALL_P0_10_GRP_SCORE_7_0__52AA_M		
#define A_G_ALL_P0_10_GRP_SNR_AVG_4_0__52AA		
#define A_G_ALL_P0_10_GRP_SNR_AVG_4_0__52AA_M		
#define A_G_ALL_P0_10_GRP_SNR_LOSS_3_0__52AA		
#define A_G_ALL_P0_10_GRP_SNR_LOSS_3_0__52AA_M		
#define A_G_ALL_P0_10_GRP_BAD_CNT_5_0__52AA		
#define A_G_ALL_P0_10_GRP_BAD_CNT_5_0__52AA_M		
#define A_G_ALL_P0_10_GRP_VLD_52AA		
#define A_G_ALL_P0_10_GRP_VLD_52AA_M		
#define A_G_ALL_P0_11_GRP_SCORE_7_0__52AA		
#define A_G_ALL_P0_11_GRP_SCORE_7_0__52AA_M		
#define A_G_ALL_P0_11_GRP_SNR_AVG_4_0__52AA		
#define A_G_ALL_P0_11_GRP_SNR_AVG_4_0__52AA_M		
#define A_G_ALL_P0_11_GRP_SNR_LOSS_3_0__52AA		
#define A_G_ALL_P0_11_GRP_SNR_LOSS_3_0__52AA_M		
#define A_G_ALL_P0_11_GRP_BAD_CNT_5_0__52AA		
#define A_G_ALL_P0_11_GRP_BAD_CNT_5_0__52AA_M		
#define A_G_ALL_P0_11_GRP_VLD_52AA		
#define A_G_ALL_P0_11_GRP_VLD_52AA_M		
#define A_G_ALL_P0_12_GRP_SCORE_7_0__52AA		
#define A_G_ALL_P0_12_GRP_SCORE_7_0__52AA_M		
#define A_G_ALL_P0_12_GRP_SNR_AVG_4_0__52AA		
#define A_G_ALL_P0_12_GRP_SNR_AVG_4_0__52AA_M		
#define A_G_ALL_P0_12_GRP_SNR_LOSS_3_0__52AA		
#define A_G_ALL_P0_12_GRP_SNR_LOSS_3_0__52AA_M		
#define A_G_ALL_P0_12_GRP_BAD_CNT_5_0__52AA		
#define A_G_ALL_P0_12_GRP_BAD_CNT_5_0__52AA_M		
#define A_G_ALL_P0_12_GRP_VLD_52AA		
#define A_G_ALL_P0_12_GRP_VLD_52AA_M		
#define A_G_ALL_P0_13_GRP_SCORE_7_0__52AA		
#define A_G_ALL_P0_13_GRP_SCORE_7_0__52AA_M		
#define A_G_ALL_P0_13_GRP_SNR_AVG_4_0__52AA		
#define A_G_ALL_P0_13_GRP_SNR_AVG_4_0__52AA_M		
#define A_G_ALL_P0_13_GRP_SNR_LOSS_3_0__52AA		
#define A_G_ALL_P0_13_GRP_SNR_LOSS_3_0__52AA_M		
#define A_G_ALL_P0_13_GRP_BAD_CNT_5_0__52AA		
#define A_G_ALL_P0_13_GRP_BAD_CNT_5_0__52AA_M		
#define A_G_ALL_P0_13_GRP_VLD_52AA		
#define A_G_ALL_P0_13_GRP_VLD_52AA_M		
#define A_G_ALL_P0_14_GRP_SCORE_7_0__52AA		
#define A_G_ALL_P0_14_GRP_SCORE_7_0__52AA_M		
#define A_G_ALL_P0_14_GRP_SNR_AVG_4_0__52AA		
#define A_G_ALL_P0_14_GRP_SNR_AVG_4_0__52AA_M		
#define A_G_ALL_P0_14_GRP_SNR_LOSS_3_0__52AA		
#define A_G_ALL_P0_14_GRP_SNR_LOSS_3_0__52AA_M		
#define A_G_ALL_P0_14_GRP_BAD_CNT_5_0__52AA		
#define A_G_ALL_P0_14_GRP_BAD_CNT_5_0__52AA_M		
#define A_G_ALL_P0_14_GRP_VLD_52AA		
#define A_G_ALL_P0_14_GRP_VLD_52AA_M		
#define A_G_ALL_P0_15_GRP_SCORE_7_0__52AA		
#define A_G_ALL_P0_15_GRP_SCORE_7_0__52AA_M		
#define A_G_ALL_P0_15_GRP_SNR_AVG_4_0__52AA		
#define A_G_ALL_P0_15_GRP_SNR_AVG_4_0__52AA_M		
#define A_G_ALL_P0_15_GRP_SNR_LOSS_3_0__52AA		
#define A_G_ALL_P0_15_GRP_SNR_LOSS_3_0__52AA_M		
#define A_G_ALL_P0_15_GRP_BAD_CNT_5_0__52AA		
#define A_G_ALL_P0_15_GRP_BAD_CNT_5_0__52AA_M		
#define A_G_ALL_P0_15_GRP_VLD_52AA		
#define A_G_ALL_P0_15_GRP_VLD_52AA_M		
#define A_G_ALL_P0_16_GRP_SCORE_7_0__52AA		
#define A_G_ALL_P0_16_GRP_SCORE_7_0__52AA_M		
#define A_G_ALL_P0_16_GRP_SNR_AVG_4_0__52AA		
#define A_G_ALL_P0_16_GRP_SNR_AVG_4_0__52AA_M		
#define A_G_ALL_P0_16_GRP_SNR_LOSS_3_0__52AA		
#define A_G_ALL_P0_16_GRP_SNR_LOSS_3_0__52AA_M		
#define A_G_ALL_P0_16_GRP_BAD_CNT_5_0__52AA		
#define A_G_ALL_P0_16_GRP_BAD_CNT_5_0__52AA_M		
#define A_G_ALL_P0_16_GRP_VLD_52AA		
#define A_G_ALL_P0_16_GRP_VLD_52AA_M		
#define A_G_ALL_P0_17_GRP_SCORE_7_0__52AA		
#define A_G_ALL_P0_17_GRP_SCORE_7_0__52AA_M		
#define A_G_ALL_P0_17_GRP_SNR_AVG_4_0__52AA		
#define A_G_ALL_P0_17_GRP_SNR_AVG_4_0__52AA_M		
#define A_G_ALL_P0_17_GRP_SNR_LOSS_3_0__52AA		
#define A_G_ALL_P0_17_GRP_SNR_LOSS_3_0__52AA_M		
#define A_G_ALL_P0_17_GRP_BAD_CNT_5_0__52AA		
#define A_G_ALL_P0_17_GRP_BAD_CNT_5_0__52AA_M		
#define A_G_ALL_P0_17_GRP_VLD_52AA		
#define A_G_ALL_P0_17_GRP_VLD_52AA_M		
#define A_G_ALL_P0_18_GRP_SCORE_7_0__52AA		
#define A_G_ALL_P0_18_GRP_SCORE_7_0__52AA_M		
#define A_G_ALL_P0_18_GRP_SNR_AVG_4_0__52AA		
#define A_G_ALL_P0_18_GRP_SNR_AVG_4_0__52AA_M		
#define A_G_ALL_P0_18_GRP_SNR_LOSS_3_0__52AA		
#define A_G_ALL_P0_18_GRP_SNR_LOSS_3_0__52AA_M		
#define A_G_ALL_P0_18_GRP_BAD_CNT_5_0__52AA		
#define A_G_ALL_P0_18_GRP_BAD_CNT_5_0__52AA_M		
#define A_G_ALL_P0_18_GRP_VLD_52AA		
#define A_G_ALL_P0_18_GRP_VLD_52AA_M		
#define A_G_ALL_P0_19_GRP_SCORE_7_0__52AA		
#define A_G_ALL_P0_19_GRP_SCORE_7_0__52AA_M		
#define A_G_ALL_P0_19_GRP_SNR_AVG_4_0__52AA		
#define A_G_ALL_P0_19_GRP_SNR_AVG_4_0__52AA_M		
#define A_G_ALL_P0_19_GRP_SNR_LOSS_3_0__52AA		
#define A_G_ALL_P0_19_GRP_SNR_LOSS_3_0__52AA_M		
#define A_G_ALL_P0_19_GRP_BAD_CNT_5_0__52AA		
#define A_G_ALL_P0_19_GRP_BAD_CNT_5_0__52AA_M		
#define A_G_ALL_P0_19_GRP_VLD_52AA		
#define A_G_ALL_P0_19_GRP_VLD_52AA_M		
#define A_G_ALL_P0_20_GRP_SCORE_7_0__52AA		
#define A_G_ALL_P0_20_GRP_SCORE_7_0__52AA_M		
#define A_G_ALL_P0_20_GRP_SNR_AVG_4_0__52AA		
#define A_G_ALL_P0_20_GRP_SNR_AVG_4_0__52AA_M		
#define A_G_ALL_P0_20_GRP_SNR_LOSS_3_0__52AA		
#define A_G_ALL_P0_20_GRP_SNR_LOSS_3_0__52AA_M		
#define A_G_ALL_P0_20_GRP_BAD_CNT_5_0__52AA		
#define A_G_ALL_P0_20_GRP_BAD_CNT_5_0__52AA_M		
#define A_G_ALL_P0_20_GRP_VLD_52AA		
#define A_G_ALL_P0_20_GRP_VLD_52AA_M		
#define A_G_ALL_P0_21_GRP_SCORE_7_0__52AA		
#define A_G_ALL_P0_21_GRP_SCORE_7_0__52AA_M		
#define A_G_ALL_P0_21_GRP_SNR_AVG_4_0__52AA		
#define A_G_ALL_P0_21_GRP_SNR_AVG_4_0__52AA_M		
#define A_G_ALL_P0_21_GRP_SNR_LOSS_3_0__52AA		
#define A_G_ALL_P0_21_GRP_SNR_LOSS_3_0__52AA_M		
#define A_G_ALL_P0_21_GRP_BAD_CNT_5_0__52AA		
#define A_G_ALL_P0_21_GRP_BAD_CNT_5_0__52AA_M		
#define A_G_ALL_P0_21_GRP_VLD_52AA		
#define A_G_ALL_P0_21_GRP_VLD_52AA_M		
#define A_G_ALL_P0_22_GRP_SCORE_7_0__52AA		
#define A_G_ALL_P0_22_GRP_SCORE_7_0__52AA_M		
#define A_G_ALL_P0_22_GRP_SNR_AVG_4_0__52AA		
#define A_G_ALL_P0_22_GRP_SNR_AVG_4_0__52AA_M		
#define A_G_ALL_P0_22_GRP_SNR_LOSS_3_0__52AA		
#define A_G_ALL_P0_22_GRP_SNR_LOSS_3_0__52AA_M		
#define A_G_ALL_P0_22_GRP_BAD_CNT_5_0__52AA		
#define A_G_ALL_P0_22_GRP_BAD_CNT_5_0__52AA_M		
#define A_G_ALL_P0_22_GRP_VLD_52AA		
#define A_G_ALL_P0_22_GRP_VLD_52AA_M		
#define A_G_ALL_P0_23_GRP_SCORE_7_0__52AA		
#define A_G_ALL_P0_23_GRP_SCORE_7_0__52AA_M		
#define A_G_ALL_P0_23_GRP_SNR_AVG_4_0__52AA		
#define A_G_ALL_P0_23_GRP_SNR_AVG_4_0__52AA_M		
#define A_G_ALL_P0_23_GRP_SNR_LOSS_3_0__52AA		
#define A_G_ALL_P0_23_GRP_SNR_LOSS_3_0__52AA_M		
#define A_G_ALL_P0_23_GRP_BAD_CNT_5_0__52AA		
#define A_G_ALL_P0_23_GRP_BAD_CNT_5_0__52AA_M		
#define A_G_ALL_P0_23_GRP_VLD_52AA		
#define A_G_ALL_P0_23_GRP_VLD_52AA_M		
#define A_G_ALL_P0_24_GRP_SCORE_7_0__52AA		
#define A_G_ALL_P0_24_GRP_SCORE_7_0__52AA_M		
#define A_G_ALL_P0_24_GRP_SNR_AVG_4_0__52AA		
#define A_G_ALL_P0_24_GRP_SNR_AVG_4_0__52AA_M		
#define A_G_ALL_P0_24_GRP_SNR_LOSS_3_0__52AA		
#define A_G_ALL_P0_24_GRP_SNR_LOSS_3_0__52AA_M		
#define A_G_ALL_P0_24_GRP_BAD_CNT_5_0__52AA		
#define A_G_ALL_P0_24_GRP_BAD_CNT_5_0__52AA_M		
#define A_G_ALL_P0_24_GRP_VLD_52AA		
#define A_G_ALL_P0_24_GRP_VLD_52AA_M		
#define A_G_ALL_P0_25_GRP_SCORE_7_0__52AA		
#define A_G_ALL_P0_25_GRP_SCORE_7_0__52AA_M		
#define A_G_ALL_P0_25_GRP_SNR_AVG_4_0__52AA		
#define A_G_ALL_P0_25_GRP_SNR_AVG_4_0__52AA_M		
#define A_G_ALL_P0_25_GRP_SNR_LOSS_3_0__52AA		
#define A_G_ALL_P0_25_GRP_SNR_LOSS_3_0__52AA_M		
#define A_G_ALL_P0_25_GRP_BAD_CNT_5_0__52AA		
#define A_G_ALL_P0_25_GRP_BAD_CNT_5_0__52AA_M		
#define A_G_ALL_P0_25_GRP_VLD_52AA		
#define A_G_ALL_P0_25_GRP_VLD_52AA_M		
#define A_G_ALL_P0_26_GRP_SCORE_7_0__52AA		
#define A_G_ALL_P0_26_GRP_SCORE_7_0__52AA_M		
#define A_G_ALL_P0_26_GRP_SNR_AVG_4_0__52AA		
#define A_G_ALL_P0_26_GRP_SNR_AVG_4_0__52AA_M		
#define A_G_ALL_P0_26_GRP_SNR_LOSS_3_0__52AA		
#define A_G_ALL_P0_26_GRP_SNR_LOSS_3_0__52AA_M		
#define A_G_ALL_P0_26_GRP_BAD_CNT_5_0__52AA		
#define A_G_ALL_P0_26_GRP_BAD_CNT_5_0__52AA_M		
#define A_G_ALL_P0_26_GRP_VLD_52AA		
#define A_G_ALL_P0_26_GRP_VLD_52AA_M		
#define A_G_ALL_P0_27_GRP_SCORE_7_0__52AA		
#define A_G_ALL_P0_27_GRP_SCORE_7_0__52AA_M		
#define A_G_ALL_P0_27_GRP_SNR_AVG_4_0__52AA		
#define A_G_ALL_P0_27_GRP_SNR_AVG_4_0__52AA_M		
#define A_G_ALL_P0_27_GRP_SNR_LOSS_3_0__52AA		
#define A_G_ALL_P0_27_GRP_SNR_LOSS_3_0__52AA_M		
#define A_G_ALL_P0_27_GRP_BAD_CNT_5_0__52AA		
#define A_G_ALL_P0_27_GRP_BAD_CNT_5_0__52AA_M		
#define A_G_ALL_P0_27_GRP_VLD_52AA		
#define A_G_ALL_P0_27_GRP_VLD_52AA_M		
#define A_G_ALL_P0_28_GRP_SCORE_7_0__52AA		
#define A_G_ALL_P0_28_GRP_SCORE_7_0__52AA_M		
#define A_G_ALL_P0_28_GRP_SNR_AVG_4_0__52AA		
#define A_G_ALL_P0_28_GRP_SNR_AVG_4_0__52AA_M		
#define A_G_ALL_P0_28_GRP_SNR_LOSS_3_0__52AA		
#define A_G_ALL_P0_28_GRP_SNR_LOSS_3_0__52AA_M		
#define A_G_ALL_P0_28_GRP_BAD_CNT_5_0__52AA		
#define A_G_ALL_P0_28_GRP_BAD_CNT_5_0__52AA_M		
#define A_G_ALL_P0_28_GRP_VLD_52AA		
#define A_G_ALL_P0_28_GRP_VLD_52AA_M		
#define A_G_ALL_P0_29_GRP_SCORE_7_0__52AA		
#define A_G_ALL_P0_29_GRP_SCORE_7_0__52AA_M		
#define A_G_ALL_P0_29_GRP_SNR_AVG_4_0__52AA		
#define A_G_ALL_P0_29_GRP_SNR_AVG_4_0__52AA_M		
#define A_G_ALL_P0_29_GRP_SNR_LOSS_3_0__52AA		
#define A_G_ALL_P0_29_GRP_SNR_LOSS_3_0__52AA_M		
#define A_G_ALL_P0_29_GRP_BAD_CNT_5_0__52AA		
#define A_G_ALL_P0_29_GRP_BAD_CNT_5_0__52AA_M		
#define A_G_ALL_P0_29_GRP_VLD_52AA		
#define A_G_ALL_P0_29_GRP_VLD_52AA_M		
#define BFER_MEM_TO_RPTREG_52AA		
#define BFER_MEM_TO_RPTREG_52AA_M		
#define BFBUF_MEM_TO_RPTREG_52AA		
#define BFBUF_MEM_TO_RPTREG_52AA_M		
#define CNT_CCA_SPOOFING_52AA		0x4100
#define CNT_CCA_SPOOFING_52AA_M		0xFFFF
#define CNT_LSIG_BRK_S_TH_52AA		0x4100
#define CNT_LSIG_BRK_S_TH_52AA_M	0xFFFF0000	
#define CNT_LSIG_BRK_L_TH_52AA		0x4104
#define CNT_LSIG_BRK_L_TH_52AA_M	0xFFFF	
#define CNT_HTSIG_CRC8_ERR_S_TH_52AA	0x4104	
#define CNT_HTSIG_CRC8_ERR_S_TH_52AA_M	0xFFFF0000	
#define CNT_HTSIG_CRC8_ERR_L_TH_52AA	0x4108	
#define CNT_HTSIG_CRC8_ERR_L_TH_52AA_M	0xFFFF	
#define CNT_BRK_52AA			0x4108
#define CNT_BRK_52AA_M			0xFFFF0000
#define CNT_BRK_SEL_52AA		0x410C
#define CNT_BRK_SEL_52AA_M		0xFFFF
#define CNT_RXL_ERR_PARITY_52AA		0x410C
#define CNT_RXL_ERR_PARITY_52AA_M	0xFFFF0000	
#define CNT_RXL_ERR_RATE_52AA		0x4110
#define CNT_RXL_ERR_RATE_52AA_M		0xFFFF
#define CNT_HT_ERR_CRC8_52AA		0x4110
#define CNT_HT_ERR_CRC8_52AA_M		0xFFFF0000
#define CNT_VHT_ERR_SIGA_CRC8_52AA	0x4114	
#define CNT_VHT_ERR_SIGA_CRC8_52AA_M	0xFFFF	
#define CNT_HT_NOT_SUPPORT_MCS_52AA	0x4118	
#define CNT_HT_NOT_SUPPORT_MCS_52AA_M	0xFFFF	
#define CNT_VHT_NOT_SUPPORT_MCS_52AA	0x4118	
#define CNT_VHT_NOT_SUPPORT_MCS_52AA_M	0xFFFF0000	
#define CNT_ERR_DURING_BT_TX_52AA	0x411C	
#define CNT_ERR_DURING_BT_TX_52AA_M	0xFFFF	
#define CNT_ERR_DURING_BT_RX_52AA	0x411C	
#define CNT_ERR_DURING_BT_RX_52AA_M	0xFFFF0000	
#define CNT_EDGE_MURX_NSTS0_52AA	0x4120	
#define CNT_EDGE_MURX_NSTS0_52AA_M	0xFFFF	
#define CNT_SEARCH_FAIL_52AA		0x4120
#define CNT_SEARCH_FAIL_52AA_M		0xFFFF0000
#define CNT_OFDM_CCA_52AA		0x4124	
#define CNT_OFDM_CCA_52AA_M		0xFFFF
#define CNT_OFDM_CCA_S20_52AA		0x4124
#define CNT_OFDM_CCA_S20_52AA_M		0xFFFF0000
#define CNT_OFDM_CCA_S40_52AA		0x4128
#define CNT_OFDM_CCA_S40_52AA_M		0xFFFF
#define CNT_OFDM_CCA_S80_52AA		0x4128
#define CNT_OFDM_CCA_S80_52AA_M		0xFFFF0000
#define CNT_INVLD_CCA1_CCK_PKT_52AA		
#define CNT_INVLD_CCA1_CCK_PKT_52AA_M		
#define CNT_INVLD_CCA1_OFDM_PKT_52AA		
#define CNT_INVLD_CCA1_OFDM_PKT_52AA_M		
#define CNT_INVLD_PKT_52AA		
#define CNT_INVLD_PKT_52AA_M		
#define CNT_INVLD_CCA0_PKT_52AA		
#define CNT_INVLD_CCA0_PKT_52AA_M		
#define CNT_OFDM_CCA_MAC_52AA		
#define CNT_OFDM_CCA_MAC_52AA_M		
#define CNT_CCK_CCA_MAC_52AA		
#define CNT_CCK_CCA_MAC_52AA_M		
#define CNT_MAC_PIN_52AA		
#define CNT_MAC_PIN_52AA_M		
#define CNT_GNT_CONFLICT_TX_52AA		
#define CNT_GNT_CONFLICT_TX_52AA_M		
#define CNT_GNT_CONFLICT_RX_52AA		
#define CNT_GNT_CONFLICT_RX_52AA_M		
#define CNT_FTM_LBK_52AA		
#define CNT_FTM_LBK_52AA_M		
#define CNT_OFDMTXON_52AA		0x4140	
#define CNT_OFDMTXON_52AA_M		0xFFFF	
#define CNT_OFDMTXEN_52AA		0x4140	
#define CNT_OFDMTXEN_52AA_M		0xFFFF0000	
#define CNT_DROP_TRIG_52AA		0x4144	
#define CNT_DROP_TRIG_52AA_M		0xFFFF	
#define CNT_POP_TRIG_52AA		0x4144	
#define CNT_POP_TRIG_52AA_M		0xFFFF0000	
#define CNT_TX_CONFLICT_52AA		0x4148	
#define CNT_TX_CONFLICT_52AA_M		0xFFFF	
#define CNT_WMAC_RSTB_52AA		0x4148	
#define CNT_WMAC_RSTB_52AA_M		0xFFFF0000	
#define CNT_EN_TB_PPDU_FIX_GAIN_52AA	0x414C
#define CNT_EN_TB_PPDU_FIX_GAIN_52AA_M	0xFFFF
#define CNT_EN_TB_CCA_PW_TH_52AA	0x414C
#define CNT_EN_TB_CCA_PW_TH_52AA_M	0xFFFF0000
#define CNT_TB_FAIL_FREERUN_52AA		
#define CNT_TB_FAIL_FREERUN_52AA_M		
#define CNT_TB_PD_HIT_SEG0_52AA		
#define CNT_TB_PD_HIT_SEG0_52AA_M		
#define CNT_TB_SBDRDY_SEG0_52AA		
#define CNT_TB_SBDRDY_SEG0_52AA_M		
#define CNT_FAIL_FORCE_CCA_PW_TB_52AA		
#define CNT_FAIL_FORCE_CCA_PW_TB_52AA_M		
#define CNT_FAIL_FORCE_GAIN_TB_52AA		
#define CNT_FAIL_FORCE_GAIN_TB_52AA_M		
#define CNT_HE_CRC_OK_52AA		0x4158
#define CNT_HE_CRC_OK_52AA_M		0xFFFF
#define CNT_HE_CRC_ERR_52AA		0x4158
#define CNT_HE_CRC_ERR_52AA_M		0xFFFF0000
#define CNT_VHT_CRC_OK_52AA		0x415C
#define CNT_VHT_CRC_OK_52AA_M		0xFFFF
#define CNT_VHT_CRC_ERR_52AA		0x415C
#define CNT_VHT_CRC_ERR_52AA_M		0xFFFF0000
#define CNT_HT_CRC_OK_52AA		0x4160
#define CNT_HT_CRC_OK_52AA_M		0xFFFF
#define CNT_HT_CRC_ERR_52AA		0x4160
#define CNT_HT_CRC_ERR_52AA_M		0xFFFF0000
#define CNT_L_CRC_OK_52AA		0x4164	
#define CNT_L_CRC_OK_52AA_M		0xFFFF
#define CNT_L_CRC_ERR_52AA		0x4164
#define CNT_L_CRC_ERR_52AA_M		0xFFFF0000
#define CNT_HE_CRC_OK2_52AA		0x4168
#define CNT_HE_CRC_OK2_52AA_M		0xFFFF
#define CNT_HE_CRC_ERR2_52AA		0x4168
#define CNT_HE_CRC_ERR2_52AA_M		0xFFFF0000
#define CNT_VHT_CRC_OK2_52AA		0x416C
#define CNT_VHT_CRC_OK2_52AA_M		0xFFFF
#define CNT_VHT_CRC_ERR2_52AA		0x416C
#define CNT_VHT_CRC_ERR2_52AA_M		0xFFFF0000
#define CNT_HT_CRC_OK2_52AA		0x4170
#define CNT_HT_CRC_OK2_52AA_M		0xFFFF
#define CNT_HT_CRC_ERR2_52AA		0x4170
#define CNT_HT_CRC_ERR2_52AA_M		0xFFFF0000
#define CNT_L_CRC_OK2_52AA		0x4174	
#define CNT_L_CRC_OK2_52AA_M		0xFFFF
#define CNT_L_CRC_ERR2_52AA		0x4174	
#define CNT_L_CRC_ERR2_52AA_M		0xFFFF0000
#define CNT_L_CRC_OK3_52AA		0x4178	
#define CNT_L_CRC_OK3_52AA_M		0xFFFF
#define CNT_L_CRC_ERR3_52AA		0x4178
#define CNT_L_CRC_ERR3_52AA_M		0xFFFF0000
#define CNT_AMPDU_RXON_52AA		0x417C	
#define CNT_AMPDU_RXON_52AA_M		0xFFFF
#define CNT_AMPDU_MISS_52AA		0x417C
#define CNT_AMPDU_MISS_52AA_M		0xFFFF0000
#define CNT_AMPDU_RX_CRC32_OK_52AA		
#define CNT_AMPDU_RX_CRC32_OK_52AA_M		
#define CNT_AMPDU_RX_CRC32_ERR_52AA		
#define CNT_AMPDU_RX_CRC32_ERR_52AA_M		
#define CNT_PKT_FMT_MATCH_52AA		
#define CNT_PKT_FMT_MATCH_52AA_M		
#define CNT_LA_FRAME_CTRL_MATCH_52AA		
#define CNT_LA_FRAME_CTRL_MATCH_52AA_M		
#define NHM_CNT0_52AA				0x4188
#define NHM_CNT0_52AA_M				0xFFFF
#define NHM_CNT1_52AA				0x4188
#define NHM_CNT1_52AA_M				0xFFFF0000
#define NHM_CNT2_52AA				0x418C
#define NHM_CNT2_52AA_M				0xFFFF
#define NHM_CNT3_52AA				0x418C
#define NHM_CNT3_52AA_M				0xFFFF0000
#define NHM_CNT4_52AA				0x4190
#define NHM_CNT4_52AA_M				0xFFFF
#define NHM_CNT5_52AA				0x4190
#define NHM_CNT5_52AA_M				0xFFFF0000
#define NHM_CNT6_52AA				0x4194
#define NHM_CNT6_52AA_M				0xFFFF
#define NHM_CNT7_52AA				0x4194
#define NHM_CNT7_52AA_M				0xFFFF0000
#define NHM_CNT8_52AA				0x4198
#define NHM_CNT8_52AA_M				0xFFFF
#define NHM_CNT9_52AA				0x4198
#define NHM_CNT9_52AA_M				0xFFFF0000
#define NHM_CNT10_52AA				0x419C
#define NHM_CNT10_52AA_M			0xFFFF
#define NHM_CNT11_52AA				0x419C
#define NHM_CNT11_52AA_M			0xFFFF0000
#define NHM_CCA_CNT_52AA			0x41A0
#define NHM_CCA_CNT_52AA_M			0xFFFF
#define NHM_TXON_CNT_52AA			0x41A0
#define NHM_TXON_CNT_52AA_M			0xFFFF0000
#define NHM_IDLE_CNT_52AA			0x41A4
#define NHM_IDLE_CNT_52AA_M			0xFFFF
#define NHM_RDY_52AA				0x41A4
#define NHM_RDY_52AA_M				0x10000
#define RO_FAHM_NUM0_52AA			0x41A8
#define RO_FAHM_NUM0_52AA_M			0xFFFF
#define RO_FAHM_NUM1_52AA			0x41A8
#define RO_FAHM_NUM1_52AA_M			0xFFFF0000
#define RO_FAHM_NUM2_52AA			0x41AC
#define RO_FAHM_NUM2_52AA_M			0xFFFF
#define RO_FAHM_NUM3_52AA			0x41AC
#define RO_FAHM_NUM3_52AA_M			0xFFFF0000
#define RO_FAHM_NUM4_52AA			0x41B0
#define RO_FAHM_NUM4_52AA_M			0xFFFF
#define RO_FAHM_NUM5_52AA			0x41B0
#define RO_FAHM_NUM5_52AA_M			0xFFFF0000
#define RO_FAHM_NUM6_52AA			0x41B4
#define RO_FAHM_NUM6_52AA_M			0xFFFF
#define RO_FAHM_NUM7_52AA			0x41B4
#define RO_FAHM_NUM7_52AA_M			0xFFFF0000
#define RO_FAHM_NUM8_52AA			0x41B8
#define RO_FAHM_NUM8_52AA_M			0xFFFF
#define RO_FAHM_NUM9_52AA			0x41B8
#define RO_FAHM_NUM9_52AA_M			0xFFFF0000
#define RO_FAHM_NUM10_52AA			0x41BC
#define RO_FAHM_NUM10_52AA_M			0xFFFF
#define RO_FAHM_NUM11_52AA			0x41BC
#define RO_FAHM_NUM11_52AA_M			0xFFFF0000
#define RO_FAHM_DEN_52AA			0x41C0
#define RO_FAHM_DEN_52AA_M			0xFFFF
#define RO_FAHM_RDY_52AA			0x41C0
#define RO_FAHM_RDY_52AA_M			0x10000
#define RO_CLM_RESULT_52AA			0x41C4
#define RO_CLM_RESULT_52AA_M			0xFFFF
#define RO_CLM_RDY_52AA				0x41C4
#define RO_CLM_RDY_52AA_M			0x10000
#define RO_CLM_EDCCA_RESULT_52AA		0x41C8
#define RO_CLM_EDCCA_RESULT_52AA_M		0xFFFF
#define RO_CLM_EDCCA_RDY_52AA			0x41C8
#define RO_CLM_EDCCA_RDY_52AA_M			0x10000
#define IFSCNT_CNT_TX_52AA			0x41CC
#define IFSCNT_CNT_TX_52AA_M			0xFFFF
#define IFSCNT_CNT_EDCCA_EXCLUDE_CCA_FA_52AA	0x41CC
#define IFSCNT_CNT_EDCCA_EXCLUDE_CCA_FA_52AA_M	0xFFFF0000
#define IFSCNT_CNT_CCKCCA_EXCLUDE_FA_52AA	0x41D0
#define IFSCNT_CNT_CCKCCA_EXCLUDE_FA_52AA_M	0xFFFF
#define IFSCNT_CNT_OFDMCCA_EXCLUDE_FA_52AA	0x41D0
#define IFSCNT_CNT_OFDMCCA_EXCLUDE_FA_52AA_M	0xFFFF0000
#define IFSCNT_CNT_CCKFA_52AA			0x41D4
#define IFSCNT_CNT_CCKFA_52AA_M			0xFFFF
#define IFSCNT_CNT_OFDMFA_52AA			0x41D4
#define IFSCNT_CNT_OFDMFA_52AA_M		0xFFFF0000
#define IFS_T1_HIS_52AA				0x41D8
#define IFS_T1_HIS_52AA_M			0xFF
#define IFS_T2_HIS_52AA				0x41D8
#define IFS_T2_HIS_52AA_M			0xFF00
#define IFS_T3_HIS_52AA				0x41D8
#define IFS_T3_HIS_52AA_M			0xFF0000
#define IFS_T4_HIS_52AA				0x41D8
#define IFS_T4_HIS_52AA_M			0xFF000000
#define IFS_T1_AVG_52AA				0x41DC
#define IFS_T1_AVG_52AA_M			0xFFFF
#define IFS_T2_AVG_52AA				0x41DC
#define IFS_T2_AVG_52AA_M			0xFFFF0000
#define IFS_T3_AVG_52AA				0x41E0
#define IFS_T3_AVG_52AA_M			0xFFFF
#define IFS_T4_AVG_52AA				0x41E0
#define IFS_T4_AVG_52AA_M			0xFFFF0000
#define IFS_T1_CLM_52AA				0x41E4
#define IFS_T1_CLM_52AA_M			0xFFFF
#define IFS_T2_CLM_52AA				0x41E4
#define IFS_T2_CLM_52AA_M			0xFFFF0000
#define IFS_T3_CLM_52AA				0x41E8
#define IFS_T3_CLM_52AA_M			0xFFFF
#define IFS_T4_CLM_52AA				0x41E8
#define IFS_T4_CLM_52AA_M			0xFFFF0000
#define IFS_TOTAL_52AA				0x41EC
#define IFS_TOTAL_52AA_M			0xFFFF
#define IFSCNT_DONE_52AA			0x41EC
#define IFSCNT_DONE_52AA_M			0x10000
#define IFS_COUNTING_52AA		
#define IFS_COUNTING_52AA_M		
#define STS_KEEPER_DATA_52AA		0x41F0
#define STS_KEEPER_DATA_52AA_M		0xffffffff
#define PERIOD_S1_52AA		
#define PERIOD_S1_52AA_M		
#define PERIOD_S2_52AA		
#define PERIOD_S2_52AA_M		
#define PERIOD_S3_52AA		
#define PERIOD_S3_52AA_M		
#define PERIOD_S4_52AA		
#define PERIOD_S4_52AA_M		
#define OFDM_CRC32_OK_OR_52AA		
#define OFDM_CRC32_OK_OR_52AA_M		
#define CNT_NO_DATA_RECEIVED_52AA		
#define CNT_NO_DATA_RECEIVED_52AA_M		
#define CNT_HESU_ERR_SIG_A_CRC4_52AA		0x4A00	
#define CNT_HESU_ERR_SIG_A_CRC4_52AA_M		0xFFFF
#define CNT_HEERSU_ERR_SIG_A_CRC4_52AA		0x4A00
#define CNT_HEERSU_ERR_SIG_A_CRC4_52AA_M	0xFFFF0000	
#define CNT_HEMU_ERR_SIG_A_CRC4_52AA		0x4A04
#define CNT_HEMU_ERR_SIG_A_CRC4_52AA_M		0xFFFF
#define CNT_HEMU_ERR_SIGB_CH1_COMM_CRC4_52AA	0x4A04	
#define CNT_HEMU_ERR_SIGB_CH1_COMM_CRC4_52AA_M	0xFFFF0000	
#define CNT_HEMU_ERR_SIGB_CH2_COMM_CRC4_52AA	0x4A08	
#define CNT_HEMU_ERR_SIGB_CH2_COMM_CRC4_52AA_M	0xFFFF	
#define CNT_HE_U0_ERR_BCC_MCS_52AA	0x4A08	
#define CNT_HE_U0_ERR_BCC_MCS_52AA_M	0xFFFF0000	
#define CNT_HE_U0_ERR_MCS_52AA		0x4A0C
#define CNT_HE_U0_ERR_MCS_52AA_M	0xFFFF	
#define CNT_HE_U0_ERR_DCM_MCS_52AA	0x4A0C	
#define CNT_HE_U0_ERR_DCM_MCS_52AA_M	0xFFFF0000	
#define CNT_TXINFO_TXTP_MATCH_52AA		
#define CNT_TXINFO_TXTP_MATCH_52AA_M		
#define CNT_RX_PMAC_CRC32_OK_USER0_52AA		
#define CNT_RX_PMAC_CRC32_OK_USER0_52AA_M		
#define CNT_RX_PMAC_CRC32_OK_USER1_52AA		
#define CNT_RX_PMAC_CRC32_OK_USER1_52AA_M		
#define CNT_RX_PMAC_CRC32_OK_USER2_52AA		
#define CNT_RX_PMAC_CRC32_OK_USER2_52AA_M		
#define CNT_RX_PMAC_CRC32_OK_USER3_52AA		
#define CNT_RX_PMAC_CRC32_OK_USER3_52AA_M		
#define CNT_PFD_STAGE2B_MISS_52AA		
#define CNT_PFD_STAGE2B_MISS_52AA_M		
#define CNT_PFD_STAGE2A_MISS_52AA		
#define CNT_PFD_STAGE2A_MISS_52AA_M		
#define CNT_PFD_STAGE0_MISS_52AA		
#define CNT_PFD_STAGE0_MISS_52AA_M		
#define CNT_RX_IN_HT_DET_52AA		
#define CNT_RX_IN_HT_DET_52AA_M		
#define CNT_RX_IN_NHT_DET_52AA		
#define CNT_RX_IN_NHT_DET_52AA_M		
#define CNT_RX_IN_HE_DET_52AA		
#define CNT_RX_IN_HE_DET_52AA_M		
#define CNT_RX_IN_VHT_DET_52AA		
#define CNT_RX_IN_VHT_DET_52AA_M		
#define CNT_BRK_IN_HE_TB_52AA		
#define CNT_BRK_IN_HE_TB_52AA_M		
#define CNT_NEG_GI2_OFST_OCCUR_52AA		
#define CNT_NEG_GI2_OFST_OCCUR_52AA_M		
#define PATH0_AFE_ANAPAR_CTSDM_OUT_I_52AA		
#define PATH0_AFE_ANAPAR_CTSDM_OUT_I_52AA_M		
#define PATH0_RO_SI_R_DATA_P_52AA		
#define PATH0_RO_SI_R_DATA_P_52AA_M		
#define PATH0_AGC_RPT_PATH_RPT_RPT_IDX_PRE_52AA		
#define PATH0_AGC_RPT_PATH_RPT_RPT_IDX_PRE_52AA_M		
#define PATH0_AGC_RPT_PATH_RPT_IBPWDBM_PRE_52AA		
#define PATH0_AGC_RPT_PATH_RPT_IBPWDBM_PRE_52AA_M		
#define PATH0_AGC_RPT_PATH_RPT_WBPWDBM_PRE_52AA		
#define PATH0_AGC_RPT_PATH_RPT_WBPWDBM_PRE_52AA_M		
#define PATH0_AGC_RPT_PATH_RPT_PREITER_52AA		
#define PATH0_AGC_RPT_PATH_RPT_PREITER_52AA_M		
#define PATH0_AGC_RPT_PATH_RPT_RFGAIN_PRE_52AA		
#define PATH0_AGC_RPT_PATH_RPT_RFGAIN_PRE_52AA_M		
#define PATH0_AGC_RPT_PATH_RPT_RSSI_PRE_52AA		
#define PATH0_AGC_RPT_PATH_RPT_RSSI_PRE_52AA_M		
#define PATH0_AGC_RPT_PATH_RPT_RPT_IDX_LGY_52AA		
#define PATH0_AGC_RPT_PATH_RPT_RPT_IDX_LGY_52AA_M		
#define PATH0_AGC_RPT_PATH_RPT_IBPWDBM_LGY_52AA		
#define PATH0_AGC_RPT_PATH_RPT_IBPWDBM_LGY_52AA_M		
#define PATH0_AGC_RPT_PATH_RPT_WBPWDBM_LGY_52AA		
#define PATH0_AGC_RPT_PATH_RPT_WBPWDBM_LGY_52AA_M		
#define PATH0_AGC_RPT_PATH_RPT_FINITER_52AA		
#define PATH0_AGC_RPT_PATH_RPT_FINITER_52AA_M		
#define PATH0_AGC_RPT_PATH_RPT_RFGAIN_LGY_52AA		
#define PATH0_AGC_RPT_PATH_RPT_RFGAIN_LGY_52AA_M		
#define PATH0_AGC_RPT_PATH_RPT_RSSI_LGY_52AA		
#define PATH0_AGC_RPT_PATH_RPT_RSSI_LGY_52AA_M		
#define PATH0_AGC_RPT_PATH_RPT_RPT_IDX_HT_52AA		
#define PATH0_AGC_RPT_PATH_RPT_RPT_IDX_HT_52AA_M		
#define PATH0_AGC_RPT_PATH_RPT_IBPWDBM_HT_52AA		
#define PATH0_AGC_RPT_PATH_RPT_IBPWDBM_HT_52AA_M		
#define PATH0_AGC_RPT_PATH_RPT_WBPWDBM_HT_52AA		
#define PATH0_AGC_RPT_PATH_RPT_WBPWDBM_HT_52AA_M		
#define PATH0_AGC_RPT_PATH_RPT_RFGAIN_HT_52AA		
#define PATH0_AGC_RPT_PATH_RPT_RFGAIN_HT_52AA_M		
#define PATH0_AGC_RPT_PATH_RPT_RSSI_HT_52AA		
#define PATH0_AGC_RPT_PATH_RPT_RSSI_HT_52AA_M		
#define PATH0_AGC_RPT_PATH_RECTIMER_FINAGC_52AA		
#define PATH0_AGC_RPT_PATH_RECTIMER_FINAGC_52AA_M		
#define PATH0_AGC_RPT_PATH_RECTIMER_CCA_52AA		
#define PATH0_AGC_RPT_PATH_RECTIMER_CCA_52AA_M		
#define PATH0_AGC_RPT_PATH_RECTIMER_PREAGC_52AA		
#define PATH0_AGC_RPT_PATH_RECTIMER_PREAGC_52AA_M		
#define PATH0_TD_RW_TXOV_RPT_PATH_OV_TX_ALL_52AA		
#define PATH0_TD_RW_TXOV_RPT_PATH_OV_TX_ALL_52AA_M		
#define PATH0_TD_RW_TXOV_RPT_PATH_OV_TX_L_STF_52AA		
#define PATH0_TD_RW_TXOV_RPT_PATH_OV_TX_L_STF_52AA_M		
#define PATH0_TD_RW_TXOV_RPT_PATH_OV_TX_FFT_52AA		
#define PATH0_TD_RW_TXOV_RPT_PATH_OV_TX_FFT_52AA_M		
#define PATH0_TD_RW_TXOV_RPT_PATH_OV_TX_PW_NORM_52AA		
#define PATH0_TD_RW_TXOV_RPT_PATH_OV_TX_PW_NORM_52AA_M		
#define PATH0_TD_RW_TXOV_RPT_PATH_OV_TX_WIN_52AA		
#define PATH0_TD_RW_TXOV_RPT_PATH_OV_TX_WIN_52AA_M		
#define PATH0_TD_RW_TXOV_RPT_PATH_OV_TX_GAIN_52AA		
#define PATH0_TD_RW_TXOV_RPT_PATH_OV_TX_GAIN_52AA_M		
#define PATH0_TD_RW_TXOV_RPT_PATH_OV_TX_CFO_52AA		
#define PATH0_TD_RW_TXOV_RPT_PATH_OV_TX_CFO_52AA_M		
#define PATH0_TD_RW_TXOV_RPT_PATH_OV_TX_DFIR_52AA		
#define PATH0_TD_RW_TXOV_RPT_PATH_OV_TX_DFIR_52AA_M		
#define PATH0_TD_RW_TXOV_RPT_PATH_OV_TX_IMFIR1_52AA		
#define PATH0_TD_RW_TXOV_RPT_PATH_OV_TX_IMFIR1_52AA_M		
#define PATH0_TD_RW_TXOV_RPT_PATH_OV_TX_IFMOD_52AA		
#define PATH0_TD_RW_TXOV_RPT_PATH_OV_TX_IFMOD_52AA_M		
#define PATH0_TD_RW_TXOV_RPT_PATH_OV_TX_B_IFMOD_52AA		
#define PATH0_TD_RW_TXOV_RPT_PATH_OV_TX_B_IFMOD_52AA_M		
#define PATH0_TD_RW_TXOV_RPT_PATH_OV_TX_IMFIR2_52AA		
#define PATH0_TD_RW_TXOV_RPT_PATH_OV_TX_IMFIR2_52AA_M		
#define RFMOD_52AA		
#define RFMOD_52AA_M		
#define DFS_MASK_RX_OPT_52AA		
#define DFS_MASK_RX_OPT_52AA_M		
#define DFS_MASK_TRANSIENT_OPT_52AA		
#define DFS_MASK_TRANSIENT_OPT_52AA_M		
#define PXP_SEL_SNR_52AA		
#define PXP_SEL_SNR_52AA_M		
#define CH_INFO_TYPE_52AA		
#define CH_INFO_TYPE_52AA_M		
#define DFS_MASK_TRANSIENT_EN_52AA		
#define DFS_MASK_TRANSIENT_EN_52AA_M		
#define DFS_MASK_TRANSIENT_TH_52AA		
#define DFS_MASK_TRANSIENT_TH_52AA_M		
#define DFS_CHIRP_FLAG_ACC_TH_52AA		
#define DFS_CHIRP_FLAG_ACC_TH_52AA_M		
#define BIST_SEL_52AA		
#define BIST_SEL_52AA_M		
#define TX_CKEN_BOTH_PATH_FORCE_VAL_52AA		
#define TX_CKEN_BOTH_PATH_FORCE_VAL_52AA_M		
#define TD_CLK_GEN_RX_PATH_EN_FORCE_VAL_52AA		
#define TD_CLK_GEN_RX_PATH_EN_FORCE_VAL_52AA_M		
#define CLK_RST_GEN_TOP_TX_PATH_EN_FORCE_VAL_52AA		
#define CLK_RST_GEN_TOP_TX_PATH_EN_FORCE_VAL_52AA_M		
#define CLK_RST_GEN_TOP_RX_PATH_EN_FORCE_VAL_52AA		
#define CLK_RST_GEN_TOP_RX_PATH_EN_FORCE_VAL_52AA_M		
#define TD_CLK_GEN_TX_PATH_EN_FORCE_VAL_52AA		
#define TD_CLK_GEN_TX_PATH_EN_FORCE_VAL_52AA_M		
#define TX_CKEN_BOTH_PATH_FORCE_ON_52AA		
#define TX_CKEN_BOTH_PATH_FORCE_ON_52AA_M		
#define TD_CLK_GEN_RX_PATH_EN_FORCE_ON_52AA		
#define TD_CLK_GEN_RX_PATH_EN_FORCE_ON_52AA_M		
#define CLK_RST_GEN_TOP_TX_PATH_EN_FORCE_ON_52AA		
#define CLK_RST_GEN_TOP_TX_PATH_EN_FORCE_ON_52AA_M		
#define CLK_RST_GEN_TOP_RX_PATH_EN_FORCE_ON_52AA		
#define CLK_RST_GEN_TOP_RX_PATH_EN_FORCE_ON_52AA_M		
#define TD_CLK_GEN_TX_PATH_EN_FORCE_ON_52AA		
#define TD_CLK_GEN_TX_PATH_EN_FORCE_ON_52AA_M		
#define CH_INFO_SEG_LEN_52AA		
#define CH_INFO_SEG_LEN_52AA_M		
#define CH_INFO_MASK_OPT_52AA		
#define CH_INFO_MASK_OPT_52AA_M		
#define BIST_RSTB_52AA		
#define BIST_RSTB_52AA_M		
#define TEST_RESUME_52AA		
#define TEST_RESUME_52AA_M		
#define BIST_VDDR_TEST_52AA		
#define BIST_VDDR_TEST_52AA_M		
#define BIST_EN_7_0__52AA		
#define BIST_EN_7_0__52AA_M		
#define BIST_MOD_31_0__52AA		
#define BIST_MOD_31_0__52AA_M		
#define BIST_MOD_63_32__52AA		
#define BIST_MOD_63_32__52AA_M		
#define BIST_MOD_95_64__52AA		
#define BIST_MOD_95_64__52AA_M		
#define BIST_MOD_127_96__52AA		
#define BIST_MOD_127_96__52AA_M		
#define BIST_MOD_159_128__52AA		
#define BIST_MOD_159_128__52AA_M		
#define BIST_MOD_191_160__52AA		
#define BIST_MOD_191_160__52AA_M		
#define DRF_BIST_MOD_31_0__52AA		
#define DRF_BIST_MOD_31_0__52AA_M		
#define DRF_BIST_MOD_63_32__52AA		
#define DRF_BIST_MOD_63_32__52AA_M		
#define DRF_BIST_MOD_95_64__52AA		
#define DRF_BIST_MOD_95_64__52AA_M		
#define DRF_BIST_MOD_127_96__52AA		
#define DRF_BIST_MOD_127_96__52AA_M		
#define DRF_BIST_MOD_159_128__52AA		
#define DRF_BIST_MOD_159_128__52AA_M		
#define DRF_BIST_MOD_191_160__52AA		
#define DRF_BIST_MOD_191_160__52AA_M		
#define BIST_DVSE_31_0__52AA		
#define BIST_DVSE_31_0__52AA_M		
#define BIST_DVSE_63_32__52AA		
#define BIST_DVSE_63_32__52AA_M		
#define BIST_DVSE_95_64__52AA		
#define BIST_DVSE_95_64__52AA_M		
#define BIST_DVSE_127_96__52AA		
#define BIST_DVSE_127_96__52AA_M		
#define BIST_DVSE_159_128__52AA		
#define BIST_DVSE_159_128__52AA_M		
#define BIST_DVSE_191_160__52AA		
#define BIST_DVSE_191_160__52AA_M		
#define BIST_DVS_31_0__52AA		
#define BIST_DVS_31_0__52AA_M		
#define BIST_DVS_63_32__52AA		
#define BIST_DVS_63_32__52AA_M		
#define BIST_DVS_95_64__52AA		
#define BIST_DVS_95_64__52AA_M		
#define BIST_DVS_127_96__52AA		
#define BIST_DVS_127_96__52AA_M		
#define BIST_DVS_159_128__52AA		
#define BIST_DVS_159_128__52AA_M		
#define BIST_DVS_191_160__52AA		
#define BIST_DVS_191_160__52AA_M		
#define BIST_TEST1_31_0__52AA		
#define BIST_TEST1_31_0__52AA_M		
#define BIST_TEST1_63_32__52AA		
#define BIST_TEST1_63_32__52AA_M		
#define BIST_TEST1_95_64__52AA		
#define BIST_TEST1_95_64__52AA_M		
#define BIST_TEST1_127_96__52AA		
#define BIST_TEST1_127_96__52AA_M		
#define BIST_TEST1_159_128__52AA		
#define BIST_TEST1_159_128__52AA_M		
#define BIST_TEST1_191_160__52AA		
#define BIST_TEST1_191_160__52AA_M		
#define BIST_GRP_EN_31_0__52AA		
#define BIST_GRP_EN_31_0__52AA_M		
#define BIST_GRP_EN_63_32__52AA		
#define BIST_GRP_EN_63_32__52AA_M		
#define LA_EN_52AA			0x990	
#define LA_EN_52AA_M			0x1
#define LA_DBGPORT_BASE_N_52AA		0x990
#define LA_DBGPORT_BASE_N_52AA_M	0x3E
#define LA_TYPEA_PATH_SEL_52AA		0x990
#define LA_TYPEA_PATH_SEL_52AA_M	0xC0
#define LA_TYPEB_PATH_SEL_52AA		0x990
#define LA_TYPEB_PATH_SEL_52AA_M	0x300
#define LA_TYPEC_PATH_SEL_52AA		0x990
#define LA_TYPEC_PATH_SEL_52AA_M	0xC00
#define LA_TYPED_PATH_SEL_52AA		0x990
#define LA_TYPED_PATH_SEL_52AA_M	0x3000
#define LA_TYPEA_SRC_SEL_52AA		0x990
#define LA_TYPEA_SRC_SEL_52AA_M		0x1C000
#define LA_TYPEB_SRC_SEL_52AA		0x990
#define LA_TYPEB_SRC_SEL_52AA_M		0xE0000
#define LA_TYPEC_SRC_SEL_52AA		0x990
#define LA_TYPEC_SRC_SEL_52AA_M		0x700000
#define LA_TYPED_SRC_SEL_52AA		0x990
#define LA_TYPED_SRC_SEL_52AA_M		0x3800000
#define LA_SMP_RT_SEL_52AA		0x990
#define LA_SMP_RT_SEL_52AA_M		0x1C000000
#define LA_RDRDY_3PHASE_EN_52AA		0x990
#define LA_RDRDY_3PHASE_EN_52AA_M	0x20000000
#define LA_EDGE_SEL_52AA		0x990
#define LA_EDGE_SEL_52AA_M		0x40000000
#define LA_HDR_SEL_63_52AA		0X994
#define LA_HDR_SEL_63_52AA_M		0xF
#define LA_HDR_SEL_62_52AA		0X994
#define LA_HDR_SEL_62_52AA_M		0xF0
#define LA_HDR_SEL_61_52AA		0X994
#define LA_HDR_SEL_61_52AA_M		0xF00
#define LA_HDR_SEL_60_52AA		0X994
#define LA_HDR_SEL_60_52AA_M		0xF000
#define LA_TYPEA_CK160_DLY_EN_52AA	0X994	
#define LA_TYPEA_CK160_DLY_EN_52AA_M	0x10000
#define LA_TYPEB_CK160_DLY_EN_52AA	0X994	
#define LA_TYPEB_CK160_DLY_EN_52AA_M	0x20000
#define LA_DBGPORT_SRC_SEL_52AA		0X994
#define LA_DBGPORT_SRC_SEL_52AA_M	0x40000	
#define LA_DATA_52AA			0X994
#define LA_DATA_52AA_M			0x1F80000
#define LA_RDRDY_52AA			0X994
#define LA_RDRDY_52AA_M			0x6000000
#define LA_IQSHFT_52AA		
#define LA_IQSHFT_52AA_M		
#define LA_MONITOR_SEL_52AA		
#define LA_MONITOR_SEL_52AA_M		
#define LA_SEL_P1_52AA		
#define LA_SEL_P1_52AA_M		
#define LA_TRIG_52AA			0x998
#define LA_TRIG_52AA_M			0x1F
#define LA_TRIG_CNT_52AA		0x998
#define LA_TRIG_CNT_52AA_M		0x1FE0
#define LA_TRIG_NEW_ONLY_52AA		0x998
#define LA_TRIG_NEW_ONLY_52AA_M		0x2000
#define LA_TRIG_AND1_INV_52AA		0x998
#define LA_TRIG_AND1_INV_52AA_M		0x4000
#define LA_TRIG_AND2_EN_52AA		0x998
#define LA_TRIG_AND2_EN_52AA_M		0x8000
#define LA_TRIG_AND2_INV_52AA		0x998
#define LA_TRIG_AND2_INV_52AA_M		0x10000
#define LA_TRIG_AND3_EN_52AA		0x998
#define LA_TRIG_AND3_EN_52AA_M		0x20000
#define LA_TRIG_AND3_INV_52AA		0x998
#define LA_TRIG_AND3_INV_52AA_M		0x40000
#define LA_TRIG_AND4_EN_52AA		0x998
#define LA_TRIG_AND4_EN_52AA_M		0x80000
#define LA_TRIG_AND4_VAL_52AA		0x998
#define LA_TRIG_AND4_VAL_52AA_M		0x1FF00000
#define LA_TRIG_AND4_INV_52AA		0x998
#define LA_TRIG_AND4_INV_52AA_M		0x20000000
#define LA_TRIG_AND1_BIT_EN_52AA	0x99C	
#define LA_TRIG_AND1_BIT_EN_52AA_M	0xFFFFFFFF
#define LA_TRIG_AND1_VAL_52AA		0x9A0
#define LA_TRIG_AND1_VAL_52AA_M		0xFFFFFFFF
#define LA_TRIG_AND2_MASK_52AA		0x9A4
#define LA_TRIG_AND2_MASK_52AA_M	0xFFFFFFFF
#define LA_TRIG_AND2_VAL_52AA		0x9A8
#define LA_TRIG_AND2_VAL_52AA_M		0xFFFFFFFF
#define LA_TRIG_AND3_MASK_52AA		0x9AC
#define LA_TRIG_AND3_MASK_52AA_M	0xFFFFFFFF
#define LA_TRIG_AND3_VAL_52AA		0x9B0
#define LA_TRIG_AND3_VAL_52AA_M		0xFFFFFFFF
#define LA_TRIG_AND5_52AA		0x9B4
#define LA_TRIG_AND5_52AA_M		0xF
#define LA_TRIG_AND5_VAL_52AA		0x9B4
#define LA_TRIG_AND5_VAL_52AA_M		0x1F0
#define LA_TRIG_AND5_INV_52AA		0x9B4
#define LA_TRIG_AND5_INV_52AA_M		0x200
#define LA_TRIG_AND6_52AA		0x9B4
#define LA_TRIG_AND6_52AA_M		0x3C00
#define LA_TRIG_AND6_VAL_52AA		0x9B4
#define LA_TRIG_AND6_VAL_52AA_M		0x7C000
#define LA_TRIG_AND6_INV_52AA		0x9B4
#define LA_TRIG_AND6_INV_52AA_M		0x80000
#define LA_TRIG_AND7_52AA		0x9B4
#define LA_TRIG_AND7_52AA_M		0xF00000
#define LA_TRIG_AND7_VAL_52AA		0x9B4
#define LA_TRIG_AND7_VAL_52AA_M		0x1F000000
#define LA_TRIG_AND7_INV_52AA		0x9B4
#define LA_TRIG_AND7_INV_52AA_M		0x20000000
#define LA_M_AND1_EN_52AA		0x9B4
#define LA_M_AND1_EN_52AA_M		0x40000000
#define LA_M_AND2_EN_52AA		0x9B4
#define LA_M_AND2_EN_52AA_M		0x80000000
#define LA_DBG_EN_52AA		
#define LA_DBG_EN_52AA_M		
#define LA_DBG_POLARITY_52AA		
#define LA_DBG_POLARITY_52AA_M		
#define LA_DBG_TRIG_SEL_52AA		
#define LA_DBG_TRIG_SEL_52AA_M		
#define LA_DBG_INTERVAL_52AA		
#define LA_DBG_INTERVAL_52AA_M		
#define LA_DBG_SEL_0_52AA		
#define LA_DBG_SEL_0_52AA_M		
#define LA_M_AND0_SEL_52AA		0x9B8
#define LA_M_AND0_SEL_52AA_M		0x3800000
#define LA_M_AND0_EN_52AA		0x9B8
#define LA_M_AND0_EN_52AA_M		0x4000000
#define LA_SIGN2_52AA			0x9B8
#define LA_SIGN2_52AA_M			0x18000000
#define LA_SIGN3_52AA			0x9B8
#define LA_SIGN3_52AA_M			0x60000000
#define LA_DBG_SEL_1_52AA		
#define LA_DBG_SEL_1_52AA_M		
#define LA_DBG_SEL_2_52AA		
#define LA_DBG_SEL_2_52AA_M		
#define LA_DBG_SEL_3_52AA		
#define LA_DBG_SEL_3_52AA_M		
#define LA_DBG_SEL_4_52AA		
#define LA_DBG_SEL_4_52AA_M		
#define WIFI_LOC_P1_52AA		
#define WIFI_LOC_P1_52AA_M		
#define LA_DBG_SEL_5_52AA		
#define LA_DBG_SEL_5_52AA_M		
#define LA_DBG_SEL_6_52AA		
#define LA_DBG_SEL_6_52AA_M		
#define WIFI_LOC_52AA		
#define WIFI_LOC_52AA_M		
#define LA_DBG_SEL_7_52AA		
#define LA_DBG_SEL_7_52AA_M		
#define LA_RE_INIT_POLARITY_52AA	0x9C8	
#define LA_RE_INIT_POLARITY_52AA_M	0x1000
#define LA_RE_INIT_AND1_52AA		0x9C8
#define LA_RE_INIT_AND1_52AA_M		0x1E000
#define LA_RE_INIT_AND1_VAL_52AA	0x9C8	
#define LA_RE_INIT_AND1_VAL_52AA_M	0x3E0000
#define LA_RE_INIT_AND1_INV_52AA	0x9C8
#define LA_RE_INIT_AND1_INV_52AA_M	0x400000
#define PSD_DD_OPT_52AA		
#define PSD_DD_OPT_52AA_M		
#define EDCCA_RPTREG_SEL_P0_52AA		
#define EDCCA_RPTREG_SEL_P0_52AA_M		
#define EDCCA_RPTREG_SEL_P1_52AA		
#define EDCCA_RPTREG_SEL_P1_52AA_M		
#define DIS_IOQ_RFC_52AA		
#define DIS_IOQ_RFC_52AA_M		
#define DIS_IOQ_AFE_52AA		
#define DIS_IOQ_AFE_52AA_M		
#define MAC0_PIN_SEL_52AA		
#define MAC0_PIN_SEL_52AA_M		
#define MAC1_PIN_SEL_52AA		
#define MAC1_PIN_SEL_52AA_M		
#define PWDB_CNT_TH_P0_52AA		
#define PWDB_CNT_TH_P0_52AA_M		
#define PWDB_CNT_TH_P1_52AA		
#define PWDB_CNT_TH_P1_52AA_M		
#define LBK_SEL_52AA		
#define LBK_SEL_52AA_M		
#define MUX_ST_BYPASS_TXEN_52AA		
#define MUX_ST_BYPASS_TXEN_52AA_M		
#define DUMMY_P09_EC_52AA		
#define DUMMY_P09_EC_52AA_M		
#define DBG_PORT_SEL_52AA		0x9F0
#define DBG_PORT_SEL_52AA_M		0xffff
#define DBG_PORT_IP_SEL_52AA		0x9F4
#define DBG_PORT_IP_SEL_52AA_M		0xff
#define DUMMY_P09_F0_52AA		
#define DUMMY_P09_F0_52AA_M		
#define DBG_CNT_SEL_52AA		
#define DBG_CNT_SEL_52AA_M		
#define DUMMY_P09_F4_0_52AA		
#define DUMMY_P09_F4_0_52AA_M		
#define DBG_PORT_REF_CLK_SEL_52AA		
#define DBG_PORT_REF_CLK_SEL_52AA_M		
#define DBG_PORT_REF_CLK_RATE_52AA		
#define DBG_PORT_REF_CLK_RATE_52AA_M		
#define DBG_PORT_REF_CLK_EN_52AA		0x9F4
#define DBG_PORT_REF_CLK_EN_52AA_M		0x1000000
#define DBG32_UPD_SEL_52AA		
#define DBG32_UPD_SEL_52AA_M		
#define DUMMY_P09_F4_1_52AA		
#define DUMMY_P09_F4_1_52AA_M		
#define DUMMY_P09_F8_52AA		
#define DUMMY_P09_F8_52AA_M		
#define DBG_PORT_EN_52AA		0x9F8
#define DBG_PORT_EN_52AA_M		0x80000000
#define DBG_PORT_CKEN_TOP_52AA		
#define DBG_PORT_CKEN_TOP_52AA_M		
#define DBG_PORT_CKEN_TD_52AA		
#define DBG_PORT_CKEN_TD_52AA_M		
#define DBG_PORT_CKEN_IN_52AA		
#define DBG_PORT_CKEN_IN_52AA_M		
#define DBG_PORT_CKEN_OUT_52AA		
#define DBG_PORT_CKEN_OUT_52AA_M		
#define DA2AD_SEL_52AA		
#define DA2AD_SEL_52AA_M		
#define FORCE_DAC_FIFO_PATH_RST_ON_52AA		
#define FORCE_DAC_FIFO_PATH_RST_ON_52AA_M		
#define FORCE_DAC_FIFO_PATH_RST_52AA		
#define FORCE_DAC_FIFO_PATH_RST_52AA_M		
#define FORCE_ADC_FIFO_PATH_RST_ON_52AA		
#define FORCE_ADC_FIFO_PATH_RST_ON_52AA_M		
#define FORCE_ADC_FIFO_PATH_RST_52AA		
#define FORCE_ADC_FIFO_PATH_RST_52AA_M		
#define TXBF_MEM_52AA		
#define TXBF_MEM_52AA_M		
#define TXBF_MEM_DIN_52AA		
#define TXBF_MEM_DIN_52AA_M		
#define TXBF_MEM_ADDR_52AA		
#define TXBF_MEM_ADDR_52AA_M		
#define TXBF_MEM_EN_52AA		
#define TXBF_MEM_EN_52AA_M		
#define R1B_TX_FIR_COEF0_52AA		0x7800
#define R1B_TX_FIR_COEF0_52AA_M		0xFFF
#define R1B_TX_FIR_COEF1_52AA		0x7800
#define R1B_TX_FIR_COEF1_52AA_M		0xFFF000
#define R1B_TX_FIR_SCALE_OPT_52AA		
#define R1B_TX_FIR_SCALE_OPT_52AA_M		
#define R1B_TX_STOP_TX_52AA		
#define R1B_TX_STOP_TX_52AA_M		
#define R1B_TX_BLOCK_TX_52AA		0x7800
#define R1B_TX_BLOCK_TX_52AA_M		0x8000000
#define R1B_TX_CONTINUOUS_TX_52AA		
#define R1B_TX_CONTINUOUS_TX_52AA_M		
#define R1B_TX_TERMINATE_OPT_52AA		
#define R1B_TX_TERMINATE_OPT_52AA_M		
#define R1B_TX_FIR_COEF2_52AA		0x7804
#define R1B_TX_FIR_COEF2_52AA_M		0xFFF
#define R1B_TX_FIR_COEF3_52AA		0x7804
#define R1B_TX_FIR_COEF3_52AA_M		0xFFF000
#define R1B_TX_DUMMY_TDRDY64_OPT_52AA		
#define R1B_TX_DUMMY_TDRDY64_OPT_52AA_M		
#define R1B_TX_DIS_SCRAMBLER_52AA		
#define R1B_TX_DIS_SCRAMBLER_52AA_M		
#define R1B_TX_IFMOD_5M_OPT_52AA		
#define R1B_TX_IFMOD_5M_OPT_52AA_M		
#define R1B_TX_FIR_COEF4_52AA		0x7808
#define R1B_TX_FIR_COEF4_52AA_M		0xFFF
#define R1B_TX_FIR_COEF5_52AA		0x7808
#define R1B_TX_FIR_COEF5_52AA_M		0xFFF000
#define R1B_TX_SCRAMBLER_OPT_52AA		
#define R1B_TX_SCRAMBLER_OPT_52AA_M		
#define R1B_TX_FIR_COEF6_52AA		0x780C
#define R1B_TX_FIR_COEF6_52AA_M		0xFFF
#define R1B_TX_FIR_COEF7_52AA		0x780C
#define R1B_TX_FIR_COEF7_52AA_M		0xFFF000
#define R1B_TX_FORCE_PATH_EN_ON_52AA		
#define R1B_TX_FORCE_PATH_EN_ON_52AA_M		
#define R1B_TX_FORCE_PATH_EN_PATH0_52AA		
#define R1B_TX_FORCE_PATH_EN_PATH0_52AA_M		
#define R1B_TX_FORCE_PATH_EN_PATH1_52AA		
#define R1B_TX_FORCE_PATH_EN_PATH1_52AA_M		
#define R1B_TX_FORCE_PATH_EN_PATH2_52AA		
#define R1B_TX_FORCE_PATH_EN_PATH2_52AA_M		
#define R1B_TX_FORCE_PATH_EN_PATH3_52AA		
#define R1B_TX_FORCE_PATH_EN_PATH3_52AA_M		
#define R1B_TX_FIR_COEF8_52AA		0x7810
#define R1B_TX_FIR_COEF8_52AA_M		0xFFF
#define R1B_TX_FIR_COEF9_52AA		0x7810
#define R1B_TX_FIR_COEF9_52AA_M		0xFFF000
#define R1B_TX_DELAY_DIVERSITY_OPT_PATH0_52AA		
#define R1B_TX_DELAY_DIVERSITY_OPT_PATH0_52AA_M		
#define R1B_TX_DELAY_DIVERSITY_OPT_PATH1_52AA		
#define R1B_TX_DELAY_DIVERSITY_OPT_PATH1_52AA_M		
#define R1B_TX_DELAY_DIVERSITY_OPT_PATH2_52AA		
#define R1B_TX_DELAY_DIVERSITY_OPT_PATH2_52AA_M		
#define R1B_TX_DELAY_DIVERSITY_OPT_PATH3_52AA		
#define R1B_TX_DELAY_DIVERSITY_OPT_PATH3_52AA_M		
#define R1B_TX_FIR_COEFA_52AA		0x7814
#define R1B_TX_FIR_COEFA_52AA_M		0xFFF
#define R1B_TX_FIR_COEFB_52AA		0x7814
#define R1B_TX_FIR_COEFB_52AA_M		0xFFF000
#define R1B_TX_NORM_FCTR_52AA		
#define R1B_TX_NORM_FCTR_52AA_M		
#define R1B_TX_FIR_COEFC_52AA		0x7818
#define R1B_TX_FIR_COEFC_52AA_M		0xFFF
#define R1B_TX_FIR_COEFD_52AA		0x7818
#define R1B_TX_FIR_COEFD_52AA_M		0xFFF000
#define R1B_TX_FIR_COEFE_52AA		0x781C
#define R1B_TX_FIR_COEFE_52AA_M		0xFFF
#define R1B_TX_FIR_COEFF_52AA		0x781C
#define R1B_TX_FIR_COEFF_52AA_M		0xFFF000
#define R1B_TX_PMAC_HEADER_0_52AA	0x7820	
#define R1B_TX_PMAC_HEADER_0_52AA_M	0xffffffff	
#define R1B_TX_PMAC_HEADER_1_52AA	0x7824	
#define R1B_TX_PMAC_HEADER_1_52AA_M	0xffffffff	
#define R1B_TX_PMAC_HEADER_2_52AA	0x7828	
#define R1B_TX_PMAC_HEADER_2_52AA_M	0xffffffff	
#define R1B_TX_PMAC_HEADER_3_52AA	0x782c	
#define R1B_TX_PMAC_HEADER_3_52AA_M	0xffffffff	
#define R1B_TX_PMAC_HEADER_4_52AA	0x7830	
#define R1B_TX_PMAC_HEADER_4_52AA_M	0xffffffff	
#define R1B_TX_PMAC_HEADER_5_52AA	0x7834	
#define R1B_TX_PMAC_HEADER_5_52AA_M	0xffffffff	
#define R1B_TX_PMAC_PSDU_BYTE_52AA		0x7838
#define R1B_TX_PMAC_PSDU_BYTE_52AA_M		0x0001ffff
#define R1B_TX_PMAC_CONTINUOUS_TX_52AA		
#define R1B_TX_PMAC_CONTINUOUS_TX_52AA_M		
#define R1B_TX_PMAC_CARRIER_SUPPRESS_TX_52AA	0x7838	
#define R1B_TX_PMAC_CARRIER_SUPPRESS_TX_52AA_M	0x40000	
#define R1B_TX_PMAC_PPDU_TYPE_52AA		0x7838
#define R1B_TX_PMAC_PPDU_TYPE_52AA_M		0x00080000
#define R1B_TX_PMAC_PSDU_RATE_52AA		0x7838
#define R1B_TX_PMAC_PSDU_RATE_52AA_M		0x00300000
#define R1B_TX_PMAC_SERVICE_BIT2_52AA		0x7838
#define R1B_TX_PMAC_SERVICE_BIT2_52AA_M		0x400000
#define R1B_TX_PMAC_PAYLOAD_INITIAL_VAL_52AA		
#define R1B_TX_PMAC_PAYLOAD_INITIAL_VAL_52AA_M		
#define R1B_FPGA_LBK_EN_52AA		
#define R1B_FPGA_LBK_EN_52AA_M		
#define R1B_RX_CS_RATIO_BW20_1R_52AA		
#define R1B_RX_CS_RATIO_BW20_1R_52AA_M		
#define R1B_RX_CS_RATIO_BW20_2R_52AA		
#define R1B_RX_CS_RATIO_BW20_2R_52AA_M		
#define R1B_RX_CS_RATIO_BW20_3R_52AA		
#define R1B_RX_CS_RATIO_BW20_3R_52AA_M		
#define R1B_RX_CS_RATIO_BW20_4R_52AA		
#define R1B_RX_CS_RATIO_BW20_4R_52AA_M		
#define R1B_RX_CCA_IN_SHIFT_52AA		
#define R1B_RX_CCA_IN_SHIFT_52AA_M		
#define R1B_RX_PRECCA_WGT_EN_52AA		
#define R1B_RX_PRECCA_WGT_EN_52AA_M		
#define R1B_RX_FORCE_PRECCA_WGT_EN_52AA		
#define R1B_RX_FORCE_PRECCA_WGT_EN_52AA_M		
#define R1B_RX_CCA_SMEN_52AA		
#define R1B_RX_CCA_SMEN_52AA_M		
#define R1B_RX_MBC_RATIO_52AA		
#define R1B_RX_MBC_RATIO_52AA_M		
#define R1B_RX_MDC_RATIO_52AA		
#define R1B_RX_MDC_RATIO_52AA_M		
#define R1B_RX_CS_RATIO_BW40_1R_52AA		
#define R1B_RX_CS_RATIO_BW40_1R_52AA_M		
#define R1B_RX_CS_RATIO_BW40_2R_52AA		
#define R1B_RX_CS_RATIO_BW40_2R_52AA_M		
#define R1B_RX_CS_RATIO_BW40_3R_52AA		
#define R1B_RX_CS_RATIO_BW40_3R_52AA_M		
#define R1B_RX_CS_RATIO_BW40_4R_52AA		
#define R1B_RX_CS_RATIO_BW40_4R_52AA_M		
#define R1B_RX_FORCE_PRECCA_WGT_PATH0_52AA		
#define R1B_RX_FORCE_PRECCA_WGT_PATH0_52AA_M		
#define R1B_RX_FORCE_PRECCA_WGT_PATH1_52AA		
#define R1B_RX_FORCE_PRECCA_WGT_PATH1_52AA_M		
#define R1B_RX_FORCE_PRECCA_WGT_PATH2_52AA		
#define R1B_RX_FORCE_PRECCA_WGT_PATH2_52AA_M		
#define R1B_RX_FORCE_PRECCA_WGT_PATH3_52AA		
#define R1B_RX_FORCE_PRECCA_WGT_PATH3_52AA_M		
#define R1B_RX_DC_RATIO_BW20_1R_52AA		
#define R1B_RX_DC_RATIO_BW20_1R_52AA_M		
#define R1B_RX_DC_RATIO_BW20_2R_52AA		
#define R1B_RX_DC_RATIO_BW20_2R_52AA_M		
#define R1B_RX_DC_RATIO_BW20_3R_52AA		
#define R1B_RX_DC_RATIO_BW20_3R_52AA_M		
#define R1B_RX_DC_RATIO_BW20_4R_52AA		
#define R1B_RX_DC_RATIO_BW20_4R_52AA_M		
#define R1B_RX_FORCE_DC_CMP_EN_52AA		
#define R1B_RX_FORCE_DC_CMP_EN_52AA_M		
#define R1B_RX_FORCE_DC_CMP_52AA		
#define R1B_RX_FORCE_DC_CMP_52AA_M		
#define R1B_RX_MBC_WIN_52AA		
#define R1B_RX_MBC_WIN_52AA_M		
#define R1B_RX_DIS_CCA_52AA		0x7844
#define R1B_RX_DIS_CCA_52AA_M		0x80000000
#define R1B_RX_DC_RATIO_BW40_1R_52AA		
#define R1B_RX_DC_RATIO_BW40_1R_52AA_M		
#define R1B_RX_DC_RATIO_BW40_2R_52AA		
#define R1B_RX_DC_RATIO_BW40_2R_52AA_M		
#define R1B_RX_DC_RATIO_BW40_3R_52AA		
#define R1B_RX_DC_RATIO_BW40_3R_52AA_M		
#define R1B_RX_DC_RATIO_BW40_4R_52AA		
#define R1B_RX_DC_RATIO_BW40_4R_52AA_M		
#define R1B_RX_CCA_PIN_DET_OPT_52AA		
#define R1B_RX_CCA_PIN_DET_OPT_52AA_M		
#define R1B_RX_CCA_PIN_DET_TH_52AA		
#define R1B_RX_CCA_PIN_DET_TH_52AA_M		
#define R1B_RX_CCS_MODE_52AA		
#define R1B_RX_CCS_MODE_52AA_M		
#define R1B_RX_PD_TH_BW20_1R_52AA		
#define R1B_RX_PD_TH_BW20_1R_52AA_M		
#define R1B_RX_PD_TH_BW20_2R_52AA		
#define R1B_RX_PD_TH_BW20_2R_52AA_M		
#define R1B_RX_PD_TH_BW20_3R_52AA		
#define R1B_RX_PD_TH_BW20_3R_52AA_M		
#define R1B_RX_PD_TH_BW20_4R_52AA		
#define R1B_RX_PD_TH_BW20_4R_52AA_M		
#define R1B_RX_FORCE_PD_CMP_EN_52AA		
#define R1B_RX_FORCE_PD_CMP_EN_52AA_M		
#define R1B_RX_FORCE_PD_CMP_52AA		
#define R1B_RX_FORCE_PD_CMP_52AA_M		
#define R1B_RX_MF_OPT_52AA		
#define R1B_RX_MF_OPT_52AA_M		
#define R1B_RX_PD_TH_BW40_1R_52AA		
#define R1B_RX_PD_TH_BW40_1R_52AA_M		
#define R1B_RX_PD_TH_BW40_2R_52AA		
#define R1B_RX_PD_TH_BW40_2R_52AA_M		
#define R1B_RX_PD_TH_BW40_3R_52AA		
#define R1B_RX_PD_TH_BW40_3R_52AA_M		
#define R1B_RX_PD_TH_BW40_4R_52AA		
#define R1B_RX_PD_TH_BW40_4R_52AA_M		
#define R1B_RX_FORCE_ANT_CCA_EN_52AA		
#define R1B_RX_FORCE_ANT_CCA_EN_52AA_M		
#define R1B_RX_FORCE_ANT_CCA_PATH0_52AA		
#define R1B_RX_FORCE_ANT_CCA_PATH0_52AA_M		
#define R1B_RX_FORCE_ANT_CCA_PATH1_52AA		
#define R1B_RX_FORCE_ANT_CCA_PATH1_52AA_M		
#define R1B_RX_FORCE_ANT_CCA_PATH2_52AA		
#define R1B_RX_FORCE_ANT_CCA_PATH2_52AA_M		
#define R1B_RX_FORCE_ANT_CCA_PATH3_52AA		
#define R1B_RX_FORCE_ANT_CCA_PATH3_52AA_M		
#define R1B_RX_CCA_TRIG_DLY_52AA		
#define R1B_RX_CCA_TRIG_DLY_52AA_M		
#define R1B_RX_NULL_POINT_IDX_OFST_52AA		
#define R1B_RX_NULL_POINT_IDX_OFST_52AA_M		
#define R1B_RX_BTTX_CS_RATIO_BW20_1R_52AA		
#define R1B_RX_BTTX_CS_RATIO_BW20_1R_52AA_M		
#define R1B_RX_BTTX_CS_RATIO_BW20_2R_52AA		
#define R1B_RX_BTTX_CS_RATIO_BW20_2R_52AA_M		
#define R1B_RX_BTTX_CS_RATIO_BW20_3R_52AA		
#define R1B_RX_BTTX_CS_RATIO_BW20_3R_52AA_M		
#define R1B_RX_BTTX_CS_RATIO_BW20_4R_52AA		
#define R1B_RX_BTTX_CS_RATIO_BW20_4R_52AA_M		
#define R1B_RX_BTTX_CCA_TH_EN_52AA		
#define R1B_RX_BTTX_CCA_TH_EN_52AA_M		
#define R1B_RX_BTTX_CS_RATIO_BW40_1R_52AA		
#define R1B_RX_BTTX_CS_RATIO_BW40_1R_52AA_M		
#define R1B_RX_BTTX_CS_RATIO_BW40_2R_52AA		
#define R1B_RX_BTTX_CS_RATIO_BW40_2R_52AA_M		
#define R1B_RX_BTTX_CS_RATIO_BW40_3R_52AA		
#define R1B_RX_BTTX_CS_RATIO_BW40_3R_52AA_M		
#define R1B_RX_BTTX_CS_RATIO_BW40_4R_52AA		
#define R1B_RX_BTTX_CS_RATIO_BW40_4R_52AA_M		
#define R1B_RX_CCA_DIS_5M_EN_52AA		
#define R1B_RX_CCA_DIS_5M_EN_52AA_M		
#define R1B_RX_CCA_DIS_TB_OFF_52AA		
#define R1B_RX_CCA_DIS_TB_OFF_52AA_M		
#define R1B_RX_CCA_DIS_NDP_OFF_52AA		
#define R1B_RX_CCA_DIS_NDP_OFF_52AA_M		
#define R1B_RX_DAGC_TARGET_LVL_52AA		
#define R1B_RX_DAGC_TARGET_LVL_52AA_M		
#define R1B_RX_DAGC_MIN_VAL_52AA		
#define R1B_RX_DAGC_MIN_VAL_52AA_M		
#define R1B_RX_DAGC_MAX_VAL_52AA		
#define R1B_RX_DAGC_MAX_VAL_52AA_M		
#define R1B_RX_DAGC_STANDBY_OPT_52AA		
#define R1B_RX_DAGC_STANDBY_OPT_52AA_M		
#define R1B_RX_DAGC_FORCE_VAL_52AA		
#define R1B_RX_DAGC_FORCE_VAL_52AA_M		
#define R1B_RX_DAGC_FORCE_EN_52AA		
#define R1B_RX_DAGC_FORCE_EN_52AA_M		
#define R1B_RX_DAGC_EN_52AA		
#define R1B_RX_DAGC_EN_52AA_M		
#define R1B_RX_DAGC_OPT_52AA		
#define R1B_RX_DAGC_OPT_52AA_M		
#define R1B_RX_DAGC_TWO_STAGE_EN_52AA		
#define R1B_RX_DAGC_TWO_STAGE_EN_52AA_M		
#define R1B_RX_SBD_SYMBOL_OPT_52AA		
#define R1B_RX_SBD_SYMBOL_OPT_52AA_M		
#define R1B_RX_SBD_SMOOTH_EN_52AA		
#define R1B_RX_SBD_SMOOTH_EN_52AA_M		
#define R1B_RX_SBD_SQUARE_EN_52AA		
#define R1B_RX_SBD_SQUARE_EN_52AA_M		
#define R1B_RX_SBD_FINE_TUNE_OPT_52AA		
#define R1B_RX_SBD_FINE_TUNE_OPT_52AA_M		
#define R1B_RX_SBD_FINE_TUNE_MODE_52AA		
#define R1B_RX_SBD_FINE_TUNE_MODE_52AA_M		
#define R1B_RX_SBD_RSSI_HIGH_PIN_TH_52AA		
#define R1B_RX_SBD_RSSI_HIGH_PIN_TH_52AA_M		
#define R1B_RX_DAGC_TO_SBD_52AA		
#define R1B_RX_DAGC_TO_SBD_52AA_M		
#define R1B_RX_SBD_MODE_52AA		
#define R1B_RX_SBD_MODE_52AA_M		
#define R1B_RX_SBD_ANALYZER_EN_52AA		
#define R1B_RX_SBD_ANALYZER_EN_52AA_M		
#define R1B_RX_SBD_SMOOTH_FCTR_52AA		
#define R1B_RX_SBD_SMOOTH_FCTR_52AA_M		
#define R1B_RX_SBD_ANALYZER_OPT_52AA		
#define R1B_RX_SBD_ANALYZER_OPT_52AA_M		
#define R1B_RX_ANT_WGT_GAIN_DIFF_TH0_52AA		
#define R1B_RX_ANT_WGT_GAIN_DIFF_TH0_52AA_M		
#define R1B_RX_ANT_WGT_GAIN_DIFF_TH1_52AA		
#define R1B_RX_ANT_WGT_GAIN_DIFF_TH1_52AA_M		
#define R1B_RX_ANT_WGT_GAIN_DIFF_TH2_52AA		
#define R1B_RX_ANT_WGT_GAIN_DIFF_TH2_52AA_M		
#define R1B_RX_ANT_WGT_GAIN_DIFF_TH3_52AA		
#define R1B_RX_ANT_WGT_GAIN_DIFF_TH3_52AA_M		
#define R1B_RX_ANT_WGT_GAIN_DIFF_TH4_52AA		
#define R1B_RX_ANT_WGT_GAIN_DIFF_TH4_52AA_M		
#define R1B_RX_ANT_WGT_GAIN_DIFF_TH5_52AA		
#define R1B_RX_ANT_WGT_GAIN_DIFF_TH5_52AA_M		
#define R1B_RX_ANT_WGT_EN_52AA		
#define R1B_RX_ANT_WGT_EN_52AA_M		
#define R1B_RX_ANT_WGT_MODE_52AA		
#define R1B_RX_ANT_WGT_MODE_52AA_M		
#define R1B_RX_ANT_WGT_GAIN_DIFF_TH6_52AA		
#define R1B_RX_ANT_WGT_GAIN_DIFF_TH6_52AA_M		
#define R1B_RX_ANT_WGT_GAIN_DIFF_TH7_52AA		
#define R1B_RX_ANT_WGT_GAIN_DIFF_TH7_52AA_M		
#define R1B_RX_ANT_WGT_GAIN_DIFF_TH8_52AA		
#define R1B_RX_ANT_WGT_GAIN_DIFF_TH8_52AA_M		
#define R1B_RX_RSSI_HIGH_PIN_TH_52AA		
#define R1B_RX_RSSI_HIGH_PIN_TH_52AA_M		
#define R1B_RX_ANT_WGT_NULL_CONNECT_RSSI_TH_52AA		
#define R1B_RX_ANT_WGT_NULL_CONNECT_RSSI_TH_52AA_M		
#define R1B_RX_ANT_WGT_EQUAL_EN_52AA		
#define R1B_RX_ANT_WGT_EQUAL_EN_52AA_M		
#define R1B_RX_ANT_WGT_FORCE_VAL_PATH0_52AA		
#define R1B_RX_ANT_WGT_FORCE_VAL_PATH0_52AA_M		
#define R1B_RX_ANT_WGT_FORCE_VAL_PATH1_52AA		
#define R1B_RX_ANT_WGT_FORCE_VAL_PATH1_52AA_M		
#define R1B_RX_ANT_WGT_FORCE_VAL_PATH2_52AA		
#define R1B_RX_ANT_WGT_FORCE_VAL_PATH2_52AA_M		
#define R1B_RX_ANT_WGT_NULL_CONNECT_CHK_EN_52AA		
#define R1B_RX_ANT_WGT_NULL_CONNECT_CHK_EN_52AA_M		
#define R1B_RX_ANT_WGT_FORCE_EN_52AA		
#define R1B_RX_ANT_WGT_FORCE_EN_52AA_M		
#define R1B_RX_ANT_PW_SAVE_EN_52AA		
#define R1B_RX_ANT_PW_SAVE_EN_52AA_M		
#define R1B_RX_MRC_OPT_52AA		
#define R1B_RX_MRC_OPT_52AA_M		
#define R1B_RX_ANT_WGT_FORCE_VAL_PATH3_52AA		
#define R1B_RX_ANT_WGT_FORCE_VAL_PATH3_52AA_M		
#define R1B_RX_ANT_WGT_SQRT_FORCE_VAL_PATH0_52AA		
#define R1B_RX_ANT_WGT_SQRT_FORCE_VAL_PATH0_52AA_M		
#define R1B_RX_ANT_WGT_SQRT_FORCE_VAL_PATH1_52AA		
#define R1B_RX_ANT_WGT_SQRT_FORCE_VAL_PATH1_52AA_M		
#define R1B_RX_ANT_WGT_BCC_CHK_RATIO_52AA		
#define R1B_RX_ANT_WGT_BCC_CHK_RATIO_52AA_M		
#define R1B_RX_I_ONLY_EN_52AA		
#define R1B_RX_I_ONLY_EN_52AA_M		
#define R1B_RX_ANT_WGT_SQRT_FORCE_VAL_PATH2_52AA		
#define R1B_RX_ANT_WGT_SQRT_FORCE_VAL_PATH2_52AA_M		
#define R1B_RX_ANT_WGT_SQRT_FORCE_VAL_PATH3_52AA		
#define R1B_RX_ANT_WGT_SQRT_FORCE_VAL_PATH3_52AA_M		
#define R1B_RX_RSSI_OFST_52AA		
#define R1B_RX_RSSI_OFST_52AA_M		
#define R1B_RX_ANTWGT_MAX_TOTAL_THRESH_OPT_52AA		
#define R1B_RX_ANTWGT_MAX_TOTAL_THRESH_OPT_52AA_M		
#define R1B_RX_ANTWGT_MAX_TOTAL_THRESH_DIS_52AA		
#define R1B_RX_ANTWGT_MAX_TOTAL_THRESH_DIS_52AA_M		
#define R1B_RX_ANT_PW_SAVE_RSSI_TH_52AA		
#define R1B_RX_ANT_PW_SAVE_RSSI_TH_52AA_M		
#define R1B_RX_LPF1_EN_52AA		
#define R1B_RX_LPF1_EN_52AA_M		
#define R1B_RX_LPF1_MODE_BEFORE_CCA_52AA		
#define R1B_RX_LPF1_MODE_BEFORE_CCA_52AA_M		
#define R1B_RX_LPF1_MODE_AFTER_CCA_52AA		
#define R1B_RX_LPF1_MODE_AFTER_CCA_52AA_M		
#define R1B_RX_GAIN_IS_READY_TO_EN_INTP_52AA		
#define R1B_RX_GAIN_IS_READY_TO_EN_INTP_52AA_M		
#define R1B_RX_INTP_UPD044_OPT_52AA		
#define R1B_RX_INTP_UPD044_OPT_52AA_M		
#define R1B_RX_INTP_SCO_DELAY_EN_52AA		
#define R1B_RX_INTP_SCO_DELAY_EN_52AA_M		
#define R1B_RX_INTP_DOWNSAMPLE_PHASE_OPT_52AA		
#define R1B_RX_INTP_DOWNSAMPLE_PHASE_OPT_52AA_M		
#define R1B_RX_RXSC_52AA		0x787C
#define R1B_RX_RXSC_52AA_M		0x1
#define R1B_RX_DCEST_EN_52AA		
#define R1B_RX_DCEST_EN_52AA_M		
#define R1B_RX_DCCOMP_EN_52AA		
#define R1B_RX_DCCOMP_EN_52AA_M		
#define R1B_RX_AAGC_DONE_TO_DCEST_52AA		
#define R1B_RX_AAGC_DONE_TO_DCEST_52AA_M		
#define R1B_RX_DCNF_EN_52AA		
#define R1B_RX_DCNF_EN_52AA_M		
#define R1B_RX_DCNF_MODE_1_52AA		
#define R1B_RX_DCNF_MODE_1_52AA_M		
#define R1B_RX_DCNF_MODE_2_52AA		
#define R1B_RX_DCNF_MODE_2_52AA_M		
#define R1B_RX_DCNF_MODE_3_52AA		
#define R1B_RX_DCNF_MODE_3_52AA_M		
#define R1B_RX_LF_K1_HD_52AA		
#define R1B_RX_LF_K1_HD_52AA_M		
#define R1B_RX_LF_K1_PD_52AA		
#define R1B_RX_LF_K1_PD_52AA_M		
#define R1B_RX_LF_K0_HD_52AA		
#define R1B_RX_LF_K0_HD_52AA_M		
#define R1B_RX_LF_K0_PD_52AA		
#define R1B_RX_LF_K0_PD_52AA_M		
#define R1B_RX_FREQ_EST_NUM_52AA		
#define R1B_RX_FREQ_EST_NUM_52AA_M		
#define R1B_RX_DC_WIN_EN_52AA		
#define R1B_RX_DC_WIN_EN_52AA_M		
#define R1B_RX_PHASE_COMP_EN_52AA		
#define R1B_RX_PHASE_COMP_EN_52AA_M		
#define R1B_RX_PHROT_IDX_BKC_52AA		
#define R1B_RX_PHROT_IDX_BKC_52AA_M		
#define R1B_RX_PHROT_IDX_CCK_52AA		
#define R1B_RX_PHROT_IDX_CCK_52AA_M		
#define R1B_RX_SCO_QWQ_52AA		
#define R1B_RX_SCO_QWQ_52AA_M		
#define R1B_RX_SCO_EN_52AA		
#define R1B_RX_SCO_EN_52AA_M		
#define R1B_RX_SBD_TO_SCO_52AA		
#define R1B_RX_SBD_TO_SCO_52AA_M		
#define R1B_RX_SCO_PLCP_MODE_52AA		
#define R1B_RX_SCO_PLCP_MODE_52AA_M		
#define R1B_RX_SCO_PSDU_MODE_52AA		
#define R1B_RX_SCO_PSDU_MODE_52AA_M		
#define R1B_RX_SCO_BC_NON_SYNC_MODE_TH_52AA		
#define R1B_RX_SCO_BC_NON_SYNC_MODE_TH_52AA_M		
#define R1B_RX_SCO_CCK_NON_SYNC_MODE_TH_52AA		
#define R1B_RX_SCO_CCK_NON_SYNC_MODE_TH_52AA_M		
#define R1B_RX_CHEST_TARGET_TH_52AA	
#define R1B_RX_CHEST_TARGET_TH_52AA_M		
#define R1B_RX_CHEST_ANT_GAIN_DIFF_TH_52AA		
#define R1B_RX_CHEST_ANT_GAIN_DIFF_TH_52AA_M		
#define R1B_RX_RAKE_EN_52AA		
#define R1B_RX_RAKE_EN_52AA_M		
#define R1B_RX_EQISI_EN_52AA		
#define R1B_RX_EQISI_EN_52AA_M		
#define R1B_RX_RPT_RST_52AA		0x7888
#define R1B_RX_RPT_RST_52AA_M		0x8000
#define R1B_TRX_DBG_SEL_52AA		
#define R1B_TRX_DBG_SEL_52AA_M		
#define R1B_DBG_PORT_SWITCH_52AA		
#define R1B_DBG_PORT_SWITCH_52AA_M		
#define R1B_RR_SEL_52AA		0x7888
#define R1B_RR_SEL_52AA_M	0x1800000	
#define R1B_RXIN_MUL_OPT_52AA		
#define R1B_RXIN_MUL_OPT_52AA_M		
#define R1B_RX_CHEST_MULTIPLY_OPT_52AA		
#define R1B_RX_CHEST_MULTIPLY_OPT_52AA_M		
#define R1B_RX_CHEST_INVLD_SYMBOL_DOUBLE_CHK_DIS_52AA		
#define R1B_RX_CHEST_INVLD_SYMBOL_DOUBLE_CHK_DIS_52AA_M		
#define R1B_RX_EDCCA_EN_52AA		
#define R1B_RX_EDCCA_EN_52AA_M		
#define R1B_RX_FORCE_EDCCA_PATH_EN_52AA		
#define R1B_RX_FORCE_EDCCA_PATH_EN_52AA_M		
#define R1B_RX_FORCE_EDCCA_PATH_52AA		
#define R1B_RX_FORCE_EDCCA_PATH_52AA_M		
#define R1B_RX_EDCCA_PERIOD_52AA		
#define R1B_RX_EDCCA_PERIOD_52AA_M		
#define R1B_RX_EDCCA_VLD_TH_52AA		
#define R1B_RX_EDCCA_VLD_TH_52AA_M		
#define R1B_RX_EDCCA_ENERGY_TH_52AA		
#define R1B_RX_EDCCA_ENERGY_TH_52AA_M		
#define R1B_RX_EDCCA_OFST_52AA		
#define R1B_RX_EDCCA_OFST_52AA_M		
#define R1B_RX_EDCCA_WGTSEL_EN_52AA		
#define R1B_RX_EDCCA_WGTSEL_EN_52AA_M		
#define R1B_RX_EDCCA_BTTX_OFF_52AA		
#define R1B_RX_EDCCA_BTTX_OFF_52AA_M		
#define R1B_RX_EVM_TH_5M_1R_52AA		
#define R1B_RX_EVM_TH_5M_1R_52AA_M		
#define R1B_RX_EVM_TH_5M_2R_52AA		
#define R1B_RX_EVM_TH_5M_2R_52AA_M		
#define R1B_RX_EVM_TH_5M_3R_52AA		
#define R1B_RX_EVM_TH_5M_3R_52AA_M		
#define R1B_RX_EVM_TH_5M_4R_52AA		
#define R1B_RX_EVM_TH_5M_4R_52AA_M		
#define R1B_RX_EVM_SIG_OPT_52AA		
#define R1B_RX_EVM_SIG_OPT_52AA_M		
#define R1B_RX_EVM_DATA_OPT_52AA		
#define R1B_RX_EVM_DATA_OPT_52AA_M		
#define R1B_RX_EVM_SYM_52AA		
#define R1B_RX_EVM_SYM_52AA_M		
#define R1B_RX_EVM_SCALE_52AA		
#define R1B_RX_EVM_SCALE_52AA_M		
#define R1B_RX_EVM_ABANDON_EN_52AA		
#define R1B_RX_EVM_ABANDON_EN_52AA_M		
#define R1B_RX_EVM_TH_11M_1R_52AA		
#define R1B_RX_EVM_TH_11M_1R_52AA_M		
#define R1B_RX_EVM_TH_11M_2R_52AA		
#define R1B_RX_EVM_TH_11M_2R_52AA_M		
#define R1B_RX_EVM_TH_11M_3R_52AA		
#define R1B_RX_EVM_TH_11M_3R_52AA_M		
#define R1B_RX_EVM_TH_11M_4R_52AA		
#define R1B_RX_EVM_TH_11M_4R_52AA_M		
#define R1B_RX_EVM_BCC_OFST_52AA		
#define R1B_RX_EVM_BCC_OFST_52AA_M		
#define R1B_RX_EVM_CCK_OFST_52AA		
#define R1B_RX_EVM_CCK_OFST_52AA_M		
#define R1B_RX_DUMMY_RDRDY_OPT_52AA		
#define R1B_RX_DUMMY_RDRDY_OPT_52AA_M		
#define R1B_RX_SFD_SEARCH_OPT_52AA		
#define R1B_RX_SFD_SEARCH_OPT_52AA_M		
#define R1B_RX_SUPPORT_RATE_52AA		
#define R1B_RX_SUPPORT_RATE_52AA_M		
#define R1B_RX_SPOOF_LEN_52AA		
#define R1B_RX_SPOOF_LEN_52AA_M		
#define R1B_RX_SUPPORT_MAX_LEN_52AA		
#define R1B_RX_SUPPORT_MAX_LEN_52AA_M		
#define R1B_RX_SUPPORT_MIN_LEN_52AA		
#define R1B_RX_SUPPORT_MIN_LEN_52AA_M		
#define R1B_RX_SCOREBOARD_LEN_0_52AA		
#define R1B_RX_SCOREBOARD_LEN_0_52AA_M		
#define R1B_RX_SCOREBOARD_LEN_1_52AA		
#define R1B_RX_SCOREBOARD_LEN_1_52AA_M		
#define R1B_RX_SCOREBOARD_LEN_2_52AA		
#define R1B_RX_SCOREBOARD_LEN_2_52AA_M		
#define R1B_RX_SCOREBOARD_LEN_3_52AA		
#define R1B_RX_SCOREBOARD_LEN_3_52AA_M		
#define R1B_RX_SUICIDE_OPT_52AA		
#define R1B_RX_SUICIDE_OPT_52AA_M		
#define R1B_RX_AIR_DELAY_BCC_52AA		
#define R1B_RX_AIR_DELAY_BCC_52AA_M		
#define R1B_RX_IDLE_HANG_LEN_52AA		
#define R1B_RX_IDLE_HANG_LEN_52AA_M		
#define R1B_RX_SYNC_RST_LEN_52AA		
#define R1B_RX_SYNC_RST_LEN_52AA_M		
#define R1B_RX_CCA_RST_LEN_52AA		
#define R1B_RX_CCA_RST_LEN_52AA_M		
#define R1B_RX_RPL_OFST_52AA		
#define R1B_RX_RPL_OFST_52AA_M		
#define R1B_RX_RPL_BW_OFST_52AA		
#define R1B_RX_RPL_BW_OFST_52AA_M		
#define R1B_RX_AGC_CCA_ILLEGAL_EN_52AA		
#define R1B_RX_AGC_CCA_ILLEGAL_EN_52AA_M		
#define R1B_RX_AGC_CCA_ILLEGAL_ST_1_52AA		
#define R1B_RX_AGC_CCA_ILLEGAL_ST_1_52AA_M		
#define R1B_RX_AGC_CCA_ILLEGAL_ST_2_52AA		
#define R1B_RX_AGC_CCA_ILLEGAL_ST_2_52AA_M		
#define R1B_RX_AGC_CCA_ILLEGAL_ST_3_52AA		
#define R1B_RX_AGC_CCA_ILLEGAL_ST_3_52AA_M		
#define R1B_RX_AGC_CCA_ILLEGAL_ST_4_52AA		
#define R1B_RX_AGC_CCA_ILLEGAL_ST_4_52AA_M		
#define R1B_RX_POP_MASK_SRC_OPT_52AA		
#define R1B_RX_POP_MASK_SRC_OPT_52AA_M		
#define R1B_RX_FAGCRDY_FIX_OFF_52AA		
#define R1B_RX_FAGCRDY_FIX_OFF_52AA_M		
#define R1B_RX_SCO_BC_SYNC_MODE_TH_52AA		0x78B0
#define R1B_RX_SCO_BC_SYNC_MODE_TH_52AA_M	0x7FFFF	
#define R1B_RX_SCO_FPGA_DOWNRATE4_52AA		
#define R1B_RX_SCO_FPGA_DOWNRATE4_52AA_M		
#define R1B_RX_SCO_CCK_SYNC_MODE_TH_52AA		0x78B4
#define R1B_RX_SCO_CCK_SYNC_MODE_TH_52AA_M		0x7FFFF
#define HOLD_LDPC_MIN_TIME_52AA		
#define HOLD_LDPC_MIN_TIME_52AA_M		
#define HOLD_LDPC_MIN_TIME_EN_52AA		
#define HOLD_LDPC_MIN_TIME_EN_52AA_M		
#define RXVB_OFF_PKT_END_52AA		
#define RXVB_OFF_PKT_END_52AA_M		
#define LDPC_LBK_MODE_52AA		
#define LDPC_LBK_MODE_52AA_M		
#define RX_PHY_ST_DELAY_52AA		
#define RX_PHY_ST_DELAY_52AA_M		
#define HE_TB_PLCP_BYPASS_I_52AA		
#define HE_TB_PLCP_BYPASS_I_52AA_M		
#define LDPC_0_CLOCK_EN_52AA		
#define LDPC_0_CLOCK_EN_52AA_M		
#define LDPC_1_CLOCK_EN_52AA		
#define LDPC_1_CLOCK_EN_52AA_M		
#define DIS_NEW_REPT_ERROR_FIX_52AA		
#define DIS_NEW_REPT_ERROR_FIX_52AA_M		
#define USER_TXBF_TYPE_52AA		
#define USER_TXBF_TYPE_52AA_M		
#define DIS_TX_HE_RU26_FLAG_52AA		
#define DIS_TX_HE_RU26_FLAG_52AA_M		
#define TX_HE_RU26_ACTIVE_FLAG_52AA		
#define TX_HE_RU26_ACTIVE_FLAG_52AA_M		
#define PATH1_R_DAC_QINV_52AA		
#define PATH1_R_DAC_QINV_52AA_M		
#define PATH1_R_FIFO_CLR_ENB_52AA		
#define PATH1_R_FIFO_CLR_ENB_52AA_M		
#define PATH1_R_T2F_FREERUN_BUF_EN_52AA		
#define PATH1_R_T2F_FREERUN_BUF_EN_52AA_M		
#define PATH1_R_T2F_L1_LATE_EN_52AA		
#define PATH1_R_T2F_L1_LATE_EN_52AA_M		
#define PATH1_R_T2F_DCCL_BT_GNT_BEFORE_CCA_MODE_52AA		
#define PATH1_R_T2F_DCCL_BT_GNT_BEFORE_CCA_MODE_52AA_M		
#define PATH1_R_T2F_DCCL_FILT_EN_52AA		
#define PATH1_R_T2F_DCCL_FILT_EN_52AA_M		
#define PATH1_R_BT_GNT_RXTD_LATCH_EN_52AA		
#define PATH1_R_BT_GNT_RXTD_LATCH_EN_52AA_M		
#define PATH1_R_TD_CLK_GCK_EN_52AA		
#define PATH1_R_TD_CLK_GCK_EN_52AA_M		
#define PATH1_R_1RCCA_CLK_GCK_ON_52AA		
#define PATH1_R_1RCCA_CLK_GCK_ON_52AA_M		
#define PATH1_R_SYNC_RST_EN_TD_PATH_52AA		
#define PATH1_R_SYNC_RST_EN_TD_PATH_52AA_M		
#define PATH1_R_SYNC_RST_EN_FFT_52AA		
#define PATH1_R_SYNC_RST_EN_FFT_52AA_M		
#define PATH1_R_SYNC_RST_EN_TXBUF_52AA		
#define PATH1_R_SYNC_RST_EN_TXBUF_52AA_M		
#define PATH1_R_SYNC_RST_EN_RXBUF_52AA		
#define PATH1_R_SYNC_RST_EN_RXBUF_52AA_M		
#define PATH1_R_SYNC_RST_EN_DCCL_52AA		
#define PATH1_R_SYNC_RST_EN_DCCL_52AA_M		
#define PATH1_R_SYNC_RST_EN_T2F_52AA		
#define PATH1_R_SYNC_RST_EN_T2F_52AA_M		
#define PATH1_R_SYNC_RST_EN_RXFIR_COMP_52AA		
#define PATH1_R_SYNC_RST_EN_RXFIR_COMP_52AA_M		
#define PATH1_R_DCCL_CFO_TH_EN_52AA		
#define PATH1_R_DCCL_CFO_TH_EN_52AA_M		
#define PATH1_R_TX_STO_TRIG_SELECT_52AA		
#define PATH1_R_TX_STO_TRIG_SELECT_52AA_M		
#define PATH1_R_TX_STO_FIRST_PE_SELECT_52AA		
#define PATH1_R_TX_STO_FIRST_PE_SELECT_52AA_M		
#define PATH1_R_TX_STO_INT_PART_BP_TARGET1_52AA		
#define PATH1_R_TX_STO_INT_PART_BP_TARGET1_52AA_M		
#define PATH1_R_TX_STO_INT_PART_BP_TARGET2_52AA		
#define PATH1_R_TX_STO_INT_PART_BP_TARGET2_52AA_M		
#define PATH1_R_TX_STO_INT_PART_BP_TARGET3_52AA		
#define PATH1_R_TX_STO_INT_PART_BP_TARGET3_52AA_M		
#define PATH1_R_TX_STO_INT_PART_BP_TARGET4_52AA		
#define PATH1_R_TX_STO_INT_PART_BP_TARGET4_52AA_M		
#define PATH1_R_TX_STO_INT_PART_BP_TARGET5_52AA		
#define PATH1_R_TX_STO_INT_PART_BP_TARGET5_52AA_M		
#define PATH1_R_TX_STO_INT_PART_BP_TARGET6_52AA		
#define PATH1_R_TX_STO_INT_PART_BP_TARGET6_52AA_M		
#define PATH1_R_TX_STO_INT_PART_BP_TARGET7_52AA		
#define PATH1_R_TX_STO_INT_PART_BP_TARGET7_52AA_M		
#define PATH1_R_TX_STO_INT_PART_BP_TARGET8_52AA		
#define PATH1_R_TX_STO_INT_PART_BP_TARGET8_52AA_M		
#define PATH1_R_TX_STO_INT1_BYPASS_MODE_52AA		
#define PATH1_R_TX_STO_INT1_BYPASS_MODE_52AA_M		
#define PATH1_R_TX_STO_INT1_BYPASS_ALWAYS_HIGH_52AA		
#define PATH1_R_TX_STO_INT1_BYPASS_ALWAYS_HIGH_52AA_M		
#define PATH1_R_STO_INT_SEL_52AA		
#define PATH1_R_STO_INT_SEL_52AA_M		
#define PATH1_R_TX_STO_INT_PART_BP_TARGET_STOP_52AA		
#define PATH1_R_TX_STO_INT_PART_BP_TARGET_STOP_52AA_M		
#define PATH1_R_ANAPAR_ST1P5_SEL_52AA		
#define PATH1_R_ANAPAR_ST1P5_SEL_52AA_M		
#define PATH1_R_ANAPAR_ST3P5_SEL_52AA		
#define PATH1_R_ANAPAR_ST3P5_SEL_52AA_M		
#define PATH1_R_ANAPAR_DIS_TSSI_DCK_ST_52AA		
#define PATH1_R_ANAPAR_DIS_TSSI_DCK_ST_52AA_M		
#define PATH1_R_RFMODE_RSTB_EQ0_EN_52AA		
#define PATH1_R_RFMODE_RSTB_EQ0_EN_52AA_M		
#define PATH1_R_PW_RSTB_EQ0_EN_52AA		
#define PATH1_R_PW_RSTB_EQ0_EN_52AA_M		
#define PATH1_R_RSTB_EQ0_EN_52AA		
#define PATH1_R_RSTB_EQ0_EN_52AA_M		
#define PATH1_R_RFMODE_RSTB_EQ0_52AA		
#define PATH1_R_RFMODE_RSTB_EQ0_52AA_M		
#define PATH1_R_PW_RSTB_EQ0_52AA		
#define PATH1_R_PW_RSTB_EQ0_52AA_M		
#define PATH1_R_RSTB_EQ0_52AA		
#define PATH1_R_RSTB_EQ0_52AA_M		
#define PATH1_R_ANAPAR_RST_SEL_52AA		
#define PATH1_R_ANAPAR_RST_SEL_52AA_M		
#define PATH1_R_ANAPAR_RST_TX_SEL_52AA		
#define PATH1_R_ANAPAR_RST_TX_SEL_52AA_M		
#define PATH1_R_ANAPAR_CTSDM_131_128__52AA		
#define PATH1_R_ANAPAR_CTSDM_131_128__52AA_M		
#define PATH1_R_TXCK_FORCE_VAL_52AA		
#define PATH1_R_TXCK_FORCE_VAL_52AA_M		
#define PATH1_R_TXCK_FORCE_ON_52AA		
#define PATH1_R_TXCK_FORCE_ON_52AA_M		
#define PATH1_R_RXCK_FORCE_VAL_52AA		
#define PATH1_R_RXCK_FORCE_VAL_52AA_M		
#define PATH1_R_RXCK_FORCE_ON_52AA		
#define PATH1_R_RXCK_FORCE_ON_52AA_M		
#define PATH1_R_RXCK_RFBW0_52AA		
#define PATH1_R_RXCK_RFBW0_52AA_M		
#define PATH1_R_RXCK_RFBW1_52AA		
#define PATH1_R_RXCK_RFBW1_52AA_M		
#define PATH1_R_RXCK_RFBW2_52AA		
#define PATH1_R_RXCK_RFBW2_52AA_M		
#define PATH1_R_RXCK_RFBW3_52AA		
#define PATH1_R_RXCK_RFBW3_52AA_M		
#define PATH1_R_RXCK_RFBW4_52AA		
#define PATH1_R_RXCK_RFBW4_52AA_M		
#define PATH1_R_RXCK_RFBW5_52AA		
#define PATH1_R_RXCK_RFBW5_52AA_M		
#define PATH1_R_RXCK_RFBW6_52AA		
#define PATH1_R_RXCK_RFBW6_52AA_M		
#define PATH1_R_TXCK_RFBW0_52AA		
#define PATH1_R_TXCK_RFBW0_52AA_M		
#define PATH1_R_TXCK_RFBW1_52AA		
#define PATH1_R_TXCK_RFBW1_52AA_M		
#define PATH1_R_TXCK_RFBW2_52AA		
#define PATH1_R_TXCK_RFBW2_52AA_M		
#define PATH1_R_TXCK_RFBW3_52AA		
#define PATH1_R_TXCK_RFBW3_52AA_M		
#define PATH1_R_TXCK_RFBW4_52AA		
#define PATH1_R_TXCK_RFBW4_52AA_M		
#define PATH1_R_TXCK_RFBW5_52AA		
#define PATH1_R_TXCK_RFBW5_52AA_M		
#define PATH1_R_TXCK_RFBW6_52AA		
#define PATH1_R_TXCK_RFBW6_52AA_M		
#define PATH1_R_EN_RXCK_TX_52AA		
#define PATH1_R_EN_RXCK_TX_52AA_M		
#define PATH1_R_RXCK_TX_52AA		
#define PATH1_R_RXCK_TX_52AA_M		
#define PATH1_R_RXCK_TX_FTM_52AA		
#define PATH1_R_RXCK_TX_FTM_52AA_M		
#define PATH1_R_CLK_RFC_GCK_EN_52AA		
#define PATH1_R_CLK_RFC_GCK_EN_52AA_M		
#define PATH1_R_RF0_GEN_DBG_SEL_52AA		
#define PATH1_R_RF0_GEN_DBG_SEL_52AA_M		
#define PATH1_R_RFMODE_GNT_WL_DIS_TX_OPT_52AA		
#define PATH1_R_RFMODE_GNT_WL_DIS_TX_OPT_52AA_M		
#define PATH1_R_RFAFE_PWSAV_EN_52AA		
#define PATH1_R_RFAFE_PWSAV_EN_52AA_M		
#define PATH1_R_RFMODE_ORI_RXB_OFF_52AA		
#define PATH1_R_RFMODE_ORI_RXB_OFF_52AA_M		
#define PATH1_R_RFMODE_ORI_RXB_LOWPW_52AA		
#define PATH1_R_RFMODE_ORI_RXB_LOWPW_52AA_M		
#define PATH1_R_RFMODE_FTM_RXB_OFF_52AA		
#define PATH1_R_RFMODE_FTM_RXB_OFF_52AA_M		
#define PATH1_R_RFMODE_FTM_RXB_LOWPW_52AA		
#define PATH1_R_RFMODE_FTM_RXB_LOWPW_52AA_M		
#define PATH1_R_RSTB_3WIRE_52AA		
#define PATH1_R_RSTB_3WIRE_52AA_M		
#define PATH1_R_EN_NRBW_AT_TX_52AA		
#define PATH1_R_EN_NRBW_AT_TX_52AA_M		
#define PATH1_R_RFMODE_ORI_TX_52AA		0x4DAC
#define PATH1_R_RFMODE_ORI_TX_52AA_M		0xF0
#define PATH1_R_RFMODE_ORI_TX_TXOFF_52AA	0x4DAC	
#define PATH1_R_RFMODE_ORI_TX_TXOFF_52AA_M	0xF00	
#define PATH1_R_RFMODE_ORI_RX_OFDM_CCA_52AA	0x4DAC	
#define PATH1_R_RFMODE_ORI_RX_OFDM_CCA_52AA_M	0xF000	
#define PATH1_R_RFMODE_ORI_RX_CCK_CCA_52AA	0x4DAC	
#define PATH1_R_RFMODE_ORI_RX_CCK_CCA_52AA_M	0xF0000	
#define PATH1_R_RFMODE_ORI_RX_IDLE_52AA		0x4DAC
#define PATH1_R_RFMODE_ORI_RX_IDLE_52AA_M	0xF00000	
#define PATH1_R_RFMODE_FTM_TX_52AA		0x4DAC
#define PATH1_R_RFMODE_FTM_TX_52AA_M		0xF000000
#define PATH1_R_RFMODE_FTM_TX_TXOFF_52AA	0x4DAC	
#define PATH1_R_RFMODE_FTM_TX_TXOFF_52AA_M	0xF0000000	
#define PATH1_R_RFMODE_FTM_RX_OFDM_CCA_52AA	0x4DB0	
#define PATH1_R_RFMODE_FTM_RX_OFDM_CCA_52AA_M	0xF	
#define PATH1_R_RFMODE_FTM_RX_CCK_CCA_52AA	0x4DB0	
#define PATH1_R_RFMODE_FTM_RX_CCK_CCA_52AA_M	0xF0	
#define PATH1_R_RFMODE_FTM_RX_IDLE_52AA		0x4DB0
#define PATH1_R_RFMODE_FTM_RX_IDLE_52AA_M	0xF00	
#define PATH1_R_RXB_IDX_AT_TX_52AA		
#define PATH1_R_RXB_IDX_AT_TX_52AA_M		
#define PATH1_R_TIA_IDX_AT_TX_52AA		
#define PATH1_R_TIA_IDX_AT_TX_52AA_M		
#define PATH1_R_LNA_IDX_AT_TX_52AA		
#define PATH1_R_LNA_IDX_AT_TX_52AA_M		
#define PATH1_R_TIA_EXT_BW_AT_TX_52AA		
#define PATH1_R_TIA_EXT_BW_AT_TX_52AA_M		
#define PATH1_R_SI_RADDR_52AA		
#define PATH1_R_SI_RADDR_52AA_M		
#define PATH1_R_RST_3WIRE_CONFLICT_CNT_52AA		
#define PATH1_R_RST_3WIRE_CONFLICT_CNT_52AA_M		
#define PATH1_R_SOFT3WIRE_DATA_52AA		
#define PATH1_R_SOFT3WIRE_DATA_52AA_M		
#define PATH1_R_TXAGC_AT_SLEEP_52AA		
#define PATH1_R_TXAGC_AT_SLEEP_52AA_M		
#define PATH1_R_RXB_IDX_AT_SLEEP_52AA		
#define PATH1_R_RXB_IDX_AT_SLEEP_52AA_M		
#define PATH1_R_TIA_IDX_AT_SLEEP_52AA		
#define PATH1_R_TIA_IDX_AT_SLEEP_52AA_M		
#define PATH1_R_LNA_IDX_AT_SLEEP_52AA		
#define PATH1_R_LNA_IDX_AT_SLEEP_52AA_M		
#define PATH1_R_TIA_EXT_BW_AT_SLEEP_52AA		
#define PATH1_R_TIA_EXT_BW_AT_SLEEP_52AA_M		
#define PATH1_R_EN_NRBW_AT_SLEEP_52AA		
#define PATH1_R_EN_NRBW_AT_SLEEP_52AA_M		
#define PATH1_R_RFMODE_AT_SLEEP_52AA		
#define PATH1_R_RFMODE_AT_SLEEP_52AA_M		
#define PATH1_R_TXAGC_BYPASS_52AA		
#define PATH1_R_TXAGC_BYPASS_52AA_M		
#define PATH1_R_RXB_BYPASS_52AA		
#define PATH1_R_RXB_BYPASS_52AA_M		
#define PATH1_R_TIA_BYPASS_52AA		
#define PATH1_R_TIA_BYPASS_52AA_M		
#define PATH1_R_LNA_BYPASS_52AA		
#define PATH1_R_LNA_BYPASS_52AA_M		
#define PATH1_R_TIA_EXT_BYPASS_52AA		
#define PATH1_R_TIA_EXT_BYPASS_52AA_M		
#define PATH1_R_EN_NRBW_BYPASS_52AA		
#define PATH1_R_EN_NRBW_BYPASS_52AA_M		
#define PATH1_R_RFREG_DIS_GATING_52AA		
#define PATH1_R_RFREG_DIS_GATING_52AA_M		
#define PATH1_R_RSTB_ANAPAR_52AA		
#define PATH1_R_RSTB_ANAPAR_52AA_M		
#define PATH1_R_ANAPAR_SEL_OPT_52AA		
#define PATH1_R_ANAPAR_SEL_OPT_52AA_M		
#define PATH1_R_ANAPAR_DBG_MODE_52AA		
#define PATH1_R_ANAPAR_DBG_MODE_52AA_M		
#define PATH1_R_ANAPAR_DIS_GATING_52AA		
#define PATH1_R_ANAPAR_DIS_GATING_52AA_M		
#define PATH1_R_ANAPAR_ST0_SEL_52AA		
#define PATH1_R_ANAPAR_ST0_SEL_52AA_M		
#define PATH1_R_ANAPAR_ST1_SEL_52AA		
#define PATH1_R_ANAPAR_ST1_SEL_52AA_M		
#define PATH1_R_ANAPAR_ST2_SEL_52AA		
#define PATH1_R_ANAPAR_ST2_SEL_52AA_M		
#define PATH1_R_ANAPAR_ST3_SEL_52AA		
#define PATH1_R_ANAPAR_ST3_SEL_52AA_M		
#define PATH1_R_ANAPAR_ST4_SEL_52AA		
#define PATH1_R_ANAPAR_ST4_SEL_52AA_M		
#define PATH1_R_ANAPAR_ST5_SEL_52AA		
#define PATH1_R_ANAPAR_ST5_SEL_52AA_M		
#define PATH1_R_ANAPAR_ST6_SEL_52AA		
#define PATH1_R_ANAPAR_ST6_SEL_52AA_M		
#define PATH1_R_ANAPAR_ST7_SEL_52AA		
#define PATH1_R_ANAPAR_ST7_SEL_52AA_M		
#define PATH1_R_ANAPAR_ST8_SEL_52AA		
#define PATH1_R_ANAPAR_ST8_SEL_52AA_M		
#define PATH1_R_ANAPAR_ST9_SEL_52AA		
#define PATH1_R_ANAPAR_ST9_SEL_52AA_M		
#define PATH1_R_ANAPAR_ST10_SEL_52AA		
#define PATH1_R_ANAPAR_ST10_SEL_52AA_M		
#define PATH1_R_ANAPAR_ST11_SEL_52AA		
#define PATH1_R_ANAPAR_ST11_SEL_52AA_M		
#define PATH1_R_ANAPAR_ST12_SEL_52AA		
#define PATH1_R_ANAPAR_ST12_SEL_52AA_M		
#define PATH1_R_ANAPAR_ST13_SEL_52AA		
#define PATH1_R_ANAPAR_ST13_SEL_52AA_M		
#define PATH1_R_ANAPAR_ST14_SEL_52AA		
#define PATH1_R_ANAPAR_ST14_SEL_52AA_M		
#define PATH1_R_ANAPAR_ST15_SEL_52AA		
#define PATH1_R_ANAPAR_ST15_SEL_52AA_M		
#define PATH1_R_ANAPAR_ST16_SEL_52AA		
#define PATH1_R_ANAPAR_ST16_SEL_52AA_M		
#define PATH1_R_ANAPAR_ST17_SEL_52AA		
#define PATH1_R_ANAPAR_ST17_SEL_52AA_M		
#define PATH1_R_ANAPAR_ST18_SEL_52AA		
#define PATH1_R_ANAPAR_ST18_SEL_52AA_M		
#define PATH1_R_ANAPAR_ST19_SEL_52AA		
#define PATH1_R_ANAPAR_ST19_SEL_52AA_M		
#define PATH1_R_ANAPAR_ST20_SEL_52AA		
#define PATH1_R_ANAPAR_ST20_SEL_52AA_M		
#define PATH1_R_ANAPAR_ST21_SEL_52AA		
#define PATH1_R_ANAPAR_ST21_SEL_52AA_M		
#define PATH1_R_ANAPAR_ST22_SEL_52AA		
#define PATH1_R_ANAPAR_ST22_SEL_52AA_M		
#define PATH1_R_ANAPAR_ST23_SEL_52AA		
#define PATH1_R_ANAPAR_ST23_SEL_52AA_M		
#define PATH1_R_ANAPAR_ST24_SEL_52AA		
#define PATH1_R_ANAPAR_ST24_SEL_52AA_M		
#define PATH1_R_ANAPAR_ST25_SEL_52AA		
#define PATH1_R_ANAPAR_ST25_SEL_52AA_M		
#define PATH1_R_ANAPAR_ST26_SEL_52AA		
#define PATH1_R_ANAPAR_ST26_SEL_52AA_M		
#define PATH1_R_ANAPAR_ST27_SEL_52AA		
#define PATH1_R_ANAPAR_ST27_SEL_52AA_M		
#define PATH1_R_ANAPAR_ST28_SEL_52AA		
#define PATH1_R_ANAPAR_ST28_SEL_52AA_M		
#define PATH1_R_ANAPAR_ST29_SEL_52AA		
#define PATH1_R_ANAPAR_ST29_SEL_52AA_M		
#define PATH1_R_ANAPAR_ST30_SEL_52AA		
#define PATH1_R_ANAPAR_ST30_SEL_52AA_M		
#define PATH1_R_ANAPAR_ST31_SEL_52AA		
#define PATH1_R_ANAPAR_ST31_SEL_52AA_M		
#define PATH1_R_ANAPAR_CTSDM_31_0__52AA		
#define PATH1_R_ANAPAR_CTSDM_31_0__52AA_M		
#define PATH1_R_ANAPAR_CTSDM_63_32__52AA		0x4dd0
#define PATH1_R_ANAPAR_CTSDM_63_32__52AA_M		0xffffffff
#define PATH1_R_ANAPAR_CTSDM_95_64__52AA		
#define PATH1_R_ANAPAR_CTSDM_95_64__52AA_M		
#define PATH1_R_ANAPAR_CTSDM_127_96__52AA		
#define PATH1_R_ANAPAR_CTSDM_127_96__52AA_M		
#define PATH1_R_ANAPAR_31_0__52AA		
#define PATH1_R_ANAPAR_31_0__52AA_M		
#define PATH1_R_ANAPAR_63_32__52AA		
#define PATH1_R_ANAPAR_63_32__52AA_M		
#define PATH1_R_ANAPAR_95_64__52AA		
#define PATH1_R_ANAPAR_95_64__52AA_M		
#define PATH1_R_ANAPAR_127_96__52AA		
#define PATH1_R_ANAPAR_127_96__52AA_M		
#define PATH1_R_ANAPAR_143_128__52AA		0x4dec
#define PATH1_R_ANAPAR_143_128__52AA_M		0xffff
#define PATH1_R_ANAPAR_LBK_15_0__52AA		
#define PATH1_R_ANAPAR_LBK_15_0__52AA_M		
#define PATH1_R_ANAPAR_LBK_47_16__52AA		
#define PATH1_R_ANAPAR_LBK_47_16__52AA_M		
#define PATH1_R_ANAPAR_LBK_79_48__52AA		
#define PATH1_R_ANAPAR_LBK_79_48__52AA_M		
#define PATH1_R_ANAPAR_LBK_111_80__52AA		
#define PATH1_R_ANAPAR_LBK_111_80__52AA_M		
#define PATH1_R_ANAPAR_LBK_143_112__52AA		
#define PATH1_R_ANAPAR_LBK_143_112__52AA_M		
#define PATH1_AFE_ANAPAR_CTSDM_OUT_I_52AA		
#define PATH1_AFE_ANAPAR_CTSDM_OUT_I_52AA_M		
#define PATH1_RO_SI_R_DATA_P_52AA		
#define PATH1_RO_SI_R_DATA_P_52AA_M		
#define PATH1_AGC_RPT_PATH_RPT_RPT_IDX_PRE_52AA		
#define PATH1_AGC_RPT_PATH_RPT_RPT_IDX_PRE_52AA_M		
#define PATH1_AGC_RPT_PATH_RPT_IBPWDBM_PRE_52AA		
#define PATH1_AGC_RPT_PATH_RPT_IBPWDBM_PRE_52AA_M		
#define PATH1_AGC_RPT_PATH_RPT_WBPWDBM_PRE_52AA		
#define PATH1_AGC_RPT_PATH_RPT_WBPWDBM_PRE_52AA_M		
#define PATH1_AGC_RPT_PATH_RPT_PREITER_52AA		
#define PATH1_AGC_RPT_PATH_RPT_PREITER_52AA_M		
#define PATH1_AGC_RPT_PATH_RPT_RFGAIN_PRE_52AA		
#define PATH1_AGC_RPT_PATH_RPT_RFGAIN_PRE_52AA_M		
#define PATH1_AGC_RPT_PATH_RPT_RSSI_PRE_52AA		
#define PATH1_AGC_RPT_PATH_RPT_RSSI_PRE_52AA_M		
#define PATH1_AGC_RPT_PATH_RPT_RPT_IDX_LGY_52AA		
#define PATH1_AGC_RPT_PATH_RPT_RPT_IDX_LGY_52AA_M		
#define PATH1_AGC_RPT_PATH_RPT_IBPWDBM_LGY_52AA		
#define PATH1_AGC_RPT_PATH_RPT_IBPWDBM_LGY_52AA_M		
#define PATH1_AGC_RPT_PATH_RPT_WBPWDBM_LGY_52AA		
#define PATH1_AGC_RPT_PATH_RPT_WBPWDBM_LGY_52AA_M		
#define PATH1_AGC_RPT_PATH_RPT_FINITER_52AA		
#define PATH1_AGC_RPT_PATH_RPT_FINITER_52AA_M		
#define PATH1_AGC_RPT_PATH_RPT_RFGAIN_LGY_52AA		
#define PATH1_AGC_RPT_PATH_RPT_RFGAIN_LGY_52AA_M		
#define PATH1_AGC_RPT_PATH_RPT_RSSI_LGY_52AA		
#define PATH1_AGC_RPT_PATH_RPT_RSSI_LGY_52AA_M		
#define PATH1_AGC_RPT_PATH_RPT_RPT_IDX_HT_52AA		
#define PATH1_AGC_RPT_PATH_RPT_RPT_IDX_HT_52AA_M		
#define PATH1_AGC_RPT_PATH_RPT_IBPWDBM_HT_52AA		
#define PATH1_AGC_RPT_PATH_RPT_IBPWDBM_HT_52AA_M		
#define PATH1_AGC_RPT_PATH_RPT_WBPWDBM_HT_52AA		
#define PATH1_AGC_RPT_PATH_RPT_WBPWDBM_HT_52AA_M		
#define PATH1_AGC_RPT_PATH_RPT_RFGAIN_HT_52AA		
#define PATH1_AGC_RPT_PATH_RPT_RFGAIN_HT_52AA_M		
#define PATH1_AGC_RPT_PATH_RPT_RSSI_HT_52AA		
#define PATH1_AGC_RPT_PATH_RPT_RSSI_HT_52AA_M		
#define PATH1_AGC_RPT_PATH_RECTIMER_FINAGC_52AA		
#define PATH1_AGC_RPT_PATH_RECTIMER_FINAGC_52AA_M		
#define PATH1_AGC_RPT_PATH_RECTIMER_CCA_52AA		
#define PATH1_AGC_RPT_PATH_RECTIMER_CCA_52AA_M		
#define PATH1_AGC_RPT_PATH_RECTIMER_PREAGC_52AA		
#define PATH1_AGC_RPT_PATH_RECTIMER_PREAGC_52AA_M		
#define PATH1_TD_RW_TXOV_RPT_PATH_OV_TX_ALL_52AA		
#define PATH1_TD_RW_TXOV_RPT_PATH_OV_TX_ALL_52AA_M		
#define PATH1_TD_RW_TXOV_RPT_PATH_OV_TX_L_STF_52AA		
#define PATH1_TD_RW_TXOV_RPT_PATH_OV_TX_L_STF_52AA_M		
#define PATH1_TD_RW_TXOV_RPT_PATH_OV_TX_FFT_52AA		
#define PATH1_TD_RW_TXOV_RPT_PATH_OV_TX_FFT_52AA_M		
#define PATH1_TD_RW_TXOV_RPT_PATH_OV_TX_PW_NORM_52AA		
#define PATH1_TD_RW_TXOV_RPT_PATH_OV_TX_PW_NORM_52AA_M		
#define PATH1_TD_RW_TXOV_RPT_PATH_OV_TX_WIN_52AA		
#define PATH1_TD_RW_TXOV_RPT_PATH_OV_TX_WIN_52AA_M		
#define PATH1_TD_RW_TXOV_RPT_PATH_OV_TX_GAIN_52AA		
#define PATH1_TD_RW_TXOV_RPT_PATH_OV_TX_GAIN_52AA_M		
#define PATH1_TD_RW_TXOV_RPT_PATH_OV_TX_CFO_52AA		
#define PATH1_TD_RW_TXOV_RPT_PATH_OV_TX_CFO_52AA_M		
#define PATH1_TD_RW_TXOV_RPT_PATH_OV_TX_DFIR_52AA		
#define PATH1_TD_RW_TXOV_RPT_PATH_OV_TX_DFIR_52AA_M		
#define PATH1_TD_RW_TXOV_RPT_PATH_OV_TX_IMFIR1_52AA		
#define PATH1_TD_RW_TXOV_RPT_PATH_OV_TX_IMFIR1_52AA_M		
#define PATH1_TD_RW_TXOV_RPT_PATH_OV_TX_IFMOD_52AA		
#define PATH1_TD_RW_TXOV_RPT_PATH_OV_TX_IFMOD_52AA_M		
#define PATH1_TD_RW_TXOV_RPT_PATH_OV_TX_B_IFMOD_52AA		
#define PATH1_TD_RW_TXOV_RPT_PATH_OV_TX_B_IFMOD_52AA_M		
#define PATH1_TD_RW_TXOV_RPT_PATH_OV_TX_IMFIR2_52AA		
#define PATH1_TD_RW_TXOV_RPT_PATH_OV_TX_IMFIR2_52AA_M		
#define TX_ACC_EN_52AA		
#define TX_ACC_EN_52AA_M		
#define BWD_SNR_THD_1_52AA		
#define BWD_SNR_THD_1_52AA_M		
#define BWD_SNR_THD_2_52AA		
#define BWD_SNR_THD_2_52AA_M		
#define BWD_SNR_THD_3_52AA		
#define BWD_SNR_THD_3_52AA_M		
#define BWD_SEL_CONSERVE_EN_52AA		
#define BWD_SEL_CONSERVE_EN_52AA_M		
#define DATA_BW_FLAG_S0_52AA		
#define DATA_BW_FLAG_S0_52AA_M		
#define BWD_SNR_THD_4_52AA		
#define BWD_SNR_THD_4_52AA_M		
#define BWD_THD_1_52AA		
#define BWD_THD_1_52AA_M		
#define BWD_THD_2_52AA		
#define BWD_THD_2_52AA_M		
#define DATA_BW_FLAG_S1_52AA		
#define DATA_BW_FLAG_S1_52AA_M		
#define DATA_BW_FLAG_S2_52AA		
#define DATA_BW_FLAG_S2_52AA_M		
#define BWD_THD_3_52AA		
#define BWD_THD_3_52AA_M		
#define BWD_THD_4_52AA		
#define BWD_THD_4_52AA_M		
#define BWD_THD_5_52AA		
#define BWD_THD_5_52AA_M		
#define DATA_BW_FLAG_S3_52AA		
#define DATA_BW_FLAG_S3_52AA_M		
#define MANUAL_DATA_BW_EN_52AA		
#define MANUAL_DATA_BW_EN_52AA_M		
#define BWD_RESERVED_1_52AA		
#define BWD_RESERVED_1_52AA_M		
#define BWD_RESERVED_2_52AA		
#define BWD_RESERVED_2_52AA_M		
#define BWD_RESERVED_3_52AA		
#define BWD_RESERVED_3_52AA_M		
#define BWD_RESERVED_4_52AA		
#define BWD_RESERVED_4_52AA_M		
#define BWD_RESERVED_5_52AA		
#define BWD_RESERVED_5_52AA_M		
#define BWD_RESERVED_6_52AA		
#define BWD_RESERVED_6_52AA_M		
#define NOISE_SCAL_FCTR_5TAP_1X_TAU0_SNR0_52AA		
#define NOISE_SCAL_FCTR_5TAP_1X_TAU0_SNR0_52AA_M		
#define NOISE_SCAL_FCTR_5TAP_1X_TAU0_SNR1_52AA		
#define NOISE_SCAL_FCTR_5TAP_1X_TAU0_SNR1_52AA_M		
#define NOISE_SCAL_FCTR_5TAP_1X_TAU0_SNR2_52AA		
#define NOISE_SCAL_FCTR_5TAP_1X_TAU0_SNR2_52AA_M		
#define NOISE_SCAL_FCTR_5TAP_1X_TAU0_SNR3_52AA		
#define NOISE_SCAL_FCTR_5TAP_1X_TAU0_SNR3_52AA_M		
#define NOISE_SCAL_FCTR_5TAP_1X_TAU0_SNR4_52AA		
#define NOISE_SCAL_FCTR_5TAP_1X_TAU0_SNR4_52AA_M		
#define NOISE_SCAL_FCTR_5TAP_1X_TAU0_SNR5_52AA		
#define NOISE_SCAL_FCTR_5TAP_1X_TAU0_SNR5_52AA_M		
#define NOISE_SCAL_FCTR_5TAP_1X_TAU1_SNR0_52AA		
#define NOISE_SCAL_FCTR_5TAP_1X_TAU1_SNR0_52AA_M		
#define NOISE_SCAL_FCTR_5TAP_1X_TAU1_SNR1_52AA		
#define NOISE_SCAL_FCTR_5TAP_1X_TAU1_SNR1_52AA_M		
#define NOISE_SCAL_FCTR_5TAP_1X_TAU1_SNR2_52AA		
#define NOISE_SCAL_FCTR_5TAP_1X_TAU1_SNR2_52AA_M		
#define NOISE_SCAL_FCTR_5TAP_1X_TAU1_SNR3_52AA		
#define NOISE_SCAL_FCTR_5TAP_1X_TAU1_SNR3_52AA_M		
#define NOISE_SCAL_FCTR_5TAP_1X_TAU1_SNR4_52AA		
#define NOISE_SCAL_FCTR_5TAP_1X_TAU1_SNR4_52AA_M		
#define NOISE_SCAL_FCTR_5TAP_1X_TAU1_SNR5_52AA		
#define NOISE_SCAL_FCTR_5TAP_1X_TAU1_SNR5_52AA_M		
#define NOISE_SCAL_FCTR_5TAP_1X_TAU2_SNR0_52AA		
#define NOISE_SCAL_FCTR_5TAP_1X_TAU2_SNR0_52AA_M		
#define NOISE_SCAL_FCTR_5TAP_1X_TAU2_SNR1_52AA		
#define NOISE_SCAL_FCTR_5TAP_1X_TAU2_SNR1_52AA_M		
#define NOISE_SCAL_FCTR_5TAP_1X_TAU2_SNR2_52AA		
#define NOISE_SCAL_FCTR_5TAP_1X_TAU2_SNR2_52AA_M		
#define NOISE_SCAL_FCTR_5TAP_1X_TAU2_SNR3_52AA		
#define NOISE_SCAL_FCTR_5TAP_1X_TAU2_SNR3_52AA_M		
#define NOISE_SCAL_FCTR_5TAP_1X_TAU2_SNR4_52AA		
#define NOISE_SCAL_FCTR_5TAP_1X_TAU2_SNR4_52AA_M		
#define NOISE_SCAL_FCTR_5TAP_1X_TAU2_SNR5_52AA		
#define NOISE_SCAL_FCTR_5TAP_1X_TAU2_SNR5_52AA_M		
#define NOISE_SCAL_FCTR_5TAP_1X_TAU3_SNR0_52AA		
#define NOISE_SCAL_FCTR_5TAP_1X_TAU3_SNR0_52AA_M		
#define NOISE_SCAL_FCTR_5TAP_1X_TAU3_SNR1_52AA		
#define NOISE_SCAL_FCTR_5TAP_1X_TAU3_SNR1_52AA_M		
#define NOISE_SCAL_FCTR_5TAP_1X_TAU3_SNR2_52AA		
#define NOISE_SCAL_FCTR_5TAP_1X_TAU3_SNR2_52AA_M		
#define NOISE_SCAL_FCTR_5TAP_1X_TAU3_SNR3_52AA		
#define NOISE_SCAL_FCTR_5TAP_1X_TAU3_SNR3_52AA_M		
#define NOISE_SCAL_FCTR_5TAP_1X_TAU3_SNR4_52AA		
#define NOISE_SCAL_FCTR_5TAP_1X_TAU3_SNR4_52AA_M		
#define NOISE_SCAL_FCTR_5TAP_1X_TAU3_SNR5_52AA		
#define NOISE_SCAL_FCTR_5TAP_1X_TAU3_SNR5_52AA_M		
#define NOISE_SCAL_FCTR_5TAP_1X_TAU4_SNR0_52AA		
#define NOISE_SCAL_FCTR_5TAP_1X_TAU4_SNR0_52AA_M		
#define NOISE_SCAL_FCTR_5TAP_1X_TAU4_SNR1_52AA		
#define NOISE_SCAL_FCTR_5TAP_1X_TAU4_SNR1_52AA_M		
#define NOISE_SCAL_FCTR_5TAP_1X_TAU4_SNR2_52AA		
#define NOISE_SCAL_FCTR_5TAP_1X_TAU4_SNR2_52AA_M		
#define NOISE_SCAL_FCTR_5TAP_1X_TAU4_SNR3_52AA		
#define NOISE_SCAL_FCTR_5TAP_1X_TAU4_SNR3_52AA_M		
#define NOISE_SCAL_FCTR_5TAP_1X_TAU4_SNR4_52AA		
#define NOISE_SCAL_FCTR_5TAP_1X_TAU4_SNR4_52AA_M		
#define NOISE_SCAL_FCTR_5TAP_1X_TAU4_SNR5_52AA		
#define NOISE_SCAL_FCTR_5TAP_1X_TAU4_SNR5_52AA_M		
#define NOISE_SCAL_FCTR_5TAP_1X_TAU5_SNR0_52AA		
#define NOISE_SCAL_FCTR_5TAP_1X_TAU5_SNR0_52AA_M		
#define NOISE_SCAL_FCTR_5TAP_1X_TAU5_SNR1_52AA		
#define NOISE_SCAL_FCTR_5TAP_1X_TAU5_SNR1_52AA_M		
#define NOISE_SCAL_FCTR_5TAP_1X_TAU5_SNR2_52AA		
#define NOISE_SCAL_FCTR_5TAP_1X_TAU5_SNR2_52AA_M		
#define NOISE_SCAL_FCTR_5TAP_1X_TAU5_SNR3_52AA		
#define NOISE_SCAL_FCTR_5TAP_1X_TAU5_SNR3_52AA_M		
#define NOISE_SCAL_FCTR_5TAP_1X_TAU5_SNR4_52AA		
#define NOISE_SCAL_FCTR_5TAP_1X_TAU5_SNR4_52AA_M		
#define NOISE_SCAL_FCTR_5TAP_1X_TAU5_SNR5_52AA		
#define NOISE_SCAL_FCTR_5TAP_1X_TAU5_SNR5_52AA_M		
#define NOISE_SCAL_FCTR_5TAP_2X_TAU0_SNR0_52AA		
#define NOISE_SCAL_FCTR_5TAP_2X_TAU0_SNR0_52AA_M		
#define NOISE_SCAL_FCTR_5TAP_2X_TAU0_SNR1_52AA		
#define NOISE_SCAL_FCTR_5TAP_2X_TAU0_SNR1_52AA_M		
#define NOISE_SCAL_FCTR_5TAP_2X_TAU0_SNR2_52AA		
#define NOISE_SCAL_FCTR_5TAP_2X_TAU0_SNR2_52AA_M		
#define NOISE_SCAL_FCTR_5TAP_2X_TAU0_SNR3_52AA		
#define NOISE_SCAL_FCTR_5TAP_2X_TAU0_SNR3_52AA_M		
#define NOISE_SCAL_FCTR_5TAP_2X_TAU0_SNR4_52AA		
#define NOISE_SCAL_FCTR_5TAP_2X_TAU0_SNR4_52AA_M		
#define NOISE_SCAL_FCTR_5TAP_2X_TAU0_SNR5_52AA		
#define NOISE_SCAL_FCTR_5TAP_2X_TAU0_SNR5_52AA_M		
#define NOISE_SCAL_FCTR_5TAP_2X_TAU1_SNR0_52AA		
#define NOISE_SCAL_FCTR_5TAP_2X_TAU1_SNR0_52AA_M		
#define NOISE_SCAL_FCTR_5TAP_2X_TAU1_SNR1_52AA		
#define NOISE_SCAL_FCTR_5TAP_2X_TAU1_SNR1_52AA_M		
#define NOISE_SCAL_FCTR_5TAP_2X_TAU1_SNR2_52AA		
#define NOISE_SCAL_FCTR_5TAP_2X_TAU1_SNR2_52AA_M		
#define NOISE_SCAL_FCTR_5TAP_2X_TAU1_SNR3_52AA		
#define NOISE_SCAL_FCTR_5TAP_2X_TAU1_SNR3_52AA_M		
#define NOISE_SCAL_FCTR_5TAP_2X_TAU1_SNR4_52AA		
#define NOISE_SCAL_FCTR_5TAP_2X_TAU1_SNR4_52AA_M		
#define NOISE_SCAL_FCTR_5TAP_2X_TAU1_SNR5_52AA		
#define NOISE_SCAL_FCTR_5TAP_2X_TAU1_SNR5_52AA_M		
#define NOISE_SCAL_FCTR_5TAP_2X_TAU2_SNR0_52AA		
#define NOISE_SCAL_FCTR_5TAP_2X_TAU2_SNR0_52AA_M		
#define NOISE_SCAL_FCTR_5TAP_2X_TAU2_SNR1_52AA		
#define NOISE_SCAL_FCTR_5TAP_2X_TAU2_SNR1_52AA_M		
#define NOISE_SCAL_FCTR_5TAP_2X_TAU2_SNR2_52AA		
#define NOISE_SCAL_FCTR_5TAP_2X_TAU2_SNR2_52AA_M		
#define NOISE_SCAL_FCTR_5TAP_2X_TAU2_SNR3_52AA		
#define NOISE_SCAL_FCTR_5TAP_2X_TAU2_SNR3_52AA_M		
#define NOISE_SCAL_FCTR_5TAP_2X_TAU2_SNR4_52AA		
#define NOISE_SCAL_FCTR_5TAP_2X_TAU2_SNR4_52AA_M		
#define NOISE_SCAL_FCTR_5TAP_2X_TAU2_SNR5_52AA		
#define NOISE_SCAL_FCTR_5TAP_2X_TAU2_SNR5_52AA_M		
#define NOISE_SCAL_FCTR_5TAP_2X_TAU3_SNR0_52AA		
#define NOISE_SCAL_FCTR_5TAP_2X_TAU3_SNR0_52AA_M		
#define NOISE_SCAL_FCTR_5TAP_2X_TAU3_SNR1_52AA		
#define NOISE_SCAL_FCTR_5TAP_2X_TAU3_SNR1_52AA_M		
#define NOISE_SCAL_FCTR_5TAP_2X_TAU3_SNR2_52AA		
#define NOISE_SCAL_FCTR_5TAP_2X_TAU3_SNR2_52AA_M		
#define NOISE_SCAL_FCTR_5TAP_2X_TAU3_SNR3_52AA		
#define NOISE_SCAL_FCTR_5TAP_2X_TAU3_SNR3_52AA_M		
#define NOISE_SCAL_FCTR_5TAP_2X_TAU3_SNR4_52AA		
#define NOISE_SCAL_FCTR_5TAP_2X_TAU3_SNR4_52AA_M		
#define NOISE_SCAL_FCTR_5TAP_2X_TAU3_SNR5_52AA		
#define NOISE_SCAL_FCTR_5TAP_2X_TAU3_SNR5_52AA_M		
#define NOISE_SCAL_FCTR_5TAP_2X_TAU4_SNR0_52AA		
#define NOISE_SCAL_FCTR_5TAP_2X_TAU4_SNR0_52AA_M		
#define NOISE_SCAL_FCTR_5TAP_2X_TAU4_SNR1_52AA		
#define NOISE_SCAL_FCTR_5TAP_2X_TAU4_SNR1_52AA_M		
#define NOISE_SCAL_FCTR_5TAP_2X_TAU4_SNR2_52AA		
#define NOISE_SCAL_FCTR_5TAP_2X_TAU4_SNR2_52AA_M		
#define NOISE_SCAL_FCTR_5TAP_2X_TAU4_SNR3_52AA		
#define NOISE_SCAL_FCTR_5TAP_2X_TAU4_SNR3_52AA_M		
#define NOISE_SCAL_FCTR_5TAP_2X_TAU4_SNR4_52AA		
#define NOISE_SCAL_FCTR_5TAP_2X_TAU4_SNR4_52AA_M		
#define NOISE_SCAL_FCTR_5TAP_2X_TAU4_SNR5_52AA		
#define NOISE_SCAL_FCTR_5TAP_2X_TAU4_SNR5_52AA_M		
#define NOISE_SCAL_FCTR_5TAP_2X_TAU5_SNR0_52AA		
#define NOISE_SCAL_FCTR_5TAP_2X_TAU5_SNR0_52AA_M		
#define NOISE_SCAL_FCTR_5TAP_2X_TAU5_SNR1_52AA		
#define NOISE_SCAL_FCTR_5TAP_2X_TAU5_SNR1_52AA_M		
#define NOISE_SCAL_FCTR_5TAP_2X_TAU5_SNR2_52AA		
#define NOISE_SCAL_FCTR_5TAP_2X_TAU5_SNR2_52AA_M		
#define NOISE_SCAL_FCTR_5TAP_2X_TAU5_SNR3_52AA		
#define NOISE_SCAL_FCTR_5TAP_2X_TAU5_SNR3_52AA_M		
#define NOISE_SCAL_FCTR_5TAP_2X_TAU5_SNR4_52AA		
#define NOISE_SCAL_FCTR_5TAP_2X_TAU5_SNR4_52AA_M		
#define NOISE_SCAL_FCTR_5TAP_2X_TAU5_SNR5_52AA		
#define NOISE_SCAL_FCTR_5TAP_2X_TAU5_SNR5_52AA_M		
#define NOISE_SCAL_FCTR_5TAP_4X_TAU0_SNR0_52AA		
#define NOISE_SCAL_FCTR_5TAP_4X_TAU0_SNR0_52AA_M		
#define NOISE_SCAL_FCTR_5TAP_4X_TAU0_SNR1_52AA		
#define NOISE_SCAL_FCTR_5TAP_4X_TAU0_SNR1_52AA_M		
#define NOISE_SCAL_FCTR_5TAP_4X_TAU0_SNR2_52AA		
#define NOISE_SCAL_FCTR_5TAP_4X_TAU0_SNR2_52AA_M		
#define NOISE_SCAL_FCTR_5TAP_4X_TAU0_SNR3_52AA		
#define NOISE_SCAL_FCTR_5TAP_4X_TAU0_SNR3_52AA_M		
#define NOISE_SCAL_FCTR_5TAP_4X_TAU0_SNR4_52AA		
#define NOISE_SCAL_FCTR_5TAP_4X_TAU0_SNR4_52AA_M		
#define NOISE_SCAL_FCTR_5TAP_4X_TAU0_SNR5_52AA		
#define NOISE_SCAL_FCTR_5TAP_4X_TAU0_SNR5_52AA_M		
#define NOISE_SCAL_FCTR_5TAP_4X_TAU1_SNR0_52AA		
#define NOISE_SCAL_FCTR_5TAP_4X_TAU1_SNR0_52AA_M		
#define NOISE_SCAL_FCTR_5TAP_4X_TAU1_SNR1_52AA		
#define NOISE_SCAL_FCTR_5TAP_4X_TAU1_SNR1_52AA_M		
#define NOISE_SCAL_FCTR_5TAP_4X_TAU1_SNR2_52AA		
#define NOISE_SCAL_FCTR_5TAP_4X_TAU1_SNR2_52AA_M		
#define NOISE_SCAL_FCTR_5TAP_4X_TAU1_SNR3_52AA		
#define NOISE_SCAL_FCTR_5TAP_4X_TAU1_SNR3_52AA_M		
#define NOISE_SCAL_FCTR_5TAP_4X_TAU1_SNR4_52AA		
#define NOISE_SCAL_FCTR_5TAP_4X_TAU1_SNR4_52AA_M		
#define NOISE_SCAL_FCTR_5TAP_4X_TAU1_SNR5_52AA		
#define NOISE_SCAL_FCTR_5TAP_4X_TAU1_SNR5_52AA_M		
#define NOISE_SCAL_FCTR_5TAP_4X_TAU2_SNR0_52AA		
#define NOISE_SCAL_FCTR_5TAP_4X_TAU2_SNR0_52AA_M		
#define NOISE_SCAL_FCTR_5TAP_4X_TAU2_SNR1_52AA		
#define NOISE_SCAL_FCTR_5TAP_4X_TAU2_SNR1_52AA_M		
#define NOISE_SCAL_FCTR_5TAP_4X_TAU2_SNR2_52AA		
#define NOISE_SCAL_FCTR_5TAP_4X_TAU2_SNR2_52AA_M		
#define NOISE_SCAL_FCTR_5TAP_4X_TAU2_SNR3_52AA		
#define NOISE_SCAL_FCTR_5TAP_4X_TAU2_SNR3_52AA_M		
#define NOISE_SCAL_FCTR_5TAP_4X_TAU2_SNR4_52AA		
#define NOISE_SCAL_FCTR_5TAP_4X_TAU2_SNR4_52AA_M		
#define NOISE_SCAL_FCTR_5TAP_4X_TAU2_SNR5_52AA		
#define NOISE_SCAL_FCTR_5TAP_4X_TAU2_SNR5_52AA_M		
#define NOISE_SCAL_FCTR_5TAP_4X_TAU3_SNR0_52AA		
#define NOISE_SCAL_FCTR_5TAP_4X_TAU3_SNR0_52AA_M		
#define NOISE_SCAL_FCTR_5TAP_4X_TAU3_SNR1_52AA		
#define NOISE_SCAL_FCTR_5TAP_4X_TAU3_SNR1_52AA_M		
#define NOISE_SCAL_FCTR_5TAP_4X_TAU3_SNR2_52AA		
#define NOISE_SCAL_FCTR_5TAP_4X_TAU3_SNR2_52AA_M		
#define NOISE_SCAL_FCTR_5TAP_4X_TAU3_SNR3_52AA		
#define NOISE_SCAL_FCTR_5TAP_4X_TAU3_SNR3_52AA_M		
#define NOISE_SCAL_FCTR_5TAP_4X_TAU3_SNR4_52AA		
#define NOISE_SCAL_FCTR_5TAP_4X_TAU3_SNR4_52AA_M		
#define NOISE_SCAL_FCTR_5TAP_4X_TAU3_SNR5_52AA		
#define NOISE_SCAL_FCTR_5TAP_4X_TAU3_SNR5_52AA_M		
#define NOISE_SCAL_FCTR_5TAP_4X_TAU4_SNR0_52AA		
#define NOISE_SCAL_FCTR_5TAP_4X_TAU4_SNR0_52AA_M		
#define NOISE_SCAL_FCTR_5TAP_4X_TAU4_SNR1_52AA		
#define NOISE_SCAL_FCTR_5TAP_4X_TAU4_SNR1_52AA_M		
#define NOISE_SCAL_FCTR_5TAP_4X_TAU4_SNR2_52AA		
#define NOISE_SCAL_FCTR_5TAP_4X_TAU4_SNR2_52AA_M		
#define NOISE_SCAL_FCTR_5TAP_4X_TAU4_SNR3_52AA		
#define NOISE_SCAL_FCTR_5TAP_4X_TAU4_SNR3_52AA_M		
#define NOISE_SCAL_FCTR_5TAP_4X_TAU4_SNR4_52AA		
#define NOISE_SCAL_FCTR_5TAP_4X_TAU4_SNR4_52AA_M		
#define NOISE_SCAL_FCTR_5TAP_4X_TAU4_SNR5_52AA		
#define NOISE_SCAL_FCTR_5TAP_4X_TAU4_SNR5_52AA_M		
#define NOISE_SCAL_FCTR_5TAP_4X_TAU5_SNR0_52AA		
#define NOISE_SCAL_FCTR_5TAP_4X_TAU5_SNR0_52AA_M		
#define NOISE_SCAL_FCTR_5TAP_4X_TAU5_SNR1_52AA		
#define NOISE_SCAL_FCTR_5TAP_4X_TAU5_SNR1_52AA_M		
#define NOISE_SCAL_FCTR_5TAP_4X_TAU5_SNR2_52AA		
#define NOISE_SCAL_FCTR_5TAP_4X_TAU5_SNR2_52AA_M		
#define NOISE_SCAL_FCTR_5TAP_4X_TAU5_SNR3_52AA		
#define NOISE_SCAL_FCTR_5TAP_4X_TAU5_SNR3_52AA_M		
#define NOISE_SCAL_FCTR_5TAP_4X_TAU5_SNR4_52AA		
#define NOISE_SCAL_FCTR_5TAP_4X_TAU5_SNR4_52AA_M		
#define NOISE_SCAL_FCTR_5TAP_4X_TAU5_SNR5_52AA		
#define NOISE_SCAL_FCTR_5TAP_4X_TAU5_SNR5_52AA_M		
#define NOISE_SCAL_FCTR_9TAP_1X_TAU0_SNR0_52AA		
#define NOISE_SCAL_FCTR_9TAP_1X_TAU0_SNR0_52AA_M		
#define NOISE_SCAL_FCTR_9TAP_1X_TAU0_SNR1_52AA		
#define NOISE_SCAL_FCTR_9TAP_1X_TAU0_SNR1_52AA_M		
#define NOISE_SCAL_FCTR_9TAP_1X_TAU0_SNR2_52AA		
#define NOISE_SCAL_FCTR_9TAP_1X_TAU0_SNR2_52AA_M		
#define NOISE_SCAL_FCTR_9TAP_1X_TAU0_SNR3_52AA		
#define NOISE_SCAL_FCTR_9TAP_1X_TAU0_SNR3_52AA_M		
#define NOISE_SCAL_FCTR_9TAP_1X_TAU0_SNR4_52AA		
#define NOISE_SCAL_FCTR_9TAP_1X_TAU0_SNR4_52AA_M		
#define NOISE_SCAL_FCTR_9TAP_1X_TAU0_SNR5_52AA		
#define NOISE_SCAL_FCTR_9TAP_1X_TAU0_SNR5_52AA_M		
#define NOISE_SCAL_FCTR_9TAP_1X_TAU1_SNR0_52AA		
#define NOISE_SCAL_FCTR_9TAP_1X_TAU1_SNR0_52AA_M		
#define NOISE_SCAL_FCTR_9TAP_1X_TAU1_SNR1_52AA		
#define NOISE_SCAL_FCTR_9TAP_1X_TAU1_SNR1_52AA_M		
#define NOISE_SCAL_FCTR_9TAP_1X_TAU1_SNR2_52AA		
#define NOISE_SCAL_FCTR_9TAP_1X_TAU1_SNR2_52AA_M		
#define NOISE_SCAL_FCTR_9TAP_1X_TAU1_SNR3_52AA		
#define NOISE_SCAL_FCTR_9TAP_1X_TAU1_SNR3_52AA_M		
#define NOISE_SCAL_FCTR_9TAP_1X_TAU1_SNR4_52AA		
#define NOISE_SCAL_FCTR_9TAP_1X_TAU1_SNR4_52AA_M		
#define NOISE_SCAL_FCTR_9TAP_1X_TAU1_SNR5_52AA		
#define NOISE_SCAL_FCTR_9TAP_1X_TAU1_SNR5_52AA_M		
#define NOISE_SCAL_FCTR_9TAP_1X_TAU2_SNR0_52AA		
#define NOISE_SCAL_FCTR_9TAP_1X_TAU2_SNR0_52AA_M		
#define NOISE_SCAL_FCTR_9TAP_1X_TAU2_SNR1_52AA		
#define NOISE_SCAL_FCTR_9TAP_1X_TAU2_SNR1_52AA_M		
#define NOISE_SCAL_FCTR_9TAP_1X_TAU2_SNR2_52AA		
#define NOISE_SCAL_FCTR_9TAP_1X_TAU2_SNR2_52AA_M		
#define NOISE_SCAL_FCTR_9TAP_1X_TAU2_SNR3_52AA		
#define NOISE_SCAL_FCTR_9TAP_1X_TAU2_SNR3_52AA_M		
#define NOISE_SCAL_FCTR_9TAP_1X_TAU2_SNR4_52AA		
#define NOISE_SCAL_FCTR_9TAP_1X_TAU2_SNR4_52AA_M		
#define NOISE_SCAL_FCTR_9TAP_1X_TAU2_SNR5_52AA		
#define NOISE_SCAL_FCTR_9TAP_1X_TAU2_SNR5_52AA_M		
#define NOISE_SCAL_FCTR_9TAP_1X_TAU3_SNR0_52AA		
#define NOISE_SCAL_FCTR_9TAP_1X_TAU3_SNR0_52AA_M		
#define NOISE_SCAL_FCTR_9TAP_1X_TAU3_SNR1_52AA		
#define NOISE_SCAL_FCTR_9TAP_1X_TAU3_SNR1_52AA_M		
#define NOISE_SCAL_FCTR_9TAP_1X_TAU3_SNR2_52AA		
#define NOISE_SCAL_FCTR_9TAP_1X_TAU3_SNR2_52AA_M		
#define NOISE_SCAL_FCTR_9TAP_1X_TAU3_SNR3_52AA		
#define NOISE_SCAL_FCTR_9TAP_1X_TAU3_SNR3_52AA_M		
#define NOISE_SCAL_FCTR_9TAP_1X_TAU3_SNR4_52AA		
#define NOISE_SCAL_FCTR_9TAP_1X_TAU3_SNR4_52AA_M		
#define NOISE_SCAL_FCTR_9TAP_1X_TAU3_SNR5_52AA		
#define NOISE_SCAL_FCTR_9TAP_1X_TAU3_SNR5_52AA_M		
#define NOISE_SCAL_FCTR_9TAP_1X_TAU4_SNR0_52AA		
#define NOISE_SCAL_FCTR_9TAP_1X_TAU4_SNR0_52AA_M		
#define NOISE_SCAL_FCTR_9TAP_1X_TAU4_SNR1_52AA		
#define NOISE_SCAL_FCTR_9TAP_1X_TAU4_SNR1_52AA_M		
#define NOISE_SCAL_FCTR_9TAP_1X_TAU4_SNR2_52AA		
#define NOISE_SCAL_FCTR_9TAP_1X_TAU4_SNR2_52AA_M		
#define NOISE_SCAL_FCTR_9TAP_1X_TAU4_SNR3_52AA		
#define NOISE_SCAL_FCTR_9TAP_1X_TAU4_SNR3_52AA_M		
#define NOISE_SCAL_FCTR_9TAP_1X_TAU4_SNR4_52AA		
#define NOISE_SCAL_FCTR_9TAP_1X_TAU4_SNR4_52AA_M		
#define NOISE_SCAL_FCTR_9TAP_1X_TAU4_SNR5_52AA		
#define NOISE_SCAL_FCTR_9TAP_1X_TAU4_SNR5_52AA_M		
#define NOISE_SCAL_FCTR_9TAP_1X_TAU5_SNR0_52AA		
#define NOISE_SCAL_FCTR_9TAP_1X_TAU5_SNR0_52AA_M		
#define NOISE_SCAL_FCTR_9TAP_1X_TAU5_SNR1_52AA		
#define NOISE_SCAL_FCTR_9TAP_1X_TAU5_SNR1_52AA_M		
#define NOISE_SCAL_FCTR_9TAP_1X_TAU5_SNR2_52AA		
#define NOISE_SCAL_FCTR_9TAP_1X_TAU5_SNR2_52AA_M		
#define NOISE_SCAL_FCTR_9TAP_1X_TAU5_SNR3_52AA		
#define NOISE_SCAL_FCTR_9TAP_1X_TAU5_SNR3_52AA_M		
#define NOISE_SCAL_FCTR_9TAP_1X_TAU5_SNR4_52AA		
#define NOISE_SCAL_FCTR_9TAP_1X_TAU5_SNR4_52AA_M		
#define NOISE_SCAL_FCTR_9TAP_1X_TAU5_SNR5_52AA		
#define NOISE_SCAL_FCTR_9TAP_1X_TAU5_SNR5_52AA_M		
#define NOISE_SCAL_FCTR_9TAP_2X_TAU0_SNR0_52AA		
#define NOISE_SCAL_FCTR_9TAP_2X_TAU0_SNR0_52AA_M		
#define NOISE_SCAL_FCTR_9TAP_2X_TAU0_SNR1_52AA		
#define NOISE_SCAL_FCTR_9TAP_2X_TAU0_SNR1_52AA_M		
#define NOISE_SCAL_FCTR_9TAP_2X_TAU0_SNR2_52AA		
#define NOISE_SCAL_FCTR_9TAP_2X_TAU0_SNR2_52AA_M		
#define NOISE_SCAL_FCTR_9TAP_2X_TAU0_SNR3_52AA		
#define NOISE_SCAL_FCTR_9TAP_2X_TAU0_SNR3_52AA_M		
#define NOISE_SCAL_FCTR_9TAP_2X_TAU0_SNR4_52AA		
#define NOISE_SCAL_FCTR_9TAP_2X_TAU0_SNR4_52AA_M		
#define NOISE_SCAL_FCTR_9TAP_2X_TAU0_SNR5_52AA		
#define NOISE_SCAL_FCTR_9TAP_2X_TAU0_SNR5_52AA_M		
#define NOISE_SCAL_FCTR_9TAP_2X_TAU1_SNR0_52AA		
#define NOISE_SCAL_FCTR_9TAP_2X_TAU1_SNR0_52AA_M		
#define NOISE_SCAL_FCTR_9TAP_2X_TAU1_SNR1_52AA		
#define NOISE_SCAL_FCTR_9TAP_2X_TAU1_SNR1_52AA_M		
#define NOISE_SCAL_FCTR_9TAP_2X_TAU1_SNR2_52AA		
#define NOISE_SCAL_FCTR_9TAP_2X_TAU1_SNR2_52AA_M		
#define NOISE_SCAL_FCTR_9TAP_2X_TAU1_SNR3_52AA		
#define NOISE_SCAL_FCTR_9TAP_2X_TAU1_SNR3_52AA_M		
#define NOISE_SCAL_FCTR_9TAP_2X_TAU1_SNR4_52AA		
#define NOISE_SCAL_FCTR_9TAP_2X_TAU1_SNR4_52AA_M		
#define NOISE_SCAL_FCTR_9TAP_2X_TAU1_SNR5_52AA		
#define NOISE_SCAL_FCTR_9TAP_2X_TAU1_SNR5_52AA_M		
#define NOISE_SCAL_FCTR_9TAP_2X_TAU2_SNR0_52AA		
#define NOISE_SCAL_FCTR_9TAP_2X_TAU2_SNR0_52AA_M		
#define NOISE_SCAL_FCTR_9TAP_2X_TAU2_SNR1_52AA		
#define NOISE_SCAL_FCTR_9TAP_2X_TAU2_SNR1_52AA_M		
#define NOISE_SCAL_FCTR_9TAP_2X_TAU2_SNR2_52AA		
#define NOISE_SCAL_FCTR_9TAP_2X_TAU2_SNR2_52AA_M		
#define NOISE_SCAL_FCTR_9TAP_2X_TAU2_SNR3_52AA		
#define NOISE_SCAL_FCTR_9TAP_2X_TAU2_SNR3_52AA_M		
#define NOISE_SCAL_FCTR_9TAP_2X_TAU2_SNR4_52AA		
#define NOISE_SCAL_FCTR_9TAP_2X_TAU2_SNR4_52AA_M		
#define NOISE_SCAL_FCTR_9TAP_2X_TAU2_SNR5_52AA		
#define NOISE_SCAL_FCTR_9TAP_2X_TAU2_SNR5_52AA_M		
#define NOISE_SCAL_FCTR_9TAP_2X_TAU3_SNR0_52AA		
#define NOISE_SCAL_FCTR_9TAP_2X_TAU3_SNR0_52AA_M		
#define NOISE_SCAL_FCTR_9TAP_2X_TAU3_SNR1_52AA		
#define NOISE_SCAL_FCTR_9TAP_2X_TAU3_SNR1_52AA_M		
#define NOISE_SCAL_FCTR_9TAP_2X_TAU3_SNR2_52AA		
#define NOISE_SCAL_FCTR_9TAP_2X_TAU3_SNR2_52AA_M		
#define NOISE_SCAL_FCTR_9TAP_2X_TAU3_SNR3_52AA		
#define NOISE_SCAL_FCTR_9TAP_2X_TAU3_SNR3_52AA_M		
#define NOISE_SCAL_FCTR_9TAP_2X_TAU3_SNR4_52AA		
#define NOISE_SCAL_FCTR_9TAP_2X_TAU3_SNR4_52AA_M		
#define NOISE_SCAL_FCTR_9TAP_2X_TAU3_SNR5_52AA		
#define NOISE_SCAL_FCTR_9TAP_2X_TAU3_SNR5_52AA_M		
#define NOISE_SCAL_FCTR_9TAP_2X_TAU4_SNR0_52AA		
#define NOISE_SCAL_FCTR_9TAP_2X_TAU4_SNR0_52AA_M		
#define NOISE_SCAL_FCTR_9TAP_2X_TAU4_SNR1_52AA		
#define NOISE_SCAL_FCTR_9TAP_2X_TAU4_SNR1_52AA_M		
#define NOISE_SCAL_FCTR_9TAP_2X_TAU4_SNR2_52AA		
#define NOISE_SCAL_FCTR_9TAP_2X_TAU4_SNR2_52AA_M		
#define NOISE_SCAL_FCTR_9TAP_2X_TAU4_SNR3_52AA		
#define NOISE_SCAL_FCTR_9TAP_2X_TAU4_SNR3_52AA_M		
#define NOISE_SCAL_FCTR_9TAP_2X_TAU4_SNR4_52AA		
#define NOISE_SCAL_FCTR_9TAP_2X_TAU4_SNR4_52AA_M		
#define NOISE_SCAL_FCTR_9TAP_2X_TAU4_SNR5_52AA		
#define NOISE_SCAL_FCTR_9TAP_2X_TAU4_SNR5_52AA_M		
#define NOISE_SCAL_FCTR_9TAP_2X_TAU5_SNR0_52AA		
#define NOISE_SCAL_FCTR_9TAP_2X_TAU5_SNR0_52AA_M		
#define NOISE_SCAL_FCTR_9TAP_2X_TAU5_SNR1_52AA		
#define NOISE_SCAL_FCTR_9TAP_2X_TAU5_SNR1_52AA_M		
#define NOISE_SCAL_FCTR_9TAP_2X_TAU5_SNR2_52AA		
#define NOISE_SCAL_FCTR_9TAP_2X_TAU5_SNR2_52AA_M		
#define NOISE_SCAL_FCTR_9TAP_2X_TAU5_SNR3_52AA		
#define NOISE_SCAL_FCTR_9TAP_2X_TAU5_SNR3_52AA_M		
#define NOISE_SCAL_FCTR_9TAP_2X_TAU5_SNR4_52AA		
#define NOISE_SCAL_FCTR_9TAP_2X_TAU5_SNR4_52AA_M		
#define NOISE_SCAL_FCTR_9TAP_2X_TAU5_SNR5_52AA		
#define NOISE_SCAL_FCTR_9TAP_2X_TAU5_SNR5_52AA_M		
#define NOISE_SCAL_FCTR_9TAP_4X_TAU0_SNR0_52AA		
#define NOISE_SCAL_FCTR_9TAP_4X_TAU0_SNR0_52AA_M		
#define NOISE_SCAL_FCTR_9TAP_4X_TAU0_SNR1_52AA		
#define NOISE_SCAL_FCTR_9TAP_4X_TAU0_SNR1_52AA_M		
#define NOISE_SCAL_FCTR_9TAP_4X_TAU0_SNR2_52AA		
#define NOISE_SCAL_FCTR_9TAP_4X_TAU0_SNR2_52AA_M		
#define NOISE_SCAL_FCTR_9TAP_4X_TAU0_SNR3_52AA		
#define NOISE_SCAL_FCTR_9TAP_4X_TAU0_SNR3_52AA_M		
#define NOISE_SCAL_FCTR_9TAP_4X_TAU0_SNR4_52AA		
#define NOISE_SCAL_FCTR_9TAP_4X_TAU0_SNR4_52AA_M		
#define NOISE_SCAL_FCTR_9TAP_4X_TAU0_SNR5_52AA		
#define NOISE_SCAL_FCTR_9TAP_4X_TAU0_SNR5_52AA_M		
#define NOISE_SCAL_FCTR_9TAP_4X_TAU1_SNR0_52AA		
#define NOISE_SCAL_FCTR_9TAP_4X_TAU1_SNR0_52AA_M		
#define NOISE_SCAL_FCTR_9TAP_4X_TAU1_SNR1_52AA		
#define NOISE_SCAL_FCTR_9TAP_4X_TAU1_SNR1_52AA_M		
#define NOISE_SCAL_FCTR_9TAP_4X_TAU1_SNR2_52AA		
#define NOISE_SCAL_FCTR_9TAP_4X_TAU1_SNR2_52AA_M		
#define NOISE_SCAL_FCTR_9TAP_4X_TAU1_SNR3_52AA		
#define NOISE_SCAL_FCTR_9TAP_4X_TAU1_SNR3_52AA_M		
#define NOISE_SCAL_FCTR_9TAP_4X_TAU1_SNR4_52AA		
#define NOISE_SCAL_FCTR_9TAP_4X_TAU1_SNR4_52AA_M		
#define NOISE_SCAL_FCTR_9TAP_4X_TAU1_SNR5_52AA		
#define NOISE_SCAL_FCTR_9TAP_4X_TAU1_SNR5_52AA_M		
#define NOISE_SCAL_FCTR_9TAP_4X_TAU2_SNR0_52AA		
#define NOISE_SCAL_FCTR_9TAP_4X_TAU2_SNR0_52AA_M		
#define NOISE_SCAL_FCTR_9TAP_4X_TAU2_SNR1_52AA		
#define NOISE_SCAL_FCTR_9TAP_4X_TAU2_SNR1_52AA_M		
#define NOISE_SCAL_FCTR_9TAP_4X_TAU2_SNR2_52AA		
#define NOISE_SCAL_FCTR_9TAP_4X_TAU2_SNR2_52AA_M		
#define NOISE_SCAL_FCTR_9TAP_4X_TAU2_SNR3_52AA		
#define NOISE_SCAL_FCTR_9TAP_4X_TAU2_SNR3_52AA_M		
#define NOISE_SCAL_FCTR_9TAP_4X_TAU2_SNR4_52AA		
#define NOISE_SCAL_FCTR_9TAP_4X_TAU2_SNR4_52AA_M		
#define NOISE_SCAL_FCTR_9TAP_4X_TAU2_SNR5_52AA		
#define NOISE_SCAL_FCTR_9TAP_4X_TAU2_SNR5_52AA_M		
#define NOISE_SCAL_FCTR_9TAP_4X_TAU3_SNR0_52AA		
#define NOISE_SCAL_FCTR_9TAP_4X_TAU3_SNR0_52AA_M		
#define NOISE_SCAL_FCTR_9TAP_4X_TAU3_SNR1_52AA		
#define NOISE_SCAL_FCTR_9TAP_4X_TAU3_SNR1_52AA_M		
#define NOISE_SCAL_FCTR_9TAP_4X_TAU3_SNR2_52AA		
#define NOISE_SCAL_FCTR_9TAP_4X_TAU3_SNR2_52AA_M		
#define NOISE_SCAL_FCTR_9TAP_4X_TAU3_SNR3_52AA		
#define NOISE_SCAL_FCTR_9TAP_4X_TAU3_SNR3_52AA_M		
#define NOISE_SCAL_FCTR_9TAP_4X_TAU3_SNR4_52AA		
#define NOISE_SCAL_FCTR_9TAP_4X_TAU3_SNR4_52AA_M		
#define NOISE_SCAL_FCTR_9TAP_4X_TAU3_SNR5_52AA		
#define NOISE_SCAL_FCTR_9TAP_4X_TAU3_SNR5_52AA_M		
#define NOISE_SCAL_FCTR_9TAP_4X_TAU4_SNR0_52AA		
#define NOISE_SCAL_FCTR_9TAP_4X_TAU4_SNR0_52AA_M		
#define NOISE_SCAL_FCTR_9TAP_4X_TAU4_SNR1_52AA		
#define NOISE_SCAL_FCTR_9TAP_4X_TAU4_SNR1_52AA_M		
#define NOISE_SCAL_FCTR_9TAP_4X_TAU4_SNR2_52AA		
#define NOISE_SCAL_FCTR_9TAP_4X_TAU4_SNR2_52AA_M		
#define NOISE_SCAL_FCTR_9TAP_4X_TAU4_SNR3_52AA		
#define NOISE_SCAL_FCTR_9TAP_4X_TAU4_SNR3_52AA_M		
#define NOISE_SCAL_FCTR_9TAP_4X_TAU4_SNR4_52AA		
#define NOISE_SCAL_FCTR_9TAP_4X_TAU4_SNR4_52AA_M		
#define NOISE_SCAL_FCTR_9TAP_4X_TAU4_SNR5_52AA		
#define NOISE_SCAL_FCTR_9TAP_4X_TAU4_SNR5_52AA_M		
#define NOISE_SCAL_FCTR_9TAP_4X_TAU5_SNR0_52AA		
#define NOISE_SCAL_FCTR_9TAP_4X_TAU5_SNR0_52AA_M		
#define NOISE_SCAL_FCTR_9TAP_4X_TAU5_SNR1_52AA		
#define NOISE_SCAL_FCTR_9TAP_4X_TAU5_SNR1_52AA_M		
#define NOISE_SCAL_FCTR_9TAP_4X_TAU5_SNR2_52AA		
#define NOISE_SCAL_FCTR_9TAP_4X_TAU5_SNR2_52AA_M		
#define NOISE_SCAL_FCTR_9TAP_4X_TAU5_SNR3_52AA		
#define NOISE_SCAL_FCTR_9TAP_4X_TAU5_SNR3_52AA_M		
#define NOISE_SCAL_FCTR_9TAP_4X_TAU5_SNR4_52AA		
#define NOISE_SCAL_FCTR_9TAP_4X_TAU5_SNR4_52AA_M		
#define NOISE_SCAL_FCTR_9TAP_4X_TAU5_SNR5_52AA		
#define NOISE_SCAL_FCTR_9TAP_4X_TAU5_SNR5_52AA_M		
#define NOISE_EST_COUNT_THR_52AA		
#define NOISE_EST_COUNT_THR_52AA_M		
#define ZERO_HOLD_FOR_1X_EN_52AA		
#define ZERO_HOLD_FOR_1X_EN_52AA_M		
#define ZERO_HOLD_FOR_2X_EN_52AA		
#define ZERO_HOLD_FOR_2X_EN_52AA_M		
#define SMOOTH_COEFF_SEL_52AA		
#define SMOOTH_COEFF_SEL_52AA_M		
#define V_MATRIX_INTPL_EN_52AA		
#define V_MATRIX_INTPL_EN_52AA_M		
#define V_MATRIX_SMO_EN_52AA		
#define V_MATRIX_SMO_EN_52AA_M		
#define MUIC_EN_52AA		
#define MUIC_EN_52AA_M		
#define DEV1_TH_NG1_BW20_52AA		
#define DEV1_TH_NG1_BW20_52AA_M		
#define DEV1_TH_NG1_BW40_52AA		
#define DEV1_TH_NG1_BW40_52AA_M		
#define DEV1_TH_NG1_BW80_52AA		
#define DEV1_TH_NG1_BW80_52AA_M		
#define DEV1_TH_NG2_BW20_52AA		
#define DEV1_TH_NG2_BW20_52AA_M		
#define DEV1_TH_NG2_BW40_52AA		
#define DEV1_TH_NG2_BW40_52AA_M		
#define NONCON160M_52AA		
#define NONCON160M_52AA_M		
#define AVGSNR_DIFF_EN_52AA		
#define AVGSNR_DIFF_EN_52AA_M		
#define DEV1_TH_NG2_BW80_52AA		
#define DEV1_TH_NG2_BW80_52AA_M		
#define DEV1_TH_NG4_BW20_52AA		
#define DEV1_TH_NG4_BW20_52AA_M		
#define DEV1_TH_NG4_BW40_52AA		
#define DEV1_TH_NG4_BW40_52AA_M		
#define DEV1_TH_NG4_BW80_52AA		
#define DEV1_TH_NG4_BW80_52AA_M		
#define DEV2_TH_NG1_BW20_52AA		
#define DEV2_TH_NG1_BW20_52AA_M		
#define BADTONE_COUNT_TH_SRC_GRPING_52AA		
#define BADTONE_COUNT_TH_SRC_GRPING_52AA_M		
#define DEV2_TH_NG1_BW40_52AA		
#define DEV2_TH_NG1_BW40_52AA_M		
#define DEV2_TH_NG1_BW80_52AA		
#define DEV2_TH_NG1_BW80_52AA_M		
#define DEV2_TH_NG2_BW20_52AA		
#define DEV2_TH_NG2_BW20_52AA_M		
#define DEV2_TH_NG2_BW40_52AA		
#define DEV2_TH_NG2_BW40_52AA_M		
#define DEV2_TH_NG2_BW80_52AA		
#define DEV2_TH_NG2_BW80_52AA_M		
#define DEV2_TH_NG4_BW20_52AA		
#define DEV2_TH_NG4_BW20_52AA_M		
#define DEV2_TH_NG4_BW40_52AA		
#define DEV2_TH_NG4_BW40_52AA_M		
#define DEV2_TH_NG4_BW80_52AA		
#define DEV2_TH_NG4_BW80_52AA_M		
#define HE_DEV1_TH_NG16_BW20_52AA		
#define HE_DEV1_TH_NG16_BW20_52AA_M		
#define HE_DEV1_TH_NG16_BW40_52AA		
#define HE_DEV1_TH_NG16_BW40_52AA_M		
#define HE_DEV1_TH_NG16_BW80_52AA		
#define HE_DEV1_TH_NG16_BW80_52AA_M		
#define HE_DEV1_TH_NG4_BW20_52AA		
#define HE_DEV1_TH_NG4_BW20_52AA_M		
#define HE_DEV1_TH_NG4_BW40_52AA		
#define HE_DEV1_TH_NG4_BW40_52AA_M		
#define HE_DEV1_TH_NG4_BW80_52AA		
#define HE_DEV1_TH_NG4_BW80_52AA_M		
#define HE_DEV2_TH_NG16_BW20_52AA		
#define HE_DEV2_TH_NG16_BW20_52AA_M		
#define HE_DEV2_TH_NG16_BW40_52AA		
#define HE_DEV2_TH_NG16_BW40_52AA_M		
#define HE_DEV2_TH_NG16_BW80_52AA		
#define HE_DEV2_TH_NG16_BW80_52AA_M		
#define HE_DEV2_TH_NG4_BW20_52AA		
#define HE_DEV2_TH_NG4_BW20_52AA_M		
#define HE_DEV2_TH_NG4_BW40_52AA		
#define HE_DEV2_TH_NG4_BW40_52AA_M		
#define HE_DEV2_TH_NG4_BW80_52AA		
#define HE_DEV2_TH_NG4_BW80_52AA_M		
#define HE_SNR1_MIN_CNT_TH_NG16_BW20_52AA		
#define HE_SNR1_MIN_CNT_TH_NG16_BW20_52AA_M		
#define HE_SNR1_MIN_CNT_TH_NG16_BW40_52AA		
#define HE_SNR1_MIN_CNT_TH_NG16_BW40_52AA_M		
#define HE_SNR1_MIN_CNT_TH_NG16_BW80_52AA		
#define HE_SNR1_MIN_CNT_TH_NG16_BW80_52AA_M		
#define HE_SNR1_MIN_CNT_TH_NG4_BW20_52AA		
#define HE_SNR1_MIN_CNT_TH_NG4_BW20_52AA_M		
#define HE_SNR1_MIN_CNT_TH_NG4_BW40_52AA		
#define HE_SNR1_MIN_CNT_TH_NG4_BW40_52AA_M		
#define HE_SNR1_MIN_CNT_TH_NG4_BW80_52AA		
#define HE_SNR1_MIN_CNT_TH_NG4_BW80_52AA_M		
#define HE_SNR2_MIN_CNT_TH_NG16_BW20_52AA		
#define HE_SNR2_MIN_CNT_TH_NG16_BW20_52AA_M		
#define HE_SNR2_MIN_CNT_TH_NG16_BW40_52AA		
#define HE_SNR2_MIN_CNT_TH_NG16_BW40_52AA_M		
#define HE_SNR2_MIN_CNT_TH_NG16_BW80_52AA		
#define HE_SNR2_MIN_CNT_TH_NG16_BW80_52AA_M		
#define HE_SNR2_MIN_CNT_TH_NG4_BW20_52AA		
#define HE_SNR2_MIN_CNT_TH_NG4_BW20_52AA_M		
#define HE_SNR2_MIN_CNT_TH_NG4_BW40_52AA		
#define HE_SNR2_MIN_CNT_TH_NG4_BW40_52AA_M		
#define HE_SNR2_MIN_CNT_TH_NG4_BW80_52AA		
#define HE_SNR2_MIN_CNT_TH_NG4_BW80_52AA_M		
#define SNR1_MIN_CNT_TH_NG1_BW20_52AA		
#define SNR1_MIN_CNT_TH_NG1_BW20_52AA_M		
#define SNR1_MIN_CNT_TH_NG1_BW40_52AA		
#define SNR1_MIN_CNT_TH_NG1_BW40_52AA_M		
#define SNR1_MIN_CNT_TH_NG1_BW80_52AA		
#define SNR1_MIN_CNT_TH_NG1_BW80_52AA_M		
#define SNR1_MIN_CNT_TH_NG2_BW20_52AA		
#define SNR1_MIN_CNT_TH_NG2_BW20_52AA_M		
#define SNR1_MIN_CNT_TH_NG2_BW40_52AA		
#define SNR1_MIN_CNT_TH_NG2_BW40_52AA_M		
#define SNR1_MIN_CNT_TH_NG2_BW80_52AA		
#define SNR1_MIN_CNT_TH_NG2_BW80_52AA_M		
#define SNR1_MIN_CNT_TH_NG4_BW20_52AA		
#define SNR1_MIN_CNT_TH_NG4_BW20_52AA_M		
#define SNR1_MIN_CNT_TH_NG4_BW40_52AA		
#define SNR1_MIN_CNT_TH_NG4_BW40_52AA_M		
#define SNR1_MIN_CNT_TH_NG4_BW80_52AA		
#define SNR1_MIN_CNT_TH_NG4_BW80_52AA_M		
#define SNR2_MIN_CNT_TH_NG1_BW20_52AA		
#define SNR2_MIN_CNT_TH_NG1_BW20_52AA_M		
#define SNR2_MIN_CNT_TH_NG1_BW40_52AA		
#define SNR2_MIN_CNT_TH_NG1_BW40_52AA_M		
#define SNR2_MIN_CNT_TH_NG1_BW80_52AA		
#define SNR2_MIN_CNT_TH_NG1_BW80_52AA_M		
#define SNR2_MIN_CNT_TH_NG2_BW20_52AA		
#define SNR2_MIN_CNT_TH_NG2_BW20_52AA_M		
#define SNR2_MIN_CNT_TH_NG2_BW40_52AA		
#define SNR2_MIN_CNT_TH_NG2_BW40_52AA_M		
#define SNR2_MIN_CNT_TH_NG2_BW80_52AA		
#define SNR2_MIN_CNT_TH_NG2_BW80_52AA_M		
#define SNR2_MIN_CNT_TH_NG4_BW20_52AA		
#define SNR2_MIN_CNT_TH_NG4_BW20_52AA_M		
#define SNR2_MIN_CNT_TH_NG4_BW40_52AA		
#define SNR2_MIN_CNT_TH_NG4_BW40_52AA_M		
#define SNR2_MIN_CNT_TH_NG4_BW80_52AA		
#define SNR2_MIN_CNT_TH_NG4_BW80_52AA_M		
#define SNRLOSS_WGT_52AA		
#define SNRLOSS_WGT_52AA_M		
#define HE_SNR1_TH_NG16_BW20_52AA		
#define HE_SNR1_TH_NG16_BW20_52AA_M		
#define HE_SNR1_TH_NG16_BW40_52AA		
#define HE_SNR1_TH_NG16_BW40_52AA_M		
#define HE_SNR1_TH_NG16_BW80_52AA		
#define HE_SNR1_TH_NG16_BW80_52AA_M		
#define HE_SNR1_TH_NG4_BW20_52AA		
#define HE_SNR1_TH_NG4_BW20_52AA_M		
#define HE_SNR1_TH_NG4_BW40_52AA		
#define HE_SNR1_TH_NG4_BW40_52AA_M		
#define HE_SNR1_TH_NG4_BW80_52AA		
#define HE_SNR1_TH_NG4_BW80_52AA_M		
#define HE_SNR2_TH_NG16_BW20_52AA		
#define HE_SNR2_TH_NG16_BW20_52AA_M		
#define HE_SNR2_TH_NG16_BW40_52AA		
#define HE_SNR2_TH_NG16_BW40_52AA_M		
#define HE_SNR2_TH_NG16_BW80_52AA		
#define HE_SNR2_TH_NG16_BW80_52AA_M		
#define HE_SNR2_TH_NG4_BW20_52AA		
#define HE_SNR2_TH_NG4_BW20_52AA_M		
#define HE_SNR2_TH_NG4_BW40_52AA		
#define HE_SNR2_TH_NG4_BW40_52AA_M		
#define HE_SNR2_TH_NG4_BW80_52AA		
#define HE_SNR2_TH_NG4_BW80_52AA_M		
#define SNR1_TH_NG1_BW20_52AA		
#define SNR1_TH_NG1_BW20_52AA_M		
#define SNR1_TH_NG1_BW40_52AA		
#define SNR1_TH_NG1_BW40_52AA_M		
#define SNR1_TH_NG1_BW80_52AA		
#define SNR1_TH_NG1_BW80_52AA_M		
#define SNR1_TH_NG2_BW20_52AA		
#define SNR1_TH_NG2_BW20_52AA_M		
#define SNR1_TH_NG2_BW40_52AA		
#define SNR1_TH_NG2_BW40_52AA_M		
#define SNR1_TH_NG2_BW80_52AA		
#define SNR1_TH_NG2_BW80_52AA_M		
#define SNR1_TH_NG4_BW20_52AA		
#define SNR1_TH_NG4_BW20_52AA_M		
#define SNR1_TH_NG4_BW40_52AA		
#define SNR1_TH_NG4_BW40_52AA_M		
#define SNR1_TH_NG4_BW80_52AA		
#define SNR1_TH_NG4_BW80_52AA_M		
#define SNR2_TH_NG1_BW20_52AA		
#define SNR2_TH_NG1_BW20_52AA_M		
#define SNR2_TH_NG1_BW40_52AA		
#define SNR2_TH_NG1_BW40_52AA_M		
#define SNR2_TH_NG1_BW80_52AA		
#define SNR2_TH_NG1_BW80_52AA_M		
#define SNR2_TH_NG2_BW20_52AA		
#define SNR2_TH_NG2_BW20_52AA_M		
#define SNR2_TH_NG2_BW40_52AA		
#define SNR2_TH_NG2_BW40_52AA_M		
#define SNR2_TH_NG2_BW80_52AA		
#define SNR2_TH_NG2_BW80_52AA_M		
#define SNR2_TH_NG4_BW20_52AA		
#define SNR2_TH_NG4_BW20_52AA_M		
#define SNR2_TH_NG4_BW40_52AA		
#define SNR2_TH_NG4_BW40_52AA_M		
#define SNR2_TH_NG4_BW80_52AA		
#define SNR2_TH_NG4_BW80_52AA_M		
#define AVGSNR_DIFF_TH_52AA		
#define AVGSNR_DIFF_TH_52AA_M		
#define OTHERSNR_WGT_52AA		
#define OTHERSNR_WGT_52AA_M		
#define PDP_AWGN_FLAG_SUB_TUNE_52AA		
#define PDP_AWGN_FLAG_SUB_TUNE_52AA_M		
#define PDP_SNR_SHIFT_FOR_NONLEGACY_52AA		
#define PDP_SNR_SHIFT_FOR_NONLEGACY_52AA_M		
#define PDP_CORR_DIST1_W0_52AA		
#define PDP_CORR_DIST1_W0_52AA_M		
#define GI_COMB_EN_52AA		
#define GI_COMB_EN_52AA_M		
#define PDP_ALL_COMBINE_EN_52AA		
#define PDP_ALL_COMBINE_EN_52AA_M		
#define PDP_CORR_DIST1_W1_52AA		
#define PDP_CORR_DIST1_W1_52AA_M		
#define PDP_CORR_DIST1_W10_52AA		
#define PDP_CORR_DIST1_W10_52AA_M		
#define PDP_CORR_DIST1_W11_52AA		
#define PDP_CORR_DIST1_W11_52AA_M		
#define MANUAL_GD_PHASE_EN_52AA		
#define MANUAL_GD_PHASE_EN_52AA_M		
#define MANUAL_SNR_IDX_EN_52AA		0x1068
#define MANUAL_SNR_IDX_EN_52AA_M	0x80000000	
#define PDP_CORR_DIST1_W12_52AA		
#define PDP_CORR_DIST1_W12_52AA_M		
#define PDP_CORR_DIST1_W13_52AA		
#define PDP_CORR_DIST1_W13_52AA_M		
#define PDP_CORR_DIST1_W14_52AA		
#define PDP_CORR_DIST1_W14_52AA_M		
#define MANUAL_TMAX_IDX_EN_52AA		
#define MANUAL_TMAX_IDX_EN_52AA_M		
#define PDP_CORR_DIST1_W15_52AA		
#define PDP_CORR_DIST1_W15_52AA_M		
#define PDP_CORR_DIST1_W16_52AA		
#define PDP_CORR_DIST1_W16_52AA_M		
#define PDP_CORR_DIST1_W17_52AA		
#define PDP_CORR_DIST1_W17_52AA_M		
#define PDP_CORR_DIST1_W18_52AA		
#define PDP_CORR_DIST1_W18_52AA_M		
#define PDP_CORR_DIST1_W19_52AA		
#define PDP_CORR_DIST1_W19_52AA_M		
#define PDP_CORR_DIST1_W2_52AA		
#define PDP_CORR_DIST1_W2_52AA_M		
#define PDP_CORR_DIST1_W20_52AA		
#define PDP_CORR_DIST1_W20_52AA_M		
#define PDP_CORR_DIST1_W21_52AA		
#define PDP_CORR_DIST1_W21_52AA_M		
#define PDP_CORR_DIST1_W22_52AA		
#define PDP_CORR_DIST1_W22_52AA_M		
#define PDP_CORR_DIST1_W23_52AA		
#define PDP_CORR_DIST1_W23_52AA_M		
#define PDP_CORR_DIST1_W24_52AA		
#define PDP_CORR_DIST1_W24_52AA_M		
#define PDP_CORR_DIST1_W25_52AA		
#define PDP_CORR_DIST1_W25_52AA_M		
#define PDP_CORR_DIST1_W26_52AA		
#define PDP_CORR_DIST1_W26_52AA_M		
#define PDP_CORR_DIST1_W27_52AA		
#define PDP_CORR_DIST1_W27_52AA_M		
#define PDP_CORR_DIST1_W28_52AA		
#define PDP_CORR_DIST1_W28_52AA_M		
#define PDP_CORR_DIST1_W29_52AA		
#define PDP_CORR_DIST1_W29_52AA_M		
#define PDP_CORR_DIST1_W3_52AA		
#define PDP_CORR_DIST1_W3_52AA_M		
#define PDP_CORR_DIST1_W30_52AA		
#define PDP_CORR_DIST1_W30_52AA_M		
#define PDP_CORR_DIST1_W31_52AA		
#define PDP_CORR_DIST1_W31_52AA_M		
#define PDP_CORR_DIST1_W32_52AA		
#define PDP_CORR_DIST1_W32_52AA_M		
#define PDP_CORR_DIST1_W33_52AA		
#define PDP_CORR_DIST1_W33_52AA_M		
#define PDP_CORR_DIST1_W34_52AA		
#define PDP_CORR_DIST1_W34_52AA_M		
#define PDP_CORR_DIST1_W35_52AA		
#define PDP_CORR_DIST1_W35_52AA_M		
#define PDP_CORR_DIST1_W36_52AA		
#define PDP_CORR_DIST1_W36_52AA_M		
#define PDP_CORR_DIST1_W37_52AA		
#define PDP_CORR_DIST1_W37_52AA_M		
#define PDP_CORR_DIST1_W38_52AA		
#define PDP_CORR_DIST1_W38_52AA_M		
#define PDP_CORR_DIST1_W39_52AA		
#define PDP_CORR_DIST1_W39_52AA_M		
#define PDP_CORR_DIST1_W4_52AA		
#define PDP_CORR_DIST1_W4_52AA_M		
#define PDP_CORR_DIST1_W40_52AA		
#define PDP_CORR_DIST1_W40_52AA_M		
#define PDP_CORR_DIST1_W41_52AA		
#define PDP_CORR_DIST1_W41_52AA_M		
#define PDP_CORR_DIST1_W42_52AA		
#define PDP_CORR_DIST1_W42_52AA_M		
#define PDP_CORR_DIST1_W43_52AA		
#define PDP_CORR_DIST1_W43_52AA_M		
#define PDP_CORR_DIST1_W44_52AA		
#define PDP_CORR_DIST1_W44_52AA_M		
#define PDP_CORR_DIST1_W45_52AA		
#define PDP_CORR_DIST1_W45_52AA_M		
#define PDP_CORR_DIST1_W46_52AA		
#define PDP_CORR_DIST1_W46_52AA_M		
#define PDP_CORR_DIST1_W47_52AA		
#define PDP_CORR_DIST1_W47_52AA_M		
#define PDP_CORR_DIST1_W5_52AA		
#define PDP_CORR_DIST1_W5_52AA_M		
#define PDP_CORR_DIST1_W6_52AA		
#define PDP_CORR_DIST1_W6_52AA_M		
#define PDP_CORR_DIST1_W7_52AA		
#define PDP_CORR_DIST1_W7_52AA_M		
#define PDP_CORR_DIST1_W8_52AA		
#define PDP_CORR_DIST1_W8_52AA_M		
#define PDP_CORR_DIST1_W9_52AA		
#define PDP_CORR_DIST1_W9_52AA_M		
#define PDP_CORR_DIST2_W0_52AA		
#define PDP_CORR_DIST2_W0_52AA_M		
#define PDP_CORR_DIST2_W1_52AA		
#define PDP_CORR_DIST2_W1_52AA_M		
#define PDP_CORR_DIST2_W10_52AA		
#define PDP_CORR_DIST2_W10_52AA_M		
#define PDP_CORR_DIST2_W11_52AA		
#define PDP_CORR_DIST2_W11_52AA_M		
#define PDP_CORR_DIST2_W12_52AA		
#define PDP_CORR_DIST2_W12_52AA_M		
#define PDP_CORR_DIST2_W13_52AA		
#define PDP_CORR_DIST2_W13_52AA_M		
#define PDP_CORR_DIST2_W14_52AA		
#define PDP_CORR_DIST2_W14_52AA_M		
#define PDP_CORR_DIST2_W15_52AA		
#define PDP_CORR_DIST2_W15_52AA_M		
#define PDP_CORR_DIST2_W16_52AA		
#define PDP_CORR_DIST2_W16_52AA_M		
#define PDP_CORR_DIST2_W17_52AA		
#define PDP_CORR_DIST2_W17_52AA_M		
#define PDP_CORR_DIST2_W18_52AA		
#define PDP_CORR_DIST2_W18_52AA_M		
#define PDP_CORR_DIST2_W19_52AA		
#define PDP_CORR_DIST2_W19_52AA_M		
#define PDP_CORR_DIST2_W2_52AA		
#define PDP_CORR_DIST2_W2_52AA_M		
#define PDP_CORR_DIST2_W20_52AA		
#define PDP_CORR_DIST2_W20_52AA_M		
#define PDP_CORR_DIST2_W21_52AA		
#define PDP_CORR_DIST2_W21_52AA_M		
#define PDP_CORR_DIST2_W22_52AA		
#define PDP_CORR_DIST2_W22_52AA_M		
#define PDP_CORR_DIST2_W23_52AA		
#define PDP_CORR_DIST2_W23_52AA_M		
#define PDP_CORR_DIST2_W24_52AA		
#define PDP_CORR_DIST2_W24_52AA_M		
#define PDP_CORR_DIST2_W25_52AA		
#define PDP_CORR_DIST2_W25_52AA_M		
#define PDP_CORR_DIST2_W26_52AA		
#define PDP_CORR_DIST2_W26_52AA_M		
#define PDP_CORR_DIST2_W27_52AA		
#define PDP_CORR_DIST2_W27_52AA_M		
#define PDP_CORR_DIST2_W28_52AA		
#define PDP_CORR_DIST2_W28_52AA_M		
#define PDP_CORR_DIST2_W29_52AA		
#define PDP_CORR_DIST2_W29_52AA_M		
#define PDP_CORR_DIST2_W3_52AA		
#define PDP_CORR_DIST2_W3_52AA_M		
#define PDP_CORR_DIST2_W30_52AA		
#define PDP_CORR_DIST2_W30_52AA_M		
#define PDP_CORR_DIST2_W31_52AA		
#define PDP_CORR_DIST2_W31_52AA_M		
#define PDP_CORR_DIST2_W32_52AA		
#define PDP_CORR_DIST2_W32_52AA_M		
#define PDP_CORR_DIST2_W33_52AA		
#define PDP_CORR_DIST2_W33_52AA_M		
#define PDP_CORR_DIST2_W34_52AA		
#define PDP_CORR_DIST2_W34_52AA_M		
#define PDP_CORR_DIST2_W35_52AA		
#define PDP_CORR_DIST2_W35_52AA_M		
#define PDP_CORR_DIST2_W36_52AA		
#define PDP_CORR_DIST2_W36_52AA_M		
#define PDP_CORR_DIST2_W37_52AA		
#define PDP_CORR_DIST2_W37_52AA_M		
#define PDP_CORR_DIST2_W38_52AA		
#define PDP_CORR_DIST2_W38_52AA_M		
#define PDP_CORR_DIST2_W39_52AA		
#define PDP_CORR_DIST2_W39_52AA_M		
#define PDP_CORR_DIST2_W4_52AA		
#define PDP_CORR_DIST2_W4_52AA_M		
#define PDP_CORR_DIST2_W40_52AA		
#define PDP_CORR_DIST2_W40_52AA_M		
#define PDP_CORR_DIST2_W41_52AA		
#define PDP_CORR_DIST2_W41_52AA_M		
#define PDP_CORR_DIST2_W42_52AA		
#define PDP_CORR_DIST2_W42_52AA_M		
#define PDP_CORR_DIST2_W43_52AA		
#define PDP_CORR_DIST2_W43_52AA_M		
#define PDP_CORR_DIST2_W44_52AA		
#define PDP_CORR_DIST2_W44_52AA_M		
#define PDP_CORR_DIST2_W45_52AA		
#define PDP_CORR_DIST2_W45_52AA_M		
#define PDP_CORR_DIST2_W46_52AA		
#define PDP_CORR_DIST2_W46_52AA_M		
#define PDP_CORR_DIST2_W47_52AA		
#define PDP_CORR_DIST2_W47_52AA_M		
#define PDP_CORR_DIST2_W5_52AA		
#define PDP_CORR_DIST2_W5_52AA_M		
#define PDP_CORR_DIST2_W6_52AA		
#define PDP_CORR_DIST2_W6_52AA_M		
#define PDP_CORR_DIST2_W7_52AA		
#define PDP_CORR_DIST2_W7_52AA_M		
#define PDP_CORR_DIST2_W8_52AA		
#define PDP_CORR_DIST2_W8_52AA_M		
#define PDP_CORR_DIST2_W9_52AA		
#define PDP_CORR_DIST2_W9_52AA_M		
#define PDP_CORR_DIST3_W0_52AA		
#define PDP_CORR_DIST3_W0_52AA_M		
#define PDP_CORR_DIST3_W1_52AA		
#define PDP_CORR_DIST3_W1_52AA_M		
#define PDP_CORR_DIST3_W10_52AA		
#define PDP_CORR_DIST3_W10_52AA_M		
#define PDP_CORR_DIST3_W11_52AA		
#define PDP_CORR_DIST3_W11_52AA_M		
#define PDP_CORR_DIST3_W12_52AA		
#define PDP_CORR_DIST3_W12_52AA_M		
#define PDP_CORR_DIST3_W13_52AA		
#define PDP_CORR_DIST3_W13_52AA_M		
#define PDP_CORR_DIST3_W14_52AA		
#define PDP_CORR_DIST3_W14_52AA_M		
#define PDP_CORR_DIST3_W15_52AA		
#define PDP_CORR_DIST3_W15_52AA_M		
#define PDP_CORR_DIST3_W16_52AA		
#define PDP_CORR_DIST3_W16_52AA_M		
#define PDP_CORR_DIST3_W17_52AA		
#define PDP_CORR_DIST3_W17_52AA_M		
#define PDP_CORR_DIST3_W18_52AA		
#define PDP_CORR_DIST3_W18_52AA_M		
#define PDP_CORR_DIST3_W19_52AA		
#define PDP_CORR_DIST3_W19_52AA_M		
#define PDP_CORR_DIST3_W2_52AA		
#define PDP_CORR_DIST3_W2_52AA_M		
#define PDP_CORR_DIST3_W20_52AA		
#define PDP_CORR_DIST3_W20_52AA_M		
#define PDP_CORR_DIST3_W21_52AA		
#define PDP_CORR_DIST3_W21_52AA_M		
#define PDP_CORR_DIST3_W22_52AA		
#define PDP_CORR_DIST3_W22_52AA_M		
#define PDP_CORR_DIST3_W23_52AA		
#define PDP_CORR_DIST3_W23_52AA_M		
#define PDP_CORR_DIST3_W24_52AA		
#define PDP_CORR_DIST3_W24_52AA_M		
#define PDP_CORR_DIST3_W25_52AA		
#define PDP_CORR_DIST3_W25_52AA_M		
#define PDP_CORR_DIST3_W26_52AA		
#define PDP_CORR_DIST3_W26_52AA_M		
#define PDP_CORR_DIST3_W27_52AA		
#define PDP_CORR_DIST3_W27_52AA_M		
#define PDP_CORR_DIST3_W28_52AA		
#define PDP_CORR_DIST3_W28_52AA_M		
#define PDP_CORR_DIST3_W29_52AA		
#define PDP_CORR_DIST3_W29_52AA_M		
#define PDP_CORR_DIST3_W3_52AA		
#define PDP_CORR_DIST3_W3_52AA_M		
#define PDP_CORR_DIST3_W30_52AA		
#define PDP_CORR_DIST3_W30_52AA_M		
#define PDP_CORR_DIST3_W31_52AA		
#define PDP_CORR_DIST3_W31_52AA_M		
#define PDP_CORR_DIST3_W32_52AA		
#define PDP_CORR_DIST3_W32_52AA_M		
#define PDP_CORR_DIST3_W33_52AA		
#define PDP_CORR_DIST3_W33_52AA_M		
#define PDP_CORR_DIST3_W34_52AA		
#define PDP_CORR_DIST3_W34_52AA_M		
#define PDP_CORR_DIST3_W35_52AA		
#define PDP_CORR_DIST3_W35_52AA_M		
#define PDP_CORR_DIST3_W36_52AA		
#define PDP_CORR_DIST3_W36_52AA_M		
#define PDP_CORR_DIST3_W37_52AA		
#define PDP_CORR_DIST3_W37_52AA_M		
#define PDP_CORR_DIST3_W38_52AA		
#define PDP_CORR_DIST3_W38_52AA_M		
#define PDP_CORR_DIST3_W39_52AA		
#define PDP_CORR_DIST3_W39_52AA_M		
#define PDP_CORR_DIST3_W4_52AA		
#define PDP_CORR_DIST3_W4_52AA_M		
#define PDP_CORR_DIST3_W40_52AA		
#define PDP_CORR_DIST3_W40_52AA_M		
#define PDP_CORR_DIST3_W41_52AA		
#define PDP_CORR_DIST3_W41_52AA_M		
#define PDP_CORR_DIST3_W42_52AA		
#define PDP_CORR_DIST3_W42_52AA_M		
#define PDP_CORR_DIST3_W43_52AA		
#define PDP_CORR_DIST3_W43_52AA_M		
#define PDP_CORR_DIST3_W44_52AA		
#define PDP_CORR_DIST3_W44_52AA_M		
#define PDP_CORR_DIST3_W45_52AA		
#define PDP_CORR_DIST3_W45_52AA_M		
#define PDP_CORR_DIST3_W46_52AA		
#define PDP_CORR_DIST3_W46_52AA_M		
#define PDP_CORR_DIST3_W47_52AA		
#define PDP_CORR_DIST3_W47_52AA_M		
#define PDP_CORR_DIST3_W5_52AA		
#define PDP_CORR_DIST3_W5_52AA_M		
#define PDP_CORR_DIST3_W6_52AA		
#define PDP_CORR_DIST3_W6_52AA_M		
#define PDP_CORR_DIST3_W7_52AA		
#define PDP_CORR_DIST3_W7_52AA_M		
#define PDP_CORR_DIST3_W8_52AA		
#define PDP_CORR_DIST3_W8_52AA_M		
#define PDP_CORR_DIST3_W9_52AA		
#define PDP_CORR_DIST3_W9_52AA_M		
#define GD_PHASE_LEG_R0S0_52AA		
#define GD_PHASE_LEG_R0S0_52AA_M		
#define TMAX_IDX_LEG_R0_52AA		
#define TMAX_IDX_LEG_R0_52AA_M		
#define GD_PHASE_LEG_R0S1_52AA		
#define GD_PHASE_LEG_R0S1_52AA_M		
#define GD_PHASE_LEG_R0S2_52AA		
#define GD_PHASE_LEG_R0S2_52AA_M		
#define GD_PHASE_LEG_R0S3_52AA		
#define GD_PHASE_LEG_R0S3_52AA_M		
#define GD_PHASE_LEG_R1S0_52AA		
#define GD_PHASE_LEG_R1S0_52AA_M		
#define GD_PHASE_LEG_R1S1_52AA		
#define GD_PHASE_LEG_R1S1_52AA_M		
#define GD_PHASE_LEG_R1S2_52AA		
#define GD_PHASE_LEG_R1S2_52AA_M		
#define GD_PHASE_LEG_R1S3_52AA		
#define GD_PHASE_LEG_R1S3_52AA_M		
#define GD_PHASE_NON_LEG_R0S0_52AA		
#define GD_PHASE_NON_LEG_R0S0_52AA_M		
#define GD_PHASE_NON_LEG_R0S1_52AA		
#define GD_PHASE_NON_LEG_R0S1_52AA_M		
#define GD_PHASE_NON_LEG_R1S0_52AA		
#define GD_PHASE_NON_LEG_R1S0_52AA_M		
#define GD_PHASE_NON_LEG_R1S1_52AA		
#define GD_PHASE_NON_LEG_R1S1_52AA_M		
#define GI_FCTR_LEGACY_0_52AA		
#define GI_FCTR_LEGACY_0_52AA_M		
#define GI_FCTR_LEGACY_1_52AA		
#define GI_FCTR_LEGACY_1_52AA_M		
#define GI_FCTR_LEGACY_2_52AA		
#define GI_FCTR_LEGACY_2_52AA_M		
#define GI_FCTR_LEGACY_3_52AA		
#define GI_FCTR_LEGACY_3_52AA_M		
#define GI_FCTR_LEGACY_4_52AA		
#define GI_FCTR_LEGACY_4_52AA_M		
#define TMAX_IDX_LEG_R1_52AA		
#define TMAX_IDX_LEG_R1_52AA_M		
#define GI_FCTR_LEGACY_5_52AA		
#define GI_FCTR_LEGACY_5_52AA_M		
#define GI_FCTR_NONLEGACY_0_52AA		
#define GI_FCTR_NONLEGACY_0_52AA_M		
#define GI_FCTR_NONLEGACY_1_52AA		
#define GI_FCTR_NONLEGACY_1_52AA_M		
#define GI_FCTR_NONLEGACY_2_52AA		
#define GI_FCTR_NONLEGACY_2_52AA_M		
#define TMAX_IDX_NON_LEG_R0_52AA		
#define TMAX_IDX_NON_LEG_R0_52AA_M		
#define GI_FCTR_NONLEGACY_3_52AA		
#define GI_FCTR_NONLEGACY_3_52AA_M		
#define GI_FCTR_NONLEGACY_4_52AA		
#define GI_FCTR_NONLEGACY_4_52AA_M		
#define GI_FCTR_NONLEGACY_5_52AA		
#define GI_FCTR_NONLEGACY_5_52AA_M		
#define SNR_LVL_0_52AA		
#define SNR_LVL_0_52AA_M		
#define HE_NUM_BAND_EDGE_TONE_52AA		
#define HE_NUM_BAND_EDGE_TONE_52AA_M		
#define SNR_LVL_1_52AA		
#define SNR_LVL_1_52AA_M		
#define SNR_LVL_2_52AA		
#define SNR_LVL_2_52AA_M		
#define SNR_LVL_3_52AA		
#define SNR_LVL_3_52AA_M		
#define SNR_LVL_4_52AA		
#define SNR_LVL_4_52AA_M		
#define SNR_LVL_5_52AA		
#define SNR_LVL_5_52AA_M		
#define SNR_SMO_THR_52AA		
#define SNR_SMO_THR_52AA_M		
#define SNR_SMO_THR_1XLTF_52AA		
#define SNR_SMO_THR_1XLTF_52AA_M		
#define SNR_SMO_THR_2XLTF_52AA		
#define SNR_SMO_THR_2XLTF_52AA_M		
#define PDP_INSIDE_PHASE_ROTATE_52AA		
#define PDP_INSIDE_PHASE_ROTATE_52AA_M		
#define PDP_WGT_DIST_1X_52AA		
#define PDP_WGT_DIST_1X_52AA_M		
#define TMAX_IDX_NON_LEG_R0S0_52AA		
#define TMAX_IDX_NON_LEG_R0S0_52AA_M		
#define PDP_WGT_DIST_2X_52AA		
#define PDP_WGT_DIST_2X_52AA_M		
#define PDP_WGT_DIST_3X_52AA		0x1148
#define PDP_WGT_DIST_3X_52AA_M		0x1F
#define TMAX_IDX_NON_LEG_R0S1_52AA	0x1148	
#define TMAX_IDX_NON_LEG_R0S1_52AA_M	0x1E0	
#define TMAX_IDX_NON_LEG_R1S0_52AA	0x1148	
#define TMAX_IDX_NON_LEG_R1S0_52AA_M	0x1E00	
#define TMAX_IDX_NON_LEG_R1S1_52AA	0x1148	
#define TMAX_IDX_NON_LEG_R1S1_52AA_M	0x1E000	
#define SNR_IDX_LEG_R0_52AA		0x1148
#define SNR_IDX_LEG_R0_52AA_M		0xE0000
#define SNR_IDX_LEG_R1_52AA		0x1148
#define SNR_IDX_LEG_R1_52AA_M		0x700000
#define SNR_IDX_NON_LEG_R0S0_52AA	0x1148	
#define SNR_IDX_NON_LEG_R0S0_52AA_M	0x3800000	
#define SNR_IDX_NON_LEG_R0S1_52AA	0x1148	
#define SNR_IDX_NON_LEG_R0S1_52AA_M	0x1C000000	
#define SNR_IDX_NON_LEG_R1S0_52AA	0x1148	
#define SNR_IDX_NON_LEG_R1S0_52AA_M	0xE0000000	
#define SNR_IDX_NON_LEG_R1S1_52AA	0x1148	
#define SNR_IDX_NON_LEG_R1S1_52AA_M	0x7	
#define NUM_BAND_EDGE_TONE_52AA		0x114C
#define NUM_BAND_EDGE_TONE_52AA_M	0x38	
#define PHYSTS_PDP_HE_AND_GI_TYPE_0_52AA	0x114C	
#define PHYSTS_PDP_HE_AND_GI_TYPE_0_52AA_M	0x1C0	
#define PHYSTS_PDP_HE_AND_GI_TYPE_1_52AA	0x114C	
#define PHYSTS_PDP_HE_AND_GI_TYPE_1_52AA_M	0xE00	
#define PHYSTS_PDP_HE_AND_GI_TYPE_2_52AA	0x114C	
#define PHYSTS_PDP_HE_AND_GI_TYPE_2_52AA_M	0x7000	
#define PHYSTS_PDP_HE_AND_GI_TYPE_3_52AA	0x114C	
#define PHYSTS_PDP_HE_AND_GI_TYPE_3_52AA_M	0x38000	
#define PHYSTS_PDP_HE_AND_GI_TYPE_4_52AA	0x114C	
#define PHYSTS_PDP_HE_AND_GI_TYPE_4_52AA_M	0x1C0000	
#define PSD_FFT_IDX_52AA		0x1150
#define PSD_FFT_IDX_52AA_M		0x7FF
#define PSD_IQ_SEL_52AA		
#define PSD_IQ_SEL_52AA_M		
#define PSD_L_AVG_52AA		
#define PSD_L_AVG_52AA_M		
#define PSD_N_DFT_52AA		
#define PSD_N_DFT_52AA_M		
#define PSD_IN_PATH_SEL_52AA		
#define PSD_IN_PATH_SEL_52AA_M		
#define PSD_IN_SOURCE_SEL_52AA		
#define PSD_IN_SOURCE_SEL_52AA_M		
#define PSD_START_52AA		
#define PSD_START_52AA_M		
#define PSD_ENABLE_52AA		0x1150
#define PSD_ENABLE_52AA_M		0x400000	
#define K_SEL_1024QAM_SNR_TH1_52AA		
#define K_SEL_1024QAM_SNR_TH1_52AA_M		
#define K_SEL_1024QAM_SNR_TH2_52AA		
#define K_SEL_1024QAM_SNR_TH2_52AA_M		
#define K_SEL_1024QAM_SNR_TH3_52AA		
#define K_SEL_1024QAM_SNR_TH3_52AA_M		
#define K_SEL_1024QAM_SNR_TH4_52AA		
#define K_SEL_1024QAM_SNR_TH4_52AA_M		
#define K_SEL_1024QAM_SNR_TH5_52AA		
#define K_SEL_1024QAM_SNR_TH5_52AA_M		
#define K_SEL_EN_52AA		
#define K_SEL_EN_52AA_M		
#define K_SEL_USE_CONDNUM_EN_52AA		
#define K_SEL_USE_CONDNUM_EN_52AA_M		
#define K_SEL_16QAM_SNR_TH1_52AA		
#define K_SEL_16QAM_SNR_TH1_52AA_M		
#define K_SEL_16QAM_SNR_TH2_52AA		
#define K_SEL_16QAM_SNR_TH2_52AA_M		
#define K_SEL_16QAM_SNR_TH3_52AA		
#define K_SEL_16QAM_SNR_TH3_52AA_M		
#define K_SEL_256QAM_SNR_TH1_52AA		
#define K_SEL_256QAM_SNR_TH1_52AA_M		
#define K_SEL_256QAM_SNR_TH2_52AA		
#define K_SEL_256QAM_SNR_TH2_52AA_M		
#define MANUAL_SET_K_FCTR_52AA		
#define MANUAL_SET_K_FCTR_52AA_M		
#define K_SEL_256QAM_SNR_TH3_52AA		
#define K_SEL_256QAM_SNR_TH3_52AA_M		
#define K_SEL_256QAM_SNR_TH4_52AA		
#define K_SEL_256QAM_SNR_TH4_52AA_M		
#define K_SEL_256QAM_SNR_TH5_52AA		
#define K_SEL_256QAM_SNR_TH5_52AA_M		
#define K_SEL_64QAM_SNR_TH1_52AA		
#define K_SEL_64QAM_SNR_TH1_52AA_M		
#define K_SEL_64QAM_SNR_TH2_52AA		
#define K_SEL_64QAM_SNR_TH2_52AA_M		
#define K_SEL_64QAM_SNR_TH3_52AA		
#define K_SEL_64QAM_SNR_TH3_52AA_M		
#define K_SEL_64QAM_SNR_TH4_52AA		
#define K_SEL_64QAM_SNR_TH4_52AA_M		
#define K_SEL_64QAM_SNR_TH5_52AA		
#define K_SEL_64QAM_SNR_TH5_52AA_M		
#define K_SEL_1024QAM_CH_52AA		
#define K_SEL_1024QAM_CH_52AA_M		
#define K_SEL_1024QAM_L1_52AA		
#define K_SEL_1024QAM_L1_52AA_M		
#define K_SEL_1024QAM_L2_52AA		
#define K_SEL_1024QAM_L2_52AA_M		
#define K_SEL_1024QAM_L3_52AA		
#define K_SEL_1024QAM_L3_52AA_M		
#define K_SEL_1024QAM_L4_52AA		
#define K_SEL_1024QAM_L4_52AA_M		
#define K_SEL_1024QAM_L5_52AA		
#define K_SEL_1024QAM_L5_52AA_M		
#define K_SEL_1024QAM_CONDNUM_TH_52AA		
#define K_SEL_1024QAM_CONDNUM_TH_52AA_M		
#define K_SEL_16QAM_CH_52AA		
#define K_SEL_16QAM_CH_52AA_M		
#define K_SEL_16QAM_L1_52AA		
#define K_SEL_16QAM_L1_52AA_M		
#define K_SEL_16QAM_L2_52AA		
#define K_SEL_16QAM_L2_52AA_M		
#define K_SEL_16QAM_L3_52AA		
#define K_SEL_16QAM_L3_52AA_M		
#define K_SEL_16QAM_CONDNUM_TH_52AA		
#define K_SEL_16QAM_CONDNUM_TH_52AA_M		
#define K_SEL_256QAM_CH_52AA		
#define K_SEL_256QAM_CH_52AA_M		
#define K_SEL_256QAM_L1_52AA		
#define K_SEL_256QAM_L1_52AA_M		
#define K_SEL_256QAM_L2_52AA		
#define K_SEL_256QAM_L2_52AA_M		
#define K_SEL_256QAM_L3_52AA		
#define K_SEL_256QAM_L3_52AA_M		
#define K_SEL_256QAM_L4_52AA		
#define K_SEL_256QAM_L4_52AA_M		
#define K_SEL_256QAM_L5_52AA		
#define K_SEL_256QAM_L5_52AA_M		
#define K_SEL_256QAM_CONDNUM_TH_52AA		
#define K_SEL_256QAM_CONDNUM_TH_52AA_M		
#define K_SEL_64QAM_CH_52AA		
#define K_SEL_64QAM_CH_52AA_M		
#define K_SEL_64QAM_L1_52AA		
#define K_SEL_64QAM_L1_52AA_M		
#define K_SEL_64QAM_L2_52AA		
#define K_SEL_64QAM_L2_52AA_M		
#define K_SEL_64QAM_L3_52AA		
#define K_SEL_64QAM_L3_52AA_M		
#define K_SEL_64QAM_L4_52AA		
#define K_SEL_64QAM_L4_52AA_M		
#define K_SEL_64QAM_L5_52AA		
#define K_SEL_64QAM_L5_52AA_M		
#define K_SEL_64QAM_CONDNUM_TH_52AA		
#define K_SEL_64QAM_CONDNUM_TH_52AA_M		
#define INDI_QBPSK_CHK_EN_52AA		
#define INDI_QBPSK_CHK_EN_52AA_M		
#define CHK_BFSNR_QUANTIZATION_ERROR_EN_52AA		
#define CHK_BFSNR_QUANTIZATION_ERROR_EN_52AA_M		
#define MPDU_OK_CNT_USR0_TAR_CONTENT_52AA		
#define MPDU_OK_CNT_USR0_TAR_CONTENT_52AA_M		
#define MPDU_OK_CNT_USR1_TAR_CONTENT_52AA		
#define MPDU_OK_CNT_USR1_TAR_CONTENT_52AA_M		
#define MPDU_OK_CNT_USR2_TAR_CONTENT_52AA		
#define MPDU_OK_CNT_USR2_TAR_CONTENT_52AA_M		
#define MPDU_OK_CNT_USR3_TAR_CONTENT_52AA		
#define MPDU_OK_CNT_USR3_TAR_CONTENT_52AA_M		
#define TARGET_FRAME_TYPE_52AA		
#define TARGET_FRAME_TYPE_52AA_M		
#define TARGET_MAC_ADDRESS_8BITS_52AA		
#define TARGET_MAC_ADDRESS_8BITS_52AA_M		
#define MPDU_OK_CNT_MODE_52AA		
#define MPDU_OK_CNT_MODE_52AA_M		
#define VHT_USR_POSITION_52AA		
#define VHT_USR_POSITION_52AA_M		
#define MPDU_OK_CNT_USR0_EN_52AA		
#define MPDU_OK_CNT_USR0_EN_52AA_M		
#define MPDU_OK_CNT_USR1_EN_52AA		
#define MPDU_OK_CNT_USR1_EN_52AA_M		
#define MPDU_OK_CNT_USR2_EN_52AA		
#define MPDU_OK_CNT_USR2_EN_52AA_M		
#define MPDU_OK_CNT_USR3_EN_52AA		
#define MPDU_OK_CNT_USR3_EN_52AA_M		
#define TARGET_FRAME_TYPE_EN_52AA		
#define TARGET_FRAME_TYPE_EN_52AA_M		
#define TARGET_MAC_ADDRESS_LSB_EN_52AA		
#define TARGET_MAC_ADDRESS_LSB_EN_52AA_M		
#define MANUAL_TD_CFO_SEG0_52AA		
#define MANUAL_TD_CFO_SEG0_52AA_M		
#define MANUAL_TD_CFO_SEG1_52AA		
#define MANUAL_TD_CFO_SEG1_52AA_M		
#define SBDRDY_WINDOW_LEN_52AA		
#define SBDRDY_WINDOW_LEN_52AA_M		
#define MANUAL_TD_CFO_EN_52AA		
#define MANUAL_TD_CFO_EN_52AA_M		
#define EARLY_TERMINATION_TH_0_52AA		
#define EARLY_TERMINATION_TH_0_52AA_M		
#define EARLY_TERMINATION_TH_1_52AA		
#define EARLY_TERMINATION_TH_1_52AA_M		
#define EARLY_TERMINATION_TH_2_52AA		
#define EARLY_TERMINATION_TH_2_52AA_M		
#define EARLY_TERMINATION_TH_3_52AA		
#define EARLY_TERMINATION_TH_3_52AA_M		
#define LDPC_SCAL_FCTR_52AA		
#define LDPC_SCAL_FCTR_52AA_M		
#define EARLY_TERMINATION_BACKWARD_STEP_52AA		
#define EARLY_TERMINATION_BACKWARD_STEP_52AA_M		
#define EARLY_TERMINATION_FORWARD_STEP_52AA		
#define EARLY_TERMINATION_FORWARD_STEP_52AA_M		
#define LLR_SYNDROME_CHK_EN_52AA		
#define LLR_SYNDROME_CHK_EN_52AA_M		
#define EARLY_TERMINATION_EN_52AA		
#define EARLY_TERMINATION_EN_52AA_M		
#define TBCOMCT_RXTIME_52AA		
#define TBCOMCT_RXTIME_52AA_M		
#define TBCOMCT_N_SYM_52AA		
#define TBCOMCT_N_SYM_52AA_M		
#define TBUSRCT0_MCS_52AA		
#define TBUSRCT0_MCS_52AA_M		
#define TBCOMCT_DBW_IDX_52AA		
#define TBCOMCT_DBW_IDX_52AA_M		
#define TBCOMCT_N_USR_52AA		
#define TBCOMCT_N_USR_52AA_M		
#define TBUSRCT0_RU_ALLOC_52AA		
#define TBUSRCT0_RU_ALLOC_52AA_M		
#define TBUSRCT0_U_ID_52AA		
#define TBUSRCT0_U_ID_52AA_M		
#define TBUSRCT1_RU_ALLOC_52AA		
#define TBUSRCT1_RU_ALLOC_52AA_M		
#define TBUSRCT1_U_ID_52AA		
#define TBUSRCT1_U_ID_52AA_M		
#define TBUSRCT2_RU_ALLOC_52AA		
#define TBUSRCT2_RU_ALLOC_52AA_M		
#define TBUSRCT2_U_ID_52AA		
#define TBUSRCT2_U_ID_52AA_M		
#define TBUSRCT3_RU_ALLOC_52AA		
#define TBUSRCT3_RU_ALLOC_52AA_M		
#define TBUSRCT3_U_ID_52AA		
#define TBUSRCT3_U_ID_52AA_M		
#define TBUSRCT1_MCS_52AA		
#define TBUSRCT1_MCS_52AA_M		
#define TBUSRCT2_MCS_52AA		
#define TBUSRCT2_MCS_52AA_M		
#define TBUSRCT3_MCS_52AA		
#define TBUSRCT3_MCS_52AA_M		
#define TBCOMCT_N_LTF_52AA		
#define TBCOMCT_N_LTF_52AA_M		
#define TBCOMCT_PKT_EXT_IDX_52AA		
#define TBCOMCT_PKT_EXT_IDX_52AA_M		
#define TBUSRCT0_N_STS_52AA		
#define TBUSRCT0_N_STS_52AA_M		
#define TBUSRCT0_N_STS_RU_TOT_52AA		
#define TBUSRCT0_N_STS_RU_TOT_52AA_M		
#define TBUSRCT0_STRT_STS_52AA		
#define TBUSRCT0_STRT_STS_52AA_M		
#define TBUSRCT1_N_STS_52AA		
#define TBUSRCT1_N_STS_52AA_M		
#define TBUSRCT1_N_STS_RU_TOT_52AA		
#define TBUSRCT1_N_STS_RU_TOT_52AA_M		
#define TBUSRCT1_STRT_STS_52AA		
#define TBUSRCT1_STRT_STS_52AA_M		
#define TBUSRCT2_N_STS_52AA		
#define TBUSRCT2_N_STS_52AA_M		
#define TBUSRCT2_N_STS_RU_TOT_52AA		
#define TBUSRCT2_N_STS_RU_TOT_52AA_M		
#define TBUSRCT2_STRT_STS_52AA		
#define TBUSRCT2_STRT_STS_52AA_M		
#define TBUSRCT3_N_STS_52AA		
#define TBUSRCT3_N_STS_52AA_M		
#define TBUSRCT3_N_STS_RU_TOT_52AA		
#define TBUSRCT3_N_STS_RU_TOT_52AA_M		
#define TBUSRCT3_STRT_STS_52AA		
#define TBUSRCT3_STRT_STS_52AA_M		
#define TBCOMCT_GI_TYPE_52AA		
#define TBCOMCT_GI_TYPE_52AA_M		
#define TBCOMCT_LTF_TYPE_52AA		
#define TBCOMCT_LTF_TYPE_52AA_M		
#define TBCOMCT_PRE_FEC_FCTR_52AA		
#define TBCOMCT_PRE_FEC_FCTR_52AA_M		
#define PPDU_STANDBY_52AA		
#define PPDU_STANDBY_52AA_M		
#define TBCOMCT_DOPPLER_EN_52AA		
#define TBCOMCT_DOPPLER_EN_52AA_M		
#define TBCOMCT_LDPC_EXTR_52AA		
#define TBCOMCT_LDPC_EXTR_52AA_M		
#define TBCOMCT_MIDAMBLE_MODE_52AA		
#define TBCOMCT_MIDAMBLE_MODE_52AA_M		
#define TBCOMCT_MUMIMO_LTF_MODE_EN_52AA		
#define TBCOMCT_MUMIMO_LTF_MODE_EN_52AA_M		
#define TBCOMCT_NDP_52AA		
#define TBCOMCT_NDP_52AA_M		
#define TBCOMCT_STBC_EN_52AA		
#define TBCOMCT_STBC_EN_52AA_M		
#define TBUSRCT0_DCM_EN_52AA		
#define TBUSRCT0_DCM_EN_52AA_M		
#define TBUSRCT0_FEC_TYPE_52AA		
#define TBUSRCT0_FEC_TYPE_52AA_M		
#define TBUSRCT1_DCM_EN_52AA		
#define TBUSRCT1_DCM_EN_52AA_M		
#define TBUSRCT1_FEC_TYPE_52AA		
#define TBUSRCT1_FEC_TYPE_52AA_M		
#define TBUSRCT2_DCM_EN_52AA		
#define TBUSRCT2_DCM_EN_52AA_M		
#define TBUSRCT2_FEC_TYPE_52AA		
#define TBUSRCT2_FEC_TYPE_52AA_M		
#define TBUSRCT3_DCM_EN_52AA		
#define TBUSRCT3_DCM_EN_52AA_M		
#define TBUSRCT3_FEC_TYPE_52AA		
#define TBUSRCT3_FEC_TYPE_52AA_M		
#define COLLISION_USR_SNR_DET_TH_52AA		
#define COLLISION_USR_SNR_DET_TH_52AA_M		
#define COLLISION_USR_PW_DET_TH_52AA		
#define COLLISION_USR_PW_DET_TH_52AA_M		
#define EMPTY_USR_PW_DET_TH_52AA		
#define EMPTY_USR_PW_DET_TH_52AA_M		
#define HESIGB_EXTRA_PHASE_SCAL_FCTR_52AA		
#define HESIGB_EXTRA_PHASE_SCAL_FCTR_52AA_M		
#define LLR_NVAR_SCAL_52AA		
#define LLR_NVAR_SCAL_52AA_M		
#define HE_20M_STA_CH_ALLOC_52AA		
#define HE_20M_STA_CH_ALLOC_52AA_M		
#define BWD_S80_THD_52AA		
#define BWD_S80_THD_52AA_M		
#define LLR_NVAR_SEL_52AA		
#define LLR_NVAR_SEL_52AA_M		
#define CHSMO_EN_52AA		
#define CHSMO_EN_52AA_M		
#define CHSMO_IDX_MOD_EN_52AA		
#define CHSMO_IDX_MOD_EN_52AA_M		
#define HE_20M_STA_EN_52AA		
#define HE_20M_STA_EN_52AA_M		
#define HE_TB_STF_CFO_EST_EN_52AA		
#define HE_TB_STF_CFO_EST_EN_52AA_M		
#define L2_CFO_TRACKING_EN_52AA		
#define L2_CFO_TRACKING_EN_52AA_M		
#define LNA_BASED_TRK_UPD_EN_52AA		
#define LNA_BASED_TRK_UPD_EN_52AA_M		
#define COLLISION_USR_STAT_DET_EN_52AA		
#define COLLISION_USR_STAT_DET_EN_52AA_M		
#define EMPTY_USR_PW_DET_NON_TB_EN_52AA		
#define EMPTY_USR_PW_DET_NON_TB_EN_52AA_M		
#define SIGVAL_RPT_EN_52AA		
#define SIGVAL_RPT_EN_52AA_M		
#define STBC_CH_CONSIST_EN_52AA		
#define STBC_CH_CONSIST_EN_52AA_M		
#define TRK_UPD_EN_PLCP_FORCE_ON_52AA		
#define TRK_UPD_EN_PLCP_FORCE_ON_52AA_M		
#define RU_END_IDX_52AA		
#define RU_END_IDX_52AA_M		
#define RU_START_IDX_52AA		
#define RU_START_IDX_52AA_M		
#define RX_NR_52AA		
#define RX_NR_52AA_M		
#define HT_CB_52AA		
#define HT_CB_52AA_M		
#define NDPA_FEEDBACK_TYPE_52AA		
#define NDPA_FEEDBACK_TYPE_52AA_M		
#define RX_NG_52AA		
#define RX_NG_52AA_M		
#define RX_NC_52AA		
#define RX_NC_52AA_M		
#define VHT_HE_CB_52AA		
#define VHT_HE_CB_52AA_M		
#define CSI_PARA_EN_52AA		
#define CSI_PARA_EN_52AA_M		
#define SEG0_SET1_CSI_WGT_TONE_IDX_52AA		
#define SEG0_SET1_CSI_WGT_TONE_IDX_52AA_M		
#define SEG0_SET2_CSI_WGT_TONE_IDX_52AA		
#define SEG0_SET2_CSI_WGT_TONE_IDX_52AA_M		
#define CFO_CSI_WGT_TH_52AA		
#define CFO_CSI_WGT_TH_52AA_M		
#define CFO_CSI_WGT_VAL_52AA		
#define CFO_CSI_WGT_VAL_52AA_M		
#define CSI_MASK_TH_52AA		
#define CSI_MASK_TH_52AA_M		
#define CFO_CSI_WGT_EN_52AA		
#define CFO_CSI_WGT_EN_52AA_M		
#define SEG1_SET1_CSI_WGT_TONE_IDX_52AA		
#define SEG1_SET1_CSI_WGT_TONE_IDX_52AA_M		
#define SEG1_SET2_CSI_WGT_TONE_IDX_52AA		
#define SEG1_SET2_CSI_WGT_TONE_IDX_52AA_M		
#define CSI_WGT_RSSI_TH_52AA		
#define CSI_WGT_RSSI_TH_52AA_M		
#define SEG0_SET1_CSI_WGT_1X_VAL_TONE0_52AA		
#define SEG0_SET1_CSI_WGT_1X_VAL_TONE0_52AA_M		
#define SEG0_SET1_CSI_WGT_1X_VAL_TONE1_52AA		
#define SEG0_SET1_CSI_WGT_1X_VAL_TONE1_52AA_M		
#define CSI_WGT_4X_MORE_EN_52AA		
#define CSI_WGT_4X_MORE_EN_52AA_M		
#define SEG0_SET1_CSI_WGT_1X_VAL_TONE2_52AA		
#define SEG0_SET1_CSI_WGT_1X_VAL_TONE2_52AA_M		
#define SEG0_SET1_CSI_WGT_1X_VAL_TONE3_52AA		
#define SEG0_SET1_CSI_WGT_1X_VAL_TONE3_52AA_M		
#define SEG0_SET1_CSI_WGT_2X_VAL_TONE0_52AA		
#define SEG0_SET1_CSI_WGT_2X_VAL_TONE0_52AA_M		
#define SEG0_SET1_CSI_WGT_2X_VAL_TONE1_52AA		
#define SEG0_SET1_CSI_WGT_2X_VAL_TONE1_52AA_M		
#define SEG0_SET1_CSI_WGT_2X_VAL_TONE2_52AA		
#define SEG0_SET1_CSI_WGT_2X_VAL_TONE2_52AA_M		
#define SEG0_SET1_CSI_WGT_2X_VAL_TONE3_52AA		
#define SEG0_SET1_CSI_WGT_2X_VAL_TONE3_52AA_M		
#define SEG0_SET1_CSI_WGT_4X_MORE_LFT_TONES_52AA		
#define SEG0_SET1_CSI_WGT_4X_MORE_LFT_TONES_52AA_M		
#define SEG0_SET1_CSI_WGT_4X_MORE_RHT_TONES_52AA		
#define SEG0_SET1_CSI_WGT_4X_MORE_RHT_TONES_52AA_M		
#define SEG0_SET1_CSI_WGT_VAL_TONE0_52AA		
#define SEG0_SET1_CSI_WGT_VAL_TONE0_52AA_M		
#define SEG0_SET1_CSI_WGT_VAL_TONE1_52AA		
#define SEG0_SET1_CSI_WGT_VAL_TONE1_52AA_M		
#define SEG0_SET1_CSI_WGT_1X_LFT_TONES_52AA		
#define SEG0_SET1_CSI_WGT_1X_LFT_TONES_52AA_M		
#define SEG0_SET1_CSI_WGT_VAL_TONE2_52AA		
#define SEG0_SET1_CSI_WGT_VAL_TONE2_52AA_M		
#define SEG0_SET1_CSI_WGT_VAL_TONE3_52AA		
#define SEG0_SET1_CSI_WGT_VAL_TONE3_52AA_M		
#define SEG0_SET2_CSI_WGT_1X_VAL_TONE0_52AA		
#define SEG0_SET2_CSI_WGT_1X_VAL_TONE0_52AA_M		
#define SEG0_SET2_CSI_WGT_1X_VAL_TONE1_52AA		
#define SEG0_SET2_CSI_WGT_1X_VAL_TONE1_52AA_M		
#define SEG0_SET2_CSI_WGT_1X_VAL_TONE2_52AA		
#define SEG0_SET2_CSI_WGT_1X_VAL_TONE2_52AA_M		
#define SEG0_SET2_CSI_WGT_1X_VAL_TONE3_52AA		
#define SEG0_SET2_CSI_WGT_1X_VAL_TONE3_52AA_M		
#define SEG0_SET2_CSI_WGT_2X_VAL_TONE0_52AA		
#define SEG0_SET2_CSI_WGT_2X_VAL_TONE0_52AA_M		
#define SEG0_SET2_CSI_WGT_2X_VAL_TONE1_52AA		
#define SEG0_SET2_CSI_WGT_2X_VAL_TONE1_52AA_M		
#define SEG0_SET2_CSI_WGT_2X_VAL_TONE2_52AA		
#define SEG0_SET2_CSI_WGT_2X_VAL_TONE2_52AA_M		
#define SEG0_SET2_CSI_WGT_2X_VAL_TONE3_52AA		
#define SEG0_SET2_CSI_WGT_2X_VAL_TONE3_52AA_M		
#define SEG0_SET1_CSI_WGT_1X_RHT_TONES_52AA		
#define SEG0_SET1_CSI_WGT_1X_RHT_TONES_52AA_M		
#define SEG0_SET2_CSI_WGT_4X_MORE_LFT_TONES_52AA		
#define SEG0_SET2_CSI_WGT_4X_MORE_LFT_TONES_52AA_M		
#define SEG0_SET2_CSI_WGT_4X_MORE_RHT_TONES_52AA		
#define SEG0_SET2_CSI_WGT_4X_MORE_RHT_TONES_52AA_M		
#define SEG0_SET2_CSI_WGT_VAL_TONE0_52AA		
#define SEG0_SET2_CSI_WGT_VAL_TONE0_52AA_M		
#define SEG0_SET2_CSI_WGT_VAL_TONE1_52AA		
#define SEG0_SET2_CSI_WGT_VAL_TONE1_52AA_M		
#define SEG0_SET2_CSI_WGT_VAL_TONE2_52AA		
#define SEG0_SET2_CSI_WGT_VAL_TONE2_52AA_M		
#define SEG0_SET2_CSI_WGT_VAL_TONE3_52AA		
#define SEG0_SET2_CSI_WGT_VAL_TONE3_52AA_M		
#define SEG1_SET1_CSI_WGT_VAL_TONE0_52AA		
#define SEG1_SET1_CSI_WGT_VAL_TONE0_52AA_M		
#define SEG1_SET1_CSI_WGT_VAL_TONE1_52AA		
#define SEG1_SET1_CSI_WGT_VAL_TONE1_52AA_M		
#define SEG1_SET1_CSI_WGT_VAL_TONE2_52AA		
#define SEG1_SET1_CSI_WGT_VAL_TONE2_52AA_M		
#define SEG1_SET1_CSI_WGT_VAL_TONE3_52AA		
#define SEG1_SET1_CSI_WGT_VAL_TONE3_52AA_M		
#define SEG0_SET1_CSI_WGT_2X_LFT_TONES_52AA		
#define SEG0_SET1_CSI_WGT_2X_LFT_TONES_52AA_M		
#define SEG1_SET2_CSI_WGT_VAL_TONE0_52AA		
#define SEG1_SET2_CSI_WGT_VAL_TONE0_52AA_M		
#define SEG1_SET2_CSI_WGT_VAL_TONE1_52AA		
#define SEG1_SET2_CSI_WGT_VAL_TONE1_52AA_M		
#define SEG1_SET2_CSI_WGT_VAL_TONE2_52AA		
#define SEG1_SET2_CSI_WGT_VAL_TONE2_52AA_M		
#define SEG1_SET2_CSI_WGT_VAL_TONE3_52AA		
#define SEG1_SET2_CSI_WGT_VAL_TONE3_52AA_M		
#define SEG0_SET1_CSI_WGT_2X_RHT_TONES_52AA		
#define SEG0_SET1_CSI_WGT_2X_RHT_TONES_52AA_M		
#define SEG0_SET1_CSI_WGT_LFT_TONES_52AA		
#define SEG0_SET1_CSI_WGT_LFT_TONES_52AA_M		
#define SEG0_SET1_CSI_WGT_RHT_TONES_52AA		
#define SEG0_SET1_CSI_WGT_RHT_TONES_52AA_M		
#define SEG0_SET2_CSI_WGT_1X_LFT_TONES_52AA		
#define SEG0_SET2_CSI_WGT_1X_LFT_TONES_52AA_M		
#define SEG0_SET2_CSI_WGT_1X_RHT_TONES_52AA		
#define SEG0_SET2_CSI_WGT_1X_RHT_TONES_52AA_M		
#define SEG0_SET2_CSI_WGT_2X_LFT_TONES_52AA		
#define SEG0_SET2_CSI_WGT_2X_LFT_TONES_52AA_M		
#define SEG0_SET2_CSI_WGT_2X_RHT_TONES_52AA		
#define SEG0_SET2_CSI_WGT_2X_RHT_TONES_52AA_M		
#define SEG0_SET2_CSI_WGT_LFT_TONES_52AA		
#define SEG0_SET2_CSI_WGT_LFT_TONES_52AA_M		
#define SEG0_SET2_CSI_WGT_RHT_TONES_52AA		
#define SEG0_SET2_CSI_WGT_RHT_TONES_52AA_M		
#define SEG1_SET1_CSI_WGT_1X_LFT_TONES_52AA		
#define SEG1_SET1_CSI_WGT_1X_LFT_TONES_52AA_M		
#define SEG1_SET1_CSI_WGT_1X_RHT_TONES_52AA		
#define SEG1_SET1_CSI_WGT_1X_RHT_TONES_52AA_M		
#define SEG1_SET1_CSI_WGT_2X_LFT_TONES_52AA		
#define SEG1_SET1_CSI_WGT_2X_LFT_TONES_52AA_M		
#define SEG1_SET1_CSI_WGT_2X_RHT_TONES_52AA		
#define SEG1_SET1_CSI_WGT_2X_RHT_TONES_52AA_M		
#define SEG1_SET1_CSI_WGT_LFT_TONES_52AA		
#define SEG1_SET1_CSI_WGT_LFT_TONES_52AA_M		
#define SEG1_SET1_CSI_WGT_RHT_TONES_52AA		
#define SEG1_SET1_CSI_WGT_RHT_TONES_52AA_M		
#define SEG1_SET2_CSI_WGT_1X_LFT_TONES_52AA		
#define SEG1_SET2_CSI_WGT_1X_LFT_TONES_52AA_M		
#define SEG1_SET2_CSI_WGT_1X_RHT_TONES_52AA		
#define SEG1_SET2_CSI_WGT_1X_RHT_TONES_52AA_M		
#define SEG1_SET2_CSI_WGT_2X_LFT_TONES_52AA		
#define SEG1_SET2_CSI_WGT_2X_LFT_TONES_52AA_M		
#define SEG1_SET2_CSI_WGT_2X_RHT_TONES_52AA		
#define SEG1_SET2_CSI_WGT_2X_RHT_TONES_52AA_M		
#define SEG1_SET2_CSI_WGT_LFT_TONES_52AA		
#define SEG1_SET2_CSI_WGT_LFT_TONES_52AA_M		
#define SEG1_SET2_CSI_WGT_RHT_TONES_52AA		
#define SEG1_SET2_CSI_WGT_RHT_TONES_52AA_M		
#define CSI_WGT_RSSI_BYPASS_EN_52AA		
#define CSI_WGT_RSSI_BYPASS_EN_52AA_M		
#define SEG0_SET1_CSI_WGT_EN_52AA		
#define SEG0_SET1_CSI_WGT_EN_52AA_M		
#define SEG0_SET2_CSI_WGT_EN_52AA		
#define SEG0_SET2_CSI_WGT_EN_52AA_M		
#define SEG1_SET1_CSI_WGT_EN_52AA		
#define SEG1_SET1_CSI_WGT_EN_52AA_M		
#define SEG1_SET2_CSI_WGT_EN_52AA		
#define SEG1_SET2_CSI_WGT_EN_52AA_M		
#define PROCR_MAX_NSTS_SMO_HW_52AA		
#define PROCR_MAX_NSTS_SMO_HW_52AA_M		
#define PROCR_NOISE_RE_EST_HE_TB_EN_52AA		
#define PROCR_NOISE_RE_EST_HE_TB_EN_52AA_M		
#define PROCR_NOISE_RE_EST_HE_EN_52AA		
#define PROCR_NOISE_RE_EST_HE_EN_52AA_M		
#define PROCR_NOISE_RE_EST_HT_EN_52AA		
#define PROCR_NOISE_RE_EST_HT_EN_52AA_M		
#define PROCR_NOISE_RE_EST_VHT_EN_52AA		
#define PROCR_NOISE_RE_EST_VHT_EN_52AA_M		
#define HE_EXTRA_TONE_CHSMO_EN_52AA		
#define HE_EXTRA_TONE_CHSMO_EN_52AA_M		
#define RPT_TONE_EVM_IDX_52AA		0x11E8
#define RPT_TONE_EVM_IDX_52AA_M		0x7ff
#define SFCTR_AWGN_BCC_1SS_MCS0_52AA		
#define SFCTR_AWGN_BCC_1SS_MCS0_52AA_M		
#define SFCTR_AWGN_BCC_1SS_MCS1_52AA		
#define SFCTR_AWGN_BCC_1SS_MCS1_52AA_M		
#define SFCTR_AWGN_BCC_1SS_MCS2_52AA		
#define SFCTR_AWGN_BCC_1SS_MCS2_52AA_M		
#define LLR_COEF_52AA		
#define LLR_COEF_52AA_M		
#define SFCTR_AWGN_BCC_1SS_MCS3_52AA		
#define SFCTR_AWGN_BCC_1SS_MCS3_52AA_M		
#define SFCTR_AWGN_BCC_1SS_MCS4_52AA		
#define SFCTR_AWGN_BCC_1SS_MCS4_52AA_M		
#define SFCTR_AWGN_BCC_1SS_MCS5_52AA		
#define SFCTR_AWGN_BCC_1SS_MCS5_52AA_M		
#define SFCTR_AWGN_BCC_1SS_MCS6_52AA		
#define SFCTR_AWGN_BCC_1SS_MCS6_52AA_M		
#define SFCTR_AWGN_BCC_1SS_MCS7_52AA		
#define SFCTR_AWGN_BCC_1SS_MCS7_52AA_M		
#define UPD_SYM_EVM_52AA		
#define UPD_SYM_EVM_52AA_M		
#define SFCTR_AWGN_BCC_1SS_MCS8_52AA		
#define SFCTR_AWGN_BCC_1SS_MCS8_52AA_M		
#define SFCTR_AWGN_BCC_1SS_MCS9_52AA		
#define SFCTR_AWGN_BCC_1SS_MCS9_52AA_M		
#define SFCTR_AWGN_BCC_2SS_MCS0_52AA		
#define SFCTR_AWGN_BCC_2SS_MCS0_52AA_M		
#define SFCTR_AWGN_BCC_2SS_MCS1_52AA		
#define SFCTR_AWGN_BCC_2SS_MCS1_52AA_M		
#define SFCTR_AWGN_BCC_2SS_MCS2_52AA		
#define SFCTR_AWGN_BCC_2SS_MCS2_52AA_M		
#define DCM_BINARY_CSI_WGT_52AA		
#define DCM_BINARY_CSI_WGT_52AA_M		
#define DCM_COMBINE_EN_52AA		
#define DCM_COMBINE_EN_52AA_M		
#define SFCTR_AWGN_BCC_2SS_MCS3_52AA		
#define SFCTR_AWGN_BCC_2SS_MCS3_52AA_M		
#define SFCTR_AWGN_BCC_2SS_MCS4_52AA		
#define SFCTR_AWGN_BCC_2SS_MCS4_52AA_M		
#define SFCTR_AWGN_BCC_2SS_MCS5_52AA		
#define SFCTR_AWGN_BCC_2SS_MCS5_52AA_M		
#define SFCTR_AWGN_BCC_2SS_MCS6_52AA		
#define SFCTR_AWGN_BCC_2SS_MCS6_52AA_M		
#define SFCTR_AWGN_BCC_2SS_MCS7_52AA		
#define SFCTR_AWGN_BCC_2SS_MCS7_52AA_M		
#define EVM_RPT_OFST_EN_52AA		
#define EVM_RPT_OFST_EN_52AA_M		
#define LEGACY_2R_ANOTHER_SFCTR_EN_52AA		
#define LEGACY_2R_ANOTHER_SFCTR_EN_52AA_M		
#define SFCTR_AWGN_BCC_2SS_MCS8_52AA		
#define SFCTR_AWGN_BCC_2SS_MCS8_52AA_M		
#define SFCTR_AWGN_BCC_2SS_MCS9_52AA		
#define SFCTR_AWGN_BCC_2SS_MCS9_52AA_M		
#define SFCTR_AWGN_BCC_3SS_MCS0_52AA		
#define SFCTR_AWGN_BCC_3SS_MCS0_52AA_M		
#define SFCTR_AWGN_BCC_3SS_MCS1_52AA		
#define SFCTR_AWGN_BCC_3SS_MCS1_52AA_M		
#define SFCTR_AWGN_BCC_3SS_MCS2_52AA		
#define SFCTR_AWGN_BCC_3SS_MCS2_52AA_M		
#define DIFF_NLM_FOR_CHANNEL_EN_52AA		
#define DIFF_NLM_FOR_CHANNEL_EN_52AA_M		
#define SFCTR_AWGN_BCC_3SS_MCS3_52AA		
#define SFCTR_AWGN_BCC_3SS_MCS3_52AA_M		
#define SFCTR_AWGN_BCC_3SS_MCS4_52AA		
#define SFCTR_AWGN_BCC_3SS_MCS4_52AA_M		
#define SFCTR_AWGN_BCC_3SS_MCS5_52AA		
#define SFCTR_AWGN_BCC_3SS_MCS5_52AA_M		
#define SFCTR_AWGN_BCC_3SS_MCS6_52AA		
#define SFCTR_AWGN_BCC_3SS_MCS6_52AA_M		
#define SFCTR_AWGN_BCC_3SS_MCS7_52AA		
#define SFCTR_AWGN_BCC_3SS_MCS7_52AA_M		
#define SFCTR_AWGN_BCC_3SS_MCS8_52AA		
#define SFCTR_AWGN_BCC_3SS_MCS8_52AA_M		
#define SFCTR_AWGN_BCC_3SS_MCS9_52AA		
#define SFCTR_AWGN_BCC_3SS_MCS9_52AA_M		
#define SFCTR_AWGN_BCC_4SS_MCS0_52AA		
#define SFCTR_AWGN_BCC_4SS_MCS0_52AA_M		
#define SFCTR_AWGN_BCC_4SS_MCS1_52AA		
#define SFCTR_AWGN_BCC_4SS_MCS1_52AA_M		
#define SFCTR_AWGN_BCC_4SS_MCS2_52AA		
#define SFCTR_AWGN_BCC_4SS_MCS2_52AA_M		
#define SFCTR_AWGN_BCC_4SS_MCS3_52AA		
#define SFCTR_AWGN_BCC_4SS_MCS3_52AA_M		
#define SFCTR_AWGN_BCC_4SS_MCS4_52AA		
#define SFCTR_AWGN_BCC_4SS_MCS4_52AA_M		
#define SFCTR_AWGN_BCC_4SS_MCS5_52AA		
#define SFCTR_AWGN_BCC_4SS_MCS5_52AA_M		
#define SFCTR_AWGN_BCC_4SS_MCS6_52AA		
#define SFCTR_AWGN_BCC_4SS_MCS6_52AA_M		
#define SFCTR_AWGN_BCC_4SS_MCS7_52AA		
#define SFCTR_AWGN_BCC_4SS_MCS7_52AA_M		
#define SFCTR_AWGN_BCC_4SS_MCS8_52AA		
#define SFCTR_AWGN_BCC_4SS_MCS8_52AA_M		
#define SFCTR_AWGN_BCC_4SS_MCS9_52AA		
#define SFCTR_AWGN_BCC_4SS_MCS9_52AA_M		
#define SFCTR_AWGN_LDPC_1SS_MCS0_52AA		
#define SFCTR_AWGN_LDPC_1SS_MCS0_52AA_M		
#define SFCTR_AWGN_LDPC_1SS_MCS1_52AA		
#define SFCTR_AWGN_LDPC_1SS_MCS1_52AA_M		
#define SFCTR_AWGN_LDPC_1SS_MCS10_52AA		
#define SFCTR_AWGN_LDPC_1SS_MCS10_52AA_M		
#define SFCTR_AWGN_LDPC_1SS_MCS11_52AA		
#define SFCTR_AWGN_LDPC_1SS_MCS11_52AA_M		
#define SFCTR_AWGN_LDPC_1SS_MCS2_52AA		
#define SFCTR_AWGN_LDPC_1SS_MCS2_52AA_M		
#define SFCTR_AWGN_LDPC_1SS_MCS3_52AA		
#define SFCTR_AWGN_LDPC_1SS_MCS3_52AA_M		
#define SFCTR_AWGN_LDPC_1SS_MCS4_52AA		
#define SFCTR_AWGN_LDPC_1SS_MCS4_52AA_M		
#define SFCTR_AWGN_LDPC_1SS_MCS5_52AA		
#define SFCTR_AWGN_LDPC_1SS_MCS5_52AA_M		
#define SFCTR_AWGN_LDPC_1SS_MCS6_52AA		
#define SFCTR_AWGN_LDPC_1SS_MCS6_52AA_M		
#define SFCTR_AWGN_LDPC_1SS_MCS7_52AA		
#define SFCTR_AWGN_LDPC_1SS_MCS7_52AA_M		
#define SFCTR_AWGN_LDPC_1SS_MCS8_52AA		
#define SFCTR_AWGN_LDPC_1SS_MCS8_52AA_M		
#define SFCTR_AWGN_LDPC_1SS_MCS9_52AA		
#define SFCTR_AWGN_LDPC_1SS_MCS9_52AA_M		
#define SFCTR_AWGN_LDPC_2SS_MCS0_52AA		
#define SFCTR_AWGN_LDPC_2SS_MCS0_52AA_M		
#define SFCTR_AWGN_LDPC_2SS_MCS1_52AA		
#define SFCTR_AWGN_LDPC_2SS_MCS1_52AA_M		
#define SFCTR_AWGN_LDPC_2SS_MCS10_52AA		
#define SFCTR_AWGN_LDPC_2SS_MCS10_52AA_M		
#define SFCTR_AWGN_LDPC_2SS_MCS11_52AA		
#define SFCTR_AWGN_LDPC_2SS_MCS11_52AA_M		
#define SFCTR_AWGN_LDPC_2SS_MCS2_52AA		
#define SFCTR_AWGN_LDPC_2SS_MCS2_52AA_M		
#define SFCTR_AWGN_LDPC_2SS_MCS3_52AA		
#define SFCTR_AWGN_LDPC_2SS_MCS3_52AA_M		
#define SFCTR_AWGN_LDPC_2SS_MCS4_52AA		
#define SFCTR_AWGN_LDPC_2SS_MCS4_52AA_M		
#define SFCTR_AWGN_LDPC_2SS_MCS5_52AA		
#define SFCTR_AWGN_LDPC_2SS_MCS5_52AA_M		
#define SFCTR_AWGN_LDPC_2SS_MCS6_52AA		
#define SFCTR_AWGN_LDPC_2SS_MCS6_52AA_M		
#define SFCTR_AWGN_LDPC_2SS_MCS7_52AA		
#define SFCTR_AWGN_LDPC_2SS_MCS7_52AA_M		
#define SFCTR_AWGN_LDPC_2SS_MCS8_52AA		
#define SFCTR_AWGN_LDPC_2SS_MCS8_52AA_M		
#define SFCTR_AWGN_LDPC_2SS_MCS9_52AA		
#define SFCTR_AWGN_LDPC_2SS_MCS9_52AA_M		
#define SFCTR_AWGN_LDPC_3SS_MCS0_52AA		
#define SFCTR_AWGN_LDPC_3SS_MCS0_52AA_M		
#define SFCTR_AWGN_LDPC_3SS_MCS1_52AA		
#define SFCTR_AWGN_LDPC_3SS_MCS1_52AA_M		
#define SFCTR_AWGN_LDPC_3SS_MCS10_52AA		
#define SFCTR_AWGN_LDPC_3SS_MCS10_52AA_M		
#define SFCTR_AWGN_LDPC_3SS_MCS11_52AA		
#define SFCTR_AWGN_LDPC_3SS_MCS11_52AA_M		
#define SFCTR_AWGN_LDPC_3SS_MCS2_52AA		
#define SFCTR_AWGN_LDPC_3SS_MCS2_52AA_M		
#define SFCTR_AWGN_LDPC_3SS_MCS3_52AA		
#define SFCTR_AWGN_LDPC_3SS_MCS3_52AA_M		
#define SFCTR_AWGN_LDPC_3SS_MCS4_52AA		
#define SFCTR_AWGN_LDPC_3SS_MCS4_52AA_M		
#define SFCTR_AWGN_LDPC_3SS_MCS5_52AA		
#define SFCTR_AWGN_LDPC_3SS_MCS5_52AA_M		
#define SFCTR_AWGN_LDPC_3SS_MCS6_52AA		
#define SFCTR_AWGN_LDPC_3SS_MCS6_52AA_M		
#define SFCTR_AWGN_LDPC_3SS_MCS7_52AA		
#define SFCTR_AWGN_LDPC_3SS_MCS7_52AA_M		
#define SFCTR_AWGN_LDPC_3SS_MCS8_52AA		
#define SFCTR_AWGN_LDPC_3SS_MCS8_52AA_M		
#define SFCTR_AWGN_LDPC_3SS_MCS9_52AA		
#define SFCTR_AWGN_LDPC_3SS_MCS9_52AA_M		
#define SFCTR_AWGN_LDPC_4SS_MCS0_52AA		
#define SFCTR_AWGN_LDPC_4SS_MCS0_52AA_M		
#define SFCTR_AWGN_LDPC_4SS_MCS1_52AA		
#define SFCTR_AWGN_LDPC_4SS_MCS1_52AA_M		
#define SFCTR_AWGN_LDPC_4SS_MCS10_52AA		
#define SFCTR_AWGN_LDPC_4SS_MCS10_52AA_M		
#define SFCTR_AWGN_LDPC_4SS_MCS11_52AA		
#define SFCTR_AWGN_LDPC_4SS_MCS11_52AA_M		
#define SFCTR_AWGN_LDPC_4SS_MCS2_52AA		
#define SFCTR_AWGN_LDPC_4SS_MCS2_52AA_M		
#define SFCTR_AWGN_LDPC_4SS_MCS3_52AA		
#define SFCTR_AWGN_LDPC_4SS_MCS3_52AA_M		
#define SFCTR_AWGN_LDPC_4SS_MCS4_52AA		
#define SFCTR_AWGN_LDPC_4SS_MCS4_52AA_M		
#define SFCTR_AWGN_LDPC_4SS_MCS5_52AA		
#define SFCTR_AWGN_LDPC_4SS_MCS5_52AA_M		
#define SFCTR_AWGN_LDPC_4SS_MCS6_52AA		
#define SFCTR_AWGN_LDPC_4SS_MCS6_52AA_M		
#define SFCTR_AWGN_LDPC_4SS_MCS7_52AA		
#define SFCTR_AWGN_LDPC_4SS_MCS7_52AA_M		
#define SFCTR_AWGN_LDPC_4SS_MCS8_52AA		
#define SFCTR_AWGN_LDPC_4SS_MCS8_52AA_M		
#define SFCTR_AWGN_LDPC_4SS_MCS9_52AA		
#define SFCTR_AWGN_LDPC_4SS_MCS9_52AA_M		
#define SFCTR_AWGN_LAGCY_12M_52AA		
#define SFCTR_AWGN_LAGCY_12M_52AA_M		
#define SFCTR_AWGN_LAGCY_18M_52AA		
#define SFCTR_AWGN_LAGCY_18M_52AA_M		
#define SFCTR_AWGN_LAGCY_24M_52AA		
#define SFCTR_AWGN_LAGCY_24M_52AA_M		
#define SFCTR_AWGN_LAGCY_36M_52AA		
#define SFCTR_AWGN_LAGCY_36M_52AA_M		
#define SFCTR_AWGN_LAGCY_48M_52AA		
#define SFCTR_AWGN_LAGCY_48M_52AA_M		
#define SFCTR_AWGN_LAGCY_54M_52AA		
#define SFCTR_AWGN_LAGCY_54M_52AA_M		
#define SFCTR_AWGN_LAGCY_6M_52AA		
#define SFCTR_AWGN_LAGCY_6M_52AA_M		
#define SFCTR_AWGN_LAGCY_9M_52AA		
#define SFCTR_AWGN_LAGCY_9M_52AA_M		
#define SFCTR_CH_BCC_1SS_MCS0_52AA		
#define SFCTR_CH_BCC_1SS_MCS0_52AA_M		
#define SFCTR_CH_BCC_1SS_MCS1_52AA		
#define SFCTR_CH_BCC_1SS_MCS1_52AA_M		
#define SFCTR_CH_BCC_1SS_MCS2_52AA		
#define SFCTR_CH_BCC_1SS_MCS2_52AA_M		
#define SFCTR_CH_BCC_1SS_MCS3_52AA		
#define SFCTR_CH_BCC_1SS_MCS3_52AA_M		
#define SFCTR_CH_BCC_1SS_MCS4_52AA		
#define SFCTR_CH_BCC_1SS_MCS4_52AA_M		
#define SFCTR_CH_BCC_1SS_MCS5_52AA		
#define SFCTR_CH_BCC_1SS_MCS5_52AA_M		
#define SFCTR_CH_BCC_1SS_MCS6_52AA		
#define SFCTR_CH_BCC_1SS_MCS6_52AA_M		
#define SFCTR_CH_BCC_1SS_MCS7_52AA		
#define SFCTR_CH_BCC_1SS_MCS7_52AA_M		
#define SFCTR_CH_BCC_1SS_MCS8_52AA		
#define SFCTR_CH_BCC_1SS_MCS8_52AA_M		
#define SFCTR_CH_BCC_1SS_MCS9_52AA		
#define SFCTR_CH_BCC_1SS_MCS9_52AA_M		
#define SFCTR_CH_BCC_2SS_MCS0_52AA		
#define SFCTR_CH_BCC_2SS_MCS0_52AA_M		
#define SFCTR_CH_BCC_2SS_MCS1_52AA		
#define SFCTR_CH_BCC_2SS_MCS1_52AA_M		
#define SFCTR_CH_BCC_2SS_MCS2_52AA		
#define SFCTR_CH_BCC_2SS_MCS2_52AA_M		
#define SFCTR_CH_BCC_2SS_MCS3_52AA		
#define SFCTR_CH_BCC_2SS_MCS3_52AA_M		
#define SFCTR_CH_BCC_2SS_MCS4_52AA		
#define SFCTR_CH_BCC_2SS_MCS4_52AA_M		
#define SFCTR_CH_BCC_2SS_MCS5_52AA		
#define SFCTR_CH_BCC_2SS_MCS5_52AA_M		
#define SFCTR_CH_BCC_2SS_MCS6_52AA		
#define SFCTR_CH_BCC_2SS_MCS6_52AA_M		
#define SFCTR_CH_BCC_2SS_MCS7_52AA		
#define SFCTR_CH_BCC_2SS_MCS7_52AA_M		
#define SFCTR_CH_BCC_2SS_MCS8_52AA		
#define SFCTR_CH_BCC_2SS_MCS8_52AA_M		
#define SFCTR_CH_BCC_2SS_MCS9_52AA		
#define SFCTR_CH_BCC_2SS_MCS9_52AA_M		
#define SFCTR_CH_BCC_3SS_MCS0_52AA		
#define SFCTR_CH_BCC_3SS_MCS0_52AA_M		
#define SFCTR_CH_BCC_3SS_MCS1_52AA		
#define SFCTR_CH_BCC_3SS_MCS1_52AA_M		
#define SFCTR_CH_BCC_3SS_MCS2_52AA		
#define SFCTR_CH_BCC_3SS_MCS2_52AA_M		
#define SFCTR_CH_BCC_3SS_MCS3_52AA		
#define SFCTR_CH_BCC_3SS_MCS3_52AA_M		
#define SFCTR_CH_BCC_3SS_MCS4_52AA		
#define SFCTR_CH_BCC_3SS_MCS4_52AA_M		
#define SFCTR_CH_BCC_3SS_MCS5_52AA		
#define SFCTR_CH_BCC_3SS_MCS5_52AA_M		
#define SFCTR_CH_BCC_3SS_MCS6_52AA		
#define SFCTR_CH_BCC_3SS_MCS6_52AA_M		
#define SFCTR_CH_BCC_3SS_MCS7_52AA		
#define SFCTR_CH_BCC_3SS_MCS7_52AA_M		
#define SFCTR_CH_BCC_3SS_MCS8_52AA		
#define SFCTR_CH_BCC_3SS_MCS8_52AA_M		
#define SFCTR_CH_BCC_3SS_MCS9_52AA		
#define SFCTR_CH_BCC_3SS_MCS9_52AA_M		
#define SFCTR_CH_BCC_4SS_MCS0_52AA		
#define SFCTR_CH_BCC_4SS_MCS0_52AA_M		
#define SFCTR_CH_BCC_4SS_MCS1_52AA		
#define SFCTR_CH_BCC_4SS_MCS1_52AA_M		
#define SFCTR_CH_BCC_4SS_MCS2_52AA		
#define SFCTR_CH_BCC_4SS_MCS2_52AA_M		
#define SFCTR_CH_BCC_4SS_MCS3_52AA		
#define SFCTR_CH_BCC_4SS_MCS3_52AA_M		
#define SFCTR_CH_BCC_4SS_MCS4_52AA		
#define SFCTR_CH_BCC_4SS_MCS4_52AA_M		
#define SFCTR_CH_BCC_4SS_MCS5_52AA		
#define SFCTR_CH_BCC_4SS_MCS5_52AA_M		
#define SFCTR_CH_BCC_4SS_MCS6_52AA		
#define SFCTR_CH_BCC_4SS_MCS6_52AA_M		
#define SFCTR_CH_BCC_4SS_MCS7_52AA		
#define SFCTR_CH_BCC_4SS_MCS7_52AA_M		
#define SFCTR_CH_BCC_4SS_MCS8_52AA		
#define SFCTR_CH_BCC_4SS_MCS8_52AA_M		
#define SFCTR_CH_BCC_4SS_MCS9_52AA		
#define SFCTR_CH_BCC_4SS_MCS9_52AA_M		
#define SFCTR_CH_LDPC_1SS_MCS0_52AA		
#define SFCTR_CH_LDPC_1SS_MCS0_52AA_M		
#define SFCTR_CH_LDPC_1SS_MCS1_52AA		
#define SFCTR_CH_LDPC_1SS_MCS1_52AA_M		
#define SFCTR_CH_LDPC_1SS_MCS10_52AA		
#define SFCTR_CH_LDPC_1SS_MCS10_52AA_M		
#define SFCTR_CH_LDPC_1SS_MCS11_52AA		
#define SFCTR_CH_LDPC_1SS_MCS11_52AA_M		
#define SFCTR_CH_LDPC_1SS_MCS2_52AA		
#define SFCTR_CH_LDPC_1SS_MCS2_52AA_M		
#define SFCTR_CH_LDPC_1SS_MCS3_52AA		
#define SFCTR_CH_LDPC_1SS_MCS3_52AA_M		
#define SFCTR_CH_LDPC_1SS_MCS4_52AA		
#define SFCTR_CH_LDPC_1SS_MCS4_52AA_M		
#define SFCTR_CH_LDPC_1SS_MCS5_52AA		
#define SFCTR_CH_LDPC_1SS_MCS5_52AA_M		
#define SFCTR_CH_LDPC_1SS_MCS6_52AA		
#define SFCTR_CH_LDPC_1SS_MCS6_52AA_M		
#define SFCTR_CH_LDPC_1SS_MCS7_52AA		
#define SFCTR_CH_LDPC_1SS_MCS7_52AA_M		
#define SFCTR_CH_LDPC_1SS_MCS8_52AA		
#define SFCTR_CH_LDPC_1SS_MCS8_52AA_M		
#define SFCTR_CH_LDPC_1SS_MCS9_52AA		
#define SFCTR_CH_LDPC_1SS_MCS9_52AA_M		
#define SFCTR_CH_LDPC_2SS_MCS0_52AA		
#define SFCTR_CH_LDPC_2SS_MCS0_52AA_M		
#define SFCTR_CH_LDPC_2SS_MCS1_52AA		
#define SFCTR_CH_LDPC_2SS_MCS1_52AA_M		
#define SFCTR_CH_LDPC_2SS_MCS10_52AA		
#define SFCTR_CH_LDPC_2SS_MCS10_52AA_M		
#define SFCTR_CH_LDPC_2SS_MCS11_52AA		
#define SFCTR_CH_LDPC_2SS_MCS11_52AA_M		
#define SFCTR_CH_LDPC_2SS_MCS2_52AA		
#define SFCTR_CH_LDPC_2SS_MCS2_52AA_M		
#define SFCTR_CH_LDPC_2SS_MCS3_52AA		
#define SFCTR_CH_LDPC_2SS_MCS3_52AA_M		
#define SFCTR_CH_LDPC_2SS_MCS4_52AA		
#define SFCTR_CH_LDPC_2SS_MCS4_52AA_M		
#define SFCTR_CH_LDPC_2SS_MCS5_52AA		
#define SFCTR_CH_LDPC_2SS_MCS5_52AA_M		
#define SFCTR_CH_LDPC_2SS_MCS6_52AA		
#define SFCTR_CH_LDPC_2SS_MCS6_52AA_M		
#define SFCTR_CH_LDPC_2SS_MCS7_52AA		
#define SFCTR_CH_LDPC_2SS_MCS7_52AA_M		
#define SFCTR_CH_LDPC_2SS_MCS8_52AA		
#define SFCTR_CH_LDPC_2SS_MCS8_52AA_M		
#define SFCTR_CH_LDPC_2SS_MCS9_52AA		
#define SFCTR_CH_LDPC_2SS_MCS9_52AA_M		
#define SFCTR_CH_LDPC_3SS_MCS0_52AA		
#define SFCTR_CH_LDPC_3SS_MCS0_52AA_M		
#define SFCTR_CH_LDPC_3SS_MCS1_52AA		
#define SFCTR_CH_LDPC_3SS_MCS1_52AA_M		
#define SFCTR_CH_LDPC_3SS_MCS10_52AA		
#define SFCTR_CH_LDPC_3SS_MCS10_52AA_M		
#define SFCTR_CH_LDPC_3SS_MCS11_52AA		
#define SFCTR_CH_LDPC_3SS_MCS11_52AA_M		
#define SFCTR_CH_LDPC_3SS_MCS2_52AA		
#define SFCTR_CH_LDPC_3SS_MCS2_52AA_M		
#define SFCTR_CH_LDPC_3SS_MCS3_52AA		
#define SFCTR_CH_LDPC_3SS_MCS3_52AA_M		
#define SFCTR_CH_LDPC_3SS_MCS4_52AA		
#define SFCTR_CH_LDPC_3SS_MCS4_52AA_M		
#define SFCTR_CH_LDPC_3SS_MCS5_52AA		
#define SFCTR_CH_LDPC_3SS_MCS5_52AA_M		
#define SFCTR_CH_LDPC_3SS_MCS6_52AA		
#define SFCTR_CH_LDPC_3SS_MCS6_52AA_M		
#define SFCTR_CH_LDPC_3SS_MCS7_52AA		
#define SFCTR_CH_LDPC_3SS_MCS7_52AA_M		
#define SFCTR_CH_LDPC_3SS_MCS8_52AA		
#define SFCTR_CH_LDPC_3SS_MCS8_52AA_M		
#define SFCTR_CH_LDPC_3SS_MCS9_52AA		
#define SFCTR_CH_LDPC_3SS_MCS9_52AA_M		
#define SFCTR_CH_LDPC_4SS_MCS0_52AA		
#define SFCTR_CH_LDPC_4SS_MCS0_52AA_M		
#define SFCTR_CH_LDPC_4SS_MCS1_52AA		
#define SFCTR_CH_LDPC_4SS_MCS1_52AA_M		
#define SFCTR_CH_LDPC_4SS_MCS10_52AA		
#define SFCTR_CH_LDPC_4SS_MCS10_52AA_M		
#define SFCTR_CH_LDPC_4SS_MCS11_52AA		
#define SFCTR_CH_LDPC_4SS_MCS11_52AA_M		
#define SFCTR_CH_LDPC_4SS_MCS2_52AA		
#define SFCTR_CH_LDPC_4SS_MCS2_52AA_M		
#define SFCTR_CH_LDPC_4SS_MCS3_52AA		
#define SFCTR_CH_LDPC_4SS_MCS3_52AA_M		
#define SFCTR_CH_LDPC_4SS_MCS4_52AA		
#define SFCTR_CH_LDPC_4SS_MCS4_52AA_M		
#define SFCTR_CH_LDPC_4SS_MCS5_52AA		
#define SFCTR_CH_LDPC_4SS_MCS5_52AA_M		
#define SFCTR_CH_LDPC_4SS_MCS6_52AA		
#define SFCTR_CH_LDPC_4SS_MCS6_52AA_M		
#define SFCTR_CH_LDPC_4SS_MCS7_52AA		
#define SFCTR_CH_LDPC_4SS_MCS7_52AA_M		
#define SFCTR_CH_LDPC_4SS_MCS8_52AA		
#define SFCTR_CH_LDPC_4SS_MCS8_52AA_M		
#define SFCTR_CH_LDPC_4SS_MCS9_52AA		
#define SFCTR_CH_LDPC_4SS_MCS9_52AA_M		
#define SFCTR_CH_LAGCY_12M_52AA		
#define SFCTR_CH_LAGCY_12M_52AA_M		
#define SFCTR_CH_LAGCY_18M_52AA		
#define SFCTR_CH_LAGCY_18M_52AA_M		
#define SFCTR_CH_LAGCY_24M_52AA		
#define SFCTR_CH_LAGCY_24M_52AA_M		
#define SFCTR_CH_LAGCY_36M_52AA		
#define SFCTR_CH_LAGCY_36M_52AA_M		
#define SFCTR_CH_LAGCY_48M_52AA		
#define SFCTR_CH_LAGCY_48M_52AA_M		
#define SFCTR_CH_LAGCY_54M_52AA		
#define SFCTR_CH_LAGCY_54M_52AA_M		
#define SFCTR_CH_LAGCY_6M_52AA		
#define SFCTR_CH_LAGCY_6M_52AA_M		
#define SFCTR_CH_LAGCY_9M_52AA		
#define SFCTR_CH_LAGCY_9M_52AA_M		
#define FCTR_AWGN_LAGCY_2R_52AA		
#define FCTR_AWGN_LAGCY_2R_52AA_M		
#define FCTR_CH_LAGCY_2R_52AA		
#define FCTR_CH_LAGCY_2R_52AA_M		
#define FCTR_BCC_STBC_CH_16QAM_52AA		
#define FCTR_BCC_STBC_CH_16QAM_52AA_M		
#define FCTR_BCC_STBC_CH_256QAM_52AA		
#define FCTR_BCC_STBC_CH_256QAM_52AA_M		
#define FCTR_BCC_STBC_CH_64QAM_52AA		
#define FCTR_BCC_STBC_CH_64QAM_52AA_M		
#define FCTR_BCC_STBC_CH_BPSK_52AA		
#define FCTR_BCC_STBC_CH_BPSK_52AA_M		
#define FCTR_BCC_STBC_CH_QPSK_52AA		
#define FCTR_BCC_STBC_CH_QPSK_52AA_M		
#define FCTR_BCC_STBC_I_16QAM_52AA		
#define FCTR_BCC_STBC_I_16QAM_52AA_M		
#define FCTR_BCC_STBC_I_256QAM_52AA		
#define FCTR_BCC_STBC_I_256QAM_52AA_M		
#define FCTR_BCC_STBC_I_64QAM_52AA		
#define FCTR_BCC_STBC_I_64QAM_52AA_M		
#define FCTR_BCC_STBC_I_BPSK_52AA		
#define FCTR_BCC_STBC_I_BPSK_52AA_M		
#define FCTR_BCC_STBC_I_QPSK_52AA		
#define FCTR_BCC_STBC_I_QPSK_52AA_M		
#define FCTR_HE_BCC_1SS_CH_16QAM_52AA		
#define FCTR_HE_BCC_1SS_CH_16QAM_52AA_M		
#define FCTR_HE_BCC_1SS_CH_256QAM_52AA		
#define FCTR_HE_BCC_1SS_CH_256QAM_52AA_M		
#define FCTR_HE_BCC_1SS_CH_64QAM_52AA		
#define FCTR_HE_BCC_1SS_CH_64QAM_52AA_M		
#define FCTR_HE_BCC_1SS_CH_BPSK_52AA		
#define FCTR_HE_BCC_1SS_CH_BPSK_52AA_M		
#define FCTR_HE_BCC_1SS_CH_QPSK_52AA		
#define FCTR_HE_BCC_1SS_CH_QPSK_52AA_M		
#define FCTR_HE_BCC_1SS_I_16QAM_52AA		
#define FCTR_HE_BCC_1SS_I_16QAM_52AA_M		
#define FCTR_HE_BCC_1SS_I_256QAM_52AA		
#define FCTR_HE_BCC_1SS_I_256QAM_52AA_M		
#define FCTR_HE_BCC_1SS_I_64QAM_52AA		
#define FCTR_HE_BCC_1SS_I_64QAM_52AA_M		
#define FCTR_HE_BCC_1SS_I_BPSK_52AA		
#define FCTR_HE_BCC_1SS_I_BPSK_52AA_M		
#define FCTR_HE_BCC_1SS_I_QPSK_52AA		
#define FCTR_HE_BCC_1SS_I_QPSK_52AA_M		
#define FCTR_HE_BCC_2SS_CH_16QAM_52AA		
#define FCTR_HE_BCC_2SS_CH_16QAM_52AA_M		
#define FCTR_HE_BCC_2SS_CH_256QAM_52AA		
#define FCTR_HE_BCC_2SS_CH_256QAM_52AA_M		
#define FCTR_HE_BCC_2SS_CH_64QAM_52AA		
#define FCTR_HE_BCC_2SS_CH_64QAM_52AA_M		
#define FCTR_HE_BCC_2SS_CH_BPSK_52AA		
#define FCTR_HE_BCC_2SS_CH_BPSK_52AA_M		
#define FCTR_HE_BCC_2SS_CH_QPSK_52AA		
#define FCTR_HE_BCC_2SS_CH_QPSK_52AA_M		
#define FCTR_HE_BCC_2SS_I_16QAM_52AA		
#define FCTR_HE_BCC_2SS_I_16QAM_52AA_M		
#define FCTR_HE_BCC_2SS_I_256QAM_52AA		
#define FCTR_HE_BCC_2SS_I_256QAM_52AA_M		
#define FCTR_HE_BCC_2SS_I_64QAM_52AA		
#define FCTR_HE_BCC_2SS_I_64QAM_52AA_M		
#define FCTR_HE_BCC_2SS_I_BPSK_52AA		
#define FCTR_HE_BCC_2SS_I_BPSK_52AA_M		
#define FCTR_HE_BCC_2SS_I_QPSK_52AA		
#define FCTR_HE_BCC_2SS_I_QPSK_52AA_M		
#define FCTR_HE_BCC_STBC_CH_16QAM_52AA		
#define FCTR_HE_BCC_STBC_CH_16QAM_52AA_M		
#define FCTR_HE_BCC_STBC_CH_256QAM_52AA		
#define FCTR_HE_BCC_STBC_CH_256QAM_52AA_M		
#define FCTR_HE_BCC_STBC_CH_64QAM_52AA		
#define FCTR_HE_BCC_STBC_CH_64QAM_52AA_M		
#define FCTR_HE_BCC_STBC_CH_BPSK_52AA		
#define FCTR_HE_BCC_STBC_CH_BPSK_52AA_M		
#define FCTR_HE_BCC_STBC_CH_QPSK_52AA		
#define FCTR_HE_BCC_STBC_CH_QPSK_52AA_M		
#define FCTR_HE_BCC_STBC_I_16QAM_52AA		
#define FCTR_HE_BCC_STBC_I_16QAM_52AA_M		
#define FCTR_HE_BCC_STBC_I_256QAM_52AA		
#define FCTR_HE_BCC_STBC_I_256QAM_52AA_M		
#define FCTR_HE_BCC_STBC_I_64QAM_52AA		
#define FCTR_HE_BCC_STBC_I_64QAM_52AA_M		
#define FCTR_HE_BCC_STBC_I_BPSK_52AA		
#define FCTR_HE_BCC_STBC_I_BPSK_52AA_M		
#define FCTR_HE_BCC_STBC_I_QPSK_52AA		
#define FCTR_HE_BCC_STBC_I_QPSK_52AA_M		
#define FCTR_HE_LDPC_1SS_CH_52AA		
#define FCTR_HE_LDPC_1SS_CH_52AA_M		
#define FCTR_HE_LDPC_1SS_I_52AA		
#define FCTR_HE_LDPC_1SS_I_52AA_M		
#define FCTR_HE_LDPC_2SS_CH_52AA		
#define FCTR_HE_LDPC_2SS_CH_52AA_M		
#define FCTR_HE_LDPC_2SS_I_52AA		
#define FCTR_HE_LDPC_2SS_I_52AA_M		
#define FCTR_HE_LDPC_STBC_CH_52AA		
#define FCTR_HE_LDPC_STBC_CH_52AA_M		
#define FCTR_HE_LDPC_STBC_I_52AA		
#define FCTR_HE_LDPC_STBC_I_52AA_M		
#define FCTR_HE_MU_BCC_CH_52AA		
#define FCTR_HE_MU_BCC_CH_52AA_M		
#define FCTR_HE_MU_BCC_I_52AA		
#define FCTR_HE_MU_BCC_I_52AA_M		
#define FCTR_HE_MU_LDPC_CH_52AA		
#define FCTR_HE_MU_LDPC_CH_52AA_M		
#define FCTR_HE_MU_LDPC_I_52AA		
#define FCTR_HE_MU_LDPC_I_52AA_M		
#define FCTR_HE_MU_NOMUIC_BCC_CH_52AA		
#define FCTR_HE_MU_NOMUIC_BCC_CH_52AA_M		
#define FCTR_HE_MU_NOMUIC_BCC_I_52AA		
#define FCTR_HE_MU_NOMUIC_BCC_I_52AA_M		
#define FCTR_HE_MU_NOMUIC_LDPC_CH_52AA		
#define FCTR_HE_MU_NOMUIC_LDPC_CH_52AA_M		
#define FCTR_HE_MU_NOMUIC_LDPC_I_52AA		
#define FCTR_HE_MU_NOMUIC_LDPC_I_52AA_M		
#define FCTR_LDPC_STBC_CH_52AA		
#define FCTR_LDPC_STBC_CH_52AA_M		
#define FCTR_LDPC_STBC_I_52AA		
#define FCTR_LDPC_STBC_I_52AA_M		
#define LLR_COEF_H_DELAY_SPREAD_52AA		
#define LLR_COEF_H_DELAY_SPREAD_52AA_M		
#define LLR_COEF_L_DELAY_SPREAD_52AA		
#define LLR_COEF_L_DELAY_SPREAD_52AA_M		
#define LLR_COEF_TH_52AA		
#define LLR_COEF_TH_52AA_M		
#define LLR_SCAL_MODE_52AA		
#define LLR_SCAL_MODE_52AA_M		
#define LDPC_R12_MAX_ITER_52AA		
#define LDPC_R12_MAX_ITER_52AA_M		
#define LDPC_R23_MAX_ITER_52AA		
#define LDPC_R23_MAX_ITER_52AA_M		
#define LDPC_R34_MAX_ITER_52AA		
#define LDPC_R34_MAX_ITER_52AA_M		
#define LDPC_R56_MAX_ITER_52AA		
#define LDPC_R56_MAX_ITER_52AA_M		
#define LDPC_STBC_MAX_ITER_52AA		
#define LDPC_STBC_MAX_ITER_52AA_M		
#define SEL_DEFAULT_ITER_52AA		
#define SEL_DEFAULT_ITER_52AA_M		
#define PACKET_FMT_52AA		
#define PACKET_FMT_52AA_M		
#define PFD_EN_52AA		
#define PFD_EN_52AA_M		
#define MANUAL_SIMI_FLAG_EN_52AA		
#define MANUAL_SIMI_FLAG_EN_52AA_M		
#define SIMI_FLAG_52AA		
#define SIMI_FLAG_52AA_M		
#define LDPC_SU_SHARE_ITER_EN_52AA		
#define LDPC_SU_SHARE_ITER_EN_52AA_M		
#define BOARDCAST_STA_ID_52AA		
#define BOARDCAST_STA_ID_52AA_M		
#define TARGET_STA_ID_0_52AA		0x12B8
#define TARGET_STA_ID_0_52AA_M		0x3FF800
#define TARGET_BSS_COLOR_0_52AA		0x12B8
#define TARGET_BSS_COLOR_0_52AA_M	0xFC00000	
#define BSS_COLOR_MAP_VLD_0_52AA	0x12B8	
#define BSS_COLOR_MAP_VLD_0_52AA_M	0x10000000	
#define BSS_COLOR_MAP_VLD_1_52AA		
#define BSS_COLOR_MAP_VLD_1_52AA_M		
#define BSS_COLOR_MAP_VLD_2_52AA		
#define BSS_COLOR_MAP_VLD_2_52AA_M		
#define BSS_COLOR_MAP_VLD_3_52AA		
#define BSS_COLOR_MAP_VLD_3_52AA_M		
#define TARGET_STA_ID_1_52AA		
#define TARGET_STA_ID_1_52AA_M		
#define TARGET_STA_ID_2_52AA		
#define TARGET_STA_ID_2_52AA_M		
#define TARGET_BSS_COLOR_1_52AA		
#define TARGET_BSS_COLOR_1_52AA_M		
#define VHT_SIGB_NDP_CHK_EN_52AA		
#define VHT_SIGB_NDP_CHK_EN_52AA_M		
#define SNIFFER_MODE_EN_52AA		
#define SNIFFER_MODE_EN_52AA_M		
#define TARGET_STA_ID_3_52AA		
#define TARGET_STA_ID_3_52AA_M		
#define TARGET_BSS_COLOR_2_52AA		
#define TARGET_BSS_COLOR_2_52AA_M		
#define TARGET_BSS_COLOR_3_52AA		
#define TARGET_BSS_COLOR_3_52AA_M		
#define MIN_SIVAL_TH_52AA		
#define MIN_SIVAL_TH_52AA_M		
#define COND_TH_52AA		
#define COND_TH_52AA_M		
#define COND_NUM_COUNT_NORM_FCTR_52AA		
#define COND_NUM_COUNT_NORM_FCTR_52AA_M		
#define MIN_SIGVAL_COUNT_NORM_FCTR_52AA		
#define MIN_SIGVAL_COUNT_NORM_FCTR_52AA_M		
#define SIG_RPT_GRP_FCTR_52AA		
#define SIG_RPT_GRP_FCTR_52AA_M		
#define TRACKING_RSV_52AA		
#define TRACKING_RSV_52AA_M		
#define NOISE_VAR_TH_0_52AA		
#define NOISE_VAR_TH_0_52AA_M		
#define USER_EXIST_N1_52AA		
#define USER_EXIST_N1_52AA_M		
#define NOISE_VAR_TH_1_52AA		
#define NOISE_VAR_TH_1_52AA_M		
#define USER_EXIST_N2_52AA		
#define USER_EXIST_N2_52AA_M		
#define FORCE_RCFO_VAL_52AA		
#define FORCE_RCFO_VAL_52AA_M		
#define LPBW_KI_E_52AA		
#define LPBW_KI_E_52AA_M		
#define LPBW_KP_E_52AA		
#define LPBW_KP_E_52AA_M		
#define CH_TRACKING_NST_52AA		
#define CH_TRACKING_NST_52AA_M		
#define EVM_RPT_SCIDX_52AA		
#define EVM_RPT_SCIDX_52AA_M		
#define LPBW_OUT_LMT_52AA		
#define LPBW_OUT_LMT_52AA_M		
#define USER_EXIST_CSI_52AA		
#define USER_EXIST_CSI_52AA_M		
#define USER_EXIST_N3_52AA		
#define USER_EXIST_N3_52AA_M		
#define USER_EXIST_T1_52AA		
#define USER_EXIST_T1_52AA_M		
#define USER_EXIST_N4_52AA		
#define USER_EXIST_N4_52AA_M		
#define USER_EXIST_N9_52AA		
#define USER_EXIST_N9_52AA_M		
#define USER_EXIST_NU_52AA		
#define USER_EXIST_NU_52AA_M		
#define ALPHA_FOR_CFO_DATA_00_52AA		
#define ALPHA_FOR_CFO_DATA_00_52AA_M		
#define EVM_RPT_NSC0_52AA		
#define EVM_RPT_NSC0_52AA_M		
#define ALPHA_FOR_CFO_DATA_01_52AA		
#define ALPHA_FOR_CFO_DATA_01_52AA_M		
#define ALPHA_FOR_CFO_DATA_02_52AA		
#define ALPHA_FOR_CFO_DATA_02_52AA_M		
#define ALPHA_FOR_CFO_DATA_03_52AA		
#define ALPHA_FOR_CFO_DATA_03_52AA_M		
#define ALPHA_FOR_CFO_DATA_10_52AA		
#define ALPHA_FOR_CFO_DATA_10_52AA_M		
#define ALPHA_FOR_CFO_DATA_11_52AA		
#define ALPHA_FOR_CFO_DATA_11_52AA_M		
#define EVM_RPT_NSC1_52AA		
#define EVM_RPT_NSC1_52AA_M		
#define ALPHA_FOR_CFO_DATA_12_52AA		
#define ALPHA_FOR_CFO_DATA_12_52AA_M		
#define ALPHA_FOR_CFO_DATA_13_52AA		
#define ALPHA_FOR_CFO_DATA_13_52AA_M		
#define ALPHA_FOR_CFO_DATA_20_52AA		
#define ALPHA_FOR_CFO_DATA_20_52AA_M		
#define ALPHA_FOR_CFO_DATA_21_52AA		
#define ALPHA_FOR_CFO_DATA_21_52AA_M		
#define ALPHA_FOR_CFO_DATA_22_52AA		
#define ALPHA_FOR_CFO_DATA_22_52AA_M		
#define EVM_RPT_ALPHA0_52AA		
#define EVM_RPT_ALPHA0_52AA_M		
#define ALPHA_FOR_CFO_DATA_23_52AA		
#define ALPHA_FOR_CFO_DATA_23_52AA_M		
#define ALPHA_FOR_CFO_PILOT_00_52AA		
#define ALPHA_FOR_CFO_PILOT_00_52AA_M		
#define ALPHA_FOR_CFO_PILOT_01_52AA		
#define ALPHA_FOR_CFO_PILOT_01_52AA_M		
#define ALPHA_FOR_CFO_PILOT_02_52AA		
#define ALPHA_FOR_CFO_PILOT_02_52AA_M		
#define ALPHA_FOR_CFO_PILOT_03_52AA		
#define ALPHA_FOR_CFO_PILOT_03_52AA_M		
#define EVM_RPT_ALPHA1_52AA		
#define EVM_RPT_ALPHA1_52AA_M		
#define ALPHA_FOR_CFO_PILOT_10_52AA		
#define ALPHA_FOR_CFO_PILOT_10_52AA_M		
#define ALPHA_FOR_CFO_PILOT_11_52AA		
#define ALPHA_FOR_CFO_PILOT_11_52AA_M		
#define ALPHA_FOR_CFO_PILOT_12_52AA		
#define ALPHA_FOR_CFO_PILOT_12_52AA_M		
#define ALPHA_FOR_CFO_PILOT_13_52AA		
#define ALPHA_FOR_CFO_PILOT_13_52AA_M		
#define ALPHA_FOR_CFO_PILOT_20_52AA		
#define ALPHA_FOR_CFO_PILOT_20_52AA_M		
#define N_HESYM_EXT_EN_52AA		
#define N_HESYM_EXT_EN_52AA_M		
#define CH_TRACKING_COEF_SEL_52AA		
#define CH_TRACKING_COEF_SEL_52AA_M		
#define ALPHA_FOR_CFO_PILOT_21_52AA		
#define ALPHA_FOR_CFO_PILOT_21_52AA_M		
#define ALPHA_FOR_CFO_PILOT_22_52AA		
#define ALPHA_FOR_CFO_PILOT_22_52AA_M		
#define ALPHA_FOR_CFO_PILOT_23_52AA		
#define ALPHA_FOR_CFO_PILOT_23_52AA_M		
#define ALPHA_FOR_H_00_52AA		
#define ALPHA_FOR_H_00_52AA_M		
#define ALPHA_FOR_H_01_52AA		
#define ALPHA_FOR_H_01_52AA_M		
#define CH_TRACKING_EN_52AA		
#define CH_TRACKING_EN_52AA_M		
#define CSI_WGT_BYPASS_CPE_EN_52AA		
#define CSI_WGT_BYPASS_CPE_EN_52AA_M		
#define ALPHA_FOR_H_02_52AA		
#define ALPHA_FOR_H_02_52AA_M		
#define ALPHA_FOR_H_03_52AA		
#define ALPHA_FOR_H_03_52AA_M		
#define ALPHA_FOR_H_10_52AA		
#define ALPHA_FOR_H_10_52AA_M		
#define ALPHA_FOR_H_11_52AA		
#define ALPHA_FOR_H_11_52AA_M		
#define ALPHA_FOR_H_12_52AA		
#define ALPHA_FOR_H_12_52AA_M		
#define DATA_TRACKING_EN_52AA		
#define DATA_TRACKING_EN_52AA_M		
#define EVM_RPT_MODE_52AA		
#define EVM_RPT_MODE_52AA_M		
#define ALPHA_FOR_H_13_52AA		
#define ALPHA_FOR_H_13_52AA_M		
#define ALPHA_FOR_H_20_52AA		
#define ALPHA_FOR_H_20_52AA_M		
#define ALPHA_FOR_H_21_52AA		
#define ALPHA_FOR_H_21_52AA_M		
#define ALPHA_FOR_H_22_52AA		
#define ALPHA_FOR_H_22_52AA_M		
#define ALPHA_FOR_H_23_52AA		
#define ALPHA_FOR_H_23_52AA_M		
#define FORCE_RCFO_EN_52AA		
#define FORCE_RCFO_EN_52AA_M		
#define LGY80_TRACKING_EN_52AA		
#define LGY80_TRACKING_EN_52AA_M		
#define ALPHA_FOR_NOISE_VAR_0_52AA		
#define ALPHA_FOR_NOISE_VAR_0_52AA_M		
#define ALPHA_FOR_NOISE_VAR_1_52AA		
#define ALPHA_FOR_NOISE_VAR_1_52AA_M		
#define CH_TRACKING_A0_52AA		
#define CH_TRACKING_A0_52AA_M		
#define CH_TRACKING_A1_52AA		
#define CH_TRACKING_A1_52AA_M		
#define CH_TRACKING_A1_LGY80_52AA		
#define CH_TRACKING_A1_LGY80_52AA_M		
#define LOOP_DATA_EN_52AA		
#define LOOP_DATA_EN_52AA_M		
#define LOOP_FILTER_EN_52AA		
#define LOOP_FILTER_EN_52AA_M		
#define CH_TRACKING_A1_STBC_52AA		
#define CH_TRACKING_A1_STBC_52AA_M		
#define CH_TRACKING_A2_52AA		
#define CH_TRACKING_A2_52AA_M		
#define CH_TRACKING_A2_LGY80_52AA		
#define CH_TRACKING_A2_LGY80_52AA_M		
#define CH_TRACKING_A2_STBC_52AA		
#define CH_TRACKING_A2_STBC_52AA_M		
#define USER_EXIST_R1_52AA		
#define USER_EXIST_R1_52AA_M		
#define NOISE_TRACKING_EN_52AA		
#define NOISE_TRACKING_EN_52AA_M		
#define SYMBOL_COUNT_SEL_52AA		
#define SYMBOL_COUNT_SEL_52AA_M		
#define USER_EXIST_R2_52AA		
#define USER_EXIST_R2_52AA_M		
#define USER_EXIST_R3_52AA		
#define USER_EXIST_R3_52AA_M		
#define USER_EXIST_R4_52AA		
#define USER_EXIST_R4_52AA_M		
#define USER_EXIST_R9_52AA		
#define USER_EXIST_R9_52AA_M		
#define CH_TRACKING_SYMB0_52AA		
#define CH_TRACKING_SYMB0_52AA_M		
#define CSI_WGT_BYPASS_CPE_TH_52AA		
#define CSI_WGT_BYPASS_CPE_TH_52AA_M		
#define CH_TRACKING_SYMB1_52AA		
#define CH_TRACKING_SYMB1_52AA_M		
#define LPBW_SEL_D0_52AA		
#define LPBW_SEL_D0_52AA_M		
#define LPBW_SEL_D0_TB_52AA		
#define LPBW_SEL_D0_TB_52AA_M		
#define LPBW_SEL_D1_52AA		
#define LPBW_SEL_D1_52AA_M		
#define LPBW_SEL_D1_HESU_52AA		
#define LPBW_SEL_D1_HESU_52AA_M		
#define LPBW_SEL_D1_TB_52AA		
#define LPBW_SEL_D1_TB_52AA_M		
#define LPBW_SEL_D1_LGY_52AA		
#define LPBW_SEL_D1_LGY_52AA_M		
#define LPBW_SEL_D1_STBC_52AA		
#define LPBW_SEL_D1_STBC_52AA_M		
#define LPBW_SEL_D2_52AA		
#define LPBW_SEL_D2_52AA_M		
#define LPBW_SEL_D2_HESU_52AA		
#define LPBW_SEL_D2_HESU_52AA_M		
#define LPBW_SEL_D2_TB_52AA		
#define LPBW_SEL_D2_TB_52AA_M		
#define LPBW_SEL_D2_LGY_52AA		
#define LPBW_SEL_D2_LGY_52AA_M		
#define LPBW_SEL_D2_STBC_52AA		
#define LPBW_SEL_D2_STBC_52AA_M		
#define LPBW_SEL_P0_52AA		
#define LPBW_SEL_P0_52AA_M		
#define LPBW_SEL_P0_TB_52AA		
#define LPBW_SEL_P0_TB_52AA_M		
#define LPBW_SEL_P1_52AA		
#define LPBW_SEL_P1_52AA_M		
#define LPBW_SEL_P1_HESU_52AA		
#define LPBW_SEL_P1_HESU_52AA_M		
#define LPBW_SEL_P1_TB_52AA		
#define LPBW_SEL_P1_TB_52AA_M		
#define LPBW_SEL_P1_LGY_52AA		
#define LPBW_SEL_P1_LGY_52AA_M		
#define LPBW_SEL_P1_STBC_52AA		
#define LPBW_SEL_P1_STBC_52AA_M		
#define LPBW_SEL_P2_52AA		
#define LPBW_SEL_P2_52AA_M		
#define LPBW_SEL_P2_HESU_52AA		
#define LPBW_SEL_P2_HESU_52AA_M		
#define LPBW_SEL_P2_TB_52AA		
#define LPBW_SEL_P2_TB_52AA_M		
#define LPBW_SEL_P2_LGY_52AA		
#define LPBW_SEL_P2_LGY_52AA_M		
#define LPBW_SEL_P2_STBC_52AA		
#define LPBW_SEL_P2_STBC_52AA_M		
#define LPBW_SW_SYMB0_52AA		
#define LPBW_SW_SYMB0_52AA_M		
#define LPBW_SW_SYMB1_52AA		
#define LPBW_SW_SYMB1_52AA_M		
#define USER_EXIST_T4_52AA		
#define USER_EXIST_T4_52AA_M		
#define EVM_RPT_RUIDX_52AA		
#define EVM_RPT_RUIDX_52AA_M		
#define T2F_R_DC_EST_FORCE_I_52AA		
#define T2F_R_DC_EST_FORCE_I_52AA_M		
#define T2F_R_DC_EST_FORCE_Q_52AA		
#define T2F_R_DC_EST_FORCE_Q_52AA_M		
#define T2F_R_GI2_COMB_THR_52AA		
#define T2F_R_GI2_COMB_THR_52AA_M		
#define T2F_R_BT_DYN_DC_EST_EN_52AA		
#define T2F_R_BT_DYN_DC_EST_EN_52AA_M		
#define T2F_R_MANUAL_N_GI2_COMB_52AA		
#define T2F_R_MANUAL_N_GI2_COMB_52AA_M		
#define T2F_R_MANUAL_N_GI_COMB_52AA		
#define T2F_R_MANUAL_N_GI_COMB_52AA_M		
#define T2F_R_MANUAL_N_SGI_COMB_52AA		
#define T2F_R_MANUAL_N_SGI_COMB_52AA_M		
#define T2F_R_EXTRA_CH_LEN_52AA		
#define T2F_R_EXTRA_CH_LEN_52AA_M		
#define T2F_R_MANUAL_N_CDD_OFST_52AA		
#define T2F_R_MANUAL_N_CDD_OFST_52AA_M		
#define T2F_R_SBDRDY_WINDOW_LEN_52AA		
#define T2F_R_SBDRDY_WINDOW_LEN_52AA_M		
#define T2F_R_DC_EST_VHT_L1_52AA		
#define T2F_R_DC_EST_VHT_L1_52AA_M		
#define T2F_R_GI2_COMB_LVL_52AA		
#define T2F_R_GI2_COMB_LVL_52AA_M		
#define T2F_R_LNA_BASED_DC_UPD_EN_52AA		
#define T2F_R_LNA_BASED_DC_UPD_EN_52AA_M		
#define T2F_R_VHT_LTF_DCCL_MODE_52AA		
#define T2F_R_VHT_LTF_DCCL_MODE_52AA_M		
#define T2F_R_DC_EST_FORCE_EN_52AA		
#define T2F_R_DC_EST_FORCE_EN_52AA_M		
#define T2F_R_MANUAL_GI_COMB_EN_52AA		
#define T2F_R_MANUAL_GI_COMB_EN_52AA_M		
#define T2F_R_MANUAL_CDD_OFST_EN_52AA		
#define T2F_R_MANUAL_CDD_OFST_EN_52AA_M		
#define T2F_R_RXFIR_COMP_BW20_FIR0_EN_52AA		
#define T2F_R_RXFIR_COMP_BW20_FIR0_EN_52AA_M		
#define T2F_R_RXFIR_COMP_BW20_FIR1_EN_52AA		
#define T2F_R_RXFIR_COMP_BW20_FIR1_EN_52AA_M		
#define T2F_R_RXFIR_COMP_BW20_FIR2_EN_52AA		
#define T2F_R_RXFIR_COMP_BW20_FIR2_EN_52AA_M		
#define T2F_R_RXFIR_COMP_BW40_FIR0_EN_52AA		
#define T2F_R_RXFIR_COMP_BW40_FIR0_EN_52AA_M		
#define T2F_R_RXFIR_COMP_BW40_FIR1_EN_52AA		
#define T2F_R_RXFIR_COMP_BW40_FIR1_EN_52AA_M		
#define T2F_R_RXFIR_COMP_BW40_FIR2_EN_52AA		
#define T2F_R_RXFIR_COMP_BW40_FIR2_EN_52AA_M		
#define T2F_R_RXFIR_COMP_BW80_FIR0_EN_52AA		
#define T2F_R_RXFIR_COMP_BW80_FIR0_EN_52AA_M		
#define T2F_R_RXFIR_COMP_BW80_FIR1_EN_52AA		
#define T2F_R_RXFIR_COMP_BW80_FIR1_EN_52AA_M		
#define T2F_R_RXFIR_COMP_EN_52AA		
#define T2F_R_RXFIR_COMP_EN_52AA_M		
#define DUMMY_0_52AA		
#define DUMMY_0_52AA_M		
#define DUMMY_1_52AA		
#define DUMMY_1_52AA_M		
#define DUMMY_2_52AA		
#define DUMMY_2_52AA_M		
#define DUMMY_3_52AA		
#define DUMMY_3_52AA_M		
#define HE_TB_CCA_END_52AA		
#define HE_TB_CCA_END_52AA_M		
#define HE_TB_CCA_ON_52AA		
#define HE_TB_CCA_ON_52AA_M		
#define HE_TB_PD_COUNT_52AA		
#define HE_TB_PD_COUNT_52AA_M		
#define HE_TB_SYNC_MODE_52AA		
#define HE_TB_SYNC_MODE_52AA_M		
#define HE_TB_RX_ON_52AA		
#define HE_TB_RX_ON_52AA_M		
#define HE_TB_SBD_COUNT_52AA		
#define HE_TB_SBD_COUNT_52AA_M		
#define MAXOFST_52AA		
#define MAXOFST_52AA_M		
#define MIMO_PS_OPT_52AA		
#define MIMO_PS_OPT_52AA_M		
#define MINOFST_52AA		
#define MINOFST_52AA_M		
#define FGT_FCTR_52AA		
#define FGT_FCTR_52AA_M		
#define HE_TB_CHK_BY_MAC_PW_52AA		
#define HE_TB_CHK_BY_MAC_PW_52AA_M		
#define OFDMA_STF_OFST_52AA		
#define OFDMA_STF_OFST_52AA_M		
#define DFEDLY_BW20_52AA		
#define DFEDLY_BW20_52AA_M		
#define RF2SYNC_DLY_52AA		
#define RF2SYNC_DLY_52AA_M		
#define DFEDLY_BW40_52AA		
#define DFEDLY_BW40_52AA_M		
#define DFEDLY_BW80_52AA		
#define DFEDLY_BW80_52AA_M		
#define OPPDLY_52AA		
#define OPPDLY_52AA_M		
#define SYNCDLY_BW20_52AA		
#define SYNCDLY_BW20_52AA_M		
#define SYNCDLY_BW40_52AA		
#define SYNCDLY_BW40_52AA_M		
#define R11RCCA_EN_52AA		
#define R11RCCA_EN_52AA_M		
#define SYNCDLY_BW80_52AA		
#define SYNCDLY_BW80_52AA_M		
#define HE_TB_OVER_PRIM_COUNT_MAX_52AA		
#define HE_TB_OVER_PRIM_COUNT_MAX_52AA_M		
#define HE_TB_OVER_PRIM_THD_52AA		
#define HE_TB_OVER_PRIM_THD_52AA_M		
#define HE_TB_PRIM_LOW_THD_52AA		
#define HE_TB_PRIM_LOW_THD_52AA_M		
#define HE_TB_SWCHK_COUNT_MAX_52AA		
#define HE_TB_SWCHK_COUNT_MAX_52AA_M		
#define NBIDLY_52AA		
#define NBIDLY_52AA_M		
#define WAIT_SBD_TIME_52AA		
#define WAIT_SBD_TIME_52AA_M		
#define CCX_SOURCE_SEL_52AA		
#define CCX_SOURCE_SEL_52AA_M		
#define WAIT_SEG0_PD_TIME_52AA		
#define WAIT_SEG0_PD_TIME_52AA_M		
#define WAIT_SEG1_PD_TIME_52AA		
#define WAIT_SEG1_PD_TIME_52AA_M		
#define DATADLY_BW20_52AA		
#define DATADLY_BW20_52AA_M		
#define DATADLY_BW40_52AA		
#define DATADLY_BW40_52AA_M		
#define DATADLY_BW80_52AA		
#define DATADLY_BW80_52AA_M		
#define DUMMY1_52AA		
#define DUMMY1_52AA_M		
#define SNR_REQ_1SS_MCS0_52AA		
#define SNR_REQ_1SS_MCS0_52AA_M		
#define SNR_REQ_1SS_MCS1_52AA		
#define SNR_REQ_1SS_MCS1_52AA_M		
#define SNR_REQ_1SS_MCS10_52AA		
#define SNR_REQ_1SS_MCS10_52AA_M		
#define SNR_REQ_1SS_MCS11_52AA		
#define SNR_REQ_1SS_MCS11_52AA_M		
#define SNR_REQ_1SS_MCS2_52AA		
#define SNR_REQ_1SS_MCS2_52AA_M		
#define SNR_REQ_1SS_MCS3_52AA		
#define SNR_REQ_1SS_MCS3_52AA_M		
#define SNR_REQ_1SS_MCS4_52AA		
#define SNR_REQ_1SS_MCS4_52AA_M		
#define SNR_REQ_1SS_MCS5_52AA		
#define SNR_REQ_1SS_MCS5_52AA_M		
#define SNR_REQ_1SS_MCS6_52AA		
#define SNR_REQ_1SS_MCS6_52AA_M		
#define SNR_REQ_1SS_MCS7_52AA		
#define SNR_REQ_1SS_MCS7_52AA_M		
#define SNR_REQ_1SS_MCS8_52AA		
#define SNR_REQ_1SS_MCS8_52AA_M		
#define SNR_REQ_1SS_MCS9_52AA		
#define SNR_REQ_1SS_MCS9_52AA_M		
#define R55M_DET_EN_52AA		
#define R55M_DET_EN_52AA_M		
#define PSD_TOP_EN_52AA		
#define PSD_TOP_EN_52AA_M		
#define ACI_DET_EN_52AA		
#define ACI_DET_EN_52AA_M		
#define AGC_LPW_52AA		
#define AGC_LPW_52AA_M		
#define ASSIGN_SBD_OPT_52AA		
#define ASSIGN_SBD_OPT_52AA_M		
#define DCCL4SYNC_EN_52AA		
#define DCCL4SYNC_EN_52AA_M		
#define DFIR_EN_52AA		
#define DFIR_EN_52AA_M		
#define DUMMY_52AA		
#define DUMMY_52AA_M		
#define HE_TB_CFO_EN_52AA		
#define HE_TB_CFO_EN_52AA_M		
#define HE_TB_SYNC_FREE_52AA		
#define HE_TB_SYNC_FREE_52AA_M		
#define I_ONLY_52AA		
#define I_ONLY_52AA_M		
#define I_ONLY_S_52AA		
#define I_ONLY_S_52AA_M		
#define IF_SEG0_PRIM80_52AA		
#define IF_SEG0_PRIM80_52AA_M		
#define MIMO_PS_EN_52AA		
#define MIMO_PS_EN_52AA_M		
#define NBI_EN_52AA		
#define NBI_EN_52AA_M		
#define OFDMA_COMB_EN_52AA		
#define OFDMA_COMB_EN_52AA_M		
#define POP_PD_FIRST_EN_52AA		
#define POP_PD_FIRST_EN_52AA_M		
#define SBDSEL_52AA		
#define SBDSEL_52AA_M		
#define SBDSEL_OFDMA_52AA		
#define SBDSEL_OFDMA_52AA_M		
#define SBF_EN_52AA		
#define SBF_EN_52AA_M		
#define SIMI_THD_0_52AA		
#define SIMI_THD_0_52AA_M		
#define SIMI_THD_1_52AA		
#define SIMI_THD_1_52AA_M		
#define SIMI_THD_2_52AA		
#define SIMI_THD_2_52AA_M		
#define EXTRATONE_PW_WGT_52AA		
#define EXTRATONE_PW_WGT_52AA_M		
#define SIMI_THD_3_52AA		
#define SIMI_THD_3_52AA_M		
#define COMBINE_GAIN_GAP_DB_52AA		
#define COMBINE_GAIN_GAP_DB_52AA_M		
#define EXTRATONE_PW_CHK_SNR_THR_52AA		
#define EXTRATONE_PW_CHK_SNR_THR_52AA_M		
#define SNR_COMB_IDX_52AA		
#define SNR_COMB_IDX_52AA_M		
#define EXTRATONE_PW_CHK_EN_52AA		
#define EXTRATONE_PW_CHK_EN_52AA_M		
#define MANUL_SNR_COMB_IDX_EN_52AA		
#define MANUL_SNR_COMB_IDX_EN_52AA_M		
#define POSITIVE_SIMI_DET_EN_52AA		
#define POSITIVE_SIMI_DET_EN_52AA_M		
#define REAL_OR_ABS_SIMI_DET_52AA		
#define REAL_OR_ABS_SIMI_DET_52AA_M		
#define PATHA_T2F_R_DCCL_DATA_BKP1_52AA		
#define PATHA_T2F_R_DCCL_DATA_BKP1_52AA_M		
#define PATHA_T2F_R_DCCL_DATA_BKP2_52AA		
#define PATHA_T2F_R_DCCL_DATA_BKP2_52AA_M		
#define PATHA_T2F_R_DC_EST_FILT_EN_52AA		
#define PATHA_T2F_R_DC_EST_FILT_EN_52AA_M		
#define PATHB_T2F_R_DCCL_DATA_BKP1_52AA		
#define PATHB_T2F_R_DCCL_DATA_BKP1_52AA_M		
#define PATHB_T2F_R_DCCL_DATA_BKP2_52AA		
#define PATHB_T2F_R_DCCL_DATA_BKP2_52AA_M		
#define PATHB_T2F_R_DC_EST_FILT_EN_52AA		
#define PATHB_T2F_R_DC_EST_FILT_EN_52AA_M		
#define SNR_LOSS_RPT_BUFFER_IDX_SEL_52AA		
#define SNR_LOSS_RPT_BUFFER_IDX_SEL_52AA_M		
#define SNR_LOSS_RPT_TYPE_52AA		
#define SNR_LOSS_RPT_TYPE_52AA_M		
#define NV_TYPE_52AA		
#define NV_TYPE_52AA_M		
#define PRECODING_SCHEME_52AA		
#define PRECODING_SCHEME_52AA_M		
#define TXBF_PL_2NSTS_TH0_STS0_52AA		
#define TXBF_PL_2NSTS_TH0_STS0_52AA_M		
#define TXBF_PL_2NSTS_TH0_STS1_52AA		
#define TXBF_PL_2NSTS_TH0_STS1_52AA_M		
#define TXBF_PL_2NSTS_TH1_STS0_52AA		
#define TXBF_PL_2NSTS_TH1_STS0_52AA_M		
#define TXBF_PL_2NSTS_TH1_STS1_52AA		
#define TXBF_PL_2NSTS_TH1_STS1_52AA_M		
#define TXBF_PL_TH_SCAL_52AA		
#define TXBF_PL_TH_SCAL_52AA_M		
#define TXBF_PL_EN_52AA		
#define TXBF_PL_EN_52AA_M		
#define TXBF_PL_2NSTS_TH2_STS0_52AA		
#define TXBF_PL_2NSTS_TH2_STS0_52AA_M		
#define TXBF_PL_2NSTS_TH2_STS1_52AA		
#define TXBF_PL_2NSTS_TH2_STS1_52AA_M		
#define TXBF_PL_2NSTS_TH3_STS0_52AA		
#define TXBF_PL_2NSTS_TH3_STS0_52AA_M		
#define TXBF_PL_2NSTS_TH3_STS1_52AA		
#define TXBF_PL_2NSTS_TH3_STS1_52AA_M		
#define STEER_MATRIX_INTERPOLATION_EN_52AA		
#define STEER_MATRIX_INTERPOLATION_EN_52AA_M		
#define CFO_COMP_SEG0_312P5KHZ_0_52AA		
#define CFO_COMP_SEG0_312P5KHZ_0_52AA_M		
#define CFO_COMP_SEG0_312P5KHZ_1_52AA		
#define CFO_COMP_SEG0_312P5KHZ_1_52AA_M		
#define TX_TIMING_52AA		
#define TX_TIMING_52AA_M		
#define CFO_COMP_SEG0_312P5KHZ_2_52AA		
#define CFO_COMP_SEG0_312P5KHZ_2_52AA_M		
#define CFO_COMP_SEG0_312P5KHZ_3_52AA		
#define CFO_COMP_SEG0_312P5KHZ_3_52AA_M		
#define CFO_WGTING_52AA		
#define CFO_WGTING_52AA_M		
#define PRIM_CH_52AA		
#define PRIM_CH_52AA_M		
#define DAC_CLK_IDX_52AA		
#define DAC_CLK_IDX_52AA_M		
#define CFO_COMP_SEG1_312P5KHZ_0_52AA		
#define CFO_COMP_SEG1_312P5KHZ_0_52AA_M		
#define CFO_COMP_SEG1_312P5KHZ_1_52AA		
#define CFO_COMP_SEG1_312P5KHZ_1_52AA_M		
#define TX_BANDEDGE_CFG_52AA		
#define TX_BANDEDGE_CFG_52AA_M		
#define SPATIAL_MAP_MODE_IDX_52AA		
#define SPATIAL_MAP_MODE_IDX_52AA_M		
#define TXBF_BYPASS_EN_52AA		
#define TXBF_BYPASS_EN_52AA_M		
#define CFO_COMP_SEG0_VLD_0_52AA		
#define CFO_COMP_SEG0_VLD_0_52AA_M		
#define CFO_COMP_SEG0_VLD_1_52AA		
#define CFO_COMP_SEG0_VLD_1_52AA_M		
#define CFO_COMP_SEG0_VLD_2_52AA		
#define CFO_COMP_SEG0_VLD_2_52AA_M		
#define CFO_COMP_SEG1_312P5KHZ_2_52AA		
#define CFO_COMP_SEG1_312P5KHZ_2_52AA_M		
#define CFO_COMP_SEG1_312P5KHZ_3_52AA		
#define CFO_COMP_SEG1_312P5KHZ_3_52AA_M		
#define CFO_COMP_SEG0_VLD_3_52AA		
#define CFO_COMP_SEG0_VLD_3_52AA_M		
#define CFO_COMP_SEG1_VLD_0_52AA		
#define CFO_COMP_SEG1_VLD_0_52AA_M		
#define CFO_COMP_SEG1_VLD_1_52AA		
#define CFO_COMP_SEG1_VLD_1_52AA_M		
#define CFO_COMP_SEG1_VLD_2_52AA		
#define CFO_COMP_SEG1_VLD_2_52AA_M		
#define CFO_COMP_SEG1_VLD_3_52AA		
#define CFO_COMP_SEG1_VLD_3_52AA_M		
#define IDFT_OVER_SAMPLING_EN_52AA		
#define IDFT_OVER_SAMPLING_EN_52AA_M		
#define IF_BANDEDGE_52AA		0x1390
#define IF_BANDEDGE_52AA_M		0x40000000
#define L_STF_TD_MODE_EN_52AA		
#define L_STF_TD_MODE_EN_52AA_M		
#define TX_DAGC_PW_TOR_DB_52AA		
#define TX_DAGC_PW_TOR_DB_52AA_M		
#define TX_DAGC_EN_52AA		
#define TX_DAGC_EN_52AA_M		
#define TX_DAGC_MODE_IDX_52AA		
#define TX_DAGC_MODE_IDX_52AA_M		
#define TX_SCALE_52AA		
#define TX_SCALE_52AA_M		
#define TX_CCK_BACKOFF_52AA		
#define TX_CCK_BACKOFF_52AA_M		
#define TX_NORMAL_BACKOFF_52AA		
#define TX_NORMAL_BACKOFF_52AA_M		
#define TX_BACKOFF_OFST1_52AA		
#define TX_BACKOFF_OFST1_52AA_M		
#define TX_BACKOFF_OFST2_52AA		
#define TX_BACKOFF_OFST2_52AA_M		
#define TX_BACKOFF_OFST3_52AA		
#define TX_BACKOFF_OFST3_52AA_M		
#define TX_BACKOFF_BITMAP0_52AA		
#define TX_BACKOFF_BITMAP0_52AA_M		
#define TX_BACKOFF_BITMAP1_52AA		
#define TX_BACKOFF_BITMAP1_52AA_M		
#define TX_BACKOFF_BITMAP2_52AA		
#define TX_BACKOFF_BITMAP2_52AA_M		
#define TX_BACKOFF_BITMAP3_52AA		
#define TX_BACKOFF_BITMAP3_52AA_M		
#define TX_BACKOFF_BITMAP4_52AA		
#define TX_BACKOFF_BITMAP4_52AA_M		
#define TX_BACKOFF_BITMAP5_52AA		
#define TX_BACKOFF_BITMAP5_52AA_M		
#define TX_BACKOFF_BITMAP6_52AA		
#define TX_BACKOFF_BITMAP6_52AA_M		
#define TX_BACKOFF_BITMAP7_52AA		
#define TX_BACKOFF_BITMAP7_52AA_M		
#define OV_RPT_RST_52AA		
#define OV_RPT_RST_52AA_M		
#define OBW_TX_EN_52AA		
#define OBW_TX_EN_52AA_M		
#define TX_N_PACKET_52AA		
#define TX_N_PACKET_52AA_M		
#define TXD_HE_SIGB_CH1_0_52AA		0x13a4
#define TXD_HE_SIGB_CH1_0_52AA_M	0xffffffff	
#define TXD_HE_SIGB_CH1_1_52AA		0x13a8
#define TXD_HE_SIGB_CH1_1_52AA_M	0xffffffff	
#define TXD_HE_SIGB_CH1_10_52AA		0x13ac
#define TXD_HE_SIGB_CH1_10_52AA_M	0xffffffff	
#define TXD_HE_SIGB_CH1_11_52AA		0x13b0
#define TXD_HE_SIGB_CH1_11_52AA_M	0xffffffff	
#define TXD_HE_SIGB_CH1_12_52AA		0x13b4
#define TXD_HE_SIGB_CH1_12_52AA_M	0xffffffff
#define TXD_HE_SIGB_CH1_13_52AA		0x13b8
#define TXD_HE_SIGB_CH1_13_52AA_M	0xffffffff	
#define TXD_HE_SIGB_CH1_14_52AA		0x13bc
#define TXD_HE_SIGB_CH1_14_52AA_M	0xffffffff	
#define TXD_HE_SIGB_CH1_15_52AA		0x13c0
#define TXD_HE_SIGB_CH1_15_52AA_M	0xffffffff	
#define TXD_HE_SIGB_CH1_2_52AA		0x13c4
#define TXD_HE_SIGB_CH1_2_52AA_M	0xffffffff	
#define TXD_HE_SIGB_CH1_3_52AA		0x13c8
#define TXD_HE_SIGB_CH1_3_52AA_M	0xffffffff	
#define TXD_HE_SIGB_CH1_4_52AA		0x13cc
#define TXD_HE_SIGB_CH1_4_52AA_M	0xffffffff	
#define TXD_HE_SIGB_CH1_5_52AA		0x13d0
#define TXD_HE_SIGB_CH1_5_52AA_M	0xffffffff	
#define TXD_HE_SIGB_CH1_6_52AA		0x13d4
#define TXD_HE_SIGB_CH1_6_52AA_M	0xffffffff	
#define TXD_HE_SIGB_CH1_7_52AA		0x13d8
#define TXD_HE_SIGB_CH1_7_52AA_M	0xffffffff	
#define TXD_HE_SIGB_CH1_8_52AA		0x13dc
#define TXD_HE_SIGB_CH1_8_52AA_M	0xffffffff	
#define TXD_HE_SIGB_CH1_9_52AA		0x13e0
#define TXD_HE_SIGB_CH1_9_52AA_M	0xffffffff	
#define TXD_HE_SIGB_CH2_0_52AA		0x13e4
#define TXD_HE_SIGB_CH2_0_52AA_M	0xffffffff	
#define TXD_HE_SIGB_CH2_1_52AA		0x13e8
#define TXD_HE_SIGB_CH2_1_52AA_M	0xffffffff	
#define TXD_HE_SIGB_CH2_10_52AA		0x13ec
#define TXD_HE_SIGB_CH2_10_52AA_M	0xffffffff	
#define TXD_HE_SIGB_CH2_11_52AA		0x13f0
#define TXD_HE_SIGB_CH2_11_52AA_M	0xffffffff	
#define TXD_HE_SIGB_CH2_12_52AA		0x13f4
#define TXD_HE_SIGB_CH2_12_52AA_M	0xffffffff	
#define TXD_HE_SIGB_CH2_13_52AA		0x13f8
#define TXD_HE_SIGB_CH2_13_52AA_M	0xffffffff	
#define TXD_HE_SIGB_CH2_14_52AA		0x13fc
#define TXD_HE_SIGB_CH2_14_52AA_M	0xffffffff	
#define TXD_HE_SIGB_CH2_15_52AA		0x1400
#define TXD_HE_SIGB_CH2_15_52AA_M	0xffffffff	
#define TXD_HE_SIGB_CH2_2_52AA		0x1404
#define TXD_HE_SIGB_CH2_2_52AA_M	0xffffffff	
#define TXD_HE_SIGB_CH2_3_52AA		0x1408
#define TXD_HE_SIGB_CH2_3_52AA_M	0xffffffff	
#define TXD_HE_SIGB_CH2_4_52AA		0x140c
#define TXD_HE_SIGB_CH2_4_52AA_M	0xffffffff	
#define TXD_HE_SIGB_CH2_5_52AA		0x1410
#define TXD_HE_SIGB_CH2_5_52AA_M	0xffffffff	
#define TXD_HE_SIGB_CH2_6_52AA		0x1414
#define TXD_HE_SIGB_CH2_6_52AA_M	0xffffffff	
#define TXD_HE_SIGB_CH2_7_52AA		0x1418
#define TXD_HE_SIGB_CH2_7_52AA_M	0xffffffff	
#define TXD_HE_SIGB_CH2_8_52AA		0x141c
#define TXD_HE_SIGB_CH2_8_52AA_M	0xffffffff	
#define TXD_HE_SIGB_CH2_9_52AA		0x1420
#define TXD_HE_SIGB_CH2_9_52AA_M	0xffffffff	
#define USER0_DELMTER_52AA		0x1424
#define USER0_DELMTER_52AA_M		0xffffffff
#define USER0_EOF_PADDING_LEN_52AA	0x1428	
#define USER0_EOF_PADDING_LEN_52AA_M	0xffffffff	
#define USER0_INIT_SEED_52AA		0x142c
#define USER0_INIT_SEED_52AA_M		0xffffffff
#define USER1_DELMTER_52AA		0x1430
#define USER1_DELMTER_52AA_M		0xffffffff
#define USER1_EOF_PADDING_LEN_52AA	0x1434	
#define USER1_EOF_PADDING_LEN_52AA_M	0xffffffff	
#define USER1_INIT_SEED_52AA		0x1438
#define USER1_INIT_SEED_52AA_M		0xffffffff
#define USER2_DELMTER_52AA		0x143c
#define USER2_DELMTER_52AA_M		0xffffffff
#define USER2_EOF_PADDING_LEN_52AA	0x1440	
#define USER2_EOF_PADDING_LEN_52AA_M	0xffffffff	
#define USER2_INIT_SEED_52AA		0x1444
#define USER2_INIT_SEED_52AA_M		0xffffffff
#define USER3_DELMTER_52AA		0x1448
#define USER3_DELMTER_52AA_M		0xffffffff
#define USER3_EOF_PADDING_LEN_52AA	0x144c	
#define USER3_EOF_PADDING_LEN_52AA_M	0xffffffff	
#define USER3_INIT_SEED_52AA		0x1450
#define USER3_INIT_SEED_52AA_M		0xffffffff
#define TXD_VHT_SIGB0_52AA		0x1454
#define TXD_VHT_SIGB0_52AA_M		0x1fffffff
#define MAC_TDRDY_EXT_CNT_I_52AA		
#define MAC_TDRDY_EXT_CNT_I_52AA_M		
#define TXD_VHT_SIGB1_52AA		0x1458
#define TXD_VHT_SIGB1_52AA_M		0x1fffffff
#define MAC_TX_INFO_DLY_CNT_I_52AA		
#define MAC_TX_INFO_DLY_CNT_I_52AA_M		
#define TXD_VHT_SIGB2_52AA		0x145c
#define TXD_VHT_SIGB2_52AA_M		0x1fffffff
#define TXCOMCT_HE_SIGB_MCS_52AA	0x145c	
#define TXCOMCT_HE_SIGB_MCS_52AA_M	0xe0000000	
#define TXD_VHT_SIGB3_52AA		0x1460
#define TXD_VHT_SIGB3_52AA_M		0x1fffffff
#define TXCOMCT_N_LTF_52AA		0x1460
#define TXCOMCT_N_LTF_52AA_M		0xe0000000
#define TXD_SIGA1_52AA		0x1464
#define TXD_SIGA1_52AA_M	0x3ffffff	
#define TAR_TXINFO_TXTP_52AA		
#define TAR_TXINFO_TXTP_52AA_M		
#define TXD_SIGA2_52AA		0x1468
#define TXD_SIGA2_52AA_M	0x3ffffff	
#define TXINFO_RATE_BIAS_52AA		
#define TXINFO_RATE_BIAS_52AA_M		
#define TXD_LSIG_52AA		0x146c
#define TXD_LSIG_52AA_M		0xffffff
#define TXINFO_CCA_PW_TH_52AA		0x146c
#define TXINFO_CCA_PW_TH_52AA_M		0xff000000
#define TX_PADDING_ZEROS_50NS_52AA		
#define TX_PADDING_ZEROS_50NS_52AA_M		
#define TXTIMCT_N_SYM_52AA		0x1480
#define TXTIMCT_N_SYM_52AA_M		0x7ff
#define USER0_SERVICE_52AA		0x1470
#define USER0_SERVICE_52AA_M		0xffff
#define USER1_SERVICE_52AA		0x1470
#define USER1_SERVICE_52AA_M		0xffff0000
#define USER2_SERVICE_52AA		0x1474
#define USER2_SERVICE_52AA_M		0xffff
#define USER3_SERVICE_52AA		0x1474
#define USER3_SERVICE_52AA_M		0xffff0000
#define USER0_MDPU_LEN_BYTE_52AA		0x1478
#define USER0_MDPU_LEN_BYTE_52AA_M		0x3fff
#define USER1_MDPU_LEN_BYTE_52AA		0x1478
#define USER1_MDPU_LEN_BYTE_52AA_M		0xfffc000
#define TXINFO_OBW_CTS2SELF_DUP_TYPE_52AA		0x1478
#define TXINFO_OBW_CTS2SELF_DUP_TYPE_52AA_M		0xf0000000
#define USER2_MDPU_LEN_BYTE_52AA		0x147c
#define USER2_MDPU_LEN_BYTE_52AA_M		0x3fff
#define USER3_MDPU_LEN_BYTE_52AA	0x147c	
#define USER3_MDPU_LEN_BYTE_52AA_M	0xfffc000	
#define TXINFO_PATH_EN_52AA		0x147C
#define TXINFO_PATH_EN_52AA_M		0xF0000000
#define TXUSRCT0_CSI_BUF_ID_52AA	0x1480	
#define TXUSRCT0_CSI_BUF_ID_52AA_M	0x3ff800	
#define TXUSRCT1_CSI_BUF_ID_52AA	0x1484	
#define TXUSRCT1_CSI_BUF_ID_52AA_M	0x7ff	
#define TXINFO_RF_GAIN_IDX_52AA		0x1480
#define TXINFO_RF_GAIN_IDX_52AA_M	0xffc00000	
#define TXUSRCT2_CSI_BUF_ID_52AA	0x1484	
#define TXUSRCT2_CSI_BUF_ID_52AA_M	0x3ff800	
#define TXUSRCT3_CSI_BUF_ID_52AA	0x1488	
#define TXUSRCT3_CSI_BUF_ID_52AA_M	0x7ff	
#define TXINFO_TX_PW_DBM_52AA		0x1484
#define TXINFO_TX_PW_DBM_52AA_M		0x7FC00000
#define AMPDU_4BYTES_ALIGN_EN_52AA		
#define AMPDU_4BYTES_ALIGN_EN_52AA_M		
#define USER0_N_MPDU_52AA		0x1488
#define USER0_N_MPDU_52AA_M		0xff800
#define USER1_N_MPDU_52AA		0x1488
#define USER1_N_MPDU_52AA_M		0x1ff00000
#define USER2_N_MPDU_52AA		0x148c
#define USER2_N_MPDU_52AA_M		0x1ff
#define TXUSRCT0_PW_BOOST_FCTR_DB_52AA		0x149c
#define TXUSRCT0_PW_BOOST_FCTR_DB_52AA_M	0x1f	
#define USER3_N_MPDU_52AA		0x148c
#define USER3_N_MPDU_52AA_M		0x3fe00
#define TXINFO_CH20_WITH_DATA_52AA		0x148c
#define TXINFO_CH20_WITH_DATA_52AA_M		0x3fc0000
#define TXINFO_N_USR_52AA		0x1490
#define TXINFO_N_USR_52AA_M		0xff
#define TXINFO_TXCMD_TXTP_52AA		0x1468
#define TXINFO_TXCMD_TXTP_52AA_M	0xfc000000	
#define BMODE_LOCKED_CLK_EN_52AA		
#define BMODE_LOCKED_CLK_EN_52AA_M		
#define TXUSRCT0_RU_ALLOC_52AA		0x1490
#define TXUSRCT0_RU_ALLOC_52AA_M	0xff00	
#define TXUSRCT0_U_ID_52AA		0x1490
#define TXUSRCT0_U_ID_52AA_M		0xff0000
#define TXUSRCT1_RU_ALLOC_52AA		0x1490
#define TXUSRCT1_RU_ALLOC_52AA_M	0xff000000	
#define TXUSRCT1_U_ID_52AA		0x1494
#define TXUSRCT1_U_ID_52AA_M		0xff
#define TXUSRCT2_RU_ALLOC_52AA		0x1494
#define TXUSRCT2_RU_ALLOC_52AA_M	0xff00	
#define TXUSRCT2_U_ID_52AA		0x1494
#define TXUSRCT2_U_ID_52AA_M		0xff0000
#define TXUSRCT3_RU_ALLOC_52AA		0x1494
#define TXUSRCT3_RU_ALLOC_52AA_M	0xff000000	
#define TXUSRCT3_U_ID_52AA		0x1498
#define TXUSRCT3_U_ID_52AA_M		0xff
#define TXTIMCT_N_SYM_HESIGB_52AA		0x148c
#define TXTIMCT_N_SYM_HESIGB_52AA_M		0xfc000000
#define TXUSRCT0_MCS_52AA		0x1498
#define TXUSRCT0_MCS_52AA_M		0x3f00
#define TXUSRCT1_MCS_52AA		0x1498
#define TXUSRCT1_MCS_52AA_M		0xfc000
#define TXUSRCT2_MCS_52AA		0x1498
#define TXUSRCT2_MCS_52AA_M		0x3f00000
#define TXUSRCT3_MCS_52AA		0x1498
#define TXUSRCT3_MCS_52AA_M		0xfc000000
#define BMODE_RATE_IDX_52AA		
#define BMODE_RATE_IDX_52AA_M		
#define TXUSRCT1_PW_BOOST_FCTR_DB_52AA		0x149c
#define TXUSRCT1_PW_BOOST_FCTR_DB_52AA_M	0x3e0	
#define TXUSRCT2_PW_BOOST_FCTR_DB_52AA		0x149c
#define TXUSRCT2_PW_BOOST_FCTR_DB_52AA_M	0x7c00	
#define TXUSRCT3_PW_BOOST_FCTR_DB_52AA		0x149c
#define TXUSRCT3_PW_BOOST_FCTR_DB_52AA_M	0xf8000	
#define TXINFO_PPDU_TYPE_52AA		0x149c
#define TXINFO_PPDU_TYPE_52AA_M		0xf00000
#define TXINFO_TX_SWING_52AA		
#define TXINFO_TX_SWING_52AA_M		
#define TXINFO_TXSC_52AA		0x149C
#define TXINFO_TXSC_52AA_M		0xF0000000
#define TXINFO_CFO_COMP_52AA		0x1488
#define TXINFO_CFO_COMP_52AA_M		0xe0000000
#define MAC_TX_U_ID_PHASE_OPT_T_52AA		
#define MAC_TX_U_ID_PHASE_OPT_T_52AA_M		
#define TXTIMCT_PKT_EXT_IDX_52AA	0x14a0	
#define TXTIMCT_PKT_EXT_IDX_52AA_M	0x7	
#define TXUSRCT0_N_STS_52AA		0x14a0
#define TXUSRCT0_N_STS_52AA_M		0x38
#define TXUSRCT0_N_STS_RU_TOT_52AA	0x14a0	
#define TXUSRCT0_N_STS_RU_TOT_52AA_M	0x1c0	
#define TXUSRCT0_STRT_STS_52AA		0x14a0
#define TXUSRCT0_STRT_STS_52AA_M	0xe00	
#define TXUSRCT1_N_STS_52AA		0x14a0
#define TXUSRCT1_N_STS_52AA_M		0x7000
#define TXUSRCT1_N_STS_RU_TOT_52AA	0x14a0	
#define TXUSRCT1_N_STS_RU_TOT_52AA_M	0x38000	
#define TXUSRCT1_STRT_STS_52AA		0x14a0
#define TXUSRCT1_STRT_STS_52AA_M	0x1c0000	
#define TXUSRCT2_N_STS_52AA		0x14a0
#define TXUSRCT2_N_STS_52AA_M		0xe00000
#define TXUSRCT2_N_STS_RU_TOT_52AA	0x14a0	
#define TXUSRCT2_N_STS_RU_TOT_52AA_M	0x7000000	
#define TXUSRCT2_STRT_STS_52AA		0x14a0
#define TXUSRCT2_STRT_STS_52AA_M	0x38000000	
#define MAC_TXD_PHASE_OPT_I_52AA		
#define MAC_TXD_PHASE_OPT_I_52AA_M		
#define TXUSRCT3_N_STS_52AA		0x14a4
#define TXUSRCT3_N_STS_52AA_M		0x7
#define TXUSRCT3_N_STS_RU_TOT_52AA	0x14a4	
#define TXUSRCT3_N_STS_RU_TOT_52AA_M	0x38	
#define TXUSRCT3_STRT_STS_52AA		0x14a4
#define TXUSRCT3_STRT_STS_52AA_M	0x1c0	
#define SOURCE_GEN_MODE_IDX_52AA	0x14a4	
#define SOURCE_GEN_MODE_IDX_52AA_M	0x6000	
#define TXCOMCT_GI_TYPE_52AA		0x14a4
#define TXCOMCT_GI_TYPE_52AA_M		0x18000
#define TXCOMCT_LTF_TYPE_52AA		0x14a4
#define TXCOMCT_LTF_TYPE_52AA_M		0x60000
#define TXINFO_DBW_IDX_52AA		0x14a4
#define TXINFO_DBW_IDX_52AA_M		0x180000
#define TXINFO_PATH_MAP_A_52AA		0x14A4
#define TXINFO_PATH_MAP_A_52AA_M	0x600000	
#define TXINFO_PATH_MAP_B_52AA		0x14A4
#define TXINFO_PATH_MAP_B_52AA_M	0x1800000	
#define TXINFO_PATH_MAP_C_52AA		
#define TXINFO_PATH_MAP_C_52AA_M		
#define TXINFO_PATH_MAP_D_52AA		
#define TXINFO_PATH_MAP_D_52AA_M		
#define TXTIMCT_PRE_FEC_FCTR_52AA	0x14a4	
#define TXTIMCT_PRE_FEC_FCTR_52AA_M	0x60000000	
#define BMODE_LONG_PREAMBLE_EN_52AA		
#define BMODE_LONG_PREAMBLE_EN_52AA_M		
#define MAC_TX_PMAC_EN_I_52AA		
#define MAC_TX_PMAC_EN_I_52AA_M		
#define TAR_TXINFO_TXTP_EN_52AA		
#define TAR_TXINFO_TXTP_EN_52AA_M		
#define TX_N_PACKET_EN_52AA		
#define TX_N_PACKET_EN_52AA_M		
#define TX_CONTINUOUS_52AA		
#define TX_CONTINUOUS_52AA_M		
#define TX_EN_52AA		
#define TX_EN_52AA_M		
#define TXCOMCT_BEAM_CHANGE_EN_52AA		0x14a8
#define TXCOMCT_BEAM_CHANGE_EN_52AA_M		0x10
#define TXCOMCT_DOPPLER_EN_52AA		0x14a8
#define TXCOMCT_DOPPLER_EN_52AA_M	0x20	
#define TXCOMCT_FB_MUMIMO_EN_52AA	0x14a8	
#define TXCOMCT_FB_MUMIMO_EN_52AA_M	0x40	
#define TXCOMCT_FEEDBACK_STATUS_52AA	0x14a8	
#define TXCOMCT_FEEDBACK_STATUS_52AA_M	0x80	
#define TXCOMCT_HE_SIGB_DCM_EN_52AA	0x14a8	
#define TXCOMCT_HE_SIGB_DCM_EN_52AA_M	0x100	
#define TXCOMCT_MIDAMBLE_MODE_52AA	0x14a8	
#define TXCOMCT_MIDAMBLE_MODE_52AA_M	0x200	
#define TXCOMCT_MUMIMO_LTF_MODE_EN_52AA		0x14a8
#define TXCOMCT_MUMIMO_LTF_MODE_EN_52AA_M	0x400	
#define TXCOMCT_NDP_52AA		0x14a8
#define TXCOMCT_NDP_52AA_M		0x800
#define TXCOMCT_STBC_EN_52AA		0x14a8
#define TXCOMCT_STBC_EN_52AA_M		0x1000
#define TXINFO_ANT_SEL_A_52AA		0x14a8
#define TXINFO_ANT_SEL_A_52AA_M		0x2000
#define TXINFO_ANT_SEL_B_52AA		0x14a8
#define TXINFO_ANT_SEL_B_52AA_M		0x4000
#define TXINFO_ANT_SEL_C_52AA		0x14a8
#define TXINFO_ANT_SEL_C_52AA_M		0x8000
#define TXINFO_ANT_SEL_D_52AA		0x14a8
#define TXINFO_ANT_SEL_D_52AA_M		0x10000
#define TXINFO_CCA_PW_TH_EN_52AA	0x14a8	
#define TXINFO_CCA_PW_TH_EN_52AA_M	0x20000	
#define TXINFO_CFIR_BY_RATE_OFF_52AA		
#define TXINFO_CFIR_BY_RATE_OFF_52AA_M		
#define TXINFO_DPD_BY_RATE_OFF_52AA		
#define TXINFO_DPD_BY_RATE_OFF_52AA_M		
#define TXINFO_RF_FIXED_GAIN_EN_52AA		0x14a8
#define TXINFO_RF_FIXED_GAIN_EN_52AA_M		0x100000
#define TXINFO_UL_CQI_RPT_TRI_52AA		0x14a8
#define TXINFO_UL_CQI_RPT_TRI_52AA_M		0x200000
#define TXTIMCT_LDPC_EXTR_52AA		0x14a8
#define TXTIMCT_LDPC_EXTR_52AA_M	0x400000	
#define TXUSRCT0_DCM_EN_52AA		0x14a8
#define TXUSRCT0_DCM_EN_52AA_M		0x800000
#define TXUSRCT0_FEC_TYPE_52AA		0x14a8
#define TXUSRCT0_FEC_TYPE_52AA_M	0x1000000	
#define TXUSRCT0_TXBF_EN_52AA		0x14a8
#define TXUSRCT0_TXBF_EN_52AA_M		0x2000000
#define TXUSRCT1_DCM_EN_52AA		0x14a8
#define TXUSRCT1_DCM_EN_52AA_M		0x4000000
#define TXUSRCT1_FEC_TYPE_52AA		0x14a8
#define TXUSRCT1_FEC_TYPE_52AA_M	0x8000000	
#define TXUSRCT1_TXBF_EN_52AA		0x14a8
#define TXUSRCT1_TXBF_EN_52AA_M		0x10000000
#define TXUSRCT2_DCM_EN_52AA		0x14a8
#define TXUSRCT2_DCM_EN_52AA_M		0x20000000
#define TXUSRCT2_FEC_TYPE_52AA		0x14a8
#define TXUSRCT2_FEC_TYPE_52AA_M	0x40000000	
#define TXUSRCT2_TXBF_EN_52AA		0x14a8
#define TXUSRCT2_TXBF_EN_52AA_M		0x80000000
#define TXUSRCT3_DCM_EN_52AA		0x14ac
#define TXUSRCT3_DCM_EN_52AA_M		0x1
#define TXUSRCT3_FEC_TYPE_52AA		0x14ac
#define TXUSRCT3_FEC_TYPE_52AA_M	0x2	
#define TXUSRCT3_TXBF_EN_52AA		0x14ac
#define TXUSRCT3_TXBF_EN_52AA_M		0x4
#define PCOEFF0_52AA		
#define PCOEFF0_52AA_M		
#define PCOEFF1_52AA		
#define PCOEFF1_52AA_M		
#define NORM_FCTR_52AA		
#define NORM_FCTR_52AA_M		
#define DELAY_SAMPLE0_52AA		
#define DELAY_SAMPLE0_52AA_M		
#define PCOEFF10_52AA		
#define PCOEFF10_52AA_M		
#define PCOEFF11_52AA		
#define PCOEFF11_52AA_M		
#define DELAY_SAMPLE1_52AA		
#define DELAY_SAMPLE1_52AA_M		
#define DELAY_SAMPLE2_52AA		
#define DELAY_SAMPLE2_52AA_M		
#define DELAY_SAMPLE3_52AA		
#define DELAY_SAMPLE3_52AA_M		
#define TXPSF_SCALE_OPT_52AA		
#define TXPSF_SCALE_OPT_52AA_M		
#define PCOEFF12_52AA		
#define PCOEFF12_52AA_M		
#define PCOEFF13_52AA		
#define PCOEFF13_52AA_M		
#define PCOEFF14_52AA		
#define PCOEFF14_52AA_M		
#define PCOEFF15_52AA		
#define PCOEFF15_52AA_M		
#define PCOEFF2_52AA		
#define PCOEFF2_52AA_M		
#define PCOEFF3_52AA		
#define PCOEFF3_52AA_M		
#define PCOEFF4_52AA		
#define PCOEFF4_52AA_M		
#define PCOEFF5_52AA		
#define PCOEFF5_52AA_M		
#define PCOEFF6_52AA		
#define PCOEFF6_52AA_M		
#define PCOEFF7_52AA		
#define PCOEFF7_52AA_M		
#define PCOEFF8_52AA		
#define PCOEFF8_52AA_M		
#define PCOEFF9_52AA		
#define PCOEFF9_52AA_M		
#define ANTWGT_HIGH_PIN_TH_52AA		
#define ANTWGT_HIGH_PIN_TH_52AA_M		
#define CCK_RSSI_OFST_52AA		
#define CCK_RSSI_OFST_52AA_M		
#define NULL_CONNECT_PIN_TH_52AA		
#define NULL_CONNECT_PIN_TH_52AA_M		
#define GAIN_DIFF_TH_0_52AA		
#define GAIN_DIFF_TH_0_52AA_M		
#define ANTWGT_MAX_TOTAL_THRESH_52AA		
#define ANTWGT_MAX_TOTAL_THRESH_52AA_M		
#define ANTWGT_ENABLE_52AA		
#define ANTWGT_ENABLE_52AA_M		
#define PATH0_R_ACI_DET_BKP1_52AA		
#define PATH0_R_ACI_DET_BKP1_52AA_M		
#define PATH0_R_ACI_DET_BKP2_52AA		
#define PATH0_R_ACI_DET_BKP2_52AA_M		
#define PATH0_R_ACI_TH_DB_BW20_52AA		
#define PATH0_R_ACI_TH_DB_BW20_52AA_M		
#define PATH0_R_ACI_TH_DB_BW40_52AA		
#define PATH0_R_ACI_TH_DB_BW40_52AA_M		
#define PATH0_R_ACI_TH_DB_BW80_52AA		
#define PATH0_R_ACI_TH_DB_BW80_52AA_M		
#define PATH0_R_LARGE_ACI_ACT_TH_BW20_52AA		
#define PATH0_R_LARGE_ACI_ACT_TH_BW20_52AA_M		
#define PATH0_R_LARGE_ACI_ACT_TH_BW40_52AA		
#define PATH0_R_LARGE_ACI_ACT_TH_BW40_52AA_M		
#define PATH0_R_LARGE_ACI_ACT_TH_BW80_52AA		
#define PATH0_R_LARGE_ACI_ACT_TH_BW80_52AA_M		
#define PATH0_R_NORMAL_ACI_ACT_TH_BW20_52AA		
#define PATH0_R_NORMAL_ACI_ACT_TH_BW20_52AA_M		
#define PATH0_R_NORMAL_ACI_ACT_TH_BW40_52AA		
#define PATH0_R_NORMAL_ACI_ACT_TH_BW40_52AA_M		
#define PATH0_R_NORMAL_ACI_ACT_TH_BW80_52AA		
#define PATH0_R_NORMAL_ACI_ACT_TH_BW80_52AA_M		
#define PATH0_R_LARGE_ACI_DB_52AA		
#define PATH0_R_LARGE_ACI_DB_52AA_M		
#define PATH0_R_ACI_NRBW_OFST_BW20_52AA		
#define PATH0_R_ACI_NRBW_OFST_BW20_52AA_M		
#define PATH0_R_ACI_NRBW_OFST_BW40_52AA		
#define PATH0_R_ACI_NRBW_OFST_BW40_52AA_M		
#define PATH0_R_ACI_NRBW_OFST_BW80_52AA		
#define PATH0_R_ACI_NRBW_OFST_BW80_52AA_M		
#define PATH0_R_ACI_HIT_CNT_TH_52AA		
#define PATH0_R_ACI_HIT_CNT_TH_52AA_M		
#define PATH0_R_ACI_NRBW_OFST_EN_52AA		
#define PATH0_R_ACI_NRBW_OFST_EN_52AA_M		
#define PATH0_R_BYPASS_RFGC_EN_52AA		
#define PATH0_R_BYPASS_RFGC_EN_52AA_M		
#define PATH0_R_ADC_DC_OFST_RXLOW_IM_52AA		
#define PATH0_R_ADC_DC_OFST_RXLOW_IM_52AA_M		
#define PATH0_R_ADC_DC_OFST_RXLOW_RE_52AA		
#define PATH0_R_ADC_DC_OFST_RXLOW_RE_52AA_M		
#define PATH0_R_DC_COMP_EN_52AA		
#define PATH0_R_DC_COMP_EN_52AA_M		
#define PATH0_R_ADC_DC_OFST_RXMID_IM_52AA		
#define PATH0_R_ADC_DC_OFST_RXMID_IM_52AA_M		
#define PATH0_R_ADC_DC_OFST_RXMID_RE_52AA		
#define PATH0_R_ADC_DC_OFST_RXMID_RE_52AA_M		
#define PATH0_R_DC_OFST_IM_52AA		
#define PATH0_R_DC_OFST_IM_52AA_M		
#define PATH0_R_DC_OFST_RE_52AA		
#define PATH0_R_DC_OFST_RE_52AA_M		
#define PATH0_R_RXTH1_52AA		
#define PATH0_R_RXTH1_52AA_M		
#define PATH0_R_RXTH2_52AA		
#define PATH0_R_RXTH2_52AA_M		
#define PATH0_R_PREAGC_RSV_52AA		
#define PATH0_R_PREAGC_RSV_52AA_M		
#define PATH0_R_WDGTIMER_52AA		
#define PATH0_R_WDGTIMER_52AA_M		
#define PATH0_R_GAIN_INIT_IDX_52AA		
#define PATH0_R_GAIN_INIT_IDX_52AA_M		
#define PATH0_R_ANTAUX_THD_52AA		
#define PATH0_R_ANTAUX_THD_52AA_M		
#define PATH0_R_LNA_FULL_G0_52AA		
#define PATH0_R_LNA_FULL_G0_52AA_M		
#define PATH0_R_LNA_FULL_G1_52AA		
#define PATH0_R_LNA_FULL_G1_52AA_M		
#define PATH0_R_LNA_FULL_G2_52AA		
#define PATH0_R_LNA_FULL_G2_52AA_M		
#define PATH0_R_LNA_FULL_G3_52AA		
#define PATH0_R_LNA_FULL_G3_52AA_M		
#define PATH0_R_LNA_FULL_G4_52AA		
#define PATH0_R_LNA_FULL_G4_52AA_M		
#define PATH0_R_LNA_FULL_G5_52AA		
#define PATH0_R_LNA_FULL_G5_52AA_M		
#define PATH0_R_LNA_FULL_G6_52AA		
#define PATH0_R_LNA_FULL_G6_52AA_M		
#define PATH0_R_TIA_FULL_G0_52AA		
#define PATH0_R_TIA_FULL_G0_52AA_M		
#define PATH0_R_TIA_FULL_G1_52AA		
#define PATH0_R_TIA_FULL_G1_52AA_M		
#define PATH0_R_DCPW_52AA		
#define PATH0_R_DCPW_52AA_M		
#define PATH0_R_ELNA_G0_52AA		
#define PATH0_R_ELNA_G0_52AA_M		
#define PATH0_R_ELNA_G1_52AA		
#define PATH0_R_ELNA_G1_52AA_M		
#define PATH0_R_BT_LNA_IDX_0_52AA		
#define PATH0_R_BT_LNA_IDX_0_52AA_M		
#define PATH0_R_IB_PRESLC_1_52AA		
#define PATH0_R_IB_PRESLC_1_52AA_M		
#define PATH0_R_LNA_OP1DB_0_A_52AA		
#define PATH0_R_LNA_OP1DB_0_A_52AA_M		
#define PATH0_R_LNA_OP1DB_0_G_52AA		
#define PATH0_R_LNA_OP1DB_0_G_52AA_M		
#define PATH0_R_LNA_OP1DB_1_A_52AA		
#define PATH0_R_LNA_OP1DB_1_A_52AA_M		
#define PATH0_R_CLIP_RATIO_52AA		
#define PATH0_R_CLIP_RATIO_52AA_M		
#define PATH0_R_LNA_OP1DB_1_G_52AA		
#define PATH0_R_LNA_OP1DB_1_G_52AA_M		
#define PATH0_R_LNA_OP1DB_2_A_52AA		
#define PATH0_R_LNA_OP1DB_2_A_52AA_M		
#define PATH0_R_LNA_OP1DB_2_G_52AA		
#define PATH0_R_LNA_OP1DB_2_G_52AA_M		
#define PATH0_R_LNA_OP1DB_3_A_52AA		
#define PATH0_R_LNA_OP1DB_3_A_52AA_M		
#define PATH0_R_FAGC_EARLY_GAP_52AA		
#define PATH0_R_FAGC_EARLY_GAP_52AA_M		
#define PATH0_R_LNA_OP1DB_3_G_52AA		
#define PATH0_R_LNA_OP1DB_3_G_52AA_M		
#define PATH0_R_LNA_OP1DB_4_A_52AA		
#define PATH0_R_LNA_OP1DB_4_A_52AA_M		
#define PATH0_R_LNA_OP1DB_4_G_52AA		
#define PATH0_R_LNA_OP1DB_4_G_52AA_M		
#define PATH0_R_LNA_OP1DB_5_A_52AA		
#define PATH0_R_LNA_OP1DB_5_A_52AA_M		
#define PATH0_R_FIN_DW_PW_52AA		
#define PATH0_R_FIN_DW_PW_52AA_M		
#define PATH0_R_LNA_OP1DB_5_G_52AA		
#define PATH0_R_LNA_OP1DB_5_G_52AA_M		
#define PATH0_R_LNA_OP1DB_6_A_52AA		
#define PATH0_R_LNA_OP1DB_6_A_52AA_M		
#define PATH0_R_LNA_OP1DB_6_G_52AA		
#define PATH0_R_LNA_OP1DB_6_G_52AA_M		
#define PATH0_R_EFUSE_A_52AA		
#define PATH0_R_EFUSE_A_52AA_M		
#define PATH0_R_NCLKWAIT_52AA		
#define PATH0_R_NCLKWAIT_52AA_M		
#define PATH0_R_EFUSE_G_52AA		
#define PATH0_R_EFUSE_G_52AA_M		
#define PATH0_R_IB_PKPW_52AA		
#define PATH0_R_IB_PKPW_52AA_M		
#define PATH0_R_IB_PRESLC_2_52AA		
#define PATH0_R_IB_PRESLC_2_52AA_M		
#define PATH0_R_IB_PRESLC_3_52AA		
#define PATH0_R_IB_PRESLC_3_52AA_M		
#define PATH0_R_IB_PRESLC_4_52AA		
#define PATH0_R_IB_PRESLC_4_52AA_M		
#define PATH0_R_GO_INTF_ITER_52AA		
#define PATH0_R_GO_INTF_ITER_52AA_M		
#define PATH0_R_LNA_ERR_G0_52AA		
#define PATH0_R_LNA_ERR_G0_52AA_M		
#define PATH0_R_LNA_ERR_G0_A_52AA		
#define PATH0_R_LNA_ERR_G0_A_52AA_M		
#define PATH0_R_LNA_ERR_G0_G_52AA		
#define PATH0_R_LNA_ERR_G0_G_52AA_M		
#define PATH0_R_LNA_ERR_G1_52AA		
#define PATH0_R_LNA_ERR_G1_52AA_M		
#define PATH0_R_LNA_ERR_G1_A_52AA		
#define PATH0_R_LNA_ERR_G1_A_52AA_M		
#define PATH0_R_GTIA2WB_52AA		
#define PATH0_R_GTIA2WB_52AA_M		
#define PATH0_R_LNA_ERR_G1_G_52AA		
#define PATH0_R_LNA_ERR_G1_G_52AA_M		
#define PATH0_R_LNA_ERR_G2_52AA		
#define PATH0_R_LNA_ERR_G2_52AA_M		
#define PATH0_R_LNA_ERR_G2_A_52AA		
#define PATH0_R_LNA_ERR_G2_A_52AA_M		
#define PATH0_R_LNA_ERR_G2_G_52AA		
#define PATH0_R_LNA_ERR_G2_G_52AA_M		
#define PATH0_R_LNA_ERR_G3_52AA		
#define PATH0_R_LNA_ERR_G3_52AA_M		
#define PATH0_R_HEFITER_52AA		
#define PATH0_R_HEFITER_52AA_M		
#define PATH0_R_LNA_ERR_G3_A_52AA		
#define PATH0_R_LNA_ERR_G3_A_52AA_M		
#define PATH0_R_LNA_ERR_G3_G_52AA		
#define PATH0_R_LNA_ERR_G3_G_52AA_M		
#define PATH0_R_LNA_ERR_G4_52AA		
#define PATH0_R_LNA_ERR_G4_52AA_M		
#define PATH0_R_LNA_ERR_G4_A_52AA		
#define PATH0_R_LNA_ERR_G4_A_52AA_M		
#define PATH0_R_LNA_ERR_G4_G_52AA		
#define PATH0_R_LNA_ERR_G4_G_52AA_M		
#define PATH0_R_HTFITER_52AA		
#define PATH0_R_HTFITER_52AA_M		
#define PATH0_R_LNA_ERR_G5_52AA		
#define PATH0_R_LNA_ERR_G5_52AA_M		
#define PATH0_R_LNA_ERR_G5_A_52AA		
#define PATH0_R_LNA_ERR_G5_A_52AA_M		
#define PATH0_R_LNA_ERR_G5_G_52AA		
#define PATH0_R_LNA_ERR_G5_G_52AA_M		
#define PATH0_R_LNA_ERR_G6_52AA		
#define PATH0_R_LNA_ERR_G6_52AA_M		
#define PATH0_R_LNA_ERR_G6_A_52AA		
#define PATH0_R_LNA_ERR_G6_A_52AA_M		
#define PATH0_R_LGYFITER_52AA		
#define PATH0_R_LGYFITER_52AA_M		
#define PATH0_R_LNA_ERR_G6_G_52AA		
#define PATH0_R_LNA_ERR_G6_G_52AA_M		
#define PATH0_R_LNA_OP1DB_52AA		
#define PATH0_R_LNA_OP1DB_52AA_M		
#define PATH0_R_RXB_G0_52AA		
#define PATH0_R_RXB_G0_52AA_M		
#define PATH0_R_SLID_PRDYPW_52AA		
#define PATH0_R_SLID_PRDYPW_52AA_M		
#define PATH0_R_SLID_SAFEPW_52AA		
#define PATH0_R_SLID_SAFEPW_52AA_M		
#define PATH0_R_LGYFITER_B_52AA		
#define PATH0_R_LGYFITER_B_52AA_M		
#define PATH0_R_SLID_SGPW_52AA		
#define PATH0_R_SLID_SGPW_52AA_M		
#define PATH0_R_TIA_ERR_G0_52AA		
#define PATH0_R_TIA_ERR_G0_52AA_M		
#define PATH0_R_TIA_ERR_G0_A_52AA		
#define PATH0_R_TIA_ERR_G0_A_52AA_M		
#define PATH0_R_TIA_ERR_G0_G_52AA		
#define PATH0_R_TIA_ERR_G0_G_52AA_M		
#define PATH0_R_TIA_ERR_G1_52AA		
#define PATH0_R_TIA_ERR_G1_52AA_M		
#define PATH0_R_LIN_RLS_ITER_52AA		
#define PATH0_R_LIN_RLS_ITER_52AA_M		
#define PATH0_R_TIA_ERR_G1_A_52AA		
#define PATH0_R_TIA_ERR_G1_A_52AA_M		
#define PATH0_R_TIA_ERR_G1_G_52AA		
#define PATH0_R_TIA_ERR_G1_G_52AA_M		
#define PATH0_R_TIA_OP1DB_52AA		
#define PATH0_R_TIA_OP1DB_52AA_M		
#define PATH0_R_WB_PKPW_52AA		
#define PATH0_R_WB_PKPW_52AA_M		
#define PATH0_R_WB_PRESLC_1_52AA		
#define PATH0_R_WB_PRESLC_1_52AA_M		
#define PATH0_R_MODESEL_52AA		0x156C
#define PATH0_R_MODESEL_52AA_M		0xC0000000
#define PATH0_R_WB_PRESLC_2_52AA		
#define PATH0_R_WB_PRESLC_2_52AA_M		
#define PATH0_R_WB_PRESLC_3_52AA		
#define PATH0_R_WB_PRESLC_3_52AA_M		
#define PATH0_R_WB_PRESLC_4_52AA		
#define PATH0_R_WB_PRESLC_4_52AA_M		
#define PATH0_R_WB_PRESLC_O_52AA		
#define PATH0_R_WB_PRESLC_O_52AA_M		
#define PATH0_R_NCLKWAITE_52AA		
#define PATH0_R_NCLKWAITE_52AA_M		
#define PATH0_R_BT_LNA_IDX_1_52AA		
#define PATH0_R_BT_LNA_IDX_1_52AA_M		
#define PATH0_R_NCLKWAITEI_52AA		
#define PATH0_R_NCLKWAITEI_52AA_M		
#define PATH0_R_NCLKWAITM_52AA		
#define PATH0_R_NCLKWAITM_52AA_M		
#define PATH0_R_DCCLDLY_52AA		
#define PATH0_R_DCCLDLY_52AA_M		
#define PATH0_R_DFEDLY_52AA		
#define PATH0_R_DFEDLY_52AA_M		
#define PATH0_R_DGDLY_52AA		
#define PATH0_R_DGDLY_52AA_M		
#define PATH0_R_EXTLOSS_52AA		
#define PATH0_R_EXTLOSS_52AA_M		
#define PATH0_R_RTNPW_52AA		
#define PATH0_R_RTNPW_52AA_M		
#define PATH0_R_GAINBIAS_52AA		
#define PATH0_R_GAINBIAS_52AA_M		
#define PATH0_R_GCTHD_52AA		
#define PATH0_R_GCTHD_52AA_M		
#define PATH0_R_IB_PBK_52AA		
#define PATH0_R_IB_PBK_52AA_M		
#define PATH0_R_IB_PBK_B_52AA		
#define PATH0_R_IB_PBK_B_52AA_M		
#define PATH0_R_IRBLK_ACITHD_52AA		
#define PATH0_R_IRBLK_ACITHD_52AA_M		
#define PATH0_R_IRBLK_DNTHD_52AA		
#define PATH0_R_IRBLK_DNTHD_52AA_M		
#define PATH0_R_SGLSB_52AA		
#define PATH0_R_SGLSB_52AA_M		
#define PATH0_R_IRBLK_UPTHD_52AA		
#define PATH0_R_IRBLK_UPTHD_52AA_M		
#define PATH0_R_LNA_DYNBK_B_52AA		
#define PATH0_R_LNA_DYNBK_B_52AA_M		
#define PATH0_R_LNA_DYNBK_C_52AA		
#define PATH0_R_LNA_DYNBK_C_52AA_M		
#define PATH0_R_LNA_PBK_52AA		
#define PATH0_R_LNA_PBK_52AA_M		
#define PATH0_R_LNA_PBK_BT_COEX_52AA		
#define PATH0_R_LNA_PBK_BT_COEX_52AA_M		
#define PATH0_R_LPW_RXB_GAIN_52AA		
#define PATH0_R_LPW_RXB_GAIN_52AA_M		
#define PATH0_R_VHTFITER_52AA		
#define PATH0_R_VHTFITER_52AA_M		
#define PATH0_R_PRIMDLY_52AA		
#define PATH0_R_PRIMDLY_52AA_M		
#define PATH0_R_RXB_INIT_IDX_52AA		0x1580
#define PATH0_R_RXB_INIT_IDX_52AA_M		0x3E0
#define PATH0_R_SLID_RXB_IDX_52AA		
#define PATH0_R_SLID_RXB_IDX_52AA_M		
#define PATH0_R_SYNCDLY_52AA		
#define PATH0_R_SYNCDLY_52AA_M		
#define PATH0_R_TIA_PBK_52AA		
#define PATH0_R_TIA_PBK_52AA_M		
#define PATH0_R_WB_PBK_52AA		
#define PATH0_R_WB_PBK_52AA_M		
#define PATH0_R_ACI_AUX_52AA		
#define PATH0_R_ACI_AUX_52AA_M		
#define PATH0_R_ANTAUX_EN_52AA		
#define PATH0_R_ANTAUX_EN_52AA_M		
#define PATH0_R_GPREIB_LITTOVER_52AA		
#define PATH0_R_GPREIB_LITTOVER_52AA_M		
#define PATH0_R_GPREIB_OVER_52AA		
#define PATH0_R_GPREIB_OVER_52AA_M		
#define PATH0_R_GPREIB_OVER_P_52AA		
#define PATH0_R_GPREIB_OVER_P_52AA_M		
#define PATH0_R_GPREIB_OVER_U_52AA		
#define PATH0_R_GPREIB_OVER_U_52AA_M		
#define PATH0_R_GPREWB_OVER_52AA		
#define PATH0_R_GPREWB_OVER_52AA_M		
#define PATH0_R_GPREWB_OVER_L_52AA		
#define PATH0_R_GPREWB_OVER_L_52AA_M		
#define PATH0_R_GPREWB_OVER_P_52AA		
#define PATH0_R_GPREWB_OVER_P_52AA_M		
#define PATH0_R_IB_RTN_GAP_52AA		
#define PATH0_R_IB_RTN_GAP_52AA_M		
#define PATH0_R_IRBLK_PREDC_52AA		
#define PATH0_R_IRBLK_PREDC_52AA_M		
#define PATH0_R_IRFINETHD_52AA		
#define PATH0_R_IRFINETHD_52AA_M		
#define PATH0_R_LGY_PBK_MORE_52AA		
#define PATH0_R_LGY_PBK_MORE_52AA_M		
#define PATH0_R_LGY_PBK_MORE_TB_52AA		
#define PATH0_R_LGY_PBK_MORE_TB_52AA_M		
#define PATH0_R_LNA_DYNBK_A_52AA		
#define PATH0_R_LNA_DYNBK_A_52AA_M		
#define PATH0_R_LNA_GAIN_STEP_52AA		
#define PATH0_R_LNA_GAIN_STEP_52AA_M		
#define PATH0_R_LPW_MCS_52AA		
#define PATH0_R_LPW_MCS_52AA_M		
#define PATH0_R_PWBDLY_52AA		
#define PATH0_R_PWBDLY_52AA_M		
#define PATH0_R_SLID_CLIPNUM_52AA		
#define PATH0_R_SLID_CLIPNUM_52AA_M		
#define PATH0_R_SLID_PW_PTR_52AA		
#define PATH0_R_SLID_PW_PTR_52AA_M		
#define PATH0_R_SLIDOBS_52AA		
#define PATH0_R_SLIDOBS_52AA_M		
#define PATH0_R_WB_SAT_LVL_52AA		
#define PATH0_R_WB_SAT_LVL_52AA_M		
#define PATH0_R_WBRDY_GAP_52AA		
#define PATH0_R_WBRDY_GAP_52AA_M		
#define PATH0_R_BT_LNA_IDX_2_52AA		
#define PATH0_R_BT_LNA_IDX_2_52AA_M		
#define PATH0_R_BT_LNA_IDX_3_52AA		
#define PATH0_R_BT_LNA_IDX_3_52AA_M		
#define PATH0_R_ELNA_MARGIN_52AA		
#define PATH0_R_ELNA_MARGIN_52AA_M		
#define PATH0_R_ERR_MARGIN_52AA		
#define PATH0_R_ERR_MARGIN_52AA_M		
#define PATH0_R_GPREIB_UNDER_52AA		
#define PATH0_R_GPREIB_UNDER_52AA_M		
#define PATH0_R_GPREIB_UNDER_P_52AA		
#define PATH0_R_GPREIB_UNDER_P_52AA_M		
#define PATH0_R_GPREIB_UNDER_U_52AA		
#define PATH0_R_GPREIB_UNDER_U_52AA_M		
#define PATH0_R_GPREWB_UNDER_52AA		
#define PATH0_R_GPREWB_UNDER_52AA_M		
#define PATH0_R_GPREWB_UNDER_P_52AA		
#define PATH0_R_GPREWB_UNDER_P_52AA_M		
#define PATH0_R_IBRDY_GAP_52AA		
#define PATH0_R_IBRDY_GAP_52AA_M		
#define PATH0_R_IBRDY_GAP_U_52AA		
#define PATH0_R_IBRDY_GAP_U_52AA_M		
#define PATH0_R_LIN_RLS_MARGIN_52AA		
#define PATH0_R_LIN_RLS_MARGIN_52AA_M		
#define PATH0_R_LNA_INIT_IDX_52AA		0x1590
#define PATH0_R_LNA_INIT_IDX_52AA_M		0x7000
#define PATH0_R_NGCSAFE_ITER_52AA		
#define PATH0_R_NGCSAFE_ITER_52AA_M		
#define PATH0_R_BLKFLAG_EN_52AA		
#define PATH0_R_BLKFLAG_EN_52AA_M		
#define PATH0_R_BLKMISS_52AA		
#define PATH0_R_BLKMISS_52AA_M		
#define PATH0_R_PREITER_52AA		
#define PATH0_R_PREITER_52AA_M		
#define PATH0_R_PREITER_POP_52AA		
#define PATH0_R_PREITER_POP_52AA_M		
#define PATH0_R_SLID_FINE_GAP_52AA		
#define PATH0_R_SLID_FINE_GAP_52AA_M		
#define PATH0_R_SLID_LNA_IDX_52AA		
#define PATH0_R_SLID_LNA_IDX_52AA_M		
#define PATH0_R_WBRDY_GAP_U_52AA		
#define PATH0_R_WBRDY_GAP_U_52AA_M		
#define PATH0_R_BT_COEX_EN_52AA		
#define PATH0_R_BT_COEX_EN_52AA_M		
#define PATH0_R_BT_COEX_FORCE_52AA		
#define PATH0_R_BT_COEX_FORCE_52AA_M		
#define PATH0_R_BT_SHARE_52AA		
#define PATH0_R_BT_SHARE_52AA_M		
#define PATH0_R_BTG_PATH_EN_52AA		
#define PATH0_R_BTG_PATH_EN_52AA_M		
#define PATH0_R_CCK_NRBW_CONR_52AA		
#define PATH0_R_CCK_NRBW_CONR_52AA_M		
#define PATH0_R_CCK_NRBW_EN_52AA		
#define PATH0_R_CCK_NRBW_EN_52AA_M		
#define PATH0_R_COMWB_52AA		
#define PATH0_R_COMWB_52AA_M		
#define PATH0_R_DCRM_EN_52AA		
#define PATH0_R_DCRM_EN_52AA_M		
#define PATH0_R_DGAIN_EN_52AA		
#define PATH0_R_DGAIN_EN_52AA_M		
#define PATH0_R_ELNA_ACI_SEL_52AA		
#define PATH0_R_ELNA_ACI_SEL_52AA_M		
#define PATH0_R_ELNA_EN_52AA		
#define PATH0_R_ELNA_EN_52AA_M		
#define PATH0_R_EN_PREGCNT_52AA		
#define PATH0_R_EN_PREGCNT_52AA_M		
#define PATH0_R_FARBLK_52AA		
#define PATH0_R_FARBLK_52AA_M		
#define PATH0_R_FARWOSG_52AA		
#define PATH0_R_FARWOSG_52AA_M		
#define PATH0_R_FIXGAIN_52AA		
#define PATH0_R_FIXGAIN_52AA_M		
#define PATH0_R_FORCEPRERDY_52AA		
#define PATH0_R_FORCEPRERDY_52AA_M		
#define PATH0_R_FORCETIAZERO_52AA		
#define PATH0_R_FORCETIAZERO_52AA_M		
#define PATH0_R_FULL_GAIN_EN_52AA		
#define PATH0_R_FULL_GAIN_EN_52AA_M		
#define PATH0_R_GAIN_FMT_SEL_52AA		
#define PATH0_R_GAIN_FMT_SEL_52AA_M		
#define PATH0_R_GMIXER_52AA		
#define PATH0_R_GMIXER_52AA_M		
#define PATH0_R_HE_EN_52AA		
#define PATH0_R_HE_EN_52AA_M		
#define PATH0_R_HT_EN_52AA		
#define PATH0_R_HT_EN_52AA_M		
#define PATH0_R_I_ONLY_52AA		
#define PATH0_R_I_ONLY_52AA_M		
#define PATH0_R_IB_RTN_EN_52AA		
#define PATH0_R_IB_RTN_EN_52AA_M		
#define PATH0_R_IBPREDC_EN_52AA		
#define PATH0_R_IBPREDC_EN_52AA_M		
#define PATH0_R_IRBLK_FA_52AA		
#define PATH0_R_IRBLK_FA_52AA_M		
#define PATH0_R_ITR_SLID_EN_52AA		
#define PATH0_R_ITR_SLID_EN_52AA_M		
#define PATH0_R_LGY_DG_NCLK_52AA		
#define PATH0_R_LGY_DG_NCLK_52AA_M		
#define PATH0_R_LGY_EN_52AA		
#define PATH0_R_LGY_EN_52AA_M		
#define PATH0_R_LGY_FAGC_NCLK_52AA		
#define PATH0_R_LGY_FAGC_NCLK_52AA_M		
#define PATH0_R_LINRGN_DEF_52AA		
#define PATH0_R_LINRGN_DEF_52AA_M		
#define PATH0_R_LNA_OP1DB_COM_52AA		
#define PATH0_R_LNA_OP1DB_COM_52AA_M		
#define PATH0_R_LPW_EN_52AA		
#define PATH0_R_LPW_EN_52AA_M		
#define PATH0_R_MAX_GAIN_DEF_52AA		
#define PATH0_R_MAX_GAIN_DEF_52AA_M		
#define PATH0_R_MR_ITR_EN_52AA		
#define PATH0_R_MR_ITR_EN_52AA_M		
#define PATH0_R_NONINTF_ACI_EN_52AA		
#define PATH0_R_NONINTF_ACI_EN_52AA_M		
#define PATH0_R_NRFGC_52AA		
#define PATH0_R_NRFGC_52AA_M		
#define PATH0_R_PAGC_EN_52AA		
#define PATH0_R_PAGC_EN_52AA_M		
#define PATH0_R_PAGC_GO_FINE_52AA		
#define PATH0_R_PAGC_GO_FINE_52AA_M		
#define PATH0_R_PAGC_LINRGN_RLS_52AA		
#define PATH0_R_PAGC_LINRGN_RLS_52AA_M		
#define PATH0_R_PBKMORECTR_52AA		
#define PATH0_R_PBKMORECTR_52AA_M		
#define PATH0_R_PLOCK_52AA		
#define PATH0_R_PLOCK_52AA_M		
#define PATH0_R_POP_GO_SEL_52AA		
#define PATH0_R_POP_GO_SEL_52AA_M		
#define PATH0_R_POP_LINEAR_MASK_52AA		
#define PATH0_R_POP_LINEAR_MASK_52AA_M		
#define PATH0_R_RSSI_BY_DAGC_52AA		
#define PATH0_R_RSSI_BY_DAGC_52AA_M		
#define PATH0_R_RST_PREGCNT_52AA		
#define PATH0_R_RST_PREGCNT_52AA_M		
#define PATH0_R_RSVCURR_52AA		
#define PATH0_R_RSVCURR_52AA_M		
#define PATH0_R_RSVCURR_C_52AA		
#define PATH0_R_RSVCURR_C_52AA_M		
#define PATH0_R_RTN_GO_FINE_52AA		
#define PATH0_R_RTN_GO_FINE_52AA_M		
#define PATH0_R_RTNPW_EN_52AA		
#define PATH0_R_RTNPW_EN_52AA_M		
#define PATH0_R_SGCOMING_EN_52AA		
#define PATH0_R_SGCOMING_EN_52AA_M		
#define PATH0_R_SLID_BE_BYPASS_52AA		
#define PATH0_R_SLID_BE_BYPASS_52AA_M		
#define PATH0_R_SLID_FRFGC_EN_52AA		
#define PATH0_R_SLID_FRFGC_EN_52AA_M		
#define PATH0_R_SLID_FRFGC_ENX_52AA		
#define PATH0_R_SLID_FRFGC_ENX_52AA_M		
#define PATH0_R_SLID_GO_FIRST_52AA		
#define PATH0_R_SLID_GO_FIRST_52AA_M		
#define PATH0_R_SLID_RLS_INTF_52AA		
#define PATH0_R_SLID_RLS_INTF_52AA_M		
#define PATH0_R_SLID_RLS_OVRGN_52AA		
#define PATH0_R_SLID_RLS_OVRGN_52AA_M		
#define PATH0_R_SLID_RLS_RX_52AA		
#define PATH0_R_SLID_RLS_RX_52AA_M		
#define PATH0_R_SLID_RLS_W2IB_52AA		
#define PATH0_R_SLID_RLS_W2IB_52AA_M		
#define PATH0_R_SLID_RTN_GO_52AA		
#define PATH0_R_SLID_RTN_GO_52AA_M		
#define PATH0_R_SLID_SGCOMING_52AA		
#define PATH0_R_SLID_SGCOMING_52AA_M		
#define PATH0_R_SLID_TIA_IDX_52AA		
#define PATH0_R_SLID_TIA_IDX_52AA_M		
#define PATH0_R_SLID_WBOVER_52AA		
#define PATH0_R_SLID_WBOVER_52AA_M		
#define PATH0_R_SLIDOBS_EN_52AA		
#define PATH0_R_SLIDOBS_EN_52AA_M		
#define PATH0_R_TB_EN_52AA		
#define PATH0_R_TB_EN_52AA_M		
#define PATH0_R_TBLBASED_52AA		
#define PATH0_R_TBLBASED_52AA_M		
#define PATH0_R_TIA_INIT_IDX_52AA		0x1598
#define PATH0_R_TIA_INIT_IDX_52AA_M		0x100000
#define PATH0_R_TIACONR_52AA		
#define PATH0_R_TIACONR_52AA_M		
#define PATH0_R_TIASHRINK_EN_52AA		
#define PATH0_R_TIASHRINK_EN_52AA_M		
#define PATH0_R_TIASHRINK_INIT_52AA		
#define PATH0_R_TIASHRINK_INIT_52AA_M		
#define PATH0_R_VHT_EN_52AA		
#define PATH0_R_VHT_EN_52AA_M		
#define PATH0_R_WB_BYPASS_52AA		
#define PATH0_R_WB_BYPASS_52AA_M		
#define PATH0_R_WB_RTN_EN_52AA		
#define PATH0_R_WB_RTN_EN_52AA_M		
#define PATH0_R_WDGEN_52AA		
#define PATH0_R_WDGEN_52AA_M		
#define PATH0_R_DCCL_SYNC_BKP1_52AA		
#define PATH0_R_DCCL_SYNC_BKP1_52AA_M		
#define PATH0_R_DCCL_SYNC_BKP2_52AA		
#define PATH0_R_DCCL_SYNC_BKP2_52AA_M		
#define PATH0_R_ALPHA_END_IDX_52AA		
#define PATH0_R_ALPHA_END_IDX_52AA_M		
#define PATH0_R_ALPHA_START_IDX_52AA		
#define PATH0_R_ALPHA_START_IDX_52AA_M		
#define PATH0_R_TIME_CONST_IDX_52AA		
#define PATH0_R_TIME_CONST_IDX_52AA_M		
#define PATH0_R_RXFIR_BKP_52AA		
#define PATH0_R_RXFIR_BKP_52AA_M		
#define PATH0_R_FORCE_FIR_TYPE_52AA		
#define PATH0_R_FORCE_FIR_TYPE_52AA_M		
#define PATH0_R_CCK_CCA_SHRINK_EN_52AA		
#define PATH0_R_CCK_CCA_SHRINK_EN_52AA_M		
#define PATH0_P20_R_L1_CFO_CMP_EN_52AA		
#define PATH0_P20_R_L1_CFO_CMP_EN_52AA_M		
#define PATH0_S20_R_L1_CFO_CMP_EN_52AA		
#define PATH0_S20_R_L1_CFO_CMP_EN_52AA_M		
#define PATH0_R_NBI_NOTCH_BKP1_52AA		
#define PATH0_R_NBI_NOTCH_BKP1_52AA_M		
#define PATH0_R_NBI_NOTCH_BKP2_52AA		
#define PATH0_R_NBI_NOTCH_BKP2_52AA_M		
#define PATH0_R_NBI_IDX_52AA		
#define PATH0_R_NBI_IDX_52AA_M		
#define PATH0_R_CORNER_IDX_52AA		
#define PATH0_R_CORNER_IDX_52AA_M		
#define PATH0_R_NBI_FRAC_IDX_52AA		
#define PATH0_R_NBI_FRAC_IDX_52AA_M		
#define PATH0_R_NBI_NOTCH_EN_52AA		
#define PATH0_R_NBI_NOTCH_EN_52AA_M		
#define PATH0_P20_R_DAGC_EXTRA_SETTLING_TIME_52AA		
#define PATH0_P20_R_DAGC_EXTRA_SETTLING_TIME_52AA_M		
#define PATH0_P20_R_DAGC_SETTLING_TIME_52AA		
#define PATH0_P20_R_DAGC_SETTLING_TIME_52AA_M		
#define PATH0_P20_R_FOLLOW_BY_PAGCUGC_EN_52AA		
#define PATH0_P20_R_FOLLOW_BY_PAGCUGC_EN_52AA_M		
#define PATH0_P20_R_PW_EST_SHORT_TIME_FAGC_52AA		
#define PATH0_P20_R_PW_EST_SHORT_TIME_FAGC_52AA_M		
#define PATH0_P20_R_PW_EST_TIME_FAGC_52AA		
#define PATH0_P20_R_PW_EST_TIME_FAGC_52AA_M		
#define PATH0_P20_R_PW_EST_TIME_PAGC_52AA		
#define PATH0_P20_R_PW_EST_TIME_PAGC_52AA_M		
#define PATH0_P20_R_PW_EST_TIME_RFGC_52AA		
#define PATH0_P20_R_PW_EST_TIME_RFGC_52AA_M		
#define PATH0_P20_R_SDAGC_EN_52AA		
#define PATH0_P20_R_SDAGC_EN_52AA_M		
#define PATH0_S20_R_DAGC_EXTRA_SETTLING_TIME_52AA		
#define PATH0_S20_R_DAGC_EXTRA_SETTLING_TIME_52AA_M		
#define PATH0_S20_R_DAGC_SETTLING_TIME_52AA		
#define PATH0_S20_R_DAGC_SETTLING_TIME_52AA_M		
#define PATH0_S20_R_FOLLOW_BY_PAGCUGC_EN_52AA		
#define PATH0_S20_R_FOLLOW_BY_PAGCUGC_EN_52AA_M		
#define PATH0_S20_R_PW_EST_SHORT_TIME_FAGC_52AA		
#define PATH0_S20_R_PW_EST_SHORT_TIME_FAGC_52AA_M		
#define PATH0_S20_R_PW_EST_TIME_FAGC_52AA		
#define PATH0_S20_R_PW_EST_TIME_FAGC_52AA_M		
#define PATH0_S20_R_PW_EST_TIME_PAGC_52AA		
#define PATH0_S20_R_PW_EST_TIME_PAGC_52AA_M		
#define PATH0_S20_R_PW_EST_TIME_RFGC_52AA		
#define PATH0_S20_R_PW_EST_TIME_RFGC_52AA_M		
#define PATH0_S20_R_SDAGC_EN_52AA		
#define PATH0_S20_R_SDAGC_EN_52AA_M		
#define PATH0_R_5MDET_BKP1_52AA		
#define PATH0_R_5MDET_BKP1_52AA_M		
#define PATH0_R_5MDET_BKP2_52AA		
#define PATH0_R_5MDET_BKP2_52AA_M		
#define PATH0_R_5MDET_TH_DB_52AA		
#define PATH0_R_5MDET_TH_DB_52AA_M		
#define PATH0_R_5MDET_MASK_SB0_52AA		
#define PATH0_R_5MDET_MASK_SB0_52AA_M		
#define PATH0_R_5MDET_MASK_SB1_52AA		
#define PATH0_R_5MDET_MASK_SB1_52AA_M		
#define PATH0_R_5MDET_MASK_SB2_52AA		
#define PATH0_R_5MDET_MASK_SB2_52AA_M		
#define PATH0_R_5MDET_MASK_SB3_52AA		
#define PATH0_R_5MDET_MASK_SB3_52AA_M		
#define PATH0_R_5MDET_MODE_52AA		
#define PATH0_R_5MDET_MODE_52AA_M		
#define PATH0_R_IIR_PW_AVG_EN_52AA		
#define PATH0_R_IIR_PW_AVG_EN_52AA_M		
#define PATH0_R_SBF5M_EN_52AA		
#define PATH0_R_SBF5M_EN_52AA_M		
#define PATH1_R_ACI_DET_BKP1_52AA		
#define PATH1_R_ACI_DET_BKP1_52AA_M		
#define PATH1_R_ACI_DET_BKP2_52AA		
#define PATH1_R_ACI_DET_BKP2_52AA_M		
#define PATH1_R_ACI_TH_DB_BW20_52AA		
#define PATH1_R_ACI_TH_DB_BW20_52AA_M		
#define PATH1_R_ACI_TH_DB_BW40_52AA		
#define PATH1_R_ACI_TH_DB_BW40_52AA_M		
#define PATH1_R_ACI_TH_DB_BW80_52AA		
#define PATH1_R_ACI_TH_DB_BW80_52AA_M		
#define PATH1_R_LARGE_ACI_ACT_TH_BW20_52AA		
#define PATH1_R_LARGE_ACI_ACT_TH_BW20_52AA_M		
#define PATH1_R_LARGE_ACI_ACT_TH_BW40_52AA		
#define PATH1_R_LARGE_ACI_ACT_TH_BW40_52AA_M		
#define PATH1_R_LARGE_ACI_ACT_TH_BW80_52AA		
#define PATH1_R_LARGE_ACI_ACT_TH_BW80_52AA_M		
#define PATH1_R_NORMAL_ACI_ACT_TH_BW20_52AA		
#define PATH1_R_NORMAL_ACI_ACT_TH_BW20_52AA_M		
#define PATH1_R_NORMAL_ACI_ACT_TH_BW40_52AA		
#define PATH1_R_NORMAL_ACI_ACT_TH_BW40_52AA_M		
#define PATH1_R_NORMAL_ACI_ACT_TH_BW80_52AA		
#define PATH1_R_NORMAL_ACI_ACT_TH_BW80_52AA_M		
#define PATH1_R_LARGE_ACI_DB_52AA		
#define PATH1_R_LARGE_ACI_DB_52AA_M		
#define PATH1_R_ACI_NRBW_OFST_BW20_52AA		
#define PATH1_R_ACI_NRBW_OFST_BW20_52AA_M		
#define PATH1_R_ACI_NRBW_OFST_BW40_52AA		
#define PATH1_R_ACI_NRBW_OFST_BW40_52AA_M		
#define PATH1_R_ACI_NRBW_OFST_BW80_52AA		
#define PATH1_R_ACI_NRBW_OFST_BW80_52AA_M		
#define PATH1_R_ACI_HIT_CNT_TH_52AA		
#define PATH1_R_ACI_HIT_CNT_TH_52AA_M		
#define PATH1_R_ACI_NRBW_OFST_EN_52AA		
#define PATH1_R_ACI_NRBW_OFST_EN_52AA_M		
#define PATH1_R_BYPASS_RFGC_EN_52AA		
#define PATH1_R_BYPASS_RFGC_EN_52AA_M		
#define PATH1_R_ADC_DC_OFST_RXLOW_IM_52AA		
#define PATH1_R_ADC_DC_OFST_RXLOW_IM_52AA_M		
#define PATH1_R_ADC_DC_OFST_RXLOW_RE_52AA		
#define PATH1_R_ADC_DC_OFST_RXLOW_RE_52AA_M		
#define PATH1_R_DC_COMP_EN_52AA		
#define PATH1_R_DC_COMP_EN_52AA_M		
#define PATH1_R_ADC_DC_OFST_RXMID_IM_52AA		
#define PATH1_R_ADC_DC_OFST_RXMID_IM_52AA_M		
#define PATH1_R_ADC_DC_OFST_RXMID_RE_52AA		
#define PATH1_R_ADC_DC_OFST_RXMID_RE_52AA_M		
#define PATH1_R_DC_OFST_IM_52AA		
#define PATH1_R_DC_OFST_IM_52AA_M		
#define PATH1_R_DC_OFST_RE_52AA		
#define PATH1_R_DC_OFST_RE_52AA_M		
#define PATH1_R_RXTH1_52AA		
#define PATH1_R_RXTH1_52AA_M		
#define PATH1_R_RXTH2_52AA		
#define PATH1_R_RXTH2_52AA_M		
#define PATH1_R_PREAGC_RSV_52AA		
#define PATH1_R_PREAGC_RSV_52AA_M		
#define PATH1_R_WDGTIMER_52AA		
#define PATH1_R_WDGTIMER_52AA_M		
#define PATH1_R_GAIN_INIT_IDX_52AA		
#define PATH1_R_GAIN_INIT_IDX_52AA_M		
#define PATH1_R_ANTAUX_THD_52AA		
#define PATH1_R_ANTAUX_THD_52AA_M		
#define PATH1_R_LNA_FULL_G0_52AA		
#define PATH1_R_LNA_FULL_G0_52AA_M		
#define PATH1_R_LNA_FULL_G1_52AA		
#define PATH1_R_LNA_FULL_G1_52AA_M		
#define PATH1_R_LNA_FULL_G2_52AA		
#define PATH1_R_LNA_FULL_G2_52AA_M		
#define PATH1_R_LNA_FULL_G3_52AA		
#define PATH1_R_LNA_FULL_G3_52AA_M		
#define PATH1_R_LNA_FULL_G4_52AA		
#define PATH1_R_LNA_FULL_G4_52AA_M		
#define PATH1_R_LNA_FULL_G5_52AA		
#define PATH1_R_LNA_FULL_G5_52AA_M		
#define PATH1_R_LNA_FULL_G6_52AA		
#define PATH1_R_LNA_FULL_G6_52AA_M		
#define PATH1_R_TIA_FULL_G0_52AA		
#define PATH1_R_TIA_FULL_G0_52AA_M		
#define PATH1_R_TIA_FULL_G1_52AA		
#define PATH1_R_TIA_FULL_G1_52AA_M		
#define PATH1_R_DCPW_52AA		
#define PATH1_R_DCPW_52AA_M		
#define PATH1_R_ELNA_G0_52AA		
#define PATH1_R_ELNA_G0_52AA_M		
#define PATH1_R_ELNA_G1_52AA		
#define PATH1_R_ELNA_G1_52AA_M		
#define PATH1_R_BT_LNA_IDX_0_52AA		
#define PATH1_R_BT_LNA_IDX_0_52AA_M		
#define PATH1_R_IB_PRESLC_1_52AA		
#define PATH1_R_IB_PRESLC_1_52AA_M		
#define PATH1_R_LNA_OP1DB_0_A_52AA		
#define PATH1_R_LNA_OP1DB_0_A_52AA_M		
#define PATH1_R_LNA_OP1DB_0_G_52AA		
#define PATH1_R_LNA_OP1DB_0_G_52AA_M		
#define PATH1_R_LNA_OP1DB_1_A_52AA		
#define PATH1_R_LNA_OP1DB_1_A_52AA_M		
#define PATH1_R_CLIP_RATIO_52AA		
#define PATH1_R_CLIP_RATIO_52AA_M		
#define PATH1_R_LNA_OP1DB_1_G_52AA		
#define PATH1_R_LNA_OP1DB_1_G_52AA_M		
#define PATH1_R_LNA_OP1DB_2_A_52AA		
#define PATH1_R_LNA_OP1DB_2_A_52AA_M		
#define PATH1_R_LNA_OP1DB_2_G_52AA		
#define PATH1_R_LNA_OP1DB_2_G_52AA_M		
#define PATH1_R_LNA_OP1DB_3_A_52AA		
#define PATH1_R_LNA_OP1DB_3_A_52AA_M		
#define PATH1_R_FAGC_EARLY_GAP_52AA		
#define PATH1_R_FAGC_EARLY_GAP_52AA_M		
#define PATH1_R_LNA_OP1DB_3_G_52AA		
#define PATH1_R_LNA_OP1DB_3_G_52AA_M		
#define PATH1_R_LNA_OP1DB_4_A_52AA		
#define PATH1_R_LNA_OP1DB_4_A_52AA_M		
#define PATH1_R_LNA_OP1DB_4_G_52AA		
#define PATH1_R_LNA_OP1DB_4_G_52AA_M		
#define PATH1_R_LNA_OP1DB_5_A_52AA		
#define PATH1_R_LNA_OP1DB_5_A_52AA_M		
#define PATH1_R_FIN_DW_PW_52AA		
#define PATH1_R_FIN_DW_PW_52AA_M		
#define PATH1_R_LNA_OP1DB_5_G_52AA		
#define PATH1_R_LNA_OP1DB_5_G_52AA_M		
#define PATH1_R_LNA_OP1DB_6_A_52AA		
#define PATH1_R_LNA_OP1DB_6_A_52AA_M		
#define PATH1_R_LNA_OP1DB_6_G_52AA		
#define PATH1_R_LNA_OP1DB_6_G_52AA_M		
#define PATH1_R_EFUSE_A_52AA		
#define PATH1_R_EFUSE_A_52AA_M		
#define PATH1_R_NCLKWAIT_52AA		
#define PATH1_R_NCLKWAIT_52AA_M		
#define PATH1_R_EFUSE_G_52AA		
#define PATH1_R_EFUSE_G_52AA_M		
#define PATH1_R_IB_PKPW_52AA		
#define PATH1_R_IB_PKPW_52AA_M		
#define PATH1_R_IB_PRESLC_2_52AA		
#define PATH1_R_IB_PRESLC_2_52AA_M		
#define PATH1_R_IB_PRESLC_3_52AA		
#define PATH1_R_IB_PRESLC_3_52AA_M		
#define PATH1_R_IB_PRESLC_4_52AA		
#define PATH1_R_IB_PRESLC_4_52AA_M		
#define PATH1_R_GO_INTF_ITER_52AA		
#define PATH1_R_GO_INTF_ITER_52AA_M		
#define PATH1_R_LNA_ERR_G0_52AA		
#define PATH1_R_LNA_ERR_G0_52AA_M		
#define PATH1_R_LNA_ERR_G0_A_52AA		
#define PATH1_R_LNA_ERR_G0_A_52AA_M		
#define PATH1_R_LNA_ERR_G0_G_52AA		
#define PATH1_R_LNA_ERR_G0_G_52AA_M		
#define PATH1_R_LNA_ERR_G1_52AA		
#define PATH1_R_LNA_ERR_G1_52AA_M		
#define PATH1_R_LNA_ERR_G1_A_52AA		
#define PATH1_R_LNA_ERR_G1_A_52AA_M		
#define PATH1_R_GTIA2WB_52AA		
#define PATH1_R_GTIA2WB_52AA_M		
#define PATH1_R_LNA_ERR_G1_G_52AA		
#define PATH1_R_LNA_ERR_G1_G_52AA_M		
#define PATH1_R_LNA_ERR_G2_52AA		
#define PATH1_R_LNA_ERR_G2_52AA_M		
#define PATH1_R_LNA_ERR_G2_A_52AA		
#define PATH1_R_LNA_ERR_G2_A_52AA_M		
#define PATH1_R_LNA_ERR_G2_G_52AA		
#define PATH1_R_LNA_ERR_G2_G_52AA_M		
#define PATH1_R_LNA_ERR_G3_52AA		
#define PATH1_R_LNA_ERR_G3_52AA_M		
#define PATH1_R_HEFITER_52AA		
#define PATH1_R_HEFITER_52AA_M		
#define PATH1_R_LNA_ERR_G3_A_52AA		
#define PATH1_R_LNA_ERR_G3_A_52AA_M		
#define PATH1_R_LNA_ERR_G3_G_52AA		
#define PATH1_R_LNA_ERR_G3_G_52AA_M		
#define PATH1_R_LNA_ERR_G4_52AA		
#define PATH1_R_LNA_ERR_G4_52AA_M		
#define PATH1_R_LNA_ERR_G4_A_52AA		
#define PATH1_R_LNA_ERR_G4_A_52AA_M		
#define PATH1_R_LNA_ERR_G4_G_52AA		
#define PATH1_R_LNA_ERR_G4_G_52AA_M		
#define PATH1_R_HTFITER_52AA		
#define PATH1_R_HTFITER_52AA_M		
#define PATH1_R_LNA_ERR_G5_52AA		
#define PATH1_R_LNA_ERR_G5_52AA_M		
#define PATH1_R_LNA_ERR_G5_A_52AA		
#define PATH1_R_LNA_ERR_G5_A_52AA_M		
#define PATH1_R_LNA_ERR_G5_G_52AA		
#define PATH1_R_LNA_ERR_G5_G_52AA_M		
#define PATH1_R_LNA_ERR_G6_52AA		
#define PATH1_R_LNA_ERR_G6_52AA_M		
#define PATH1_R_LNA_ERR_G6_A_52AA		
#define PATH1_R_LNA_ERR_G6_A_52AA_M		
#define PATH1_R_LGYFITER_52AA		
#define PATH1_R_LGYFITER_52AA_M		
#define PATH1_R_LNA_ERR_G6_G_52AA		
#define PATH1_R_LNA_ERR_G6_G_52AA_M		
#define PATH1_R_LNA_OP1DB_52AA		
#define PATH1_R_LNA_OP1DB_52AA_M		
#define PATH1_R_RXB_G0_52AA		
#define PATH1_R_RXB_G0_52AA_M		
#define PATH1_R_SLID_PRDYPW_52AA		
#define PATH1_R_SLID_PRDYPW_52AA_M		
#define PATH1_R_SLID_SAFEPW_52AA		
#define PATH1_R_SLID_SAFEPW_52AA_M		
#define PATH1_R_LGYFITER_B_52AA		
#define PATH1_R_LGYFITER_B_52AA_M		
#define PATH1_R_SLID_SGPW_52AA		
#define PATH1_R_SLID_SGPW_52AA_M		
#define PATH1_R_TIA_ERR_G0_52AA		
#define PATH1_R_TIA_ERR_G0_52AA_M		
#define PATH1_R_TIA_ERR_G0_A_52AA		
#define PATH1_R_TIA_ERR_G0_A_52AA_M		
#define PATH1_R_TIA_ERR_G0_G_52AA		
#define PATH1_R_TIA_ERR_G0_G_52AA_M		
#define PATH1_R_TIA_ERR_G1_52AA		
#define PATH1_R_TIA_ERR_G1_52AA_M		
#define PATH1_R_LIN_RLS_ITER_52AA		
#define PATH1_R_LIN_RLS_ITER_52AA_M		
#define PATH1_R_TIA_ERR_G1_A_52AA		
#define PATH1_R_TIA_ERR_G1_A_52AA_M		
#define PATH1_R_TIA_ERR_G1_G_52AA		
#define PATH1_R_TIA_ERR_G1_G_52AA_M		
#define PATH1_R_TIA_OP1DB_52AA		
#define PATH1_R_TIA_OP1DB_52AA_M		
#define PATH1_R_WB_PKPW_52AA		
#define PATH1_R_WB_PKPW_52AA_M		
#define PATH1_R_WB_PRESLC_1_52AA		
#define PATH1_R_WB_PRESLC_1_52AA_M		
#define PATH1_R_MODESEL_52AA		0x162C
#define PATH1_R_MODESEL_52AA_M		0xC0000000
#define PATH1_R_WB_PRESLC_2_52AA		
#define PATH1_R_WB_PRESLC_2_52AA_M		
#define PATH1_R_WB_PRESLC_3_52AA		
#define PATH1_R_WB_PRESLC_3_52AA_M		
#define PATH1_R_WB_PRESLC_4_52AA		
#define PATH1_R_WB_PRESLC_4_52AA_M		
#define PATH1_R_WB_PRESLC_O_52AA		
#define PATH1_R_WB_PRESLC_O_52AA_M		
#define PATH1_R_NCLKWAITE_52AA		
#define PATH1_R_NCLKWAITE_52AA_M		
#define PATH1_R_BT_LNA_IDX_1_52AA		
#define PATH1_R_BT_LNA_IDX_1_52AA_M		
#define PATH1_R_NCLKWAITEI_52AA		
#define PATH1_R_NCLKWAITEI_52AA_M		
#define PATH1_R_NCLKWAITM_52AA		
#define PATH1_R_NCLKWAITM_52AA_M		
#define PATH1_R_DCCLDLY_52AA		
#define PATH1_R_DCCLDLY_52AA_M		
#define PATH1_R_DFEDLY_52AA		
#define PATH1_R_DFEDLY_52AA_M		
#define PATH1_R_DGDLY_52AA		
#define PATH1_R_DGDLY_52AA_M		
#define PATH1_R_EXTLOSS_52AA		
#define PATH1_R_EXTLOSS_52AA_M		
#define PATH1_R_RTNPW_52AA		
#define PATH1_R_RTNPW_52AA_M		
#define PATH1_R_GAINBIAS_52AA		
#define PATH1_R_GAINBIAS_52AA_M		
#define PATH1_R_GCTHD_52AA		
#define PATH1_R_GCTHD_52AA_M		
#define PATH1_R_IB_PBK_52AA		
#define PATH1_R_IB_PBK_52AA_M		
#define PATH1_R_IB_PBK_B_52AA		
#define PATH1_R_IB_PBK_B_52AA_M		
#define PATH1_R_IRBLK_ACITHD_52AA		
#define PATH1_R_IRBLK_ACITHD_52AA_M		
#define PATH1_R_IRBLK_DNTHD_52AA		
#define PATH1_R_IRBLK_DNTHD_52AA_M		
#define PATH1_R_SGLSB_52AA		
#define PATH1_R_SGLSB_52AA_M		
#define PATH1_R_IRBLK_UPTHD_52AA		
#define PATH1_R_IRBLK_UPTHD_52AA_M		
#define PATH1_R_LNA_DYNBK_B_52AA		
#define PATH1_R_LNA_DYNBK_B_52AA_M		
#define PATH1_R_LNA_DYNBK_C_52AA		
#define PATH1_R_LNA_DYNBK_C_52AA_M		
#define PATH1_R_LNA_PBK_52AA		
#define PATH1_R_LNA_PBK_52AA_M		
#define PATH1_R_LNA_PBK_BT_COEX_52AA		
#define PATH1_R_LNA_PBK_BT_COEX_52AA_M		
#define PATH1_R_LPW_RXB_GAIN_52AA		
#define PATH1_R_LPW_RXB_GAIN_52AA_M		
#define PATH1_R_VHTFITER_52AA		
#define PATH1_R_VHTFITER_52AA_M		
#define PATH1_R_PRIMDLY_52AA		
#define PATH1_R_PRIMDLY_52AA_M		
#define PATH1_R_RXB_INIT_IDX_52AA		0x1640
#define PATH1_R_RXB_INIT_IDX_52AA_M		0x3E0
#define PATH1_R_SLID_RXB_IDX_52AA		
#define PATH1_R_SLID_RXB_IDX_52AA_M		
#define PATH1_R_SYNCDLY_52AA		
#define PATH1_R_SYNCDLY_52AA_M		
#define PATH1_R_TIA_PBK_52AA		
#define PATH1_R_TIA_PBK_52AA_M		
#define PATH1_R_WB_PBK_52AA		
#define PATH1_R_WB_PBK_52AA_M		
#define PATH1_R_ACI_AUX_52AA		
#define PATH1_R_ACI_AUX_52AA_M		
#define PATH1_R_ANTAUX_EN_52AA		
#define PATH1_R_ANTAUX_EN_52AA_M		
#define PATH1_R_GPREIB_LITTOVER_52AA		
#define PATH1_R_GPREIB_LITTOVER_52AA_M		
#define PATH1_R_GPREIB_OVER_52AA		
#define PATH1_R_GPREIB_OVER_52AA_M		
#define PATH1_R_GPREIB_OVER_P_52AA		
#define PATH1_R_GPREIB_OVER_P_52AA_M		
#define PATH1_R_GPREIB_OVER_U_52AA		
#define PATH1_R_GPREIB_OVER_U_52AA_M		
#define PATH1_R_GPREWB_OVER_52AA		
#define PATH1_R_GPREWB_OVER_52AA_M		
#define PATH1_R_GPREWB_OVER_L_52AA		
#define PATH1_R_GPREWB_OVER_L_52AA_M		
#define PATH1_R_GPREWB_OVER_P_52AA		
#define PATH1_R_GPREWB_OVER_P_52AA_M		
#define PATH1_R_IB_RTN_GAP_52AA		
#define PATH1_R_IB_RTN_GAP_52AA_M		
#define PATH1_R_IRBLK_PREDC_52AA		
#define PATH1_R_IRBLK_PREDC_52AA_M		
#define PATH1_R_IRFINETHD_52AA		
#define PATH1_R_IRFINETHD_52AA_M		
#define PATH1_R_LGY_PBK_MORE_52AA		
#define PATH1_R_LGY_PBK_MORE_52AA_M		
#define PATH1_R_LGY_PBK_MORE_TB_52AA		
#define PATH1_R_LGY_PBK_MORE_TB_52AA_M		
#define PATH1_R_LNA_DYNBK_A_52AA		
#define PATH1_R_LNA_DYNBK_A_52AA_M		
#define PATH1_R_LNA_GAIN_STEP_52AA		
#define PATH1_R_LNA_GAIN_STEP_52AA_M		
#define PATH1_R_LPW_MCS_52AA		
#define PATH1_R_LPW_MCS_52AA_M		
#define PATH1_R_PWBDLY_52AA		
#define PATH1_R_PWBDLY_52AA_M		
#define PATH1_R_SLID_CLIPNUM_52AA		
#define PATH1_R_SLID_CLIPNUM_52AA_M		
#define PATH1_R_SLID_PW_PTR_52AA		
#define PATH1_R_SLID_PW_PTR_52AA_M		
#define PATH1_R_SLIDOBS_52AA		
#define PATH1_R_SLIDOBS_52AA_M		
#define PATH1_R_WB_SAT_LVL_52AA		
#define PATH1_R_WB_SAT_LVL_52AA_M		
#define PATH1_R_WBRDY_GAP_52AA		
#define PATH1_R_WBRDY_GAP_52AA_M		
#define PATH1_R_BT_LNA_IDX_2_52AA		
#define PATH1_R_BT_LNA_IDX_2_52AA_M		
#define PATH1_R_BT_LNA_IDX_3_52AA		
#define PATH1_R_BT_LNA_IDX_3_52AA_M		
#define PATH1_R_ELNA_MARGIN_52AA		
#define PATH1_R_ELNA_MARGIN_52AA_M		
#define PATH1_R_ERR_MARGIN_52AA		
#define PATH1_R_ERR_MARGIN_52AA_M		
#define PATH1_R_GPREIB_UNDER_52AA		
#define PATH1_R_GPREIB_UNDER_52AA_M		
#define PATH1_R_GPREIB_UNDER_P_52AA		
#define PATH1_R_GPREIB_UNDER_P_52AA_M		
#define PATH1_R_GPREIB_UNDER_U_52AA		
#define PATH1_R_GPREIB_UNDER_U_52AA_M		
#define PATH1_R_GPREWB_UNDER_52AA		
#define PATH1_R_GPREWB_UNDER_52AA_M		
#define PATH1_R_GPREWB_UNDER_P_52AA		
#define PATH1_R_GPREWB_UNDER_P_52AA_M		
#define PATH1_R_IBRDY_GAP_52AA		
#define PATH1_R_IBRDY_GAP_52AA_M		
#define PATH1_R_IBRDY_GAP_U_52AA		
#define PATH1_R_IBRDY_GAP_U_52AA_M		
#define PATH1_R_LIN_RLS_MARGIN_52AA		
#define PATH1_R_LIN_RLS_MARGIN_52AA_M		
#define PATH1_R_LNA_INIT_IDX_52AA		0x1650
#define PATH1_R_LNA_INIT_IDX_52AA_M		0x7000
#define PATH1_R_NGCSAFE_ITER_52AA		
#define PATH1_R_NGCSAFE_ITER_52AA_M		
#define PATH1_R_BLKFLAG_EN_52AA		
#define PATH1_R_BLKFLAG_EN_52AA_M		
#define PATH1_R_BLKMISS_52AA		
#define PATH1_R_BLKMISS_52AA_M		
#define PATH1_R_PREITER_52AA		
#define PATH1_R_PREITER_52AA_M		
#define PATH1_R_PREITER_POP_52AA		
#define PATH1_R_PREITER_POP_52AA_M		
#define PATH1_R_SLID_FINE_GAP_52AA		
#define PATH1_R_SLID_FINE_GAP_52AA_M		
#define PATH1_R_SLID_LNA_IDX_52AA		
#define PATH1_R_SLID_LNA_IDX_52AA_M		
#define PATH1_R_WBRDY_GAP_U_52AA		
#define PATH1_R_WBRDY_GAP_U_52AA_M		
#define PATH1_R_BT_COEX_EN_52AA		
#define PATH1_R_BT_COEX_EN_52AA_M		
#define PATH1_R_BT_COEX_FORCE_52AA		
#define PATH1_R_BT_COEX_FORCE_52AA_M		
#define PATH1_R_BT_SHARE_52AA		
#define PATH1_R_BT_SHARE_52AA_M		
#define PATH1_R_BTG_PATH_EN_52AA		
#define PATH1_R_BTG_PATH_EN_52AA_M		
#define PATH1_R_CCK_NRBW_CONR_52AA		
#define PATH1_R_CCK_NRBW_CONR_52AA_M		
#define PATH1_R_CCK_NRBW_EN_52AA		
#define PATH1_R_CCK_NRBW_EN_52AA_M		
#define PATH1_R_COMWB_52AA		
#define PATH1_R_COMWB_52AA_M		
#define PATH1_R_DCRM_EN_52AA		
#define PATH1_R_DCRM_EN_52AA_M		
#define PATH1_R_DGAIN_EN_52AA		
#define PATH1_R_DGAIN_EN_52AA_M		
#define PATH1_R_ELNA_ACI_SEL_52AA		
#define PATH1_R_ELNA_ACI_SEL_52AA_M		
#define PATH1_R_ELNA_EN_52AA		
#define PATH1_R_ELNA_EN_52AA_M		
#define PATH1_R_EN_PREGCNT_52AA		
#define PATH1_R_EN_PREGCNT_52AA_M		
#define PATH1_R_FARBLK_52AA		
#define PATH1_R_FARBLK_52AA_M		
#define PATH1_R_FARWOSG_52AA		
#define PATH1_R_FARWOSG_52AA_M		
#define PATH1_R_FIXGAIN_52AA		
#define PATH1_R_FIXGAIN_52AA_M		
#define PATH1_R_FORCEPRERDY_52AA		
#define PATH1_R_FORCEPRERDY_52AA_M		
#define PATH1_R_FORCETIAZERO_52AA		
#define PATH1_R_FORCETIAZERO_52AA_M		
#define PATH1_R_FULL_GAIN_EN_52AA		
#define PATH1_R_FULL_GAIN_EN_52AA_M		
#define PATH1_R_GAIN_FMT_SEL_52AA		
#define PATH1_R_GAIN_FMT_SEL_52AA_M		
#define PATH1_R_GMIXER_52AA		
#define PATH1_R_GMIXER_52AA_M		
#define PATH1_R_HE_EN_52AA		
#define PATH1_R_HE_EN_52AA_M		
#define PATH1_R_HT_EN_52AA		
#define PATH1_R_HT_EN_52AA_M		
#define PATH1_R_I_ONLY_52AA		
#define PATH1_R_I_ONLY_52AA_M		
#define PATH1_R_IB_RTN_EN_52AA		
#define PATH1_R_IB_RTN_EN_52AA_M		
#define PATH1_R_IBPREDC_EN_52AA		
#define PATH1_R_IBPREDC_EN_52AA_M		
#define PATH1_R_IRBLK_FA_52AA		
#define PATH1_R_IRBLK_FA_52AA_M		
#define PATH1_R_ITR_SLID_EN_52AA		
#define PATH1_R_ITR_SLID_EN_52AA_M		
#define PATH1_R_LGY_DG_NCLK_52AA		
#define PATH1_R_LGY_DG_NCLK_52AA_M		
#define PATH1_R_LGY_EN_52AA		
#define PATH1_R_LGY_EN_52AA_M		
#define PATH1_R_LGY_FAGC_NCLK_52AA		
#define PATH1_R_LGY_FAGC_NCLK_52AA_M		
#define PATH1_R_LINRGN_DEF_52AA		
#define PATH1_R_LINRGN_DEF_52AA_M		
#define PATH1_R_LNA_OP1DB_COM_52AA		
#define PATH1_R_LNA_OP1DB_COM_52AA_M		
#define PATH1_R_LPW_EN_52AA		
#define PATH1_R_LPW_EN_52AA_M		
#define PATH1_R_MAX_GAIN_DEF_52AA		
#define PATH1_R_MAX_GAIN_DEF_52AA_M		
#define PATH1_R_MR_ITR_EN_52AA		
#define PATH1_R_MR_ITR_EN_52AA_M		
#define PATH1_R_NONINTF_ACI_EN_52AA		
#define PATH1_R_NONINTF_ACI_EN_52AA_M		
#define PATH1_R_NRFGC_52AA		
#define PATH1_R_NRFGC_52AA_M		
#define PATH1_R_PAGC_EN_52AA		
#define PATH1_R_PAGC_EN_52AA_M		
#define PATH1_R_PAGC_GO_FINE_52AA		
#define PATH1_R_PAGC_GO_FINE_52AA_M		
#define PATH1_R_PAGC_LINRGN_RLS_52AA		
#define PATH1_R_PAGC_LINRGN_RLS_52AA_M		
#define PATH1_R_PBKMORECTR_52AA		
#define PATH1_R_PBKMORECTR_52AA_M		
#define PATH1_R_PLOCK_52AA		
#define PATH1_R_PLOCK_52AA_M		
#define PATH1_R_POP_GO_SEL_52AA		
#define PATH1_R_POP_GO_SEL_52AA_M		
#define PATH1_R_POP_LINEAR_MASK_52AA		
#define PATH1_R_POP_LINEAR_MASK_52AA_M		
#define PATH1_R_RSSI_BY_DAGC_52AA		
#define PATH1_R_RSSI_BY_DAGC_52AA_M		
#define PATH1_R_RST_PREGCNT_52AA		
#define PATH1_R_RST_PREGCNT_52AA_M		
#define PATH1_R_RSVCURR_52AA		
#define PATH1_R_RSVCURR_52AA_M		
#define PATH1_R_RSVCURR_C_52AA		
#define PATH1_R_RSVCURR_C_52AA_M		
#define PATH1_R_RTN_GO_FINE_52AA		
#define PATH1_R_RTN_GO_FINE_52AA_M		
#define PATH1_R_RTNPW_EN_52AA		
#define PATH1_R_RTNPW_EN_52AA_M		
#define PATH1_R_SGCOMING_EN_52AA		
#define PATH1_R_SGCOMING_EN_52AA_M		
#define PATH1_R_SLID_BE_BYPASS_52AA		
#define PATH1_R_SLID_BE_BYPASS_52AA_M		
#define PATH1_R_SLID_FRFGC_EN_52AA		
#define PATH1_R_SLID_FRFGC_EN_52AA_M		
#define PATH1_R_SLID_FRFGC_ENX_52AA		
#define PATH1_R_SLID_FRFGC_ENX_52AA_M		
#define PATH1_R_SLID_GO_FIRST_52AA		
#define PATH1_R_SLID_GO_FIRST_52AA_M		
#define PATH1_R_SLID_RLS_INTF_52AA		
#define PATH1_R_SLID_RLS_INTF_52AA_M		
#define PATH1_R_SLID_RLS_OVRGN_52AA		
#define PATH1_R_SLID_RLS_OVRGN_52AA_M		
#define PATH1_R_SLID_RLS_RX_52AA		
#define PATH1_R_SLID_RLS_RX_52AA_M		
#define PATH1_R_SLID_RLS_W2IB_52AA		
#define PATH1_R_SLID_RLS_W2IB_52AA_M		
#define PATH1_R_SLID_RTN_GO_52AA		
#define PATH1_R_SLID_RTN_GO_52AA_M		
#define PATH1_R_SLID_SGCOMING_52AA		
#define PATH1_R_SLID_SGCOMING_52AA_M		
#define PATH1_R_SLID_TIA_IDX_52AA		
#define PATH1_R_SLID_TIA_IDX_52AA_M		
#define PATH1_R_SLID_WBOVER_52AA		
#define PATH1_R_SLID_WBOVER_52AA_M		
#define PATH1_R_SLIDOBS_EN_52AA		
#define PATH1_R_SLIDOBS_EN_52AA_M		
#define PATH1_R_TB_EN_52AA		
#define PATH1_R_TB_EN_52AA_M		
#define PATH1_R_TBLBASED_52AA		
#define PATH1_R_TBLBASED_52AA_M		
#define PATH1_R_TIA_INIT_IDX_52AA		0x1658
#define PATH1_R_TIA_INIT_IDX_52AA_M		0x100000
#define PATH1_R_TIACONR_52AA		
#define PATH1_R_TIACONR_52AA_M		
#define PATH1_R_TIASHRINK_EN_52AA		
#define PATH1_R_TIASHRINK_EN_52AA_M		
#define PATH1_R_TIASHRINK_INIT_52AA		
#define PATH1_R_TIASHRINK_INIT_52AA_M		
#define PATH1_R_VHT_EN_52AA		
#define PATH1_R_VHT_EN_52AA_M		
#define PATH1_R_WB_BYPASS_52AA		
#define PATH1_R_WB_BYPASS_52AA_M		
#define PATH1_R_WB_RTN_EN_52AA		
#define PATH1_R_WB_RTN_EN_52AA_M		
#define PATH1_R_WDGEN_52AA		
#define PATH1_R_WDGEN_52AA_M		
#define PATH1_R_DCCL_SYNC_BKP1_52AA		
#define PATH1_R_DCCL_SYNC_BKP1_52AA_M		
#define PATH1_R_DCCL_SYNC_BKP2_52AA		
#define PATH1_R_DCCL_SYNC_BKP2_52AA_M		
#define PATH1_R_ALPHA_END_IDX_52AA		
#define PATH1_R_ALPHA_END_IDX_52AA_M		
#define PATH1_R_ALPHA_START_IDX_52AA		
#define PATH1_R_ALPHA_START_IDX_52AA_M		
#define PATH1_R_TIME_CONST_IDX_52AA		
#define PATH1_R_TIME_CONST_IDX_52AA_M		
#define PATH1_R_RXFIR_BKP_52AA		
#define PATH1_R_RXFIR_BKP_52AA_M		
#define PATH1_R_FORCE_FIR_TYPE_52AA		
#define PATH1_R_FORCE_FIR_TYPE_52AA_M		
#define PATH1_R_CCK_CCA_SHRINK_EN_52AA		
#define PATH1_R_CCK_CCA_SHRINK_EN_52AA_M		
#define PATH1_P20_R_L1_CFO_CMP_EN_52AA		
#define PATH1_P20_R_L1_CFO_CMP_EN_52AA_M		
#define PATH1_S20_R_L1_CFO_CMP_EN_52AA		
#define PATH1_S20_R_L1_CFO_CMP_EN_52AA_M		
#define PATH1_R_NBI_NOTCH_BKP1_52AA		
#define PATH1_R_NBI_NOTCH_BKP1_52AA_M		
#define PATH1_R_NBI_NOTCH_BKP2_52AA		
#define PATH1_R_NBI_NOTCH_BKP2_52AA_M		
#define PATH1_R_NBI_IDX_52AA		
#define PATH1_R_NBI_IDX_52AA_M		
#define PATH1_R_CORNER_IDX_52AA		
#define PATH1_R_CORNER_IDX_52AA_M		
#define PATH1_R_NBI_FRAC_IDX_52AA		
#define PATH1_R_NBI_FRAC_IDX_52AA_M		
#define PATH1_R_NBI_NOTCH_EN_52AA		
#define PATH1_R_NBI_NOTCH_EN_52AA_M		
#define PATH1_P20_R_DAGC_EXTRA_SETTLING_TIME_52AA		
#define PATH1_P20_R_DAGC_EXTRA_SETTLING_TIME_52AA_M		
#define PATH1_P20_R_DAGC_SETTLING_TIME_52AA		
#define PATH1_P20_R_DAGC_SETTLING_TIME_52AA_M		
#define PATH1_P20_R_FOLLOW_BY_PAGCUGC_EN_52AA		
#define PATH1_P20_R_FOLLOW_BY_PAGCUGC_EN_52AA_M		
#define PATH1_P20_R_PW_EST_SHORT_TIME_FAGC_52AA		
#define PATH1_P20_R_PW_EST_SHORT_TIME_FAGC_52AA_M		
#define PATH1_P20_R_PW_EST_TIME_FAGC_52AA		
#define PATH1_P20_R_PW_EST_TIME_FAGC_52AA_M		
#define PATH1_P20_R_PW_EST_TIME_PAGC_52AA		
#define PATH1_P20_R_PW_EST_TIME_PAGC_52AA_M		
#define PATH1_P20_R_PW_EST_TIME_RFGC_52AA		
#define PATH1_P20_R_PW_EST_TIME_RFGC_52AA_M		
#define PATH1_P20_R_SDAGC_EN_52AA		
#define PATH1_P20_R_SDAGC_EN_52AA_M		
#define PATH1_S20_R_DAGC_EXTRA_SETTLING_TIME_52AA		
#define PATH1_S20_R_DAGC_EXTRA_SETTLING_TIME_52AA_M		
#define PATH1_S20_R_DAGC_SETTLING_TIME_52AA		
#define PATH1_S20_R_DAGC_SETTLING_TIME_52AA_M		
#define PATH1_S20_R_FOLLOW_BY_PAGCUGC_EN_52AA		
#define PATH1_S20_R_FOLLOW_BY_PAGCUGC_EN_52AA_M		
#define PATH1_S20_R_PW_EST_SHORT_TIME_FAGC_52AA		
#define PATH1_S20_R_PW_EST_SHORT_TIME_FAGC_52AA_M		
#define PATH1_S20_R_PW_EST_TIME_FAGC_52AA		
#define PATH1_S20_R_PW_EST_TIME_FAGC_52AA_M		
#define PATH1_S20_R_PW_EST_TIME_PAGC_52AA		
#define PATH1_S20_R_PW_EST_TIME_PAGC_52AA_M		
#define PATH1_S20_R_PW_EST_TIME_RFGC_52AA		
#define PATH1_S20_R_PW_EST_TIME_RFGC_52AA_M		
#define PATH1_S20_R_SDAGC_EN_52AA		
#define PATH1_S20_R_SDAGC_EN_52AA_M		
#define PATH1_R_5MDET_BKP1_52AA		
#define PATH1_R_5MDET_BKP1_52AA_M		
#define PATH1_R_5MDET_BKP2_52AA		
#define PATH1_R_5MDET_BKP2_52AA_M		
#define PATH1_R_5MDET_TH_DB_52AA		
#define PATH1_R_5MDET_TH_DB_52AA_M		
#define PATH1_R_5MDET_MASK_SB0_52AA		
#define PATH1_R_5MDET_MASK_SB0_52AA_M		
#define PATH1_R_5MDET_MASK_SB1_52AA		
#define PATH1_R_5MDET_MASK_SB1_52AA_M		
#define PATH1_R_5MDET_MASK_SB2_52AA		
#define PATH1_R_5MDET_MASK_SB2_52AA_M		
#define PATH1_R_5MDET_MASK_SB3_52AA		
#define PATH1_R_5MDET_MASK_SB3_52AA_M		
#define PATH1_R_5MDET_MODE_52AA		
#define PATH1_R_5MDET_MODE_52AA_M		
#define PATH1_R_IIR_PW_AVG_EN_52AA		
#define PATH1_R_IIR_PW_AVG_EN_52AA_M		
#define PATH1_R_SBF5M_EN_52AA		
#define PATH1_R_SBF5M_EN_52AA_M		
#define POP_RSV_52AA		
#define POP_RSV_52AA_M		
#define CLIPPING_LVL_52AA		
#define CLIPPING_LVL_52AA_M		
#define CLIPPING_OBS_52AA		
#define CLIPPING_OBS_52AA_M		
#define CLIPPING_RATIO_52AA		
#define CLIPPING_RATIO_52AA_M		
#define B_THD_52AA		
#define B_THD_52AA_M		
#define BT_GNT_POP_EN_52AA		
#define BT_GNT_POP_EN_52AA_M		
#define CCK_EN_52AA		
#define CCK_EN_52AA_M		
#define M_THD_52AA		
#define M_THD_52AA_M		
#define CCK_DROP_TH_52AA		
#define CCK_DROP_TH_52AA_M		
#define CCK_POP_H_TH_52AA		
#define CCK_POP_H_TH_52AA_M		
#define CCK_POP_L_TH_52AA		
#define CCK_POP_L_TH_52AA_M		
#define D_CNT_52AA		
#define D_CNT_52AA_M		
#define D_THD_52AA		
#define D_THD_52AA_M		
#define D_EN_52AA		
#define D_EN_52AA_M		
#define H_THD_52AA		
#define H_THD_52AA_M		
#define L_THD_52AA		
#define L_THD_52AA_M		
#define OFDM_DROP_TH_52AA		
#define OFDM_DROP_TH_52AA_M		
#define OFDM_POP_H_TH_52AA		
#define OFDM_POP_H_TH_52AA_M		
#define OFDM_POP_L_TH_52AA		
#define OFDM_POP_L_TH_52AA_M		
#define P_CNT_52AA		
#define P_CNT_52AA_M		
#define D_LSIG_RDY_52AA		
#define D_LSIG_RDY_52AA_M		
#define DL_EN_52AA		
#define DL_EN_52AA_M		
#define O_THD_52AA		
#define O_THD_52AA_M		
#define REFPW_LB_52AA		
#define REFPW_LB_52AA_M		
#define M_40_52AA		
#define M_40_52AA_M		
#define OFDM_EN_52AA		
#define OFDM_EN_52AA_M		
#define P_EN_52AA		
#define P_EN_52AA_M		
#define P_LSIG_RDY_52AA		
#define P_LSIG_RDY_52AA_M		
#define REFPW_LB_EN_52AA		
#define REFPW_LB_EN_52AA_M		
#define P20_SEG0R_PINTHD_52AA		
#define P20_SEG0R_PINTHD_52AA_M		
#define P20_SEG0R_PWDIF_52AA		
#define P20_SEG0R_PWDIF_52AA_M		
#define P20_SEG0R_P20TAR_52AA		
#define P20_SEG0R_P20TAR_52AA_M		
#define P20_SEG0R_BT_WGT_52AA		
#define P20_SEG0R_BT_WGT_52AA_M		
#define P20_SEG0R_UNIT_WGT_OPT_52AA		
#define P20_SEG0R_UNIT_WGT_OPT_52AA_M		
#define P20_SEG0R_WGT_EN_52AA		
#define P20_SEG0R_WGT_EN_52AA_M		
#define P20_SEG0R_ZERO_WGT_EN_52AA		
#define P20_SEG0R_ZERO_WGT_EN_52AA_M		
#define S20_SEG0R_PINTHD_52AA		
#define S20_SEG0R_PINTHD_52AA_M		
#define S20_SEG0R_PWDIF_52AA		
#define S20_SEG0R_PWDIF_52AA_M		
#define S20_SEG0R_P20TAR_52AA		
#define S20_SEG0R_P20TAR_52AA_M		
#define S20_SEG0R_BT_WGT_52AA		
#define S20_SEG0R_BT_WGT_52AA_M		
#define S20_SEG0R_UNIT_WGT_OPT_52AA		
#define S20_SEG0R_UNIT_WGT_OPT_52AA_M		
#define S20_SEG0R_WGT_EN_52AA		
#define S20_SEG0R_WGT_EN_52AA_M		
#define S20_SEG0R_ZERO_WGT_EN_52AA		
#define S20_SEG0R_ZERO_WGT_EN_52AA_M		
#define BW_INDSEG0R_BW_GAIN_CHK_THD_52AA		
#define BW_INDSEG0R_BW_GAIN_CHK_THD_52AA_M		
#define BW_INDSEG0R_BW_END_HALF_SYM_COUNT_52AA		
#define BW_INDSEG0R_BW_END_HALF_SYM_COUNT_52AA_M		
#define BW_INDSEG0R_CBW20_HIGH_PIN_TH_BWD_52AA		
#define BW_INDSEG0R_CBW20_HIGH_PIN_TH_BWD_52AA_M		
#define BW_INDSEG0R_CBW20_LOW_PIN_TH_BW_52AA		
#define BW_INDSEG0R_CBW20_LOW_PIN_TH_BW_52AA_M		
#define BW_INDSEG0R_CBW40_HIGH_PIN_TH_BWD_52AA		
#define BW_INDSEG0R_CBW40_HIGH_PIN_TH_BWD_52AA_M		
#define BW_INDSEG0R_CBW40_LOW_PIN_TH_BW_52AA		
#define BW_INDSEG0R_CBW40_LOW_PIN_TH_BW_52AA_M		
#define BW_INDSEG0R_BW_GAIN_CHK_EN_52AA		
#define BW_INDSEG0R_BW_GAIN_CHK_EN_52AA_M		
#define BW_INDSEG0R_CBW80_HIGH_PIN_TH_BWD_52AA		
#define BW_INDSEG0R_CBW80_HIGH_PIN_TH_BWD_52AA_M		
#define BW_INDSEG0R_CBW80_LOW_PIN_TH_BW_52AA		
#define BW_INDSEG0R_CBW80_LOW_PIN_TH_BW_52AA_M		
#define BW_INDSEG0R_SUB20_INDICATOR_TH_20_NRX1_52AA		
#define BW_INDSEG0R_SUB20_INDICATOR_TH_20_NRX1_52AA_M		
#define BW_INDSEG0R_SUB20_INDICATOR_TH_20_NRX2_52AA		
#define BW_INDSEG0R_SUB20_INDICATOR_TH_20_NRX2_52AA_M		
#define BW_INDSEG0R_SUB20_INDICATOR_TH_40_NRX1_52AA		
#define BW_INDSEG0R_SUB20_INDICATOR_TH_40_NRX1_52AA_M		
#define BW_INDSEG0R_SUB20_INDICATOR_TH_40_NRX2_52AA		
#define BW_INDSEG0R_SUB20_INDICATOR_TH_40_NRX2_52AA_M		
#define BW_INDSEG0R_BW_START_CHK_EN_52AA		
#define BW_INDSEG0R_BW_START_CHK_EN_52AA_M		
#define BW_INDSEG0R_BW_TIMING_CTRL_OPT_52AA		
#define BW_INDSEG0R_BW_TIMING_CTRL_OPT_52AA_M		
#define BW_INDSEG0R_SUB20_INDICATOR_TH_80_NRX1_52AA		
#define BW_INDSEG0R_SUB20_INDICATOR_TH_80_NRX1_52AA_M		
#define BW_INDSEG0R_SUB20_INDICATOR_TH_80_NRX2_52AA		
#define BW_INDSEG0R_SUB20_INDICATOR_TH_80_NRX2_52AA_M		
#define BW_INDSEG0R_SUB20_INDICATOR_TH_80P80_NRX1_52AA		
#define BW_INDSEG0R_SUB20_INDICATOR_TH_80P80_NRX1_52AA_M		
#define BW_INDSEG0R_SUB20_INDICATOR_TH_80P80_NRX2_52AA		
#define BW_INDSEG0R_SUB20_INDICATOR_TH_80P80_NRX2_52AA_M		
#define BW_INDSEG0R_BW_COUNT_MAX_BY_FALLING_52AA		
#define BW_INDSEG0R_BW_COUNT_MAX_BY_FALLING_52AA_M		
#define BW_INDSEG0R_BW_END_HALF_SYM_COUNT_AFTER_L1_IS_FOUND_52AA		
#define BW_INDSEG0R_BW_END_HALF_SYM_COUNT_AFTER_L1_IS_FOUND_52AA_M		
#define BW_INDSEG0R_BW_START_HALF_SYM_COUNT_52AA		
#define BW_INDSEG0R_BW_START_HALF_SYM_COUNT_52AA_M		
#define BW_INDSEG0R_INDICATOR_TH_OFST_0_52AA		
#define BW_INDSEG0R_INDICATOR_TH_OFST_0_52AA_M		
#define BW_INDSEG0R_INDICATOR_TH_OFST_1_52AA		
#define BW_INDSEG0R_INDICATOR_TH_OFST_1_52AA_M		
#define BW_INDSEG0R_INDICATOR_TH_OFST_BY_RSSI_52AA		
#define BW_INDSEG0R_INDICATOR_TH_OFST_BY_RSSI_52AA_M		
#define BW_INDSEG0R_INTF_TH_0_52AA		
#define BW_INDSEG0R_INTF_TH_0_52AA_M		
#define BW_INDSEG0R_INTF_TH_1_52AA		
#define BW_INDSEG0R_INTF_TH_1_52AA_M		
#define BW_INDSEG0R_START_HALF_SYM_OFST_BY_RSSI_52AA		
#define BW_INDSEG0R_START_HALF_SYM_OFST_BY_RSSI_52AA_M		
#define BW_INDSEG0R_CR_SWITCH_BY_PIN_52AA		
#define BW_INDSEG0R_CR_SWITCH_BY_PIN_52AA_M		
#define BW_INDSEG0R_SUB20_SEARCH_TH_52AA		
#define BW_INDSEG0R_SUB20_SEARCH_TH_52AA_M		
#define BW_INDSEG0R_CR_SWITCH_BY_ACI_EN_52AA		
#define BW_INDSEG0R_CR_SWITCH_BY_ACI_EN_52AA_M		
#define BW_INDSEG0R_CR_SWITCH_BY_RSSI_EN_52AA		
#define BW_INDSEG0R_CR_SWITCH_BY_RSSI_EN_52AA_M		
#define BW_INDSEG0R_EARLY_DROP_BY_L1_52AA		
#define BW_INDSEG0R_EARLY_DROP_BY_L1_52AA_M		
#define BW_INDSEG0R_FORCE_BW_EN_52AA		
#define BW_INDSEG0R_FORCE_BW_EN_52AA_M		
#define BW_INDSEG0R_FORCE_BW_MODE_52AA		
#define BW_INDSEG0R_FORCE_BW_MODE_52AA_M		
#define SEG0R_HIGH_PIN_TH_CFO_52AA		
#define SEG0R_HIGH_PIN_TH_CFO_52AA_M		
#define SEG0R_HIGH_PIN_TH_CFOE_52AA		
#define SEG0R_HIGH_PIN_TH_CFOE_52AA_M		
#define SEG0R_CFO_START_OFST_52AA		
#define SEG0R_CFO_START_OFST_52AA_M		
#define SEG0R_CFO_SIZE_OPT_52AA		
#define SEG0R_CFO_SIZE_OPT_52AA_M		
#define SEG0R_COUNT_INI_PH_52AA		
#define SEG0R_COUNT_INI_PH_52AA_M		
#define SEG0R_ZERO_CRO_CNT_DIFF_AVG_TH_52AA		
#define SEG0R_ZERO_CRO_CNT_DIFF_AVG_TH_52AA_M		
#define SEG0R_ZERO_CRO_CNT_DIFF_VAR_TH_52AA		
#define SEG0R_ZERO_CRO_CNT_DIFF_VAR_TH_52AA_M		
#define SEG0R_H2L_TH_52AA		
#define SEG0R_H2L_TH_52AA_M		
#define SEG0R_ZERO_CRO_OBS_INTRVL_52AA		
#define SEG0R_ZERO_CRO_OBS_INTRVL_52AA_M		
#define SEG0R_L2H_TH_52AA		
#define SEG0R_L2H_TH_52AA_M		
#define SEG0R_RXI_CHK_TH_52AA		
#define SEG0R_RXI_CHK_TH_52AA_M		
#define SEG0R_ADCPW_52AA		
#define SEG0R_ADCPW_52AA_M		
#define SEG0R_ZERO_CRO_HIGH_TH_52AA		
#define SEG0R_ZERO_CRO_HIGH_TH_52AA_M		
#define SEG0R_DCRM_EN_52AA		
#define SEG0R_DCRM_EN_52AA_M		
#define SEG0R_RFGC_EN_52AA		
#define SEG0R_RFGC_EN_52AA_M		
#define SEG0R_DC_COUNT_MAX_52AA		
#define SEG0R_DC_COUNT_MAX_52AA_M		
#define SEG0R_DC_HIGH_TH_20_NRX1_52AA		
#define SEG0R_DC_HIGH_TH_20_NRX1_52AA_M		
#define SEG0R_DC_HIGH_TH_20_NRX2_52AA		
#define SEG0R_DC_HIGH_TH_20_NRX2_52AA_M		
#define SEG0R_DC_HIGH_TH_40_NRX1_52AA		
#define SEG0R_DC_HIGH_TH_40_NRX1_52AA_M		
#define SEG0R_DC_HIGH_TH_40_NRX2_52AA		
#define SEG0R_DC_HIGH_TH_40_NRX2_52AA_M		
#define SEG0R_DC_HIGH_TH_80_NRX1_52AA		
#define SEG0R_DC_HIGH_TH_80_NRX1_52AA_M		
#define SEG0R_DC_HIGH_TH_80_NRX2_52AA		
#define SEG0R_DC_HIGH_TH_80_NRX2_52AA_M		
#define SEG0R_DC_HIGH_TH_80P80_NRX1_52AA		
#define SEG0R_DC_HIGH_TH_80P80_NRX1_52AA_M		
#define SEG0R_DC_HIGH_TH_80P80_NRX2_52AA		
#define SEG0R_DC_HIGH_TH_80P80_NRX2_52AA_M		
#define SEG0R_DC_LOW_TH_20_NRX1_52AA		
#define SEG0R_DC_LOW_TH_20_NRX1_52AA_M		
#define SEG0R_DC_LOW_TH_20_NRX2_52AA		
#define SEG0R_DC_LOW_TH_20_NRX2_52AA_M		
#define SEG0R_DC_LOW_TH_40_NRX1_52AA		
#define SEG0R_DC_LOW_TH_40_NRX1_52AA_M		
#define SEG0R_DC_LOW_TH_40_NRX2_52AA		
#define SEG0R_DC_LOW_TH_40_NRX2_52AA_M		
#define SEG0R_DC_LOW_TH_80_NRX1_52AA		
#define SEG0R_DC_LOW_TH_80_NRX1_52AA_M		
#define SEG0R_DC_LOW_TH_80_NRX2_52AA		
#define SEG0R_DC_LOW_TH_80_NRX2_52AA_M		
#define SEG0R_DC_LOW_TH_80P80_NRX1_52AA		
#define SEG0R_DC_LOW_TH_80P80_NRX1_52AA_M		
#define SEG0R_DC_LOW_TH_80P80_NRX2_52AA		
#define SEG0R_DC_LOW_TH_80P80_NRX2_52AA_M		
#define SEG0R_DCFI_COUNT_MAX_52AA		
#define SEG0R_DCFI_COUNT_MAX_52AA_M		
#define SEG0R_DCFI_HIGH_TH_20_NRX1_52AA		
#define SEG0R_DCFI_HIGH_TH_20_NRX1_52AA_M		
#define SEG0R_DCFI_HIGH_TH_20_NRX2_52AA		
#define SEG0R_DCFI_HIGH_TH_20_NRX2_52AA_M		
#define SEG0R_DCFI_HIGH_TH_40_NRX1_52AA		
#define SEG0R_DCFI_HIGH_TH_40_NRX1_52AA_M		
#define SEG0R_DCFI_HIGH_TH_40_NRX2_52AA		
#define SEG0R_DCFI_HIGH_TH_40_NRX2_52AA_M		
#define SEG0R_DCFI_HIGH_TH_80_NRX1_52AA		
#define SEG0R_DCFI_HIGH_TH_80_NRX1_52AA_M		
#define SEG0R_DCFI_HIGH_TH_80_NRX2_52AA		
#define SEG0R_DCFI_HIGH_TH_80_NRX2_52AA_M		
#define SEG0R_DCFI_HIGH_TH_80P80_NRX1_52AA		
#define SEG0R_DCFI_HIGH_TH_80P80_NRX1_52AA_M		
#define SEG0R_DCFI_HIGH_TH_80P80_NRX2_52AA		
#define SEG0R_DCFI_HIGH_TH_80P80_NRX2_52AA_M		
#define SEG0R_DCFI_LOW_TH_20_NRX1_52AA		
#define SEG0R_DCFI_LOW_TH_20_NRX1_52AA_M		
#define SEG0R_DCFI_LOW_TH_20_NRX2_52AA		
#define SEG0R_DCFI_LOW_TH_20_NRX2_52AA_M		
#define SEG0R_DCFI_LOW_TH_40_NRX1_52AA		
#define SEG0R_DCFI_LOW_TH_40_NRX1_52AA_M		
#define SEG0R_DCFI_LOW_TH_40_NRX2_52AA		
#define SEG0R_DCFI_LOW_TH_40_NRX2_52AA_M		
#define SEG0R_DCFI_LOW_TH_80_NRX1_52AA		
#define SEG0R_DCFI_LOW_TH_80_NRX1_52AA_M		
#define SEG0R_DCFI_LOW_TH_80_NRX2_52AA		
#define SEG0R_DCFI_LOW_TH_80_NRX2_52AA_M		
#define SEG0R_DCFI_LOW_TH_80P80_NRX1_52AA		
#define SEG0R_DCFI_LOW_TH_80P80_NRX1_52AA_M		
#define SEG0R_DCFI_LOW_TH_80P80_NRX2_52AA		
#define SEG0R_DCFI_LOW_TH_80P80_NRX2_52AA_M		
#define SEG0R_DCFI_REF_COUNT_MAX_52AA		
#define SEG0R_DCFI_REF_COUNT_MAX_52AA_M		
#define SEG0R_CBW20_LOW_PIN_TH_FINE_TUNE_52AA		
#define SEG0R_CBW20_LOW_PIN_TH_FINE_TUNE_52AA_M		
#define SEG0R_CBW40_LOW_PIN_TH_FINE_TUNE_52AA		
#define SEG0R_CBW40_LOW_PIN_TH_FINE_TUNE_52AA_M		
#define SEG0R_CBW80_LOW_PIN_TH_FINE_TUNE_52AA		
#define SEG0R_CBW80_LOW_PIN_TH_FINE_TUNE_52AA_M		
#define SEG0R_CBW80P80_LOW_PIN_TH_FINE_TUNE_52AA		
#define SEG0R_CBW80P80_LOW_PIN_TH_FINE_TUNE_52AA_M		
#define SEG0R_FINE_TUNE_STOP_LMT_52AA		
#define SEG0R_FINE_TUNE_STOP_LMT_52AA_M		
#define SEG0R_CBW20_DC_MAX_RATIO_52AA		
#define SEG0R_CBW20_DC_MAX_RATIO_52AA_M		
#define SEG0R_FINE_TUNE_DELTA_52AA		
#define SEG0R_FINE_TUNE_DELTA_52AA_M		
#define SEG0R_CBW40_DC_MAX_RATIO_52AA		
#define SEG0R_CBW40_DC_MAX_RATIO_52AA_M		
#define SEG0R_CBW80_DC_MAX_RATIO_52AA		
#define SEG0R_CBW80_DC_MAX_RATIO_52AA_M		
#define SEG0R_CBW80P80_DC_MAX_RATIO_52AA		
#define SEG0R_CBW80P80_DC_MAX_RATIO_52AA_M		
#define SEG0R_DC_MAX_RATIO_20_NRX1_52AA		
#define SEG0R_DC_MAX_RATIO_20_NRX1_52AA_M		
#define SEG0R_DC_MAX_RATIO_20_NRX2_52AA		
#define SEG0R_DC_MAX_RATIO_20_NRX2_52AA_M		
#define SEG0R_DC_MAX_RATIO_40_NRX1_52AA		
#define SEG0R_DC_MAX_RATIO_40_NRX1_52AA_M		
#define SEG0R_DC_MAX_RATIO_40_NRX2_52AA		
#define SEG0R_DC_MAX_RATIO_40_NRX2_52AA_M		
#define SEG0R_DC_MAX_RATIO_80_NRX1_52AA		
#define SEG0R_DC_MAX_RATIO_80_NRX1_52AA_M		
#define SEG0R_DC_MAX_RATIO_80_NRX2_52AA		
#define SEG0R_DC_MAX_RATIO_80_NRX2_52AA_M		
#define SEG0R_DC_MAX_RATIO_80P80_NRX1_52AA		
#define SEG0R_DC_MAX_RATIO_80P80_NRX1_52AA_M		
#define SEG0R_DC_MAX_RATIO_80P80_NRX2_52AA		
#define SEG0R_DC_MAX_RATIO_80P80_NRX2_52AA_M		
#define SEG0R_FINE_TUNE_LMT_52AA		
#define SEG0R_FINE_TUNE_LMT_52AA_M		
#define SEG0R_FINE_TUNE_PROCESS_DELAY_52AA		
#define SEG0R_FINE_TUNE_PROCESS_DELAY_52AA_M		
#define SEG0R_FINE_TUNE_STEP_BY_CDD_DETECT_52AA		
#define SEG0R_FINE_TUNE_STEP_BY_CDD_DETECT_52AA_M		
#define SEG0R_FINE_TUNE_TRUNC_HIGH_TH_52AA		
#define SEG0R_FINE_TUNE_TRUNC_HIGH_TH_52AA_M		
#define SEG0R_FINE_TUNE_TRUNC_LOW_TH_52AA		
#define SEG0R_FINE_TUNE_TRUNC_LOW_TH_52AA_M		
#define SEG0R_FINE_TUNE_OPT_52AA		
#define SEG0R_FINE_TUNE_OPT_52AA_M		
#define SEG0R_FINE_TUNE_TRUNC_EN_52AA		
#define SEG0R_FINE_TUNE_TRUNC_EN_52AA_M		
#define SEG0R_FORCE_CDD_REFINE_OFF_52AA		
#define SEG0R_FORCE_CDD_REFINE_OFF_52AA_M		
#define P20_SEG0R_L1_L2_AVG_START_TIME_52AA		
#define P20_SEG0R_L1_L2_AVG_START_TIME_52AA_M		
#define P20_SEG0R_L1_L2_ALLOW_AVG_EN_52AA		
#define P20_SEG0R_L1_L2_ALLOW_AVG_EN_52AA_M		
#define P20_SEG0R_L1_L2_AVG_OPT_52AA		
#define P20_SEG0R_L1_L2_AVG_OPT_52AA_M		
#define S20_SEG0R_L1_L2_AVG_START_TIME_52AA		
#define S20_SEG0R_L1_L2_AVG_START_TIME_52AA_M		
#define S20_SEG0R_L1_L2_ALLOW_AVG_EN_52AA		
#define S20_SEG0R_L1_L2_ALLOW_AVG_EN_52AA_M		
#define S20_SEG0R_L1_L2_AVG_OPT_52AA		
#define S20_SEG0R_L1_L2_AVG_OPT_52AA_M		
#define PROCSEG0R_ADV_SINR_WGT_20_NRX1_52AA		
#define PROCSEG0R_ADV_SINR_WGT_20_NRX1_52AA_M		
#define PROCSEG0R_ADV_SINR_WGT_20_NRX2_52AA		
#define PROCSEG0R_ADV_SINR_WGT_20_NRX2_52AA_M		
#define PROCSEG0R_ADV_SINR_TH_52AA		
#define PROCSEG0R_ADV_SINR_TH_52AA_M		
#define PROCSEG0R_CH_AVG_SIZE_52AA		
#define PROCSEG0R_CH_AVG_SIZE_52AA_M		
#define PROCSEG0R_ADV_SINR_WGT_40_NRX1_52AA		
#define PROCSEG0R_ADV_SINR_WGT_40_NRX1_52AA_M		
#define PROCSEG0R_ADV_SINR_WGT_40_NRX2_52AA		
#define PROCSEG0R_ADV_SINR_WGT_40_NRX2_52AA_M		
#define PROCSEG0R_FS_SQUARE_PK_WGT_20_NRX1_52AA		
#define PROCSEG0R_FS_SQUARE_PK_WGT_20_NRX1_52AA_M		
#define PROCSEG0R_FS_SQUARE_PK_WGT_20_NRX2_52AA		
#define PROCSEG0R_FS_SQUARE_PK_WGT_20_NRX2_52AA_M		
#define PROCSEG0R_ADV_SINR_WGT_80_NRX1_52AA		
#define PROCSEG0R_ADV_SINR_WGT_80_NRX1_52AA_M		
#define PROCSEG0R_ADV_SINR_WGT_80_NRX2_52AA		
#define PROCSEG0R_ADV_SINR_WGT_80_NRX2_52AA_M		
#define PROCSEG0R_FS_SQUARE_PK_WGT_40_NRX1_52AA		
#define PROCSEG0R_FS_SQUARE_PK_WGT_40_NRX1_52AA_M		
#define PROCSEG0R_FS_SQUARE_PK_WGT_40_NRX2_52AA		
#define PROCSEG0R_FS_SQUARE_PK_WGT_40_NRX2_52AA_M		
#define PROCSEG0R_ADV_SINR_WGT_80P80_NRX1_52AA		
#define PROCSEG0R_ADV_SINR_WGT_80P80_NRX1_52AA_M		
#define PROCSEG0R_ADV_SINR_WGT_80P80_NRX2_52AA		
#define PROCSEG0R_ADV_SINR_WGT_80P80_NRX2_52AA_M		
#define PROCSEG0R_FS_SQUARE_PK_WGT_80_NRX1_52AA		
#define PROCSEG0R_FS_SQUARE_PK_WGT_80_NRX1_52AA_M		
#define PROCSEG0R_FS_SQUARE_PK_WGT_80_NRX2_52AA		
#define PROCSEG0R_FS_SQUARE_PK_WGT_80_NRX2_52AA_M		
#define PROCSEG0R_INT_SINR_WGT_20_NRX1_52AA		
#define PROCSEG0R_INT_SINR_WGT_20_NRX1_52AA_M		
#define PROCSEG0R_INT_SINR_WGT_20_NRX2_52AA		
#define PROCSEG0R_INT_SINR_WGT_20_NRX2_52AA_M		
#define PROCSEG0R_FS_SQUARE_PK_WGT_80P80_NRX1_52AA		
#define PROCSEG0R_FS_SQUARE_PK_WGT_80P80_NRX1_52AA_M		
#define PROCSEG0R_FS_SQUARE_PK_WGT_80P80_NRX2_52AA		
#define PROCSEG0R_FS_SQUARE_PK_WGT_80P80_NRX2_52AA_M		
#define PROCSEG0R_INT_SINR_WGT_40_NRX1_52AA		
#define PROCSEG0R_INT_SINR_WGT_40_NRX1_52AA_M		
#define PROCSEG0R_INT_SINR_WGT_40_NRX2_52AA		
#define PROCSEG0R_INT_SINR_WGT_40_NRX2_52AA_M		
#define PROCSEG0R_SBD_FAIL_HALF_SYM_COUNT_52AA		
#define PROCSEG0R_SBD_FAIL_HALF_SYM_COUNT_52AA_M		
#define PROCSEG0R_CBW20_HIGH_PIN_TH_MAX_SINR_52AA		
#define PROCSEG0R_CBW20_HIGH_PIN_TH_MAX_SINR_52AA_M		
#define PROCSEG0R_INT_SINR_WGT_80_NRX1_52AA		
#define PROCSEG0R_INT_SINR_WGT_80_NRX1_52AA_M		
#define PROCSEG0R_INT_SINR_WGT_80_NRX2_52AA		
#define PROCSEG0R_INT_SINR_WGT_80_NRX2_52AA_M		
#define PROCSEG0R_CBW40_HIGH_PIN_TH_MAX_SINR_52AA		
#define PROCSEG0R_CBW40_HIGH_PIN_TH_MAX_SINR_52AA_M		
#define PROCSEG0R_CBW80_HIGH_PIN_TH_MAX_SINR_52AA		
#define PROCSEG0R_CBW80_HIGH_PIN_TH_MAX_SINR_52AA_M		
#define PROCSEG0R_INT_SINR_WGT_80P80_NRX1_52AA		
#define PROCSEG0R_INT_SINR_WGT_80P80_NRX1_52AA_M		
#define PROCSEG0R_INT_SINR_WGT_80P80_NRX2_52AA		
#define PROCSEG0R_INT_SINR_WGT_80P80_NRX2_52AA_M		
#define PROCSEG0R_CDD0_SQUARE_PK_WGT_20_NRX1_52AA		
#define PROCSEG0R_CDD0_SQUARE_PK_WGT_20_NRX1_52AA_M		
#define PROCSEG0R_CDD0_SQUARE_PK_WGT_20_NRX2_52AA		
#define PROCSEG0R_CDD0_SQUARE_PK_WGT_20_NRX2_52AA_M		
#define PROCSEG0R_CDD0_SQUARE_PK_WGT_40_NRX1_52AA		
#define PROCSEG0R_CDD0_SQUARE_PK_WGT_40_NRX1_52AA_M		
#define PROCSEG0R_CDD0_SQUARE_PK_WGT_40_NRX2_52AA		
#define PROCSEG0R_CDD0_SQUARE_PK_WGT_40_NRX2_52AA_M		
#define PROCSEG0R_CDD0_SQUARE_PK_WGT_80_NRX1_52AA		
#define PROCSEG0R_CDD0_SQUARE_PK_WGT_80_NRX1_52AA_M		
#define PROCSEG0R_CDD0_SQUARE_PK_WGT_80_NRX2_52AA		
#define PROCSEG0R_CDD0_SQUARE_PK_WGT_80_NRX2_52AA_M		
#define PROCSEG0R_CDD0_SQUARE_PK_WGT_80P80_NRX1_52AA		
#define PROCSEG0R_CDD0_SQUARE_PK_WGT_80P80_NRX1_52AA_M		
#define PROCSEG0R_CDD0_SQUARE_PK_WGT_80P80_NRX2_52AA		
#define PROCSEG0R_CDD0_SQUARE_PK_WGT_80P80_NRX2_52AA_M		
#define PROCSEG0R_CDD0_SUB_TUNE_OPT_52AA		
#define PROCSEG0R_CDD0_SUB_TUNE_OPT_52AA_M		
#define PROCSEG0R_CR_SWITCH_BY_ACI_EN_52AA		
#define PROCSEG0R_CR_SWITCH_BY_ACI_EN_52AA_M		
#define PROCSEG0R_FS_WGT_OFST_0_52AA		
#define PROCSEG0R_FS_WGT_OFST_0_52AA_M		
#define PROCSEG0R_FS_WGT_OFST_1_52AA		
#define PROCSEG0R_FS_WGT_OFST_1_52AA_M		
#define PROCSEG0R_L1_L2_PROCESS_DELAY_52AA		
#define PROCSEG0R_L1_L2_PROCESS_DELAY_52AA_M		
#define PROCSEG0R_SBD_START_HALF_SYM_COUNT_52AA		
#define PROCSEG0R_SBD_START_HALF_SYM_COUNT_52AA_M		
#define PROCSEG0R_CDD0_JUMP_SUB_TUNE_52AA		
#define PROCSEG0R_CDD0_JUMP_SUB_TUNE_52AA_M		
#define PROCSEG0R_CDD0_WGT_OFST_0_52AA		
#define PROCSEG0R_CDD0_WGT_OFST_0_52AA_M		
#define PROCSEG0R_CDD0_WGT_OFST_1_52AA		
#define PROCSEG0R_CDD0_WGT_OFST_1_52AA_M		
#define PROCSEG0R_CH_BEGIN_COUNT_MAX_52AA		
#define PROCSEG0R_CH_BEGIN_COUNT_MAX_52AA_M		
#define PROCSEG0R_CH_FALLING_COUNT_MAX_52AA		
#define PROCSEG0R_CH_FALLING_COUNT_MAX_52AA_M		
#define PROCSEG0R_INTF_TH_0_52AA		
#define PROCSEG0R_INTF_TH_0_52AA_M		
#define PROCSEG0R_INTF_TH_1_52AA		
#define PROCSEG0R_INTF_TH_1_52AA_M		
#define PROCSEG0R_TARGET_COUNT_MAX_52AA		
#define PROCSEG0R_TARGET_COUNT_MAX_52AA_M		
#define PROCSEG0R_FS_PEAK_WGT_52AA		
#define PROCSEG0R_FS_PEAK_WGT_52AA_M		
#define PROCSEG0R_CDD0_COUNT_LMT_52AA		
#define PROCSEG0R_CDD0_COUNT_LMT_52AA_M		
#define PROCSEG0R_CDD0_DELAY_SPREAD_SIZE_52AA		
#define PROCSEG0R_CDD0_DELAY_SPREAD_SIZE_52AA_M		
#define PROCSEG0R_CH_BEGIN_TH_52AA		
#define PROCSEG0R_CH_BEGIN_TH_52AA_M		
#define PROCSEG0R_CR_SWITCH_BY_PIN_52AA		
#define PROCSEG0R_CR_SWITCH_BY_PIN_52AA_M		
#define SEG0R_PW_TH_52AA		
#define SEG0R_PW_TH_52AA_M		
#define SEG0R_PD_LOWER_BOUND_52AA		
#define SEG0R_PD_LOWER_BOUND_52AA_M		
#define SEG0R_PD_UPPER_BOUND_52AA		
#define SEG0R_PD_UPPER_BOUND_52AA_M		
#define SEG0R_HIGH_PIN_TH_DCFI_52AA		
#define SEG0R_HIGH_PIN_TH_DCFI_52AA_M		
#define SEG0R_DCFI_FALLING_TH_20_52AA		
#define SEG0R_DCFI_FALLING_TH_20_52AA_M		
#define SEG0R_DCFI_FALLING_TH_40_52AA		
#define SEG0R_DCFI_FALLING_TH_40_52AA_M		
#define SEG0R_PD_SPATIAL_REUSE_EN_52AA		
#define SEG0R_PD_SPATIAL_REUSE_EN_52AA_M		
#define SEG0R_DCFI_EN_52AA		
#define SEG0R_DCFI_EN_52AA_M		
#define SEG0R_DCPR_EN_52AA		
#define SEG0R_DCPR_EN_52AA_M		
#define SEG0R_DCFI_FALLING_TH_80_52AA		
#define SEG0R_DCFI_FALLING_TH_80_52AA_M		
#define SEG0R_DCFI_FALLING_TH_80P80_52AA		
#define SEG0R_DCFI_FALLING_TH_80P80_52AA_M		
#define SEG0R_DCFI_RISING_TH_20_52AA		
#define SEG0R_DCFI_RISING_TH_20_52AA_M		
#define SEG0R_DCFI_RISING_TH_40_52AA		
#define SEG0R_DCFI_RISING_TH_40_52AA_M		
#define SEG0R_DCFI_RISING_TH_80_52AA		
#define SEG0R_DCFI_RISING_TH_80_52AA_M		
#define SEG0R_DCFI_RISING_TH_80P80_52AA		
#define SEG0R_DCFI_RISING_TH_80P80_52AA_M		
#define SEG0R_FALLING_COUNT_MAX_52AA		
#define SEG0R_FALLING_COUNT_MAX_52AA_M		
#define SEG0R_FALLING_TH_52AA		
#define SEG0R_FALLING_TH_52AA_M		
#define SEG0R_RISING_COUNT_MAX_52AA		
#define SEG0R_RISING_COUNT_MAX_52AA_M		
#define SEG0R_WAIT_SETTLE_PERIOD_52AA		
#define SEG0R_WAIT_SETTLE_PERIOD_52AA_M		
#define SEG0R_DYN_PW_EN_52AA		
#define SEG0R_DYN_PW_EN_52AA_M		
#define SEG0R_FALLING_EDGE_OPT_52AA		
#define SEG0R_FALLING_EDGE_OPT_52AA_M		
#define SEG0R_FORCE_DCFI_EN_52AA		
#define SEG0R_FORCE_DCFI_EN_52AA_M		
#define SEG0R_SB5M_BLK_EN_52AA		
#define SEG0R_SB5M_BLK_EN_52AA_M		
#define P20_SEG0R_PW_DBM_TH_52AA		
#define P20_SEG0R_PW_DBM_TH_52AA_M		
#define P20_SEG0R_PW_TH_52AA		
#define P20_SEG0R_PW_TH_52AA_M		
#define P20_SEG0R_DYN_FALLING_TH_52AA		
#define P20_SEG0R_DYN_FALLING_TH_52AA_M		
#define P20_SEG0R_DYN_RISING_TH_52AA		
#define P20_SEG0R_DYN_RISING_TH_52AA_M		
#define P20_SEG0R_DYN_TH_MAX_52AA		
#define P20_SEG0R_DYN_TH_MAX_52AA_M		
#define P20_SEG0R_DYN_TH_EN_52AA		
#define P20_SEG0R_DYN_TH_EN_52AA_M		
#define P20_SEG0R_DYN_TH_MIN_52AA		
#define P20_SEG0R_DYN_TH_MIN_52AA_M		
#define P20_SEG0R_DYN_COVER_FCTR_52AA		
#define P20_SEG0R_DYN_COVER_FCTR_52AA_M		
#define P20_SEG0R_DYN_LAMBDA_52AA		
#define P20_SEG0R_DYN_LAMBDA_52AA_M		
#define P20_SEG0R_DYN_WAIT_PERIOD_52AA		
#define P20_SEG0R_DYN_WAIT_PERIOD_52AA_M		
#define P20_SEG0R_VLD_CHK_COUNT_MAX_52AA		
#define P20_SEG0R_VLD_CHK_COUNT_MAX_52AA_M		
#define P20_SEG0R_DYN_OBSER_SIZE_52AA		
#define P20_SEG0R_DYN_OBSER_SIZE_52AA_M		
#define P20_SEG0R_DYN_UPD_TO_ZERO_RATIO_52AA		
#define P20_SEG0R_DYN_UPD_TO_ZERO_RATIO_52AA_M		
#define P20_SEG0R_PATH_SEL_52AA		
#define P20_SEG0R_PATH_SEL_52AA_M		
#define P20_SEG0R_PATH_SEL_EN_52AA		
#define P20_SEG0R_PATH_SEL_EN_52AA_M		
#define S20_SEG0R_PW_DBM_TH_52AA		
#define S20_SEG0R_PW_DBM_TH_52AA_M		
#define S20_SEG0R_PW_TH_52AA		
#define S20_SEG0R_PW_TH_52AA_M		
#define S20_SEG0R_DYN_FALLING_TH_52AA		
#define S20_SEG0R_DYN_FALLING_TH_52AA_M		
#define S20_SEG0R_DYN_RISING_TH_52AA		
#define S20_SEG0R_DYN_RISING_TH_52AA_M		
#define S20_SEG0R_DYN_TH_MAX_52AA		
#define S20_SEG0R_DYN_TH_MAX_52AA_M		
#define S20_SEG0R_DYN_TH_EN_52AA		
#define S20_SEG0R_DYN_TH_EN_52AA_M		
#define S20_SEG0R_DYN_TH_MIN_52AA		
#define S20_SEG0R_DYN_TH_MIN_52AA_M		
#define S20_SEG0R_DYN_COVER_FCTR_52AA		
#define S20_SEG0R_DYN_COVER_FCTR_52AA_M		
#define S20_SEG0R_DYN_LAMBDA_52AA		
#define S20_SEG0R_DYN_LAMBDA_52AA_M		
#define S20_SEG0R_DYN_WAIT_PERIOD_52AA		
#define S20_SEG0R_DYN_WAIT_PERIOD_52AA_M		
#define S20_SEG0R_VLD_CHK_COUNT_MAX_52AA		
#define S20_SEG0R_VLD_CHK_COUNT_MAX_52AA_M		
#define S20_SEG0R_DYN_OBSER_SIZE_52AA		
#define S20_SEG0R_DYN_OBSER_SIZE_52AA_M		
#define S20_SEG0R_DYN_UPD_TO_ZERO_RATIO_52AA		
#define S20_SEG0R_DYN_UPD_TO_ZERO_RATIO_52AA_M		
#define S20_SEG0R_PATH_SEL_52AA		
#define S20_SEG0R_PATH_SEL_52AA_M		
#define S20_SEG0R_PATH_SEL_EN_52AA		
#define S20_SEG0R_PATH_SEL_EN_52AA_M		
#define SMFSEG0R_MF_TH_OFST_0_52AA		
#define SMFSEG0R_MF_TH_OFST_0_52AA_M		
#define SMFSEG0R_MF_TH_OFST_1_52AA		
#define SMFSEG0R_MF_TH_OFST_1_52AA_M		
#define SMFSEG0R_MF_TH_20_NRX1_52AA		
#define SMFSEG0R_MF_TH_20_NRX1_52AA_M		
#define SMFSEG0R_MF_TH_20_NRX2_52AA		
#define SMFSEG0R_MF_TH_20_NRX2_52AA_M		
#define SMFSEG0R_MF_TH_40_NRX1_52AA		
#define SMFSEG0R_MF_TH_40_NRX1_52AA_M		
#define SMFSEG0R_MF_TH_40_NRX2_52AA		
#define SMFSEG0R_MF_TH_40_NRX2_52AA_M		
#define SMFSEG0R_MF_TH_80_NRX1_52AA		
#define SMFSEG0R_MF_TH_80_NRX1_52AA_M		
#define SMFSEG0R_MF_TH_80_NRX2_52AA		
#define SMFSEG0R_MF_TH_80_NRX2_52AA_M		
#define SMFSEG0R_MF_TH_80P80_NRX1_52AA		
#define SMFSEG0R_MF_TH_80P80_NRX1_52AA_M		
#define SMFSEG0R_MF_TH_80P80_NRX2_52AA		
#define SMFSEG0R_MF_TH_80P80_NRX2_52AA_M		
#define SMFSEG0R_INTF_TH_0_52AA		
#define SMFSEG0R_INTF_TH_0_52AA_M		
#define SMFSEG0R_INTF_TH_1_52AA		
#define SMFSEG0R_INTF_TH_1_52AA_M		
#define SMFSEG0R_MF_HOLD_52AA		
#define SMFSEG0R_MF_HOLD_52AA_M		
#define SMFSEG0R_MF_WIN_L_52AA		
#define SMFSEG0R_MF_WIN_L_52AA_M		
#define SMFSEG0R_CR_SWITCH_BY_PIN_52AA		
#define SMFSEG0R_CR_SWITCH_BY_PIN_52AA_M		
#define SMFSEG0R_MF_PEAK_OPT_52AA		
#define SMFSEG0R_MF_PEAK_OPT_52AA_M		
#define SMFSEG0R_NULL_POINT_IDX_52AA		
#define SMFSEG0R_NULL_POINT_IDX_52AA_M		
#define SMFSEG0R_CR_SWITCH_BY_ACI_EN_52AA		
#define SMFSEG0R_CR_SWITCH_BY_ACI_EN_52AA_M		
#define SEG0R_EDCCA_LVL_52AA	0x1748	
#define SEG0R_EDCCA_LVL_52AA_M		0xFF
#define SEG0R_EDCCA_LVL_P_52AA	0x1748
#define SEG0R_EDCCA_LVL_P_52AA_M	0xFF00	
#define SEG0R_OBSS_LVL_52AA		
#define SEG0R_OBSS_LVL_52AA_M		
#define SEG0R_PPDU_LVL_52AA		
#define SEG0R_PPDU_LVL_52AA_M		
#define SEG0R_PPDU_LVL_P_52AA		
#define SEG0R_PPDU_LVL_P_52AA_M		
#define SEG0R_DCV_52AA		
#define SEG0R_DCV_52AA_M		
#define SEG0R_PWLMT_52AA		
#define SEG0R_PWLMT_52AA_M		
#define SEG0R_WGTHD_52AA		
#define SEG0R_WGTHD_52AA_M		
#define SEG0R_PATHSEL_52AA		
#define SEG0R_PATHSEL_52AA_M		
#define SEG0R_DROP_EN_52AA		
#define SEG0R_DROP_EN_52AA_M		
#define SEG0R_ADCPKPW_52AA		
#define SEG0R_ADCPKPW_52AA_M		
#define SEG0R_LTFTHD_52AA		
#define SEG0R_LTFTHD_52AA_M		
#define SEG0R_DWN_LVL_52AA	0x1750
#define SEG0R_DWN_LVL_52AA_M	0x1f000
#define SEG0R_PWOFST_52AA		
#define SEG0R_PWOFST_52AA_M		
#define SEG0R_DROP_NC_52AA		
#define SEG0R_DROP_NC_52AA_M		
#define SEG0R_FORCE_EN_52AA		
#define SEG0R_FORCE_EN_52AA_M		
#define SEG0R_FORGETTING_52AA		
#define SEG0R_FORGETTING_52AA_M		
#define SEG0R_GCRST_52AA		
#define SEG0R_GCRST_52AA_M		
#define SEG0R_PWSLOT_52AA		
#define SEG0R_PWSLOT_52AA_M		
#define SEG0R_SND_EN_52AA	0x1750	
#define SEG0R_SND_EN_52AA_M	0x2000000	
#define SEG0R_WGTSEL_EN_52AA		
#define SEG0R_WGTSEL_EN_52AA_M		
#define SEG0R_SDAGC_CHK_PIN_THD_52AA		
#define SEG0R_SDAGC_CHK_PIN_THD_52AA_M		
#define SEG0R_ALPHA_STEP_52AA		
#define SEG0R_ALPHA_STEP_52AA_M		
#define SEG0R_CBW40_RSSI_SHIFT_52AA		
#define SEG0R_CBW40_RSSI_SHIFT_52AA_M		
#define SEG0R_CBW80_RSSI_SHIFT_52AA		
#define SEG0R_CBW80_RSSI_SHIFT_52AA_M		
#define SEG0R_ALPHA_FILTER_EN_52AA		
#define SEG0R_ALPHA_FILTER_EN_52AA_M		
#define SEG0R_LTF_RSSI_CMP_EN_52AA		
#define SEG0R_LTF_RSSI_CMP_EN_52AA_M		
#define SEG0R_PD_RSSI_CMP_EN_52AA		
#define SEG0R_PD_RSSI_CMP_EN_52AA_M		
#define SEG0R_SDAGC_CHK_PIN_EN_52AA		
#define SEG0R_SDAGC_CHK_PIN_EN_52AA_M		
#define SEG0R_COMB_WGT_52AA		
#define SEG0R_COMB_WGT_52AA_M		
#define L_NOISE_VAR_PER_RX_R0_52AA		
#define L_NOISE_VAR_PER_RX_R0_52AA_M		
#define MANUAL_NOISE_RESCAL_FCTR_R0_52AA		
#define MANUAL_NOISE_RESCAL_FCTR_R0_52AA_M		
#define FD_ANT_WGT_EN_52AA		
#define FD_ANT_WGT_EN_52AA_M		
#define L_NOISE_VAR_PER_RX_R1_52AA		
#define L_NOISE_VAR_PER_RX_R1_52AA_M		
#define MANUAL_NOISE_RESCAL_FCTR_R1_52AA		
#define MANUAL_NOISE_RESCAL_FCTR_R1_52AA_M		
#define FD_PW_NORM_EN_52AA		
#define FD_PW_NORM_EN_52AA_M		
#define NOISE_VAR_PER_RX_R0_52AA		
#define NOISE_VAR_PER_RX_R0_52AA_M		
#define NOISE_VAR_PER_RX_DB_THD_52AA		
#define NOISE_VAR_PER_RX_DB_THD_52AA_M		
#define RPL_CAL_EN_52AA		
#define RPL_CAL_EN_52AA_M		
#define TB_RSSI_M_CAL_EN_52AA		
#define TB_RSSI_M_CAL_EN_52AA_M		
#define NOISE_VAR_PER_RX_R1_52AA		
#define NOISE_VAR_PER_RX_R1_52AA_M		
#define PER_RX_DIFF_MAX_NOISE_PW_THD_52AA		
#define PER_RX_DIFF_MAX_NOISE_PW_THD_52AA_M		
#define ANT_WGT_MANUAL_EN_52AA		
#define ANT_WGT_MANUAL_EN_52AA_M		
#define ANT_WGT_NORMALIZE_MODE_EN_52AA		
#define ANT_WGT_NORMALIZE_MODE_EN_52AA_M		
#define FD_AMP_WGT_LEG_R0_52AA		
#define FD_AMP_WGT_LEG_R0_52AA_M		
#define FD_AMP_WGT_LEG_R1_52AA		
#define FD_AMP_WGT_LEG_R1_52AA_M		
#define FD_AMP_WGT_NON_LEG_R0_52AA		
#define FD_AMP_WGT_NON_LEG_R0_52AA_M		
#define FD_AMP_WGT_NON_LEG_R1_52AA		
#define FD_AMP_WGT_NON_LEG_R1_52AA_M		
#define L_SNR_ALL_COMB_52AA		
#define L_SNR_ALL_COMB_52AA_M		
#define L_SNR_PER_RX_R0_52AA		
#define L_SNR_PER_RX_R0_52AA_M		
#define L_SNR_PER_RX_R1_52AA		
#define L_SNR_PER_RX_R1_52AA_M		
#define MANUAL_FD_AMP_WGT_EN_52AA		
#define MANUAL_FD_AMP_WGT_EN_52AA_M		
#define MANUAL_SNR_EN_52AA		
#define MANUAL_SNR_EN_52AA_M		
#define SNR_ALL_COMB_52AA		
#define SNR_ALL_COMB_52AA_M		
#define SNR_PER_RX_STS_R0_S0_52AA		
#define SNR_PER_RX_STS_R0_S0_52AA_M		
#define SNR_PER_RX_STS_R0_S1_52AA		
#define SNR_PER_RX_STS_R0_S1_52AA_M		
#define MANUAL_NOISE_RESCAL_EN_52AA		
#define MANUAL_NOISE_RESCAL_EN_52AA_M		
#define MANUAL_NOISE_VAR_EN_52AA		
#define MANUAL_NOISE_VAR_EN_52AA_M		
#define SNR_PER_RX_STS_R1_S0_52AA		
#define SNR_PER_RX_STS_R1_S0_52AA_M		
#define SNR_PER_RX_STS_R1_S1_52AA		
#define SNR_PER_RX_STS_R1_S1_52AA_M		
#define SNR_PER_RX_SUB_R0_S0_52AA		
#define SNR_PER_RX_SUB_R0_S0_52AA_M		
#define NOISE_RESCAL_EN_52AA		
#define NOISE_RESCAL_EN_52AA_M		
#define SNR_PER_RX_SUB_R0_S1_52AA		
#define SNR_PER_RX_SUB_R0_S1_52AA_M		
#define SNR_PER_RX_SUB_R0_S2_52AA		
#define SNR_PER_RX_SUB_R0_S2_52AA_M		
#define SNR_PER_RX_SUB_R0_S3_52AA		
#define SNR_PER_RX_SUB_R0_S3_52AA_M		
#define SNR_PER_RX_SUB_R1_S0_52AA		
#define SNR_PER_RX_SUB_R1_S0_52AA_M		
#define SNR_PER_RX_SUB_R1_S1_52AA		
#define SNR_PER_RX_SUB_R1_S1_52AA_M		
#define SNR_PER_RX_SUB_R1_S2_52AA		
#define SNR_PER_RX_SUB_R1_S2_52AA_M		
#define SNR_PER_RX_SUB_R1_S3_52AA		
#define SNR_PER_RX_SUB_R1_S3_52AA_M		
#define SNR_PER_STS_S0_52AA		
#define SNR_PER_STS_S0_52AA_M		
#define SNR_PER_STS_S1_52AA		
#define SNR_PER_STS_S1_52AA_M		
#define SNR_PER_SUB_S0_52AA		
#define SNR_PER_SUB_S0_52AA_M		
#define SNR_PER_SUB_S1_52AA		
#define SNR_PER_SUB_S1_52AA_M		
#define SNR_PER_SUB_S2_52AA		
#define SNR_PER_SUB_S2_52AA_M		
#define SNR_PER_SUB_S3_52AA		
#define SNR_PER_SUB_S3_52AA_M		
#define RX_DB_SAME_THD_52AA		
#define RX_DB_SAME_THD_52AA_M		
#define ANT_WGT_MANUAL_RX0_52AA		
#define ANT_WGT_MANUAL_RX0_52AA_M		
#define ANT_WGT_MANUAL_RX1_52AA		
#define ANT_WGT_MANUAL_RX1_52AA_M		
#define FORBT_FD_ANT_WGT_OFF_52AA		
#define FORBT_FD_ANT_WGT_OFF_52AA_M		
#define FORBT_FD_ANT_WGT_ON_52AA		
#define FORBT_FD_ANT_WGT_ON_52AA_M		
#define L_RPL_BIAS_COMP_52AA		
#define L_RPL_BIAS_COMP_52AA_M		
#define DIFF_SAME_THD_52AA		
#define DIFF_SAME_THD_52AA_M		
#define RX_DB_DISCONNECT_THD_0_52AA		
#define RX_DB_DISCONNECT_THD_0_52AA_M		
#define RX_DB_DISCONNECT_THD_1_52AA		
#define RX_DB_DISCONNECT_THD_1_52AA_M		
#define RX_DB_DISCONNECT_THD_2_52AA		
#define RX_DB_DISCONNECT_THD_2_52AA_M		
#define RX_DB_DISCONNECT_THD_3_52AA		
#define RX_DB_DISCONNECT_THD_3_52AA_M		
#define RX_DB_DISCONNECT_THD_4_52AA		
#define RX_DB_DISCONNECT_THD_4_52AA_M		
#define RX_DB_DISCONNECT_THD_5_52AA		
#define RX_DB_DISCONNECT_THD_5_52AA_M		
#define RX_DB_DISCONNECT_THD_6_52AA		
#define RX_DB_DISCONNECT_THD_6_52AA_M		
#define ANT_WGT_NSS2_LOW_BOUND_52AA		
#define ANT_WGT_NSS2_LOW_BOUND_52AA_M		
#define ANT_WGT_NSS2_LOW_BOUND_THD_52AA		
#define ANT_WGT_NSS2_LOW_BOUND_THD_52AA_M		
#define DISCONNECT_ANT_WGT_0_52AA		
#define DISCONNECT_ANT_WGT_0_52AA_M		
#define DISCONNECT_ANT_WGT_1_52AA		
#define DISCONNECT_ANT_WGT_1_52AA_M		
#define DISCONNECT_ANT_WGT_2_52AA		
#define DISCONNECT_ANT_WGT_2_52AA_M		
#define DISCONNECT_ANT_WGT_3_52AA		
#define DISCONNECT_ANT_WGT_3_52AA_M		
#define DISCONNECT_ANT_WGT_4_52AA		
#define DISCONNECT_ANT_WGT_4_52AA_M		
#define DISCONNECT_ANT_WGT_5_52AA		
#define DISCONNECT_ANT_WGT_5_52AA_M		
#define DISCONNECT_ANT_WGT_6_52AA		
#define DISCONNECT_ANT_WGT_6_52AA_M		
#define DISCONNECT_ANT_WGT_7_52AA		
#define DISCONNECT_ANT_WGT_7_52AA_M		
#define L_RPL_BIAS_COMP_BW160_52AA		
#define L_RPL_BIAS_COMP_BW160_52AA_M		
#define L_RPL_BIAS_COMP_BW20_52AA		
#define L_RPL_BIAS_COMP_BW20_52AA_M		
#define L_RPL_BIAS_COMP_BW40_52AA		
#define L_RPL_BIAS_COMP_BW40_52AA_M		
#define L_RPL_BIAS_COMP_BW80_52AA		
#define L_RPL_BIAS_COMP_BW80_52AA_M		
#define L_RPL_BIAS_COMP_BW80P80_52AA		
#define L_RPL_BIAS_COMP_BW80P80_52AA_M		
#define TB_RSSI_M_BIAS_COMP_52AA		
#define TB_RSSI_M_BIAS_COMP_52AA_M		
#define TB_RSSI_M_BIAS_COMP_BW160_52AA		
#define TB_RSSI_M_BIAS_COMP_BW160_52AA_M		
#define TB_RSSI_M_BIAS_COMP_BW20_52AA		
#define TB_RSSI_M_BIAS_COMP_BW20_52AA_M		
#define TB_RSSI_M_BIAS_COMP_BW40_52AA		
#define TB_RSSI_M_BIAS_COMP_BW40_52AA_M		
#define TB_RSSI_M_BIAS_COMP_BW80_52AA		
#define TB_RSSI_M_BIAS_COMP_BW80_52AA_M		
#define TB_RSSI_M_BIAS_COMP_BW80P80_52AA		
#define TB_RSSI_M_BIAS_COMP_BW80P80_52AA_M		
#define DBCC_52AA		0x1874
#define DBCC_52AA_M		0x1
#define DBCC_2P4G_BAND_SEL_52AA		0x1874
#define DBCC_2P4G_BAND_SEL_52AA_M	0x2	
#define NONCON160_52AA		
#define NONCON160_52AA_M		
#define FC0_INV_52AA		0x1878
#define FC0_INV_52AA_M		0x7F
#define FC1_INV_52AA		
#define FC1_INV_52AA_M		
#define ANT_RX_1RCCA_SEG0_52AA		0x1878
#define ANT_RX_1RCCA_SEG0_52AA_M	0x3C000	
#define ANT_RX_1RCCA_SEG1_52AA		0x1878
#define ANT_RX_1RCCA_SEG1_52AA_M	0x3C0000	
#define ANT_RX_BT_SEG0_52AA		
#define ANT_RX_BT_SEG0_52AA_M		
#define ANT_RX_BT_SEG1_52AA		
#define ANT_RX_BT_SEG1_52AA_M		
#define BW_52AA		0x1878
#define BW_52AA_M	0xC0000000	
#define ANT_RX_SEG0_52AA	0x187C	
#define ANT_RX_SEG0_52AA_M	0xF	
#define ANT_RX_SEG1_52AA		
#define ANT_RX_SEG1_52AA_M		
#define PRICH_52AA		0x187C
#define PRICH_52AA_M		0xF00
#define SMALL_BW_MODE_52AA		0x187C
#define SMALL_BW_MODE_52AA_M		0x3000
#define BT_SHARE_52AA		
#define BT_SHARE_52AA_M		
#define PROC0_PROCQ_MATRIX_00_IM_52AA		
#define PROC0_PROCQ_MATRIX_00_IM_52AA_M		
#define PROC0_PROCQ_MATRIX_00_RE_52AA		
#define PROC0_PROCQ_MATRIX_00_RE_52AA_M		
#define PROC0_PROCQ_MATRIX_01_IM_52AA		
#define PROC0_PROCQ_MATRIX_01_IM_52AA_M		
#define PROC0_PROCQ_MATRIX_01_RE_52AA		
#define PROC0_PROCQ_MATRIX_01_RE_52AA_M		
#define PROC0_PROCQ_MATRIX_10_IM_52AA		
#define PROC0_PROCQ_MATRIX_10_IM_52AA_M		
#define PROC0_PROCQ_MATRIX_10_RE_52AA		
#define PROC0_PROCQ_MATRIX_10_RE_52AA_M		
#define PROC0_PROCQ_MATRIX_11_IM_52AA		
#define PROC0_PROCQ_MATRIX_11_IM_52AA_M		
#define PROC0_PROCQ_MATRIX_11_RE_52AA		
#define PROC0_PROCQ_MATRIX_11_RE_52AA_M		
#define PROC0_PROCCUSTOMIZE_Q_MATRIX_EN_52AA		
#define PROC0_PROCCUSTOMIZE_Q_MATRIX_EN_52AA_M		
#define PRPC1_PROCQ_MATRIX_00_IM_52AA		
#define PRPC1_PROCQ_MATRIX_00_IM_52AA_M		
#define PRPC1_PROCQ_MATRIX_00_RE_52AA		
#define PRPC1_PROCQ_MATRIX_00_RE_52AA_M		
#define PRPC1_PROCQ_MATRIX_01_IM_52AA		
#define PRPC1_PROCQ_MATRIX_01_IM_52AA_M		
#define PRPC1_PROCQ_MATRIX_01_RE_52AA		
#define PRPC1_PROCQ_MATRIX_01_RE_52AA_M		
#define PRPC1_PROCQ_MATRIX_10_IM_52AA		
#define PRPC1_PROCQ_MATRIX_10_IM_52AA_M		
#define PRPC1_PROCQ_MATRIX_10_RE_52AA		
#define PRPC1_PROCQ_MATRIX_10_RE_52AA_M		
#define PRPC1_PROCQ_MATRIX_11_IM_52AA		
#define PRPC1_PROCQ_MATRIX_11_IM_52AA_M		
#define PRPC1_PROCQ_MATRIX_11_RE_52AA		
#define PRPC1_PROCQ_MATRIX_11_RE_52AA_M		
#define PRPC1_PROCCUSTOMIZE_Q_MATRIX_EN_52AA		
#define PRPC1_PROCCUSTOMIZE_Q_MATRIX_EN_52AA_M		
#define PFD_HE_ER_BLOCK_52AA		
#define PFD_HE_ER_BLOCK_52AA_M		
#define PFD_HE_MU_BLOCK_52AA		
#define PFD_HE_MU_BLOCK_52AA_M		
#define PFD_HE_SU_BLOCK_52AA		
#define PFD_HE_SU_BLOCK_52AA_M		
#define PFD_HE_TB_BLOCK_52AA		
#define PFD_HE_TB_BLOCK_52AA_M		
#define PFD_HT_BLOCK_52AA		
#define PFD_HT_BLOCK_52AA_M		
#define PFD_LEG_BLOCK_52AA		
#define PFD_LEG_BLOCK_52AA_M		
#define PFD_VHT_BLOCK_52AA		
#define PFD_VHT_BLOCK_52AA_M		
#define GAIN_DIFF_TH_1_52AA		
#define GAIN_DIFF_TH_1_52AA_M		
#define GAIN_DIFF_TH_2_52AA		
#define GAIN_DIFF_TH_2_52AA_M		
#define GAIN_DIFF_TH_3_52AA		
#define GAIN_DIFF_TH_3_52AA_M		
#define GAIN_DIFF_TH_4_52AA		
#define GAIN_DIFF_TH_4_52AA_M		
#define GAIN_DIFF_TH_5_52AA		
#define GAIN_DIFF_TH_5_52AA_M		
#define GAIN_DIFF_TH_6_52AA		
#define GAIN_DIFF_TH_6_52AA_M		
#define FORCE_EQUAL_WGT_52AA		
#define FORCE_EQUAL_WGT_52AA_M		
#define HW_ANTWGT_EN_52AA		
#define HW_ANTWGT_EN_52AA_M		
#define GAIN_DIFF_TH_7_52AA		
#define GAIN_DIFF_TH_7_52AA_M		
#define GAIN_DIFF_TH_8_52AA		
#define GAIN_DIFF_TH_8_52AA_M		
#define ANTWGT_PEAK_RATIO_THRESH_OPT_52AA		
#define ANTWGT_PEAK_RATIO_THRESH_OPT_52AA_M		
#define NULL_CONNECT_CHK_ENABLE_52AA		
#define NULL_CONNECT_CHK_ENABLE_52AA_M		
#define EDCCA_ENERGY_TH_52AA		
#define EDCCA_ENERGY_TH_52AA_M		
#define EDCCA_OFST_52AA		
#define EDCCA_OFST_52AA_M		
#define EDCCA_FORCE_PATH_52AA		
#define EDCCA_FORCE_PATH_52AA_M		
#define EDCCA_PERIOD_52AA		
#define EDCCA_PERIOD_52AA_M		
#define EDCCA_VLD_TH_52AA		
#define EDCCA_VLD_TH_52AA_M		
#define EDCCA_EN_52AA		
#define EDCCA_EN_52AA_M		
#define EDCCA_FORCE_PATH_EN_52AA		
#define EDCCA_FORCE_PATH_EN_52AA_M		
#define EDCCA_WGTSEL_EN_52AA		
#define EDCCA_WGTSEL_EN_52AA_M		
#define RAKE_EN_52AA		
#define RAKE_EN_52AA_M		
#define TIME2EN_INTP_52AA		
#define TIME2EN_INTP_52AA_M		
#define ANT_PW_SAVE_RSSI_TH_52AA		
#define ANT_PW_SAVE_RSSI_TH_52AA_M		
#define ANT_PW_SAVE_EN_52AA		
#define ANT_PW_SAVE_EN_52AA_M		
#define CCK_ABANDON_TH_11M_1R_DB_52AA		
#define CCK_ABANDON_TH_11M_1R_DB_52AA_M		
#define CCK_ABANDON_TH_11M_2R_DB_52AA		
#define CCK_ABANDON_TH_11M_2R_DB_52AA_M		
#define CCK_ABANDON_TH_11M_3R_DB_52AA		
#define CCK_ABANDON_TH_11M_3R_DB_52AA_M		
#define CCK_ABANDON_TH_11M_4R_DB_52AA		
#define CCK_ABANDON_TH_11M_4R_DB_52AA_M		
#define CCK_ABANDON_TH_5M_1R_DB_52AA		
#define CCK_ABANDON_TH_5M_1R_DB_52AA_M		
#define CCK_ABANDON_TH_5M_2R_DB_52AA		
#define CCK_ABANDON_TH_5M_2R_DB_52AA_M		
#define EVM_DATA_OPT_52AA		
#define EVM_DATA_OPT_52AA_M		
#define CCK_ABANDON_TH_5M_3R_DB_52AA		
#define CCK_ABANDON_TH_5M_3R_DB_52AA_M		
#define CCK_ABANDON_TH_5M_4R_DB_52AA		
#define CCK_ABANDON_TH_5M_4R_DB_52AA_M		
#define EVM_SIG_OPT_52AA		
#define EVM_SIG_OPT_52AA_M		
#define CCK_ABANDON_EN_52AA		
#define CCK_ABANDON_EN_52AA_M		
#define DC_WIN_EN_52AA		
#define DC_WIN_EN_52AA_M		
#define SEG0R_DFS_MSKNPW_TH_52AA		
#define SEG0R_DFS_MSKNPW_TH_52AA_M		
#define SEG0R_DFS_MSKNPW_EN_52AA		
#define SEG0R_DFS_MSKNPW_EN_52AA_M		
#define PROCR_POST_RX_PROC_DLY_TIME_52AA		
#define PROCR_POST_RX_PROC_DLY_TIME_52AA_M		
#define PATH0_R_TXAGC_MAX_52AA		
#define PATH0_R_TXAGC_MAX_52AA_M		
#define PATH0_R_TXAGC_MIN_52AA		
#define PATH0_R_TXAGC_MIN_52AA_M		
#define PATH0_R_TXAGC_RF_MAX_52AA		
#define PATH0_R_TXAGC_RF_MAX_52AA_M		
#define PATH0_R_TXAGC_RF_MIN_52AA		
#define PATH0_R_TXAGC_RF_MIN_52AA_M		
#define PATH0_R_DPD_OFST_EN_52AA		
#define PATH0_R_DPD_OFST_EN_52AA_M		
#define PATH0_R_TXAGCSWING_EN_52AA		
#define PATH0_R_TXAGCSWING_EN_52AA_M		
#define PATH0_R_DIS_CCK_SWING_TSSI_OFST_52AA		
#define PATH0_R_DIS_CCK_SWING_TSSI_OFST_52AA_M		
#define PATH0_R_DIS_CCK_SWING_TXAGC_52AA		
#define PATH0_R_DIS_CCK_SWING_TXAGC_52AA_M		
#define PATH0_R_TXAGC_OFDM_REF_DBM_52AA		0x7C04
#define PATH0_R_TXAGC_OFDM_REF_DBM_52AA_M	0x1FF	
#define PATH0_R_TXAGC_OFDM_REF_CW_52AA		0x7C04
#define PATH0_R_TXAGC_OFDM_REF_CW_52AA_M	0x3FE00	
#define PATH0_R_TSSI_MAP_OFST_OFDM_52AA		
#define PATH0_R_TSSI_MAP_OFST_OFDM_52AA_M		
#define PATH0_R_DPD_OFST_52AA		
#define PATH0_R_DPD_OFST_52AA_M		
#define PATH0_R_TXAGC_CCK_REF_DBM_52AA		0x7C08
#define PATH0_R_TXAGC_CCK_REF_DBM_52AA_M	0x1FF	
#define PATH0_R_TXAGC_CCK_REF_CW_52AA		0x7C08
#define PATH0_R_TXAGC_CCK_REF_CW_52AA_M		0x3FE00
#define PATH0_R_TSSI_MAP_OFST_CCK_52AA		
#define PATH0_R_TSSI_MAP_OFST_CCK_52AA_M		
#define PATH0_R_TSSI_MAP_SLOPE_OFDM_52AA		
#define PATH0_R_TSSI_MAP_SLOPE_OFDM_52AA_M		
#define PATH0_R_TSSI_MAP_SLOPE_CCK_52AA		
#define PATH0_R_TSSI_MAP_SLOPE_CCK_52AA_M		
#define PATH0_R_TXPW_FORCE_RDY_52AA		
#define PATH0_R_TXPW_FORCE_RDY_52AA_M		
#define PATH0_R_TSSI_ADC_DC_OFST_RE_52AA		
#define PATH0_R_TSSI_ADC_DC_OFST_RE_52AA_M		
#define PATH0_R_TSSI_PARAM_OFDM_20M_ONLY_52AA		
#define PATH0_R_TSSI_PARAM_OFDM_20M_ONLY_52AA_M		
#define PATH0_R_TSSI_SLOPE_CAL_PARAM_OFDM_20M_ONLY_52AA		
#define PATH0_R_TSSI_SLOPE_CAL_PARAM_OFDM_20M_ONLY_52AA_M		
#define PATH0_R_TSSI_PARAM_CCK_LONG_PPDU_ONLY_52AA		
#define PATH0_R_TSSI_PARAM_CCK_LONG_PPDU_ONLY_52AA_M		
#define PATH0_R_TSSI_SLOPE_CAL_PARAM_CCK_LONG_PPDU_ONLY_52AA		
#define PATH0_R_TSSI_SLOPE_CAL_PARAM_CCK_LONG_PPDU_ONLY_52AA_M		
#define PATH0_R_TXAGC_PSEUDO_CW_52AA		
#define PATH0_R_TXAGC_PSEUDO_CW_52AA_M		
#define PATH0_R_TXAGC_PSEUDO_CW_EN_52AA		
#define PATH0_R_TXAGC_PSEUDO_CW_EN_52AA_M		
#define PATH0_R_TMETER_T0_52AA		
#define PATH0_R_TMETER_T0_52AA_M		
#define PATH0_R_DIS_TSSI_F_52AA		
#define PATH0_R_DIS_TSSI_F_52AA_M		
#define PATH0_R_TMETER_TBL_RA_52AA		
#define PATH0_R_TMETER_TBL_RA_52AA_M		
#define PATH0_R_TMETER_TBL_RD_52AA		
#define PATH0_R_TMETER_TBL_RD_52AA_M		
#define PATH0_R_TSSI_THERMAL_PW_TRK_EN_52AA		
#define PATH0_R_TSSI_THERMAL_PW_TRK_EN_52AA_M		
#define PATH0_R_TMETER_TBL_FORCE_WEN_52AA		
#define PATH0_R_TMETER_TBL_FORCE_WEN_52AA_M		
#define PATH0_R_TMETER_TBL_FORCE_REN_52AA		
#define PATH0_R_TMETER_TBL_FORCE_REN_52AA_M		
#define PATH0_R_TSSI_DONT_RST_AT_BEGIN_OF_PKT_52AA		
#define PATH0_R_TSSI_DONT_RST_AT_BEGIN_OF_PKT_52AA_M		
#define PATH0_R_TSSI_DONT_USE_UPD_ADC_52AA		
#define PATH0_R_TSSI_DONT_USE_UPD_ADC_52AA_M		
#define PATH0_R_TSSI_BYPASS_TSSI_FORCE_OFF_52AA		
#define PATH0_R_TSSI_BYPASS_TSSI_FORCE_OFF_52AA_M		
#define PATH0_R_TSSI_DBG_PORT_EN_52AA		
#define PATH0_R_TSSI_DBG_PORT_EN_52AA_M		
#define PATH0_R_TSSI_DONT_BND_ALOGK_TO_POS_52AA		
#define PATH0_R_TSSI_DONT_BND_ALOGK_TO_POS_52AA_M		
#define PATH0_R_TSSI_RF_GAP_TBL_RA_52AA		
#define PATH0_R_TSSI_RF_GAP_TBL_RA_52AA_M		
#define PATH0_R_TSSI_RF_GAP_EN_52AA		
#define PATH0_R_TSSI_RF_GAP_EN_52AA_M		
#define PATH0_R_TSSI_RF_GAP_TBL_FORCE_WEN_52AA		
#define PATH0_R_TSSI_RF_GAP_TBL_FORCE_WEN_52AA_M		
#define PATH0_R_TSSI_RF_GAP_TBL_FORCE_REN_52AA		
#define PATH0_R_TSSI_RF_GAP_TBL_FORCE_REN_52AA_M		
#define PATH0_R_TSSI_RF_GAP_TBL_RD_52AA		
#define PATH0_R_TSSI_RF_GAP_TBL_RD_52AA_M		
#define PATH0_R_TSSI_ADC_PREAMBLE_GATING_FORCE_ON_52AA		
#define PATH0_R_TSSI_ADC_PREAMBLE_GATING_FORCE_ON_52AA_M		
#define PATH0_R_TSSI_BYPASS_TSSI_C_52AA		
#define PATH0_R_TSSI_BYPASS_TSSI_C_52AA_M		
#define PATH0_R_TSSI_DCK_AUTO_BYPASS_UPD_52AA		
#define PATH0_R_TSSI_DCK_AUTO_BYPASS_UPD_52AA_M		
#define PATH0_R_TSSI_DCK_AUTO_EN_52AA		
#define PATH0_R_TSSI_DCK_AUTO_EN_52AA_M		
#define PATH0_R_TSSI_DCK_AUTO_START_AT_PHYTXON_52AA		
#define PATH0_R_TSSI_DCK_AUTO_START_AT_PHYTXON_52AA_M		
#define PATH0_R_TSSI_DCK_AUTO_AVG_POINT_52AA		
#define PATH0_R_TSSI_DCK_AUTO_AVG_POINT_52AA_M		
#define PATH0_R_TSSI_DCK_AUTO_START_DLY_52AA		
#define PATH0_R_TSSI_DCK_AUTO_START_DLY_52AA_M		
#define PATH0_R_TSSI_ADC_AMPLIFY_52AA		
#define PATH0_R_TSSI_ADC_AMPLIFY_52AA_M		
#define PATH0_R_TSSI_PW_TRK_USE_025DB_52AA		
#define PATH0_R_TSSI_PW_TRK_USE_025DB_52AA_M		
#define PATH0_R_TSSI_DCK_SEL_52AA		
#define PATH0_R_TSSI_DCK_SEL_52AA_M		
#define PATH0_R_TSSI_TXADC_PW_SV_EN_52AA		
#define PATH0_R_TSSI_TXADC_PW_SV_EN_52AA_M		
#define PATH0_R_TSSI_RF_GAP_DE_CMB_OPT_52AA		
#define PATH0_R_TSSI_RF_GAP_DE_CMB_OPT_52AA_M		
#define PATH0_R_TSSI_RF_GAP_DE_OFST_EN_52AA		
#define PATH0_R_TSSI_RF_GAP_DE_OFST_EN_52AA_M		
#define PATH0_R_TXAGC_OFST_52AA		
#define PATH0_R_TXAGC_OFST_52AA_M		
#define PATH0_R_HE_ER_STF_PW_OFST_52AA		
#define PATH0_R_HE_ER_STF_PW_OFST_52AA_M		
#define PATH0_R_HE_STF_PW_OFST_52AA		
#define PATH0_R_HE_STF_PW_OFST_52AA_M		
#define PATH0_R_TSSI_OSCILLATION_CNT_CLR_52AA		
#define PATH0_R_TSSI_OSCILLATION_CNT_CLR_52AA_M		
#define PATH0_R_TSSI_OFST_BY_RFC_52AA		
#define PATH0_R_TSSI_OFST_BY_RFC_52AA_M		
#define PATH0_R_TSSI_PW_TRK_AUTO_EN_52AA		
#define PATH0_R_TSSI_PW_TRK_AUTO_EN_52AA_M		
#define PATH0_R_TSSI_PW_TRK_DONT_ACC_PRE_PW_52AA		
#define PATH0_R_TSSI_PW_TRK_DONT_ACC_PRE_PW_52AA_M		
#define PATH0_R_TSSI_PW_TRK_MANUAL_UPD_EN_52AA		0x7C18
#define PATH0_R_TSSI_PW_TRK_MANUAL_UPD_EN_52AA_M	0x40000000	
#define PATH0_R_TSSI_PW_TRK_MANUAL_UPD_TRIG_52AA		
#define PATH0_R_TSSI_PW_TRK_MANUAL_UPD_TRIG_52AA_M		
#define PATH0_R_TSSI_ADC_AVG_POINT_CCK_52AA		
#define PATH0_R_TSSI_ADC_AVG_POINT_CCK_52AA_M		
#define PATH0_R_TSSI_ADC_AVG_POINT_OFDM_52AA		
#define PATH0_R_TSSI_ADC_AVG_POINT_OFDM_52AA_M		
#define PATH0_R_TSSI_SLOPE_CAL_EN_52AA		
#define PATH0_R_TSSI_SLOPE_CAL_EN_52AA_M		
#define PATH0_R_TSSI_ADC_SAMPLING_SHIFT_OFDM_52AA		
#define PATH0_R_TSSI_ADC_SAMPLING_SHIFT_OFDM_52AA_M		
#define PATH0_R_TSSI_ADC_SAMPLING_SHIFT_CCK_52AA		
#define PATH0_R_TSSI_ADC_SAMPLING_SHIFT_CCK_52AA_M		
#define PATH0_R_TSSI_ADC_NON_SQUARE_EN_52AA		
#define PATH0_R_TSSI_ADC_NON_SQUARE_EN_52AA_M		
#define PATH0_R_TSSI_PSEUDO_TRK_MOD_EN_52AA		
#define PATH0_R_TSSI_PSEUDO_TRK_MOD_EN_52AA_M		
#define PATH0_R_TSSI_SLOPE_A_52AA		
#define PATH0_R_TSSI_SLOPE_A_52AA_M		
#define PATH0_R_TSSI_PKT_AVG_NUM_52AA		
#define PATH0_R_TSSI_PKT_AVG_NUM_52AA_M		
#define PATH0_R_TSSI_PW_TRK_SWING_LIM_52AA		
#define PATH0_R_TSSI_PW_TRK_SWING_LIM_52AA_M		
#define PATH0_R_TSSI_PW_TRK_SW_OFST_52AA		
#define PATH0_R_TSSI_PW_TRK_SW_OFST_52AA_M		
#define PATH0_R_TSSI_ISEPA_52AA		
#define PATH0_R_TSSI_ISEPA_52AA_M		
#define PATH0_R_TSSI_EN_52AA		
#define PATH0_R_TSSI_EN_52AA_M		
#define PATH0_R_TSSI_A_OFDM_5M_52AA		
#define PATH0_R_TSSI_A_OFDM_5M_52AA_M		
#define PATH0_R_TSSI_B_OFDM_5M_52AA		
#define PATH0_R_TSSI_B_OFDM_5M_52AA_M		
#define PATH0_R_TSSI_K_OFDM_5M_52AA		
#define PATH0_R_TSSI_K_OFDM_5M_52AA_M		
#define PATH0_R_TSSI_DE_OFDM_5M_52AA		
#define PATH0_R_TSSI_DE_OFDM_5M_52AA_M		
#define PATH0_R_TSSI_SLOPE_CAL_CW_DIFF_OFDM_5M_52AA		
#define PATH0_R_TSSI_SLOPE_CAL_CW_DIFF_OFDM_5M_52AA_M		
#define PATH0_R_TSSI_A_OFDM_10M_52AA		
#define PATH0_R_TSSI_A_OFDM_10M_52AA_M		
#define PATH0_R_TSSI_B_OFDM_10M_52AA		
#define PATH0_R_TSSI_B_OFDM_10M_52AA_M		
#define PATH0_R_TSSI_K_OFDM_10M_52AA		
#define PATH0_R_TSSI_K_OFDM_10M_52AA_M		
#define PATH0_R_TSSI_DE_OFDM_10M_52AA		
#define PATH0_R_TSSI_DE_OFDM_10M_52AA_M		
#define PATH0_R_TSSI_SLOPE_CAL_CW_DIFF_OFDM_10M_52AA		
#define PATH0_R_TSSI_SLOPE_CAL_CW_DIFF_OFDM_10M_52AA_M		
#define PATH0_R_TSSI_A_OFDM_20M_52AA		
#define PATH0_R_TSSI_A_OFDM_20M_52AA_M		
#define PATH0_R_TSSI_B_OFDM_20M_52AA		
#define PATH0_R_TSSI_B_OFDM_20M_52AA_M		
#define PATH0_R_TSSI_K_OFDM_20M_52AA		
#define PATH0_R_TSSI_K_OFDM_20M_52AA_M		
#define PATH0_R_TSSI_DE_OFDM_20M_52AA		
#define PATH0_R_TSSI_DE_OFDM_20M_52AA_M		
#define PATH0_R_TSSI_SLOPE_CAL_CW_DIFF_OFDM_20M_52AA		
#define PATH0_R_TSSI_SLOPE_CAL_CW_DIFF_OFDM_20M_52AA_M		
#define PATH0_R_TSSI_A_OFDM_40M_52AA		
#define PATH0_R_TSSI_A_OFDM_40M_52AA_M		
#define PATH0_R_TSSI_B_OFDM_40M_52AA		
#define PATH0_R_TSSI_B_OFDM_40M_52AA_M		
#define PATH0_R_TSSI_K_OFDM_40M_52AA		
#define PATH0_R_TSSI_K_OFDM_40M_52AA_M		
#define PATH0_R_TSSI_DE_OFDM_40M_52AA		
#define PATH0_R_TSSI_DE_OFDM_40M_52AA_M		
#define PATH0_R_TSSI_SLOPE_CAL_CW_DIFF_OFDM_40M_52AA		
#define PATH0_R_TSSI_SLOPE_CAL_CW_DIFF_OFDM_40M_52AA_M		
#define PATH0_R_TSSI_A_OFDM_80M_52AA		
#define PATH0_R_TSSI_A_OFDM_80M_52AA_M		
#define PATH0_R_TSSI_B_OFDM_80M_52AA		
#define PATH0_R_TSSI_B_OFDM_80M_52AA_M		
#define PATH0_R_TSSI_K_OFDM_80M_52AA		
#define PATH0_R_TSSI_K_OFDM_80M_52AA_M		
#define PATH0_R_TSSI_DE_OFDM_80M_52AA		
#define PATH0_R_TSSI_DE_OFDM_80M_52AA_M		
#define PATH0_R_TSSI_SLOPE_CAL_CW_DIFF_OFDM_80M_52AA		
#define PATH0_R_TSSI_SLOPE_CAL_CW_DIFF_OFDM_80M_52AA_M		
#define PATH0_R_TSSI_A_OFDM_80_80M_52AA		
#define PATH0_R_TSSI_A_OFDM_80_80M_52AA_M		
#define PATH0_R_TSSI_B_OFDM_80_80M_52AA		
#define PATH0_R_TSSI_B_OFDM_80_80M_52AA_M		
#define PATH0_R_TSSI_K_OFDM_80_80M_52AA		
#define PATH0_R_TSSI_K_OFDM_80_80M_52AA_M		
#define PATH0_R_TSSI_DE_OFDM_80_80M_52AA		
#define PATH0_R_TSSI_DE_OFDM_80_80M_52AA_M		
#define PATH0_R_TSSI_SLOPE_CAL_CW_DIFF_OFDM_80_80M_52AA		
#define PATH0_R_TSSI_SLOPE_CAL_CW_DIFF_OFDM_80_80M_52AA_M		
#define PATH0_R_TSSI_A_CCK_LONG_52AA		
#define PATH0_R_TSSI_A_CCK_LONG_52AA_M		
#define PATH0_R_TSSI_B_CCK_LONG_52AA		
#define PATH0_R_TSSI_B_CCK_LONG_52AA_M		
#define PATH0_R_TSSI_K_CCK_LONG_52AA		
#define PATH0_R_TSSI_K_CCK_LONG_52AA_M		
#define PATH0_R_TSSI_DE_CCK_LONG_52AA		
#define PATH0_R_TSSI_DE_CCK_LONG_52AA_M		
#define PATH0_R_TSSI_SLOPE_CAL_CW_DIFF_CCK_LONG_52AA		
#define PATH0_R_TSSI_SLOPE_CAL_CW_DIFF_CCK_LONG_52AA_M		
#define PATH0_R_TSSI_A_CCK_SHORT_52AA		
#define PATH0_R_TSSI_A_CCK_SHORT_52AA_M		
#define PATH0_R_TSSI_B_CCK_SHORT_52AA		
#define PATH0_R_TSSI_B_CCK_SHORT_52AA_M		
#define PATH0_R_TSSI_K_CCK_SHORT_52AA		
#define PATH0_R_TSSI_K_CCK_SHORT_52AA_M		
#define PATH0_R_TSSI_DE_CCK_SHORT_52AA		
#define PATH0_R_TSSI_DE_CCK_SHORT_52AA_M		
#define PATH0_R_TSSI_SLOPE_CAL_CW_DIFF_CCK_SHORT_52AA		
#define PATH0_R_TSSI_SLOPE_CAL_CW_DIFF_CCK_SHORT_52AA_M		
#define PATH0_RSWING_NO_LIM_52AA		
#define PATH0_RSWING_NO_LIM_52AA_M		
#define PATH0_R_TSSI_DELTA_CODE_MAX_52AA		
#define PATH0_R_TSSI_DELTA_CODE_MAX_52AA_M		
#define PATH0_R_TSSI_DELTA_CODE_MIN_52AA		
#define PATH0_R_TSSI_DELTA_CODE_MIN_52AA_M		
#define PATH0_R_RFC_TMETER_T1_FORCE_VAL_52AA		
#define PATH0_R_RFC_TMETER_T1_FORCE_VAL_52AA_M		
#define PATH0_R_RFC_TMETER_T1_FORCE_ON_52AA		
#define PATH0_R_RFC_TMETER_T1_FORCE_ON_52AA_M		
#define PATH0_R_GOTHROUGH_TX_IQKDPK_52AA		
#define PATH0_R_GOTHROUGH_TX_IQKDPK_52AA_M		
#define PATH0_R_GOTHROUGH_RX_IQKDPK_52AA		
#define PATH0_R_GOTHROUGH_RX_IQKDPK_52AA_M		
#define PATH0_R_IQK_IO_RFC_EN_52AA		
#define PATH0_R_IQK_IO_RFC_EN_52AA_M		
#define PATH0_R_TX_IMFIR2_FORCE_RDY_52AA		
#define PATH0_R_TX_IMFIR2_FORCE_RDY_52AA_M		
#define PATH0_R_CLK_GATING_TD_PATH_FORCE_ON_52AA		
#define PATH0_R_CLK_GATING_TD_PATH_FORCE_ON_52AA_M		
#define PATH0_R_ANT_TRAIN_EN_52AA		0x7c68	
#define PATH0_R_ANT_TRAIN_EN_52AA_M		0x1
#define PATH0_R_TX_ANT_SEL_52AA			0x7c68
#define PATH0_R_TX_ANT_SEL_52AA_M		0x2
#define PATH0_R_RFE_BUF_EN_52AA			0x7c68
#define PATH0_R_RFE_BUF_EN_52AA_M		0x4
#define PATH0_R_LNAON_AGC_52AA			0x7c68
#define PATH0_R_LNAON_AGC_52AA_M		0x8
#define PATH0_R_TRSW_BIT_BT_52AA		0x7c68
#define PATH0_R_TRSW_BIT_BT_52AA_M		0x10
#define PATH0_R_TRSW_S_52AA			0x7c68
#define PATH0_R_TRSW_S_52AA_M			0x20
#define PATH0_R_TRSW_O_52AA			0x7c68
#define PATH0_R_TRSW_O_52AA_M			0x40
#define PATH0_R_TRSWB_O_52AA			0x7c68
#define PATH0_R_TRSWB_O_52AA_M			0x80
#define PATH0_R_BT_FORCE_ANTIDX_52AA		0x7c68
#define PATH0_R_BT_FORCE_ANTIDX_52AA_M		0xF00
#define PATH0_R_BT_FORCE_ANTIDX_EN_52AA		0x7c68
#define PATH0_R_BT_FORCE_ANTIDX_EN_52AA_M	0x1000
#define PATH0_R_ANT_MODULE_RFE_OPT_52AA		0x7c68
#define PATH0_R_ANT_MODULE_RFE_OPT_52AA_M	0xC000
#define PATH0_R_RFSW_TR_52AA			0x7c68
#define PATH0_R_RFSW_TR_52AA_M			0xFFFF0000
#define PATH0_R_ANTSEL_52AA			0x7c6C
#define PATH0_R_ANTSEL_52AA_M			0xFFFFFFFF
#define PATH0_R_RFSW_ANT_31_0__52AA		0x7c70
#define PATH0_R_RFSW_ANT_31_0__52AA_M		0xFFFFFFFF
#define PATH0_R_RFSW_ANT_63_32__52AA		0x7c74
#define PATH0_R_RFSW_ANT_63_32__52AA_M		0xFFFFFFFF
#define PATH0_R_RFSW_ANT_95_64__52AA		0x7c78
#define PATH0_R_RFSW_ANT_95_64__52AA_M		0xFFFFFFFF
#define PATH0_R_RFSW_ANT_127_96__52AA		0x7c7c
#define PATH0_R_RFSW_ANT_127_96__52AA_M		0xFFFFFFFF
#define PATH0_R_RFE_SEL_31_0__52AA		
#define PATH0_R_RFE_SEL_31_0__52AA_M		
#define PATH0_R_RFE_SEL_63_32__52AA		
#define PATH0_R_RFE_SEL_63_32__52AA_M		
#define PATH0_R_RFE_SEL_95_64__52AA		
#define PATH0_R_RFE_SEL_95_64__52AA_M		
#define PATH0_R_RFE_SEL_127_96__52AA		
#define PATH0_R_RFE_SEL_127_96__52AA_M		
#define PATH0_R_RFE_INV_52AA		
#define PATH0_R_RFE_INV_52AA_M		
#define PATH0_R_RFE_OPT_52AA		
#define PATH0_R_RFE_OPT_52AA_M		
#define PATH0_R_PATH_HW_ANTSW_DIS_BY_GNT_BT_52AA		
#define PATH0_R_PATH_HW_ANTSW_DIS_BY_GNT_BT_52AA_M		
#define PATH0_R_PATH_NOTRSW_BT_52AA		
#define PATH0_R_PATH_NOTRSW_BT_52AA_M		
#define PATH0_R_TSSI_SLOPE_GAIN_IDX_DIFF_OFDM_5M_52AA		
#define PATH0_R_TSSI_SLOPE_GAIN_IDX_DIFF_OFDM_5M_52AA_M		
#define PATH0_R_TSSI_SLOPE_GAIN_IDX_DIFF_OFDM_10M_52AA		
#define PATH0_R_TSSI_SLOPE_GAIN_IDX_DIFF_OFDM_10M_52AA_M		
#define PATH0_R_TSSI_SLOPE_GAIN_IDX_DIFF_OFDM_20M_52AA		
#define PATH0_R_TSSI_SLOPE_GAIN_IDX_DIFF_OFDM_20M_52AA_M		
#define PATH0_R_TSSI_SLOPE_GAIN_IDX_DIFF_OFDM_40M_52AA		
#define PATH0_R_TSSI_SLOPE_GAIN_IDX_DIFF_OFDM_40M_52AA_M		
#define PATH0_R_TSSI_SLOPE_GAIN_IDX_DIFF_OFDM_80M_52AA		
#define PATH0_R_TSSI_SLOPE_GAIN_IDX_DIFF_OFDM_80M_52AA_M		
#define PATH0_R_TSSI_SLOPE_GAIN_IDX_DIFF_OFDM_80_80M_52AA		
#define PATH0_R_TSSI_SLOPE_GAIN_IDX_DIFF_OFDM_80_80M_52AA_M		
#define PATH0_R_TSSI_SLOPE_GAIN_IDX_DIFF_CCK_LONG_52AA		
#define PATH0_R_TSSI_SLOPE_GAIN_IDX_DIFF_CCK_LONG_52AA_M		
#define PATH0_R_TSSI_SLOPE_GAIN_IDX_DIFF_CCK_SHORT_52AA		
#define PATH0_R_TSSI_SLOPE_GAIN_IDX_DIFF_CCK_SHORT_52AA_M		
#define PATH0_R_HE_LSTF_PW_OFST_52_56_52AA		
#define PATH0_R_HE_LSTF_PW_OFST_52_56_52AA_M		
#define PATH0_R_HE_LSTF_PW_OFST_52_56_2_52AA		
#define PATH0_R_HE_LSTF_PW_OFST_52_56_2_52AA_M		
#define PATH0_R_HE_LSTF_PW_OFST_52_56_4_52AA		
#define PATH0_R_HE_LSTF_PW_OFST_52_56_4_52AA_M		
#define PATH0_R_HE_LSTF_PW_OFST_52_56_8_52AA		
#define PATH0_R_HE_LSTF_PW_OFST_52_56_8_52AA_M		
#define PATH0_R_HE_LSTF_PW_OFST_52_56X2_52AA		
#define PATH0_R_HE_LSTF_PW_OFST_52_56X2_52AA_M		
#define PATH0_R_TSSI_GAP_S0_52AA		
#define PATH0_R_TSSI_GAP_S0_52AA_M		
#define PATH0_R_TSSI_GAP_S1_52AA		
#define PATH0_R_TSSI_GAP_S1_52AA_M		
#define PATH0_R_TSSI_GAP_S2_52AA		
#define PATH0_R_TSSI_GAP_S2_52AA_M		
#define PATH0_R_TSSI_GAP_S3_52AA		
#define PATH0_R_TSSI_GAP_S3_52AA_M		
#define PATH0_R_TSSI_GAP_S4_52AA		
#define PATH0_R_TSSI_GAP_S4_52AA_M		
#define PATH0_R_TSSI_GAP_S5_52AA		
#define PATH0_R_TSSI_GAP_S5_52AA_M		
#define PATH0_R_TSSI_GAP_S6_52AA		
#define PATH0_R_TSSI_GAP_S6_52AA_M		
#define PATH0_R_TSSI_GAP_S7_52AA		
#define PATH0_R_TSSI_GAP_S7_52AA_M		
#define PATH0_R_IQK_DPK_PATH_RST_52AA		
#define PATH0_R_IQK_DPK_PATH_RST_52AA_M		
#define PATH0_R_RX_CFIR_TAP_DEC_AT_HT_52AA		
#define PATH0_R_RX_CFIR_TAP_DEC_AT_HT_52AA_M		
#define PATH0_R_RX_CFIR_TAP_DEC_AT_VHT_52AA		
#define PATH0_R_RX_CFIR_TAP_DEC_AT_VHT_52AA_M		
#define PATH0_R_RX_CFIR_TAP_DEC_AT_HE_52AA		
#define PATH0_R_RX_CFIR_TAP_DEC_AT_HE_52AA_M		
#define PATH0_R_RX_CFIR_TAP_DEC_AT_CCK_52AA		
#define PATH0_R_RX_CFIR_TAP_DEC_AT_CCK_52AA_M		
#define PATH0_R_DAC_GAIN_COMP_TBL_RA_52AA		
#define PATH0_R_DAC_GAIN_COMP_TBL_RA_52AA_M		
#define PATH0_R_DAC_GAIN_COMP_TBL_RD_52AA		
#define PATH0_R_DAC_GAIN_COMP_TBL_RD_52AA_M		
#define PATH0_R_DAC_GAIN_COMP_TBL_FORCE_WEN_52AA		
#define PATH0_R_DAC_GAIN_COMP_TBL_FORCE_WEN_52AA_M		
#define PATH0_R_DAC_GAIN_COMP_TBL_FORCE_REN_52AA		
#define PATH0_R_DAC_GAIN_COMP_TBL_FORCE_REN_52AA_M		
#define PATH0_R_DAC_GAIN_COMP_EN_52AA		
#define PATH0_R_DAC_GAIN_COMP_EN_52AA_M		
#define PATH0_R_TSSI_CW_COMP_EN_52AA		
#define PATH0_R_TSSI_CW_COMP_EN_52AA_M		
#define PATH0_R_TSSI_OSCILLATION_CNT_AUTO_CLR_DIS_52AA		
#define PATH0_R_TSSI_OSCILLATION_CNT_AUTO_CLR_DIS_52AA_M		
#define PATH0_R_TSSI_OSCILLATION_HALT_TRK_TH_52AA		
#define PATH0_R_TSSI_OSCILLATION_HALT_TRK_TH_52AA_M		
#define PATH0_R_TSSI_DBG_SEL_52AA		
#define PATH0_R_TSSI_DBG_SEL_52AA_M		
#define PATH0_R_GAIN_TX_IPA_FORCE_ON_52AA		
#define PATH0_R_GAIN_TX_IPA_FORCE_ON_52AA_M		
#define PATH0_R_GAIN_TX_IPA_FORCE_VAL_52AA		
#define PATH0_R_GAIN_TX_IPA_FORCE_VAL_52AA_M		
#define PATH0_R_TXPW_TBL_IOQ_DIS_52AA		
#define PATH0_R_TXPW_TBL_IOQ_DIS_52AA_M		
#define PATH0_R_RFTXEN_SAMPLING_SHIFT_52AA		
#define PATH0_R_RFTXEN_SAMPLING_SHIFT_52AA_M		
#define PATH0_R_TMETER_T0_CW_52AA		
#define PATH0_R_TMETER_T0_CW_52AA_M		
#define PATH0_R_TSSI_F_WAIT_UPD_OFDM_52AA		
#define PATH0_R_TSSI_F_WAIT_UPD_OFDM_52AA_M		
#define PATH0_R_TSSI_F_WAIT_UPD_CCK_SHORT_52AA		
#define PATH0_R_TSSI_F_WAIT_UPD_CCK_SHORT_52AA_M		
#define PATH0_R_TSSI_F_WAIT_UPD_CCK_LONG_52AA		
#define PATH0_R_TSSI_F_WAIT_UPD_CCK_LONG_52AA_M		
#define PATH0_R_TSSI_CCK_LONG_ADC_SAMPLING_SHIFT_52AA		
#define PATH0_R_TSSI_CCK_LONG_ADC_SAMPLING_SHIFT_52AA_M		
#define PATH0_R_TSSI_CCK_SHORT_ADC_SAMPLING_SHIFT_52AA		
#define PATH0_R_TSSI_CCK_SHORT_ADC_SAMPLING_SHIFT_52AA_M		
#define PATH0_R_TXAGC_OFST_MAX_52AA		
#define PATH0_R_TXAGC_OFST_MAX_52AA_M		
#define PATH0_R_TXAGC_OFST_MIN_52AA		
#define PATH0_R_TXAGC_OFST_MIN_52AA_M		
#define PATH0_R_TSSI_BYPASS_AT_LTE_RX_EQ_52AA		
#define PATH0_R_TSSI_BYPASS_AT_LTE_RX_EQ_52AA_M		
#define PATH0_R_TSSI_BYPASS_AT_LTE_RX_EQ_VAL_52AA		
#define PATH0_R_TSSI_BYPASS_AT_LTE_RX_EQ_VAL_52AA_M		
#define PATH0_R_TSSI_BYPASS_AT_GNT_WL_EQ_52AA		
#define PATH0_R_TSSI_BYPASS_AT_GNT_WL_EQ_52AA_M		
#define PATH0_R_TSSI_BYPASS_AT_GNT_WL_EQ_VAL_52AA		
#define PATH0_R_TSSI_BYPASS_AT_GNT_WL_EQ_VAL_52AA_M		
#define PATH0_R_TSSI_BYPASS_AT_GNT_BT_EQ_52AA		
#define PATH0_R_TSSI_BYPASS_AT_GNT_BT_EQ_52AA_M		
#define PATH0_R_TSSI_BYPASS_AT_GNT_BT_EQ_VAL_52AA		
#define PATH0_R_TSSI_BYPASS_AT_GNT_BT_EQ_VAL_52AA_M		
#define PATH0_R_TSSI_BYPASS_AT_GNT_BT_TX_EQ_52AA		
#define PATH0_R_TSSI_BYPASS_AT_GNT_BT_TX_EQ_52AA_M		
#define PATH0_R_TSSI_BYPASS_AT_GNT_BT_TX_EQ_VAL_52AA		
#define PATH0_R_TSSI_BYPASS_AT_GNT_BT_TX_EQ_VAL_52AA_M		
#define PATH0_R_TSSI_BYPASS_AT_FTM_A2A_AFELBK_EQ1_52AA		
#define PATH0_R_TSSI_BYPASS_AT_FTM_A2A_AFELBK_EQ1_52AA_M		
#define PATH0_R_TSSI_BYPASS_AT_FTM_LBK_EQ1_52AA		
#define PATH0_R_TSSI_BYPASS_AT_FTM_LBK_EQ1_52AA_M		
#define PATH0_R_TSSI_BYPASS_AT_FTM_RFLBK_EQ1_52AA		
#define PATH0_R_TSSI_BYPASS_AT_FTM_RFLBK_EQ1_52AA_M		
#define PATH0_R_GAIN_TX_GAPK_FORCE_VAL_52AA		
#define PATH0_R_GAIN_TX_GAPK_FORCE_VAL_52AA_M		
#define PATH0_R_GAIN_TX_GAPK_FORCE_ON_52AA		
#define PATH0_R_GAIN_TX_GAPK_FORCE_ON_52AA_M		
#define PATH0_R_GAIN_TX_PAD_FORCE_VAL_52AA		
#define PATH0_R_GAIN_TX_PAD_FORCE_VAL_52AA_M		
#define PATH0_R_GAIN_TX_PAD_FORCE_ON_52AA		
#define PATH0_R_GAIN_TX_PAD_FORCE_ON_52AA_M		
#define PATH0_R_GAIN_TX_FORCE_VAL_52AA		
#define PATH0_R_GAIN_TX_FORCE_VAL_52AA_M		
#define PATH0_R_GAIN_TX_FORCE_ON_52AA		
#define PATH0_R_GAIN_TX_FORCE_ON_52AA_M		
#define PATH0_R_TSSISWING_LIM_PEAK_OFDM_52AA		
#define PATH0_R_TSSISWING_LIM_PEAK_OFDM_52AA_M		
#define PATH0_R_TSSISWING_LIM_PEAK_CCK_52AA		
#define PATH0_R_TSSISWING_LIM_PEAK_CCK_52AA_M		
#define PATH0_R_CLR_TXAGC_OFST_IF_VAL_CHANGE_EN_52AA		
#define PATH0_R_CLR_TXAGC_OFST_IF_VAL_CHANGE_EN_52AA_M		
#define PATH0_R_TSSI_TRACK_AT_SMALL_SWING_52AA		
#define PATH0_R_TSSI_TRACK_AT_SMALL_SWING_52AA_M		
#define PATH0_R_BYPASS_TSSI_CCK_EN_52AA		
#define PATH0_R_BYPASS_TSSI_CCK_EN_52AA_M		
#define PATH0_R_BYPASS_TSSI_LEGACY_EN_52AA		
#define PATH0_R_BYPASS_TSSI_LEGACY_EN_52AA_M		
#define PATH0_R_BYPASS_TSSI_HT_EN_52AA		
#define PATH0_R_BYPASS_TSSI_HT_EN_52AA_M		
#define PATH0_R_BYPASS_TSSI_VHT_EN_52AA		
#define PATH0_R_BYPASS_TSSI_VHT_EN_52AA_M		
#define PATH0_R_BYPASS_TSSI_HE_EN_52AA		
#define PATH0_R_BYPASS_TSSI_HE_EN_52AA_M		
#define PATH0_R_BYPASS_TSSI_HE_ER_SU_EN_52AA		
#define PATH0_R_BYPASS_TSSI_HE_ER_SU_EN_52AA_M		
#define PATH0_R_BYPASS_TSSI_HE_TB_EN_52AA		
#define PATH0_R_BYPASS_TSSI_HE_TB_EN_52AA_M		
#define PATH0_R_RF_GAP_CAL_BND0_52AA		
#define PATH0_R_RF_GAP_CAL_BND0_52AA_M		
#define PATH0_R_RF_GAP_CAL_BND1_52AA		
#define PATH0_R_RF_GAP_CAL_BND1_52AA_M		
#define PATH0_R_RF_GAP_CAL_BND2_52AA		
#define PATH0_R_RF_GAP_CAL_BND2_52AA_M		
#define PATH0_R_TSSI_ADC_OFST_BND01_52AA		
#define PATH0_R_TSSI_ADC_OFST_BND01_52AA_M		
#define PATH0_R_TSSI_RF_GAP_BY_RANGE_EN_52AA		
#define PATH0_R_TSSI_RF_GAP_BY_RANGE_EN_52AA_M		
#define PATH0_R_TSSI_RF_GAP_BY_RANGE_DCK_EN_52AA		
#define PATH0_R_TSSI_RF_GAP_BY_RANGE_DCK_EN_52AA_M		
#define PATH0_R_TSSI_ADC_OFST_BND12_52AA		
#define PATH0_R_TSSI_ADC_OFST_BND12_52AA_M		
#define PATH0_R_TSSI_ADC_OFST_BND22_52AA		
#define PATH0_R_TSSI_ADC_OFST_BND22_52AA_M		
#define PATH0_R_ADC_FIFO_PATH_EN_FORCE_ON_52AA		
#define PATH0_R_ADC_FIFO_PATH_EN_FORCE_ON_52AA_M		
#define PATH0_R_TXINFO_CH_WITH_DATA_DECODE_52AA		
#define PATH0_R_TXINFO_CH_WITH_DATA_DECODE_52AA_M		
#define PATH0_R_BYPASS_TSSI_VHT_MU_EN_52AA		
#define PATH0_R_BYPASS_TSSI_VHT_MU_EN_52AA_M		
#define PATH0_R_BYPASS_TSSI_HE_MU_EN_52AA		
#define PATH0_R_BYPASS_TSSI_HE_MU_EN_52AA_M		
#define PATH0_R_BYPASS_TSSI_HE_RU_EN_52AA		
#define PATH0_R_BYPASS_TSSI_HE_RU_EN_52AA_M		
#define PATH0_R_BYPASS_TSSI_TXBF_EN_52AA		
#define PATH0_R_BYPASS_TSSI_TXBF_EN_52AA_M		
#define PATH0_R_TSSI_SLOPE_CAL_PA_SEL0_52AA		
#define PATH0_R_TSSI_SLOPE_CAL_PA_SEL0_52AA_M		
#define PATH0_R_TSSI_SLOPE_CAL_PA_SEL1_52AA		
#define PATH0_R_TSSI_SLOPE_CAL_PA_SEL1_52AA_M		
#define PATH0_R_TSSI_SLOPE_CAL_PA_SEL2_52AA		
#define PATH0_R_TSSI_SLOPE_CAL_PA_SEL2_52AA_M		
#define PATH0_R_TSSI_SLOPE_CAL_PA_SEL3_52AA		
#define PATH0_R_TSSI_SLOPE_CAL_PA_SEL3_52AA_M		
#define PATH0_R_TSSI_SLOPE_CAL_SEL_IPA_52AA		
#define PATH0_R_TSSI_SLOPE_CAL_SEL_IPA_52AA_M		
#define PATH0_R_TX_GAIN_CCK_MORE_ADJ_52AA		
#define PATH0_R_TX_GAIN_CCK_MORE_ADJ_52AA_M		
#define PATH0_R_TX_GAIN_SCALE_FORCE_VAL_52AA		
#define PATH0_R_TX_GAIN_SCALE_FORCE_VAL_52AA_M		
#define PATH0_R_TX_GAIN_SCALE_FORCE_ON_52AA		
#define PATH0_R_TX_GAIN_SCALE_FORCE_ON_52AA_M		
#define PATH0_R_TX_LSTF_PW_EST_STARTING_SHIFT_52AA		
#define PATH0_R_TX_LSTF_PW_EST_STARTING_SHIFT_52AA_M		
#define PATH0_R_TX_LSTF_PW_EST_LEN_52AA		
#define PATH0_R_TX_LSTF_PW_EST_LEN_52AA_M		
#define PATH0_R_TX_LSTF_PW_EST_SEL_EVEN_52AA		
#define PATH0_R_TX_LSTF_PW_EST_SEL_EVEN_52AA_M		
#define PATH0_R_TSSI_C_MAP_UNFIX_52AA		
#define PATH0_R_TSSI_C_MAP_UNFIX_52AA_M		
#define PATH0_R_BYPASS_TSSI_HE_TB_CH_WITH_DATA_52AA		
#define PATH0_R_BYPASS_TSSI_HE_TB_CH_WITH_DATA_52AA_M		
#define PATH0_R_TSSI_BYPASS_TXPW_MAX_52AA		
#define PATH0_R_TSSI_BYPASS_TXPW_MAX_52AA_M		
#define PATH0_R_TSSI_BYPASS_TXPW_MIN_52AA		
#define PATH0_R_TSSI_BYPASS_TXPW_MIN_52AA_M		
#define PATH0_R_DELTA_TSSI_TOP_GCK_FORCE_ON_52AA		
#define PATH0_R_DELTA_TSSI_TOP_GCK_FORCE_ON_52AA_M		
#define PATH0_R_TX_GAIN_SPLIT_FOR_DPD_PRE_52AA		
#define PATH0_R_TX_GAIN_SPLIT_FOR_DPD_PRE_52AA_M		
#define PATH0_R_TX_GAIN_SPLIT_FOR_DPD_POST_52AA		
#define PATH0_R_TX_GAIN_SPLIT_FOR_DPD_POST_52AA_M		
#define PATH0_R_TXPW_SPLIT_FOR_DPD_52AA		
#define PATH0_R_TXPW_SPLIT_FOR_DPD_52AA_M		
#define PATH0_R_TXAGC_TP_MASK_EN_52AA		
#define PATH0_R_TXAGC_TP_MASK_EN_52AA_M		
#define PATH0_R_TSSI_BYPASS_BY_C_MAX_52AA		
#define PATH0_R_TSSI_BYPASS_BY_C_MAX_52AA_M		
#define PATH0_R_TSSI_BYPASS_BY_C_MIN_52AA		
#define PATH0_R_TSSI_BYPASS_BY_C_MIN_52AA_M		
#define PATH0_R_TSSI_BYPASS_BY_C_SEL_52AA		
#define PATH0_R_TSSI_BYPASS_BY_C_SEL_52AA_M		
#define PATH0_R_TSSI_BYPASS_AVG_R_SMALLER_THAN_TH_52AA		
#define PATH0_R_TSSI_BYPASS_AVG_R_SMALLER_THAN_TH_52AA_M		
#define PATH0_R_TXAGC_OFST_FIX_ERR_MAX_52AA		
#define PATH0_R_TXAGC_OFST_FIX_ERR_MAX_52AA_M		
#define PATH0_R_TXAGC_OFST_FIX_ERR_MIN_52AA		
#define PATH0_R_TXAGC_OFST_FIX_ERR_MIN_52AA_M		
#define PATH0_R_TXAGC_OFST_FIX_52AA		
#define PATH0_R_TXAGC_OFST_FIX_52AA_M		
#define PATH0_R_TSSI_C_FORCE_VAL_52AA		
#define PATH0_R_TSSI_C_FORCE_VAL_52AA_M		
#define PATH0_R_TSSI_C_FORCE_ON_52AA		
#define PATH0_R_TSSI_C_FORCE_ON_52AA_M		
#define PATH0_R_TXPW_RSTB_MAN_ON_52AA		0x7CDC
#define PATH0_R_TXPW_RSTB_MAN_ON_52AA_M		0x40000000
#define PATH0_R_TXPW_RSTB_MAN_52AA		
#define PATH0_R_TXPW_RSTB_MAN_52AA_M		
#define PATH0_R_TXAGC_OFDM_REF_CW_OFST_52AA		
#define PATH0_R_TXAGC_OFDM_REF_CW_OFST_52AA_M		
#define PATH0_R_TXAGC_CCK_REF_CW_OFST_52AA		
#define PATH0_R_TXAGC_CCK_REF_CW_OFST_52AA_M		
#define PATH0_R_TSSI_OFDM_ADC_SAMPLING_SHIFT_52AA		
#define PATH0_R_TSSI_OFDM_ADC_SAMPLING_SHIFT_52AA_M		
#define PATH0_R_TXPW_RDY_NO_DLY_52AA		
#define PATH0_R_TXPW_RDY_NO_DLY_52AA_M		
#define PATH0_R_TSSI_OFDM_ADC_SAMPLING_SHIFT_HE_TB_52AA		
#define PATH0_R_TSSI_OFDM_ADC_SAMPLING_SHIFT_HE_TB_52AA_M		
#define PATH0_R_FORCE_RFC_PREAMLE_PW_TYPE_ON_52AA		
#define PATH0_R_FORCE_RFC_PREAMLE_PW_TYPE_ON_52AA_M		
#define PATH0_R_FORCE_RFC_PREAMLE_PW_TYPE_VAL_52AA		
#define PATH0_R_FORCE_RFC_PREAMLE_PW_TYPE_VAL_52AA_M		
#define PATH0_R_TXAGC_OFST_MOVING_AVG_LEN_52AA		
#define PATH0_R_TXAGC_OFST_MOVING_AVG_LEN_52AA_M		
#define PATH0_R_TXAGC_OFST_MOVING_AVG_CLR_52AA		
#define PATH0_R_TXAGC_OFST_MOVING_AVG_CLR_52AA_M		
#define PATH0_R_TXAGC_OFST_MOVING_AVG_INI_DIS_52AA		
#define PATH0_R_TXAGC_OFST_MOVING_AVG_INI_DIS_52AA_M		
#define PATH0_R_TXAGC_OFST_MOVING_AVG_RPT_SEL_52AA		
#define PATH0_R_TXAGC_OFST_MOVING_AVG_RPT_SEL_52AA_M		
#define PATH0_R_TX_LSTF_PW_EST_STARTING_SHIFT_MORE_52AA		
#define PATH0_R_TX_LSTF_PW_EST_STARTING_SHIFT_MORE_52AA_M		
#define PATH0_R_TSSI_BYPASS_FINAL_CODE_MAX_52AA		
#define PATH0_R_TSSI_BYPASS_FINAL_CODE_MAX_52AA_M		
#define PATH0_R_TSSI_BYPASS_FINAL_CODE_MIN_52AA		
#define PATH0_R_TSSI_BYPASS_FINAL_CODE_MIN_52AA_M		
#define PATH0_R_GOTHROUGH_TX_GAIN_POST_DPD_52AA		
#define PATH0_R_GOTHROUGH_TX_GAIN_POST_DPD_52AA_M		
#define PATH0_R_TX_GAIN_SCALE_POST_DPD_FORCE_ON_52AA		
#define PATH0_R_TX_GAIN_SCALE_POST_DPD_FORCE_ON_52AA_M		
#define PATH0_R_TX_GAIN_SCALE_POST_DPD_FORCE_VAL_52AA		
#define PATH0_R_TX_GAIN_SCALE_POST_DPD_FORCE_VAL_52AA_M		
#define PATH0_R_RF_GAP_CAL_OFST_BND00_10BITS_52AA		
#define PATH0_R_RF_GAP_CAL_OFST_BND00_10BITS_52AA_M		
#define PATH0_R_RF_GAP_CAL_OFST_BND01_10BITS_52AA		
#define PATH0_R_RF_GAP_CAL_OFST_BND01_10BITS_52AA_M		
#define PATH0_R_RF_GAP_CAL_OFST_BND12_10BITS_52AA		
#define PATH0_R_RF_GAP_CAL_OFST_BND12_10BITS_52AA_M		
#define PATH0_R_RF_GAP_CAL_OFST_BND22_10BITS_52AA		
#define PATH0_R_RF_GAP_CAL_OFST_BND22_10BITS_52AA_M		
#define PATH0_R_LOG_VAL_OFST_CCK_52AA		
#define PATH0_R_LOG_VAL_OFST_CCK_52AA_M		
#define PATH0_R_LOG_VAL_OFST_OFDM_52AA		
#define PATH0_R_LOG_VAL_OFST_OFDM_52AA_M		
#define PATH0_R_UPD_TXAGC_OFST_LATENCY_52AA		
#define PATH0_R_UPD_TXAGC_OFST_LATENCY_52AA_M		
#define PATH0_R_TSSI_UPD_TMETER_EN_52AA		
#define PATH0_R_TSSI_UPD_TMETER_EN_52AA_M		
#define PATH1_R_TXAGC_MAX_52AA		
#define PATH1_R_TXAGC_MAX_52AA_M		
#define PATH1_R_TXAGC_MIN_52AA		
#define PATH1_R_TXAGC_MIN_52AA_M		
#define PATH1_R_TXAGC_RF_MAX_52AA		
#define PATH1_R_TXAGC_RF_MAX_52AA_M		
#define PATH1_R_TXAGC_RF_MIN_52AA		
#define PATH1_R_TXAGC_RF_MIN_52AA_M		
#define PATH1_R_DPD_OFST_EN_52AA		
#define PATH1_R_DPD_OFST_EN_52AA_M		
#define PATH1_R_TXAGCSWING_EN_52AA		
#define PATH1_R_TXAGCSWING_EN_52AA_M		
#define PATH1_R_DIS_CCK_SWING_TSSI_OFST_52AA		
#define PATH1_R_DIS_CCK_SWING_TSSI_OFST_52AA_M		
#define PATH1_R_DIS_CCK_SWING_TXAGC_52AA		
#define PATH1_R_DIS_CCK_SWING_TXAGC_52AA_M		
#define PATH1_R_TXAGC_OFDM_REF_DBM_52AA		0x7D04
#define PATH1_R_TXAGC_OFDM_REF_DBM_52AA_M	0x1FF	
#define PATH1_R_TXAGC_OFDM_REF_CW_52AA		0x7D04
#define PATH1_R_TXAGC_OFDM_REF_CW_52AA_M	0x3FE00	
#define PATH1_R_TSSI_MAP_OFST_OFDM_52AA		
#define PATH1_R_TSSI_MAP_OFST_OFDM_52AA_M		
#define PATH1_R_DPD_OFST_52AA		
#define PATH1_R_DPD_OFST_52AA_M		
#define PATH1_R_TXAGC_CCK_REF_DBM_52AA		0x7D08
#define PATH1_R_TXAGC_CCK_REF_DBM_52AA_M	0x1FF	
#define PATH1_R_TXAGC_CCK_REF_CW_52AA		0x7D08
#define PATH1_R_TXAGC_CCK_REF_CW_52AA_M		0x3FE00
#define PATH1_R_TSSI_MAP_OFST_CCK_52AA		
#define PATH1_R_TSSI_MAP_OFST_CCK_52AA_M		
#define PATH1_R_TSSI_MAP_SLOPE_OFDM_52AA		
#define PATH1_R_TSSI_MAP_SLOPE_OFDM_52AA_M		
#define PATH1_R_TSSI_MAP_SLOPE_CCK_52AA		
#define PATH1_R_TSSI_MAP_SLOPE_CCK_52AA_M		
#define PATH1_R_TXPW_FORCE_RDY_52AA		
#define PATH1_R_TXPW_FORCE_RDY_52AA_M		
#define PATH1_R_TSSI_ADC_DC_OFST_RE_52AA		
#define PATH1_R_TSSI_ADC_DC_OFST_RE_52AA_M		
#define PATH1_R_TSSI_PARAM_OFDM_20M_ONLY_52AA		
#define PATH1_R_TSSI_PARAM_OFDM_20M_ONLY_52AA_M		
#define PATH1_R_TSSI_SLOPE_CAL_PARAM_OFDM_20M_ONLY_52AA		
#define PATH1_R_TSSI_SLOPE_CAL_PARAM_OFDM_20M_ONLY_52AA_M		
#define PATH1_R_TSSI_PARAM_CCK_LONG_PPDU_ONLY_52AA		
#define PATH1_R_TSSI_PARAM_CCK_LONG_PPDU_ONLY_52AA_M		
#define PATH1_R_TSSI_SLOPE_CAL_PARAM_CCK_LONG_PPDU_ONLY_52AA		
#define PATH1_R_TSSI_SLOPE_CAL_PARAM_CCK_LONG_PPDU_ONLY_52AA_M		
#define PATH1_R_TXAGC_PSEUDO_CW_52AA		
#define PATH1_R_TXAGC_PSEUDO_CW_52AA_M		
#define PATH1_R_TXAGC_PSEUDO_CW_EN_52AA		
#define PATH1_R_TXAGC_PSEUDO_CW_EN_52AA_M		
#define PATH1_R_TMETER_T0_52AA		
#define PATH1_R_TMETER_T0_52AA_M		
#define PATH1_R_DIS_TSSI_F_52AA		
#define PATH1_R_DIS_TSSI_F_52AA_M		
#define PATH1_R_TMETER_TBL_RA_52AA		
#define PATH1_R_TMETER_TBL_RA_52AA_M		
#define PATH1_R_TMETER_TBL_RD_52AA		
#define PATH1_R_TMETER_TBL_RD_52AA_M		
#define PATH1_R_TSSI_THERMAL_PW_TRK_EN_52AA		
#define PATH1_R_TSSI_THERMAL_PW_TRK_EN_52AA_M		
#define PATH1_R_TMETER_TBL_FORCE_WEN_52AA		
#define PATH1_R_TMETER_TBL_FORCE_WEN_52AA_M		
#define PATH1_R_TMETER_TBL_FORCE_REN_52AA		
#define PATH1_R_TMETER_TBL_FORCE_REN_52AA_M		
#define PATH1_R_TSSI_DONT_RST_AT_BEGIN_OF_PKT_52AA		
#define PATH1_R_TSSI_DONT_RST_AT_BEGIN_OF_PKT_52AA_M		
#define PATH1_R_TSSI_DONT_USE_UPD_ADC_52AA		
#define PATH1_R_TSSI_DONT_USE_UPD_ADC_52AA_M		
#define PATH1_R_TSSI_BYPASS_TSSI_FORCE_OFF_52AA		
#define PATH1_R_TSSI_BYPASS_TSSI_FORCE_OFF_52AA_M		
#define PATH1_R_TSSI_DBG_PORT_EN_52AA		
#define PATH1_R_TSSI_DBG_PORT_EN_52AA_M		
#define PATH1_R_TSSI_DONT_BND_ALOGK_TO_POS_52AA		
#define PATH1_R_TSSI_DONT_BND_ALOGK_TO_POS_52AA_M		
#define PATH1_R_TSSI_RF_GAP_TBL_RA_52AA		
#define PATH1_R_TSSI_RF_GAP_TBL_RA_52AA_M		
#define PATH1_R_TSSI_RF_GAP_EN_52AA		
#define PATH1_R_TSSI_RF_GAP_EN_52AA_M		
#define PATH1_R_TSSI_RF_GAP_TBL_FORCE_WEN_52AA		
#define PATH1_R_TSSI_RF_GAP_TBL_FORCE_WEN_52AA_M		
#define PATH1_R_TSSI_RF_GAP_TBL_FORCE_REN_52AA		
#define PATH1_R_TSSI_RF_GAP_TBL_FORCE_REN_52AA_M		
#define PATH1_R_TSSI_RF_GAP_TBL_RD_52AA		
#define PATH1_R_TSSI_RF_GAP_TBL_RD_52AA_M		
#define PATH1_R_TSSI_ADC_PREAMBLE_GATING_FORCE_ON_52AA		
#define PATH1_R_TSSI_ADC_PREAMBLE_GATING_FORCE_ON_52AA_M		
#define PATH1_R_TSSI_BYPASS_TSSI_C_52AA		
#define PATH1_R_TSSI_BYPASS_TSSI_C_52AA_M		
#define PATH1_R_TSSI_DCK_AUTO_BYPASS_UPD_52AA		
#define PATH1_R_TSSI_DCK_AUTO_BYPASS_UPD_52AA_M		
#define PATH1_R_TSSI_DCK_AUTO_EN_52AA		
#define PATH1_R_TSSI_DCK_AUTO_EN_52AA_M		
#define PATH1_R_TSSI_DCK_AUTO_START_AT_PHYTXON_52AA		
#define PATH1_R_TSSI_DCK_AUTO_START_AT_PHYTXON_52AA_M		
#define PATH1_R_TSSI_DCK_AUTO_AVG_POINT_52AA		
#define PATH1_R_TSSI_DCK_AUTO_AVG_POINT_52AA_M		
#define PATH1_R_TSSI_DCK_AUTO_START_DLY_52AA		
#define PATH1_R_TSSI_DCK_AUTO_START_DLY_52AA_M		
#define PATH1_R_TSSI_ADC_AMPLIFY_52AA		
#define PATH1_R_TSSI_ADC_AMPLIFY_52AA_M		
#define PATH1_R_TSSI_PW_TRK_USE_025DB_52AA		
#define PATH1_R_TSSI_PW_TRK_USE_025DB_52AA_M		
#define PATH1_R_TSSI_DCK_SEL_52AA		
#define PATH1_R_TSSI_DCK_SEL_52AA_M		
#define PATH1_R_TSSI_TXADC_PW_SV_EN_52AA		
#define PATH1_R_TSSI_TXADC_PW_SV_EN_52AA_M		
#define PATH1_R_TSSI_RF_GAP_DE_CMB_OPT_52AA		
#define PATH1_R_TSSI_RF_GAP_DE_CMB_OPT_52AA_M		
#define PATH1_R_TSSI_RF_GAP_DE_OFST_EN_52AA		
#define PATH1_R_TSSI_RF_GAP_DE_OFST_EN_52AA_M		
#define PATH1_R_TXAGC_OFST_52AA		
#define PATH1_R_TXAGC_OFST_52AA_M		
#define PATH1_R_HE_ER_STF_PW_OFST_52AA		
#define PATH1_R_HE_ER_STF_PW_OFST_52AA_M		
#define PATH1_R_HE_STF_PW_OFST_52AA		
#define PATH1_R_HE_STF_PW_OFST_52AA_M		
#define PATH1_R_TSSI_OSCILLATION_CNT_CLR_52AA		
#define PATH1_R_TSSI_OSCILLATION_CNT_CLR_52AA_M		
#define PATH1_R_TSSI_OFST_BY_RFC_52AA		
#define PATH1_R_TSSI_OFST_BY_RFC_52AA_M		
#define PATH1_R_TSSI_PW_TRK_AUTO_EN_52AA		
#define PATH1_R_TSSI_PW_TRK_AUTO_EN_52AA_M		
#define PATH1_R_TSSI_PW_TRK_DONT_ACC_PRE_PW_52AA		
#define PATH1_R_TSSI_PW_TRK_DONT_ACC_PRE_PW_52AA_M		
#define PATH1_R_TSSI_PW_TRK_MANUAL_UPD_EN_52AA		0x7D18
#define PATH1_R_TSSI_PW_TRK_MANUAL_UPD_EN_52AA_M	0x40000000	
#define PATH1_R_TSSI_PW_TRK_MANUAL_UPD_TRIG_52AA		
#define PATH1_R_TSSI_PW_TRK_MANUAL_UPD_TRIG_52AA_M		
#define PATH1_R_TSSI_ADC_AVG_POINT_CCK_52AA		
#define PATH1_R_TSSI_ADC_AVG_POINT_CCK_52AA_M		
#define PATH1_R_TSSI_ADC_AVG_POINT_OFDM_52AA		
#define PATH1_R_TSSI_ADC_AVG_POINT_OFDM_52AA_M		
#define PATH1_R_TSSI_SLOPE_CAL_EN_52AA		
#define PATH1_R_TSSI_SLOPE_CAL_EN_52AA_M		
#define PATH1_R_TSSI_ADC_SAMPLING_SHIFT_OFDM_52AA		
#define PATH1_R_TSSI_ADC_SAMPLING_SHIFT_OFDM_52AA_M		
#define PATH1_R_TSSI_ADC_SAMPLING_SHIFT_CCK_52AA		
#define PATH1_R_TSSI_ADC_SAMPLING_SHIFT_CCK_52AA_M		
#define PATH1_R_TSSI_ADC_NON_SQUARE_EN_52AA		
#define PATH1_R_TSSI_ADC_NON_SQUARE_EN_52AA_M		
#define PATH1_R_TSSI_PSEUDO_TRK_MOD_EN_52AA		
#define PATH1_R_TSSI_PSEUDO_TRK_MOD_EN_52AA_M		
#define PATH1_R_TSSI_SLOPE_A_52AA		
#define PATH1_R_TSSI_SLOPE_A_52AA_M		
#define PATH1_R_TSSI_PKT_AVG_NUM_52AA		
#define PATH1_R_TSSI_PKT_AVG_NUM_52AA_M		
#define PATH1_R_TSSI_PW_TRK_SWING_LIM_52AA		
#define PATH1_R_TSSI_PW_TRK_SWING_LIM_52AA_M		
#define PATH1_R_TSSI_PW_TRK_SW_OFST_52AA		
#define PATH1_R_TSSI_PW_TRK_SW_OFST_52AA_M		
#define PATH1_R_TSSI_ISEPA_52AA		
#define PATH1_R_TSSI_ISEPA_52AA_M		
#define PATH1_R_TSSI_EN_52AA		
#define PATH1_R_TSSI_EN_52AA_M		
#define PATH1_R_TSSI_A_OFDM_5M_52AA		
#define PATH1_R_TSSI_A_OFDM_5M_52AA_M		
#define PATH1_R_TSSI_B_OFDM_5M_52AA		
#define PATH1_R_TSSI_B_OFDM_5M_52AA_M		
#define PATH1_R_TSSI_K_OFDM_5M_52AA		
#define PATH1_R_TSSI_K_OFDM_5M_52AA_M		
#define PATH1_R_TSSI_DE_OFDM_5M_52AA		
#define PATH1_R_TSSI_DE_OFDM_5M_52AA_M		
#define PATH1_R_TSSI_SLOPE_CAL_CW_DIFF_OFDM_5M_52AA		
#define PATH1_R_TSSI_SLOPE_CAL_CW_DIFF_OFDM_5M_52AA_M		
#define PATH1_R_TSSI_A_OFDM_10M_52AA		
#define PATH1_R_TSSI_A_OFDM_10M_52AA_M		
#define PATH1_R_TSSI_B_OFDM_10M_52AA		
#define PATH1_R_TSSI_B_OFDM_10M_52AA_M		
#define PATH1_R_TSSI_K_OFDM_10M_52AA		
#define PATH1_R_TSSI_K_OFDM_10M_52AA_M		
#define PATH1_R_TSSI_DE_OFDM_10M_52AA		
#define PATH1_R_TSSI_DE_OFDM_10M_52AA_M		
#define PATH1_R_TSSI_SLOPE_CAL_CW_DIFF_OFDM_10M_52AA		
#define PATH1_R_TSSI_SLOPE_CAL_CW_DIFF_OFDM_10M_52AA_M		
#define PATH1_R_TSSI_A_OFDM_20M_52AA		
#define PATH1_R_TSSI_A_OFDM_20M_52AA_M		
#define PATH1_R_TSSI_B_OFDM_20M_52AA		
#define PATH1_R_TSSI_B_OFDM_20M_52AA_M		
#define PATH1_R_TSSI_K_OFDM_20M_52AA		
#define PATH1_R_TSSI_K_OFDM_20M_52AA_M		
#define PATH1_R_TSSI_DE_OFDM_20M_52AA		
#define PATH1_R_TSSI_DE_OFDM_20M_52AA_M		
#define PATH1_R_TSSI_SLOPE_CAL_CW_DIFF_OFDM_20M_52AA		
#define PATH1_R_TSSI_SLOPE_CAL_CW_DIFF_OFDM_20M_52AA_M		
#define PATH1_R_TSSI_A_OFDM_40M_52AA		
#define PATH1_R_TSSI_A_OFDM_40M_52AA_M		
#define PATH1_R_TSSI_B_OFDM_40M_52AA		
#define PATH1_R_TSSI_B_OFDM_40M_52AA_M		
#define PATH1_R_TSSI_K_OFDM_40M_52AA		
#define PATH1_R_TSSI_K_OFDM_40M_52AA_M		
#define PATH1_R_TSSI_DE_OFDM_40M_52AA		
#define PATH1_R_TSSI_DE_OFDM_40M_52AA_M		
#define PATH1_R_TSSI_SLOPE_CAL_CW_DIFF_OFDM_40M_52AA		
#define PATH1_R_TSSI_SLOPE_CAL_CW_DIFF_OFDM_40M_52AA_M		
#define PATH1_R_TSSI_A_OFDM_80M_52AA		
#define PATH1_R_TSSI_A_OFDM_80M_52AA_M		
#define PATH1_R_TSSI_B_OFDM_80M_52AA		
#define PATH1_R_TSSI_B_OFDM_80M_52AA_M		
#define PATH1_R_TSSI_K_OFDM_80M_52AA		
#define PATH1_R_TSSI_K_OFDM_80M_52AA_M		
#define PATH1_R_TSSI_DE_OFDM_80M_52AA		
#define PATH1_R_TSSI_DE_OFDM_80M_52AA_M		
#define PATH1_R_TSSI_SLOPE_CAL_CW_DIFF_OFDM_80M_52AA		
#define PATH1_R_TSSI_SLOPE_CAL_CW_DIFF_OFDM_80M_52AA_M		
#define PATH1_R_TSSI_A_OFDM_80_80M_52AA		
#define PATH1_R_TSSI_A_OFDM_80_80M_52AA_M		
#define PATH1_R_TSSI_B_OFDM_80_80M_52AA		
#define PATH1_R_TSSI_B_OFDM_80_80M_52AA_M		
#define PATH1_R_TSSI_K_OFDM_80_80M_52AA		
#define PATH1_R_TSSI_K_OFDM_80_80M_52AA_M		
#define PATH1_R_TSSI_DE_OFDM_80_80M_52AA		
#define PATH1_R_TSSI_DE_OFDM_80_80M_52AA_M		
#define PATH1_R_TSSI_SLOPE_CAL_CW_DIFF_OFDM_80_80M_52AA		
#define PATH1_R_TSSI_SLOPE_CAL_CW_DIFF_OFDM_80_80M_52AA_M		
#define PATH1_R_TSSI_A_CCK_LONG_52AA		
#define PATH1_R_TSSI_A_CCK_LONG_52AA_M		
#define PATH1_R_TSSI_B_CCK_LONG_52AA		
#define PATH1_R_TSSI_B_CCK_LONG_52AA_M		
#define PATH1_R_TSSI_K_CCK_LONG_52AA		
#define PATH1_R_TSSI_K_CCK_LONG_52AA_M		
#define PATH1_R_TSSI_DE_CCK_LONG_52AA		
#define PATH1_R_TSSI_DE_CCK_LONG_52AA_M		
#define PATH1_R_TSSI_SLOPE_CAL_CW_DIFF_CCK_LONG_52AA		
#define PATH1_R_TSSI_SLOPE_CAL_CW_DIFF_CCK_LONG_52AA_M		
#define PATH1_R_TSSI_A_CCK_SHORT_52AA		
#define PATH1_R_TSSI_A_CCK_SHORT_52AA_M		
#define PATH1_R_TSSI_B_CCK_SHORT_52AA		
#define PATH1_R_TSSI_B_CCK_SHORT_52AA_M		
#define PATH1_R_TSSI_K_CCK_SHORT_52AA		
#define PATH1_R_TSSI_K_CCK_SHORT_52AA_M		
#define PATH1_R_TSSI_DE_CCK_SHORT_52AA		
#define PATH1_R_TSSI_DE_CCK_SHORT_52AA_M		
#define PATH1_R_TSSI_SLOPE_CAL_CW_DIFF_CCK_SHORT_52AA		
#define PATH1_R_TSSI_SLOPE_CAL_CW_DIFF_CCK_SHORT_52AA_M		
#define PATH1_RSWING_NO_LIM_52AA		
#define PATH1_RSWING_NO_LIM_52AA_M		
#define PATH1_R_TSSI_DELTA_CODE_MAX_52AA		
#define PATH1_R_TSSI_DELTA_CODE_MAX_52AA_M		
#define PATH1_R_TSSI_DELTA_CODE_MIN_52AA		
#define PATH1_R_TSSI_DELTA_CODE_MIN_52AA_M		
#define PATH1_R_RFC_TMETER_T1_FORCE_VAL_52AA		
#define PATH1_R_RFC_TMETER_T1_FORCE_VAL_52AA_M		
#define PATH1_R_RFC_TMETER_T1_FORCE_ON_52AA		
#define PATH1_R_RFC_TMETER_T1_FORCE_ON_52AA_M		
#define PATH1_R_GOTHROUGH_TX_IQKDPK_52AA		
#define PATH1_R_GOTHROUGH_TX_IQKDPK_52AA_M		
#define PATH1_R_GOTHROUGH_RX_IQKDPK_52AA		
#define PATH1_R_GOTHROUGH_RX_IQKDPK_52AA_M		
#define PATH1_R_IQK_IO_RFC_EN_52AA		
#define PATH1_R_IQK_IO_RFC_EN_52AA_M		
#define PATH1_R_TX_IMFIR2_FORCE_RDY_52AA		
#define PATH1_R_TX_IMFIR2_FORCE_RDY_52AA_M		
#define PATH1_R_CLK_GATING_TD_PATH_FORCE_ON_52AA		
#define PATH1_R_CLK_GATING_TD_PATH_FORCE_ON_52AA_M		
#define PATH1_R_ANT_TRAIN_EN_52AA		
#define PATH1_R_ANT_TRAIN_EN_52AA_M		
#define PATH1_R_TX_ANT_SEL_52AA		
#define PATH1_R_TX_ANT_SEL_52AA_M		
#define PATH1_R_RFE_BUF_EN_52AA		
#define PATH1_R_RFE_BUF_EN_52AA_M		
#define PATH1_R_LNAON_AGC_52AA		
#define PATH1_R_LNAON_AGC_52AA_M		
#define PATH1_R_TRSW_BIT_BT_52AA		
#define PATH1_R_TRSW_BIT_BT_52AA_M		
#define PATH1_R_TRSW_S_52AA		
#define PATH1_R_TRSW_S_52AA_M		
#define PATH1_R_TRSW_O_52AA		
#define PATH1_R_TRSW_O_52AA_M		
#define PATH1_R_TRSWB_O_52AA		
#define PATH1_R_TRSWB_O_52AA_M		
#define PATH1_R_BT_FORCE_ANTIDX_52AA		
#define PATH1_R_BT_FORCE_ANTIDX_52AA_M		
#define PATH1_R_BT_FORCE_ANTIDX_EN_52AA		
#define PATH1_R_BT_FORCE_ANTIDX_EN_52AA_M		
#define PATH1_R_ANT_MODULE_RFE_OPT_52AA		
#define PATH1_R_ANT_MODULE_RFE_OPT_52AA_M		
#define PATH1_R_RFSW_TR_52AA		
#define PATH1_R_RFSW_TR_52AA_M		
#define PATH1_R_ANTSEL_52AA		
#define PATH1_R_ANTSEL_52AA_M		
#define PATH1_R_RFSW_ANT_31_0__52AA		
#define PATH1_R_RFSW_ANT_31_0__52AA_M		
#define PATH1_R_RFSW_ANT_63_32__52AA		
#define PATH1_R_RFSW_ANT_63_32__52AA_M		
#define PATH1_R_RFSW_ANT_95_64__52AA		
#define PATH1_R_RFSW_ANT_95_64__52AA_M		
#define PATH1_R_RFSW_ANT_127_96__52AA		
#define PATH1_R_RFSW_ANT_127_96__52AA_M		
#define PATH1_R_RFE_SEL_31_0__52AA		
#define PATH1_R_RFE_SEL_31_0__52AA_M		
#define PATH1_R_RFE_SEL_63_32__52AA		
#define PATH1_R_RFE_SEL_63_32__52AA_M		
#define PATH1_R_RFE_SEL_95_64__52AA		
#define PATH1_R_RFE_SEL_95_64__52AA_M		
#define PATH1_R_RFE_SEL_127_96__52AA		
#define PATH1_R_RFE_SEL_127_96__52AA_M		
#define PATH1_R_RFE_INV_52AA		
#define PATH1_R_RFE_INV_52AA_M		
#define PATH1_R_RFE_OPT_52AA		
#define PATH1_R_RFE_OPT_52AA_M		
#define PATH1_R_PATH_HW_ANTSW_DIS_BY_GNT_BT_52AA		
#define PATH1_R_PATH_HW_ANTSW_DIS_BY_GNT_BT_52AA_M		
#define PATH1_R_PATH_NOTRSW_BT_52AA		
#define PATH1_R_PATH_NOTRSW_BT_52AA_M		
#define PATH1_R_TSSI_SLOPE_GAIN_IDX_DIFF_OFDM_5M_52AA		
#define PATH1_R_TSSI_SLOPE_GAIN_IDX_DIFF_OFDM_5M_52AA_M		
#define PATH1_R_TSSI_SLOPE_GAIN_IDX_DIFF_OFDM_10M_52AA		
#define PATH1_R_TSSI_SLOPE_GAIN_IDX_DIFF_OFDM_10M_52AA_M		
#define PATH1_R_TSSI_SLOPE_GAIN_IDX_DIFF_OFDM_20M_52AA		
#define PATH1_R_TSSI_SLOPE_GAIN_IDX_DIFF_OFDM_20M_52AA_M		
#define PATH1_R_TSSI_SLOPE_GAIN_IDX_DIFF_OFDM_40M_52AA		
#define PATH1_R_TSSI_SLOPE_GAIN_IDX_DIFF_OFDM_40M_52AA_M		
#define PATH1_R_TSSI_SLOPE_GAIN_IDX_DIFF_OFDM_80M_52AA		
#define PATH1_R_TSSI_SLOPE_GAIN_IDX_DIFF_OFDM_80M_52AA_M		
#define PATH1_R_TSSI_SLOPE_GAIN_IDX_DIFF_OFDM_80_80M_52AA		
#define PATH1_R_TSSI_SLOPE_GAIN_IDX_DIFF_OFDM_80_80M_52AA_M		
#define PATH1_R_TSSI_SLOPE_GAIN_IDX_DIFF_CCK_LONG_52AA		
#define PATH1_R_TSSI_SLOPE_GAIN_IDX_DIFF_CCK_LONG_52AA_M		
#define PATH1_R_TSSI_SLOPE_GAIN_IDX_DIFF_CCK_SHORT_52AA		
#define PATH1_R_TSSI_SLOPE_GAIN_IDX_DIFF_CCK_SHORT_52AA_M		
#define PATH1_R_HE_LSTF_PW_OFST_52_56_52AA		
#define PATH1_R_HE_LSTF_PW_OFST_52_56_52AA_M		
#define PATH1_R_HE_LSTF_PW_OFST_52_56_2_52AA		
#define PATH1_R_HE_LSTF_PW_OFST_52_56_2_52AA_M		
#define PATH1_R_HE_LSTF_PW_OFST_52_56_4_52AA		
#define PATH1_R_HE_LSTF_PW_OFST_52_56_4_52AA_M		
#define PATH1_R_HE_LSTF_PW_OFST_52_56_8_52AA		
#define PATH1_R_HE_LSTF_PW_OFST_52_56_8_52AA_M		
#define PATH1_R_HE_LSTF_PW_OFST_52_56X2_52AA		
#define PATH1_R_HE_LSTF_PW_OFST_52_56X2_52AA_M		
#define PATH1_R_TSSI_GAP_S0_52AA		
#define PATH1_R_TSSI_GAP_S0_52AA_M		
#define PATH1_R_TSSI_GAP_S1_52AA		
#define PATH1_R_TSSI_GAP_S1_52AA_M		
#define PATH1_R_TSSI_GAP_S2_52AA		
#define PATH1_R_TSSI_GAP_S2_52AA_M		
#define PATH1_R_TSSI_GAP_S3_52AA		
#define PATH1_R_TSSI_GAP_S3_52AA_M		
#define PATH1_R_TSSI_GAP_S4_52AA		
#define PATH1_R_TSSI_GAP_S4_52AA_M		
#define PATH1_R_TSSI_GAP_S5_52AA		
#define PATH1_R_TSSI_GAP_S5_52AA_M		
#define PATH1_R_TSSI_GAP_S6_52AA		
#define PATH1_R_TSSI_GAP_S6_52AA_M		
#define PATH1_R_TSSI_GAP_S7_52AA		
#define PATH1_R_TSSI_GAP_S7_52AA_M		
#define PATH1_R_IQK_DPK_PATH_RST_52AA		
#define PATH1_R_IQK_DPK_PATH_RST_52AA_M		
#define PATH1_R_RX_CFIR_TAP_DEC_AT_HT_52AA		
#define PATH1_R_RX_CFIR_TAP_DEC_AT_HT_52AA_M		
#define PATH1_R_RX_CFIR_TAP_DEC_AT_VHT_52AA		
#define PATH1_R_RX_CFIR_TAP_DEC_AT_VHT_52AA_M		
#define PATH1_R_RX_CFIR_TAP_DEC_AT_HE_52AA		
#define PATH1_R_RX_CFIR_TAP_DEC_AT_HE_52AA_M		
#define PATH1_R_RX_CFIR_TAP_DEC_AT_CCK_52AA		
#define PATH1_R_RX_CFIR_TAP_DEC_AT_CCK_52AA_M		
#define PATH1_R_DAC_GAIN_COMP_TBL_RA_52AA		
#define PATH1_R_DAC_GAIN_COMP_TBL_RA_52AA_M		
#define PATH1_R_DAC_GAIN_COMP_TBL_RD_52AA		
#define PATH1_R_DAC_GAIN_COMP_TBL_RD_52AA_M		
#define PATH1_R_DAC_GAIN_COMP_TBL_FORCE_WEN_52AA		
#define PATH1_R_DAC_GAIN_COMP_TBL_FORCE_WEN_52AA_M		
#define PATH1_R_DAC_GAIN_COMP_TBL_FORCE_REN_52AA		
#define PATH1_R_DAC_GAIN_COMP_TBL_FORCE_REN_52AA_M		
#define PATH1_R_DAC_GAIN_COMP_EN_52AA		
#define PATH1_R_DAC_GAIN_COMP_EN_52AA_M		
#define PATH1_R_TSSI_CW_COMP_EN_52AA		
#define PATH1_R_TSSI_CW_COMP_EN_52AA_M		
#define PATH1_R_TSSI_OSCILLATION_CNT_AUTO_CLR_DIS_52AA		
#define PATH1_R_TSSI_OSCILLATION_CNT_AUTO_CLR_DIS_52AA_M		
#define PATH1_R_TSSI_OSCILLATION_HALT_TRK_TH_52AA		
#define PATH1_R_TSSI_OSCILLATION_HALT_TRK_TH_52AA_M		
#define PATH1_R_TSSI_DBG_SEL_52AA		
#define PATH1_R_TSSI_DBG_SEL_52AA_M		
#define PATH1_R_GAIN_TX_IPA_FORCE_ON_52AA		
#define PATH1_R_GAIN_TX_IPA_FORCE_ON_52AA_M		
#define PATH1_R_GAIN_TX_IPA_FORCE_VAL_52AA		
#define PATH1_R_GAIN_TX_IPA_FORCE_VAL_52AA_M		
#define PATH1_R_TXPW_TBL_IOQ_DIS_52AA		
#define PATH1_R_TXPW_TBL_IOQ_DIS_52AA_M		
#define PATH1_R_RFTXEN_SAMPLING_SHIFT_52AA		
#define PATH1_R_RFTXEN_SAMPLING_SHIFT_52AA_M		
#define PATH1_R_TMETER_T0_CW_52AA		
#define PATH1_R_TMETER_T0_CW_52AA_M		
#define PATH1_R_TSSI_F_WAIT_UPD_OFDM_52AA		
#define PATH1_R_TSSI_F_WAIT_UPD_OFDM_52AA_M		
#define PATH1_R_TSSI_F_WAIT_UPD_CCK_SHORT_52AA		
#define PATH1_R_TSSI_F_WAIT_UPD_CCK_SHORT_52AA_M		
#define PATH1_R_TSSI_F_WAIT_UPD_CCK_LONG_52AA		
#define PATH1_R_TSSI_F_WAIT_UPD_CCK_LONG_52AA_M		
#define PATH1_R_TSSI_CCK_LONG_ADC_SAMPLING_SHIFT_52AA		
#define PATH1_R_TSSI_CCK_LONG_ADC_SAMPLING_SHIFT_52AA_M		
#define PATH1_R_TSSI_CCK_SHORT_ADC_SAMPLING_SHIFT_52AA		
#define PATH1_R_TSSI_CCK_SHORT_ADC_SAMPLING_SHIFT_52AA_M		
#define PATH1_R_TXAGC_OFST_MAX_52AA		
#define PATH1_R_TXAGC_OFST_MAX_52AA_M		
#define PATH1_R_TXAGC_OFST_MIN_52AA		
#define PATH1_R_TXAGC_OFST_MIN_52AA_M		
#define PATH1_R_TSSI_BYPASS_AT_LTE_RX_EQ_52AA		
#define PATH1_R_TSSI_BYPASS_AT_LTE_RX_EQ_52AA_M		
#define PATH1_R_TSSI_BYPASS_AT_LTE_RX_EQ_VAL_52AA		
#define PATH1_R_TSSI_BYPASS_AT_LTE_RX_EQ_VAL_52AA_M		
#define PATH1_R_TSSI_BYPASS_AT_GNT_WL_EQ_52AA		
#define PATH1_R_TSSI_BYPASS_AT_GNT_WL_EQ_52AA_M		
#define PATH1_R_TSSI_BYPASS_AT_GNT_WL_EQ_VAL_52AA		
#define PATH1_R_TSSI_BYPASS_AT_GNT_WL_EQ_VAL_52AA_M		
#define PATH1_R_TSSI_BYPASS_AT_GNT_BT_EQ_52AA		
#define PATH1_R_TSSI_BYPASS_AT_GNT_BT_EQ_52AA_M		
#define PATH1_R_TSSI_BYPASS_AT_GNT_BT_EQ_VAL_52AA		
#define PATH1_R_TSSI_BYPASS_AT_GNT_BT_EQ_VAL_52AA_M		
#define PATH1_R_TSSI_BYPASS_AT_GNT_BT_TX_EQ_52AA		
#define PATH1_R_TSSI_BYPASS_AT_GNT_BT_TX_EQ_52AA_M		
#define PATH1_R_TSSI_BYPASS_AT_GNT_BT_TX_EQ_VAL_52AA		
#define PATH1_R_TSSI_BYPASS_AT_GNT_BT_TX_EQ_VAL_52AA_M		
#define PATH1_R_TSSI_BYPASS_AT_FTM_A2A_AFELBK_EQ1_52AA		
#define PATH1_R_TSSI_BYPASS_AT_FTM_A2A_AFELBK_EQ1_52AA_M		
#define PATH1_R_TSSI_BYPASS_AT_FTM_LBK_EQ1_52AA		
#define PATH1_R_TSSI_BYPASS_AT_FTM_LBK_EQ1_52AA_M		
#define PATH1_R_TSSI_BYPASS_AT_FTM_RFLBK_EQ1_52AA		
#define PATH1_R_TSSI_BYPASS_AT_FTM_RFLBK_EQ1_52AA_M		
#define PATH1_R_GAIN_TX_GAPK_FORCE_VAL_52AA		
#define PATH1_R_GAIN_TX_GAPK_FORCE_VAL_52AA_M		
#define PATH1_R_GAIN_TX_GAPK_FORCE_ON_52AA		
#define PATH1_R_GAIN_TX_GAPK_FORCE_ON_52AA_M		
#define PATH1_R_GAIN_TX_PAD_FORCE_VAL_52AA		
#define PATH1_R_GAIN_TX_PAD_FORCE_VAL_52AA_M		
#define PATH1_R_GAIN_TX_PAD_FORCE_ON_52AA		
#define PATH1_R_GAIN_TX_PAD_FORCE_ON_52AA_M		
#define PATH1_R_GAIN_TX_FORCE_VAL_52AA		
#define PATH1_R_GAIN_TX_FORCE_VAL_52AA_M		
#define PATH1_R_GAIN_TX_FORCE_ON_52AA		
#define PATH1_R_GAIN_TX_FORCE_ON_52AA_M		
#define PATH1_R_TSSISWING_LIM_PEAK_OFDM_52AA		
#define PATH1_R_TSSISWING_LIM_PEAK_OFDM_52AA_M		
#define PATH1_R_TSSISWING_LIM_PEAK_CCK_52AA		
#define PATH1_R_TSSISWING_LIM_PEAK_CCK_52AA_M		
#define PATH1_R_CLR_TXAGC_OFST_IF_VAL_CHANGE_EN_52AA		
#define PATH1_R_CLR_TXAGC_OFST_IF_VAL_CHANGE_EN_52AA_M		
#define PATH1_R_TSSI_TRACK_AT_SMALL_SWING_52AA		
#define PATH1_R_TSSI_TRACK_AT_SMALL_SWING_52AA_M		
#define PATH1_R_BYPASS_TSSI_CCK_EN_52AA		
#define PATH1_R_BYPASS_TSSI_CCK_EN_52AA_M		
#define PATH1_R_BYPASS_TSSI_LEGACY_EN_52AA		
#define PATH1_R_BYPASS_TSSI_LEGACY_EN_52AA_M		
#define PATH1_R_BYPASS_TSSI_HT_EN_52AA		
#define PATH1_R_BYPASS_TSSI_HT_EN_52AA_M		
#define PATH1_R_BYPASS_TSSI_VHT_EN_52AA		
#define PATH1_R_BYPASS_TSSI_VHT_EN_52AA_M		
#define PATH1_R_BYPASS_TSSI_HE_EN_52AA		
#define PATH1_R_BYPASS_TSSI_HE_EN_52AA_M		
#define PATH1_R_BYPASS_TSSI_HE_ER_SU_EN_52AA		
#define PATH1_R_BYPASS_TSSI_HE_ER_SU_EN_52AA_M		
#define PATH1_R_BYPASS_TSSI_HE_TB_EN_52AA		
#define PATH1_R_BYPASS_TSSI_HE_TB_EN_52AA_M		
#define PATH1_R_RF_GAP_CAL_BND0_52AA		
#define PATH1_R_RF_GAP_CAL_BND0_52AA_M		
#define PATH1_R_RF_GAP_CAL_BND1_52AA		
#define PATH1_R_RF_GAP_CAL_BND1_52AA_M		
#define PATH1_R_RF_GAP_CAL_BND2_52AA		
#define PATH1_R_RF_GAP_CAL_BND2_52AA_M		
#define PATH1_R_TSSI_ADC_OFST_BND01_52AA		
#define PATH1_R_TSSI_ADC_OFST_BND01_52AA_M		
#define PATH1_R_TSSI_RF_GAP_BY_RANGE_EN_52AA		
#define PATH1_R_TSSI_RF_GAP_BY_RANGE_EN_52AA_M		
#define PATH1_R_TSSI_RF_GAP_BY_RANGE_DCK_EN_52AA		
#define PATH1_R_TSSI_RF_GAP_BY_RANGE_DCK_EN_52AA_M		
#define PATH1_R_TSSI_ADC_OFST_BND12_52AA		
#define PATH1_R_TSSI_ADC_OFST_BND12_52AA_M		
#define PATH1_R_TSSI_ADC_OFST_BND22_52AA		
#define PATH1_R_TSSI_ADC_OFST_BND22_52AA_M		
#define PATH1_R_ADC_FIFO_PATH_EN_FORCE_ON_52AA		
#define PATH1_R_ADC_FIFO_PATH_EN_FORCE_ON_52AA_M		
#define PATH1_R_TXINFO_CH_WITH_DATA_DECODE_52AA		
#define PATH1_R_TXINFO_CH_WITH_DATA_DECODE_52AA_M		
#define PATH1_R_BYPASS_TSSI_VHT_MU_EN_52AA		
#define PATH1_R_BYPASS_TSSI_VHT_MU_EN_52AA_M		
#define PATH1_R_BYPASS_TSSI_HE_MU_EN_52AA		
#define PATH1_R_BYPASS_TSSI_HE_MU_EN_52AA_M		
#define PATH1_R_BYPASS_TSSI_HE_RU_EN_52AA		
#define PATH1_R_BYPASS_TSSI_HE_RU_EN_52AA_M		
#define PATH1_R_BYPASS_TSSI_TXBF_EN_52AA		
#define PATH1_R_BYPASS_TSSI_TXBF_EN_52AA_M		
#define PATH1_R_TSSI_SLOPE_CAL_PA_SEL0_52AA		
#define PATH1_R_TSSI_SLOPE_CAL_PA_SEL0_52AA_M		
#define PATH1_R_TSSI_SLOPE_CAL_PA_SEL1_52AA		
#define PATH1_R_TSSI_SLOPE_CAL_PA_SEL1_52AA_M		
#define PATH1_R_TSSI_SLOPE_CAL_PA_SEL2_52AA		
#define PATH1_R_TSSI_SLOPE_CAL_PA_SEL2_52AA_M		
#define PATH1_R_TSSI_SLOPE_CAL_PA_SEL3_52AA		
#define PATH1_R_TSSI_SLOPE_CAL_PA_SEL3_52AA_M		
#define PATH1_R_TSSI_SLOPE_CAL_SEL_IPA_52AA		
#define PATH1_R_TSSI_SLOPE_CAL_SEL_IPA_52AA_M		
#define PATH1_R_TX_GAIN_CCK_MORE_ADJ_52AA		
#define PATH1_R_TX_GAIN_CCK_MORE_ADJ_52AA_M		
#define PATH1_R_TX_GAIN_SCALE_FORCE_VAL_52AA		
#define PATH1_R_TX_GAIN_SCALE_FORCE_VAL_52AA_M		
#define PATH1_R_TX_GAIN_SCALE_FORCE_ON_52AA		
#define PATH1_R_TX_GAIN_SCALE_FORCE_ON_52AA_M		
#define PATH1_R_TX_LSTF_PW_EST_STARTING_SHIFT_52AA		
#define PATH1_R_TX_LSTF_PW_EST_STARTING_SHIFT_52AA_M		
#define PATH1_R_TX_LSTF_PW_EST_LEN_52AA		
#define PATH1_R_TX_LSTF_PW_EST_LEN_52AA_M		
#define PATH1_R_TX_LSTF_PW_EST_SEL_EVEN_52AA		
#define PATH1_R_TX_LSTF_PW_EST_SEL_EVEN_52AA_M		
#define PATH1_R_TSSI_C_MAP_UNFIX_52AA		
#define PATH1_R_TSSI_C_MAP_UNFIX_52AA_M		
#define PATH1_R_BYPASS_TSSI_HE_TB_CH_WITH_DATA_52AA		
#define PATH1_R_BYPASS_TSSI_HE_TB_CH_WITH_DATA_52AA_M		
#define PATH1_R_TSSI_BYPASS_TXPW_MAX_52AA		
#define PATH1_R_TSSI_BYPASS_TXPW_MAX_52AA_M		
#define PATH1_R_TSSI_BYPASS_TXPW_MIN_52AA		
#define PATH1_R_TSSI_BYPASS_TXPW_MIN_52AA_M		
#define PATH1_R_DELTA_TSSI_TOP_GCK_FORCE_ON_52AA		
#define PATH1_R_DELTA_TSSI_TOP_GCK_FORCE_ON_52AA_M		
#define PATH1_R_TX_GAIN_SPLIT_FOR_DPD_PRE_52AA		
#define PATH1_R_TX_GAIN_SPLIT_FOR_DPD_PRE_52AA_M		
#define PATH1_R_TX_GAIN_SPLIT_FOR_DPD_POST_52AA		
#define PATH1_R_TX_GAIN_SPLIT_FOR_DPD_POST_52AA_M		
#define PATH1_R_TXPW_SPLIT_FOR_DPD_52AA		
#define PATH1_R_TXPW_SPLIT_FOR_DPD_52AA_M		
#define PATH1_R_TXAGC_TP_MASK_EN_52AA		
#define PATH1_R_TXAGC_TP_MASK_EN_52AA_M		
#define PATH1_R_TSSI_BYPASS_BY_C_MAX_52AA		
#define PATH1_R_TSSI_BYPASS_BY_C_MAX_52AA_M		
#define PATH1_R_TSSI_BYPASS_BY_C_MIN_52AA		
#define PATH1_R_TSSI_BYPASS_BY_C_MIN_52AA_M		
#define PATH1_R_TSSI_BYPASS_BY_C_SEL_52AA		
#define PATH1_R_TSSI_BYPASS_BY_C_SEL_52AA_M		
#define PATH1_R_TSSI_BYPASS_AVG_R_SMALLER_THAN_TH_52AA		
#define PATH1_R_TSSI_BYPASS_AVG_R_SMALLER_THAN_TH_52AA_M		
#define PATH1_R_TXAGC_OFST_FIX_ERR_MAX_52AA		
#define PATH1_R_TXAGC_OFST_FIX_ERR_MAX_52AA_M		
#define PATH1_R_TXAGC_OFST_FIX_ERR_MIN_52AA		
#define PATH1_R_TXAGC_OFST_FIX_ERR_MIN_52AA_M		
#define PATH1_R_TXAGC_OFST_FIX_52AA		
#define PATH1_R_TXAGC_OFST_FIX_52AA_M		
#define PATH1_R_TSSI_C_FORCE_VAL_52AA		
#define PATH1_R_TSSI_C_FORCE_VAL_52AA_M		
#define PATH1_R_TSSI_C_FORCE_ON_52AA		
#define PATH1_R_TSSI_C_FORCE_ON_52AA_M		
#define PATH1_R_TXPW_RSTB_MAN_ON_52AA		0x7DDC
#define PATH1_R_TXPW_RSTB_MAN_ON_52AA_M		0x40000000
#define PATH1_R_TXPW_RSTB_MAN_52AA		
#define PATH1_R_TXPW_RSTB_MAN_52AA_M		
#define PATH1_R_TXAGC_OFDM_REF_CW_OFST_52AA	0x78E0	
#define PATH1_R_TXAGC_OFDM_REF_CW_OFST_52AA_M	0x3FF	
#define PATH1_R_TXAGC_CCK_REF_CW_OFST_52AA		
#define PATH1_R_TXAGC_CCK_REF_CW_OFST_52AA_M		
#define PATH1_R_TSSI_OFDM_ADC_SAMPLING_SHIFT_52AA		
#define PATH1_R_TSSI_OFDM_ADC_SAMPLING_SHIFT_52AA_M		
#define PATH1_R_TXPW_RDY_NO_DLY_52AA		
#define PATH1_R_TXPW_RDY_NO_DLY_52AA_M		
#define PATH1_R_TSSI_OFDM_ADC_SAMPLING_SHIFT_HE_TB_52AA		
#define PATH1_R_TSSI_OFDM_ADC_SAMPLING_SHIFT_HE_TB_52AA_M		
#define PATH1_R_FORCE_RFC_PREAMLE_PW_TYPE_ON_52AA		
#define PATH1_R_FORCE_RFC_PREAMLE_PW_TYPE_ON_52AA_M		
#define PATH1_R_FORCE_RFC_PREAMLE_PW_TYPE_VAL_52AA		
#define PATH1_R_FORCE_RFC_PREAMLE_PW_TYPE_VAL_52AA_M		
#define PATH1_R_TXAGC_OFST_MOVING_AVG_LEN_52AA		
#define PATH1_R_TXAGC_OFST_MOVING_AVG_LEN_52AA_M		
#define PATH1_R_TXAGC_OFST_MOVING_AVG_CLR_52AA		
#define PATH1_R_TXAGC_OFST_MOVING_AVG_CLR_52AA_M		
#define PATH1_R_TXAGC_OFST_MOVING_AVG_INI_DIS_52AA		
#define PATH1_R_TXAGC_OFST_MOVING_AVG_INI_DIS_52AA_M		
#define PATH1_R_TXAGC_OFST_MOVING_AVG_RPT_SEL_52AA		
#define PATH1_R_TXAGC_OFST_MOVING_AVG_RPT_SEL_52AA_M		
#define PATH1_R_TX_LSTF_PW_EST_STARTING_SHIFT_MORE_52AA		
#define PATH1_R_TX_LSTF_PW_EST_STARTING_SHIFT_MORE_52AA_M		
#define PATH1_R_TSSI_BYPASS_FINAL_CODE_MAX_52AA		
#define PATH1_R_TSSI_BYPASS_FINAL_CODE_MAX_52AA_M		
#define PATH1_R_TSSI_BYPASS_FINAL_CODE_MIN_52AA		
#define PATH1_R_TSSI_BYPASS_FINAL_CODE_MIN_52AA_M		
#define PATH1_R_GOTHROUGH_TX_GAIN_POST_DPD_52AA		
#define PATH1_R_GOTHROUGH_TX_GAIN_POST_DPD_52AA_M		
#define PATH1_R_TX_GAIN_SCALE_POST_DPD_FORCE_ON_52AA		
#define PATH1_R_TX_GAIN_SCALE_POST_DPD_FORCE_ON_52AA_M		
#define PATH1_R_TX_GAIN_SCALE_POST_DPD_FORCE_VAL_52AA		
#define PATH1_R_TX_GAIN_SCALE_POST_DPD_FORCE_VAL_52AA_M		
#define PATH1_R_RF_GAP_CAL_OFST_BND00_10BITS_52AA		
#define PATH1_R_RF_GAP_CAL_OFST_BND00_10BITS_52AA_M		
#define PATH1_R_RF_GAP_CAL_OFST_BND01_10BITS_52AA		
#define PATH1_R_RF_GAP_CAL_OFST_BND01_10BITS_52AA_M		
#define PATH1_R_RF_GAP_CAL_OFST_BND12_10BITS_52AA		
#define PATH1_R_RF_GAP_CAL_OFST_BND12_10BITS_52AA_M		
#define PATH1_R_RF_GAP_CAL_OFST_BND22_10BITS_52AA		
#define PATH1_R_RF_GAP_CAL_OFST_BND22_10BITS_52AA_M		
#define PATH1_R_LOG_VAL_OFST_CCK_52AA		
#define PATH1_R_LOG_VAL_OFST_CCK_52AA_M		
#define PATH1_R_LOG_VAL_OFST_OFDM_52AA		
#define PATH1_R_LOG_VAL_OFST_OFDM_52AA_M		
#define PATH1_R_UPD_TXAGC_OFST_LATENCY_52AA		
#define PATH1_R_UPD_TXAGC_OFST_LATENCY_52AA_M		
#define PATH1_R_TSSI_UPD_TMETER_EN_52AA		
#define PATH1_R_TSSI_UPD_TMETER_EN_52AA_M		
#define FPGA_DC_OFST_0_52AA		
#define FPGA_DC_OFST_0_52AA_M		
#define FPGA_DC_OFST_1_52AA		
#define FPGA_DC_OFST_1_52AA_M		
#define FPGA_DC_OFST_2_52AA		
#define FPGA_DC_OFST_2_52AA_M		
#define FPGA_DC_OFST_3_52AA		
#define FPGA_DC_OFST_3_52AA_M		
#define FPGA_DC_OFST_4_52AA		
#define FPGA_DC_OFST_4_52AA_M		
#define FPGA_DC_OFST_5_52AA		
#define FPGA_DC_OFST_5_52AA_M		
#define FPGA_DC_OFST_6_52AA		
#define FPGA_DC_OFST_6_52AA_M		
#define FPGA_DC_OFST_7_52AA		
#define FPGA_DC_OFST_7_52AA_M		
#define FPGA_DC_OFST_8_52AA		
#define FPGA_DC_OFST_8_52AA_M		
#define FPGA_DC_OFST_9_52AA		
#define FPGA_DC_OFST_9_52AA_M		
#define FPGA_DC_OFST_10_52AA		
#define FPGA_DC_OFST_10_52AA_M		
#define FPGA_DC_OFST_11_52AA		
#define FPGA_DC_OFST_11_52AA_M		
#define FPGA_DC_OFST_12_52AA		
#define FPGA_DC_OFST_12_52AA_M		
#define FPGA_DC_OFST_13_52AA		
#define FPGA_DC_OFST_13_52AA_M		
#define INV_TIASHRINK_52AA		
#define INV_TIASHRINK_52AA_M		

#endif

