gs vdivsd xmm8,xmm7,qword [rsp]
vdivsd xmm8,xmm7,qword [r11 + r11 * 2 + 0x76dc93c8]
gs vdivsd xmm8,xmm7,qword [r12]
vdivsd xmm8,xmm0,qword [rsp]
vdivsd xmm8,xmm0,qword [r11 + r11 * 2 + 0x76dc93c8]
gs vdivsd xmm8,xmm0,qword [r12]
vdivsd xmm8,xmm1,qword [rsp]
vdivsd xmm8,xmm1,qword [r11 + r11 * 2 + 0x76dc93c8]
gs vdivsd xmm8,xmm1,qword [r12]
vdivsd xmm0,xmm7,qword [rsp]
gs vdivsd xmm0,xmm7,qword [r11 + r11 * 2 + 0x76dc93c8]
gs vdivsd xmm0,xmm7,qword [r12]
vdivsd xmm0,xmm0,qword [rsp]
gs vdivsd xmm0,xmm0,qword [r11 + r11 * 2 + 0x76dc93c8]
gs vdivsd xmm0,xmm0,qword [r12]
vdivsd xmm0,xmm1,qword [rsp]
gs vdivsd xmm0,xmm1,qword [r11 + r11 * 2 + 0x76dc93c8]
gs vdivsd xmm0,xmm1,qword [r12]
vdivsd xmm5,xmm7,qword [rsp]
gs vdivsd xmm5,xmm7,qword [r11 + r11 * 2 + 0x76dc93c8]
vdivsd xmm5,xmm7,qword [r12]
vdivsd xmm5,xmm0,qword [rsp]
vdivsd xmm5,xmm0,qword [r11 + r11 * 2 + 0x76dc93c8]
vdivsd xmm5,xmm0,qword [r12]
vdivsd xmm5,xmm1,qword [rsp]
vdivsd xmm5,xmm1,qword [r11 + r11 * 2 + 0x76dc93c8]
vdivsd xmm5,xmm1,qword [r12]
vdivsd xmm9,xmm2,qword [edx - 0x80000000]
a32 gs vdivsd xmm9,xmm2,qword [ebx + 8 * edx]
gs vdivsd xmm9,xmm2,qword [esp]
gs vdivsd xmm9,xmm15,qword [edx - 0x80000000]
gs a32 vdivsd xmm9,xmm15,qword [ebx + 8 * edx]
a32 gs vdivsd xmm9,xmm15,qword [esp]
vdivsd xmm9,xmm14,qword [edx - 0x80000000]
gs a32 vdivsd xmm9,xmm14,qword [ebx + 8 * edx]
a32 vdivsd xmm9,xmm14,qword [esp]
gs vdivsd xmm7,xmm2,qword [edx - 0x80000000]
gs a32 vdivsd xmm7,xmm2,qword [ebx + 8 * edx]
a32 vdivsd xmm7,xmm2,qword [esp]
vdivsd xmm7,xmm15,qword [edx - 0x80000000]
gs a32 vdivsd xmm7,xmm15,qword [ebx + 8 * edx]
a32 vdivsd xmm7,xmm15,qword [esp]
a32 gs vdivsd xmm7,xmm14,qword [edx - 0x80000000]
gs a32 vdivsd xmm7,xmm14,qword [ebx + 8 * edx]
a32 vdivsd xmm7,xmm14,qword [esp]
a32 vdivsd xmm3,xmm2,qword [edx - 0x80000000]
a32 vdivsd xmm3,xmm2,qword [ebx + 8 * edx]
gs vdivsd xmm3,xmm2,qword [esp]
vdivsd xmm3,xmm15,qword [edx - 0x80000000]
a32 vdivsd xmm3,xmm15,qword [ebx + 8 * edx]
gs a32 vdivsd xmm3,xmm15,qword [esp]
a32 vdivsd xmm3,xmm14,qword [edx - 0x80000000]
gs vdivsd xmm3,xmm14,qword [ebx + 8 * edx]
a32 gs vdivsd xmm3,xmm14,qword [esp]
vdivsd xmm5,xmm3,qword [r14 + 1 * rdx + 0x7FFFFFFF]
vdivsd xmm5,xmm3,qword [rbp]
gs vdivsd xmm5,xmm3,qword [rax]
gs vdivsd xmm5,xmm10,qword [r14 + 1 * rdx + 0x7FFFFFFF]
vdivsd xmm5,xmm10,qword [rbp]
vdivsd xmm5,xmm10,qword [rax]
vdivsd xmm5,xmm8,qword [r14 + 1 * rdx + 0x7FFFFFFF]
gs vdivsd xmm5,xmm8,qword [rbp]
vdivsd xmm5,xmm8,qword [rax]
gs vdivsd xmm14,xmm3,qword [r14 + 1 * rdx + 0x7FFFFFFF]
gs vdivsd xmm14,xmm3,qword [rbp]
vdivsd xmm14,xmm3,qword [rax]
gs vdivsd xmm14,xmm10,qword [r14 + 1 * rdx + 0x7FFFFFFF]
gs vdivsd xmm14,xmm10,qword [rbp]
gs vdivsd xmm14,xmm10,qword [rax]
gs vdivsd xmm14,xmm8,qword [r14 + 1 * rdx + 0x7FFFFFFF]
vdivsd xmm14,xmm8,qword [rbp]
vdivsd xmm14,xmm8,qword [rax]
gs vdivsd xmm4,xmm3,qword [r14 + 1 * rdx + 0x7FFFFFFF]
gs vdivsd xmm4,xmm3,qword [rbp]
vdivsd xmm4,xmm3,qword [rax]
gs vdivsd xmm4,xmm10,qword [r14 + 1 * rdx + 0x7FFFFFFF]
vdivsd xmm4,xmm10,qword [rbp]
gs vdivsd xmm4,xmm10,qword [rax]
vdivsd xmm4,xmm8,qword [r14 + 1 * rdx + 0x7FFFFFFF]
vdivsd xmm4,xmm8,qword [rbp]
gs vdivsd xmm4,xmm8,qword [rax]
a32 gs vdivsd xmm3,xmm14,qword [esp + 1 * ebp]
gs vdivsd xmm3,xmm14,qword [edx - 0x80000000]
a32 vdivsd xmm3,xmm14,qword [r12d]
gs a32 vdivsd xmm3,xmm11,qword [esp + 1 * ebp]
a32 vdivsd xmm3,xmm11,qword [edx - 0x80000000]
gs a32 vdivsd xmm3,xmm11,qword [r12d]
gs a32 vdivsd xmm3,xmm7,qword [esp + 1 * ebp]
gs a32 vdivsd xmm3,xmm7,qword [edx - 0x80000000]
a32 gs vdivsd xmm3,xmm7,qword [r12d]
a32 gs vdivsd xmm8,xmm14,qword [esp + 1 * ebp]
gs a32 vdivsd xmm8,xmm14,qword [edx - 0x80000000]
a32 vdivsd xmm8,xmm14,qword [r12d]
gs vdivsd xmm8,xmm11,qword [esp + 1 * ebp]
a32 gs vdivsd xmm8,xmm11,qword [edx - 0x80000000]
a32 gs vdivsd xmm8,xmm11,qword [r12d]
gs vdivsd xmm8,xmm7,qword [esp + 1 * ebp]
a32 gs vdivsd xmm8,xmm7,qword [edx - 0x80000000]
a32 vdivsd xmm8,xmm7,qword [r12d]
gs vdivsd xmm11,xmm14,qword [esp + 1 * ebp]
a32 gs vdivsd xmm11,xmm14,qword [edx - 0x80000000]
gs vdivsd xmm11,xmm14,qword [r12d]
a32 gs vdivsd xmm11,xmm11,qword [esp + 1 * ebp]
a32 vdivsd xmm11,xmm11,qword [edx - 0x80000000]
gs vdivsd xmm11,xmm11,qword [r12d]
a32 gs vdivsd xmm11,xmm7,qword [esp + 1 * ebp]
gs vdivsd xmm11,xmm7,qword [edx - 0x80000000]
gs vdivsd xmm11,xmm7,qword [r12d]
gs a32 vdivsd xmm12,xmm7,xmm6
vdivsd xmm12,xmm7,xmm8
gs a32 vdivsd xmm12,xmm7,xmm2
vdivsd xmm12,xmm8,xmm6
a32 gs vdivsd xmm12,xmm8,xmm8
a32 gs vdivsd xmm12,xmm8,xmm2
gs vdivsd xmm12,xmm9,xmm6
vdivsd xmm12,xmm9,xmm8
a32 gs vdivsd xmm12,xmm9,xmm2
vdivsd xmm0,xmm7,xmm6
a32 gs vdivsd xmm0,xmm7,xmm8
a32 vdivsd xmm0,xmm7,xmm2
a32 vdivsd xmm0,xmm8,xmm6
gs a32 vdivsd xmm0,xmm8,xmm8
gs a32 vdivsd xmm0,xmm8,xmm2
gs a32 vdivsd xmm0,xmm9,xmm6
a32 gs vdivsd xmm0,xmm9,xmm8
a32 vdivsd xmm0,xmm9,xmm2
vdivsd xmm5,xmm7,xmm6
gs vdivsd xmm5,xmm7,xmm8
gs a32 vdivsd xmm5,xmm7,xmm2
gs a32 vdivsd xmm5,xmm8,xmm6
gs vdivsd xmm5,xmm8,xmm8
vdivsd xmm5,xmm8,xmm2
a32 gs vdivsd xmm5,xmm9,xmm6
a32 gs vdivsd xmm5,xmm9,xmm8
gs vdivsd xmm5,xmm9,xmm2
vdivsd xmm10,xmm12,xmm10
gs vdivsd xmm10,xmm12,xmm0
gs a32 vdivsd xmm10,xmm12,xmm7
a32 gs vdivsd xmm10,xmm5,xmm10
a32 vdivsd xmm10,xmm5,xmm0
a32 gs vdivsd xmm10,xmm5,xmm7
vdivsd xmm10,xmm0,xmm10
gs vdivsd xmm10,xmm0,xmm0
a32 vdivsd xmm10,xmm0,xmm7
a32 gs vdivsd xmm2,xmm12,xmm10
a32 vdivsd xmm2,xmm12,xmm0
gs vdivsd xmm2,xmm12,xmm7
vdivsd xmm2,xmm5,xmm10
gs vdivsd xmm2,xmm5,xmm0
a32 gs vdivsd xmm2,xmm5,xmm7
a32 vdivsd xmm2,xmm0,xmm10
gs a32 vdivsd xmm2,xmm0,xmm0
a32 vdivsd xmm2,xmm0,xmm7
a32 gs vdivsd xmm1,xmm12,xmm10
vdivsd xmm1,xmm12,xmm0
gs a32 vdivsd xmm1,xmm12,xmm7
a32 gs vdivsd xmm1,xmm5,xmm10
vdivsd xmm1,xmm5,xmm0
a32 vdivsd xmm1,xmm5,xmm7
a32 vdivsd xmm1,xmm0,xmm10
vdivsd xmm1,xmm0,xmm0
a32 vdivsd xmm1,xmm0,xmm7
