
---------- Begin Simulation Statistics ----------
final_tick                                13591049290                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 109439                       # Simulator instruction rate (inst/s)
host_mem_usage                                 661008                       # Number of bytes of host memory used
host_op_rate                                   218164                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   103.17                       # Real time elapsed on the host
host_tick_rate                              131736742                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11290577                       # Number of instructions simulated
sim_ops                                      22507585                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.013591                       # Number of seconds simulated
sim_ticks                                 13591049290                       # Number of ticks simulated
system.cpu.cc_regfile_reads                   8125939                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  6522532                       # number of cc regfile writes
system.cpu.committedInsts                    11290577                       # Number of Instructions Simulated
system.cpu.committedOps                      22507585                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.645608                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.645608                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   9617357                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  9567612                       # number of floating regfile writes
system.cpu.idleCycles                           38992                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                29025                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1625415                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.081657                       # Inst execution rate
system.cpu.iew.exec_refs                     14491186                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      26754                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 8392863                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               4865749                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                  1                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              4961                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                27443                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            22850490                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              14464432                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             53183                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              32309573                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  61446                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               4540295                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  25417                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               4695614                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents             15                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1463                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          27562                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  23386424                       # num instructions consuming a value
system.cpu.iew.wb_count                      22631690                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.724134                       # average fanout of values written-back
system.cpu.iew.wb_producers                  16934899                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.757662                       # insts written-back per cycle
system.cpu.iew.wb_sent                       22633158                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 40362728                       # number of integer regfile reads
system.cpu.int_regfile_writes                11387927                       # number of integer regfile writes
system.cpu.ipc                               0.377985                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.377985                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               793      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              11490748     35.51%     35.51% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    5      0.00%     35.51% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    22      0.00%     35.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             3203577      9.90%     45.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     45.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     45.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     45.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     45.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     45.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     45.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     45.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     45.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     45.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  208      0.00%     45.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     45.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   48      0.00%     45.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 219      0.00%     45.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     45.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     45.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     45.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     45.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     45.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     45.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         1594380      4.93%     50.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     50.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     50.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     50.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     50.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     50.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        1569814      4.85%     55.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     55.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     55.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     55.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     55.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     55.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     55.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     55.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     55.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     55.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     55.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     55.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     55.19% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              5109771     15.79%     70.98% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                1728      0.01%     70.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         9366332     28.94%     99.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          25111      0.08%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               32362756                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                17618412                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            33439042                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      9592098                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            9845585                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     3564907                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.110155                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  100714      2.83%      2.83% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      2.83% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      2.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      2.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      2.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      2.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      2.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      2.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      2.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      2.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      2.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      2.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      2.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     11      0.00%      2.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      2.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      1      0.00%      2.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     2      0.00%      2.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      2.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      2.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      2.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      2.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      2.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      2.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      2.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      2.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      2.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      2.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      2.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      2.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            16046      0.45%      3.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      3.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      3.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      3.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      3.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      3.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      3.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      3.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      3.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      3.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      3.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      3.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      3.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      3.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      3.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      3.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      3.28% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                1654902     46.42%     49.70% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    21      0.00%     49.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead           1793203     50.30%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                7      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               18308458                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           64713959                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     13039592                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          13347818                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   22850487                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  32362756                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                   3                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          342899                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             31135                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              3                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       496095                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      29831447                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.084854                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.885520                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            19754235     66.22%     66.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             3044837     10.21%     76.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1119133      3.75%     80.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1157206      3.88%     84.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             2161926      7.25%     91.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             1354694      4.54%     95.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              687591      2.30%     98.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              353285      1.18%     99.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              198540      0.67%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        29831447                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.083438                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads               981                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              954                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              4865749                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               27443                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                17751336                       # number of misc regfile reads
system.cpu.numCycles                         29870439                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                             295                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    10                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       170685                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        374742                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1590318                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        96281                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      3182114                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          96281                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 1689234                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1688003                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             25448                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1661912                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 1661155                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.954450                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                     299                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             285                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 19                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              266                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted           91                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts          346952                       # The number of squashed insts skipped by commit
system.cpu.commit.branchMispredicts             25385                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     29775400                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     0.755912                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.057999                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        25035306     84.08%     84.08% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1          544606      1.83%     85.91% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          527899      1.77%     87.68% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         1560154      5.24%     92.92% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4           17093      0.06%     92.98% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          125757      0.42%     93.40% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6           40819      0.14%     93.54% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          105480      0.35%     93.89% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         1818286      6.11%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     29775400                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             11290577                       # Number of instructions committed
system.cpu.commit.opsCommitted               22507585                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     4810626                       # Number of memory references committed
system.cpu.commit.loads                       4784452                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    1620560                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    9542479                       # Number of committed floating point instructions.
system.cpu.commit.integer                    16130166                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                   143                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass          279      0.00%      0.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     11392610     50.62%     50.62% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult            5      0.00%     50.62% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv           21      0.00%     50.62% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd      3139623     13.95%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu           96      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt           46      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc          215      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd      1594320      7.08%     71.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     71.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     71.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     71.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     71.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     71.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult      1569744      6.97%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      1620342      7.20%     85.83% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite         1140      0.01%     85.83% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead      3164110     14.06%     99.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite        25034      0.11%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     22507585                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       1818286                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      1383219                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1383219                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1383219                       # number of overall hits
system.cpu.dcache.overall_hits::total         1383219                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      3539434                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3539434                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      3539434                       # number of overall misses
system.cpu.dcache.overall_misses::total       3539434                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 178101560452                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 178101560452                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 178101560452                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 178101560452                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4922653                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4922653                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4922653                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4922653                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.719009                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.719009                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.719009                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.719009                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 50319.220658                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 50319.220658                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 50319.220658                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 50319.220658                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      8729427                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1212784                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     7.197841                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1682                       # number of writebacks
system.cpu.dcache.writebacks::total              1682                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1948109                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1948109                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1948109                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1948109                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1591325                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1591325                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1591325                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1591325                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  34331712867                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  34331712867                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  34331712867                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  34331712867                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.323266                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.323266                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.323266                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.323266                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 21574.293665                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 21574.293665                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 21574.293665                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 21574.293665                       # average overall mshr miss latency
system.cpu.dcache.replacements                1590300                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1357159                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1357159                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      3539319                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3539319                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 178092804890                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 178092804890                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4896478                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4896478                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.722830                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.722830                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 50318.381838                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 50318.381838                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data      1948107                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1948107                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      1591212                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1591212                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  34323163875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  34323163875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.324971                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.324971                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 21570.453136                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 21570.453136                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        26060                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          26060                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          115                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          115                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      8755562                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      8755562                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        26175                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        26175                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004394                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004394                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 76135.321739                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 76135.321739                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          113                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          113                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      8548992                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      8548992                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004317                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004317                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 75654.796460                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75654.796460                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  13591049290                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1019.778010                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2974545                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1591324                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              1.869227                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            174720                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1019.778010                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.995877                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.995877                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          319                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          686                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          21281936                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         21281936                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13591049290                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  1150299                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              25247985                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   2055426                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               1352320                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  25417                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              1626850                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                   215                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               23111104                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                   875                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     4928434                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                       26757                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        127369                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            19                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13591049290                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  13591049290                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13591049290                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            3347286                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       11826063                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     1689234                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1661473                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      26457395                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                   51250                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  160                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles           946                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            2                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           33                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   3326820                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                  7798                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           29831447                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              0.790521                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             2.061901                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 24610784     82.50%     82.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  1505247      5.05%     87.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   175337      0.59%     88.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   196120      0.66%     88.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   207391      0.70%     89.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  1507082      5.05%     94.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                    78017      0.26%     94.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   106713      0.36%     95.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  1444756      4.84%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             29831447                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.056552                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.395912                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      3326208                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3326208                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      3326208                       # number of overall hits
system.cpu.icache.overall_hits::total         3326208                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          612                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            612                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          612                       # number of overall misses
system.cpu.icache.overall_misses::total           612                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     46702109                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     46702109                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     46702109                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     46702109                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      3326820                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3326820                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      3326820                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3326820                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000184                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000184                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000184                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000184                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 76310.635621                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 76310.635621                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 76310.635621                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 76310.635621                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          388                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    77.600000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           17                       # number of writebacks
system.cpu.icache.writebacks::total                17                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          140                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          140                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          140                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          140                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          472                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          472                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          472                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          472                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     37348219                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     37348219                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     37348219                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     37348219                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000142                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000142                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000142                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000142                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 79127.582627                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 79127.582627                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 79127.582627                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 79127.582627                       # average overall mshr miss latency
system.cpu.icache.replacements                     17                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      3326208                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3326208                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          612                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           612                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     46702109                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     46702109                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      3326820                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3326820                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000184                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000184                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 76310.635621                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 76310.635621                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          140                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          140                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          472                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          472                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     37348219                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     37348219                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000142                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000142                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 79127.582627                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79127.582627                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  13591049290                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           415.517830                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3326679                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               471                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           7063.012739                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             86905                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   415.517830                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.405779                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.405779                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          453                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          413                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.442383                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6654111                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6654111                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13591049290                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           7280                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     3326985                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           208                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13591049290                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  13591049290                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13591049290                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                         187                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                   81297                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                    2                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                  15                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                   1269                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                1192789                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  13591049290                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                  25417                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  1666174                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                14202558                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles             34                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   2822778                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              11114486                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               22954706                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 84075                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                3221700                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                9286111                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                   7477                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands            27845822                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    47579211                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 21363491                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   9779156                       # Number of floating rename lookups
system.cpu.rename.committedMaps              27317465                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                   528351                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                       3                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                   3                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   7232471                       # count of insts added to the skid buffer
system.cpu.rob.reads                         50811404                       # The number of ROB reads
system.cpu.rob.writes                        45765146                       # The number of ROB writes
system.cpu.thread_0.numInsts                 11290577                       # Number of Instructions committed
system.cpu.thread_0.numOps                   22507585                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       455                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                    4                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data              1387734                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1387738                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   4                       # number of overall hits
system.l2.overall_hits::.cpu.data             1387734                       # number of overall hits
system.l2.overall_hits::total                 1387738                       # number of overall hits
system.l2.demand_misses::.cpu.inst                468                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             203590                       # number of demand (read+write) misses
system.l2.demand_misses::total                 204058                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               468                       # number of overall misses
system.l2.overall_misses::.cpu.data            203590                       # number of overall misses
system.l2.overall_misses::total                204058                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     36662080                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  18433812670                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      18470474750                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     36662080                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  18433812670                       # number of overall miss cycles
system.l2.overall_miss_latency::total     18470474750                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              472                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1591324                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1591796                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             472                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1591324                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1591796                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.991525                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.127937                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.128194                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.991525                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.127937                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.128194                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78337.777778                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 90543.802102                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 90515.808006                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78337.777778                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 90543.802102                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 90515.808006                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                1200                       # number of writebacks
system.l2.writebacks::total                      1200                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           468                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        203590                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            204058                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          468                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       203590                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           204058                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     32310205                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  16535866265                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  16568176470                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     32310205                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  16535866265                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  16568176470                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.991525                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.127937                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.128194                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.991525                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.127937                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.128194                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69038.899573                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 81221.407068                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81193.466906                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69038.899573                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 81221.407068                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81193.466906                       # average overall mshr miss latency
system.l2.replacements                         171410                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         1682                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             1682                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         1682                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         1682                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           17                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               17                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           17                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           17                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        95556                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         95556                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                 3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     3                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             109                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 109                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data      8353800                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       8353800                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           112                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               112                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.973214                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.973214                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 76640.366972                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76640.366972                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          109                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            109                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data      7338105                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      7338105                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.973214                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.973214                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 67322.064220                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67322.064220                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              4                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  4                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          468                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              468                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     36662080                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     36662080                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          472                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            472                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.991525                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.991525                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78337.777778                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78337.777778                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          468                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          468                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     32310205                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     32310205                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.991525                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.991525                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69038.899573                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69038.899573                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data       1387731                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1387731                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       203481                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          203481                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  18425458870                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  18425458870                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data      1591212                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1591212                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.127878                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.127878                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 90551.249846                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 90551.249846                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data       203481                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       203481                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  16528528160                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  16528528160                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.127878                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.127878                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 81228.852620                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81228.852620                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  13591049290                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 28578.192224                       # Cycle average of tags in use
system.l2.tags.total_refs                     3086557                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    204178                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     15.116991                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       7.082948                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        13.163050                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     28557.946226                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000216                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000402                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.871519                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.872137                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          160                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          696                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         6928                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        20873                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         4111                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  12932634                       # Number of tag accesses
system.l2.tags.data_accesses                 12932634                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13591049290                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      1200.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       467.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    203443.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004555467930                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           73                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           73                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              398073                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1109                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      204057                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1200                       # Number of write requests accepted
system.mem_ctrls.readBursts                    204057                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1200                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    147                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.93                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.12                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                204057                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1200                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  105737                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   94217                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3463                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     488                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples           73                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2590.917808                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    163.746425                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   5799.206573                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023           59     80.82%     80.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            2      2.74%     83.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            1      1.37%     84.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-11263            1      1.37%     86.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::15360-16383            8     10.96%     97.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::17408-18431            1      1.37%     98.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::21504-22527            1      1.37%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            73                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           73                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.095890                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.090992                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.413803                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               69     94.52%     94.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      1.37%     95.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                3      4.11%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            73                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    9408                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                13059648                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                76800                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    960.90                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      5.65                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   13590946005                       # Total gap between requests
system.mem_ctrls.avgGap                      66214.29                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        29888                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     13020352                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks        75200                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 2199094.371763550676                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 958009328.211331844330                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 5533053.290839768015                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          467                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       203590                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         1200                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     13408500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   8282889375                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 304857042675                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28711.99                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     40684.17                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 254047535.56                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        29888                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     13029760                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      13059648                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        29888                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        29888                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks        76800                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total        76800                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          467                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       203590                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         204057                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         1200                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          1200                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      2199094                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    958701548                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        960900643                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      2199094                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      2199094                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks      5650778                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total         5650778                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks      5650778                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      2199094                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    958701548                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       966551421                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               203910                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                1175                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        12993                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        12986                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        12793                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        12583                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        12741                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        12562                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        12851                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        12920                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        12899                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        12873                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        12581                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        12579                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        12600                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        12556                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        12608                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        12785                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2           39                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3           19                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          130                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            5                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          168                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          257                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          258                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          261                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10           30                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            8                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              4472985375                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1019550000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         8296297875                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                21936.08                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           40686.08                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              113957                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               1047                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            55.89                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           89.11                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        90068                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   145.709642                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    92.949368                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   230.433371                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        61792     68.61%     68.61% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        20776     23.07%     91.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          669      0.74%     92.42% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          452      0.50%     92.92% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          367      0.41%     93.33% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          384      0.43%     93.75% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          381      0.42%     94.17% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          380      0.42%     94.60% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         4867      5.40%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        90068                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              13050240                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten              75200                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              960.208423                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                5.533053                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    7.54                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                7.50                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               56.08                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  13591049290                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       326983440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       173769255                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      731343060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy       3225960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 1072546800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   4695753480                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   1264644480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    8268266475                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   608.361157                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   2994701905                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    453700000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  10142647385                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       316194900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       168038805                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      724574340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy       2907540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 1072546800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   3904421340                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   1931029440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    8119713165                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   597.430926                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   4680137505                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    453700000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   8457211785                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  13591049290                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             203948                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1200                       # Transaction distribution
system.membus.trans_dist::CleanEvict           169485                       # Transaction distribution
system.membus.trans_dist::ReadExReq               109                       # Transaction distribution
system.membus.trans_dist::ReadExResp              109                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        203948                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       578799                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       578799                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 578799                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     13136448                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     13136448                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                13136448                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            204057                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  204057    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              204057                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  13591049290                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           560554610                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1100416455                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.1                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           1591683                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         2882                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           17                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1758828                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              112                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             112                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           472                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1591212                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          960                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      4772950                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               4773910                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        31232                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    101952384                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              101983616                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          171410                       # Total snoops (count)
system.tol2bus.snoopTraffic                     76800                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1763207                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.054607                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.227211                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1666924     94.54%     94.54% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  96283      5.46%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1763207                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  13591049290                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1449407960                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            643369                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2172157715                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            16.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
