{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "638deeb6-ed3d-49be-a430-bbceb7b3cd42",
   "metadata": {},
   "source": [
    "(cont:other:devices)=\n",
    "# I/O, Drivers, and DMA\n",
    "\n",
    "This chapter covers (a) the memory and I/O bus architecture of modern\n",
    "computers, (b) programmed I/O and direct-memory access, (c) disk drive\n",
    "components and how they influence performance, and (d) logical block\n",
    "addressing and the SATA and SCSI buses.\n",
    "\n",
    "Input/Output (I/O) devices are crucial to the operation of a computer.\n",
    "The data that a program processes --- as well as the program binary\n",
    "itself --- must be loaded into memory from some I/O device such as a\n",
    "disk, network, or keyboard. Similarly, without a way to output the\n",
    "results of a computation to the user or to storage, those results would\n",
    "be lost. One of the primary functions of the operating system is to\n",
    "manage these I/O devices. It should control access to them, as well as\n",
    "providing a consistent programming interface across a wide range of\n",
    "hardware devices with similar functionality but differing details. This\n",
    "chapter describes how I/O devices fit within the architecture of modern\n",
    "computer systems, and the role of programmed I/O, interrupts, direct\n",
    "memory access (DMA), and device drivers in interacting with them. In\n",
    "addition, you will examine one device, the hard disk drive and its\n",
    "corresponding controller, which is the source and destination of most\n",
    "I/O on typical systems.\n",
    "\n",
    "```{figure} ../images/pb-figures/devs/iobus-fig1.png\n",
    "---\n",
    "width: 70% \n",
    "name: fig:iobus:1\n",
    "---\n",
    "A standard Intel PC Architecture from a few years ago.  \n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "5b6ba007-b287-4ebf-87d9-4e5be6ce37f3",
   "metadata": {},
   "source": [
    "## PC architecture and buses\n",
    "\n",
    "In {numref}`fig:iobus:1` you see the architecture of a typical\n",
    "Intel-architecture computer from a few years ago. Different parts of the\n",
    "system are connected by buses, or communication channels, operating at\n",
    "various speeds. The Front-Side Bus carries all memory transactions which\n",
    "miss in L1 and L2 cache, and the North Bridge directs these transactions\n",
    "to memory (DDR2 bus) or I/O devices (PCIe bus) based on their address.\n",
    "The PCI Express (PCIe) is somewhat slower than the front-side bus, but\n",
    "can be extended farther; it connects all the I/O devices on the system.\n",
    "In some cases (like USB and SATA), a controller connected to the PCIe\n",
    "bus (although typically located on the motherboard itself) may interface\n",
    "to a yet slower external interface. Finally, the ISA bus is a vestige of\n",
    "the original IBM PC; for some reason, they've never moved some crucial\n",
    "system functions off of it, so it's still needed.[^1]"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "8f82aed5-771c-4f31-92a9-af6f072c2e5a",
   "metadata": {},
   "source": [
    "### Simple I/O bus and devices\n",
    "\n",
    "The fictional computer system described in earlier chapters included a\n",
    "number of memory-mapped I/O devices, which are accessible at particular\n",
    "physical memory addresses. On early computers such as the Apple II and\n",
    "the original IBM PC this was done via a simple I/O bus as shown in \n",
    "{numref}`fig:iobus:2` and\n",
    "{numref}`fig:iobus:3`. Address and data lines were extended across a\n",
    "series of connectors, allowing hardware on a card plugged into one of\n",
    "these slots to respond to read and write requests in much the same way\n",
    "as memory chips on the motherboard would. (This required each card to\n",
    "respond to a different address, no matter what combination of cards were\n",
    "plugged in, typically requiring the user to manually configure card\n",
    "addresses with DIP switches.)\n",
    "\n",
    "The term \"bus\" was taken from electrical engineering; in high-power\n",
    "electric systems a *bus bar* is a copper bar used to distribute power to\n",
    "multiple pieces of equipment. A simple bus like this one distributes\n",
    "address and data signals in much the same way.\n",
    "\n",
    "\n",
    "```{figure} ../images/pb-figures/devs/io-bus.png\n",
    "---\n",
    "width: 70% \n",
    "name: fig:iobus:2\n",
    "---\n",
    "Simple memory/IO bus using shared address and data lines \n",
    "```\n",
    "\n",
    "\n",
    "\n",
    "```{figure} ../images/pb-figures/devs/iobus-fig2.png\n",
    "---\n",
    "width: 70% \n",
    "name: fig:iobus:3\n",
    "---\n",
    "Simple memory/IO bus with extension cards  \n",
    "```\n",
    "\n",
    "**I/O vs. memory-mapped access**: Certain CPUs, including Intel\n",
    "architecture, contain support for a secondary I/O bus, with a smaller\n",
    "address width and accessed via special instructions. (e.g. \"IN 0x100\" to\n",
    "read a byte from I/O location 0x100, which has nothing to do with\n",
    "reading a byte from memory location 0x100)\n",
    "\n",
    "**Memory-mapped I/O:** like in our fictional computer, devices can be\n",
    "mapped in the physical memory space and accessed via standard load and\n",
    "store instructions. In either case, I/O devices will have access to an\n",
    "interrupt line, allowing interrupts to be raised for events like I/O\n",
    "completion.\n",
    "\n",
    "**Device selection:** Depending on the system architecture, the device\n",
    "may be responsible for decoding the full address and determining when it\n",
    "has been selected, or a select signal may indicate when a particular\n",
    "slot on the bus is being accessed. Almost all computers today use a\n",
    "version of the PCI bus, which uses memory-mapped access, and at boot\n",
    "time, assigns each I/O device a physical address range to which it\n",
    "should respond."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "27d0d4b8-10f9-40d5-922b-d0cca4a16b2f",
   "metadata": {},
   "source": [
    "```{figure} ../images/pb-figures/devs/iobus-polled.png\n",
    "---\n",
    "width: 40% \n",
    "name: fig:iobus:polled\n",
    "align: right\n",
    "---\n",
    "Polled I/O \n",
    "```\n",
    "\n",
    "### Polled vs. Interrupt-driven I/O\n",
    "\n",
    "\n",
    "The\n",
    "simplest way to control an I/O device is for the CPU to issue commands\n",
    "and then wait, polling a device status register until the operation is\n",
    "complete. In {numref}`fig:iobus:polled` (a) an application requests I/O via e.g. a\n",
    "`read` system call; the OS (step 1) then writes to the device command\n",
    "register to start an operation, after which (step 2) it begins to poll\n",
    "the status register to detect completion. Meanwhile (step 3) the device\n",
    "carries out the operation, after which (step 4) polling by the OS\n",
    "detects that it is complete, and finally (step 5) the original request\n",
    "(e.g. `read`) can return to the application.\n",
    "\n",
    "```{figure} ../images/pb-figures/devs/iobus-irq.png\n",
    "---\n",
    "width: 40% \n",
    "name: fig:iobus:inter\n",
    "align: right\n",
    "---\n",
    "Interrupt-driven I/O  \n",
    "```\n",
    "\n",
    "The alternate is interrupt-driven I/O, as\n",
    "shown in\n",
    "{numref}`fig:iobus:inter` (b). After (step 1) issuing a request to\n",
    "the hardware, the OS (step 2) puts the calling process to sleep and\n",
    "switches to another process while (step 3) the hardware handles the\n",
    "request. When the I/O is complete, the device (step 4) raises an\n",
    "interrupt. The interrupt handler then finishes the request. In the\n",
    "illustrated example, the interrupt handler (step 5) reads data that has\n",
    "become available, and then (step 6) wakes the waiting process, which\n",
    "returns from the I/O call (step 7) and continues."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "5ae0b9a7-e864-432d-a32e-cc58c9244ae9",
   "metadata": {},
   "source": [
    "### Latency and Programmed I/O\n",
    "\n",
    "On our fictional computer the CPU is responsible for copying data\n",
    "between I/O devices and memory, using normal memory load and store\n",
    "instructions. Such an approach works well on computers such as the Apple\n",
    "II or the original IBM PC which run at a few MHz, where the address and\n",
    "data buses can be extended at full speed to external I/O cards. A modern\n",
    "CPU runs at over 3â€†GHz, however; during a single clock cycle light can\n",
    "only travel about 4 inches, and electrical signals even less.\n",
    "[\\[fig:iobus:latency\\]](#fig:iobus:latency){reference-type=\"autoref\"\n",
    "reference=\"fig:iobus:latency\"} shows example latencies for a modern CPU\n",
    "(in this case an Intel i5, with L3 cache omitted) to read a data value\n",
    "from L1 and L2 cache, a random location in memory (sequential access is\n",
    "faster), and a register on a device on the PCIe bus. (e.g. the disk or\n",
    "ethernet controller) In such a system, reading data from a device in\n",
    "4-byte words would result in a throughput of 5 words every microsecond,\n",
    "or 20MB/s --- far slower than a modern network adapter or disk\n",
    "controller.\n",
    "\n",
    "![DMA access for high-speed data\n",
    "transfer](../images/pb-figures/devs/iobus-latency.png){#fig:iobus:dma width=\"90%\"}\n",
    "\n",
    "![DMA access for high-speed data\n",
    "transfer](../images/pb-figures/devs/iobus-dma.png){#fig:iobus:dma width=\"\\\\textwidth\"}\n",
    "\n",
    "\n",
    "::: gbar\n",
    "As CPU speeds have become faster and faster, RAM and I/O devices have\n",
    "only slowly increased in speed. The strategies for coping with the high\n",
    "relative latency of RAM and I/O are very different, however---caching\n",
    "works quite well with RAM, which stores data generated by the CPU, while\n",
    "I/O (at least the input side) involves reading new data; here latency is\n",
    "overcome by pipelining, instead.\n",
    ":::"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "00299834-8b0b-4017-9ce4-126b8383bdac",
   "metadata": {},
   "source": [
    "### The PCIe Bus and Direct Memory Access (DMA)\n",
    "\n",
    "Almost all computers today use the PCIe bus. Transactions on the PCIe\n",
    "bus require a negotiation stage, when the CPU (or a device) requests\n",
    "access to bus resources, and then is able to perform a transaction after\n",
    "being granted access. In addition to basic read and write requests, the\n",
    "bus also supports Direct Memory Access (DMA), where I/O devices are able\n",
    "to read or write memory directly without CPU intervention.\n",
    "[\\[fig:iobus:dma\\]](#fig:iobus:dma){reference-type=\"autoref\"\n",
    "reference=\"fig:iobus:dma\"} shows a single programmed-I/O read (top)\n",
    "compared to a DMA burst transfer (bottom). While the read request\n",
    "requires a round trip to read each and every 4-byte word, once the DMA\n",
    "transfer is started it is able to transfer data at a rate limited by the\n",
    "maximum bus speed. (For an 8 or 16-lane PCIe card this limit is many\n",
    "GB/s)\n",
    "\n",
    "### DMA Descriptors\n",
    "\n",
    "A device typically requires multiple parameters to perform an operation\n",
    "and transfer the data to or from memory. In the case of a disk\n",
    "controller, for instance, these parameters would include the type of\n",
    "access (read or write), the disk locations to be accessed, and the\n",
    "memory address where data will be stored or retrieved from. Rather than\n",
    "writing each of these parameters individually to device registers, the\n",
    "parameters are typically combined in memory in what is called a *DMA\n",
    "descriptor*, such as the one shown in\n",
    "[\\[fig:iobus:desc\\]](#fig:iobus:desc){reference-type=\"autoref\"\n",
    "reference=\"fig:iobus:desc\"}. A single write is then used to tell the\n",
    "device the address of this descriptor, and the device can read the\n",
    "entire descriptor in a single DMA read burst. In addition to being more\n",
    "efficient than multiple programmed I/O writes, this approach also allows\n",
    "multiple requests to be queued for a device. (In the case of queued disk\n",
    "commands, the device may even process multiple such requests\n",
    "simultaneously.) When an I/O completes, the device notifies the CPU via\n",
    "an interrupt, and writes status information (such as success/failure)\n",
    "into a\n",
    "\n",
    "::: gsidebar\n",
    "**Cache-coherent I/O:** The PCIe bus is *cache-consistent*; many earlier\n",
    "I/O buses weren't. Consider what would happen if the CPU wrote a value\n",
    "to location 1000 (say that's the command/status field of a DMA\n",
    "descriptor), then the device wrote a new value to that same location,\n",
    "and finally the CPU tried to read it back?\n",
    ":::\n",
    "\n",
    "field in the DMA descriptor. (or sometimes in a device register, for\n",
    "simple devices which do not allow multiple outstanding requests.) The\n",
    "interrupt handler can then determine which operations have completed,\n",
    "free their DMA descriptors, and notify any waiting processes.\n",
    "\n",
    "![List of typical DMA\n",
    "descriptors](../images/pb-figures/devs/iobus-desc.png){#fig:iobus:desc width=\"85%\"}\n",
    "\n",
    "### Device Driver Architecture\n",
    "\n",
    "[\\[fig:iobus:driver\\]](#fig:iobus:driver){reference-type=\"autoref\"\n",
    "reference=\"fig:iobus:driver\"} illustrates the I/O process for a typical\n",
    "device from user-space application request through the driver, hardware\n",
    "I/O operation, interrupt, and finally back to user space.\n",
    "\n",
    "![Driver Architecture](../images/pb-figures/devs/iobus-driver.png){#fig:iobus:driver\n",
    "width=\"80%\"}\n",
    "\n",
    "In more detail:\n",
    "\n",
    "- The user process executes a `read` system call, which in turn invokes\n",
    "the driver `read` operation, found via the `read` method of the file\n",
    "operations structure.\n",
    "\n",
    "- The driver fills in a DMA descriptor (in motherboard RAM), writes the\n",
    "physical address of the descriptor to a device register (generating a\n",
    "Memory Write operation across the PCIe bus), and then goes to sleep.\n",
    "\n",
    "- The device issues a PCIe Memory Read Multiple command to read the DMA\n",
    "descriptor from RAM.\n",
    "\n",
    "- The device does some sort of I/O. (e.g. read from a disk, or receive a\n",
    "network packet)\n",
    "\n",
    "- A Memory Write and Invalidate operation is used to write the received\n",
    "data back across the PCIe bus to the motherboard RAM, and to tell the\n",
    "CPU to invalidate any cached copies of those addresses.\n",
    "\n",
    "- A hardware interrupt from the device causes the device driver interrupt\n",
    "handler to run.\n",
    "\n",
    "- The interrupt handler wakes up the original process, which is currently\n",
    "in kernel space in the device driver read method, in a call to something\n",
    "like `interruptible_sleep_on`. After waking up, the read method copies\n",
    "the data to the user buffer and returns.\n",
    "\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "ab3a604a-e9e5-451e-9448-c9cfa7dc2d60",
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3 (ipykernel)",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.10.5"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
