# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../20240522_RAM_SystemVerilog_Verification.srcs/sources_1/new/RAM.v" \

sv xil_defaultlib  \
"../../../../20240522_RAM_SystemVerilog_Verification.srcs/sim_1/new/tb_RAM.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
