library ieee;
use ieee.std_logic_1164.all;

entity TopLevel is
  -- Total de bits das entradas e saidas
  generic ( larguraDados : natural := 8;
        larguraEnderecos : natural := 8;
        simulacao : boolean := TRUE -- para gravar na placa, altere de TRUE para FALSE
  );
  port   (
    CLOCK_50 : in std_logic;
	 KEY : in std_logic_vector(3 downto 0);
	 
    PC_OUT: out std_logic_vector((larguraEnderecos-1) downto 0);
	 REGA: out std_logic_vector((larguraDados-1) downto 0);
	 Control_view: out std_logic_vector(11 downto 0)
	 
  );
end entity;
