<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3236" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3236{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_3236{left:103px;bottom:68px;letter-spacing:0.1px;}
#t3_3236{left:69px;bottom:1141px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t4_3236{left:69px;bottom:506px;}
#t5_3236{left:95px;bottom:509px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t6_3236{left:95px;bottom:492px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t7_3236{left:95px;bottom:476px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t8_3236{left:95px;bottom:459px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t9_3236{left:805px;bottom:466px;}
#ta_3236{left:816px;bottom:459px;letter-spacing:-0.08px;word-spacing:-0.44px;}
#tb_3236{left:95px;bottom:442px;letter-spacing:-0.13px;word-spacing:-1.08px;}
#tc_3236{left:95px;bottom:425px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#td_3236{left:95px;bottom:408px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#te_3236{left:69px;bottom:369px;letter-spacing:0.13px;word-spacing:0.02px;}
#tf_3236{left:69px;bottom:344px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tg_3236{left:69px;bottom:327px;letter-spacing:-0.13px;word-spacing:-1.24px;}
#th_3236{left:69px;bottom:311px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ti_3236{left:69px;bottom:271px;letter-spacing:0.14px;word-spacing:-0.03px;}
#tj_3236{left:69px;bottom:246px;letter-spacing:-0.15px;word-spacing:-1.03px;}
#tk_3236{left:69px;bottom:230px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tl_3236{left:69px;bottom:213px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tm_3236{left:340px;bottom:553px;letter-spacing:0.13px;word-spacing:-0.08px;}
#tn_3236{left:431px;bottom:553px;letter-spacing:0.13px;word-spacing:-0.03px;}
#to_3236{left:69px;bottom:149px;letter-spacing:-0.13px;}
#tp_3236{left:91px;bottom:149px;letter-spacing:-0.11px;}
#tq_3236{left:91px;bottom:133px;letter-spacing:-0.11px;}
#tr_3236{left:91px;bottom:116px;letter-spacing:-0.11px;}
#ts_3236{left:328px;bottom:995px;letter-spacing:0.1px;word-spacing:0.01px;}
#tt_3236{left:328px;bottom:982px;letter-spacing:0.09px;}
#tu_3236{left:328px;bottom:953px;letter-spacing:0.1px;word-spacing:-0.01px;}
#tv_3236{left:328px;bottom:940px;letter-spacing:0.1px;word-spacing:-0.01px;}
#tw_3236{left:328px;bottom:910px;letter-spacing:0.08px;word-spacing:0.02px;}
#tx_3236{left:328px;bottom:896px;letter-spacing:0.08px;word-spacing:0.02px;}
#ty_3236{left:244px;bottom:1062px;letter-spacing:-0.16px;}
#tz_3236{left:647px;bottom:1061px;}
#t10_3236{left:325px;bottom:1036px;letter-spacing:0.11px;}
#t11_3236{left:634px;bottom:1061px;}
#t12_3236{left:621px;bottom:1061px;}
#t13_3236{left:608px;bottom:1061px;}
#t14_3236{left:595px;bottom:1061px;}
#t15_3236{left:328px;bottom:869px;letter-spacing:0.09px;word-spacing:0.01px;}
#t16_3236{left:328px;bottom:856px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t17_3236{left:262px;bottom:995px;}
#t18_3236{left:315px;bottom:995px;}
#t19_3236{left:314px;bottom:982px;}
#t1a_3236{left:263px;bottom:953px;letter-spacing:0.15px;}
#t1b_3236{left:315px;bottom:952px;}
#t1c_3236{left:313px;bottom:939px;}
#t1d_3236{left:262px;bottom:911px;letter-spacing:0.15px;}
#t1e_3236{left:314px;bottom:909px;}
#t1f_3236{left:261px;bottom:867px;letter-spacing:0.15px;}
#t1g_3236{left:314px;bottom:869px;}
#t1h_3236{left:314px;bottom:855px;}
#t1i_3236{left:314px;bottom:896px;}
#t1j_3236{left:590.4px;bottom:1059px;letter-spacing:-0.15px;}
#t1k_3236{left:263px;bottom:817px;letter-spacing:0.13px;}
#t1l_3236{left:314px;bottom:819px;letter-spacing:0.09px;word-spacing:0.33px;}
#t1m_3236{left:314px;bottom:804px;}
#t1n_3236{left:326px;bottom:803px;letter-spacing:0.09px;word-spacing:0.03px;}
#t1o_3236{left:642px;bottom:1059px;}
#t1p_3236{left:629.1px;bottom:1059px;letter-spacing:-0.27px;}
#t1q_3236{left:616.2px;bottom:1059px;letter-spacing:-0.24px;}
#t1r_3236{left:603.3px;bottom:1059px;letter-spacing:-0.28px;}
#t1s_3236{left:328px;bottom:842px;letter-spacing:0.05px;word-spacing:0.04px;}
#t1t_3236{left:577.5px;bottom:1059px;letter-spacing:-0.24px;}
#t1u_3236{left:583px;bottom:1061px;}
#t1v_3236{left:263px;bottom:776px;letter-spacing:0.06px;}
#t1w_3236{left:314px;bottom:778px;letter-spacing:0.09px;word-spacing:0.4px;}
#t1x_3236{left:314px;bottom:763px;}
#t1y_3236{left:326px;bottom:762px;letter-spacing:0.09px;}
#t1z_3236{left:263px;bottom:689px;letter-spacing:-0.18px;}
#t20_3236{left:326px;bottom:689px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t21_3236{left:314px;bottom:690px;}
#t22_3236{left:314px;bottom:676px;}
#t23_3236{left:326px;bottom:675px;letter-spacing:0.06px;word-spacing:0.03px;}
#t24_3236{left:482px;bottom:1035px;letter-spacing:0.11px;}
#t25_3236{left:448.2px;bottom:1058.9px;letter-spacing:-0.34px;}
#t26_3236{left:451px;bottom:1061px;letter-spacing:-0.16px;}
#t27_3236{left:564.6px;bottom:1059px;letter-spacing:-0.24px;}
#t28_3236{left:570px;bottom:1061px;}
#t29_3236{left:263px;bottom:732px;letter-spacing:0.06px;}
#t2a_3236{left:314px;bottom:734px;letter-spacing:0.09px;word-spacing:0.36px;}
#t2b_3236{left:314px;bottom:719px;}
#t2c_3236{left:326px;bottom:718px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t2d_3236{left:557px;bottom:1061px;}
#t2e_3236{left:551.6px;bottom:1058.9px;letter-spacing:-0.29px;}
#t2f_3236{left:263px;bottom:645px;letter-spacing:0.13px;}
#t2g_3236{left:326px;bottom:645px;letter-spacing:0.09px;}
#t2h_3236{left:314px;bottom:646px;}
#t2i_3236{left:314px;bottom:632px;}
#t2j_3236{left:326px;bottom:631px;letter-spacing:0.09px;word-spacing:0.01px;}
#t2k_3236{left:326px;bottom:617px;letter-spacing:0.11px;}

.s1_3236{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3236{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3236{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s4_3236{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_3236{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s6_3236{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_3236{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s8_3236{font-size:12px;font-family:Arial_b5v;color:#000;}
.s9_3236{font-size:11px;font-family:Arial_b5v;color:#000;}
.sa_3236{font-size:11px;font-family:ArialNarrow_b76;color:#000;}
.t.m0_3236{transform:matrix(0,1.24,-1,0,0,0);}
.t.m1_3236{transform:matrix(0,1.05,-1,0,0,0);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3236" type="text/css" >

@font-face {
	font-family: ArialNarrow_b76;
	src: url("fonts/ArialNarrow_b76.woff") format("woff");
}

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3236Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3236" style="-webkit-user-select: none;"><object width="935" height="1210" data="3236/3236.svg" type="image/svg+xml" id="pdf3236" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3236" class="t s1_3236">6-46 </span><span id="t2_3236" class="t s1_3236">Vol. 3A </span>
<span id="t3_3236" class="t s2_3236">INTERRUPT AND EXCEPTION HANDLING </span>
<span id="t4_3236" class="t s3_3236">• </span><span id="t5_3236" class="t s4_3236">The contents of the CR2 register. The processor loads the CR2 register with the 32-bit linear address that </span>
<span id="t6_3236" class="t s4_3236">generated the exception. The page-fault handler can use this address to locate the corresponding page </span>
<span id="t7_3236" class="t s4_3236">directory and page-table entries. Another page fault can potentially occur during execution of the page-fault </span>
<span id="t8_3236" class="t s4_3236">handler; the handler should save the contents of the CR2 register before a second page fault can occur. </span>
<span id="t9_3236" class="t s5_3236">7 </span>
<span id="ta_3236" class="t s4_3236">If a </span>
<span id="tb_3236" class="t s4_3236">page fault is caused by a page-level protection violation, the access flag in the page-directory entry is set when </span>
<span id="tc_3236" class="t s4_3236">the fault occurs. The behavior of IA-32 processors regarding the access flag in the corresponding page-table </span>
<span id="td_3236" class="t s4_3236">entry is model specific and not architecturally defined. </span>
<span id="te_3236" class="t s6_3236">Saved Instruction Pointer </span>
<span id="tf_3236" class="t s4_3236">The saved contents of CS and EIP registers generally point to the instruction that generated the exception. If the </span>
<span id="tg_3236" class="t s4_3236">page-fault exception occurred during a task switch, the CS and EIP registers may point to the first instruction of the </span>
<span id="th_3236" class="t s4_3236">new task (as described in the following “Program State Change” section). </span>
<span id="ti_3236" class="t s6_3236">Program State Change </span>
<span id="tj_3236" class="t s4_3236">A program-state change does not normally accompany a page-fault exception, because the instruction that causes </span>
<span id="tk_3236" class="t s4_3236">the exception to be generated is not executed. After the page-fault exception handler has corrected the violation </span>
<span id="tl_3236" class="t s4_3236">(for example, loaded the missing page into memory), execution of the program or task can be resumed. </span>
<span id="tm_3236" class="t s6_3236">Figure 6-11. </span><span id="tn_3236" class="t s6_3236">Page-Fault Error Code </span>
<span id="to_3236" class="t s7_3236">7. </span><span id="tp_3236" class="t s7_3236">Processors update CR2 whenever a page fault is detected. If a second page fault occurs while an earlier page fault is being deliv- </span>
<span id="tq_3236" class="t s7_3236">ered, the faulting linear address of the second fault will overwrite the contents of CR2 (replacing the previous address). These </span>
<span id="tr_3236" class="t s7_3236">updates to CR2 occur even if the page fault results in a double fault or occurs during the delivery of a double fault. </span>
<span id="ts_3236" class="t s8_3236">The fault was caused by a non-present page. </span>
<span id="tt_3236" class="t s8_3236">The fault was caused by a page-level protection violation. </span>
<span id="tu_3236" class="t s8_3236">The access causing the fault was a read. </span>
<span id="tv_3236" class="t s8_3236">The access causing the fault was a write. </span>
<span id="tw_3236" class="t s8_3236">A supervisor-mode access caused the fault. </span>
<span id="tx_3236" class="t s8_3236">A user-mode access caused the fault. </span>
<span id="ty_3236" class="t s9_3236">31 </span><span id="tz_3236" class="t sa_3236">0 </span>
<span id="t10_3236" class="t s8_3236">Reserved </span>
<span id="t11_3236" class="t sa_3236">1 </span><span id="t12_3236" class="t sa_3236">2 </span><span id="t13_3236" class="t sa_3236">3 </span><span id="t14_3236" class="t sa_3236">4 </span>
<span id="t15_3236" class="t s8_3236">The fault was not caused by reserved bit violation. </span>
<span id="t16_3236" class="t s8_3236">The fault was caused by a reserved bit set to 1 in some </span>
<span id="t17_3236" class="t s8_3236">P </span><span id="t18_3236" class="t s8_3236">0 </span>
<span id="t19_3236" class="t s8_3236">1 </span>
<span id="t1a_3236" class="t s8_3236">W/R </span><span id="t1b_3236" class="t s8_3236">0 </span>
<span id="t1c_3236" class="t s8_3236">1 </span>
<span id="t1d_3236" class="t s8_3236">U/S </span><span id="t1e_3236" class="t s8_3236">0 </span>
<span id="t1f_3236" class="t s8_3236">RSVD </span>
<span id="t1g_3236" class="t s8_3236">0 </span>
<span id="t1h_3236" class="t s8_3236">1 </span>
<span id="t1i_3236" class="t s8_3236">1 </span>
<span id="t1j_3236" class="t m0_3236 sa_3236">I/D </span>
<span id="t1k_3236" class="t s8_3236">I/D </span><span id="t1l_3236" class="t s8_3236">0 The fault was not caused by an instruction fetch. </span>
<span id="t1m_3236" class="t s8_3236">1 </span><span id="t1n_3236" class="t s8_3236">The fault was caused by an instruction fetch. </span>
<span id="t1o_3236" class="t m1_3236 sa_3236">P </span>
<span id="t1p_3236" class="t m1_3236 sa_3236">W/R </span>
<span id="t1q_3236" class="t m1_3236 sa_3236">U/S </span>
<span id="t1r_3236" class="t m1_3236 sa_3236">RSVD </span>
<span id="t1s_3236" class="t s8_3236">paging-structure entry. </span>
<span id="t1t_3236" class="t m1_3236 sa_3236">PK </span>
<span id="t1u_3236" class="t sa_3236">5 </span>
<span id="t1v_3236" class="t s8_3236">PK </span><span id="t1w_3236" class="t s8_3236">0 The fault was not caused by protection keys. </span>
<span id="t1x_3236" class="t s8_3236">1 </span><span id="t1y_3236" class="t s8_3236">There was a protection-key violation. </span>
<span id="t1z_3236" class="t s8_3236">HLAT </span><span id="t20_3236" class="t s8_3236">The fault occurred during ordinary paging or due to access rights. </span><span id="t21_3236" class="t s8_3236">0 </span>
<span id="t22_3236" class="t s8_3236">1 </span><span id="t23_3236" class="t s8_3236">The fault occurred during HLAT paging. </span>
<span id="t24_3236" class="t s8_3236">Reserved </span>
<span id="t25_3236" class="t m1_3236 sa_3236">SGX </span>
<span id="t26_3236" class="t sa_3236">15 </span>
<span id="t27_3236" class="t m1_3236 sa_3236">SS </span>
<span id="t28_3236" class="t sa_3236">6 </span>
<span id="t29_3236" class="t s8_3236">SS </span><span id="t2a_3236" class="t s8_3236">0 The fault was not caused by a shadow-stack access. </span>
<span id="t2b_3236" class="t s8_3236">1 </span><span id="t2c_3236" class="t s8_3236">The fault was caused by a shadow-stack access. </span>
<span id="t2d_3236" class="t sa_3236">7 </span>
<span id="t2e_3236" class="t m1_3236 sa_3236">HLAT </span>
<span id="t2f_3236" class="t s8_3236">SGX </span><span id="t2g_3236" class="t s8_3236">The fault is not related to SGX. </span><span id="t2h_3236" class="t s8_3236">0 </span>
<span id="t2i_3236" class="t s8_3236">1 </span><span id="t2j_3236" class="t s8_3236">The fault resulted from violation of SGX-specific access-control </span>
<span id="t2k_3236" class="t s8_3236">requirements. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
