
---------- Begin Simulation Statistics ----------
final_tick                                 7550798500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 105165                       # Simulator instruction rate (inst/s)
host_mem_usage                                 887072                       # Number of bytes of host memory used
host_op_rate                                   108470                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    95.09                       # Real time elapsed on the host
host_tick_rate                               79407645                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      10314289                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007551                       # Number of seconds simulated
sim_ticks                                  7550798500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.848495                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  712425                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               713506                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              5117                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            382961                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 82                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             274                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              192                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1405471                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  506134                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           94                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    614787                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   614553                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              4814                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     864158                       # Number of branches committed
system.cpu.commit.bw_lim_events                653799                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             169                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         5174223                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10003896                       # Number of instructions committed
system.cpu.commit.committedOps               10318185                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     14380091                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.717533                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.821750                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     10690112     74.34%     74.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      2042991     14.21%     88.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       534604      3.72%     92.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       111715      0.78%     93.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       200279      1.39%     94.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        69468      0.48%     94.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        47868      0.33%     95.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        29255      0.20%     95.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       653799      4.55%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     14380091                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               309623                       # Number of function calls committed.
system.cpu.commit.int_insts                  10148299                       # Number of committed integer instructions.
system.cpu.commit.loads                       1601695                       # Number of loads committed
system.cpu.commit.membars                         142                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           35      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          5154710     49.96%     49.96% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult         1623084     15.73%     65.69% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv           618291      5.99%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              83      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             138      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp             140      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            103      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1601695     15.52%     87.21% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1319906     12.79%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          10318185                       # Class of committed instruction
system.cpu.commit.refs                        2921601                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                      1073                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10000000                       # Number of Instructions Simulated
system.cpu.committedOps                      10314289                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.510160                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.510160                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles              11200343                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   305                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               698887                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               17483094                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  1170524                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   2086685                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  43533                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  1026                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                545297                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     1405471                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   2161650                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      12786893                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 22687                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                       17675161                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                   87672                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.093068                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            2215653                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1218641                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.170417                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           15046382                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.211686                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.562751                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 11611181     77.17%     77.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   323211      2.15%     79.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   551871      3.67%     82.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   221288      1.47%     84.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   209901      1.40%     85.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   362332      2.41%     88.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   280080      1.86%     90.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    83211      0.55%     90.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1403307      9.33%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             15046382                       # Number of instructions fetched each cycle (Total)
system.cpu.icache.prefetcher.num_hwpf_issued        11231                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit        19497                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified        32529                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull          298                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage        379034                       # number of prefetches that crossed the page
system.cpu.idleCycles                           55216                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 4904                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1294470                       # Number of branches executed
system.cpu.iew.exec_nop                          3937                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.004866                       # Inst execution rate
system.cpu.iew.exec_refs                      4728070                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1976730                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 3034011                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               2767430                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                218                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               460                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              2263371                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            17022942                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2751340                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             77306                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              15175083                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                 213846                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                836800                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  43533                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               1079266                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              320                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           40                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads          110                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads      1165715                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       943446                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             40                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          744                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           4160                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  16188668                       # num instructions consuming a value
system.cpu.iew.wb_count                      14510211                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.646573                       # average fanout of values written-back
system.cpu.iew.wb_producers                  10467161                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.960839                       # insts written-back per cycle
system.cpu.iew.wb_sent                       15166570                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 22641101                       # number of integer regfile reads
system.cpu.int_regfile_writes                12634429                       # number of integer regfile writes
system.cpu.ipc                               0.662182                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.662182                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                42      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7768276     50.93%     50.93% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              2047584     13.42%     64.36% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                695828      4.56%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   92      0.00%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  161      0.00%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                  164      0.00%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 107      0.00%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     68.92% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2763234     18.12%     87.04% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1976904     12.96%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               15252392                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                    12111386                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.794065                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   71750      0.59%      0.59% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                6302175     52.04%     52.63% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                 5544426     45.78%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      5      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 115363      0.95%     99.36% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 77666      0.64%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               27362423                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           57930488                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     14509029                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          23722058                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   17018787                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  15252392                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 218                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         6704580                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            270512                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             49                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      5157017                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      15046382                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.013692                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.614617                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             8841870     58.76%     58.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2245931     14.93%     73.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1810129     12.03%     85.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              793647      5.27%     91.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              512953      3.41%     94.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              383605      2.55%     96.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              195395      1.30%     98.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              239761      1.59%     99.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               23091      0.15%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        15046382                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.009985                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                   1313                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads               2573                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses         1182                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes              1565                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads               351                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              466                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              2767430                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2263371                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 9196556                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    569                       # number of misc regfile writes
system.cpu.numCycles                         15101598                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                 4506805                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               9092211                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                1363019                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  1278605                       # Number of cycles rename is idle
system.cpu.rename.ROBFullEvents                    13                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              27398446                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               17223910                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            15045636                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2465092                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                5887836                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  43533                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               6740013                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  5953305                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         26649491                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          12334                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                364                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   2056916                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            232                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups             1665                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     28715717                       # The number of ROB reads
system.cpu.rob.rob_writes                    31651256                       # The number of ROB writes
system.cpu.timesIdled                            1088                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                     1455                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     649                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    26                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       146446                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        301911                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           16                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       160379                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            7                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       321138                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              7                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                750                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       146401                       # Transaction distribution
system.membus.trans_dist::CleanEvict               45                       # Transaction distribution
system.membus.trans_dist::ReadExReq            154707                       # Transaction distribution
system.membus.trans_dist::ReadExResp           154705                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           750                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             8                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       457366                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 457366                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     19318784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                19318784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            155465                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  155465    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              155465                       # Request fanout histogram
system.membus.reqLayer0.occupancy           900400500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              11.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy          812482000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.8                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   7550798500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              6043                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       300931                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         5841                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              60                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           154708                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          154706                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          5905                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          138                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            8                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            8                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        17651                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       464244                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                481895                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       751744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     19799936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               20551680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          146453                       # Total snoops (count)
system.tol2bus.snoopTraffic                   9369664                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           307212                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000075                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.008652                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 307189     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     23      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             307212                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          321114800                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         232272495                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           8857500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   7550798500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                  925                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                    1                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.icache.prefetcher         4368                       # number of demand (read+write) hits
system.l2.demand_hits::total                     5294                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 925                       # number of overall hits
system.l2.overall_hits::.cpu.data                   1                       # number of overall hits
system.l2.overall_hits::.cpu.icache.prefetcher         4368                       # number of overall hits
system.l2.overall_hits::total                    5294                       # number of overall hits
system.l2.demand_misses::.cpu.inst                610                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             154845                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.icache.prefetcher            2                       # number of demand (read+write) misses
system.l2.demand_misses::total                 155457                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               610                       # number of overall misses
system.l2.overall_misses::.cpu.data            154845                       # number of overall misses
system.l2.overall_misses::.cpu.icache.prefetcher            2                       # number of overall misses
system.l2.overall_misses::total                155457                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     48332000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  13534856500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.icache.prefetcher       174500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      13583363000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     48332000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  13534856500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.icache.prefetcher       174500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     13583363000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1535                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           154846                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.icache.prefetcher         4370                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               160751                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1535                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          154846                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.icache.prefetcher         4370                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              160751                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.397394                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999994                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.icache.prefetcher     0.000458                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.967067                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.397394                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999994                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.icache.prefetcher     0.000458                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.967067                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79232.786885                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 87409.063903                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.icache.prefetcher        87250                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87376.978843                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79232.786885                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 87409.063903                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.icache.prefetcher        87250                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87376.978843                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              146401                       # number of writebacks
system.l2.writebacks::total                    146401                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           610                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        154845                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.icache.prefetcher            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            155457                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          610                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       154845                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.icache.prefetcher            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           155457                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     42232000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  11986426500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.icache.prefetcher       154500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  12028813000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     42232000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  11986426500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.icache.prefetcher       154500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  12028813000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.397394                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999994                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.icache.prefetcher     0.000458                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.967067                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.397394                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999994                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.icache.prefetcher     0.000458                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.967067                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69232.786885                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 77409.193064                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.icache.prefetcher        77250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77377.107496                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69232.786885                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 77409.193064                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.icache.prefetcher        77250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77377.107496                       # average overall mshr miss latency
system.l2.replacements                         146453                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       154530                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           154530                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       154530                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       154530                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         5825                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             5825                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         5825                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         5825                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                 1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     1                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          154707                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              154707                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  13522947000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   13522947000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        154708                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            154708                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999994                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999994                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 87410.052551                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 87410.052551                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       154707                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         154707                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  11975897000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  11975897000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999994                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999994                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 77410.181828                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77410.181828                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            925                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu.icache.prefetcher         4368                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               5293                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          610                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu.icache.prefetcher            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              612                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     48332000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.icache.prefetcher       174500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     48506500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1535                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.icache.prefetcher         4370                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           5905                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.397394                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.icache.prefetcher     0.000458                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.103641                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79232.786885                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.icache.prefetcher        87250                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79258.986928                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          610                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.icache.prefetcher            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          612                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     42232000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.icache.prefetcher       154500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     42386500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.397394                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.icache.prefetcher     0.000458                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.103641                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69232.786885                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.icache.prefetcher        77250                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69258.986928                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_misses::.cpu.data          138                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             138                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     11909500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     11909500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          138                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           138                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 86300.724638                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86300.724638                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          138                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          138                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     10529500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     10529500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 76300.724638                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76300.724638                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data            8                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               8                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data            8                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             8                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data            8                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            8                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data       155500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       155500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19437.500000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19437.500000                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   7550798500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8749.768854                       # Cycle average of tags in use
system.l2.tags.total_refs                      321112                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    155460                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.065560                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.250289                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       571.374243                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8178.040438                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.icache.prefetcher     0.103883                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.004359                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.062393                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.icache.prefetcher     0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.066755                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          9007                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          206                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1848                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         6138                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          815                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.068718                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2724436                       # Number of tag accesses
system.l2.tags.data_accesses                  2724436                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7550798500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          39040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        9910080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.icache.prefetcher          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            9949248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        39040                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         39040                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      9369664                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         9369664                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             610                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          154845                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.icache.prefetcher            2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              155457                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       146401                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             146401                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           5170314                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        1312454570                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.icache.prefetcher        16952                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1317641836                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      5170314                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5170314                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1240883861                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1240883861                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1240883861                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          5170314                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       1312454570                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.icache.prefetcher        16952                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2558525698                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    146401.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       610.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    154845.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.icache.prefetcher::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000013144250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         9148                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         9148                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              440297                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             137284                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      155457                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     146401                       # Number of write requests accepted
system.mem_ctrls.readBursts                    155457                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   146401                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              9710                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              9724                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9773                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              9701                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              9703                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              9691                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              9691                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9680                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9798                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9706                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             9745                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9676                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9698                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9748                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             9721                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             9692                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              9146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              9146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9150                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              9147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              9149                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              9152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              9152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              9152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              9151                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             9146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             9144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9149                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9146                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.03                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2646256250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  777285000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5561075000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     17022.43                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35772.43                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   135029                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  127129                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.86                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.84                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                155457                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               146401                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   75992                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   75789                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1870                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1794                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   9138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   9147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   9149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   9152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   9150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   9152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   9149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   9149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   9149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   9149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   9157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   9149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   9148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   9148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   9148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        39657                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    486.908036                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   465.210738                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    92.884263                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          987      2.49%      2.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          969      2.44%      4.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           76      0.19%      5.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1831      4.62%      9.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        35765     90.19%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           10      0.03%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            3      0.01%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            4      0.01%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           12      0.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        39657                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         9148                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.992239                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.011772                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     94.808790                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          9147     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          9148                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         9148                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.000656                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000557                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.062732                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             9147     99.99%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          9148                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9949248                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 9367936                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 9949248                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9369664                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1317.64                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1240.66                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1317.64                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1240.88                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        19.99                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.29                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    9.69                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7550764500                       # Total gap between requests
system.mem_ctrls.avgGap                      25014.29                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        39040                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      9910080                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.icache.prefetcher          128                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      9367936                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 5170314.106514695100                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1312454570.202078580856                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.icache.prefetcher 16951.849529556377                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1240655011.519642591476                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          610                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       154845                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.icache.prefetcher            2                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       146401                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     17110000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   5543893500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.icache.prefetcher        71500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 174858553500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28049.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35802.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.icache.prefetcher     35750.00                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1194380.87                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.85                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            141864660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             75372495                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           555377760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          381999600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     595586160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3283844100                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        134164320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         5168209095                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        684.458617                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    322362250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    251940000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   6976496250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            141400560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             75125820                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           554585220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          382072680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     595586160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3288809940                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        129982560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         5167562940                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        684.373042                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    311710500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    251940000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   6987148000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   7550798500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      2159741                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2159741                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2159741                       # number of overall hits
system.cpu.icache.overall_hits::total         2159741                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1909                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1909                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1909                       # number of overall misses
system.cpu.icache.overall_misses::total          1909                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     76903500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     76903500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     76903500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     76903500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2161650                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2161650                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2161650                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2161650                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000883                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000883                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000883                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000883                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 40284.704034                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 40284.704034                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 40284.704034                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 40284.704034                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.unused_prefetches              3154                       # number of HardPF blocks evicted w/o reference
system.cpu.icache.writebacks::.writebacks         5841                       # number of writebacks
system.cpu.icache.writebacks::total              5841                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          374                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          374                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          374                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          374                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         1535                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1535                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1535                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.icache.prefetcher         4370                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         5905                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     63996500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     63996500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     63996500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.icache.prefetcher     83017706                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    147014206                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000710                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000710                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000710                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002732                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41691.530945                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41691.530945                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41691.530945                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.icache.prefetcher 18997.186728                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 24896.563251                       # average overall mshr miss latency
system.cpu.icache.replacements                   5841                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2159741                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2159741                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1909                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1909                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     76903500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     76903500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2161650                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2161650                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000883                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000883                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 40284.704034                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 40284.704034                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          374                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          374                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1535                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1535                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     63996500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     63996500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000710                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000710                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41691.530945                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41691.530945                       # average ReadReq mshr miss latency
system.cpu.icache.HardPFReq_mshr_misses::.cpu.icache.prefetcher         4370                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::total         4370                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_miss_latency::.cpu.icache.prefetcher     83017706                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::total     83017706                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::.cpu.icache.prefetcher 18997.186728                       # average HardPFReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::total 18997.186728                       # average HardPFReq mshr miss latency
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   7550798500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   7550798500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            63.976368                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2165646                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              5905                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            366.747841                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    20.182435                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.cpu.icache.prefetcher    43.793932                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.315351                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.cpu.icache.prefetcher     0.684280                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999631                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1022           44                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_blocks::1024           20                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::3           44                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           20                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1022     0.687500                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.312500                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4329205                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4329205                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7550798500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7550798500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7550798500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7550798500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7550798500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      2755710                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2755710                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2755762                       # number of overall hits
system.cpu.dcache.overall_hits::total         2755762                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1314764                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1314764                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1314768                       # number of overall misses
system.cpu.dcache.overall_misses::total       1314768                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 106369363500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 106369363500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 106369363500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 106369363500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4070474                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4070474                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4070530                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4070530                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.323000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.323000                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.322997                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.322997                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 80903.769422                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 80903.769422                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 80903.523283                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 80903.523283                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       154530                       # number of writebacks
system.cpu.dcache.writebacks::total            154530                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1159914                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1159914                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1159914                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1159914                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       154850                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       154850                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       154853                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       154853                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  13767110000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  13767110000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  13767343500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  13767343500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.038042                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.038042                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.038042                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.038042                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 88906.102680                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 88906.102680                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 88905.888165                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 88905.888165                       # average overall mshr miss latency
system.cpu.dcache.replacements                 154538                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2750387                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2750387                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          302                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           302                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     24166000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     24166000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2750689                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2750689                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000110                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000110                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 80019.867550                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 80019.867550                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          168                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          168                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          134                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          134                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     11811500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     11811500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000049                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000049                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 88145.522388                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 88145.522388                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         5323                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           5323                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      1314455                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1314455                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 106344974000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 106344974000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1319778                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1319778                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.995967                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.995967                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 80904.233313                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 80904.233313                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      1159746                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1159746                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       154709                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       154709                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  13755082000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  13755082000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.117224                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.117224                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 88909.384716                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 88909.384716                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           52                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            52                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            4                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           56                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           56                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.071429                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.071429                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       233500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       233500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.053571                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.053571                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 77833.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 77833.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       223500                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       223500                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31928.571429                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31928.571429                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       216500                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       216500                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30928.571429                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30928.571429                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          168                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          168                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        88000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        88000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          169                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          169                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.005917                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.005917                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        88000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        88000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        87000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        87000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.005917                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.005917                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        87000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        87000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          142                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          142                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          142                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          142                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   7550798500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           313.057572                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2910924                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            154852                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             18.798104                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            249500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   313.057572                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.305720                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.305720                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          314                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          250                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.306641                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           8296534                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          8296534                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7550798500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   7550798500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
