
---------- Begin Simulation Statistics ----------
final_tick                               1155313710000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 103157                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739300                       # Number of bytes of host memory used
host_op_rate                                   103458                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 13969.33                       # Real time elapsed on the host
host_tick_rate                               82703590                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1441037391                       # Number of instructions simulated
sim_ops                                    1445242389                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.155314                       # Number of seconds simulated
sim_ticks                                1155313710000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.977303                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              167097858                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           189932918                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         14790524                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        257956732                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          20591692                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       21235533                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          643841                       # Number of indirect misses.
system.cpu0.branchPred.lookups              326514610                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2148824                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1050454                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          9045544                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 313653493                       # Number of branches committed
system.cpu0.commit.bw_lim_events             29927612                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3160608                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       42215858                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1250505418                       # Number of instructions committed
system.cpu0.commit.committedOps            1251559167                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2149230088                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.582329                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.298749                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1522101540     70.82%     70.82% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    372350062     17.32%     88.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     98299499      4.57%     92.72% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     90056713      4.19%     96.91% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     22477762      1.05%     97.96% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      5632878      0.26%     98.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      3744520      0.17%     98.39% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      4639502      0.22%     98.61% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     29927612      1.39%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2149230088                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            24112807                       # Number of function calls committed.
system.cpu0.commit.int_insts               1209805468                       # Number of committed integer instructions.
system.cpu0.commit.loads                    388697062                       # Number of loads committed
system.cpu0.commit.membars                    2104070                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2104076      0.17%      0.17% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       699520905     55.89%     56.06% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11831886      0.95%     57.01% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099835      0.17%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      389747508     31.14%     88.31% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     146254907     11.69%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1251559167                       # Class of committed instruction
system.cpu0.commit.refs                     536002443                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1250505418                       # Number of Instructions Simulated
system.cpu0.committedOps                   1251559167                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.842382                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.842382                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            251377450                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              5769603                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           166755129                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1316386385                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               973285802                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                923355121                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               9056234                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             12832093                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3462286                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  326514610                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                241976383                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1199405376                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              4827399                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          149                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1336485165                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  46                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          167                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               29602482                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.141722                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         946329914                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         187689550                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.580095                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2160536893                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.619077                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.889906                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1210615134     56.03%     56.03% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               712662489     32.99%     89.02% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               121521102      5.62%     94.64% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                96587856      4.47%     99.11% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                12151226      0.56%     99.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2738432      0.13%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   54143      0.00%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 4202901      0.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    3610      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2160536893                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                      143371491                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             9100917                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               318611473                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.556511                       # Inst execution rate
system.cpu0.iew.exec_refs                   554750780                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 148976633                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              206121642                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            408152786                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1056769                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5089482                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           149581332                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1293745215                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            405774147                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          7244949                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1282149595                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1076213                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              6537386                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               9056234                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              8814081                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       165921                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        19390775                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        13369                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         9297                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4502072                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     19455724                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      2275951                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          9297                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       398480                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       8702437                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                533482349                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1273546285                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.901259                       # average fanout of values written-back
system.cpu0.iew.wb_producers                480805834                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.552776                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1273590778                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1572437814                       # number of integer regfile reads
system.cpu0.int_regfile_writes              816078704                       # number of integer regfile writes
system.cpu0.ipc                              0.542776                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.542776                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2106140      0.16%      0.16% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            714170062     55.39%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11834050      0.92%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100406      0.16%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           410877128     31.87%     88.50% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          148306709     11.50%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              8      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1289394545                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     52                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                102                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           50                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                50                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1615275                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001253                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 245323     15.19%     15.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     15.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     15.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     15.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     15.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     15.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     15.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     15.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     15.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     15.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     15.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     15.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     15.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     15.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     15.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     15.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     15.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     15.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     15.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     15.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     15.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     15.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     15.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     15.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     15.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     15.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     15.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     15.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     15.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     15.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     15.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     15.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     15.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     15.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     15.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     15.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     15.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     15.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     15.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     15.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     15.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     15.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     15.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1156052     71.57%     86.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               213898     13.24%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1288903628                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4741019625                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1273546235                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1335940271                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1290584160                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1289394545                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3161055                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       42186044                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            78470                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           447                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     21352264                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2160536893                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.596794                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.796354                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1207462526     55.89%     55.89% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          684661258     31.69%     87.58% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          214749756      9.94%     97.52% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           43538521      2.02%     99.53% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            7841338      0.36%     99.89% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1045388      0.05%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             756781      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             365366      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             115959      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2160536893                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.559655                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         12835369                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1196854                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           408152786                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          149581332                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2062                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2303908384                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     6719047                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              223043369                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            800533779                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               7742918                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               986104710                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               8655777                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 7161                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1599849948                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1306327157                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          844357962                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                913288363                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              12596960                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               9056234                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             28879831                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                43824178                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1599849904                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        164386                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              6246                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 15991234                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          6200                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3413051267                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2598870071                       # The number of ROB writes
system.cpu0.timesIdled                       31175112                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2029                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            82.846804                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               14301171                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            17262188                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          3117023                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         23500624                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            640621                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         738443                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           97822                       # Number of indirect misses.
system.cpu1.branchPred.lookups               26770299                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        42263                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1050212                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1995899                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  16232191                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1988139                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3151353                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       30493230                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            67697316                       # Number of instructions committed
system.cpu1.commit.committedOps              68747741                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    283175746                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.242774                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.956347                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    253480997     89.51%     89.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     14985927      5.29%     94.81% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      5906697      2.09%     96.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      4258378      1.50%     98.40% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       906667      0.32%     98.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       456471      0.16%     98.88% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       988139      0.35%     99.23% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       204331      0.07%     99.30% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1988139      0.70%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    283175746                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1075293                       # Number of function calls committed.
system.cpu1.commit.int_insts                 65732072                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16754917                       # Number of loads committed
system.cpu1.commit.membars                    2100516                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2100516      3.06%      3.06% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        43613860     63.44%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       17805129     25.90%     92.40% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       5228092      7.60%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         68747741                       # Class of committed instruction
system.cpu1.commit.refs                      23033233                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   67697316                       # Number of Instructions Simulated
system.cpu1.committedOps                     68747741                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.272925                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.272925                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            208880509                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred              1154933                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            13166490                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             107643295                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                22318851                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 52410598                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1997004                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2523039                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2732503                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   26770299                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 18964898                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    264399574                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               684764                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     122072435                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                6236256                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.092546                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          20821748                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          14941792                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.422008                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         288339465                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.435478                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.909976                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               213859465     74.17%     74.17% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                44274467     15.35%     89.52% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                17248896      5.98%     95.51% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 8574825      2.97%     98.48% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1346484      0.47%     98.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 2530214      0.88%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  504052      0.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     919      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     143      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           288339465                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         926089                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2065154                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                19725576                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.274042                       # Inst execution rate
system.cpu1.iew.exec_refs                    25655440                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   6575383                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              181328982                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             26039135                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2270596                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1394197                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             9194385                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           99211009                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             19080057                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1339345                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             79270884                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                877745                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              5249858                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1997004                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              7253541                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        66753                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          529680                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        12007                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1576                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         6296                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      9284218                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      2916069                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1576                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       513948                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1551206                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 43175027                       # num instructions consuming a value
system.cpu1.iew.wb_count                     78301512                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.835770                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 36084378                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.270691                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      78333609                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               101667569                       # number of integer regfile reads
system.cpu1.int_regfile_writes               51585550                       # number of integer regfile writes
system.cpu1.ipc                              0.234032                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.234032                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2100723      2.61%      2.61% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             52448687     65.06%     67.67% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  54      0.00%     67.67% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   90      0.00%     67.67% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     67.67% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     67.67% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     67.67% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     67.67% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     67.67% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     67.67% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     67.67% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     67.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     67.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     67.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     67.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     67.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     67.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     67.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     67.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     67.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     67.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     67.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     67.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     67.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     67.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     67.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     67.67% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            20480656     25.41%     93.08% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            5580007      6.92%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              80610229                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1430599                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.017747                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 305791     21.38%     21.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     21.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     21.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     21.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     21.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     21.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     21.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     21.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     21.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     21.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     21.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     21.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     21.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     21.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     21.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     21.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     21.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     21.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     21.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     21.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     21.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     21.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     21.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     21.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     21.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     21.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     21.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     21.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     21.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     21.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     21.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     21.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     21.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     21.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     21.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     21.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     21.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     21.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     21.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     21.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     21.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     21.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     21.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                915296     63.98%     85.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               209510     14.64%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              79940091                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         451100733                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     78301500                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        129675287                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  92394526                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 80610229                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6816483                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       30463267                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           110237                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       3665130                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     20613187                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    288339465                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.279567                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.747351                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          238014166     82.55%     82.55% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           32141645     11.15%     93.69% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           11383450      3.95%     97.64% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            3743862      1.30%     98.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1901804      0.66%     99.60% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             441491      0.15%     99.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             423125      0.15%     99.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             202699      0.07%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              87223      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      288339465                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.278672                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         13481171                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1855180                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            26039135                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            9194385                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    207                       # number of misc regfile reads
system.cpu1.numCycles                       289265554                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2021357237                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              194694404                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             45699805                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               5502937                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                25599680                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               2238904                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                15522                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            129366770                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             102820607                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           68645530                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 50628879                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               6802610                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1997004                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             15386351                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                22945725                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       129366758                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         33147                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               807                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 12915014                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           800                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   380427577                       # The number of ROB reads
system.cpu1.rob.rob_writes                  203650436                       # The number of ROB writes
system.cpu1.timesIdled                          16027                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            87.495558                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               11097325                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            12683301                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1617642                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         16375264                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            593295                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         602293                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            8998                       # Number of indirect misses.
system.cpu2.branchPred.lookups               19030900                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted        30880                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                       1050193                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1186378                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  15111285                       # Number of branches committed
system.cpu2.commit.bw_lim_events              1854731                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        3151315                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts        9173047                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            64232437                       # Number of instructions committed
system.cpu2.commit.committedOps              65282837                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    267789152                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.243784                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.961861                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    239934704     89.60%     89.60% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     13840122      5.17%     94.77% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      5587780      2.09%     96.85% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      4017470      1.50%     98.35% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       856089      0.32%     98.67% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       431226      0.16%     98.83% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6      1072799      0.40%     99.23% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       194231      0.07%     99.31% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1854731      0.69%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    267789152                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls             1014796                       # Number of function calls committed.
system.cpu2.commit.int_insts                 62381427                       # Number of committed integer instructions.
system.cpu2.commit.loads                     15868347                       # Number of loads committed
system.cpu2.commit.membars                    2100485                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      2100485      3.22%      3.22% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        41226580     63.15%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             44      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              88      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       16918540     25.92%     92.28% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       5037088      7.72%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         65282837                       # Class of committed instruction
system.cpu2.commit.refs                      21955640                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   64232437                       # Number of Instructions Simulated
system.cpu2.committedOps                     65282837                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              4.210049                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        4.210049                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            214199855                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               458516                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            10638121                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              78410212                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                15310971                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 36393927                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1187436                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts              1086783                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2615563                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   19030900                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 12742306                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    254121170                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               144945                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                      81059332                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                3237400                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.070375                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          13967881                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          11690620                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.299752                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         269707752                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.304442                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.738259                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               217975477     80.82%     80.82% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                32634361     12.10%     92.92% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                10397598      3.86%     96.77% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 6774814      2.51%     99.29% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 1319975      0.49%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  557800      0.21%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   46730      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                     862      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     135      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           269707752                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         713932                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1250870                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                16403088                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.264862                       # Inst execution rate
system.cpu2.iew.exec_refs                    24424851                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   6366406                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              183459972                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             18396342                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           1051011                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1034172                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             6590059                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           74429479                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             18058445                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1194163                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             71624373                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                964024                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              5132064                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1187436                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              7220090                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        70996                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          451226                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses        11975                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         1462                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads         7442                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      2527995                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       502766                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          1462                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       351480                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        899390                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 39260108                       # num instructions consuming a value
system.cpu2.iew.wb_count                     70700778                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.849376                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 33346589                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.261446                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      70730709                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                91275771                       # number of integer regfile reads
system.cpu2.int_regfile_writes               47487232                       # number of integer regfile writes
system.cpu2.ipc                              0.237527                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.237527                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          2100695      2.88%      2.88% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             45929874     63.07%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  46      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   90      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     65.96% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            19414353     26.66%     92.62% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            5373466      7.38%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              72818536                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    1404024                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.019281                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 296991     21.15%     21.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     21.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     21.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     21.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     21.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     21.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     21.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     21.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     21.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     21.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     21.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     21.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     21.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     21.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     21.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     21.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     21.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     21.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     21.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     21.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     21.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     21.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     21.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     21.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     21.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     21.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     21.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     21.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     21.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     21.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     21.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     21.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     21.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     21.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     21.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     21.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     21.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     21.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     21.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     21.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     21.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     21.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     21.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                904126     64.40%     85.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite               202905     14.45%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              72121851                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         416847616                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     70700766                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         83577100                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  71277887                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 72818536                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            3151592                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        9146641                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            98794                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           277                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      3763921                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    269707752                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.269991                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.745727                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          225223944     83.51%     83.51% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           27555906     10.22%     93.72% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           10607438      3.93%     97.66% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            3343323      1.24%     98.90% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1909709      0.71%     99.60% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             380657      0.14%     99.75% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             412043      0.15%     99.90% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             194450      0.07%     99.97% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              80282      0.03%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      269707752                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.269278                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          6825741                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          668093                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            18396342                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            6590059                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    210                       # number of misc regfile reads
system.cpu2.numCycles                       270421684                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  2040201174                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              198633899                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             43521326                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               7116172                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                17307117                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               2152570                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                14605                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             97868667                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              76770570                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           51600386                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 36441559                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               6812705                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1187436                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             16104722                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 8079060                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        97868655                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         33019                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               788                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 14205314                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           787                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   340389200                       # The number of ROB reads
system.cpu2.rob.rob_writes                  150834350                       # The number of ROB writes
system.cpu2.timesIdled                          13917                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            82.305573                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                9789522                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            11894118                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          1310914                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         14540659                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            496183                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         503289                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            7106                       # Number of indirect misses.
system.cpu3.branchPred.lookups               16709138                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted        18946                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                       1050219                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           927640                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  13581119                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1796897                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        3151390                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        7323609                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            58602220                       # Number of instructions committed
system.cpu3.commit.committedOps              59652644                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    234077364                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.254842                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.995948                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    209121176     89.34%     89.34% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     12379980      5.29%     94.63% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      4883326      2.09%     96.71% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      3502321      1.50%     98.21% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       769454      0.33%     98.54% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       378836      0.16%     98.70% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6      1065741      0.46%     99.16% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       179633      0.08%     99.23% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1796897      0.77%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    234077364                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              867018                       # Number of function calls committed.
system.cpu3.commit.int_insts                 56899650                       # Number of committed integer instructions.
system.cpu3.commit.loads                     14741070                       # Number of loads committed
system.cpu3.commit.membars                    2100498                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      2100498      3.52%      3.52% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        37288489     62.51%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             44      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              88      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       15791289     26.47%     92.50% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       4472224      7.50%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         59652644                       # Class of committed instruction
system.cpu3.commit.refs                      20263525                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   58602220                       # Number of Instructions Simulated
system.cpu3.committedOps                     59652644                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              4.028241                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        4.028241                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            187919014                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               404764                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             9406245                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              70035449                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                12947006                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 31228757                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                928477                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               971781                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2579257                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   16709138                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 10987908                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    222375377                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                93315                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles            3                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      72092604                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                2623502                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.070782                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          11915378                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          10285705                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.305394                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         235602511                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.310456                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.748295                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               189537373     80.45%     80.45% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                29346756     12.46%     92.90% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 8943364      3.80%     96.70% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 5877874      2.49%     99.19% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 1238340      0.53%     99.72% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  629859      0.27%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   28380      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                     425      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     140      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           235602511                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         461353                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              979171                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                14637344                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.274324                       # Inst execution rate
system.cpu3.iew.exec_refs                    22268306                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   5696882                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              157361577                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             16803488                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1051121                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           801526                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             5842988                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           66954750                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             16571424                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           932565                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             64758005                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                970652                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              4978717                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                928477                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              7153867                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        63635                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          369091                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses         9913                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          969                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads         6317                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      2062418                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       320533                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           969                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       247310                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        731861                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 35930232                       # num instructions consuming a value
system.cpu3.iew.wb_count                     64009802                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.858200                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 30835326                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.271155                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      64034711                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                82278544                       # number of integer regfile reads
system.cpu3.int_regfile_writes               43138298                       # number of integer regfile writes
system.cpu3.ipc                              0.248247                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.248247                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          2100726      3.20%      3.20% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             41057430     62.50%     65.70% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  47      0.00%     65.70% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   88      0.00%     65.70% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     65.70% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     65.70% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     65.70% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     65.70% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     65.70% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     65.70% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     65.70% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     65.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     65.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     65.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     65.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     65.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     65.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     65.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     65.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     65.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     65.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     65.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     65.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     65.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     65.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     65.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     65.70% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            17851411     27.17%     92.87% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            4680856      7.13%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              65690570                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    1372873                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.020899                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 284815     20.75%     20.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     20.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     20.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     20.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     20.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     20.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     20.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     20.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     20.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     20.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     20.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     20.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     20.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     20.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     20.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     20.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     20.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     20.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     20.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     20.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     20.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     20.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     20.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     20.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     20.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     20.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     20.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     20.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     20.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     20.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     20.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     20.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     20.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     20.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     20.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     20.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     20.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     20.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     20.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     20.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     20.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     20.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     20.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                891749     64.95%     85.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite               196307     14.30%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              64962703                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         368444475                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     64009790                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         74257537                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  63803019                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 65690570                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            3151731                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        7302105                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            87977                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           341                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      2917372                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    235602511                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.278819                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.762616                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          195849236     83.13%     83.13% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           24448844     10.38%     93.50% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            9531651      4.05%     97.55% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2911200      1.24%     98.79% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1851947      0.79%     99.57% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             353548      0.15%     99.72% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             396733      0.17%     99.89% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             185918      0.08%     99.97% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              73434      0.03%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      235602511                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.278275                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          6613064                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          619382                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            16803488                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            5842988                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    228                       # number of misc regfile reads
system.cpu3.numCycles                       236063864                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  2074558940                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              172207135                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             39918370                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               6916609                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                14640530                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               2051626                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                11817                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             87367498                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              68770151                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           46398266                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 31522619                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               7048480                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                928477                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             16276710                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 6479896                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        87367486                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         27040                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               878                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 14472608                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           878                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   299255498                       # The number of ROB reads
system.cpu3.rob.rob_writes                  135480477                       # The number of ROB writes
system.cpu3.timesIdled                           9572                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued          8451227                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               234369                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             8969553                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                208261                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     11533759                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      22950462                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       860362                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       201350                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     69195383                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      6029761                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    139210668                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        6231111                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1155313710000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            8801909                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3765300                       # Transaction distribution
system.membus.trans_dist::CleanEvict          7651300                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              956                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            573                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2730028                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2729996                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       8801909                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           352                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     34482323                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               34482323                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    979021120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               979021120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1366                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          11533818                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                11533818    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            11533818                       # Request fanout histogram
system.membus.respLayer1.occupancy        59543507091                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         40683899363                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                249                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          125                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean      8158468868                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   50927872409.175232                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          121     96.80%     96.80% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.80%     97.60% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.80%     98.40% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.80%     99.20% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+11-5.5e+11            1      0.80%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        27500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 500997384500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            125                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   135505101500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 1019808608500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1155313710000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     12712126                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12712126                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     12712126                       # number of overall hits
system.cpu2.icache.overall_hits::total       12712126                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        30180                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         30180                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        30180                       # number of overall misses
system.cpu2.icache.overall_misses::total        30180                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    979891500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    979891500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    979891500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    979891500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     12742306                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12742306                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     12742306                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12742306                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.002368                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.002368                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.002368                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.002368                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 32468.240557                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 32468.240557                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 32468.240557                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 32468.240557                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          162                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    32.400000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        24104                       # number of writebacks
system.cpu2.icache.writebacks::total            24104                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         6044                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         6044                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         6044                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         6044                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        24136                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        24136                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        24136                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        24136                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    817977000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    817977000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    817977000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    817977000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.001894                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.001894                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.001894                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.001894                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 33890.329798                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 33890.329798                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 33890.329798                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 33890.329798                       # average overall mshr miss latency
system.cpu2.icache.replacements                 24104                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     12712126                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12712126                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        30180                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        30180                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    979891500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    979891500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     12742306                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12742306                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.002368                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.002368                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 32468.240557                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 32468.240557                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         6044                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         6044                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        24136                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        24136                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    817977000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    817977000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.001894                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.001894                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 33890.329798                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 33890.329798                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1155313710000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.991734                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           12401180                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            24104                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           514.486392                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        294336000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.991734                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999742                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999742                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         25508748                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        25508748                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1155313710000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     17686031                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17686031                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     17686031                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17686031                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      4664303                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       4664303                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      4664303                       # number of overall misses
system.cpu2.dcache.overall_misses::total      4664303                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 373894284848                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 373894284848                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 373894284848                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 373894284848                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     22350334                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     22350334                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     22350334                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     22350334                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.208691                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.208691                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.208691                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.208691                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 80160.805344                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 80160.805344                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 80160.805344                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 80160.805344                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      6208034                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       143190                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            78139                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           1719                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    79.448598                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    83.298429                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1476765                       # number of writebacks
system.cpu2.dcache.writebacks::total          1476765                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      3601178                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      3601178                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      3601178                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      3601178                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      1063125                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      1063125                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      1063125                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      1063125                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  85078390356                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  85078390356                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  85078390356                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  85078390356                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.047566                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.047566                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.047566                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.047566                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 80026.704626                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 80026.704626                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 80026.704626                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 80026.704626                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1476765                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     14706095                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       14706095                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      2607566                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2607566                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 190123332500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 190123332500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     17313661                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     17313661                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.150607                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.150607                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 72912.184198                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 72912.184198                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      2008940                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      2008940                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       598626                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       598626                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  39512266000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  39512266000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.034575                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.034575                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 66004.927952                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 66004.927952                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2979936                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2979936                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      2056737                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      2056737                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 183770952348                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 183770952348                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      5036673                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      5036673                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.408352                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.408352                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 89350.729990                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 89350.729990                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data      1592238                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      1592238                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       464499                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       464499                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  45566124356                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  45566124356                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.092223                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.092223                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 98097.357273                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 98097.357273                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          331                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          331                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          208                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          208                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      7834500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      7834500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          539                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          539                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.385900                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.385900                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 37665.865385                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 37665.865385                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          117                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          117                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           91                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           91                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      3832000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      3832000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.168831                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.168831                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 42109.890110                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 42109.890110                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          219                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          219                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          175                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          175                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1229500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1229500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          394                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          394                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.444162                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.444162                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  7025.714286                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7025.714286                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          172                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          172                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      1086500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      1086500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.436548                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.436548                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  6316.860465                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  6316.860465                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       369000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       369000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       340000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       340000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       634851                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         634851                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       415342                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       415342                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  48148373500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  48148373500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data      1050193                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total      1050193                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.395491                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.395491                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 115924.644028                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 115924.644028                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_hits::.cpu2.data            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       415341                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       415341                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  47733031500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  47733031500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.395490                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.395490                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 114924.920728                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 114924.920728                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1155313710000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           27.790083                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           19799097                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1478333                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            13.392853                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        294347500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    27.790083                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.868440                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.868440                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         48281285                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        48281285                       # Number of data accesses
system.cpu3.numPwrStateTransitions                267                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          134                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    7738672682.835821                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   49218712143.360764                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          130     97.01%     97.01% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.75%     97.76% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.75%     98.51% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.75%     99.25% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+11-5.5e+11            1      0.75%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        21000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 500997340000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            134                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   118331570500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 1036982139500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1155313710000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     10969909                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        10969909                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     10969909                       # number of overall hits
system.cpu3.icache.overall_hits::total       10969909                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        17999                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         17999                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        17999                       # number of overall misses
system.cpu3.icache.overall_misses::total        17999                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    602751999                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    602751999                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    602751999                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    602751999                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     10987908                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     10987908                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     10987908                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     10987908                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.001638                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.001638                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.001638                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.001638                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 33488.082616                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 33488.082616                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 33488.082616                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 33488.082616                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs           55                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    18.333333                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        15201                       # number of writebacks
system.cpu3.icache.writebacks::total            15201                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         2766                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         2766                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         2766                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         2766                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        15233                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        15233                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        15233                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        15233                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    521940999                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    521940999                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    521940999                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    521940999                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.001386                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.001386                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.001386                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.001386                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 34263.835029                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 34263.835029                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 34263.835029                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 34263.835029                       # average overall mshr miss latency
system.cpu3.icache.replacements                 15201                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     10969909                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       10969909                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        17999                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        17999                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    602751999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    602751999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     10987908                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     10987908                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.001638                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.001638                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 33488.082616                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 33488.082616                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         2766                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         2766                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        15233                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        15233                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    521940999                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    521940999                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.001386                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.001386                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 34263.835029                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 34263.835029                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1155313710000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.991611                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            9972517                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            15201                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           656.043484                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        299720000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.991611                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999738                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999738                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         21991049                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        21991049                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1155313710000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     15959150                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15959150                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     15959150                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15959150                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      4457282                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       4457282                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      4457282                       # number of overall misses
system.cpu3.dcache.overall_misses::total      4457282                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 370499637015                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 370499637015                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 370499637015                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 370499637015                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     20416432                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     20416432                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     20416432                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     20416432                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.218318                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.218318                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.218318                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.218318                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 83122.323653                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 83122.323653                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 83122.323653                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 83122.323653                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      5845710                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       148502                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            70539                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           1765                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    82.872028                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    84.137110                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1344021                       # number of writebacks
system.cpu3.dcache.writebacks::total          1344021                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      3470480                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      3470480                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      3470480                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      3470480                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       986802                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       986802                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       986802                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       986802                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  79014019531                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  79014019531                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  79014019531                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  79014019531                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.048334                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.048334                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.048334                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.048334                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 80070.793868                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 80070.793868                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 80070.793868                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 80070.793868                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1344021                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     13448320                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       13448320                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      2496321                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2496321                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 188604864500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 188604864500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     15944641                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     15944641                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.156562                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.156562                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 75553.129786                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 75553.129786                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      1930962                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1930962                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       565359                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       565359                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  37902017500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  37902017500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.035458                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.035458                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 67040.619323                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 67040.619323                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      2510830                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       2510830                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      1960961                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1960961                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 181894772515                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 181894772515                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      4471791                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      4471791                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.438518                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.438518                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 92757.975561                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 92757.975561                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data      1539518                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total      1539518                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       421443                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       421443                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  41112002031                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  41112002031                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.094245                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.094245                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 97550.563258                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 97550.563258                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          347                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          347                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          224                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          224                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      6633000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      6633000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          571                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          571                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.392294                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.392294                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 29611.607143                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 29611.607143                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          113                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          113                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          111                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          111                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      3659500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      3659500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.194396                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.194396                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 32968.468468                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 32968.468468                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          226                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          226                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          169                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          169                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1079500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1079500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          395                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          395                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.427848                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.427848                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  6387.573964                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6387.573964                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          163                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          163                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data       939500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       939500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.412658                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.412658                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  5763.803681                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5763.803681                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       257000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       257000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       234000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       234000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       691403                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         691403                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       358816                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       358816                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  38904306500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  38904306500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data      1050219                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total      1050219                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.341658                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.341658                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 108424.112916                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 108424.112916                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       358816                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       358816                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  38545490500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  38545490500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.341658                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.341658                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 107424.112916                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 107424.112916                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1155313710000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           29.377597                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           17995789                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1345430                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            13.375493                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        299731500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    29.377597                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.918050                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.918050                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           24                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         44280688                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        44280688                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 24                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           12                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    279960791.666667                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   430503434.542178                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           12    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       459000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1271278000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             12                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1151954180500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   3359529500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1155313710000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    205240378                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       205240378                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    205240378                       # number of overall hits
system.cpu0.icache.overall_hits::total      205240378                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     36736005                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      36736005                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     36736005                       # number of overall misses
system.cpu0.icache.overall_misses::total     36736005                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 478936442997                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 478936442997                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 478936442997                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 478936442997                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    241976383                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    241976383                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    241976383                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    241976383                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.151816                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.151816                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.151816                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.151816                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13037.248960                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13037.248960                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13037.248960                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13037.248960                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2132                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets          378                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               59                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    36.135593                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          126                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     34633624                       # number of writebacks
system.cpu0.icache.writebacks::total         34633624                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      2102347                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      2102347                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      2102347                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      2102347                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     34633658                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     34633658                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     34633658                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     34633658                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 424307384498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 424307384498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 424307384498                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 424307384498                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.143128                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.143128                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.143128                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.143128                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12251.301451                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12251.301451                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12251.301451                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12251.301451                       # average overall mshr miss latency
system.cpu0.icache.replacements              34633624                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    205240378                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      205240378                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     36736005                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     36736005                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 478936442997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 478936442997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    241976383                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    241976383                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.151816                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.151816                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13037.248960                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13037.248960                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      2102347                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      2102347                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     34633658                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     34633658                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 424307384498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 424307384498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.143128                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.143128                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12251.301451                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12251.301451                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1155313710000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999964                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          239873787                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         34633624                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.926038                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            97500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999964                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        518586422                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       518586422                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1155313710000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    481688153                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       481688153                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    481688153                       # number of overall hits
system.cpu0.dcache.overall_hits::total      481688153                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     45785248                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      45785248                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     45785248                       # number of overall misses
system.cpu0.dcache.overall_misses::total     45785248                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1091283147640                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1091283147640                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1091283147640                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1091283147640                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    527473401                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    527473401                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    527473401                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    527473401                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.086801                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.086801                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.086801                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.086801                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 23834.820063                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 23834.820063                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 23834.820063                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 23834.820063                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     11304197                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       127751                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           180796                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1499                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    62.524597                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    85.224149                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     30516110                       # number of writebacks
system.cpu0.dcache.writebacks::total         30516110                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     15734048                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     15734048                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     15734048                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     15734048                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     30051200                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     30051200                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     30051200                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     30051200                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 489677273546                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 489677273546                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 489677273546                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 489677273546                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.056972                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.056972                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.056972                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.056972                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 16294.766051                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16294.766051                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 16294.766051                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16294.766051                       # average overall mshr miss latency
system.cpu0.dcache.replacements              30516110                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    344402474                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      344402474                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     36820049                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     36820049                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 732360506500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 732360506500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    381222523                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    381222523                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.096584                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.096584                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 19890.264310                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 19890.264310                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     10014100                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     10014100                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     26805949                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     26805949                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 390680536000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 390680536000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.070316                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.070316                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 14574.396751                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14574.396751                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    137285679                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     137285679                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      8965199                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      8965199                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 358922641140                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 358922641140                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    146250878                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    146250878                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.061300                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.061300                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 40035.100296                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 40035.100296                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      5719948                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      5719948                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      3245251                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      3245251                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  98996737546                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  98996737546                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.022190                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.022190                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 30505.109634                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 30505.109634                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2328                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2328                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1817                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1817                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     10982000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     10982000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         4145                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         4145                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.438359                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.438359                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6044.028619                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6044.028619                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1784                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1784                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           33                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           33                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1392500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1392500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.007961                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.007961                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 42196.969697                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 42196.969697                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3835                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3835                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          211                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          211                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1785000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1785000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         4046                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         4046                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.052150                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.052150                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  8459.715640                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8459.715640                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          211                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          211                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      1574000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1574000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.052150                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.052150                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  7459.715640                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  7459.715640                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       584127                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         584127                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       466327                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       466327                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  54669281500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  54669281500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1050454                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1050454                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.443929                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.443929                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 117233.789808                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 117233.789808                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       466327                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       466327                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  54202954500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  54202954500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.443929                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.443929                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 116233.789808                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 116233.789808                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1155313710000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.997228                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          512795356                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         30517260                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.803453                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           294500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.997228                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999913                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999913                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1087581384                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1087581384                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1155313710000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            34575082                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            28908226                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               17720                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              499114                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               18217                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              484447                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               11383                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              488540                       # number of demand (read+write) hits
system.l2.demand_hits::total                 65002729                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           34575082                       # number of overall hits
system.l2.overall_hits::.cpu0.data           28908226                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              17720                       # number of overall hits
system.l2.overall_hits::.cpu1.data             499114                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              18217                       # number of overall hits
system.l2.overall_hits::.cpu2.data             484447                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              11383                       # number of overall hits
system.l2.overall_hits::.cpu3.data             488540                       # number of overall hits
system.l2.overall_hits::total                65002729                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             58575                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1607085                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              7535                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1058643                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              5919                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            992038                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              3850                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            855262                       # number of demand (read+write) misses
system.l2.demand_misses::total                4588907                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            58575                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1607085                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             7535                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1058643                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             5919                       # number of overall misses
system.l2.overall_misses::.cpu2.data           992038                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             3850                       # number of overall misses
system.l2.overall_misses::.cpu3.data           855262                       # number of overall misses
system.l2.overall_misses::total               4588907                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   5503303499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 176470367455                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    733722499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 132002341621                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    575652000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 124165259404                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    369071998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 109145051659                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     548964770135                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   5503303499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 176470367455                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    733722499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 132002341621                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    575652000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 124165259404                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    369071998                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 109145051659                       # number of overall miss cycles
system.l2.overall_miss_latency::total    548964770135                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        34633657                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        30515311                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           25255                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1557757                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           24136                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         1476485                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           15233                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         1343802                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             69591636                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       34633657                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       30515311                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          25255                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1557757                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          24136                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        1476485                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          15233                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        1343802                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            69591636                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.001691                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.052665                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.298357                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.679594                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.245235                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.671892                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.252741                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.636449                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.065940                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.001691                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.052665                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.298357                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.679594                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.245235                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.671892                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.252741                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.636449                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.065940                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 93953.111379                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 109807.737273                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 97375.248706                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 124690.137866                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 97254.941713                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 125161.797637                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 95862.856623                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 127615.925481                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 119628.654522                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 93953.111379                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 109807.737273                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 97375.248706                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 124690.137866                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 97254.941713                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 125161.797637                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 95862.856623                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 127615.925481                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 119628.654522                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            1522674                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     33431                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      45.546768                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   6040575                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3765300                       # number of writebacks
system.l2.writebacks::total                   3765300                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            222                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         299650                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            519                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         127847                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            492                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data         131730                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            392                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data         124231                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              685083                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           222                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        299650                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           519                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        127847                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           492                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data        131730                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           392                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data        124231                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             685083                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        58353                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1307435                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         7016                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       930796                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         5427                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       860308                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         3458                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       731031                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3903824                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        58353                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1307435                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         7016                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       930796                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         5427                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       860308                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         3458                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       731031                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      7755440                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         11659264                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   4907303500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 138039302047                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    627247500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 108877549506                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    485837001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 101448744894                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    307872498                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  88035678113                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 442729535059                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   4907303500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 138039302047                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    627247500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 108877549506                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    485837001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 101448744894                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    307872498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  88035678113                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 788889911083                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1231619446142                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.001685                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.042845                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.277806                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.597523                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.224851                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.582673                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.227007                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.544002                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.056096                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.001685                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.042845                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.277806                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.597523                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.224851                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.582673                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.227007                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.544002                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.167538                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 84096.850205                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 105580.240736                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 89402.437286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 116972.515466                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 89522.203980                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 117921.424529                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 89031.954309                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 120426.737188                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 113409.194436                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 84096.850205                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 105580.240736                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 89402.437286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 116972.515466                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 89522.203980                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 117921.424529                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 89031.954309                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 120426.737188                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 101720.845121                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 105634.407639                       # average overall mshr miss latency
system.l2.replacements                       17502513                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8102233                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8102233                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8102233                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8102233                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     61047222                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         61047222                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     61047222                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     61047222                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      7755440                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        7755440                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 788889911083                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 788889911083                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 101720.845121                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 101720.845121                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              31                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              32                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              26                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   91                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            67                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            15                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            30                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            16                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                128                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       241500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        58500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       300000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           69                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           46                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           62                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           42                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              219                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.971014                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.326087                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.483871                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.380952                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.584475                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  3604.477612                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data         3900                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2343.750000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           67                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           15                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           30                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           16                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           128                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1354500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       304000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       603500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       325500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2587500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.971014                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.326087                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.483871                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.380952                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.584475                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20216.417910                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20266.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20116.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20343.750000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20214.843750                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data            21                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            30                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            10                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 61                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           32                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           14                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               67                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        29500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        29500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           32                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           30                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           42                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           24                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            128                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.300000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.285714                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.583333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.523438                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  3277.777778                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total   440.298507                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           32                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           12                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           14                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           67                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       655000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       183500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       242000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       286000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1366500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.300000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.285714                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.583333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.523438                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20468.750000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20388.888889                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20166.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20428.571429                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20395.522388                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2692858                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           171125                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data           174443                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data           192751                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               3231177                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1022723                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         762113                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         703980                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         586386                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3075202                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 118021756980                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  95990054595                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  89432532847                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  75782619095                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  379226963517                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3715581                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       933238                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       878423                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       779137                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6306379                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.275253                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.816633                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.801413                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.752610                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.487634                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 115399.533383                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 125952.522257                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 127038.456841                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 129236.746947                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 123317.740921                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       170996                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        60090                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data        62131                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data        60175                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           353392                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       851727                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       702023                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       641849                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       526211                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2721810                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  94336175426                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  82424946448                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  76206164743                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  63758657458                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 316725944075                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.229231                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.752244                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.730683                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.675377                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.431596                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 110758.700177                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 117410.606843                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 118729.116573                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 121165.573236                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 116365.927113                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      34575082                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         17720                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         18217                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         11383                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           34622402                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        58575                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         7535                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         5919                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         3850                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            75879                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   5503303499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    733722499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    575652000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    369071998                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   7181749996                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     34633657                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        25255                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        24136                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        15233                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       34698281                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.001691                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.298357                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.245235                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.252741                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002187                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 93953.111379                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 97375.248706                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 97254.941713                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 95862.856623                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 94647.399096                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          222                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          519                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          492                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          392                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1625                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        58353                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         7016                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         5427                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         3458                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        74254                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   4907303500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    627247500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    485837001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    307872498                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   6328260499                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.001685                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.277806                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.224851                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.227007                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002140                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 84096.850205                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 89402.437286                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 89522.203980                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 89031.954309                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 85224.506410                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     26215368                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       327989                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       310004                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       295789                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          27149150                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       584362                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       296530                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       288058                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       268876                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1437826                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  58448610475                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  36012287026                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  34732726557                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  33362432564                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 162556056622                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     26799730                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       624519                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       598062                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       564665                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      28586976                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.021805                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.474813                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.481652                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.476169                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.050297                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 100021.237649                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 121445.678434                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 120575.462431                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 124081.110118                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 113056.834848                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       128654                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        67757                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        69599                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        64056                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       330066                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       455708                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       228773                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       218459                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       204820                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1107760                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  43703126621                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  26452603058                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  25242580151                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  24277020655                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 119675330485                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.017004                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.366319                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.365278                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.362728                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.038751                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 95901.600632                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 115628.168787                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 115548.364457                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 118528.564862                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 108033.626855                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          179                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           45                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data           33                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data           46                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               303                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          303                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          215                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data          191                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data          182                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             891                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     15120418                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data     12843416                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data     11341919                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data     10273922                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     49579675                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          482                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          260                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data          224                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data          228                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1194                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.628631                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.826923                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.852679                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.798246                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.746231                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 49902.369637                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 59736.818605                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data 59381.774869                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data 56450.120879                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 55644.977553                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          159                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data          130                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data          131                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data          120                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          540                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          144                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           85                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           60                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           62                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          351                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      2938740                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1783484                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data      1325489                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data      1299487                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      7347200                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.298755                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.326923                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.267857                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.271930                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.293970                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20407.916667                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20982.164706                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 22091.483333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 20959.467742                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20932.193732                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1155313710000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1155313710000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999950                       # Cycle average of tags in use
system.l2.tags.total_refs                   145684428                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  17503355                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.323229                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.352809                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        5.167443                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.249260                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.014296                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.496106                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.012197                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.436809                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.007071                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.361249                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    20.902711                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.427388                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.080741                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.144520                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000223                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.007752                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000191                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.006825                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000110                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.005645                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.326605                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            26                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            38                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           26                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.406250                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.593750                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1127444499                       # Number of tag accesses
system.l2.tags.data_accesses               1127444499                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1155313710000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3734784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      83928832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        449024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      59695808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        347328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      55197184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        221312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      46911872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    487555776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          738041920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3734784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       449024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       347328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       221312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4752448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    240979200                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       240979200                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          58356                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1311388                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           7016                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         932747                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           5427                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         862456                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           3458                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         732998                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      7618059                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            11531905                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3765300                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3765300                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3232701                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         72645924                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           388660                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         51670648                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           300635                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         47776793                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           191560                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         40605311                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    422011590                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             638823822                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3232701                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       388660                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       300635                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       191560                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4113556                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      208583347                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            208583347                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      208583347                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3232701                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        72645924                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          388660                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        51670648                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          300635                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        47776793                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          191560                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        40605311                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    422011590                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            847407169                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3732650.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     58356.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1273856.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      7016.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    928614.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      5427.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    857643.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      3458.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    727275.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   7613708.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002431289250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       230527                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       230527                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            18257605                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3525487                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    11531905                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3765300                       # Number of write requests accepted
system.mem_ctrls.readBursts                  11531905                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3765300                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  56552                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 32650                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            674951                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            684176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            687732                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            727063                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            885846                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            822201                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            708965                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            704777                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            676647                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            843822                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           683132                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           702706                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           664814                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           671836                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           655332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           681353                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            232000                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            234103                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            234699                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            233382                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            233864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            236992                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            234490                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            235461                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            230924                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            243526                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           233371                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           234956                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           229729                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           227700                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           226968                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           230454                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.35                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.08                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 611114992895                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                57376765000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            826277861645                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     53254.57                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                72004.57                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        44                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  8129373                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1634908                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.84                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                43.80                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              11531905                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3765300                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  974283                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1059606                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1275031                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1268296                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1294016                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1251939                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 1020975                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  860231                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  657663                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  420192                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 346872                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 365901                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 256979                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 136935                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 104540                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  67700                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  51186                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  39788                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  16455                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   6765                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  15935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  17082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  34788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  68559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 116681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 164568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 202521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 224918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 236669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 240315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 242748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 250008                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 242025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 238928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 235272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 228466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 222028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 224615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  33043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  15701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   9472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   6782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   6087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   5676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   5704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   6267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   7149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   8992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  12105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  16862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  22632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  28272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  32097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  34976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  36114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  36605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  36628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  37314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  38113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  43666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  30832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   8699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   3314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     94                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5443676                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    178.795699                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   139.141363                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   165.109947                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1939782     35.63%     35.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      2835489     52.09%     87.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       311487      5.72%     93.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       139787      2.57%     96.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        40190      0.74%     96.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        23562      0.43%     97.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        18928      0.35%     97.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        15225      0.28%     97.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       119226      2.19%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5443676                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       230527                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      49.777818                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     44.798830                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    296.135732                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       230522    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-32767            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-139263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        230527                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       230527                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.191678                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.177746                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.709423                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           212609     92.23%     92.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              979      0.42%     92.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            10694      4.64%     97.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4170      1.81%     99.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1392      0.60%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              455      0.20%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              153      0.07%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               57      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               13      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        230527                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              734422592                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3619328                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               238887616                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               738041920                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            240979200                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       635.69                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       206.77                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    638.82                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    208.58                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.58                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.97                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.62                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1155313703500                       # Total gap between requests
system.mem_ctrls.avgGap                      75524.50                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3734784                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     81526784                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       449024                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     59431296                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       347328                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     54889152                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       221312                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     46545600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    487277312                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    238887616                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3232701.185550719500                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 70566793.498884394765                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 388659.803924598149                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 51441695.433528617024                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 300635.227465620614                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 47510171.068600930274                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 191560.091501034825                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 40288278.064318999648                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 421770561.348224639893                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 206772943.082273304462                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        58356                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1311388                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         7016                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       932747                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         5427                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       862456                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         3458                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       732998                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      7618059                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3765300                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2478376434                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  83661329273                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    330005971                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  69840320612                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    255723750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  65360192349                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    161239297                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  57383687257                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 546806986702                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 27795937631355                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     42469.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     63796.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     47036.20                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     74875.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     47120.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     75783.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     46627.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     78286.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     71777.73                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7382130.94                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    64.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          19043229660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          10121690040                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         39838643880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9696818160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     91199053920.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     143544774090                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     322760654880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       636204864630                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        550.677153                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 837485941917                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  38578280000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 279249488083                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          19824724080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          10537060380                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         42095376540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9787453020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     91199053920.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     260501244390                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     224270995680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       658215908010                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        569.729159                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 580125102856                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  38578280000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 536610327144                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                259                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          130                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    7772248976.923077                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   49960602056.593033                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          126     96.92%     96.92% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.77%     97.69% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.77%     98.46% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.77%     99.23% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+11-5.5e+11            1      0.77%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        33500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 500997418000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            130                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   144921343000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1010392367000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1155313710000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     18934161                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        18934161                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     18934161                       # number of overall hits
system.cpu1.icache.overall_hits::total       18934161                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        30737                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         30737                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        30737                       # number of overall misses
system.cpu1.icache.overall_misses::total        30737                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1142649500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1142649500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1142649500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1142649500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     18964898                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     18964898                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     18964898                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     18964898                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001621                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001621                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001621                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001621                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 37175.049614                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 37175.049614                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 37175.049614                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 37175.049614                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          173                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    57.666667                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        25223                       # number of writebacks
system.cpu1.icache.writebacks::total            25223                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         5482                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         5482                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         5482                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         5482                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        25255                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        25255                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        25255                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        25255                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    972923500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    972923500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    972923500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    972923500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001332                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001332                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001332                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001332                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 38523.995248                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 38523.995248                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 38523.995248                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 38523.995248                       # average overall mshr miss latency
system.cpu1.icache.replacements                 25223                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     18934161                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       18934161                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        30737                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        30737                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1142649500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1142649500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     18964898                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     18964898                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001621                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001621                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 37175.049614                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 37175.049614                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         5482                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         5482                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        25255                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        25255                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    972923500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    972923500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001332                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001332                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 38523.995248                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 38523.995248                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1155313710000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.966152                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           18013863                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            25223                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           714.183999                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        288645000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.966152                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.998942                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.998942                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         37955051                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        37955051                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1155313710000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     18675212                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        18675212                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     18675212                       # number of overall hits
system.cpu1.dcache.overall_hits::total       18675212                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      4826131                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       4826131                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      4826131                       # number of overall misses
system.cpu1.dcache.overall_misses::total      4826131                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 385220717275                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 385220717275                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 385220717275                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 385220717275                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     23501343                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     23501343                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     23501343                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     23501343                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.205356                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.205356                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.205356                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.205356                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 79819.780540                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 79819.780540                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 79819.780540                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 79819.780540                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      6013031                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       135729                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            74206                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1622                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    81.031601                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    83.680025                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1557894                       # number of writebacks
system.cpu1.dcache.writebacks::total          1557894                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      3712921                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      3712921                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      3712921                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      3712921                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1113210                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1113210                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1113210                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1113210                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  88941431489                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  88941431489                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  88941431489                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  88941431489                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.047368                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.047368                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.047368                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.047368                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 79896.364108                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 79896.364108                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 79896.364108                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 79896.364108                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1557894                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     15563842                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       15563842                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2709815                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2709815                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 196814130500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 196814130500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     18273657                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18273657                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.148291                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.148291                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 72630.098549                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 72630.098549                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2084752                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2084752                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       625063                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       625063                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  41061682000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  41061682000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.034206                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.034206                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 65692.069439                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 65692.069439                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      3111370                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3111370                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2116316                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2116316                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 188406586775                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 188406586775                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      5227686                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5227686                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.404828                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.404828                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 89025.734708                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 89025.734708                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1628169                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1628169                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       488147                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       488147                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  47879749489                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  47879749489                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.093377                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.093377                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 98084.694752                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 98084.694752                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          335                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          335                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          206                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          206                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      7053500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      7053500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          541                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          541                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.380776                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.380776                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 34240.291262                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 34240.291262                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          100                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          100                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          106                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          106                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      4408500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      4408500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.195933                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.195933                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 41589.622642                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 41589.622642                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          204                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          204                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          174                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          174                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1043500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1043500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          378                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          378                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.460317                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.460317                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5997.126437                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5997.126437                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          170                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          170                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       903500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       903500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.449735                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.449735                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5314.705882                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5314.705882                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       385000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       385000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       355000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       355000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       603720                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         603720                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       446492                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       446492                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  52470527000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  52470527000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1050212                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1050212                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.425145                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.425145                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 117517.283624                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 117517.283624                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       446492                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       446492                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  52024035000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  52024035000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.425145                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.425145                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 116517.283624                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 116517.283624                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1155313710000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.470577                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           20838470                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1559588                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.361522                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        288656500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.470577                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.889706                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.889706                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         50664564                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        50664564                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1155313710000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          63287990                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     11867533                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     61490709                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        13737213                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         12467487                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               4                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1047                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           634                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1681                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           82                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           82                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          6309741                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         6309741                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      34698281                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     28589710                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1194                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1194                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    103900937                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     91549776                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        75733                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      4675979                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        72376                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      4432321                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        45667                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      4034022                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             208786811                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   4433105920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   3906010944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3230592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    199401792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      3087360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    189008000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      1947776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    172020800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8907813184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        29977516                       # Total snoops (count)
system.tol2bus.snoopTraffic                 241374848                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         99578513                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.080131                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.341393                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               92893944     93.29%     93.29% # Request fanout histogram
system.tol2bus.snoop_fanout::1                6070298      6.10%     99.38% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  90859      0.09%     99.47% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 366958      0.37%     99.84% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 155832      0.16%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                    622      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           99578513                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       139206500997                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        2221397122                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          36496339                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        2021798646                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          23085465                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       45780978872                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       51951345262                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.5                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2343313446                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          38197305                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             6003                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1809369632000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 122532                       # Simulator instruction rate (inst/s)
host_mem_usage                                 783332                       # Number of bytes of host memory used
host_op_rate                                   123247                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 20102.99                       # Real time elapsed on the host
host_tick_rate                               32535255                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2463259629                       # Number of instructions simulated
sim_ops                                    2477630824                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.654056                       # Number of seconds simulated
sim_ticks                                654055922000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            90.233223                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               89349656                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            99020796                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         10574629                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        123687471                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           9037324                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        9191181                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          153857                       # Number of indirect misses.
system.cpu0.branchPred.lookups              167949568                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted       142085                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                         24154                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         10152249                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  67315606                       # Number of branches committed
system.cpu0.commit.bw_lim_events              9302267                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5843635                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      270029333                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           274695806                       # Number of instructions committed
system.cpu0.commit.committedOps             277593347                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1250164459                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.222045                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.924083                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1129059047     90.31%     90.31% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     63391195      5.07%     95.38% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     23814140      1.90%     97.29% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     14642550      1.17%     98.46% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      4715331      0.38%     98.84% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      3138970      0.25%     99.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1034801      0.08%     99.17% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1066158      0.09%     99.26% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      9302267      0.74%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1250164459                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      2183                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             7508402                       # Number of function calls committed.
system.cpu0.commit.int_insts                263517694                       # Number of committed integer instructions.
system.cpu0.commit.loads                     63706583                       # Number of loads committed
system.cpu0.commit.membars                    4352270                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4353105      1.57%      1.57% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       203518536     73.32%     74.88% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          29171      0.01%     74.89% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           74894      0.03%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            80      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           322      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           855      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult           32      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          339      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       63730265     22.96%     97.88% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       5885193      2.12%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          472      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           66      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        277593347                       # Class of committed instruction
system.cpu0.commit.refs                      69615996                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  274695806                       # Number of Instructions Simulated
system.cpu0.committedOps                    277593347                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.739467                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.739467                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            878867159                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               435404                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            75105437                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             590349860                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                97922085                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                297234470                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              10153780                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               442378                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              9076516                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  167949568                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                101449385                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1167206301                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              1663576                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           60                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     687280719                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                8977                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles        55275                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               21170254                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.129002                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         115398270                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          98386980                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.527901                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1293254010                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.539423                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.943406                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               854123841     66.04%     66.04% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               260204722     20.12%     86.16% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               141971416     10.98%     97.14% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                17134314      1.32%     98.47% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 5175198      0.40%     98.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 9780944      0.76%     99.62% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1611934      0.12%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 3229203      0.25%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   22438      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1293254010                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     2183                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1407                       # number of floating regfile writes
system.cpu0.idleCycles                        8657775                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            10760285                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               107669394                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.356380                       # Inst execution rate
system.cpu0.iew.exec_refs                   116437268                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   7048407                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              158835970                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            124671483                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           3034914                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          6081868                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             9496307                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          546753985                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            109388861                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          9619782                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            463975056                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1007433                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             50506998                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              10153780                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             52052697                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      1036584                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          188481                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          641                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         1238                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads        11338                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     60964900                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      3586894                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          1238                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      4899255                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       5861030                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                339278989                       # num instructions consuming a value
system.cpu0.iew.wb_count                    450024075                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.755185                       # average fanout of values written-back
system.cpu0.iew.wb_producers                256218385                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.345664                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     451300614                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               603090697                       # number of integer regfile reads
system.cpu0.int_regfile_writes              340961449                       # number of integer regfile writes
system.cpu0.ipc                              0.210994                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.210994                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4362933      0.92%      0.92% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            349314851     73.76%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               32624      0.01%     74.69% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                82693      0.02%     74.70% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 80      0.00%     74.70% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                322      0.00%     74.70% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                868      0.00%     74.70% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                41      0.00%     74.70% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              7      0.00%     74.70% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 17      0.00%     74.70% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               339      0.00%     74.70% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     74.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     74.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     74.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     74.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     74.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     74.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     74.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     74.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     74.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     74.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     74.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     74.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     74.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     74.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     74.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     74.70% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           112732849     23.80%     98.51% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            7066442      1.49%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            694      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            77      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             473594837                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   2608                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               5054                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         2293                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              2771                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1324697                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002797                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 512233     38.67%     38.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    64      0.00%     38.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     76      0.01%     38.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     38.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     38.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     38.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     38.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     38.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     38.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     38.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     38.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     38.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     38.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     38.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     38.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     38.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     38.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     38.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     38.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     38.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     38.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     38.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     38.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     38.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     38.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     38.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     38.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     38.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     38.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     38.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     38.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     38.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     38.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     38.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     38.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     38.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     38.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     38.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     38.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     38.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     38.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     38.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     38.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     38.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     38.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     38.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                784904     59.25%     97.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                27257      2.06%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead              147      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              16      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             470553993                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2242537076                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    450021782                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        815912879                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 536363410                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                473594837                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           10390575                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      269160641                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           773748                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       4546940                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    125441623                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1293254010                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.366204                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.859295                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1019611763     78.84%     78.84% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          147454064     11.40%     90.24% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           85214394      6.59%     96.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           22371728      1.73%     98.56% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            9352116      0.72%     99.28% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            5696146      0.44%     99.73% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            2529457      0.20%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             663871      0.05%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             360471      0.03%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1293254010                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.363769                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          6048298                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          971674                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           124671483                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            9496307                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   3348                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1645                       # number of misc regfile writes
system.cpu0.numCycles                      1301911785                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     6200106                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              284763024                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            205271936                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               5642254                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               106018427                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              56384661                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              1296542                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            754955880                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             569169509                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          428155725                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                295271646                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               4441493                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              10153780                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             69724294                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               222883794                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2405                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       754953475                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     527322839                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts           3205785                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 29518069                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts       3206283                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1788477059                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1138659241                       # The number of ROB writes
system.cpu0.timesIdled                         342365                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  675                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            90.678915                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               82582581                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            91071426                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          9260043                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        110369096                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           8282081                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        8296281                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           14200                       # Number of indirect misses.
system.cpu1.branchPred.lookups              151938590                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       128415                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          1651                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          9035470                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  64189423                       # Number of branches committed
system.cpu1.commit.bw_lim_events              9311685                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        5800554                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      238946972                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           259366924                       # Number of instructions committed
system.cpu1.commit.committedOps             262265971                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   1110111049                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.236252                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.961022                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    997319563     89.84%     89.84% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     58347966      5.26%     95.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     22496929      2.03%     97.12% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3     13768994      1.24%     98.36% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      4263327      0.38%     98.75% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      2596914      0.23%     98.98% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       953890      0.09%     99.07% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      1051781      0.09%     99.16% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      9311685      0.84%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   1110111049                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             7124699                       # Number of function calls committed.
system.cpu1.commit.int_insts                248275574                       # Number of committed integer instructions.
system.cpu1.commit.loads                     60540617                       # Number of loads committed
system.cpu1.commit.membars                    4348878                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4348878      1.66%      1.66% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       192915331     73.56%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             48      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              96      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       60542268     23.08%     98.30% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       4459350      1.70%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        262265971                       # Class of committed instruction
system.cpu1.commit.refs                      65001618                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  259366924                       # Number of Instructions Simulated
system.cpu1.committedOps                    262265971                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.427946                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.427946                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            779117574                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               226558                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            70354966                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             538477446                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                80674192                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                271083238                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               9036022                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               197434                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              8112394                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  151938590                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 92089479                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   1041774089                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              1487529                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     619901095                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles               18521190                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.132297                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          96988724                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          90864662                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.539766                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        1148023420                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.547993                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.936278                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               749389407     65.28%     65.28% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               233350287     20.33%     85.60% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2               135224484     11.78%     97.38% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                14620591      1.27%     98.66% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3254642      0.28%     98.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 7683781      0.67%     99.61% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 1492542      0.13%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                 3006805      0.26%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     881      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          1148023420                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         439370                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             9609404                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches               101324330                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.377646                       # Inst execution rate
system.cpu1.iew.exec_refs                   108166087                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5260010                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              109184482                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            115075561                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2822195                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          4993291                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7396184                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          500339617                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            102906077                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          8701113                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            433711846                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                643030                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             51936478                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               9036022                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             52830886                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       990931                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           12007                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           62                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          204                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     54534944                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      2935183                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           204                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      4316265                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       5293139                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                315709101                       # num instructions consuming a value
system.cpu1.iew.wb_count                    420236663                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.761640                       # average fanout of values written-back
system.cpu1.iew.wb_producers                240456653                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.365912                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     421547177                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               562619081                       # number of integer regfile reads
system.cpu1.int_regfile_writes              318727133                       # number of integer regfile writes
system.cpu1.ipc                              0.225838                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.225838                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4349362      0.98%      0.98% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            326905678     73.89%     74.87% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  92      0.00%     74.87% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   96      0.00%     74.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     74.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     74.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     74.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     74.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     74.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     74.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     74.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     74.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     74.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     74.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     74.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     74.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     74.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     74.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     74.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     74.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     74.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     74.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     74.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     74.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     74.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     74.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     74.87% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           105886380     23.93%     98.81% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            5271351      1.19%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             442412959                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1285162                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.002905                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 529011     41.16%     41.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     41.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     41.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     41.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     41.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     41.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     41.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     41.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     41.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     41.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     41.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     41.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     41.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     41.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     41.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     41.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     41.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     41.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     41.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     41.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     41.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     41.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     41.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     41.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     41.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     41.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     41.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     41.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     41.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     41.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     41.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     41.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     41.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     41.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     41.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     41.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     41.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     41.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     41.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     41.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     41.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     41.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     41.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     41.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     41.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     41.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                756125     58.83%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   26      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             439348759                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        2034924617                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    420236663                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        738413357                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 490494999                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                442412959                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            9844618                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      238073646                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           790117                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       4044064                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    102209791                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   1148023420                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.385369                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.883687                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          894621530     77.93%     77.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          134963550     11.76%     89.68% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           79871644      6.96%     96.64% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           20630665      1.80%     98.44% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            8771412      0.76%     99.20% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            5625246      0.49%     99.69% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            2529124      0.22%     99.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             654488      0.06%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             355761      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     1148023420                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.385222                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          5865231                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          825402                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           115075561                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7396184                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    484                       # number of misc regfile reads
system.cpu1.numCycles                      1148462790                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   159444295                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              232588825                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            194280689                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3588586                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                87752477                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              51544749                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              1053802                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            686674276                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             519773822                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          391551273                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                269591615                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               4150247                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               9036022                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             62676176                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               197270584                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       686674276                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles     486378305                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts           3026059                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 25220376                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts       3027954                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  1602009460                       # The number of ROB reads
system.cpu1.rob.rob_writes                 1040666000                       # The number of ROB writes
system.cpu1.timesIdled                           4688                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            90.731955                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               83693183                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            92242235                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect         10163261                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted        105248252                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits           8347485                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups        8403331                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses           55846                       # Number of indirect misses.
system.cpu2.branchPred.lookups              146608538                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted       131191                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          1732                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          9116303                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  61397420                       # Number of branches committed
system.cpu2.commit.bw_lim_events              9353423                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        4962100                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts      213602659                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts           249123425                       # Number of instructions committed
system.cpu2.commit.committedOps             251603274                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    981512916                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.256342                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.999629                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    871810829     88.82%     88.82% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     58720465      5.98%     94.81% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2     20990664      2.14%     96.94% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3     12637015      1.29%     98.23% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4      4270343      0.44%     98.67% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5      2262860      0.23%     98.90% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       503839      0.05%     98.95% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       963478      0.10%     99.05% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      9353423      0.95%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    981512916                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls             6525169                       # Number of function calls committed.
system.cpu2.commit.int_insts                238233073                       # Number of committed integer instructions.
system.cpu2.commit.loads                     58232037                       # Number of loads committed
system.cpu2.commit.membars                    3720096                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      3720096      1.48%      1.48% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu       185400478     73.69%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             58      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              96      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       58233769     23.15%     98.31% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       4248777      1.69%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total        251603274                       # Class of committed instruction
system.cpu2.commit.refs                      62482546                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                  249123425                       # Number of Instructions Simulated
system.cpu2.committedOps                    251603274                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              4.081230                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        4.081230                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            641034774                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred              1050909                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            70797813                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts             512418615                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                83724810                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                275955229                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               9116808                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               454077                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              6378225                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                  146608538                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 90822304                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    909190732                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes              1508880                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           22                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                     596715087                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles               20327532                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.144196                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          96855324                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          92040668                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.586896                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples        1016209846                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.595736                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.943850                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               628644643     61.86%     61.86% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1               227097418     22.35%     84.21% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2               133371912     13.12%     97.33% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                13432700      1.32%     98.66% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 2998199      0.30%     98.95% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                 7009620      0.69%     99.64% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                 1382611      0.14%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                 2264795      0.22%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    7948      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total          1016209846                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                         520163                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             9594684                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                96048752                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.403087                       # Inst execution rate
system.cpu2.iew.exec_refs                   101737117                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   5070019                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               86026130                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts            106881752                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           2121621                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts         11600919                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             6698031                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts          464332958                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             96667098                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          8451269                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts            409830355                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                564146                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents             54113884                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               9116808                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles             54850250                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked       981141                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           12351                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           64                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          151                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads     48649715                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      2447522                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           151                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect      3828461                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       5766223                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                290686615                       # num instructions consuming a value
system.cpu2.iew.wb_count                    396777376                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.775136                       # average fanout of values written-back
system.cpu2.iew.wb_producers                225321647                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.390249                       # insts written-back per cycle
system.cpu2.iew.wb_sent                     397795256                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads               532296469                       # number of integer regfile reads
system.cpu2.int_regfile_writes              300123213                       # number of integer regfile writes
system.cpu2.ipc                              0.245024                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.245024                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          3720546      0.89%      0.89% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu            310054422     74.13%     75.02% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  82      0.00%     75.02% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   96      0.00%     75.02% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     75.02% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     75.02% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     75.02% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     75.02% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     75.02% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     75.02% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     75.02% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     75.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     75.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     75.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     75.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     75.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     75.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     75.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     75.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     75.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     75.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     75.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     75.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     75.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     75.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     75.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     75.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     75.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     75.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     75.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     75.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     75.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     75.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     75.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     75.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     75.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     75.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     75.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     75.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     75.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     75.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     75.02% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            99424037     23.77%     98.78% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            5082441      1.22%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total             418281624                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    1386157                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.003314                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 631493     45.56%     45.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     45.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     45.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     45.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     45.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     45.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     45.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     45.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     45.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     45.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     45.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     45.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     45.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     45.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     45.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     45.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     45.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     45.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     45.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     45.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     45.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     45.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     45.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     45.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     45.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     45.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     45.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     45.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     45.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     45.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     45.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     45.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     45.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     45.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     45.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     45.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     45.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     45.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     45.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     45.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     45.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     45.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     45.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     45.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     45.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     45.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                754643     54.44%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   21      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses             415947235                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads        1854987792                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses    396777376                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes        677062721                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                 456583057                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                418281624                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            7749901                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined      212729684                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           828541                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved       2787801                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     84732453                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples   1016209846                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.411609                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.892314                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          772455602     76.01%     76.01% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1          130716474     12.86%     88.88% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           79063671      7.78%     96.66% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3           18595918      1.83%     98.49% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            7386850      0.73%     99.21% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5            5190249      0.51%     99.72% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6            1804850      0.18%     99.90% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             647547      0.06%     99.97% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             348685      0.03%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total     1016209846                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.411399                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          5074321                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          782795                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads           106881752                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            6698031                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    450                       # number of misc regfile reads
system.cpu2.numCycles                      1016730009                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                   291177120                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              215519151                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps            186739845                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               2798658                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                91664976                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents              49890240                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               982735                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            644996027                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts             489681580                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands          366956927                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                272285453                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               4204976                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               9116808                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             59867036                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps               180217082                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups       644996027                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles     367756422                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts           2272241                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 22056000                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts       2274347                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                  1437363580                       # The number of ROB reads
system.cpu2.rob.rob_writes                  965226709                       # The number of ROB writes
system.cpu2.timesIdled                           5073                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            91.836733                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               74506169                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            81128941                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          7699215                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         94583060                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits           6562356                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups        6584472                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           22116                       # Number of indirect misses.
system.cpu3.branchPred.lookups              130942957                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted       129781                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          1683                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          7460578                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  58459145                       # Number of branches committed
system.cpu3.commit.bw_lim_events             10606686                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        3782041                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts      204162673                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts           239036083                       # Number of instructions committed
system.cpu3.commit.committedOps             240925843                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    833933295                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.288903                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.107238                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    737452067     88.43%     88.43% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     49113692      5.89%     94.32% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2     17693181      2.12%     96.44% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3     11314584      1.36%     97.80% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4      3960410      0.47%     98.27% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5      2068614      0.25%     98.52% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       624588      0.07%     98.60% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7      1099473      0.13%     98.73% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8     10606686      1.27%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    833933295                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls             5804447                       # Number of function calls committed.
system.cpu3.commit.int_insts                228439214                       # Number of committed integer instructions.
system.cpu3.commit.loads                     55796370                       # Number of loads committed
system.cpu3.commit.membars                    2834958                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      2834958      1.18%      1.18% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu       178325110     74.02%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             70      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              96      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       55798053     23.16%     98.35% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       3967556      1.65%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total        240925843                       # Class of committed instruction
system.cpu3.commit.refs                      59765609                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                  239036083                       # Number of Instructions Simulated
system.cpu3.committedOps                    240925843                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              3.625836                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        3.625836                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            530393432                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               240756                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            64954259                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts             476937284                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                71303202                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                250178778                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               7461135                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               209854                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              6932251                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                  130942957                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 78752653                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    775787802                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes              1373111                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                     539696809                       # Number of instructions fetch has processed
system.cpu3.fetch.SquashCycles               15399544                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.151081                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          82781224                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          81068525                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.622699                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         866268798                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.631117                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.953085                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               514520928     59.40%     59.40% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1               205640709     23.74%     83.13% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2               124197719     14.34%     97.47% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 9764497      1.13%     98.60% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 2548735      0.29%     98.89% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                 6189320      0.71%     99.61% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                 1605403      0.19%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                 1798553      0.21%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                    2934      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           866268798                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                         436883                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             7956293                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                90958651                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.452310                       # Inst execution rate
system.cpu3.iew.exec_refs                    97331173                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   4786195                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               85869646                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts            102041812                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1754304                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          4568284                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             6374289                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts          444311382                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             92544978                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          7567407                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts            392019634                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                618026                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents             52862264                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               7461135                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles             53685720                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked       952201                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           12440                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           47                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          124                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads     46245442                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      2405050                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           124                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect      3343532                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       4612761                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                281128258                       # num instructions consuming a value
system.cpu3.iew.wb_count                    379826970                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.774382                       # average fanout of values written-back
system.cpu3.iew.wb_producers                217700592                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.438242                       # insts written-back per cycle
system.cpu3.iew.wb_sent                     380993926                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads               510099660                       # number of integer regfile reads
system.cpu3.int_regfile_writes              288591477                       # number of integer regfile writes
system.cpu3.ipc                              0.275798                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.275798                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          2835453      0.71%      0.71% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu            296711562     74.25%     74.96% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  95      0.00%     74.96% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   96      0.00%     74.96% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     74.96% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     74.96% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     74.96% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     74.96% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     74.96% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     74.96% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     74.96% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     74.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     74.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     74.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     74.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     74.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     74.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     74.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     74.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     74.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     74.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     74.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     74.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     74.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     74.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     74.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     74.96% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            95241280     23.83%     98.80% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            4798555      1.20%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total             399587041                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    1547281                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.003872                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 799560     51.68%     51.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     51.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     51.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     51.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     51.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     51.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     51.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     51.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     51.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     51.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     51.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     51.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     51.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     51.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     51.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     51.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     51.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     51.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     51.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     51.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     51.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     51.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     51.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     51.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     51.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     51.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     51.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     51.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     51.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     51.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     51.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     51.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     51.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     51.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     51.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     51.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     51.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     51.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     51.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     51.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     51.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     51.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     51.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     51.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     51.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     51.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                747700     48.32%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   21      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses             398298869                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads        1667803321                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses    379826970                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes        647696997                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                 438192812                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                399587041                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            6118570                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined      203385539                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           813160                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved       2336529                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     82695218                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    866268798                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.461274                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.957138                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          639616341     73.84%     73.84% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1          118871749     13.72%     87.56% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2           73058859      8.43%     95.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3           18189108      2.10%     98.09% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            7644830      0.88%     98.97% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5            5264070      0.61%     99.58% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6            2583828      0.30%     99.88% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             692492      0.08%     99.96% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8             347521      0.04%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      866268798                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.461041                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          4726017                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          830908                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads           102041812                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            6374289                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    495                       # number of misc regfile reads
system.cpu3.numCycles                       866705681                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                   441201696                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              216666086                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps            179511797                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               2855350                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                77610468                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents              50259565                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               967212                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups            610196938                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts             461324406                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands          348985081                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                248543815                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               4346398                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               7461135                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             60345133                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps               169473284                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups       610196938                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles     255642161                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts           1907356                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 21835603                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts       1909516                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                  1268412018                       # The number of ROB reads
system.cpu3.rob.rob_writes                  922715736                       # The number of ROB writes
system.cpu3.timesIdled                           4802                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued         46286919                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               180555                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            49710312                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull            3086278                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1154918                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     69073069                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     137154195                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      2413689                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      1360077                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     31111969                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     26672058                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     64458799                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       28032135                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 654055922000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           68961804                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5168632                       # Transaction distribution
system.membus.trans_dist::CleanEvict         62926230                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            19014                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           5710                       # Transaction distribution
system.membus.trans_dist::ReadExReq             72488                       # Transaction distribution
system.membus.trans_dist::ReadExResp            72412                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      68961808                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            98                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    206188196                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              206188196                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   4748982272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              4748982272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             4600                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          69059118                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                69059118    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            69059118                       # Request fanout histogram
system.membus.respLayer1.occupancy       355486199659                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             54.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        178355865140                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              27.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                616                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          309                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    471492142.394822                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   1381075417.961577                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          309    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        24000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value   6165547500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            309                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   508364850000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 145691072000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 654055922000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     90816065                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        90816065                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     90816065                       # number of overall hits
system.cpu2.icache.overall_hits::total       90816065                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         6239                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          6239                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         6239                       # number of overall misses
system.cpu2.icache.overall_misses::total         6239                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    468333998                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    468333998                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    468333998                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    468333998                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     90822304                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     90822304                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     90822304                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     90822304                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000069                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000069                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000069                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000069                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 75065.555057                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 75065.555057                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 75065.555057                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 75065.555057                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          641                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               11                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    58.272727                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         5847                       # number of writebacks
system.cpu2.icache.writebacks::total             5847                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          392                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          392                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          392                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          392                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         5847                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         5847                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         5847                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         5847                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    439203998                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    439203998                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    439203998                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    439203998                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.000064                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000064                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.000064                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000064                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 75116.127587                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 75116.127587                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 75116.127587                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 75116.127587                       # average overall mshr miss latency
system.cpu2.icache.replacements                  5847                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     90816065                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       90816065                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         6239                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         6239                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    468333998                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    468333998                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     90822304                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     90822304                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000069                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000069                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 75065.555057                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 75065.555057                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          392                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          392                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         5847                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         5847                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    439203998                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    439203998                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.000064                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000064                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 75116.127587                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 75116.127587                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 654055922000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           91156994                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             5879                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         15505.527130                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        181650455                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       181650455                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 654055922000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     78367150                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        78367150                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     78367150                       # number of overall hits
system.cpu2.dcache.overall_hits::total       78367150                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data     15327212                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      15327212                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data     15327212                       # number of overall misses
system.cpu2.dcache.overall_misses::total     15327212                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 1442838312602                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 1442838312602                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 1442838312602                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 1442838312602                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     93694362                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     93694362                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     93694362                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     93694362                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.163587                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.163587                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.163587                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.163587                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 94135.731443                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 94135.731443                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 94135.731443                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 94135.731443                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs     95169930                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       337151                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs          1111928                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           4070                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    85.590011                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    82.838084                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      6945365                       # number of writebacks
system.cpu2.dcache.writebacks::total          6945365                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      8372968                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      8372968                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      8372968                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      8372968                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      6954244                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      6954244                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      6954244                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      6954244                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 776467693210                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 776467693210                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 776467693210                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 776467693210                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.074223                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.074223                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.074223                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.074223                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 111653.789141                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 111653.789141                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 111653.789141                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 111653.789141                       # average overall mshr miss latency
system.cpu2.dcache.replacements               6945365                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     76553933                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       76553933                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data     14131474                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     14131474                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 1345911392000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 1345911392000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     90685407                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     90685407                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.155830                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.155830                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 95242.109351                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 95242.109351                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      7291675                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      7291675                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data      6839799                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      6839799                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data 767275187500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 767275187500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.075423                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.075423                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 112178.031474                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 112178.031474                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      1813217                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1813217                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      1195738                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1195738                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  96926920602                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  96926920602                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      3008955                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3008955                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.397393                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.397393                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 81060.333118                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 81060.333118                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data      1081293                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      1081293                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       114445                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       114445                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   9192505710                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   9192505710                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.038035                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.038035                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 80322.475512                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 80322.475512                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data      1236585                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total      1236585                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         3637                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         3637                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     80183000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     80183000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data      1240222                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total      1240222                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.002933                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.002933                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 22046.466868                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 22046.466868                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          247                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          247                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data         3390                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         3390                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     72362500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     72362500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.002733                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.002733                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 21345.870206                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 21345.870206                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data      1238036                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total      1238036                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         1723                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         1723                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     30711000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     30711000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data      1239759                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total      1239759                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.001390                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.001390                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data 17824.143935                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 17824.143935                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         1703                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         1703                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     29079000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     29079000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.001374                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.001374                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data 17075.161480                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 17075.161480                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       795000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       795000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       724000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       724000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data          374                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total            374                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         1358                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         1358                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data     32272496                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total     32272496                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         1732                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         1732                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.784065                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.784065                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 23764.724595                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 23764.724595                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         1358                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         1358                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data     30914496                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total     30914496                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.784065                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.784065                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 22764.724595                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 22764.724595                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 654055922000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.285457                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           87819587                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          6954018                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            12.628611                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.285457                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.977671                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.977671                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        199306136                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       199306136                       # Number of data accesses
system.cpu3.numPwrStateTransitions                516                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          259                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    852135949.806950                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   2179752139.871761                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          259    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        14500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value   8278842000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            259                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   433352711000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 220703211000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 654055922000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     78746467                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        78746467                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     78746467                       # number of overall hits
system.cpu3.icache.overall_hits::total       78746467                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         6186                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          6186                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         6186                       # number of overall misses
system.cpu3.icache.overall_misses::total         6186                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    416206500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    416206500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    416206500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    416206500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     78752653                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     78752653                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     78752653                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     78752653                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000079                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000079                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000079                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000079                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 67282.007759                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 67282.007759                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 67282.007759                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 67282.007759                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          230                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    38.333333                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         5755                       # number of writebacks
system.cpu3.icache.writebacks::total             5755                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          431                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          431                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          431                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          431                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         5755                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         5755                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         5755                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         5755                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    382979000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    382979000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    382979000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    382979000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000073                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000073                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000073                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000073                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 66547.176368                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 66547.176368                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 66547.176368                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 66547.176368                       # average overall mshr miss latency
system.cpu3.icache.replacements                  5755                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     78746467                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       78746467                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         6186                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         6186                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    416206500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    416206500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     78752653                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     78752653                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000079                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000079                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 67282.007759                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 67282.007759                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          431                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          431                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         5755                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         5755                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    382979000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    382979000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000073                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000073                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 66547.176368                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 66547.176368                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 654055922000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           79764847                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             5787                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         13783.453776                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        157511061                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       157511061                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 654055922000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     75110071                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        75110071                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     75110071                       # number of overall hits
system.cpu3.dcache.overall_hits::total       75110071                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data     14831362                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      14831362                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data     14831362                       # number of overall misses
system.cpu3.dcache.overall_misses::total     14831362                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 1371161076134                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 1371161076134                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 1371161076134                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 1371161076134                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     89941433                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     89941433                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     89941433                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     89941433                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.164900                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.164900                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.164900                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.164900                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 92450.111873                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 92450.111873                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 92450.111873                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 92450.111873                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs     92180817                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       300877                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs          1073900                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           3863                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    85.837431                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    77.886875                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      6217962                       # number of writebacks
system.cpu3.dcache.writebacks::total          6217962                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      8604720                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      8604720                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      8604720                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      8604720                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data      6226642                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      6226642                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data      6226642                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      6226642                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 694308011231                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 694308011231                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 694308011231                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 694308011231                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.069230                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.069230                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.069230                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.069230                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 111506.010982                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 111506.010982                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 111506.010982                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 111506.010982                       # average overall mshr miss latency
system.cpu3.dcache.replacements               6217962                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     73275679                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       73275679                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data     13643103                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total     13643103                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 1271822746500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 1271822746500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     86918782                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     86918782                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.156964                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.156964                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 93220.929762                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 93220.929762                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      7530699                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      7530699                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data      6112404                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      6112404                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data 684916976000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 684916976000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.070323                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.070323                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 112053.616875                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 112053.616875                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1834392                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1834392                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      1188259                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1188259                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  99338329634                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  99338329634                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      3022651                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      3022651                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.393118                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.393118                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 83599.896684                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 83599.896684                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data      1074021                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total      1074021                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       114238                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       114238                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   9391035231                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   9391035231                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.037794                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.037794                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 82205.879226                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 82205.879226                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data       941695                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       941695                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         3589                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         3589                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     79609000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     79609000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data       945284                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       945284                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.003797                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.003797                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 22181.387573                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 22181.387573                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          283                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          283                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data         3306                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         3306                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     67679000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     67679000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.003497                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.003497                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 20471.566848                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 20471.566848                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data       943424                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total       943424                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         1444                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         1444                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     26659000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     26659000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data       944868                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       944868                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.001528                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.001528                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data 18461.911357                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 18461.911357                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         1432                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         1432                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     25302000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     25302000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.001516                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.001516                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data 17668.994413                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 17668.994413                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       954000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       954000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       879000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       879000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data          359                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total            359                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         1324                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         1324                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data     34261499                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total     34261499                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         1683                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         1683                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.786690                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.786690                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 25877.265106                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 25877.265106                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         1324                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         1324                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data     32937499                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total     32937499                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.786690                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.786690                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 24877.265106                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 24877.265106                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 654055922000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.448861                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           83243539                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          6226517                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            13.369198                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.448861                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.982777                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.982777                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           30                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        189893029                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       189893029                       # Number of data accesses
system.cpu0.numPwrStateTransitions                156                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           78                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    39744769.230769                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   38951753.041814                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           78    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       155000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    154669500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             78                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   650955830000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   3100092000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 654055922000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    101002703                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       101002703                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    101002703                       # number of overall hits
system.cpu0.icache.overall_hits::total      101002703                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       446682                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        446682                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       446682                       # number of overall misses
system.cpu0.icache.overall_misses::total       446682                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  10529507998                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  10529507998                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  10529507998                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  10529507998                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    101449385                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    101449385                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    101449385                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    101449385                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.004403                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.004403                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.004403                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.004403                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 23572.716156                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 23572.716156                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 23572.716156                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 23572.716156                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2224                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               60                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    37.066667                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       402240                       # number of writebacks
system.cpu0.icache.writebacks::total           402240                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        44410                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        44410                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        44410                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        44410                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       402272                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       402272                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       402272                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       402272                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   9379001998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   9379001998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   9379001998                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   9379001998                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.003965                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.003965                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.003965                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.003965                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 23315.075367                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 23315.075367                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 23315.075367                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 23315.075367                       # average overall mshr miss latency
system.cpu0.icache.replacements                402240                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    101002703                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      101002703                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       446682                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       446682                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  10529507998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  10529507998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    101449385                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    101449385                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.004403                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.004403                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 23572.716156                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 23572.716156                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        44410                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        44410                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       402272                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       402272                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   9379001998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   9379001998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.003965                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.003965                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 23315.075367                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 23315.075367                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 654055922000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999902                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          101405222                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           402304                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           252.061183                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999902                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        203301042                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       203301042                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 654055922000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     89400507                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        89400507                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     89400507                       # number of overall hits
system.cpu0.dcache.overall_hits::total       89400507                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     18044677                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      18044677                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     18044677                       # number of overall misses
system.cpu0.dcache.overall_misses::total     18044677                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1644716496146                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1644716496146                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1644716496146                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1644716496146                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    107445184                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    107445184                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    107445184                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    107445184                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.167943                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.167943                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.167943                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.167943                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 91146.906988                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 91146.906988                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 91146.906988                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 91146.906988                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    103134659                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       291344                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          1280059                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           3422                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    80.570239                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    85.138515                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      9585361                       # number of writebacks
system.cpu0.dcache.writebacks::total          9585361                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      8452279                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      8452279                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      8452279                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      8452279                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      9592398                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      9592398                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      9592398                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      9592398                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 993571022470                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 993571022470                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 993571022470                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 993571022470                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.089277                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.089277                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.089277                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.089277                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 103579.003130                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 103579.003130                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 103579.003130                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 103579.003130                       # average overall mshr miss latency
system.cpu0.dcache.replacements               9585360                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     86341546                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       86341546                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     16684080                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     16684080                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1539290898000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1539290898000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    103025626                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    103025626                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.161941                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.161941                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 92261.059525                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 92261.059525                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      7262629                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      7262629                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      9421451                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      9421451                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 982302016500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 982302016500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.091448                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.091448                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 104262.285767                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 104262.285767                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      3058961                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       3058961                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1360597                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1360597                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 105425598146                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 105425598146                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      4419558                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4419558                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.307858                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.307858                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 77484.808614                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 77484.808614                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1189650                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1189650                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       170947                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       170947                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  11269005970                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  11269005970                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.038680                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.038680                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 65921.051378                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 65921.051378                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data      1474652                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      1474652                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         8956                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         8956                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    133850500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    133850500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data      1483608                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      1483608                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.006037                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.006037                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 14945.343904                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 14945.343904                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         5650                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         5650                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data         3306                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         3306                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data     66548500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     66548500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002228                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002228                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 20129.612825                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 20129.612825                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data      1464089                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      1464089                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1600                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1600                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     31678000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     31678000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data      1465689                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      1465689                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.001092                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.001092                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 19798.750000                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 19798.750000                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1587                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1587                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     30095000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     30095000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.001083                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.001083                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 18963.453056                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 18963.453056                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        52000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        52000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        48000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        48000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data        21235                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total          21235                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         2919                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         2919                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     63129495                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     63129495                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data        24154                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total        24154                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.120850                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.120850                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 21627.096608                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 21627.096608                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         2919                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         2919                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     60210495                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     60210495                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.120850                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.120850                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 20627.096608                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 20627.096608                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 654055922000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.984985                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          101980156                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          9592927                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            10.630765                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.984985                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999531                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999531                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        230430165                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       230430165                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 654055922000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              353862                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             1778713                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                2272                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1311747                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                2210                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data             1136629                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                2448                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data             1099766                       # number of demand (read+write) hits
system.l2.demand_hits::total                  5687647                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             353862                       # number of overall hits
system.l2.overall_hits::.cpu0.data            1778713                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               2272                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1311747                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               2210                       # number of overall hits
system.l2.overall_hits::.cpu2.data            1136629                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               2448                       # number of overall hits
system.l2.overall_hits::.cpu3.data            1099766                       # number of overall hits
system.l2.overall_hits::total                 5687647                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             48389                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           7803244                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3416                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           6649957                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              3637                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           5805595                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              3307                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           5115070                       # number of demand (read+write) misses
system.l2.demand_misses::total               25432615                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            48389                       # number of overall misses
system.l2.overall_misses::.cpu0.data          7803244                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3416                       # number of overall misses
system.l2.overall_misses::.cpu1.data          6649957                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             3637                       # number of overall misses
system.l2.overall_misses::.cpu2.data          5805595                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             3307                       # number of overall misses
system.l2.overall_misses::.cpu3.data          5115070                       # number of overall misses
system.l2.overall_misses::total              25432615                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   4490261860                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 948384552293                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    358376483                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 835620057961                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    402730967                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 743072310293                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    345083485                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 662763621962                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     3195436995304                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   4490261860                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 948384552293                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    358376483                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 835620057961                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    402730967                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 743072310293                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    345083485                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 662763621962                       # number of overall miss cycles
system.l2.overall_miss_latency::total    3195436995304                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          402251                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         9581957                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            5688                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         7961704                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            5847                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         6942224                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            5755                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         6214836                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             31120262                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         402251                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        9581957                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           5688                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        7961704                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           5847                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        6942224                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           5755                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        6214836                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            31120262                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.120296                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.814369                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.600563                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.835243                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.622028                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.836273                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.574631                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.823042                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.817237                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.120296                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.814369                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.600563                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.835243                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.622028                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.836273                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.574631                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.823042                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.817237                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 92795.095166                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 121537.216098                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 104911.148419                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 125657.964098                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 110731.637888                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 127992.446992                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 104349.405806                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 129570.782406                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 125643.273226                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 92795.095166                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 121537.216098                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 104911.148419                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 125657.964098                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 110731.637888                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 127992.446992                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 104349.405806                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 129570.782406                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 125643.273226                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs           54922628                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                   3916215                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      14.024416                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  41376490                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5168632                       # number of writebacks
system.l2.writebacks::total                   5168632                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            314                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         140379                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            546                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         132588                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            558                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data         123272                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            442                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data         120115                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              518214                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           314                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        140379                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           546                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        132588                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           558                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data        123272                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           442                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data        120115                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             518214                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        48075                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      7662865                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2870                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      6517369                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         3079                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      5682323                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         2865                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data      4994955                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          24914401                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        48075                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      7662865                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2870                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      6517369                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         3079                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      5682323                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         2865                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data      4994955                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     44879014                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         69793415                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   3987519362                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 860247800010                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    287397485                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 759627583169                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    328083467                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 676060245035                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    283126985                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 602618434184                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 2903440189697                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   3987519362                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 860247800010                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    287397485                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 759627583169                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    328083467                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 676060245035                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    283126985                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 602618434184                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 4563626849777                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 7467067039474                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.119515                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.799718                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.504571                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.818590                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.526595                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.818516                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.497828                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.803715                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.800585                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.119515                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.799718                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.504571                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.818590                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.526595                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.818516                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.497828                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.803715                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      2.242700                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 82943.720478                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 112261.902044                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 100138.496516                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 116554.330922                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 106555.202014                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 118976.032344                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 98822.682373                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 120645.418064                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 116536.624328                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 82943.720478                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 112261.902044                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 100138.496516                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 116554.330922                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 106555.202014                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 118976.032344                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 98822.682373                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 120645.418064                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 101687.324275                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 106988.131179                       # average overall mshr miss latency
system.l2.replacements                       94928669                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5465358                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5465358                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      5465358                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5465358                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     24283516                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         24283516                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     24283516                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     24283516                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     44879014                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       44879014                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 4563626849777                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 4563626849777                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 101687.324275                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 101687.324275                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            1222                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            1641                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data            1143                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             927                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 4933                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          4029                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          6084                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data          3532                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data          3414                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              17059                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     80942395                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data    108938301                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data     65084409                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data     60267378                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    315232483                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         5251                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         7725                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data         4675                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data         4341                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            21992                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.767282                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.787573                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.755508                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.786455                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.775691                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 20089.946637                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 17905.703649                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data 18427.069366                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data 17653.010545                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 18478.954394                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data           48                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data           96                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data           39                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data           59                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total             242                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         3981                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         5988                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data         3493                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data         3355                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         16817                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     84124942                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    128520394                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data     73322951                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data     71471446                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    357439733                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.758141                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.775146                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.747166                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.772863                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.764687                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 21131.610651                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 21462.991650                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20991.397366                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 21302.964531                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 21254.666885                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           134                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           178                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           183                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           120                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                615                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          819                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          895                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          745                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          673                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             3132                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      9355493                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data     10790499                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data      8239996                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data      6813494                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     35199482                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          953                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data         1073                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          928                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          793                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           3747                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.859391                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.834110                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.802802                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.848676                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.835869                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 11423.068376                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data 12056.423464                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data 11060.397315                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data 10124.062407                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 11238.659642                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data           12                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data           10                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data           11                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data           12                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            45                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          807                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          885                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          734                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          661                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         3087                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     16677495                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data     18161497                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data     15299996                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data     13830996                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     63969984                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.846800                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.824790                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.790948                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.833544                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.823859                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20666.040892                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20521.465537                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20844.681199                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20924.350983                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20722.379009                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            72075                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            30707                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            32109                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            32333                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                167224                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          96235                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          80067                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          79056                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          78739                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              334097                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   9996963969                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   8535462471                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   8546765471                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   8753878487                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   35833070398                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       168310                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       110774                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       111165                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       111072                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            501321                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.571772                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.722796                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.711159                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.708901                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.666433                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 103880.749925                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 106604.000037                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 108110.269568                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 111175.891070                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 107253.493441                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        68424                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        65901                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data        64397                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data        63896                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           262618                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        27811                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        14166                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        14659                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        14843                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          71479                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   3137998972                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   2173079476                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   2264344473                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   2279577487                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   9855000408                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.165237                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.127882                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.131867                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.133634                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.142581                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 112833.014706                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 153401.064238                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 154467.867726                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 153579.295762                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 137872.667609                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        353862                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          2272                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          2210                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          2448                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             360792                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        48389                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3416                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         3637                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         3307                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            58749                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   4490261860                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    358376483                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    402730967                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    345083485                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   5596452795                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       402251                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         5688                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         5847                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         5755                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         419541                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.120296                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.600563                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.622028                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.574631                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.140032                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 92795.095166                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 104911.148419                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 110731.637888                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 104349.405806                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 95260.392432                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          314                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          546                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          558                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          442                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1860                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        48075                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2870                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         3079                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         2865                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        56889                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   3987519362                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    287397485                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    328083467                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    283126985                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   4886127299                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.119515                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.504571                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.526595                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.497828                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.135598                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 82943.720478                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 100138.496516                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 106555.202014                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 98822.682373                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 85888.788676                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      1706638                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1281040                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data      1104520                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data      1067433                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           5159631                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      7707009                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      6569890                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data      5726539                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data      5036331                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        25039769                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 938387588324                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 827084595490                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data 734525544822                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data 654009743475                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 3154007472111                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      9413647                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      7850930                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data      6831059                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data      6103764                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      30199400                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.818706                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.836830                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.838309                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.825119                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.829148                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 121757.686844                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 125890.174035                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 128266.924371                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 129858.371794                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 125959.926871                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        71955                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        66687                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        58875                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        56219                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       253736                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      7635054                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      6503203                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data      5667664                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data      4980112                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     24786033                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 857109801038                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 757454503693                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data 673795900562                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data 600338856697                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 2888699061990                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.811062                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.828335                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.829690                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.815908                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.820746                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 112259.821743                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 116474.067270                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 118884.235297                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 120547.260121                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 116545.437585                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          127                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data            1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data            2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               130                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          196                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           11                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data            9                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data            7                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             223                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      5848248                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      1410497                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data       953500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data       515000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      8727245                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          323                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           11                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           10                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data            9                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           353                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.606811                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.900000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.777778                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.631728                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data        29838                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data       128227                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data 105944.444444                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data 73571.428571                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 39135.627803                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          114                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            6                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data            4                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data            2                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          126                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data           82                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            5                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data            5                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data            5                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           97                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      1605999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       103749                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       101500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       109249                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1920497                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.253870                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.454545                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.500000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.555556                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.274788                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19585.353659                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20749.800000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data        20300                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 21849.800000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19798.938144                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 654055922000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 654055922000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999968                       # Cycle average of tags in use
system.l2.tags.total_refs                   104487312                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  94928988                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.100689                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      17.412257                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.176421                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        6.226632                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.003205                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        3.969292                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.002918                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        3.110211                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.002841                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        2.563478                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    30.532712                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.272067                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.002757                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.097291                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000050                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.062020                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000046                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.048597                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000044                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.040054                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.477074                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            28                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            36                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           28                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.437500                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.562500                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 582093228                       # Number of tag accesses
system.l2.tags.data_accesses                582093228                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 654055922000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3076736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     490481728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        183680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     417152640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        197056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data     363705280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        183360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data     319714112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   2823495232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         4418189824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3076736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       183680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       197056                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       183360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3640832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    330792448                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       330792448                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          48074                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        7663777                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2870                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        6518010                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           3079                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        5682895                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           2865                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data        4995533                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     44117113                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            69034216                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5168632                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5168632                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4704087                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        749907938                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           280832                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        637793537                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           301283                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        556076733                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           280343                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        488817701                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   4316901869                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            6755064323                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4704087                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       280832                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       301283                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       280343                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5566545                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      505755604                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            505755604                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      505755604                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4704087                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       749907938                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          280832                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       637793537                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          301283                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       556076733                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          280343                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       488817701                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   4316901869                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           7260819927                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5154886.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     48071.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   7608008.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2870.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   6495469.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      3079.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   5656468.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      2865.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples   4971546.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  43974997.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000387153750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       320103                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       320103                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            82161461                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4875799                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    69034220                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5168632                       # Number of write requests accepted
system.mem_ctrls.readBursts                  69034220                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5168632                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 270847                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 13746                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           4075517                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           4042854                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           3966571                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           3860515                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           3965968                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           5521069                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           4844214                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           4654190                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           4652118                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           5184488                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          4703904                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          4470958                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          3751486                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          3753385                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          3629514                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          3686622                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            317760                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            322172                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            320817                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            320362                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            326943                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            334771                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            339037                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            334124                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            330914                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            338007                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           354066                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           340289                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           294598                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           294577                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           292537                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           293915                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       9.50                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      29.11                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 3741594001236                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               343816865000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            5030907244986                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     54412.60                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                73162.60                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       215                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 44560599                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3233673                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 64.80                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                62.73                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              69034220                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5168632                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2150499                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2554851                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 3200762                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 3182580                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 3429029                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 3467809                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 3062258                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 3037099                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 2894571                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 2762745                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                4592039                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11               11383116                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12               14600042                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                3808606                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                2185468                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                1233053                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 670113                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 337590                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                 132015                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  79128                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   7043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   9535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  91614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 171756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 224763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 251942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 264350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 269867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 272702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 273984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 275649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 279526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 274003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 273693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 271872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 271089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 270588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 273066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  58259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  35267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  25371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  20861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  18312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  17183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  32329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  47995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  56875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  61124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  63013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  63529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  62691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  62453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  62994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  63156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  62377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  62752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  61227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  59349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  55131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  51584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  12612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   4455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    524                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     26124001                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    181.089110                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   150.408953                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   133.442136                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      6462158     24.74%     24.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255     16320595     62.47%     87.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      1259737      4.82%     92.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      1277332      4.89%     96.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       328479      1.26%     98.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       106681      0.41%     98.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        95268      0.36%     98.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        54652      0.21%     99.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       219099      0.84%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     26124001                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       320103                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     214.816593                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    255.667616                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127        176517     55.14%     55.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255        48292     15.09%     70.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383        48357     15.11%     85.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511        19401      6.06%     91.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639         9652      3.02%     94.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767         5559      1.74%     96.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895         3372      1.05%     97.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023         2312      0.72%     97.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151         1853      0.58%     98.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279         1367      0.43%     98.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407          999      0.31%     99.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535          692      0.22%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663          461      0.14%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791          324      0.10%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919          293      0.09%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047          178      0.06%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          122      0.04%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303          106      0.03%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431           78      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559           61      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687           61      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815           23      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943           20      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        320103                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       320103                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.103845                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.096032                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.533649                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           305308     95.38%     95.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             4035      1.26%     96.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             6016      1.88%     98.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2847      0.89%     99.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1224      0.38%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              429      0.13%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              159      0.05%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               55      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               23      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        320103                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             4400855872                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                17334208                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               329912896                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              4418190080                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            330792448                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      6728.56                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       504.41                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   6755.06                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    505.76                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        56.51                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    52.57                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.94                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  654055923001                       # Total gap between requests
system.mem_ctrls.avgGap                       8814.43                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3076544                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    486912512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       183680                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    415710016                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       197056                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data    362013952                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       183360                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data    318178944                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   2814399808                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    329912896                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4703793.508347746916                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 744450888.100054621696                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 280832.255808242655                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 635587878.676832795143                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 301283.106492536317                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 553490825.208062291145                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 280343.001007182989                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 486470549.837785899639                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 4302995681.766796112061                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 504410838.435922026634                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        48075                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      7663777                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2870                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      6518010                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         3079                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      5682895                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         2865                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data      4995533                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     44117116                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5168632                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1993591162                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 540827103654                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    165774940                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 487448378397                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    197430682                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 438684300973                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    162000914                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data 393837608008                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 3167591056256                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 18460292053753                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     41468.35                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     70569.26                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     57761.30                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     74784.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     64121.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     77193.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     56544.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     78837.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     71799.59                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3571601.16                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    64.66                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          92492116920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          49160744985                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        241563871500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13253073660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy      51630989280                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     296403440520                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1554576960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       746058813825                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1140.665177                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1637457564                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  21840520000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 630577944436                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          94033171680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          49979838810                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        249406583160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        13655446920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy      51630989280                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     295456066320                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2352365760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       756514461930                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1156.651039                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3719722274                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  21840520000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 628495679726                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                532                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          267                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    298968767.790262                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   745942438.143293                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          267    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        28000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   3034350500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            267                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   574231261000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  79824661000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 654055922000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     92083425                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        92083425                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     92083425                       # number of overall hits
system.cpu1.icache.overall_hits::total       92083425                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         6054                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          6054                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         6054                       # number of overall misses
system.cpu1.icache.overall_misses::total         6054                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    421799499                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    421799499                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    421799499                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    421799499                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     92089479                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     92089479                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     92089479                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     92089479                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000066                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000066                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000066                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000066                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 69672.860753                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 69672.860753                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 69672.860753                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 69672.860753                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          216                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           36                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         5688                       # number of writebacks
system.cpu1.icache.writebacks::total             5688                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          366                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          366                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          366                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          366                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         5688                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         5688                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         5688                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         5688                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    394424499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    394424499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    394424499                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    394424499                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000062                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000062                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000062                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000062                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 69343.266350                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 69343.266350                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 69343.266350                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 69343.266350                       # average overall mshr miss latency
system.cpu1.icache.replacements                  5688                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     92083425                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       92083425                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         6054                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         6054                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    421799499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    421799499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     92089479                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     92089479                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000066                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000066                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 69672.860753                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 69672.860753                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          366                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          366                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         5688                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         5688                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    394424499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    394424499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000062                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000062                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 69343.266350                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 69343.266350                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 654055922000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           93034666                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             5720                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         16264.801748                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        184184646                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       184184646                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 654055922000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     83562641                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        83562641                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     83562641                       # number of overall hits
system.cpu1.dcache.overall_hits::total       83562641                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     16174825                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      16174825                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     16174825                       # number of overall misses
system.cpu1.dcache.overall_misses::total     16174825                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1518759575237                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1518759575237                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1518759575237                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1518759575237                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     99737466                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     99737466                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     99737466                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     99737466                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.162174                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.162174                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.162174                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.162174                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 93896.507396                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 93896.507396                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 93896.507396                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 93896.507396                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     97130580                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       286571                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          1145863                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3492                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    84.766312                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    82.065006                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      7963608                       # number of writebacks
system.cpu1.dcache.writebacks::total          7963608                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      8202291                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      8202291                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      8202291                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      8202291                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      7972534                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      7972534                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      7972534                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      7972534                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 872830234343                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 872830234343                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 872830234343                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 872830234343                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.079935                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.079935                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.079935                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.079935                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 109479.650302                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 109479.650302                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 109479.650302                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 109479.650302                       # average overall mshr miss latency
system.cpu1.dcache.replacements               7963607                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     81758784                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       81758784                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     14968873                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     14968873                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 1421816436000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1421816436000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     96727657                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     96727657                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.154753                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.154753                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 94984.868667                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 94984.868667                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      7113485                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      7113485                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      7855388                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      7855388                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 863572752500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 863572752500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.081211                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.081211                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 109933.812626                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 109933.812626                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1803857                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1803857                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1205952                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1205952                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  96943139237                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  96943139237                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3009809                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3009809                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.400674                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.400674                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 80387.228710                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 80387.228710                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1088806                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1088806                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       117146                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       117146                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   9257481843                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   9257481843                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.038921                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.038921                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 79025.163838                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 79025.163838                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data      1446193                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total      1446193                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         3771                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         3771                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     81563500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     81563500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data      1449964                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total      1449964                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.002601                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.002601                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 21629.143463                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 21629.143463                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          314                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          314                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         3457                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         3457                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     70817500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     70817500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.002384                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.002384                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 20485.247324                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 20485.247324                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data      1447635                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total      1447635                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1854                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1854                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     35115500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     35115500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data      1449489                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total      1449489                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.001279                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.001279                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data 18940.399137                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 18940.399137                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         1839                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1839                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     33358500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     33358500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.001269                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.001269                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data 18139.477977                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 18139.477977                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       915000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       915000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       833000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       833000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          331                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            331                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         1320                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         1320                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     32139997                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     32139997                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         1651                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         1651                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.799515                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.799515                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 24348.482576                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 24348.482576                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         1320                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         1320                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     30819997                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     30819997                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.799515                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.799515                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 23348.482576                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 23348.482576                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 654055922000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.956587                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           94462329                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          7969349                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.853205                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.956587                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.998643                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.998643                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        213246461                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       213246461                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 654055922000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          30659184                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            1                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10633990                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     25666449                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        89760037                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         68704841                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              29                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           23934                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          6329                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          30263                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          232                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          232                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           502489                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          502489                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        419563                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     30239623                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          353                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          353                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      1206763                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     28774086                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        17064                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     23913329                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        17541                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     20853967                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        17265                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side     18670697                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              93470712                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     51487360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1226708480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       728064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1019220032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       748416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    888805824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       736640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    795699392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3984134208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       163679708                       # Total snoops (count)
system.tol2bus.snoopTraffic                 333459584                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        196116469                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.174838                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.474273                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              166557689     84.93%     84.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1               27258654     13.90%     98.83% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 620637      0.32%     99.14% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 929240      0.47%     99.62% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 750249      0.38%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          196116469                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        64383745670                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.8                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       10451447454                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           9053836                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        9358080285                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           8857467                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       14411710708                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         603583138                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       11977646195                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           8802283                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            43526                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
