OpenROAD autotuner-v1-2861-g832b18e7 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /home/jborg/Data/Research/DLPnR/OpenROAD-flow-scripts/flow/platforms/gf180/lef/gf180mcu_5LM_1TM_9K_9t_tech.lef
[INFO ODB-0388] unsupported LEF58_EOLENCLOSURE property for layer Via1 :"
  	EOLENCLOSURE 0.34 0.06 ;"
[INFO ODB-0388] unsupported LEF58_EOLENCLOSURE property for layer Via2 :" EOLENCLOSURE 0.34 0.06 ; "
[INFO ODB-0388] unsupported LEF58_EOLENCLOSURE property for layer Via3 :" EOLENCLOSURE 0.34 0.06 ; "
[INFO ODB-0388] unsupported LEF58_EOLENCLOSURE property for layer Via4 :" EOLENCLOSURE 0.34 0.06 ; "
[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 60 technology vias
[INFO ODB-0226] Finished LEF file:  /home/jborg/Data/Research/DLPnR/OpenROAD-flow-scripts/flow/platforms/gf180/lef/gf180mcu_5LM_1TM_9K_9t_tech.lef
[INFO ODB-0222] Reading LEF file: /home/jborg/Data/Research/DLPnR/OpenROAD-flow-scripts/flow/platforms/gf180/lef/gf180mcu_5LM_1TM_9K_9t_sc.lef
[INFO ODB-0225]     Created 229 library cells
[INFO ODB-0226] Finished LEF file:  /home/jborg/Data/Research/DLPnR/OpenROAD-flow-scripts/flow/platforms/gf180/lef/gf180mcu_5LM_1TM_9K_9t_sc.lef

==========================================================================
Floorplan check_setup
--------------------------------------------------------------------------
Warning: There are 6 unconstrained endpoints.
number instances in verilog is 13238
[WARNING IFP-0028] Core area lower left (1.000, 1.000) snapped to (1.120, 5.040).
[INFO IFP-0001] Added 236 rows of 2134 site GF018hv5v_green_sc9 with height 1.
[INFO RSZ-0026] Removed 1038 buffers.
Default units for flow
 time 1ns
 capacitance 1pF
 resistance 1ohm
 voltage 1v
 current 1mA
 power 1uW
 distance 1um

==========================================================================
floorplan final check_setup
--------------------------------------------------------------------------
Warning: There are 6 unconstrained endpoints.

==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns -10895.79

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns -8.59

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack -8.59

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: _24863_ (positive level-sensitive latch clocked by core_clock)
Endpoint: _22287_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _24863_/E (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
     1    0.01    0.08    0.29    0.29 ^ _24863_/Q (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
                                         core_clock_gate_i.en_latch (net)
                  0.08    0.00    0.29 ^ _22287_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                  0.29   data arrival time

                  0.00    7.50    7.50   clock core_clock (fall edge)
                          0.00    7.50   clock network delay (ideal)
                          0.00    7.50   clock reconvergence pessimism
                                  7.50 v _22287_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                          0.00    7.50   clock gating hold time
                                  7.50   data required time
-----------------------------------------------------------------------------
                                  7.50   data required time
                                 -0.29   data arrival time
-----------------------------------------------------------------------------
                                 -7.21   slack (VIOLATED)


Startpoint: _24874_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _24874_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _24874_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     2    0.02    0.07    0.38    0.38 v _24874_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q[3] (net)
                  0.07    0.00    0.38 v _17529_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.07    0.06    0.44 ^ _17529_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _05504_ (net)
                  0.07    0.00    0.44 ^ _17535_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
     1    0.00    0.06    0.06    0.49 v _17535_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
                                         _01786_ (net)
                  0.06    0.00    0.49 v _24874_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _24874_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.07    0.07   library hold time
                                  0.07   data required time
-----------------------------------------------------------------------------
                                  0.07   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.42   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: _24863_ (positive level-sensitive latch clocked by core_clock)
Endpoint: _22287_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
   996    5.03    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                          4.26    4.26   time given to startpoint
                  0.09    0.00    4.26 v _24863_/D (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
     1    0.01    0.06    0.40    4.65 v _24863_/Q (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
                                         core_clock_gate_i.en_latch (net)
                  0.06    0.00    4.65 v _22287_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                  4.65   data arrival time

                  0.00   15.00   15.00   clock core_clock (rise edge)
                          0.00   15.00   clock network delay (ideal)
                          0.00   15.00   clock reconvergence pessimism
                                 15.00 ^ _22287_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                          0.00   15.00   clock gating setup time
                                 15.00   data required time
-----------------------------------------------------------------------------
                                 15.00   data required time
                                 -4.65   data arrival time
-----------------------------------------------------------------------------
                                 10.35   slack (MET)


Startpoint: _24994_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _23323_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _24994_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   223    3.52   13.05    7.78    7.78 ^ _24994_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         gen_regfile_ff.register_file_i.raddr_b_i[0] (net)
                 13.05    0.00    7.78 ^ _18510_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
    40    0.49    4.54    3.82   11.59 v _18510_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _06299_ (net)
                  4.54    0.00   11.59 v _18514_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
     1    0.01    0.73    1.31   12.90 ^ _18514_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
                                         _06303_ (net)
                  0.73    0.00   12.90 ^ _18515_/A4 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     1    0.03    0.14    0.32   13.22 ^ _18515_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _06304_ (net)
                  0.14    0.00   13.22 ^ _18528_/B (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
     8    0.10    0.37    0.21   13.43 v _18528_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
                                         _06317_ (net)
                  0.37    0.00   13.43 v _18529_/B2 (gf180mcu_fd_sc_mcu9t5v0__oai221_4)
     7    0.09    0.66    0.39   13.82 ^ _18529_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_4)
                                         _06318_ (net)
                  0.66    0.00   13.82 ^ _18530_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
    39    0.38    1.43    0.94   14.76 ^ _18530_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _06319_ (net)
                  1.43    0.00   14.76 ^ _18635_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.10    0.28   15.04 v _18635_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _06422_ (net)
                  0.10    0.00   15.04 v _18735_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     2    0.02    0.39    0.15   15.19 ^ _18735_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _10844_ (net)
                  0.39    0.00   15.19 ^ _22757_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     1    0.01    0.13    0.39   15.58 v _22757_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _10846_ (net)
                  0.13    0.00   15.58 v _19416_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     3    0.03    0.32    0.21   15.80 ^ _19416_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _07157_ (net)
                  0.32    0.00   15.80 ^ _19478_/A1 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.01    0.06    0.13   15.92 ^ _19478_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _07211_ (net)
                  0.06    0.00   15.92 ^ _19479_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     2    0.02    0.12    0.17   16.09 ^ _19479_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _09536_ (net)
                  0.12    0.00   16.09 ^ _19535_/A2 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     1    0.01    0.09    0.08   16.17 v _19535_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _07263_ (net)
                  0.09    0.00   16.17 v _19536_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.01    0.20    0.13   16.30 ^ _19536_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _07264_ (net)
                  0.20    0.00   16.30 ^ _19537_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     2    0.02    0.10    0.08   16.38 v _19537_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _09541_ (net)
                  0.10    0.00   16.38 v _19606_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     3    0.03    0.10    0.20   16.57 v _19606_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _07325_ (net)
                  0.10    0.00   16.57 v _19649_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     2    0.03    0.28    0.16   16.73 ^ _19649_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _09548_ (net)
                  0.28    0.00   16.73 ^ _19759_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.09    0.07   16.80 v _19759_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _07460_ (net)
                  0.09    0.00   16.80 v _19760_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.05    0.15   16.95 v _19760_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _07461_ (net)
                  0.05    0.00   16.95 v _19761_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.01    0.08    0.19   17.14 v _19761_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _07462_ (net)
                  0.08    0.00   17.14 v _19762_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.01    0.19    0.12   17.27 ^ _19762_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _09555_ (net)
                  0.19    0.00   17.27 ^ _22411_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     2    0.02    0.18    0.33   17.60 ^ _22411_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _09557_ (net)
                  0.18    0.00   17.60 ^ _21095_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     8    0.07    0.26    0.20   17.80 v _21095_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         data_addr_o[13] (net)
                  0.26    0.00   17.80 v _21096_/A3 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     1    0.01    0.10    0.34   18.14 v _21096_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _08681_ (net)
                  0.10    0.00   18.14 v _21101_/A3 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     1    0.01    0.12    0.34   18.48 v _21101_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _08684_ (net)
                  0.12    0.00   18.48 v _21106_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     2    0.02    0.17    0.13   18.61 ^ _21106_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _08686_ (net)
                  0.17    0.00   18.61 ^ _22198_/A1 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     3    0.03    0.14    0.24   18.85 ^ _22198_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _09399_ (net)
                  0.14    0.00   18.85 ^ _22199_/C (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
     2    0.02    0.30    0.15   19.00 v _22199_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
                                         _09400_ (net)
                  0.30    0.00   19.00 v _22206_/B (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.01    0.18    0.17   19.16 ^ _22206_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _09407_ (net)
                  0.18    0.00   19.16 ^ _22207_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     2    0.02    0.11    0.20   19.36 ^ _22207_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _09408_ (net)
                  0.11    0.00   19.36 ^ _22214_/A2 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     1    0.01    0.05    0.15   19.51 ^ _22214_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _09415_ (net)
                  0.05    0.00   19.51 ^ _22217_/A3 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     2    0.02    0.12    0.25   19.76 ^ _22217_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _09418_ (net)
                  0.12    0.00   19.76 ^ _22218_/A3 (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
    20    0.15    0.64    0.40   20.16 v _22218_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
                                         _09419_ (net)
                  0.64    0.00   20.16 v _22219_/B (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
   116    1.60    5.16    2.97   23.13 ^ _22219_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
                                         _09420_ (net)
                  5.16    0.00   23.13 ^ _14563_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.15   -0.06   23.07 ^ _14563_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _04072_ (net)
                  0.15    0.00   23.07 ^ _14564_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.09    0.27   23.34 v _14564_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _04073_ (net)
                  0.09    0.00   23.34 v _14565_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.00    0.32    0.10   23.44 ^ _14565_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _00247_ (net)
                  0.32    0.00   23.44 ^ _23323_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                 23.44   data arrival time

                  0.00   15.00   15.00   clock core_clock (rise edge)
                          0.00   15.00   clock network delay (ideal)
                          0.00   15.00   clock reconvergence pessimism
                                 15.00 ^ _23323_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                         -0.15   14.85   library setup time
                                 14.85   data required time
-----------------------------------------------------------------------------
                                 14.85   data required time
                                -23.44   data arrival time
-----------------------------------------------------------------------------
                                 -8.59   slack (VIOLATED)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: _24863_ (positive level-sensitive latch clocked by core_clock)
Endpoint: _22287_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
   996    5.03    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                          4.26    4.26   time given to startpoint
                  0.09    0.00    4.26 v _24863_/D (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
     1    0.01    0.06    0.40    4.65 v _24863_/Q (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
                                         core_clock_gate_i.en_latch (net)
                  0.06    0.00    4.65 v _22287_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                  4.65   data arrival time

                  0.00   15.00   15.00   clock core_clock (rise edge)
                          0.00   15.00   clock network delay (ideal)
                          0.00   15.00   clock reconvergence pessimism
                                 15.00 ^ _22287_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                          0.00   15.00   clock gating setup time
                                 15.00   data required time
-----------------------------------------------------------------------------
                                 15.00   data required time
                                 -4.65   data arrival time
-----------------------------------------------------------------------------
                                 10.35   slack (MET)


Startpoint: _24994_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _23323_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _24994_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   223    3.52   13.05    7.78    7.78 ^ _24994_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         gen_regfile_ff.register_file_i.raddr_b_i[0] (net)
                 13.05    0.00    7.78 ^ _18510_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
    40    0.49    4.54    3.82   11.59 v _18510_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _06299_ (net)
                  4.54    0.00   11.59 v _18514_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
     1    0.01    0.73    1.31   12.90 ^ _18514_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
                                         _06303_ (net)
                  0.73    0.00   12.90 ^ _18515_/A4 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     1    0.03    0.14    0.32   13.22 ^ _18515_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _06304_ (net)
                  0.14    0.00   13.22 ^ _18528_/B (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
     8    0.10    0.37    0.21   13.43 v _18528_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
                                         _06317_ (net)
                  0.37    0.00   13.43 v _18529_/B2 (gf180mcu_fd_sc_mcu9t5v0__oai221_4)
     7    0.09    0.66    0.39   13.82 ^ _18529_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_4)
                                         _06318_ (net)
                  0.66    0.00   13.82 ^ _18530_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
    39    0.38    1.43    0.94   14.76 ^ _18530_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _06319_ (net)
                  1.43    0.00   14.76 ^ _18635_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.10    0.28   15.04 v _18635_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _06422_ (net)
                  0.10    0.00   15.04 v _18735_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     2    0.02    0.39    0.15   15.19 ^ _18735_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _10844_ (net)
                  0.39    0.00   15.19 ^ _22757_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     1    0.01    0.13    0.39   15.58 v _22757_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _10846_ (net)
                  0.13    0.00   15.58 v _19416_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     3    0.03    0.32    0.21   15.80 ^ _19416_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _07157_ (net)
                  0.32    0.00   15.80 ^ _19478_/A1 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.01    0.06    0.13   15.92 ^ _19478_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _07211_ (net)
                  0.06    0.00   15.92 ^ _19479_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     2    0.02    0.12    0.17   16.09 ^ _19479_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _09536_ (net)
                  0.12    0.00   16.09 ^ _19535_/A2 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     1    0.01    0.09    0.08   16.17 v _19535_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _07263_ (net)
                  0.09    0.00   16.17 v _19536_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.01    0.20    0.13   16.30 ^ _19536_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _07264_ (net)
                  0.20    0.00   16.30 ^ _19537_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     2    0.02    0.10    0.08   16.38 v _19537_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _09541_ (net)
                  0.10    0.00   16.38 v _19606_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     3    0.03    0.10    0.20   16.57 v _19606_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _07325_ (net)
                  0.10    0.00   16.57 v _19649_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     2    0.03    0.28    0.16   16.73 ^ _19649_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _09548_ (net)
                  0.28    0.00   16.73 ^ _19759_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.09    0.07   16.80 v _19759_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _07460_ (net)
                  0.09    0.00   16.80 v _19760_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.05    0.15   16.95 v _19760_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _07461_ (net)
                  0.05    0.00   16.95 v _19761_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.01    0.08    0.19   17.14 v _19761_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _07462_ (net)
                  0.08    0.00   17.14 v _19762_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.01    0.19    0.12   17.27 ^ _19762_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _09555_ (net)
                  0.19    0.00   17.27 ^ _22411_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     2    0.02    0.18    0.33   17.60 ^ _22411_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _09557_ (net)
                  0.18    0.00   17.60 ^ _21095_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     8    0.07    0.26    0.20   17.80 v _21095_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         data_addr_o[13] (net)
                  0.26    0.00   17.80 v _21096_/A3 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     1    0.01    0.10    0.34   18.14 v _21096_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _08681_ (net)
                  0.10    0.00   18.14 v _21101_/A3 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     1    0.01    0.12    0.34   18.48 v _21101_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _08684_ (net)
                  0.12    0.00   18.48 v _21106_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     2    0.02    0.17    0.13   18.61 ^ _21106_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _08686_ (net)
                  0.17    0.00   18.61 ^ _22198_/A1 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     3    0.03    0.14    0.24   18.85 ^ _22198_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _09399_ (net)
                  0.14    0.00   18.85 ^ _22199_/C (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
     2    0.02    0.30    0.15   19.00 v _22199_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
                                         _09400_ (net)
                  0.30    0.00   19.00 v _22206_/B (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.01    0.18    0.17   19.16 ^ _22206_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _09407_ (net)
                  0.18    0.00   19.16 ^ _22207_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     2    0.02    0.11    0.20   19.36 ^ _22207_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _09408_ (net)
                  0.11    0.00   19.36 ^ _22214_/A2 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     1    0.01    0.05    0.15   19.51 ^ _22214_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _09415_ (net)
                  0.05    0.00   19.51 ^ _22217_/A3 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     2    0.02    0.12    0.25   19.76 ^ _22217_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _09418_ (net)
                  0.12    0.00   19.76 ^ _22218_/A3 (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
    20    0.15    0.64    0.40   20.16 v _22218_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
                                         _09419_ (net)
                  0.64    0.00   20.16 v _22219_/B (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
   116    1.60    5.16    2.97   23.13 ^ _22219_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
                                         _09420_ (net)
                  5.16    0.00   23.13 ^ _14563_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.15   -0.06   23.07 ^ _14563_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _04072_ (net)
                  0.15    0.00   23.07 ^ _14564_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.09    0.27   23.34 v _14564_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _04073_ (net)
                  0.09    0.00   23.34 v _14565_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.00    0.32    0.10   23.44 ^ _14565_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _00247_ (net)
                  0.32    0.00   23.44 ^ _23323_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                 23.44   data arrival time

                  0.00   15.00   15.00   clock core_clock (rise edge)
                          0.00   15.00   clock network delay (ideal)
                          0.00   15.00   clock reconvergence pessimism
                                 15.00 ^ _23323_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                         -0.15   14.85   library setup time
                                 14.85   data required time
-----------------------------------------------------------------------------
                                 14.85   data required time
                                -23.44   data arrival time
-----------------------------------------------------------------------------
                                 -8.59   slack (VIOLATED)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.68e-01   6.35e-02   5.80e-07   3.31e-01  12.9%
Combinational          1.74e+00   5.00e-01   2.60e-06   2.24e+00  87.1%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.01e+00   5.63e-01   3.18e-06   2.57e+00 100.0%
                          78.1%      21.9%       0.0%

==========================================================================
floorplan final report_design_area
--------------------------------------------------------------------------
Design area 614363 u^2 43% utilization.

Elapsed time: 0:02.10[h:]min:sec. CPU time: user 2.06 sys 0.03 (99%). Peak memory: 168156KB.
