{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.991925",
   "Default View_TopLeft":"-178,216",
   "ExpandedHierarchyInLayout":"",
   "Grouping and No Loops_ScaleFactor":"0.530485",
   "Grouping and No Loops_TopLeft":"-117,-85",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0.21  2019-05-29 bk=1.5064 VDI=41 GEI=36 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port usb_uart -pg 1 -lvl 5 -x 1440 -y 540 -defaultsOSRD
preplace port sys_clock -pg 1 -lvl 0 -x 0 -y 620 -defaultsOSRD
preplace port reset -pg 1 -lvl 0 -x 0 -y 380 -defaultsOSRD
preplace port btnR -pg 1 -lvl 0 -x 0 -y 780 -defaultsOSRD
preplace port btnL -pg 1 -lvl 0 -x 0 -y 800 -defaultsOSRD
preplace port btnU -pg 1 -lvl 0 -x 0 -y 200 -defaultsOSRD
preplace port btnD -pg 1 -lvl 0 -x 0 -y 60 -defaultsOSRD
preplace port SW0 -pg 1 -lvl 0 -x 0 -y 360 -defaultsOSRD
preplace portBus led -pg 1 -lvl 5 -x 1440 -y 340 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 1 -x 170 -y 600 -swap {0 1 3 2} -defaultsOSRD -pinDir reset left -pinY reset 0L -pinDir clk_in1 left -pinY clk_in1 20L -pinDir clk_out1 right -pinY clk_out1 20R -pinDir clk_out2 right -pinY clk_out2 0R
preplace inst util_vector_logic_0 -pg 1 -lvl 1 -x 170 -y 720 -defaultsOSRD -pinBusDir Op1 left -pinBusY Op1 0L -pinBusDir Res right -pinBusY Res 0R
preplace inst AXI4Stream_UART_0 -pg 1 -lvl 4 -x 1250 -y 540 -swap {0 1 2 3 4 5 6 7 8 9 10 14 11 12 15 13 16} -defaultsOSRD -pinDir M00_AXIS_RX left -pinY M00_AXIS_RX 0L -pinDir S00_AXIS_TX left -pinY S00_AXIS_TX 140L -pinDir UART right -pinY UART 0R -pinDir clk_uart left -pinY clk_uart 220L -pinDir rst left -pinY rst 160L -pinDir m00_axis_rx_aclk left -pinY m00_axis_rx_aclk 180L -pinDir m00_axis_rx_aresetn left -pinY m00_axis_rx_aresetn 240L -pinDir s00_axis_tx_aclk left -pinY s00_axis_tx_aclk 200L -pinDir s00_axis_tx_aresetn left -pinY s00_axis_tx_aresetn 260L
preplace inst packetizer_0 -pg 1 -lvl 3 -x 850 -y 680 -defaultsOSRD -pinDir m_axis right -pinY m_axis 0R -pinDir s_axis left -pinY s_axis 0L -pinDir aclk left -pinY aclk 20L -pinDir aresetn left -pinY aresetn 40L
preplace inst depacketizer_0 -pg 1 -lvl 2 -x 500 -y 420 -defaultsOSRD -pinDir m_axis right -pinY m_axis 0R -pinDir s_axis right -pinY s_axis 120R -pinDir aclk left -pinY aclk 0L -pinDir aresetn left -pinY aresetn 120L
preplace inst edge_detector_0 -pg 1 -lvl 3 -x 850 -y 200 -swap {1 2 0 3} -defaultsOSRD -pinDir clk left -pinY clk 20L -pinDir reset left -pinY reset 40L -pinDir input_signal left -pinY input_signal 0L -pinDir edge_detected right -pinY edge_detected 40R
preplace inst edge_detector_1 -pg 1 -lvl 3 -x 850 -y 60 -swap {1 2 0 3} -defaultsOSRD -pinDir clk left -pinY clk 20L -pinDir reset left -pinY reset 40L -pinDir input_signal left -pinY input_signal 0L -pinDir edge_detected right -pinY edge_detected 40R
preplace inst debouncer_0 -pg 1 -lvl 2 -x 500 -y 200 -swap {2 1 0 3} -defaultsOSRD -pinDir clk left -pinY clk 40L -pinDir reset left -pinY reset 20L -pinDir input_signal left -pinY input_signal 0L -pinDir debounced right -pinY debounced 0R
preplace inst debouncer_1 -pg 1 -lvl 2 -x 500 -y 60 -swap {2 1 0 3} -defaultsOSRD -pinDir clk left -pinY clk 40L -pinDir reset left -pinY reset 20L -pinDir input_signal left -pinY input_signal 0L -pinDir debounced right -pinY debounced 0R
preplace inst mute_controller_0 -pg 1 -lvl 2 -x 500 -y 680 -defaultsOSRD -pinDir m_axis right -pinY m_axis 0R -pinDir s_axis right -pinY s_axis 120R -pinDir aclk left -pinY aclk 0L -pinDir aresetn left -pinY aresetn 40L -pinDir mute_left left -pinY mute_left 100L -pinDir mute_right left -pinY mute_right 120L
preplace inst volume_controller_0 -pg 1 -lvl 4 -x 1250 -y 340 -swap {5 1 2 3 4 0 6 7 8 9 12 13 11 10 14} -defaultsOSRD -pinDir m_axis left -pinY m_axis 20L -pinDir s_axis left -pinY s_axis 0L -pinDir aclk left -pinY aclk 80L -pinDir aresetn left -pinY aresetn 100L -pinDir volume_up left -pinY volume_up 60L -pinDir volume_down left -pinY volume_down 40L -pinBusDir volume_level right -pinBusY volume_level 0R
preplace inst moving_average_filte_0 -pg 1 -lvl 3 -x 850 -y 340 -swap {0 1 2 3 4 5 6 7 8 9 10 12 11} -defaultsOSRD -pinDir m_axis right -pinY m_axis 0R -pinDir s_axis left -pinY s_axis 80L -pinDir aclk left -pinY aclk 100L -pinDir aresetn left -pinY aresetn 140L -pinDir enable_filter left -pinY enable_filter 120L
preplace netloc sys_clock_1 1 0 1 NJ 620
preplace netloc reset_1 1 0 4 20 380 320 340 700 580 1040J
preplace netloc clk_wiz_0_clk_out1 1 1 3 NJ 620 NJ 620 1000
preplace netloc clk_wiz_0_clk_out2 1 1 3 340 320 660 600 1080
preplace netloc util_vector_logic_0_Res 1 1 3 360 600 640 780 1060
preplace netloc mute_left_0_1 1 0 2 NJ 780 NJ
preplace netloc mute_right_0_1 1 0 2 NJ 800 NJ
preplace netloc debouncer_0_debounced 1 2 1 N 200
preplace netloc btnU_1 1 0 2 NJ 200 NJ
preplace netloc btnD_1 1 0 2 NJ 60 NJ
preplace netloc debouncer_1_debounced 1 2 1 N 60
preplace netloc edge_detector_0_edge_detected 1 3 1 1060 240n
preplace netloc edge_detector_1_edge_detected 1 3 1 1080 100n
preplace netloc volume_controller_0_volume_level 1 4 1 NJ 340
preplace netloc enable_filter_0_1 1 0 3 NJ 360 NJ 360 680J
preplace netloc volume_controller_0_m_axis 1 2 2 NJ 800 1020
preplace netloc mute_controller_0_m_axis 1 2 1 N 680
preplace netloc AXI4Stream_UART_0_UART 1 4 1 NJ 540
preplace netloc packetizer_0_m_axis 1 3 1 N 680
preplace netloc AXI4Stream_UART_0_M00_AXIS_RX 1 2 2 N 540 NJ
preplace netloc depacketizer_0_m_axis 1 2 1 N 420
preplace netloc moving_average_filte_0_m_axis 1 3 1 N 340
levelinfo -pg 1 0 170 500 850 1250 1440
pagesize -pg 1 -db -bbox -sgen -120 0 1560 860
",
   "No Loops_ScaleFactor":"1.0",
   "No Loops_TopLeft":"-233,-58",
   "Reduced Jogs_ExpandedHierarchyInLayout":"",
   "Reduced Jogs_Layout":"# # String gsaved with Nlview 7.0.21  2019-05-29 bk=1.5064 VDI=41 GEI=36 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port usb_uart -pg 1 -lvl 5 -x 1440 -y 640 -defaultsOSRD
preplace port sys_clock -pg 1 -lvl 0 -x 0 -y 580 -defaultsOSRD
preplace port reset -pg 1 -lvl 0 -x 0 -y 400 -defaultsOSRD
preplace port btnR -pg 1 -lvl 0 -x 0 -y 780 -defaultsOSRD
preplace port btnL -pg 1 -lvl 0 -x 0 -y 800 -defaultsOSRD
preplace port btnU -pg 1 -lvl 0 -x 0 -y 200 -defaultsOSRD
preplace port btnD -pg 1 -lvl 0 -x 0 -y 60 -defaultsOSRD
preplace port sw0 -pg 1 -lvl 0 -x 0 -y 380 -defaultsOSRD
preplace portBus led -pg 1 -lvl 5 -x 1440 -y 500 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 1 -x 170 -y 560 -swap {0 1 3 2} -defaultsOSRD -pinY reset 0L -pinY clk_in1 20L -pinY clk_out1 20R -pinY clk_out2 0R
preplace inst util_vector_logic_0 -pg 1 -lvl 1 -x 170 -y 460 -defaultsOSRD -pinBusY Op1 0L -pinBusY Res 0R
preplace inst AXI4Stream_UART_0 -pg 1 -lvl 4 -x 1230 -y 620 -swap {0 1 2 3 4 5 6 7 8 9 10 11 14 12 15 13 16} -defaultsOSRD -pinY M00_AXIS_RX 0R -pinY S00_AXIS_TX 40L -pinY UART 20R -pinY clk_uart 60L -pinY rst 140L -pinY m00_axis_rx_aclk 80L -pinY m00_axis_rx_aresetn 160L -pinY s00_axis_tx_aclk 100L -pinY s00_axis_tx_aresetn 180L
preplace inst edge_detector_0 -pg 1 -lvl 3 -x 870 -y 240 -swap {2 1 0 3} -defaultsOSRD -pinY clk 40L -pinY reset 20L -pinY input_signal 0L -pinY edge_detected 40R
preplace inst edge_detector_1 -pg 1 -lvl 3 -x 870 -y 100 -swap {2 1 0 3} -defaultsOSRD -pinY clk 40L -pinY reset 20L -pinY input_signal 0L -pinY edge_detected 40R
preplace inst debouncer_0 -pg 1 -lvl 2 -x 540 -y 200 -swap {2 1 0 3} -defaultsOSRD -pinY clk 40L -pinY reset 20L -pinY input_signal 0L -pinY debounced 40R
preplace inst debouncer_1 -pg 1 -lvl 2 -x 540 -y 60 -swap {2 1 0 3} -defaultsOSRD -pinY clk 40L -pinY reset 20L -pinY input_signal 0L -pinY debounced 40R
preplace inst depacketizer_0 -pg 1 -lvl 2 -x 540 -y 360 -swap {0 1 2 3 4 5 6 7 8 10 9} -defaultsOSRD -pinY m_axis 20R -pinY s_axis 0L -pinY aclk 40L -pinY aresetn 20L
preplace inst mute_controller_0 -pg 1 -lvl 2 -x 540 -y 660 -swap {0 1 2 3 4 5 6 7 8 9 11 10 12 13} -defaultsOSRD -pinY m_axis 0R -pinY s_axis 60L -pinY aclk 100L -pinY aresetn 80L -pinY mute_left 120L -pinY mute_right 140L
preplace inst volume_controller_0 -pg 1 -lvl 4 -x 1230 -y 380 -swap {0 1 2 3 4 5 6 7 8 9 12 13 11 10 14} -defaultsOSRD -pinY m_axis 100R -pinY s_axis 0L -pinY aclk 100L -pinY aresetn 120L -pinY volume_up 40L -pinY volume_down 20L -pinBusY volume_level 120R
preplace inst moving_average_filte_0 -pg 1 -lvl 3 -x 870 -y 380 -defaultsOSRD -pinY m_axis 0R -pinY s_axis 0L -pinY aclk 20L -pinY aresetn 100L -pinY enable_filter 120L
preplace inst packetizer_0 -pg 1 -lvl 3 -x 870 -y 660 -defaultsOSRD -pinY m_axis 0R -pinY s_axis 0L -pinY aclk 20L -pinY aresetn 40L
preplace netloc sys_clock_1 1 0 1 NJ 580
preplace netloc reset_1 1 0 4 20 400 320 300 700 760 NJ
preplace netloc clk_wiz_0_clk_out1 1 1 3 NJ 580 NJ 580 1020
preplace netloc clk_wiz_0_clk_out2 1 1 3 380 460 720 600 1040
preplace netloc util_vector_logic_0_Res 1 1 3 360 480 680 780 1060
preplace netloc mute_left_0_1 1 0 2 NJ 780 NJ
preplace netloc mute_right_0_1 1 0 2 NJ 800 NJ
preplace netloc debouncer_0_debounced 1 2 1 N 240
preplace netloc btnU_1 1 0 2 NJ 200 NJ
preplace netloc btnD_1 1 0 2 NJ 60 NJ
preplace netloc debouncer_1_debounced 1 2 1 N 100
preplace netloc edge_detector_0_edge_detected 1 3 1 1020 280n
preplace netloc edge_detector_1_edge_detected 1 3 1 1060 140n
preplace netloc volume_controller_0_volume_level 1 4 1 NJ 500
preplace netloc enable_filter_0_1 1 0 3 NJ 380 340J 500 NJ
preplace netloc mute_controller_0_m_axis 1 2 1 N 660
preplace netloc packetizer_0_m_axis 1 3 1 N 660
preplace netloc moving_average_filte_0_m_axis 1 3 1 N 380
preplace netloc depacketizer_0_m_axis 1 2 1 N 380
preplace netloc volume_controller_0_m_axis 1 1 4 400 860 NJ 860 NJ 860 1420
preplace netloc AXI4Stream_UART_0_UART 1 4 1 NJ 640
preplace netloc AXI4Stream_UART_0_M00_AXIS_RX 1 1 4 400 560 NJ 560 NJ 560 1400
levelinfo -pg 1 0 170 540 870 1230 1440
pagesize -pg 1 -db -bbox -sgen -120 0 1560 870
",
   "Reduced Jogs_ScaleFactor":"0.956287",
   "Reduced Jogs_TopLeft":"-116,-7",
   "guistr":"# # String gsaved with Nlview 7.0.21  2019-05-29 bk=1.5064 VDI=41 GEI=36 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port usb_uart -pg 1 -lvl 5 -x 1410 -y 680 -defaultsOSRD
preplace port sys_clock -pg 1 -lvl 0 -x 0 -y 590 -defaultsOSRD
preplace port reset -pg 1 -lvl 0 -x 0 -y 420 -defaultsOSRD
preplace port btnR -pg 1 -lvl 0 -x 0 -y 710 -defaultsOSRD
preplace port btnL -pg 1 -lvl 0 -x 0 -y 730 -defaultsOSRD
preplace port btnU -pg 1 -lvl 0 -x 0 -y 240 -defaultsOSRD
preplace port btnD -pg 1 -lvl 0 -x 0 -y 60 -defaultsOSRD
preplace port sw0 -pg 1 -lvl 0 -x 0 -y 400 -defaultsOSRD
preplace portBus led -pg 1 -lvl 5 -x 1410 -y 460 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 1 -x 170 -y 580 -swap {0 1 3 2} -defaultsOSRD
preplace inst util_vector_logic_0 -pg 1 -lvl 1 -x 170 -y 470 -defaultsOSRD
preplace inst AXI4Stream_UART_0 -pg 1 -lvl 4 -x 1210 -y 670 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 15 13 16 14} -defaultsOSRD
preplace inst edge_detector_0 -pg 1 -lvl 3 -x 850 -y 240 -swap {1 2 0 3} -defaultsOSRD
preplace inst edge_detector_1 -pg 1 -lvl 3 -x 850 -y 100 -swap {1 2 0 3} -defaultsOSRD
preplace inst debouncer_0 -pg 1 -lvl 2 -x 510 -y 220 -swap {1 0 2 3} -defaultsOSRD
preplace inst debouncer_1 -pg 1 -lvl 2 -x 510 -y 80 -swap {2 1 0 3} -defaultsOSRD
preplace inst depacketizer_0 -pg 1 -lvl 2 -x 510 -y 380 -swap {0 1 2 3 4 5 6 7 8 10 9} -defaultsOSRD
preplace inst mute_controller_0 -pg 1 -lvl 2 -x 510 -y 690 -swap {0 1 2 3 4 5 6 7 8 9 11 10 12 13} -defaultsOSRD
preplace inst packetizer_0 -pg 1 -lvl 3 -x 850 -y 640 -swap {0 1 2 3 4 5 6 7 8 10 9} -defaultsOSRD
preplace inst volume_controller_0 -pg 1 -lvl 4 -x 1210 -y 450 -swap {0 1 2 3 4 5 6 7 8 9 12 13 11 10 14} -defaultsOSRD
preplace inst moving_average_filte_0 -pg 1 -lvl 3 -x 850 -y 410 -swap {0 1 2 3 4 5 6 7 8 9 10 12 11} -defaultsOSRD
preplace netloc sys_clock_1 1 0 1 NJ 590
preplace netloc reset_1 1 0 4 20 410 340 470 680 530 1010J
preplace netloc clk_wiz_0_clk_out1 1 1 3 360J 560 NJ 560 1000
preplace netloc clk_wiz_0_clk_out2 1 1 3 350 480 660 500 1020
preplace netloc util_vector_logic_0_Res 1 1 3 330 790 690 540 1040
preplace netloc mute_left_0_1 1 0 2 NJ 710 NJ
preplace netloc mute_right_0_1 1 0 2 NJ 730 NJ
preplace netloc debouncer_0_debounced 1 2 1 N 220
preplace netloc btnU_1 1 0 2 NJ 240 NJ
preplace netloc btnD_1 1 0 2 NJ 60 NJ
preplace netloc debouncer_1_debounced 1 2 1 N 80
preplace netloc edge_detector_0_edge_detected 1 3 1 1000 240n
preplace netloc edge_detector_1_edge_detected 1 3 1 1040 100n
preplace netloc volume_controller_0_volume_level 1 4 1 NJ 460
preplace netloc enable_filter_0_1 1 0 3 NJ 400 320J 460 650J
preplace netloc AXI4Stream_UART_0_M00_AXIS_RX 1 1 4 370 300 670J 320 NJ 320 1390
preplace netloc AXI4Stream_UART_0_UART 1 4 1 NJ 680
preplace netloc volume_controller_0_m_axis 1 1 4 370 550 NJ 550 NJ 550 1380
preplace netloc depacketizer_0_m_axis 1 2 1 N 380
preplace netloc mute_controller_0_m_axis 1 2 1 700 620n
preplace netloc moving_average_filte_0_m_axis 1 3 1 N 410
preplace netloc packetizer_0_m_axis 1 3 1 1030 610n
levelinfo -pg 1 0 170 510 850 1210 1410
pagesize -pg 1 -db -bbox -sgen -120 0 1530 800
"
}
0
