// GDB RSP server RI5CY CPU model: declaration

// Copyright (C) 2017  Embecosm Limited <info@embecosm.com>

// Contributor Jeremy Bennett <jeremy.bennett@embecosm.com>
// Contributor Ian Bolton <ian.bolton@embecosm.com>

// This file is part of the RISC-V GDB server

// This program is free software: you can redistribute it and/or modify it
// under the terms of the GNU Lesser General Public License as published by
// the Free Software Foundation, either version 3 of the License, or (at your
// option) any later version.

// This program is distributed in the hope that it will be useful, but WITHOUT
// ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
// FITNESS FOR A PARTICULAR PURPOSE.  See the GNU Lesser General Public
// License for more details.

// You should have received a copy of the GNU Lesser General Public License
// along with this program.  If not, see <http://www.gnu.org/licenses/>.

#ifndef RI5CY_IMPL__H
#define RI5CY_IMPL__H

#include <cstdint>

#include "Vtop.h"
#include "Vtop_top.h"
#include "Vtop_ram__A10.h"
#include "Vtop_dp_ram__A10.h"

//! The RI5CY implementation class.

//! This class has all the operational implementation

class Ri5cyImpl final
{
 public:

  Ri5cyImpl ();
  ~Ri5cyImpl ();

  /* FIXME: Commented out to fix compile.
  ResumeRes  resume (ResumeType step,
		     SyscallInfo * syscallInfo = nullptr);
  ResumeRes  resume (ResumeType step,
		     std::chrono::duration <double>  timeout,
		     SyscallInfo * syscallInfo = nullptr);

  ResumeRes  terminate (void);
  ResumeRes  reset (ITarget::ResetType  type);

  uint64_t  getCycleCount (void) const;
  uint64_t  getInstrCount (void) const;
  */
  // Read contents of a target register.

  std::size_t  readRegister (const int  reg,
			     uint32_t & value);

  // Write data to a target register.

  std::size_t  writeRegister (const int  reg,
			      const uint32_t  value);

  // Read data from memory.

  std::size_t  read (const uint32_t  addr,
		     uint8_t * buffer,
		     const std::size_t  size) const;

  // Write data to memory.

  std::size_t  write (const uint32_t  addr,
		      const uint8_t * buffer,
		      const std::size_t  size);

  // Insert and remove a matchpoint (breakpoint or watchpoint) at the given
  // address.  Return value indicates whether the operation was successful.
  /*
  bool  insertMatchpoint (const uint32_t  addr,
			  const MatchType  matchType);
  bool  removeMatchpoint (const uint32_t  addr,
			  const MatchType  matchType);
  */
  // Generic pass through of command

  bool command (const std::string  cmd,
			std::ostream & stream);

private:

  //! How many cycles of reset

  const int RESET_CYCLES = 5;

  // Debug registers

  const uint16_t DBG_CTRL    = 0x0000;	//!< Debug control
  const uint16_t DBG_HIT     = 0x0004;	//!< Debug hit
  const uint16_t DBG_IE      = 0x0008;	//!< Debug interrupt enable
  const uint16_t DBG_CAUSE   = 0x000c;	//!< Debug cause (why entered debug)
  const uint16_t DBG_GPR0    = 0x0400;	//!< General purpose register 0
  const uint16_t DBG_GPR31   = 0x047c;	//!< General purpose register 41
  const uint16_t DBG_NPC     = 0x2000;	//!< Next PC
  const uint16_t DBG_PPC     = 0x2004;	//!< Prev PC

  // Debug register flags

  // FIXME: Changed to uint32_t to get to compile - constants too large. Check
  // the constants are correct.
  const uint32_t DBG_CTRL_HALT = 0x00010000;	//!< Halt core
  const uint32_t DBG_CTRL_SSTE = 0x00010000;	//!< Single step core

  // GDB register numbers

  const int REG_R0  = 0;		//!< GDB R0 regnum
  const int REG_R31 = 31;		//!< GDB R31 regnum
  const int REG_PC  = 32;		//!< GDB PC regnum

  //! Top level Verilator model.

  Vtop * mCpu;

  //! Is the core halted?

  bool  mCoreHalted;

  //! Cycle count

  uint64_t  mCycleCnt;

  //! Instruction count

  uint64_t  mInstrCnt;

  // Helper methods

  void resetModel (void);
  void haltModel (void);
};

#endif	// RI5CY_IMPL__H


// Local Variables:
// mode: C++
// c-file-style: "gnu"
// show-trailing-whitespace: t
// End:
