`timescale 1ns/100ps
//`include "gen.v"
`include "probador.v"
`include "ParaleloSerie.v"
`include "ParaleloSerie_Est.v"
//`include "Generador128f.v"
module bancoprueba;

    wire clk_f;
    wire clk_2f;
    wire clk_8f;
    wire valid_in;
    wire [7:0]data_inP;
    wire [7:0] data2send;
    wire  data_outS;
    wire [7:0] data2send_est;
    wire data_outS_est;
    wire reset;


ParaleloSerie ParaleloSerie (/*AUTOINST*/);
probador prob (/*AUTOINST*/);
ParaleloSerie_Est ParaleloSerie_Est_(/*AUTOINST*/);


endmodule
