set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {MIC1.vo MIC1_v.sdo}}
	{{"Fast Model"} {MIC1_fast.vo MIC1_v_fast.sdo}}
}
