
Cell pfet_03v3 (0) disconnected node: drain
Cell pfet_03v3 (0) disconnected node: gate
Cell pfet_03v3 (0) disconnected node: source
Cell pfet_03v3 (0) disconnected node: bulk
Warning: Equate pins:  cell pfet_03v3 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: pfet_03v3                       |Circuit 2: pfet_03v3                       
-------------------------------------------|-------------------------------------------
(no matching pin)                          |1                                          
(no matching pin)                          |2                                          
(no matching pin)                          |3                                          
(no matching pin)                          |4                                          
drain                                      |(no matching pin)                          
gate                                       |(no matching pin)                          
source                                     |(no matching pin)                          
bulk                                       |(no matching pin)                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes pfet_03v3 and pfet_03v3 are equivalent.

Cell nfet_03v3 (0) disconnected node: drain
Cell nfet_03v3 (0) disconnected node: gate
Cell nfet_03v3 (0) disconnected node: source
Cell nfet_03v3 (0) disconnected node: bulk
Warning: Equate pins:  cell nfet_03v3 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: nfet_03v3                       |Circuit 2: nfet_03v3                       
-------------------------------------------|-------------------------------------------
(no matching pin)                          |1                                          
(no matching pin)                          |2                                          
(no matching pin)                          |3                                          
(no matching pin)                          |4                                          
drain                                      |(no matching pin)                          
gate                                       |(no matching pin)                          
source                                     |(no matching pin)                          
bulk                                       |(no matching pin)                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes nfet_03v3 and nfet_03v3 are equivalent.
Flattening unmatched subcell pfet in circuit inv_sample (1)(1 instance)
Flattening unmatched subcell nfet$1 in circuit inv_sample (1)(1 instance)

Subcircuit summary:
Circuit 1: inv_sample                      |Circuit 2: inv_sample                      
-------------------------------------------|-------------------------------------------
pfet_03v3 (1)                              |pfet_03v3 (1)                              
nfet_03v3 (1)                              |nfet_03v3 (1)                              
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 12                         |Number of nets: 12                         
---------------------------------------------------------------------------------------
NET mismatches: Class fragments follow (with fanout counts):
Circuit 1: inv_sample                      |Circuit 2: inv_sample                      

---------------------------------------------------------------------------------------
Net: dummy_12                              |Net: /nfet$1_0/dummy_8                     
  nfet_03v3/proxy4 = 1                     |  nfet_03v3/proxybulk = 1                  
                                           |                                           
Net: dummy_11                              |Net: /nfet$1_0/dummy_7                     
  nfet_03v3/proxy3 = 1                     |  nfet_03v3/proxysource = 1                
                                           |                                           
Net: dummy_10                              |Net: /nfet$1_0/dummy_6                     
  nfet_03v3/proxy2 = 1                     |  nfet_03v3/proxygate = 1                  
                                           |                                           
Net: dummy_9                               |Net: /nfet$1_0/dummy_5                     
  nfet_03v3/proxy1 = 1                     |  nfet_03v3/proxydrain = 1                 
                                           |                                           
Net: dummy_8                               |Net: /pfet_0/dummy_8                       
  pfet_03v3/proxy4 = 1                     |  pfet_03v3/proxybulk = 1                  
                                           |                                           
Net: dummy_7                               |Net: /pfet_0/dummy_7                       
  pfet_03v3/proxy3 = 1                     |  pfet_03v3/proxysource = 1                
                                           |                                           
Net: dummy_6                               |Net: /pfet_0/dummy_6                       
  pfet_03v3/proxy2 = 1                     |  pfet_03v3/proxygate = 1                  
                                           |                                           
Net: dummy_5                               |Net: /pfet_0/dummy_5                       
  pfet_03v3/proxy1 = 1                     |  pfet_03v3/proxydrain = 1                 
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: vss                                   |Net: vss                                   
  nfet_03v3/(drain|source) = 1             |  nfet_03v3/(1|3) = 1                      
  nfet_03v3/bulk = 1                       |  nfet_03v3/4 = 1                          
                                           |                                           
Net: in                                    |Net: in                                    
  pfet_03v3/gate = 1                       |  pfet_03v3/2 = 1                          
  nfet_03v3/gate = 1                       |  nfet_03v3/2 = 1                          
                                           |                                           
Net: vdd                                   |Net: vdd                                   
  pfet_03v3/(drain|source) = 1             |  pfet_03v3/(1|3) = 1                      
  pfet_03v3/bulk = 1                       |  pfet_03v3/4 = 1                          
                                           |                                           
Net: out                                   |Net: out                                   
  pfet_03v3/(drain|source) = 1             |  pfet_03v3/(1|3) = 1                      
  nfet_03v3/(drain|source) = 1             |  nfet_03v3/(1|3) = 1                      
---------------------------------------------------------------------------------------
DEVICE mismatches: Class fragments follow (with node fanout counts):
Circuit 1: inv_sample                      |Circuit 2: inv_sample                      

---------------------------------------------------------------------------------------
Instance: nfet_03v3:2                      |Instance: nfet$1_0/nfet_03v3:0             
  (drain,source) = (2,2)                   |  proxydrain = 1                           
  gate = 2                                 |  proxygate = 1                            
  bulk = 2                                 |  proxysource = 1                          
  proxy1 = 1                               |  proxybulk = 1                            
  proxy2 = 1                               |  (1,3) = (2,2)                            
  proxy3 = 1                               |  2 = 2                                    
  proxy4 = 1                               |  4 = 2                                    
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Instance: pfet_03v3:1                      |Instance: pfet_0/pfet_03v3:0               
  (drain,source) = (2,2)                   |  proxydrain = 1                           
  gate = 2                                 |  proxygate = 1                            
  bulk = 2                                 |  proxysource = 1                          
  proxy1 = 1                               |  proxybulk = 1                            
  proxy2 = 1                               |  (1,3) = (2,2)                            
  proxy3 = 1                               |  2 = 2                                    
  proxy4 = 1                               |  4 = 2                                    
---------------------------------------------------------------------------------------
Netlists do not match.

Subcircuit pins:
Circuit 1: inv_sample                      |Circuit 2: inv_sample                      
-------------------------------------------|-------------------------------------------
vss                                        |vss                                        
vdd                                        |in **Mismatch**                            
in                                         |vdd **Mismatch**                           
out                                        |out                                        
---------------------------------------------------------------------------------------
Cell pin lists for inv_sample and inv_sample altered to match.
Device classes inv_sample and inv_sample are equivalent.

Final result: Top level cell failed pin matching.
