# Embedded Hardware design

State Machine 논리에 기반한 Control Unit과 Data Path를 VHDL로 구현한 뒤 "1"버튼의 입력 횟수를 7 Segment에 출력하는 One Counter를 만들고, hierarchy에 맞춰준 뒤에 FPGA 보드에 구현합니다.

# State Diagram

<img src="[https://user-images.githubusercontent.com/51365114/119627750-716f3100-be47-11eb-8e83-686b23c2c161.png](https://github.com/user-attachments/assets/5852f8b6-f8ca-4e86-b282-1dfa59d75a96)  width="200" height="400"/>

## Running the tests
<img src="https://github.com/user-attachments/assets/a126e9f8-ff11-4af7-a339-3c734d6fec97">



## Acknowledgments

* Hat tip to anyone whose code was used
* Inspiration
* etc

