library (attributes_test){
	delay_model : table_lookup;
	date : "Thu Jul  4 18:52:31 2013" ;
	revision : "0.0" ;
	input_threshold_pct_fall : 50.0000;
	input_threshold_pct_rise : 50.0000;
	output_threshold_pct_fall : 50.0000;
	output_threshold_pct_rise : 50.0000;
	slew_lower_threshold_pct_fall : 30.0000;
	slew_lower_threshold_pct_rise : 30.0000;
	slew_upper_threshold_pct_fall : 70.0000;
	slew_upper_threshold_pct_rise : 70.0000;
	slew_derate_from_library : 0.5000;
	voltage_map( VSS , 0.0000);
	voltage_map( VDD , 0.9000);
	operating_conditions (tt0p9v25c ){
		process :  1.0000;
		temperature :  25.0000;
		voltage :  0.9000;
		tree_type :  "balanced_tree" ;
	}
	default_operating_conditions : "tt0p9v25c" ;
	nom_process : 1.0000;
	nom_temperature : 25.0000;
	nom_voltage : 0.9000;
	default_fanout_load : 0.0000;
	default_inout_pin_cap : 0.0000;
	default_input_pin_cap : 0.0000;
	default_output_pin_cap : 0.0000;
	default_wire_load_area : 0.0000;
	default_wire_load_capacitance : 0.0000;
	default_wire_load_resistance : 3.7000;
	lu_table_template (lut_timing_1 ){
		variable_1 : input_net_transition ;
		index_1("  0.0000, 0.0058, 0.0116, 0.0231, 0.0463, 0.0926, 0.1851, 0.3703");
		variable_2 : total_output_net_capacitance ;
		index_2("  0.0024, 0.0027, 0.0061, 0.0128, 0.0194, 0.0261, 0.0395, 0.0528");
	}
	define( min_delay_arc , timing , boolean ) ;
	define( max_delay_arc , timing , boolean ) ;


}

