#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Jun  5 22:30:29 2024
# Process ID: 5132
# Current directory: C:/Users/atomi/GitHub/hw-viv/div_archive/div32check
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10924 C:\Users\atomi\GitHub\hw-viv\div_archive\div32check\div32check.xpr
# Log file: C:/Users/atomi/GitHub/hw-viv/div_archive/div32check/vivado.log
# Journal file: C:/Users/atomi/GitHub/hw-viv/div_archive/div32check\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/atomi/GitHub/hw-viv/div_archive/div32check/div32check.xpr
INFO: [Project 1-313] Project file moved from 'D:/div_archive/div32check' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1020.055 ; gain = 0.000
update_compile_order -fileset sources_1
update_module_reference design_1_div32_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Reading block design file <C:/Users/atomi/GitHub/hw-viv/div_archive/div32check/div32check.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:c_shift_ram:12.0 - c_shift_ram_0
Adding component instance block -- xilinx.com:ip:c_shift_ram:12.0 - c_shift_ram_1
Adding component instance block -- xilinx.com:ip:c_shift_ram:12.0 - c_shift_ram_2
Adding component instance block -- xilinx.com:ip:c_shift_ram:12.0 - c_shift_ram_3
Adding component instance block -- xilinx.com:ip:util_reduced_logic:2.0 - util_reduced_logic_0
Adding component instance block -- xilinx.com:ip:util_reduced_logic:2.0 - util_reduced_logic_1
Adding component instance block -- xilinx.com:module_ref:div32:1.0 - div32_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Successfully read diagram <design_1> from block design file <C:/Users/atomi/GitHub/hw-viv/div_archive/div32check/div32check.srcs/sources_1/bd/design_1/design_1.bd>
Upgrading 'C:/Users/atomi/GitHub/hw-viv/div_archive/div32check/div32check.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_div32_0_0 from div32_v1_0 1.0 to div32_v1_0 1.0
Wrote  : <C:\Users\atomi\GitHub\hw-viv\div_archive\div32check\div32check.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/atomi/GitHub/hw-viv/div_archive/div32check/div32check.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
upgrade_ip: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1020.055 ; gain = 0.000
update_module_reference: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1020.055 ; gain = 0.000
open_bd_design {C:/Users/atomi/GitHub/hw-viv/div_archive/div32check/div32check.srcs/sources_1/bd/design_1/design_1.bd}
generate_target all [get_files  C:/Users/atomi/GitHub/hw-viv/div_archive/div32check/div32check.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to any ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. 
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /c_shift_ram_0 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /c_shift_ram_2 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /c_shift_ram_3 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /c_shift_ram_1 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
Wrote  : <C:\Users\atomi\GitHub\hw-viv\div_archive\div32check\div32check.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/atomi/GitHub/hw-viv/div_archive/div32check/div32check.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Users/atomi/GitHub/hw-viv/div_archive/div32check/div32check.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/atomi/GitHub/hw-viv/div_archive/div32check/div32check.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block div32_0 .
Exporting to file C:/Users/atomi/GitHub/hw-viv/div_archive/div32check/div32check.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/atomi/GitHub/hw-viv/div_archive/div32check/div32check.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/atomi/GitHub/hw-viv/div_archive/div32check/div32check.srcs/sources_1/bd/design_1/synth/design_1.hwdef
export_ip_user_files -of_objects [get_files C:/Users/atomi/GitHub/hw-viv/div_archive/div32check/div32check.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/atomi/GitHub/hw-viv/div_archive/div32check/div32check.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_div32_0_0_synth_1 -jobs 6
[Wed Jun  5 22:31:55 2024] Launched design_1_div32_0_0_synth_1...
Run output will be captured here: C:/Users/atomi/GitHub/hw-viv/div_archive/div32check/div32check.runs/design_1_div32_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/atomi/GitHub/hw-viv/div_archive/div32check/div32check.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/atomi/GitHub/hw-viv/div_archive/div32check/div32check.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/atomi/GitHub/hw-viv/div_archive/div32check/div32check.ip_user_files -ipstatic_source_dir C:/Users/atomi/GitHub/hw-viv/div_archive/div32check/div32check.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/atomi/GitHub/hw-viv/div_archive/div32check/div32check.cache/compile_simlib/modelsim} {questa=C:/Users/atomi/GitHub/hw-viv/div_archive/div32check/div32check.cache/compile_simlib/questa} {riviera=C:/Users/atomi/GitHub/hw-viv/div_archive/div32check/div32check.cache/compile_simlib/riviera} {activehdl=C:/Users/atomi/GitHub/hw-viv/div_archive/div32check/div32check.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/atomi/GitHub/hw-viv/div_archive/div32check/div32check.runs/synth_1

launch_runs synth_1 -jobs 6
[Wed Jun  5 22:32:19 2024] Launched design_1_div32_0_0_synth_1...
Run output will be captured here: C:/Users/atomi/GitHub/hw-viv/div_archive/div32check/div32check.runs/design_1_div32_0_0_synth_1/runme.log
[Wed Jun  5 22:32:19 2024] Launched synth_1...
Run output will be captured here: C:/Users/atomi/GitHub/hw-viv/div_archive/div32check/div32check.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35ticsg324-1L
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/atomi/GitHub/hw-viv/div_archive/div32check/div32check.srcs/sources_1/bd/design_1/ip/design_1_c_shift_ram_0_0/design_1_c_shift_ram_0_0.dcp' for cell 'design_1_i/c_shift_ram_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/atomi/GitHub/hw-viv/div_archive/div32check/div32check.srcs/sources_1/bd/design_1/ip/design_1_c_shift_ram_0_1/design_1_c_shift_ram_0_1.dcp' for cell 'design_1_i/c_shift_ram_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/atomi/GitHub/hw-viv/div_archive/div32check/div32check.srcs/sources_1/bd/design_1/ip/design_1_c_shift_ram_0_2/design_1_c_shift_ram_0_2.dcp' for cell 'design_1_i/c_shift_ram_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/atomi/GitHub/hw-viv/div_archive/div32check/div32check.srcs/sources_1/bd/design_1/ip/design_1_c_shift_ram_0_3/design_1_c_shift_ram_0_3.dcp' for cell 'design_1_i/c_shift_ram_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/atomi/GitHub/hw-viv/div_archive/div32check/div32check.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.dcp' for cell 'design_1_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/atomi/GitHub/hw-viv/div_archive/div32check/div32check.srcs/sources_1/bd/design_1/ip/design_1_div32_0_0/design_1_div32_0_0.dcp' for cell 'design_1_i/div32_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/atomi/GitHub/hw-viv/div_archive/div32check/div32check.srcs/sources_1/bd/design_1/ip/design_1_util_reduced_logic_0_0/design_1_util_reduced_logic_0_0.dcp' for cell 'design_1_i/util_reduced_logic_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/atomi/GitHub/hw-viv/div_archive/div32check/div32check.srcs/sources_1/bd/design_1/ip/design_1_util_reduced_logic_0_1/design_1_util_reduced_logic_0_1.dcp' for cell 'design_1_i/util_reduced_logic_1'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1322.582 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 417 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-43] Netlist 'design_1_wrapper' is not ideal for floorplanning, since the cellview 'design_1_div32_0_0' defined in file 'design_1_div32_0_0.edf' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/atomi/GitHub/hw-viv/div_archive/div32check/div32check.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/atomi/GitHub/hw-viv/div_archive/div32check/div32check.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/atomi/GitHub/hw-viv/div_archive/div32check/div32check.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/atomi/GitHub/hw-viv/div_archive/div32check/div32check.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/atomi/GitHub/hw-viv/div_archive/div32check/div32check.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
Finished Parsing XDC File [c:/Users/atomi/GitHub/hw-viv/div_archive/div32check/div32check.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [C:/Users/atomi/GitHub/hw-viv/div_archive/div32check/div32check.srcs/constrs_1/new/ioport.xdc]
Finished Parsing XDC File [C:/Users/atomi/GitHub/hw-viv/div_archive/div32check/div32check.srcs/constrs_1/new/ioport.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2001.762 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 2014.246 ; gain = 851.898
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
open_bd_design {C:/Users/atomi/GitHub/hw-viv/div_archive/div32check/div32check.srcs/sources_1/bd/design_1/design_1.bd}
update_module_reference design_1_div32_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/atomi/GitHub/hw-viv/div_archive/div32check/div32check.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_div32_0_0 from div32_v1_0 1.0 to div32_v1_0 1.0
Wrote  : <C:\Users\atomi\GitHub\hw-viv\div_archive\div32check\div32check.srcs\sources_1\bd\design_1\design_1.bd> 
reset_run synth_1
launch_runs synth_1 -jobs 6
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to any ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. 
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /c_shift_ram_0 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /c_shift_ram_2 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /c_shift_ram_3 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /c_shift_ram_1 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
Wrote  : <C:\Users\atomi\GitHub\hw-viv\div_archive\div32check\div32check.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/atomi/GitHub/hw-viv/div_archive/div32check/div32check.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Users/atomi/GitHub/hw-viv/div_archive/div32check/div32check.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/atomi/GitHub/hw-viv/div_archive/div32check/div32check.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block div32_0 .
Exporting to file C:/Users/atomi/GitHub/hw-viv/div_archive/div32check/div32check.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/atomi/GitHub/hw-viv/div_archive/div32check/div32check.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/atomi/GitHub/hw-viv/div_archive/div32check/div32check.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Wed Jun  5 22:49:53 2024] Launched design_1_div32_0_0_synth_1...
Run output will be captured here: C:/Users/atomi/GitHub/hw-viv/div_archive/div32check/div32check.runs/design_1_div32_0_0_synth_1/runme.log
[Wed Jun  5 22:49:53 2024] Launched synth_1...
Run output will be captured here: C:/Users/atomi/GitHub/hw-viv/div_archive/div32check/div32check.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35ticsg324-1L
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/atomi/GitHub/hw-viv/div_archive/div32check/div32check.srcs/sources_1/bd/design_1/ip/design_1_c_shift_ram_0_0/design_1_c_shift_ram_0_0.dcp' for cell 'design_1_i/c_shift_ram_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/atomi/GitHub/hw-viv/div_archive/div32check/div32check.srcs/sources_1/bd/design_1/ip/design_1_c_shift_ram_0_1/design_1_c_shift_ram_0_1.dcp' for cell 'design_1_i/c_shift_ram_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/atomi/GitHub/hw-viv/div_archive/div32check/div32check.srcs/sources_1/bd/design_1/ip/design_1_c_shift_ram_0_2/design_1_c_shift_ram_0_2.dcp' for cell 'design_1_i/c_shift_ram_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/atomi/GitHub/hw-viv/div_archive/div32check/div32check.srcs/sources_1/bd/design_1/ip/design_1_c_shift_ram_0_3/design_1_c_shift_ram_0_3.dcp' for cell 'design_1_i/c_shift_ram_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/atomi/GitHub/hw-viv/div_archive/div32check/div32check.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.dcp' for cell 'design_1_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/atomi/GitHub/hw-viv/div_archive/div32check/div32check.srcs/sources_1/bd/design_1/ip/design_1_div32_0_0/design_1_div32_0_0.dcp' for cell 'design_1_i/div32_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/atomi/GitHub/hw-viv/div_archive/div32check/div32check.srcs/sources_1/bd/design_1/ip/design_1_util_reduced_logic_0_0/design_1_util_reduced_logic_0_0.dcp' for cell 'design_1_i/util_reduced_logic_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/atomi/GitHub/hw-viv/div_archive/div32check/div32check.srcs/sources_1/bd/design_1/ip/design_1_util_reduced_logic_0_1/design_1_util_reduced_logic_0_1.dcp' for cell 'design_1_i/util_reduced_logic_1'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 3096.543 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 417 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-43] Netlist 'design_1_wrapper' is not ideal for floorplanning, since the cellview 'design_1_div32_0_0' defined in file 'design_1_div32_0_0.edf' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/atomi/GitHub/hw-viv/div_archive/div32check/div32check.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/atomi/GitHub/hw-viv/div_archive/div32check/div32check.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/atomi/GitHub/hw-viv/div_archive/div32check/div32check.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/atomi/GitHub/hw-viv/div_archive/div32check/div32check.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/atomi/GitHub/hw-viv/div_archive/div32check/div32check.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
Finished Parsing XDC File [c:/Users/atomi/GitHub/hw-viv/div_archive/div32check/div32check.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [C:/Users/atomi/GitHub/hw-viv/div_archive/div32check/div32check.srcs/constrs_1/new/ioport.xdc]
Finished Parsing XDC File [C:/Users/atomi/GitHub/hw-viv/div_archive/div32check/div32check.srcs/constrs_1/new/ioport.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3096.543 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

report_utilization -name utilization_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
