#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x1236af990 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1236af410 .scope module, "tb_residual_block" "tb_residual_block" 3 15;
 .timescale -9 -12;
P_0x123810c00 .param/l "CLK" 0 3 17, +C4<00000000000000000000000000001010>;
P_0x123810c40 .param/l "FEATURES" 0 3 20, +C4<00000000000000000000000000000100>;
P_0x123810c80 .param/l "N" 0 3 19, +C4<00000000000000000000000000000100>;
P_0x123810cc0 .param/l "OP_HALT" 1 3 75, C4<11111111>;
P_0x123810d00 .param/l "OP_SYNC" 1 3 74, C4<00000100>;
P_0x123810d40 .param/l "OP_TENSOR" 1 3 72, C4<00000001>;
P_0x123810d80 .param/l "OP_VECTOR" 1 3 73, C4<00000010>;
P_0x123810dc0 .param/l "SRAM_B" 1 3 87, C4<00000000000000110000>;
P_0x123810e00 .param/l "SRAM_FX" 1 3 89, C4<00000000000001000000>;
P_0x123810e40 .param/l "SRAM_W" 1 3 86, C4<00000000000000010000>;
P_0x123810e80 .param/l "SRAM_WIDTH" 0 3 18, +C4<00000000000000000000000100000000>;
P_0x123810ec0 .param/l "SRAM_X" 1 3 85, C4<00000000000000000000>;
P_0x123810f00 .param/l "SRAM_Y" 1 3 90, C4<00000000000001010000>;
P_0x123810f40 .param/l "SRAM_Z" 1 3 88, C4<00000000000000100000>;
P_0x123810f80 .param/l "SYNC_MXU" 1 3 80, C4<00000001>;
P_0x123810fc0 .param/l "SYNC_VPU" 1 3 81, C4<00000010>;
P_0x123811000 .param/l "VOP_ADD" 1 3 76, C4<00000001>;
P_0x123811040 .param/l "VOP_LOAD" 1 3 78, C4<00110000>;
P_0x123811080 .param/l "VOP_RELU" 1 3 77, C4<00010000>;
P_0x1238110c0 .param/l "VOP_STORE" 1 3 79, C4<00110001>;
L_0x12809aba8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111101111111111111110>, C4<0>, C4<0>, C4<0>;
v0x600003540d80_0 .net "W_row0", 255 0, L_0x12809aba8;  1 drivers
L_0x12809abf0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010111111110000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003540e10_0 .net "W_row1", 255 0, L_0x12809abf0;  1 drivers
L_0x12809ac38 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111110000000011111111>, C4<0>, C4<0>, C4<0>;
v0x600003540ea0_0 .net "W_row2", 255 0, L_0x12809ac38;  1 drivers
L_0x12809ac80 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000101111111011111111>, C4<0>, C4<0>, C4<0>;
v0x600003540f30_0 .net "W_row3", 255 0, L_0x12809ac80;  1 drivers
L_0x12809b190 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110100000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x600003540fc0_0 .net "X32_row0", 255 0, L_0x12809b190;  1 drivers
L_0x12809b1d8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111111110>, C4<0>, C4<0>, C4<0>;
v0x600003541050_0 .net "X32_row1", 255 0, L_0x12809b1d8;  1 drivers
L_0x12809b220 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111100000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000035410e0_0 .net "X32_row2", 255 0, L_0x12809b220;  1 drivers
L_0x12809b268 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000001111111111111111111111111111110100000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x600003541170_0 .net "X32_row3", 255 0, L_0x12809b268;  1 drivers
L_0x12809aa88 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111110100000010>, C4<0>, C4<0>, C4<0>;
v0x600003541200_0 .net "X_row0", 255 0, L_0x12809aa88;  1 drivers
L_0x12809aad0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000011111111111111110>, C4<0>, C4<0>, C4<0>;
v0x600003541290_0 .net "X_row1", 255 0, L_0x12809aad0;  1 drivers
L_0x12809ab18 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111100000000>, C4<0>, C4<0>, C4<0>;
v0x600003541320_0 .net "X_row2", 255 0, L_0x12809ab18;  1 drivers
L_0x12809ab60 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000001111110100000011>, C4<0>, C4<0>, C4<0>;
v0x6000035413b0_0 .net "X_row3", 255 0, L_0x12809ab60;  1 drivers
L_0x12809ad10 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x600003541440 .array "Y_expected", 15 0;
v0x600003541440_0 .net/s v0x600003541440 0, 31 0, L_0x12809ad10; 1 drivers
L_0x12809ad58 .functor BUFT 1, C4<11111111111111111111111111111101>, C4<0>, C4<0>, C4<0>;
v0x600003541440_1 .net/s v0x600003541440 1, 31 0, L_0x12809ad58; 1 drivers
L_0x12809ada0 .functor BUFT 1, C4<11111111111111111111111111111111>, C4<0>, C4<0>, C4<0>;
v0x600003541440_2 .net/s v0x600003541440 2, 31 0, L_0x12809ada0; 1 drivers
L_0x12809ade8 .functor BUFT 1, C4<11111111111111111111111111111111>, C4<0>, C4<0>, C4<0>;
v0x600003541440_3 .net/s v0x600003541440 3, 31 0, L_0x12809ade8; 1 drivers
L_0x12809ae30 .functor BUFT 1, C4<11111111111111111111111111111111>, C4<0>, C4<0>, C4<0>;
v0x600003541440_4 .net/s v0x600003541440 4, 31 0, L_0x12809ae30; 1 drivers
L_0x12809ae78 .functor BUFT 1, C4<11111111111111111111111111111111>, C4<0>, C4<0>, C4<0>;
v0x600003541440_5 .net/s v0x600003541440 5, 31 0, L_0x12809ae78; 1 drivers
L_0x12809aec0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x600003541440_6 .net/s v0x600003541440 6, 31 0, L_0x12809aec0; 1 drivers
L_0x12809af08 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x600003541440_7 .net/s v0x600003541440 7, 31 0, L_0x12809af08; 1 drivers
L_0x12809af50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003541440_8 .net/s v0x600003541440 8, 31 0, L_0x12809af50; 1 drivers
L_0x12809af98 .functor BUFT 1, C4<11111111111111111111111111111111>, C4<0>, C4<0>, C4<0>;
v0x600003541440_9 .net/s v0x600003541440 9, 31 0, L_0x12809af98; 1 drivers
L_0x12809afe0 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x600003541440_10 .net/s v0x600003541440 10, 31 0, L_0x12809afe0; 1 drivers
L_0x12809b028 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x600003541440_11 .net/s v0x600003541440 11, 31 0, L_0x12809b028; 1 drivers
L_0x12809b070 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x600003541440_12 .net/s v0x600003541440 12, 31 0, L_0x12809b070; 1 drivers
L_0x12809b0b8 .functor BUFT 1, C4<11111111111111111111111111111101>, C4<0>, C4<0>, C4<0>;
v0x600003541440_13 .net/s v0x600003541440 13, 31 0, L_0x12809b0b8; 1 drivers
L_0x12809b100 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003541440_14 .net/s v0x600003541440 14, 31 0, L_0x12809b100; 1 drivers
L_0x12809b148 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0x600003541440_15 .net/s v0x600003541440 15, 31 0, L_0x12809b148; 1 drivers
v0x6000035414d0_0 .var/s "actual", 31 0;
v0x600003541560_0 .net "axi_araddr", 39 0, L_0x600002c12370;  1 drivers
v0x6000035415f0_0 .net "axi_arlen", 7 0, L_0x600002c123e0;  1 drivers
v0x600003541680_0 .var "axi_arready", 0 0;
v0x600003541710_0 .net "axi_arvalid", 0 0, L_0x600002c124c0;  1 drivers
v0x6000035417a0_0 .net "axi_awaddr", 39 0, L_0x600002c120d0;  1 drivers
v0x600003541830_0 .net "axi_awlen", 7 0, L_0x600002c12140;  1 drivers
v0x6000035418c0_0 .var "axi_awready", 0 0;
v0x600003541950_0 .net "axi_awvalid", 0 0, L_0x600002c121b0;  1 drivers
L_0x12809a968 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000035419e0_0 .net "axi_bready", 0 0, L_0x12809a968;  1 drivers
v0x600003541a70_0 .var "axi_bresp", 1 0;
v0x600003541b00_0 .var "axi_bvalid", 0 0;
v0x600003541b90_0 .var "axi_rdata", 255 0;
v0x600003541c20_0 .var "axi_rlast", 0 0;
v0x600003541cb0_0 .net "axi_rready", 0 0, L_0x600002c12530;  1 drivers
v0x600003541d40_0 .var "axi_rvalid", 0 0;
v0x600003541dd0_0 .net "axi_wdata", 255 0, L_0x600002c12220;  1 drivers
v0x600003541e60_0 .net "axi_wlast", 0 0, L_0x600002c12290;  1 drivers
v0x600003541ef0_0 .var "axi_wready", 0 0;
v0x600003541f80_0 .net "axi_wvalid", 0 0, L_0x600002c12300;  1 drivers
L_0x12809acc8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111110011111111111111111111111111111101011111111111111111111111111111111>, C4<0>, C4<0>, C4<0>;
v0x600003542010_0 .net "bias_word", 255 0, L_0x12809acc8;  1 drivers
v0x6000035420a0_0 .var "clk", 0 0;
v0x600003542130_0 .var/i "errors", 31 0;
v0x6000035421c0_0 .var/s "expected", 31 0;
v0x600003542250_0 .var "global_sync_in", 0 0;
v0x6000035422e0_0 .var/i "i", 31 0;
v0x600003542370_0 .var/i "j", 31 0;
v0x600003542400_0 .var "noc_rx_addr", 19 0;
v0x600003542490_0 .var "noc_rx_data", 255 0;
v0x600003542520_0 .var "noc_rx_is_instr", 0 0;
v0x6000035425b0_0 .net "noc_rx_ready", 0 0, L_0x600003606e40;  1 drivers
v0x600003542640_0 .var "noc_rx_valid", 0 0;
L_0x12809a9f8 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000035426d0_0 .net "noc_tx_addr", 19 0, L_0x12809a9f8;  1 drivers
L_0x12809a9b0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003542760_0 .net "noc_tx_data", 255 0, L_0x12809a9b0;  1 drivers
v0x6000035427f0_0 .var "noc_tx_ready", 0 0;
L_0x12809aa40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003542880_0 .net "noc_tx_valid", 0 0, L_0x12809aa40;  1 drivers
v0x600003542910_0 .var "rst_n", 0 0;
v0x6000035429a0_0 .var "sync_grant", 0 0;
v0x600003542a30_0 .net "sync_request", 0 0, L_0x600002c1e290;  1 drivers
v0x600003542ac0_0 .net "tpc_busy", 0 0, L_0x600002c1e450;  1 drivers
v0x600003542b50_0 .net "tpc_done", 0 0, L_0x600002c1e300;  1 drivers
v0x600003542be0_0 .net "tpc_error", 0 0, L_0x600002c1e220;  1 drivers
v0x600003542c70_0 .var "tpc_start", 0 0;
v0x600003542d00_0 .var "tpc_start_pc", 19 0;
E_0x600001255100 .event negedge, v0x60000352a250_0;
S_0x1236aee90 .scope module, "dut" "tensor_processing_cluster" 3 55, 4 15 0, S_0x1236af410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "tpc_start";
    .port_info 3 /INPUT 20 "tpc_start_pc";
    .port_info 4 /OUTPUT 1 "tpc_busy";
    .port_info 5 /OUTPUT 1 "tpc_done";
    .port_info 6 /OUTPUT 1 "tpc_error";
    .port_info 7 /INPUT 1 "global_sync_in";
    .port_info 8 /OUTPUT 1 "sync_request";
    .port_info 9 /INPUT 1 "sync_grant";
    .port_info 10 /INPUT 256 "noc_rx_data";
    .port_info 11 /INPUT 20 "noc_rx_addr";
    .port_info 12 /INPUT 1 "noc_rx_valid";
    .port_info 13 /OUTPUT 1 "noc_rx_ready";
    .port_info 14 /INPUT 1 "noc_rx_is_instr";
    .port_info 15 /OUTPUT 256 "noc_tx_data";
    .port_info 16 /OUTPUT 20 "noc_tx_addr";
    .port_info 17 /OUTPUT 1 "noc_tx_valid";
    .port_info 18 /INPUT 1 "noc_tx_ready";
    .port_info 19 /OUTPUT 40 "axi_awaddr";
    .port_info 20 /OUTPUT 8 "axi_awlen";
    .port_info 21 /OUTPUT 1 "axi_awvalid";
    .port_info 22 /INPUT 1 "axi_awready";
    .port_info 23 /OUTPUT 256 "axi_wdata";
    .port_info 24 /OUTPUT 1 "axi_wlast";
    .port_info 25 /OUTPUT 1 "axi_wvalid";
    .port_info 26 /INPUT 1 "axi_wready";
    .port_info 27 /INPUT 2 "axi_bresp";
    .port_info 28 /INPUT 1 "axi_bvalid";
    .port_info 29 /OUTPUT 1 "axi_bready";
    .port_info 30 /OUTPUT 40 "axi_araddr";
    .port_info 31 /OUTPUT 8 "axi_arlen";
    .port_info 32 /OUTPUT 1 "axi_arvalid";
    .port_info 33 /INPUT 1 "axi_arready";
    .port_info 34 /INPUT 256 "axi_rdata";
    .port_info 35 /INPUT 1 "axi_rlast";
    .port_info 36 /INPUT 1 "axi_rvalid";
    .port_info 37 /OUTPUT 1 "axi_rready";
P_0x123826c00 .param/l "ACC_WIDTH" 0 4 19, +C4<00000000000000000000000000100000>;
P_0x123826c40 .param/l "ARRAY_SIZE" 0 4 17, +C4<00000000000000000000000000000100>;
P_0x123826c80 .param/l "DATA_WIDTH" 0 4 18, +C4<00000000000000000000000000001000>;
P_0x123826cc0 .param/l "EXT_ADDR_W" 0 4 32, +C4<00000000000000000000000000101000>;
P_0x123826d00 .param/l "EXT_DATA_W" 0 4 33, +C4<00000000000000000000000100000000>;
P_0x123826d40 .param/l "MXU_COMPUTE" 1 4 250, C4<010>;
P_0x123826d80 .param/l "MXU_DONE" 1 4 252, C4<100>;
P_0x123826dc0 .param/l "MXU_DRAIN" 1 4 251, C4<011>;
P_0x123826e00 .param/l "MXU_IDLE" 1 4 248, C4<000>;
P_0x123826e40 .param/l "MXU_LOAD_W" 1 4 249, C4<001>;
P_0x123826e80 .param/l "SRAM_ADDR_W" 0 4 29, +C4<00000000000000000000000000010100>;
P_0x123826ec0 .param/l "SRAM_BANKS" 0 4 26, +C4<00000000000000000000000000000100>;
P_0x123826f00 .param/l "SRAM_DEPTH" 0 4 27, +C4<00000000000000000000000100000000>;
P_0x123826f40 .param/l "SRAM_WIDTH" 0 4 28, +C4<00000000000000000000000100000000>;
P_0x123826f80 .param/l "TPC_ID" 0 4 36, +C4<00000000000000000000000000000000>;
P_0x123826fc0 .param/l "VPU_DATA_W" 0 4 23, +C4<00000000000000000000000000010000>;
P_0x123827000 .param/l "VPU_LANES" 0 4 22, +C4<00000000000000000000000000010000>;
L_0x600002c1f1e0 .functor BUFZ 1, v0x60000354e490_0, C4<0>, C4<0>, C4<0>;
L_0x600002c119d0 .functor OR 1, L_0x600003603ca0, L_0x600003603e80, C4<0>, C4<0>;
L_0x600002c11a40 .functor AND 1, L_0x600002c11960, L_0x600002c119d0, C4<1>, C4<1>;
L_0x600002c11ab0 .functor BUFZ 1, v0x60000354f4e0_0, C4<0>, C4<0>, C4<0>;
L_0x600002c11b20 .functor BUFZ 1, v0x60000354efd0_0, C4<0>, C4<0>, C4<0>;
L_0x600002c126f0 .functor AND 1, v0x600003542640_0, L_0x600003606e40, C4<1>, C4<1>;
L_0x600002c12760 .functor AND 1, L_0x600002c126f0, L_0x600003606ee0, C4<1>, C4<1>;
v0x60000354c480_0 .net *"_ivl_24", 19 0, L_0x6000036035c0;  1 drivers
L_0x12809a530 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60000354c510_0 .net *"_ivl_27", 3 0, L_0x12809a530;  1 drivers
v0x60000354c5a0_0 .net *"_ivl_28", 19 0, L_0x600003603660;  1 drivers
L_0x12809a578 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000354c630_0 .net *"_ivl_31", 14 0, L_0x12809a578;  1 drivers
L_0x12809a5c0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x60000354c6c0_0 .net/2u *"_ivl_34", 2 0, L_0x12809a5c0;  1 drivers
v0x60000354c750_0 .net *"_ivl_38", 19 0, L_0x600003603840;  1 drivers
L_0x12809a608 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60000354c7e0_0 .net *"_ivl_41", 3 0, L_0x12809a608;  1 drivers
v0x60000354c870_0 .net *"_ivl_42", 19 0, L_0x6000036038e0;  1 drivers
L_0x12809a650 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60000354c900_0 .net *"_ivl_45", 3 0, L_0x12809a650;  1 drivers
L_0x12809a698 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000354c990_0 .net/2u *"_ivl_48", 2 0, L_0x12809a698;  1 drivers
v0x60000354ca20_0 .net *"_ivl_52", 19 0, L_0x600003603ac0;  1 drivers
L_0x12809a6e0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60000354cab0_0 .net *"_ivl_55", 3 0, L_0x12809a6e0;  1 drivers
v0x60000354cb40_0 .net *"_ivl_56", 19 0, L_0x600003603b60;  1 drivers
L_0x12809a728 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60000354cbd0_0 .net *"_ivl_59", 3 0, L_0x12809a728;  1 drivers
L_0x12809a770 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x60000354cc60_0 .net *"_ivl_63", 127 0, L_0x12809a770;  1 drivers
v0x60000354ccf0_0 .net *"_ivl_65", 127 0, L_0x600003603d40;  1 drivers
L_0x12809a7b8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000354cd80_0 .net/2u *"_ivl_68", 2 0, L_0x12809a7b8;  1 drivers
v0x60000354ce10_0 .net *"_ivl_70", 0 0, L_0x600003603ca0;  1 drivers
L_0x12809a800 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x60000354cea0_0 .net/2u *"_ivl_72", 2 0, L_0x12809a800;  1 drivers
v0x60000354cf30_0 .net *"_ivl_74", 0 0, L_0x600003603e80;  1 drivers
v0x60000354cfc0_0 .net *"_ivl_77", 0 0, L_0x600002c119d0;  1 drivers
v0x60000354d050_0 .net *"_ivl_87", 0 0, L_0x600002c126f0;  1 drivers
v0x60000354d0e0_0 .net *"_ivl_89", 0 0, L_0x600003606ee0;  1 drivers
v0x60000354d170_0 .var "act_data_d", 31 0;
v0x60000354d200_0 .var "act_valid_d", 0 0;
v0x60000354d290_0 .var "act_valid_d2", 0 0;
v0x60000354d320_0 .net "axi_araddr", 39 0, L_0x600002c12370;  alias, 1 drivers
v0x60000354d3b0_0 .net "axi_arlen", 7 0, L_0x600002c123e0;  alias, 1 drivers
v0x60000354d440_0 .net "axi_arready", 0 0, v0x600003541680_0;  1 drivers
v0x60000354d4d0_0 .net "axi_arvalid", 0 0, L_0x600002c124c0;  alias, 1 drivers
v0x60000354d560_0 .net "axi_awaddr", 39 0, L_0x600002c120d0;  alias, 1 drivers
v0x60000354d5f0_0 .net "axi_awlen", 7 0, L_0x600002c12140;  alias, 1 drivers
v0x60000354d680_0 .net "axi_awready", 0 0, v0x6000035418c0_0;  1 drivers
v0x60000354d710_0 .net "axi_awvalid", 0 0, L_0x600002c121b0;  alias, 1 drivers
v0x60000354d7a0_0 .net "axi_bready", 0 0, L_0x12809a968;  alias, 1 drivers
v0x60000354d830_0 .net "axi_bresp", 1 0, v0x600003541a70_0;  1 drivers
v0x60000354d8c0_0 .net "axi_bvalid", 0 0, v0x600003541b00_0;  1 drivers
v0x60000354d950_0 .net "axi_rdata", 255 0, v0x600003541b90_0;  1 drivers
v0x60000354d9e0_0 .net "axi_rlast", 0 0, v0x600003541c20_0;  1 drivers
v0x60000354da70_0 .net "axi_rready", 0 0, L_0x600002c12530;  alias, 1 drivers
v0x60000354db00_0 .net "axi_rvalid", 0 0, v0x600003541d40_0;  1 drivers
v0x60000354db90_0 .net "axi_wdata", 255 0, L_0x600002c12220;  alias, 1 drivers
v0x60000354dc20_0 .net "axi_wlast", 0 0, L_0x600002c12290;  alias, 1 drivers
v0x60000354dcb0_0 .net "axi_wready", 0 0, v0x600003541ef0_0;  1 drivers
v0x60000354dd40_0 .net "axi_wvalid", 0 0, L_0x600002c12300;  alias, 1 drivers
v0x60000354ddd0_0 .net "clk", 0 0, v0x6000035420a0_0;  1 drivers
v0x60000354de60_0 .net "dma_lcp_done", 0 0, L_0x600002c11ea0;  1 drivers
v0x60000354def0_0 .net "dma_lcp_ready", 0 0, L_0x600003605f40;  1 drivers
v0x60000354df80_0 .net "dma_sram_addr", 19 0, v0x60000352afd0_0;  1 drivers
v0x60000354e010_0 .net "dma_sram_rdata", 255 0, L_0x600002c12680;  1 drivers
v0x60000354e0a0_0 .net "dma_sram_re", 0 0, L_0x600002c12060;  1 drivers
v0x60000354e130_0 .net "dma_sram_ready", 0 0, L_0x600003606da0;  1 drivers
v0x60000354e1c0_0 .net "dma_sram_wdata", 255 0, L_0x600002c11f80;  1 drivers
v0x60000354e250_0 .net "dma_sram_we", 0 0, L_0x600002c11ff0;  1 drivers
v0x60000354e2e0_0 .net "global_sync_in", 0 0, v0x600003542250_0;  1 drivers
v0x60000354e370 .array "instr_mem", 4095 0, 127 0;
v0x60000354e400_0 .var "instr_rdata_reg", 127 0;
v0x60000354e490_0 .var "instr_valid_reg", 0 0;
v0x60000354e520_0 .net "lcp_dma_cmd", 127 0, v0x60000352ca20_0;  1 drivers
v0x60000354e5b0_0 .net "lcp_dma_valid", 0 0, L_0x600002c1e530;  1 drivers
v0x60000354e640_0 .net "lcp_imem_addr", 19 0, L_0x600002c1efb0;  1 drivers
v0x60000354e6d0_0 .net "lcp_imem_data", 127 0, v0x60000354e400_0;  1 drivers
v0x60000354e760_0 .net "lcp_imem_re", 0 0, L_0x600002c1f020;  1 drivers
v0x60000354e7f0_0 .net "lcp_imem_valid", 0 0, L_0x600002c1f1e0;  1 drivers
v0x60000354e880_0 .net "lcp_mxu_cmd", 127 0, v0x60000352d710_0;  1 drivers
v0x60000354e910_0 .net "lcp_mxu_valid", 0 0, L_0x600002c1e7d0;  1 drivers
v0x60000354e9a0_0 .net "lcp_vpu_cmd", 127 0, v0x60000352e2e0_0;  1 drivers
v0x60000354ea30_0 .net "lcp_vpu_valid", 0 0, L_0x600002c1e610;  1 drivers
v0x60000354eac0_0 .net "mxu_a_addr", 19 0, L_0x600003603980;  1 drivers
v0x60000354eb50_0 .net "mxu_a_rdata", 255 0, L_0x600002c125a0;  1 drivers
v0x60000354ebe0_0 .net "mxu_a_re", 0 0, L_0x600003603a20;  1 drivers
v0x60000354ec70_0 .net "mxu_a_ready", 0 0, L_0x600003606c60;  1 drivers
v0x60000354ed00_0 .net "mxu_cfg_k", 15 0, L_0x60000360d900;  1 drivers
v0x60000354ed90_0 .net "mxu_cfg_m", 15 0, L_0x60000360d7c0;  1 drivers
v0x60000354ee20_0 .net "mxu_cfg_n", 15 0, L_0x60000360d860;  1 drivers
v0x60000354eeb0_0 .var "mxu_col_cnt", 4 0;
v0x60000354ef40_0 .var "mxu_cycle_cnt", 15 0;
v0x60000354efd0_0 .var "mxu_done_reg", 0 0;
v0x60000354f060_0 .net "mxu_dst_addr", 15 0, L_0x60000360d5e0;  1 drivers
v0x60000354f0f0_0 .net "mxu_lcp_done", 0 0, L_0x600002c11b20;  1 drivers
v0x60000354f180_0 .net "mxu_lcp_ready", 0 0, L_0x600002c11ab0;  1 drivers
v0x60000354f210_0 .net "mxu_o_addr", 19 0, L_0x600003603c00;  1 drivers
v0x60000354f2a0_0 .net "mxu_o_ready", 0 0, L_0x600003606d00;  1 drivers
v0x60000354f330_0 .net "mxu_o_wdata", 255 0, L_0x600003603de0;  1 drivers
v0x60000354f3c0_0 .net "mxu_o_we", 0 0, L_0x600002c11a40;  1 drivers
v0x60000354f450_0 .var "mxu_out_cnt", 15 0;
v0x60000354f4e0_0 .var "mxu_ready_reg", 0 0;
v0x60000354f570_0 .net "mxu_src0_addr", 15 0, L_0x60000360d680;  1 drivers
v0x60000354f600_0 .net "mxu_src1_addr", 15 0, L_0x60000360d720;  1 drivers
v0x60000354f690_0 .var "mxu_start_array", 0 0;
v0x60000354f720_0 .var "mxu_start_array_d", 0 0;
v0x60000354f7b0_0 .var "mxu_state", 2 0;
v0x60000354f840_0 .net "mxu_subop", 7 0, L_0x60000360d540;  1 drivers
v0x60000354f8d0_0 .net "mxu_w_addr", 19 0, L_0x600003603700;  1 drivers
v0x60000354f960_0 .net "mxu_w_rdata", 255 0, v0x6000035499e0_0;  1 drivers
v0x60000354f9f0_0 .net "mxu_w_re", 0 0, L_0x6000036037a0;  1 drivers
v0x60000354fa80_0 .net "mxu_w_ready", 0 0, L_0x600003606b20;  1 drivers
v0x60000354fb10_0 .net "noc_data_write", 0 0, L_0x600002c12760;  1 drivers
v0x60000354fba0_0 .net "noc_rx_addr", 19 0, v0x600003542400_0;  1 drivers
v0x60000354fc30_0 .net "noc_rx_data", 255 0, v0x600003542490_0;  1 drivers
v0x60000354fcc0_0 .net "noc_rx_is_instr", 0 0, v0x600003542520_0;  1 drivers
v0x60000354fd50_0 .net "noc_rx_ready", 0 0, L_0x600003606e40;  alias, 1 drivers
v0x60000354fde0_0 .net "noc_rx_valid", 0 0, v0x600003542640_0;  1 drivers
v0x60000354fe70_0 .net "noc_tx_addr", 19 0, L_0x12809a9f8;  alias, 1 drivers
v0x60000354ff00_0 .net "noc_tx_data", 255 0, L_0x12809a9b0;  alias, 1 drivers
v0x600003540000_0 .net "noc_tx_ready", 0 0, v0x6000035427f0_0;  1 drivers
v0x600003540090_0 .net "noc_tx_valid", 0 0, L_0x12809aa40;  alias, 1 drivers
v0x600003540120_0 .net "rst_n", 0 0, v0x600003542910_0;  1 drivers
v0x6000035401b0_0 .net "sync_grant", 0 0, v0x6000035429a0_0;  1 drivers
v0x600003540240_0 .net "sync_request", 0 0, L_0x600002c1e290;  alias, 1 drivers
v0x6000035402d0_0 .net "systolic_busy", 0 0, L_0x600002c11880;  1 drivers
v0x600003540360_0 .net "systolic_done", 0 0, L_0x6000036030c0;  1 drivers
v0x6000035403f0_0 .net "systolic_result", 127 0, L_0x600003602c60;  1 drivers
v0x600003540480_0 .net "systolic_result_valid", 0 0, L_0x600002c11960;  1 drivers
v0x600003540510_0 .net "tpc_busy", 0 0, L_0x600002c1e450;  alias, 1 drivers
v0x6000035405a0_0 .net "tpc_done", 0 0, L_0x600002c1e300;  alias, 1 drivers
v0x600003540630_0 .net "tpc_error", 0 0, L_0x600002c1e220;  alias, 1 drivers
v0x6000035406c0_0 .net "tpc_start", 0 0, v0x600003542c70_0;  1 drivers
v0x600003540750_0 .net "tpc_start_pc", 19 0, v0x600003542d00_0;  1 drivers
v0x6000035407e0_0 .net "vpu_lcp_done", 0 0, L_0x600002c11c70;  1 drivers
v0x600003540870_0 .net "vpu_lcp_ready", 0 0, L_0x600003605a40;  1 drivers
v0x600003540900_0 .net "vpu_sram_addr", 19 0, v0x60000354b7b0_0;  1 drivers
v0x600003540990_0 .net "vpu_sram_rdata", 255 0, L_0x600002c12610;  1 drivers
v0x600003540a20_0 .net "vpu_sram_re", 0 0, L_0x600002c11e30;  1 drivers
v0x600003540ab0_0 .net "vpu_sram_ready", 0 0, L_0x600003606bc0;  1 drivers
v0x600003540b40_0 .net "vpu_sram_wdata", 255 0, L_0x600002c11d50;  1 drivers
v0x600003540bd0_0 .net "vpu_sram_we", 0 0, L_0x600002c11dc0;  1 drivers
v0x600003540c60_0 .var "weight_load_col_d", 1 0;
v0x600003540cf0_0 .var "weight_load_en_d", 0 0;
L_0x60000360d540 .part v0x60000352d710_0, 112, 8;
L_0x60000360d5e0 .part v0x60000352d710_0, 96, 16;
L_0x60000360d680 .part v0x60000352d710_0, 80, 16;
L_0x60000360d720 .part v0x60000352d710_0, 64, 16;
L_0x60000360d7c0 .part v0x60000352d710_0, 48, 16;
L_0x60000360d860 .part v0x60000352d710_0, 32, 16;
L_0x60000360d900 .part v0x60000352d710_0, 16, 16;
L_0x600003603520 .part v0x6000035499e0_0, 0, 32;
L_0x6000036035c0 .concat [ 16 4 0 0], L_0x60000360d720, L_0x12809a530;
L_0x600003603660 .concat [ 5 15 0 0], v0x60000354eeb0_0, L_0x12809a578;
L_0x600003603700 .arith/sum 20, L_0x6000036035c0, L_0x600003603660;
L_0x6000036037a0 .cmp/eq 3, v0x60000354f7b0_0, L_0x12809a5c0;
L_0x600003603840 .concat [ 16 4 0 0], L_0x60000360d680, L_0x12809a608;
L_0x6000036038e0 .concat [ 16 4 0 0], v0x60000354ef40_0, L_0x12809a650;
L_0x600003603980 .arith/sum 20, L_0x600003603840, L_0x6000036038e0;
L_0x600003603a20 .cmp/eq 3, v0x60000354f7b0_0, L_0x12809a698;
L_0x600003603ac0 .concat [ 16 4 0 0], L_0x60000360d5e0, L_0x12809a6e0;
L_0x600003603b60 .concat [ 16 4 0 0], v0x60000354f450_0, L_0x12809a728;
L_0x600003603c00 .arith/sum 20, L_0x600003603ac0, L_0x600003603b60;
L_0x600003603d40 .part L_0x600003602c60, 0, 128;
L_0x600003603de0 .concat [ 128 128 0 0], L_0x600003603d40, L_0x12809a770;
L_0x600003603ca0 .cmp/eq 3, v0x60000354f7b0_0, L_0x12809a7b8;
L_0x600003603e80 .cmp/eq 3, v0x60000354f7b0_0, L_0x12809a800;
L_0x600003606e40 .reduce/nor L_0x600002c1e450;
L_0x600003606ee0 .reduce/nor v0x600003542520_0;
S_0x1236ae910 .scope module, "dma_inst" "dma_engine" 4 431, 5 14 0, S_0x1236aee90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
    .port_info 12 /OUTPUT 40 "axi_awaddr";
    .port_info 13 /OUTPUT 8 "axi_awlen";
    .port_info 14 /OUTPUT 1 "axi_awvalid";
    .port_info 15 /INPUT 1 "axi_awready";
    .port_info 16 /OUTPUT 256 "axi_wdata";
    .port_info 17 /OUTPUT 1 "axi_wlast";
    .port_info 18 /OUTPUT 1 "axi_wvalid";
    .port_info 19 /INPUT 1 "axi_wready";
    .port_info 20 /INPUT 2 "axi_bresp";
    .port_info 21 /INPUT 1 "axi_bvalid";
    .port_info 22 /OUTPUT 1 "axi_bready";
    .port_info 23 /OUTPUT 40 "axi_araddr";
    .port_info 24 /OUTPUT 8 "axi_arlen";
    .port_info 25 /OUTPUT 1 "axi_arvalid";
    .port_info 26 /INPUT 1 "axi_arready";
    .port_info 27 /INPUT 256 "axi_rdata";
    .port_info 28 /INPUT 1 "axi_rlast";
    .port_info 29 /INPUT 1 "axi_rvalid";
    .port_info 30 /OUTPUT 1 "axi_rready";
P_0x123827800 .param/l "BYTES_PER_WORD" 1 5 101, +C4<00000000000000000000000000100000>;
P_0x123827840 .param/l "DATA_WIDTH" 0 5 17, +C4<00000000000000000000000100000000>;
P_0x123827880 .param/l "DMA_LOAD" 1 5 98, C4<00000001>;
P_0x1238278c0 .param/l "DMA_STORE" 1 5 99, C4<00000010>;
P_0x123827900 .param/l "EXT_ADDR_W" 0 5 15, +C4<00000000000000000000000000101000>;
P_0x123827940 .param/l "INT_ADDR_W" 0 5 16, +C4<00000000000000000000000000010100>;
P_0x123827980 .param/l "MAX_BURST" 0 5 18, +C4<00000000000000000000000000010000>;
P_0x1238279c0 .param/l "S_DECODE" 1 5 108, C4<0001>;
P_0x123827a00 .param/l "S_DONE" 1 5 123, C4<1100>;
P_0x123827a40 .param/l "S_IDLE" 1 5 107, C4<0000>;
P_0x123827a80 .param/l "S_LOAD_ADDR" 1 5 110, C4<0010>;
P_0x123827ac0 .param/l "S_LOAD_DATA" 1 5 111, C4<0011>;
P_0x123827b00 .param/l "S_LOAD_WRITE" 1 5 112, C4<0100>;
P_0x123827b40 .param/l "S_NEXT_COL" 1 5 121, C4<1010>;
P_0x123827b80 .param/l "S_NEXT_ROW" 1 5 122, C4<1011>;
P_0x123827bc0 .param/l "S_STORE_ADDR" 1 5 117, C4<0111>;
P_0x123827c00 .param/l "S_STORE_CAP" 1 5 116, C4<1101>;
P_0x123827c40 .param/l "S_STORE_DATA" 1 5 118, C4<1000>;
P_0x123827c80 .param/l "S_STORE_REQ" 1 5 114, C4<0101>;
P_0x123827cc0 .param/l "S_STORE_RESP" 1 5 119, C4<1001>;
P_0x123827d00 .param/l "S_STORE_WAIT" 1 5 115, C4<0110>;
L_0x600002c11ea0 .functor BUFZ 1, v0x60000352a6d0_0, C4<0>, C4<0>, C4<0>;
L_0x600002c11f80 .functor BUFZ 256, v0x60000352b330_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600002c11ff0 .functor BUFZ 1, v0x60000352b450_0, C4<0>, C4<0>, C4<0>;
L_0x600002c12060 .functor BUFZ 1, v0x60000352b180_0, C4<0>, C4<0>, C4<0>;
L_0x600002c120d0 .functor BUFZ 40, v0x600003529560_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x600002c12140 .functor BUFZ 8, v0x600003529680_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600002c121b0 .functor BUFZ 1, v0x600003529830_0, C4<0>, C4<0>, C4<0>;
L_0x600002c12220 .functor BUFZ 256, v0x600003529dd0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600002c12290 .functor BUFZ 1, v0x600003529ef0_0, C4<0>, C4<0>, C4<0>;
L_0x600002c12300 .functor BUFZ 1, v0x60000352a0a0_0, C4<0>, C4<0>, C4<0>;
L_0x600002c12370 .functor BUFZ 40, v0x600003529170_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x600002c123e0 .functor BUFZ 8, v0x600003529290_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600002c124c0 .functor BUFZ 1, v0x600003529440_0, C4<0>, C4<0>, C4<0>;
L_0x600002c12530 .functor BUFZ 1, v0x600003529c20_0, C4<0>, C4<0>, C4<0>;
L_0x12809a920 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600003529050_0 .net/2u *"_ivl_14", 3 0, L_0x12809a920;  1 drivers
v0x6000035290e0_0 .net "axi_araddr", 39 0, L_0x600002c12370;  alias, 1 drivers
v0x600003529170_0 .var "axi_araddr_reg", 39 0;
v0x600003529200_0 .net "axi_arlen", 7 0, L_0x600002c123e0;  alias, 1 drivers
v0x600003529290_0 .var "axi_arlen_reg", 7 0;
v0x600003529320_0 .net "axi_arready", 0 0, v0x600003541680_0;  alias, 1 drivers
v0x6000035293b0_0 .net "axi_arvalid", 0 0, L_0x600002c124c0;  alias, 1 drivers
v0x600003529440_0 .var "axi_arvalid_reg", 0 0;
v0x6000035294d0_0 .net "axi_awaddr", 39 0, L_0x600002c120d0;  alias, 1 drivers
v0x600003529560_0 .var "axi_awaddr_reg", 39 0;
v0x6000035295f0_0 .net "axi_awlen", 7 0, L_0x600002c12140;  alias, 1 drivers
v0x600003529680_0 .var "axi_awlen_reg", 7 0;
v0x600003529710_0 .net "axi_awready", 0 0, v0x6000035418c0_0;  alias, 1 drivers
v0x6000035297a0_0 .net "axi_awvalid", 0 0, L_0x600002c121b0;  alias, 1 drivers
v0x600003529830_0 .var "axi_awvalid_reg", 0 0;
v0x6000035298c0_0 .net "axi_bready", 0 0, L_0x12809a968;  alias, 1 drivers
v0x600003529950_0 .net "axi_bresp", 1 0, v0x600003541a70_0;  alias, 1 drivers
v0x6000035299e0_0 .net "axi_bvalid", 0 0, v0x600003541b00_0;  alias, 1 drivers
v0x600003529a70_0 .net "axi_rdata", 255 0, v0x600003541b90_0;  alias, 1 drivers
v0x600003529b00_0 .net "axi_rlast", 0 0, v0x600003541c20_0;  alias, 1 drivers
v0x600003529b90_0 .net "axi_rready", 0 0, L_0x600002c12530;  alias, 1 drivers
v0x600003529c20_0 .var "axi_rready_reg", 0 0;
v0x600003529cb0_0 .net "axi_rvalid", 0 0, v0x600003541d40_0;  alias, 1 drivers
v0x600003529d40_0 .net "axi_wdata", 255 0, L_0x600002c12220;  alias, 1 drivers
v0x600003529dd0_0 .var "axi_wdata_reg", 255 0;
v0x600003529e60_0 .net "axi_wlast", 0 0, L_0x600002c12290;  alias, 1 drivers
v0x600003529ef0_0 .var "axi_wlast_reg", 0 0;
v0x600003529f80_0 .net "axi_wready", 0 0, v0x600003541ef0_0;  alias, 1 drivers
v0x60000352a010_0 .net "axi_wvalid", 0 0, L_0x600002c12300;  alias, 1 drivers
v0x60000352a0a0_0 .var "axi_wvalid_reg", 0 0;
v0x60000352a130_0 .net "cfg_cols", 11 0, L_0x600003605d60;  1 drivers
v0x60000352a1c0_0 .net "cfg_rows", 11 0, L_0x600003605cc0;  1 drivers
v0x60000352a250_0 .net "clk", 0 0, v0x6000035420a0_0;  alias, 1 drivers
v0x60000352a2e0_0 .net "cmd", 127 0, v0x60000352ca20_0;  alias, 1 drivers
v0x60000352a370_0 .net "cmd_done", 0 0, L_0x600002c11ea0;  alias, 1 drivers
v0x60000352a400_0 .net "cmd_ready", 0 0, L_0x600003605f40;  alias, 1 drivers
v0x60000352a490_0 .net "cmd_valid", 0 0, L_0x600002c1e530;  alias, 1 drivers
v0x60000352a520_0 .var "col_count", 11 0;
v0x60000352a5b0_0 .var "cols_cfg", 11 0;
v0x60000352a640_0 .var "data_buf", 255 0;
v0x60000352a6d0_0 .var "done_reg", 0 0;
v0x60000352a760_0 .net "ext_addr", 39 0, L_0x600003605b80;  1 drivers
v0x60000352a7f0_0 .var "ext_base", 39 0;
v0x60000352a880_0 .var "ext_ptr", 39 0;
v0x60000352a910_0 .net "ext_stride", 11 0, L_0x600003605e00;  1 drivers
v0x60000352a9a0_0 .var "ext_stride_cfg", 11 0;
v0x60000352aa30_0 .net "int_addr", 19 0, L_0x600003605c20;  1 drivers
v0x60000352aac0_0 .var "int_base", 19 0;
v0x60000352ab50_0 .var "int_ptr", 19 0;
v0x60000352abe0_0 .net "int_stride", 11 0, L_0x600003605ea0;  1 drivers
v0x60000352ac70_0 .var "int_stride_cfg", 11 0;
v0x60000352ad00_0 .var "op_type", 7 0;
v0x60000352ad90_0 .var "row_count", 11 0;
v0x60000352ae20_0 .var "rows_cfg", 11 0;
v0x60000352aeb0_0 .net "rst_n", 0 0, v0x600003542910_0;  alias, 1 drivers
v0x60000352af40_0 .net "sram_addr", 19 0, v0x60000352afd0_0;  alias, 1 drivers
v0x60000352afd0_0 .var "sram_addr_reg", 19 0;
v0x60000352b060_0 .net "sram_rdata", 255 0, L_0x600002c12680;  alias, 1 drivers
v0x60000352b0f0_0 .net "sram_re", 0 0, L_0x600002c12060;  alias, 1 drivers
v0x60000352b180_0 .var "sram_re_reg", 0 0;
v0x60000352b210_0 .net "sram_ready", 0 0, L_0x600003606da0;  alias, 1 drivers
v0x60000352b2a0_0 .net "sram_wdata", 255 0, L_0x600002c11f80;  alias, 1 drivers
v0x60000352b330_0 .var "sram_wdata_reg", 255 0;
v0x60000352b3c0_0 .net "sram_we", 0 0, L_0x600002c11ff0;  alias, 1 drivers
v0x60000352b450_0 .var "sram_we_reg", 0 0;
v0x60000352b4e0_0 .var "state", 3 0;
v0x60000352b570_0 .net "subop", 7 0, L_0x600003605ae0;  1 drivers
E_0x600001255ac0/0 .event negedge, v0x60000352aeb0_0;
E_0x600001255ac0/1 .event posedge, v0x60000352a250_0;
E_0x600001255ac0 .event/or E_0x600001255ac0/0, E_0x600001255ac0/1;
L_0x600003605ae0 .part v0x60000352ca20_0, 112, 8;
L_0x600003605b80 .part v0x60000352ca20_0, 72, 40;
L_0x600003605c20 .part v0x60000352ca20_0, 52, 20;
L_0x600003605cc0 .part v0x60000352ca20_0, 40, 12;
L_0x600003605d60 .part v0x60000352ca20_0, 28, 12;
L_0x600003605e00 .part v0x60000352ca20_0, 16, 12;
L_0x600003605ea0 .part v0x60000352ca20_0, 4, 12;
L_0x600003605f40 .cmp/eq 4, v0x60000352b4e0_0, L_0x12809a920;
S_0x1236ae390 .scope module, "lcp_inst" "local_cmd_processor" 4 193, 6 12 0, S_0x1236aee90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 20 "start_pc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /OUTPUT 1 "error";
    .port_info 7 /OUTPUT 20 "imem_addr";
    .port_info 8 /INPUT 128 "imem_data";
    .port_info 9 /OUTPUT 1 "imem_re";
    .port_info 10 /INPUT 1 "imem_valid";
    .port_info 11 /OUTPUT 128 "mxu_cmd";
    .port_info 12 /OUTPUT 1 "mxu_valid";
    .port_info 13 /INPUT 1 "mxu_ready";
    .port_info 14 /INPUT 1 "mxu_done";
    .port_info 15 /OUTPUT 128 "vpu_cmd";
    .port_info 16 /OUTPUT 1 "vpu_valid";
    .port_info 17 /INPUT 1 "vpu_ready";
    .port_info 18 /INPUT 1 "vpu_done";
    .port_info 19 /OUTPUT 128 "dma_cmd";
    .port_info 20 /OUTPUT 1 "dma_valid";
    .port_info 21 /INPUT 1 "dma_ready";
    .port_info 22 /INPUT 1 "dma_done";
    .port_info 23 /INPUT 1 "global_sync_in";
    .port_info 24 /OUTPUT 1 "sync_request";
    .port_info 25 /INPUT 1 "sync_grant";
P_0x12380f400 .param/l "INSTR_DEPTH" 0 6 14, +C4<00000000000000000001000000000000>;
P_0x12380f440 .param/l "INSTR_WIDTH" 0 6 13, +C4<00000000000000000000000010000000>;
P_0x12380f480 .param/l "MAX_LOOP_NEST" 0 6 15, +C4<00000000000000000000000000000100>;
P_0x12380f4c0 .param/l "OP_BARRIER" 1 6 87, C4<00000111>;
P_0x12380f500 .param/l "OP_DMA" 1 6 83, C4<00000011>;
P_0x12380f540 .param/l "OP_ENDLOOP" 1 6 86, C4<00000110>;
P_0x12380f580 .param/l "OP_HALT" 1 6 88, C4<11111111>;
P_0x12380f5c0 .param/l "OP_LOOP" 1 6 85, C4<00000101>;
P_0x12380f600 .param/l "OP_NOP" 1 6 80, C4<00000000>;
P_0x12380f640 .param/l "OP_SYNC" 1 6 84, C4<00000100>;
P_0x12380f680 .param/l "OP_TENSOR" 1 6 81, C4<00000001>;
P_0x12380f6c0 .param/l "OP_VECTOR" 1 6 82, C4<00000010>;
P_0x12380f700 .param/l "SRAM_ADDR_W" 0 6 16, +C4<00000000000000000000000000010100>;
P_0x12380f740 .param/l "SYNC_ALL" 1 6 94, C4<11111111>;
P_0x12380f780 .param/l "SYNC_DMA" 1 6 93, C4<00000011>;
P_0x12380f7c0 .param/l "SYNC_MXU" 1 6 91, C4<00000001>;
P_0x12380f800 .param/l "SYNC_VPU" 1 6 92, C4<00000010>;
P_0x12380f840 .param/l "S_BARRIER" 1 6 107, C4<0111>;
P_0x12380f880 .param/l "S_CHECK_DEP" 1 6 104, C4<0100>;
P_0x12380f8c0 .param/l "S_DECODE" 1 6 103, C4<0011>;
P_0x12380f900 .param/l "S_ERROR" 1 6 109, C4<1001>;
P_0x12380f940 .param/l "S_FETCH" 1 6 101, C4<0001>;
P_0x12380f980 .param/l "S_FETCH_WAIT" 1 6 102, C4<0010>;
P_0x12380f9c0 .param/l "S_HALTED" 1 6 108, C4<1000>;
P_0x12380fa00 .param/l "S_IDLE" 1 6 100, C4<0000>;
P_0x12380fa40 .param/l "S_ISSUE" 1 6 105, C4<0101>;
P_0x12380fa80 .param/l "S_WAIT_SYNC" 1 6 106, C4<0110>;
L_0x600002c1f2c0 .functor AND 1, L_0x60000360cb40, L_0x60000360cc80, C4<1>, C4<1>;
L_0x600002c1ef40 .functor AND 1, L_0x600002c1f2c0, L_0x60000360c820, C4<1>, C4<1>;
L_0x600002c1efb0 .functor BUFZ 20, v0x60000352d050_0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
L_0x600002c1f020 .functor BUFZ 1, v0x60000352d200_0, C4<0>, C4<0>, C4<0>;
L_0x600002c1e7d0 .functor BUFZ 1, v0x60000352d950_0, C4<0>, C4<0>, C4<0>;
L_0x600002c1e610 .functor BUFZ 1, v0x60000352e520_0, C4<0>, C4<0>, C4<0>;
L_0x600002c1e530 .functor BUFZ 1, v0x60000352cc60_0, C4<0>, C4<0>, C4<0>;
L_0x600002c1e3e0 .functor AND 1, L_0x60000360d2c0, L_0x60000360d360, C4<1>, C4<1>;
L_0x600002c1e450 .functor AND 1, L_0x600002c1e3e0, L_0x60000360d400, C4<1>, C4<1>;
L_0x600002c1e300 .functor BUFZ 1, v0x60000352cd80_0, C4<0>, C4<0>, C4<0>;
L_0x600002c1e220 .functor BUFZ 1, v0x60000352cea0_0, C4<0>, C4<0>, C4<0>;
L_0x600002c1e290 .functor BUFZ 1, v0x60000352e130_0, C4<0>, C4<0>, C4<0>;
L_0x128098010 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000352b690_0 .net *"_ivl_11", 23 0, L_0x128098010;  1 drivers
L_0x128098058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000352b720_0 .net/2u *"_ivl_12", 31 0, L_0x128098058;  1 drivers
v0x60000352b7b0_0 .net *"_ivl_14", 0 0, L_0x60000360cb40;  1 drivers
v0x60000352b840_0 .net *"_ivl_16", 31 0, L_0x60000360cbe0;  1 drivers
L_0x1280980a0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000352b8d0_0 .net *"_ivl_19", 23 0, L_0x1280980a0;  1 drivers
L_0x1280980e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000352b960_0 .net/2u *"_ivl_20", 31 0, L_0x1280980e8;  1 drivers
v0x60000352b9f0_0 .net *"_ivl_22", 0 0, L_0x60000360cc80;  1 drivers
v0x60000352ba80_0 .net *"_ivl_25", 0 0, L_0x600002c1f2c0;  1 drivers
v0x60000352bb10_0 .net *"_ivl_26", 31 0, L_0x60000360cd20;  1 drivers
L_0x128098130 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000352bba0_0 .net *"_ivl_29", 23 0, L_0x128098130;  1 drivers
L_0x128098178 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000352bc30_0 .net/2u *"_ivl_30", 31 0, L_0x128098178;  1 drivers
v0x60000352bcc0_0 .net *"_ivl_32", 0 0, L_0x60000360c820;  1 drivers
v0x60000352bd50_0 .net *"_ivl_36", 31 0, L_0x60000360c640;  1 drivers
L_0x1280981c0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000352bde0_0 .net *"_ivl_39", 23 0, L_0x1280981c0;  1 drivers
L_0x128098208 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000352be70_0 .net/2u *"_ivl_40", 31 0, L_0x128098208;  1 drivers
v0x60000352bf00_0 .net *"_ivl_44", 31 0, L_0x60000360c500;  1 drivers
L_0x128098250 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000035118c0_0 .net *"_ivl_47", 23 0, L_0x128098250;  1 drivers
L_0x128098298 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003511830_0 .net/2u *"_ivl_48", 31 0, L_0x128098298;  1 drivers
v0x60000352c000_0 .net *"_ivl_52", 31 0, L_0x60000360d180;  1 drivers
L_0x1280982e0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000352c090_0 .net *"_ivl_55", 23 0, L_0x1280982e0;  1 drivers
L_0x128098328 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000352c120_0 .net/2u *"_ivl_56", 31 0, L_0x128098328;  1 drivers
L_0x128098370 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60000352c1b0_0 .net/2u *"_ivl_76", 3 0, L_0x128098370;  1 drivers
v0x60000352c240_0 .net *"_ivl_78", 0 0, L_0x60000360d2c0;  1 drivers
v0x60000352c2d0_0 .net *"_ivl_8", 31 0, L_0x60000360caa0;  1 drivers
L_0x1280983b8 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x60000352c360_0 .net/2u *"_ivl_80", 3 0, L_0x1280983b8;  1 drivers
v0x60000352c3f0_0 .net *"_ivl_82", 0 0, L_0x60000360d360;  1 drivers
v0x60000352c480_0 .net *"_ivl_85", 0 0, L_0x600002c1e3e0;  1 drivers
L_0x128098400 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x60000352c510_0 .net/2u *"_ivl_86", 3 0, L_0x128098400;  1 drivers
v0x60000352c5a0_0 .net *"_ivl_88", 0 0, L_0x60000360d400;  1 drivers
v0x60000352c630_0 .net "all_done", 0 0, L_0x600002c1ef40;  1 drivers
v0x60000352c6c0_0 .net "busy", 0 0, L_0x600002c1e450;  alias, 1 drivers
v0x60000352c750_0 .net "clk", 0 0, v0x6000035420a0_0;  alias, 1 drivers
v0x60000352c7e0_0 .var "decoded_opcode", 7 0;
v0x60000352c870_0 .var "decoded_subop", 7 0;
v0x60000352c900_0 .net "dma_clear", 0 0, L_0x60000360d220;  1 drivers
v0x60000352c990_0 .net "dma_cmd", 127 0, v0x60000352ca20_0;  alias, 1 drivers
v0x60000352ca20_0 .var "dma_cmd_reg", 127 0;
v0x60000352cab0_0 .net "dma_done", 0 0, L_0x600002c11ea0;  alias, 1 drivers
v0x60000352cb40_0 .net "dma_ready", 0 0, L_0x600003605f40;  alias, 1 drivers
v0x60000352cbd0_0 .net "dma_valid", 0 0, L_0x600002c1e530;  alias, 1 drivers
v0x60000352cc60_0 .var "dma_valid_reg", 0 0;
v0x60000352ccf0_0 .net "done", 0 0, L_0x600002c1e300;  alias, 1 drivers
v0x60000352cd80_0 .var "done_reg", 0 0;
v0x60000352ce10_0 .net "error", 0 0, L_0x600002c1e220;  alias, 1 drivers
v0x60000352cea0_0 .var "error_reg", 0 0;
v0x60000352cf30_0 .net "global_sync_in", 0 0, v0x600003542250_0;  alias, 1 drivers
v0x60000352cfc0_0 .net "imem_addr", 19 0, L_0x600002c1efb0;  alias, 1 drivers
v0x60000352d050_0 .var "imem_addr_reg", 19 0;
v0x60000352d0e0_0 .net "imem_data", 127 0, v0x60000354e400_0;  alias, 1 drivers
v0x60000352d170_0 .net "imem_re", 0 0, L_0x600002c1f020;  alias, 1 drivers
v0x60000352d200_0 .var "imem_re_reg", 0 0;
v0x60000352d290_0 .net "imem_valid", 0 0, L_0x600002c1f1e0;  alias, 1 drivers
v0x60000352d320_0 .var "instr_reg", 127 0;
v0x60000352d3b0_0 .net "loop_count", 15 0, L_0x60000360c960;  1 drivers
v0x60000352d440 .array "loop_counter", 3 0, 15 0;
v0x60000352d4d0_0 .var "loop_sp", 1 0;
v0x60000352d560 .array "loop_start_addr", 3 0, 19 0;
v0x60000352d5f0_0 .net "mxu_clear", 0 0, L_0x60000360c5a0;  1 drivers
v0x60000352d680_0 .net "mxu_cmd", 127 0, v0x60000352d710_0;  alias, 1 drivers
v0x60000352d710_0 .var "mxu_cmd_reg", 127 0;
v0x60000352d7a0_0 .net "mxu_done", 0 0, L_0x600002c11b20;  alias, 1 drivers
v0x60000352d830_0 .net "mxu_ready", 0 0, L_0x600002c11ab0;  alias, 1 drivers
v0x60000352d8c0_0 .net "mxu_valid", 0 0, L_0x600002c1e7d0;  alias, 1 drivers
v0x60000352d950_0 .var "mxu_valid_reg", 0 0;
v0x60000352d9e0_0 .net "opcode", 7 0, L_0x60000360cf00;  1 drivers
v0x60000352da70_0 .var "pc", 19 0;
v0x60000352db00_0 .var "pending_dma", 7 0;
v0x60000352db90_0 .var "pending_mxu", 7 0;
v0x60000352dc20_0 .var "pending_vpu", 7 0;
v0x60000352dcb0_0 .net "rst_n", 0 0, v0x600003542910_0;  alias, 1 drivers
v0x60000352dd40_0 .net "start", 0 0, v0x600003542c70_0;  alias, 1 drivers
v0x60000352ddd0_0 .net "start_pc", 19 0, v0x600003542d00_0;  alias, 1 drivers
v0x60000352de60_0 .var "state", 3 0;
v0x60000352def0_0 .net "subop", 7 0, L_0x60000360d040;  1 drivers
v0x60000352df80_0 .net "sync_grant", 0 0, v0x6000035429a0_0;  alias, 1 drivers
v0x60000352e010_0 .net "sync_mask", 7 0, L_0x60000360ca00;  1 drivers
v0x60000352e0a0_0 .net "sync_request", 0 0, L_0x600002c1e290;  alias, 1 drivers
v0x60000352e130_0 .var "sync_request_reg", 0 0;
v0x60000352e1c0_0 .net "vpu_clear", 0 0, L_0x60000360d0e0;  1 drivers
v0x60000352e250_0 .net "vpu_cmd", 127 0, v0x60000352e2e0_0;  alias, 1 drivers
v0x60000352e2e0_0 .var "vpu_cmd_reg", 127 0;
v0x60000352e370_0 .net "vpu_done", 0 0, L_0x600002c11c70;  alias, 1 drivers
v0x60000352e400_0 .net "vpu_ready", 0 0, L_0x600003605a40;  alias, 1 drivers
v0x60000352e490_0 .net "vpu_valid", 0 0, L_0x600002c1e610;  alias, 1 drivers
v0x60000352e520_0 .var "vpu_valid_reg", 0 0;
L_0x60000360cf00 .part v0x60000354e400_0, 120, 8;
L_0x60000360d040 .part v0x60000354e400_0, 112, 8;
L_0x60000360c960 .part v0x60000354e400_0, 32, 16;
L_0x60000360ca00 .part v0x60000354e400_0, 104, 8;
L_0x60000360caa0 .concat [ 8 24 0 0], v0x60000352db90_0, L_0x128098010;
L_0x60000360cb40 .cmp/eq 32, L_0x60000360caa0, L_0x128098058;
L_0x60000360cbe0 .concat [ 8 24 0 0], v0x60000352dc20_0, L_0x1280980a0;
L_0x60000360cc80 .cmp/eq 32, L_0x60000360cbe0, L_0x1280980e8;
L_0x60000360cd20 .concat [ 8 24 0 0], v0x60000352db00_0, L_0x128098130;
L_0x60000360c820 .cmp/eq 32, L_0x60000360cd20, L_0x128098178;
L_0x60000360c640 .concat [ 8 24 0 0], v0x60000352db90_0, L_0x1280981c0;
L_0x60000360c5a0 .cmp/eq 32, L_0x60000360c640, L_0x128098208;
L_0x60000360c500 .concat [ 8 24 0 0], v0x60000352dc20_0, L_0x128098250;
L_0x60000360d0e0 .cmp/eq 32, L_0x60000360c500, L_0x128098298;
L_0x60000360d180 .concat [ 8 24 0 0], v0x60000352db00_0, L_0x1280982e0;
L_0x60000360d220 .cmp/eq 32, L_0x60000360d180, L_0x128098328;
L_0x60000360d2c0 .cmp/ne 4, v0x60000352de60_0, L_0x128098370;
L_0x60000360d360 .cmp/ne 4, v0x60000352de60_0, L_0x1280983b8;
L_0x60000360d400 .cmp/ne 4, v0x60000352de60_0, L_0x128098400;
S_0x1236ac920 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 6 212, 6 212 0, S_0x1236ae390;
 .timescale 0 0;
v0x60000352b600_0 .var/i "i", 31 0;
S_0x1236b0470 .scope module, "mxu_array" "systolic_array" 4 296, 7 13 0, S_0x1236aee90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "clear_acc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /INPUT 16 "cfg_k_tiles";
    .port_info 7 /INPUT 1 "weight_load_en";
    .port_info 8 /INPUT 2 "weight_load_col";
    .port_info 9 /INPUT 32 "weight_load_data";
    .port_info 10 /INPUT 1 "act_valid";
    .port_info 11 /INPUT 32 "act_data";
    .port_info 12 /OUTPUT 1 "act_ready";
    .port_info 13 /OUTPUT 1 "result_valid";
    .port_info 14 /OUTPUT 128 "result_data";
    .port_info 15 /INPUT 1 "result_ready";
P_0x12366ea60 .param/l "ACC_WIDTH" 0 7 16, +C4<00000000000000000000000000100000>;
P_0x12366eaa0 .param/l "ARRAY_SIZE" 0 7 14, +C4<00000000000000000000000000000100>;
P_0x12366eae0 .param/l "DATA_WIDTH" 0 7 15, +C4<00000000000000000000000000001000>;
P_0x12366eb20 .param/l "S_COMPUTE" 1 7 51, C4<010>;
P_0x12366eb60 .param/l "S_DONE" 1 7 53, C4<100>;
P_0x12366eba0 .param/l "S_DRAIN" 1 7 52, C4<011>;
P_0x12366ebe0 .param/l "S_IDLE" 1 7 49, C4<000>;
P_0x12366ec20 .param/l "S_LOAD" 1 7 50, C4<001>;
L_0x600002c11650 .functor OR 1, L_0x600003602d00, L_0x600003602da0, C4<0>, C4<0>;
L_0x600002c116c0 .functor AND 1, L_0x600003602e40, v0x60000354f720_0, C4<1>, C4<1>;
L_0x600002c11730 .functor AND 1, L_0x600002c116c0, L_0x600003602ee0, C4<1>, C4<1>;
L_0x600002c117a0 .functor OR 1, L_0x600002c11650, L_0x600002c11730, C4<0>, C4<0>;
L_0x600002c11810 .functor BUFZ 1, L_0x600002c117a0, C4<0>, C4<0>, C4<0>;
L_0x600002c11880 .functor AND 1, L_0x600003602f80, L_0x600003603020, C4<1>, C4<1>;
L_0x600002c118f0 .functor AND 1, L_0x600003603200, L_0x6000036032a0, C4<1>, C4<1>;
L_0x600002c11960 .functor AND 1, L_0x600002c118f0, L_0x600003603480, C4<1>, C4<1>;
v0x600003534e10_0 .net *"_ivl_101", 0 0, L_0x600003603480;  1 drivers
L_0x12809a188 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003534ea0_0 .net/2u *"_ivl_37", 2 0, L_0x12809a188;  1 drivers
v0x600003534f30_0 .net *"_ivl_39", 0 0, L_0x600003602d00;  1 drivers
L_0x12809a1d0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600003534fc0_0 .net/2u *"_ivl_41", 2 0, L_0x12809a1d0;  1 drivers
v0x600003535050_0 .net *"_ivl_43", 0 0, L_0x600003602da0;  1 drivers
v0x6000035350e0_0 .net *"_ivl_46", 0 0, L_0x600002c11650;  1 drivers
L_0x12809a218 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003535170_0 .net/2u *"_ivl_47", 2 0, L_0x12809a218;  1 drivers
v0x600003535200_0 .net *"_ivl_49", 0 0, L_0x600003602e40;  1 drivers
v0x600003535290_0 .net *"_ivl_52", 0 0, L_0x600002c116c0;  1 drivers
v0x600003535320_0 .net *"_ivl_54", 0 0, L_0x600003602ee0;  1 drivers
v0x6000035353b0_0 .net *"_ivl_56", 0 0, L_0x600002c11730;  1 drivers
L_0x12809a260 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003535440_0 .net/2u *"_ivl_61", 2 0, L_0x12809a260;  1 drivers
v0x6000035354d0_0 .net *"_ivl_63", 0 0, L_0x600003602f80;  1 drivers
L_0x12809a2a8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x600003535560_0 .net/2u *"_ivl_65", 2 0, L_0x12809a2a8;  1 drivers
v0x6000035355f0_0 .net *"_ivl_67", 0 0, L_0x600003603020;  1 drivers
L_0x12809a2f0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x600003535680_0 .net/2u *"_ivl_71", 2 0, L_0x12809a2f0;  1 drivers
L_0x12809a338 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003535710_0 .net/2u *"_ivl_75", 2 0, L_0x12809a338;  1 drivers
L_0x12809a3c8 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x6000035357a0_0 .net/2u *"_ivl_81", 2 0, L_0x12809a3c8;  1 drivers
v0x600003535830_0 .net *"_ivl_83", 0 0, L_0x600003603200;  1 drivers
v0x6000035358c0_0 .net *"_ivl_85", 0 0, L_0x6000036032a0;  1 drivers
v0x600003535950_0 .net *"_ivl_88", 0 0, L_0x600002c118f0;  1 drivers
v0x6000035359e0_0 .net *"_ivl_89", 31 0, L_0x600003603340;  1 drivers
L_0x12809a410 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003535a70_0 .net *"_ivl_92", 15 0, L_0x12809a410;  1 drivers
L_0x12809b2b0 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x600003535b00_0 .net *"_ivl_93", 31 0, L_0x12809b2b0;  1 drivers
L_0x12809a458 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x600003535b90_0 .net/2u *"_ivl_97", 31 0, L_0x12809a458;  1 drivers
v0x600003535c20_0 .net *"_ivl_99", 31 0, L_0x6000036033e0;  1 drivers
v0x600003535cb0_0 .net "act_data", 31 0, v0x60000354d170_0;  1 drivers
v0x600003535d40 .array "act_h", 19 0;
v0x600003535d40_0 .net v0x600003535d40 0, 7 0, L_0x600002c1e0d0; 1 drivers
v0x600003535d40_1 .net v0x600003535d40 1, 7 0, v0x60000352f690_0; 1 drivers
v0x600003535d40_2 .net v0x600003535d40 2, 7 0, v0x600003520c60_0; 1 drivers
v0x600003535d40_3 .net v0x600003535d40 3, 7 0, v0x6000035221c0_0; 1 drivers
v0x600003535d40_4 .net v0x600003535d40 4, 7 0, v0x600003523720_0; 1 drivers
v0x600003535d40_5 .net v0x600003535d40 5, 7 0, L_0x600002c1df80; 1 drivers
v0x600003535d40_6 .net v0x600003535d40 6, 7 0, v0x600003524cf0_0; 1 drivers
v0x600003535d40_7 .net v0x600003535d40 7, 7 0, v0x600003526250_0; 1 drivers
v0x600003535d40_8 .net v0x600003535d40 8, 7 0, v0x6000035277b0_0; 1 drivers
v0x600003535d40_9 .net v0x600003535d40 9, 7 0, v0x600003538d80_0; 1 drivers
v0x600003535d40_10 .net v0x600003535d40 10, 7 0, L_0x600002c1dff0; 1 drivers
v0x600003535d40_11 .net v0x600003535d40 11, 7 0, v0x60000353a2e0_0; 1 drivers
v0x600003535d40_12 .net v0x600003535d40 12, 7 0, v0x60000353b840_0; 1 drivers
v0x600003535d40_13 .net v0x600003535d40 13, 7 0, v0x60000353ce10_0; 1 drivers
v0x600003535d40_14 .net v0x600003535d40 14, 7 0, v0x60000353e370_0; 1 drivers
v0x600003535d40_15 .net v0x600003535d40 15, 7 0, L_0x600002c1dea0; 1 drivers
v0x600003535d40_16 .net v0x600003535d40 16, 7 0, v0x60000353f8d0_0; 1 drivers
v0x600003535d40_17 .net v0x600003535d40 17, 7 0, v0x600003530ea0_0; 1 drivers
v0x600003535d40_18 .net v0x600003535d40 18, 7 0, v0x600003532400_0; 1 drivers
v0x600003535d40_19 .net v0x600003535d40 19, 7 0, v0x600003533960_0; 1 drivers
v0x600003535dd0_0 .net "act_ready", 0 0, L_0x600003603160;  1 drivers
v0x600003535e60_0 .net "act_valid", 0 0, v0x60000354d290_0;  1 drivers
v0x600003535ef0_0 .net "busy", 0 0, L_0x600002c11880;  alias, 1 drivers
v0x600003535f80_0 .net "cfg_k_tiles", 15 0, L_0x60000360d900;  alias, 1 drivers
L_0x12809a4a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600003536010_0 .net "clear_acc", 0 0, L_0x12809a4a0;  1 drivers
v0x6000035360a0_0 .net "clk", 0 0, v0x6000035420a0_0;  alias, 1 drivers
v0x600003536130_0 .var "cycle_count", 15 0;
v0x6000035361c0_0 .var "cycle_count_next", 15 0;
v0x60000352e5b0_5 .array/port v0x60000352e5b0, 5;
v0x600003536250 .array "deskew_output", 3 0;
v0x600003536250_0 .net v0x600003536250 0, 31 0, v0x60000352e5b0_5; 1 drivers
v0x60000352e6d0_3 .array/port v0x60000352e6d0, 3;
v0x600003536250_1 .net v0x600003536250 1, 31 0, v0x60000352e6d0_3; 1 drivers
v0x60000352e7f0_1 .array/port v0x60000352e7f0, 1;
v0x600003536250_2 .net v0x600003536250 2, 31 0, v0x60000352e7f0_1; 1 drivers
v0x600003536250_3 .net v0x600003536250 3, 31 0, L_0x600002c11420; 1 drivers
v0x6000035362e0_0 .net "done", 0 0, L_0x6000036030c0;  alias, 1 drivers
L_0x12809a380 .functor BUFT 1, C4<0000000000001000>, C4<0>, C4<0>, C4<0>;
v0x600003536370_0 .net "drain_delay", 15 0, L_0x12809a380;  1 drivers
v0x600003536400_0 .net "pe_enable", 0 0, L_0x600002c117a0;  1 drivers
v0x600003536490 .array "psum_bottom", 3 0;
v0x600003536490_0 .net v0x600003536490 0, 31 0, L_0x600002c11110; 1 drivers
v0x600003536490_1 .net v0x600003536490 1, 31 0, L_0x600002c111f0; 1 drivers
v0x600003536490_2 .net v0x600003536490 2, 31 0, L_0x600002c112d0; 1 drivers
v0x600003536490_3 .net v0x600003536490 3, 31 0, L_0x600002c113b0; 1 drivers
L_0x128098568 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003536520 .array "psum_v", 19 0;
v0x600003536520_0 .net v0x600003536520 0, 31 0, L_0x128098568; 1 drivers
L_0x1280985b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003536520_1 .net v0x600003536520 1, 31 0, L_0x1280985b0; 1 drivers
L_0x1280985f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003536520_2 .net v0x600003536520 2, 31 0, L_0x1280985f8; 1 drivers
L_0x128098640 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003536520_3 .net v0x600003536520 3, 31 0, L_0x128098640; 1 drivers
v0x600003536520_4 .net v0x600003536520 4, 31 0, v0x60000352fba0_0; 1 drivers
v0x600003536520_5 .net v0x600003536520 5, 31 0, v0x600003521170_0; 1 drivers
v0x600003536520_6 .net v0x600003536520 6, 31 0, v0x6000035226d0_0; 1 drivers
v0x600003536520_7 .net v0x600003536520 7, 31 0, v0x600003523c30_0; 1 drivers
v0x600003536520_8 .net v0x600003536520 8, 31 0, v0x600003525200_0; 1 drivers
v0x600003536520_9 .net v0x600003536520 9, 31 0, v0x600003526760_0; 1 drivers
v0x600003536520_10 .net v0x600003536520 10, 31 0, v0x600003527cc0_0; 1 drivers
v0x600003536520_11 .net v0x600003536520 11, 31 0, v0x600003539290_0; 1 drivers
v0x600003536520_12 .net v0x600003536520 12, 31 0, v0x60000353a7f0_0; 1 drivers
v0x600003536520_13 .net v0x600003536520 13, 31 0, v0x60000353bd50_0; 1 drivers
v0x600003536520_14 .net v0x600003536520 14, 31 0, v0x60000353d320_0; 1 drivers
v0x600003536520_15 .net v0x600003536520 15, 31 0, v0x60000353e880_0; 1 drivers
v0x600003536520_16 .net v0x600003536520 16, 31 0, v0x60000353fde0_0; 1 drivers
v0x600003536520_17 .net v0x600003536520 17, 31 0, v0x6000035313b0_0; 1 drivers
v0x600003536520_18 .net v0x600003536520 18, 31 0, v0x600003532910_0; 1 drivers
v0x600003536520_19 .net v0x600003536520 19, 31 0, v0x600003533e70_0; 1 drivers
v0x6000035365b0_0 .net "result_data", 127 0, L_0x600003602c60;  alias, 1 drivers
L_0x12809a4e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600003536640_0 .net "result_ready", 0 0, L_0x12809a4e8;  1 drivers
v0x6000035366d0_0 .net "result_valid", 0 0, L_0x600002c11960;  alias, 1 drivers
v0x600003536760_0 .net "rst_n", 0 0, v0x600003542910_0;  alias, 1 drivers
v0x6000035367f0_0 .net "skew_enable", 0 0, L_0x600002c11810;  1 drivers
v0x600003536880 .array "skew_input", 3 0;
v0x600003536880_0 .net v0x600003536880 0, 7 0, L_0x60000360da40; 1 drivers
v0x600003536880_1 .net v0x600003536880 1, 7 0, L_0x60000360db80; 1 drivers
v0x600003536880_2 .net v0x600003536880 2, 7 0, L_0x60000360dcc0; 1 drivers
v0x600003536880_3 .net v0x600003536880 3, 7 0, L_0x60000360de00; 1 drivers
v0x600003536910 .array "skew_output", 3 0;
v0x600003536910_0 .net v0x600003536910 0, 7 0, v0x60000352e910_0; 1 drivers
v0x600003536910_1 .net v0x600003536910 1, 7 0, v0x60000352ebe0_0; 1 drivers
v0x600003536910_2 .net v0x600003536910 2, 7 0, v0x60000352eeb0_0; 1 drivers
v0x600003536910_3 .net v0x600003536910 3, 7 0, v0x60000352f180_0; 1 drivers
v0x6000035369a0_0 .net "start", 0 0, v0x60000354f720_0;  1 drivers
v0x600003536a30_0 .var "state", 2 0;
v0x600003536ac0_0 .var "state_next", 2 0;
v0x600003536b50_0 .net "weight_load_col", 1 0, v0x600003540c60_0;  1 drivers
v0x600003536be0_0 .net "weight_load_data", 31 0, L_0x600003603520;  1 drivers
v0x600003536c70_0 .net "weight_load_en", 0 0, v0x600003540cf0_0;  1 drivers
E_0x6000012563c0/0 .event anyedge, v0x600003536a30_0, v0x600003536130_0, v0x6000035369a0_0, v0x600003536c70_0;
E_0x6000012563c0/1 .event anyedge, v0x600003535f80_0, v0x600003536370_0;
E_0x6000012563c0 .event/or E_0x6000012563c0/0, E_0x6000012563c0/1;
L_0x60000360d9a0 .part v0x60000354d170_0, 0, 8;
L_0x128098448 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x60000360da40 .functor MUXZ 8, L_0x128098448, L_0x60000360d9a0, v0x60000354d290_0, C4<>;
L_0x60000360dae0 .part v0x60000354d170_0, 8, 8;
L_0x128098490 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x60000360db80 .functor MUXZ 8, L_0x128098490, L_0x60000360dae0, v0x60000354d290_0, C4<>;
L_0x60000360dc20 .part v0x60000354d170_0, 16, 8;
L_0x1280984d8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x60000360dcc0 .functor MUXZ 8, L_0x1280984d8, L_0x60000360dc20, v0x60000354d290_0, C4<>;
L_0x60000360dd60 .part v0x60000354d170_0, 24, 8;
L_0x128098520 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x60000360de00 .functor MUXZ 8, L_0x128098520, L_0x60000360dd60, v0x60000354d290_0, C4<>;
L_0x60000360dfe0 .part L_0x600003603520, 0, 8;
L_0x60000360e800 .part L_0x600003603520, 0, 8;
L_0x60000360f020 .part L_0x600003603520, 0, 8;
L_0x60000360f840 .part L_0x600003603520, 0, 8;
L_0x60000360ba20 .part L_0x600003603520, 8, 8;
L_0x60000360b3e0 .part L_0x600003603520, 8, 8;
L_0x60000360ac60 .part L_0x600003603520, 8, 8;
L_0x600003609d60 .part L_0x600003603520, 8, 8;
L_0x600003609680 .part L_0x600003603520, 16, 8;
L_0x600003608d20 .part L_0x600003603520, 16, 8;
L_0x60000360a300 .part L_0x600003603520, 16, 8;
L_0x600003600500 .part L_0x600003603520, 16, 8;
L_0x600003600d20 .part L_0x600003603520, 24, 8;
L_0x600003601540 .part L_0x600003603520, 24, 8;
L_0x600003601d60 .part L_0x600003603520, 24, 8;
L_0x600003602580 .part L_0x600003603520, 24, 8;
L_0x600003602c60 .concat8 [ 32 32 32 32], L_0x600002c11490, L_0x600002c11500, L_0x600002c11570, L_0x600002c115e0;
L_0x600003602d00 .cmp/eq 3, v0x600003536a30_0, L_0x12809a188;
L_0x600003602da0 .cmp/eq 3, v0x600003536a30_0, L_0x12809a1d0;
L_0x600003602e40 .cmp/eq 3, v0x600003536a30_0, L_0x12809a218;
L_0x600003602ee0 .reduce/nor v0x600003540cf0_0;
L_0x600003602f80 .cmp/ne 3, v0x600003536a30_0, L_0x12809a260;
L_0x600003603020 .cmp/ne 3, v0x600003536a30_0, L_0x12809a2a8;
L_0x6000036030c0 .cmp/eq 3, v0x600003536a30_0, L_0x12809a2f0;
L_0x600003603160 .cmp/eq 3, v0x600003536a30_0, L_0x12809a338;
L_0x600003603200 .cmp/eq 3, v0x600003536a30_0, L_0x12809a3c8;
L_0x6000036032a0 .cmp/ge 16, v0x600003536130_0, L_0x12809a380;
L_0x600003603340 .concat [ 16 16 0 0], v0x600003536130_0, L_0x12809a410;
L_0x6000036033e0 .arith/sum 32, L_0x12809b2b0, L_0x12809a458;
L_0x600003603480 .cmp/gt 32, L_0x6000036033e0, L_0x600003603340;
S_0x1236b0810 .scope generate, "gen_deskew[0]" "gen_deskew[0]" 7 248, 7 248 0, S_0x1236b0470;
 .timescale 0 0;
P_0x600002916700 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000110>;
P_0x600002916740 .param/l "col" 1 7 248, +C4<00>;
L_0x600002c11110 .functor BUFZ 32, v0x60000353fde0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x12369dab0 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x1236b0810;
 .timescale 0 0;
v0x60000352e5b0 .array "delay_stages", 5 0, 31 0;
v0x60000352e640_0 .var/i "i", 31 0;
S_0x1236988c0 .scope generate, "gen_deskew[1]" "gen_deskew[1]" 7 248, 7 248 0, S_0x1236b0470;
 .timescale 0 0;
P_0x600002916680 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000100>;
P_0x6000029166c0 .param/l "col" 1 7 248, +C4<01>;
L_0x600002c111f0 .functor BUFZ 32, v0x6000035313b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x12366e620 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x1236988c0;
 .timescale 0 0;
v0x60000352e6d0 .array "delay_stages", 3 0, 31 0;
v0x60000352e760_0 .var/i "i", 31 0;
S_0x12366e1e0 .scope generate, "gen_deskew[2]" "gen_deskew[2]" 7 248, 7 248 0, S_0x1236b0470;
 .timescale 0 0;
P_0x600002916780 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000010>;
P_0x6000029167c0 .param/l "col" 1 7 248, +C4<010>;
L_0x600002c112d0 .functor BUFZ 32, v0x600003532910_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x123694070 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x12366e1e0;
 .timescale 0 0;
v0x60000352e7f0 .array "delay_stages", 1 0, 31 0;
v0x60000352e880_0 .var/i "i", 31 0;
S_0x123691a20 .scope generate, "gen_deskew[3]" "gen_deskew[3]" 7 248, 7 248 0, S_0x1236b0470;
 .timescale 0 0;
P_0x600002916800 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000000>;
P_0x600002916840 .param/l "col" 1 7 248, +C4<011>;
L_0x600002c113b0 .functor BUFZ 32, v0x600003533e70_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x12368f3d0 .scope generate, "col_no_delay" "col_no_delay" 7 253, 7 253 0, S_0x123691a20;
 .timescale 0 0;
L_0x600002c11420 .functor BUFZ 32, L_0x600002c113b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x12368cd80 .scope generate, "gen_skew[0]" "gen_skew[0]" 7 142, 7 142 0, S_0x1236b0470;
 .timescale 0 0;
P_0x600001256640 .param/l "row" 1 7 142, +C4<00>;
v0x60000352e9a0_0 .net *"_ivl_1", 7 0, L_0x60000360d9a0;  1 drivers
v0x60000352ea30_0 .net/2u *"_ivl_2", 7 0, L_0x128098448;  1 drivers
S_0x12368a730 .scope generate, "row0_skew" "row0_skew" 7 146, 7 146 0, S_0x12368cd80;
 .timescale 0 0;
v0x60000352e910_0 .var "out_reg", 7 0;
S_0x1236880e0 .scope generate, "gen_skew[1]" "gen_skew[1]" 7 142, 7 142 0, S_0x1236b0470;
 .timescale 0 0;
P_0x6000012566c0 .param/l "row" 1 7 142, +C4<01>;
v0x60000352ec70_0 .net *"_ivl_1", 7 0, L_0x60000360dae0;  1 drivers
v0x60000352ed00_0 .net/2u *"_ivl_2", 7 0, L_0x128098490;  1 drivers
S_0x123685a90 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x1236880e0;
 .timescale 0 0;
v0x60000352eac0 .array "delay_stages", 0 0, 7 0;
v0x60000352eb50_0 .var/i "i", 31 0;
v0x60000352ebe0_0 .var "out_reg", 7 0;
S_0x123683440 .scope generate, "gen_skew[2]" "gen_skew[2]" 7 142, 7 142 0, S_0x1236b0470;
 .timescale 0 0;
P_0x600001256740 .param/l "row" 1 7 142, +C4<010>;
v0x60000352ef40_0 .net *"_ivl_1", 7 0, L_0x60000360dc20;  1 drivers
v0x60000352efd0_0 .net/2u *"_ivl_2", 7 0, L_0x1280984d8;  1 drivers
S_0x123680df0 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x123683440;
 .timescale 0 0;
v0x60000352ed90 .array "delay_stages", 1 0, 7 0;
v0x60000352ee20_0 .var/i "i", 31 0;
v0x60000352eeb0_0 .var "out_reg", 7 0;
S_0x12367e7a0 .scope generate, "gen_skew[3]" "gen_skew[3]" 7 142, 7 142 0, S_0x1236b0470;
 .timescale 0 0;
P_0x6000012567c0 .param/l "row" 1 7 142, +C4<011>;
v0x60000352f210_0 .net *"_ivl_1", 7 0, L_0x60000360dd60;  1 drivers
v0x60000352f2a0_0 .net/2u *"_ivl_2", 7 0, L_0x128098520;  1 drivers
S_0x12367c150 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x12367e7a0;
 .timescale 0 0;
v0x60000352f060 .array "delay_stages", 2 0, 7 0;
v0x60000352f0f0_0 .var/i "i", 31 0;
v0x60000352f180_0 .var "out_reg", 7 0;
S_0x123679b00 .scope generate, "pe_row[0]" "pe_row[0]" 7 213, 7 213 0, S_0x1236b0470;
 .timescale 0 0;
P_0x600001256600 .param/l "row" 1 7 213, +C4<00>;
S_0x1236774b0 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x123679b00;
 .timescale 0 0;
P_0x600001256880 .param/l "col" 1 7 214, +C4<00>;
L_0x600002c1df10 .functor AND 1, v0x600003540cf0_0, L_0x60000360df40, C4<1>, C4<1>;
L_0x600002c1ddc0 .functor AND 1, L_0x60000360e120, v0x60000354f720_0, C4<1>, C4<1>;
L_0x600002c1de30 .functor OR 1, L_0x60000360e080, L_0x600002c1ddc0, C4<0>, C4<0>;
L_0x600002c1dce0 .functor AND 1, L_0x12809a4a0, L_0x600002c1de30, C4<1>, C4<1>;
L_0x600002c1dd50 .functor AND 1, L_0x600002c1dce0, L_0x60000360e260, C4<1>, C4<1>;
v0x60000352fe70_0 .net *"_ivl_0", 2 0, L_0x60000360dea0;  1 drivers
L_0x128098718 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000352ff00_0 .net/2u *"_ivl_11", 2 0, L_0x128098718;  1 drivers
v0x600003520000_0 .net *"_ivl_13", 0 0, L_0x60000360e080;  1 drivers
L_0x128098760 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003520090_0 .net/2u *"_ivl_15", 2 0, L_0x128098760;  1 drivers
v0x600003520120_0 .net *"_ivl_17", 0 0, L_0x60000360e120;  1 drivers
v0x6000035201b0_0 .net *"_ivl_20", 0 0, L_0x600002c1ddc0;  1 drivers
v0x600003520240_0 .net *"_ivl_22", 0 0, L_0x600002c1de30;  1 drivers
v0x6000035202d0_0 .net *"_ivl_24", 0 0, L_0x600002c1dce0;  1 drivers
v0x600003520360_0 .net *"_ivl_25", 31 0, L_0x60000360e1c0;  1 drivers
L_0x1280987a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000035203f0_0 .net *"_ivl_28", 15 0, L_0x1280987a8;  1 drivers
L_0x1280987f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003520480_0 .net/2u *"_ivl_29", 31 0, L_0x1280987f0;  1 drivers
L_0x128098688 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003520510_0 .net *"_ivl_3", 0 0, L_0x128098688;  1 drivers
v0x6000035205a0_0 .net *"_ivl_31", 0 0, L_0x60000360e260;  1 drivers
L_0x1280986d0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003520630_0 .net/2u *"_ivl_4", 2 0, L_0x1280986d0;  1 drivers
v0x6000035206c0_0 .net *"_ivl_6", 0 0, L_0x60000360df40;  1 drivers
v0x600003520750_0 .net "do_clear", 0 0, L_0x600002c1dd50;  1 drivers
v0x6000035207e0_0 .net "load_weight", 0 0, L_0x600002c1df10;  1 drivers
v0x600003520870_0 .net "weight_in", 7 0, L_0x60000360dfe0;  1 drivers
L_0x60000360dea0 .concat [ 2 1 0 0], v0x600003540c60_0, L_0x128098688;
L_0x60000360df40 .cmp/eq 3, L_0x60000360dea0, L_0x1280986d0;
L_0x60000360e080 .cmp/eq 3, v0x600003536a30_0, L_0x128098718;
L_0x60000360e120 .cmp/eq 3, v0x600003536a30_0, L_0x128098760;
L_0x60000360e1c0 .concat [ 16 16 0 0], v0x600003536130_0, L_0x1280987a8;
L_0x60000360e260 .cmp/eq 32, L_0x60000360e1c0, L_0x1280987f0;
S_0x123674e60 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x1236774b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002916a00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002916a40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x60000352f330_0 .net *"_ivl_11", 0 0, L_0x60000360e4e0;  1 drivers
v0x60000352f3c0_0 .net *"_ivl_12", 15 0, L_0x60000360e580;  1 drivers
v0x60000352f450_0 .net/s *"_ivl_4", 15 0, L_0x60000360e300;  1 drivers
v0x60000352f4e0_0 .net/s *"_ivl_6", 15 0, L_0x60000360e3a0;  1 drivers
v0x60000352f570_0 .net/s "a_signed", 7 0, v0x60000352f720_0;  1 drivers
v0x60000352f600_0 .net "act_in", 7 0, L_0x600002c1e0d0;  alias, 1 drivers
v0x60000352f690_0 .var "act_out", 7 0;
v0x60000352f720_0 .var "act_reg", 7 0;
v0x60000352f7b0_0 .net "clear_acc", 0 0, L_0x600002c1dd50;  alias, 1 drivers
v0x60000352f840_0 .net "clk", 0 0, v0x6000035420a0_0;  alias, 1 drivers
v0x60000352f8d0_0 .net "enable", 0 0, L_0x600002c117a0;  alias, 1 drivers
v0x60000352f960_0 .net "load_weight", 0 0, L_0x600002c1df10;  alias, 1 drivers
v0x60000352f9f0_0 .net/s "product", 15 0, L_0x60000360e440;  1 drivers
v0x60000352fa80_0 .net/s "product_ext", 31 0, L_0x60000360e620;  1 drivers
v0x60000352fb10_0 .net "psum_in", 31 0, L_0x128098568;  alias, 1 drivers
v0x60000352fba0_0 .var "psum_out", 31 0;
v0x60000352fc30_0 .net "rst_n", 0 0, v0x600003542910_0;  alias, 1 drivers
v0x60000352fcc0_0 .net/s "w_signed", 7 0, v0x60000352fde0_0;  1 drivers
v0x60000352fd50_0 .net "weight_in", 7 0, L_0x60000360dfe0;  alias, 1 drivers
v0x60000352fde0_0 .var "weight_reg", 7 0;
L_0x60000360e300 .extend/s 16, v0x60000352f720_0;
L_0x60000360e3a0 .extend/s 16, v0x60000352fde0_0;
L_0x60000360e440 .arith/mult 16, L_0x60000360e300, L_0x60000360e3a0;
L_0x60000360e4e0 .part L_0x60000360e440, 15, 1;
LS_0x60000360e580_0_0 .concat [ 1 1 1 1], L_0x60000360e4e0, L_0x60000360e4e0, L_0x60000360e4e0, L_0x60000360e4e0;
LS_0x60000360e580_0_4 .concat [ 1 1 1 1], L_0x60000360e4e0, L_0x60000360e4e0, L_0x60000360e4e0, L_0x60000360e4e0;
LS_0x60000360e580_0_8 .concat [ 1 1 1 1], L_0x60000360e4e0, L_0x60000360e4e0, L_0x60000360e4e0, L_0x60000360e4e0;
LS_0x60000360e580_0_12 .concat [ 1 1 1 1], L_0x60000360e4e0, L_0x60000360e4e0, L_0x60000360e4e0, L_0x60000360e4e0;
L_0x60000360e580 .concat [ 4 4 4 4], LS_0x60000360e580_0_0, LS_0x60000360e580_0_4, LS_0x60000360e580_0_8, LS_0x60000360e580_0_12;
L_0x60000360e620 .concat [ 16 16 0 0], L_0x60000360e440, L_0x60000360e580;
S_0x123672810 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x123679b00;
 .timescale 0 0;
P_0x600001256a00 .param/l "col" 1 7 214, +C4<01>;
L_0x600002c1db20 .functor AND 1, v0x600003540cf0_0, L_0x60000360e760, C4<1>, C4<1>;
L_0x600002c1db90 .functor AND 1, L_0x60000360e940, v0x60000354f720_0, C4<1>, C4<1>;
L_0x600002c1da40 .functor OR 1, L_0x60000360e8a0, L_0x600002c1db90, C4<0>, C4<0>;
L_0x600002c1dab0 .functor AND 1, L_0x12809a4a0, L_0x600002c1da40, C4<1>, C4<1>;
L_0x600002c1d960 .functor AND 1, L_0x600002c1dab0, L_0x60000360ea80, C4<1>, C4<1>;
v0x600003521440_0 .net *"_ivl_0", 2 0, L_0x60000360e6c0;  1 drivers
L_0x1280988c8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000035214d0_0 .net/2u *"_ivl_11", 2 0, L_0x1280988c8;  1 drivers
v0x600003521560_0 .net *"_ivl_13", 0 0, L_0x60000360e8a0;  1 drivers
L_0x128098910 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000035215f0_0 .net/2u *"_ivl_15", 2 0, L_0x128098910;  1 drivers
v0x600003521680_0 .net *"_ivl_17", 0 0, L_0x60000360e940;  1 drivers
v0x600003521710_0 .net *"_ivl_20", 0 0, L_0x600002c1db90;  1 drivers
v0x6000035217a0_0 .net *"_ivl_22", 0 0, L_0x600002c1da40;  1 drivers
v0x600003521830_0 .net *"_ivl_24", 0 0, L_0x600002c1dab0;  1 drivers
v0x6000035218c0_0 .net *"_ivl_25", 31 0, L_0x60000360e9e0;  1 drivers
L_0x128098958 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003521950_0 .net *"_ivl_28", 15 0, L_0x128098958;  1 drivers
L_0x1280989a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000035219e0_0 .net/2u *"_ivl_29", 31 0, L_0x1280989a0;  1 drivers
L_0x128098838 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003521a70_0 .net *"_ivl_3", 0 0, L_0x128098838;  1 drivers
v0x600003521b00_0 .net *"_ivl_31", 0 0, L_0x60000360ea80;  1 drivers
L_0x128098880 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600003521b90_0 .net/2u *"_ivl_4", 2 0, L_0x128098880;  1 drivers
v0x600003521c20_0 .net *"_ivl_6", 0 0, L_0x60000360e760;  1 drivers
v0x600003521cb0_0 .net "do_clear", 0 0, L_0x600002c1d960;  1 drivers
v0x600003521d40_0 .net "load_weight", 0 0, L_0x600002c1db20;  1 drivers
v0x600003521dd0_0 .net "weight_in", 7 0, L_0x60000360e800;  1 drivers
L_0x60000360e6c0 .concat [ 2 1 0 0], v0x600003540c60_0, L_0x128098838;
L_0x60000360e760 .cmp/eq 3, L_0x60000360e6c0, L_0x128098880;
L_0x60000360e8a0 .cmp/eq 3, v0x600003536a30_0, L_0x1280988c8;
L_0x60000360e940 .cmp/eq 3, v0x600003536a30_0, L_0x128098910;
L_0x60000360e9e0 .concat [ 16 16 0 0], v0x600003536130_0, L_0x128098958;
L_0x60000360ea80 .cmp/eq 32, L_0x60000360e9e0, L_0x1280989a0;
S_0x1236701c0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x123672810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002916a80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002916ac0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003520900_0 .net *"_ivl_11", 0 0, L_0x60000360ed00;  1 drivers
v0x600003520990_0 .net *"_ivl_12", 15 0, L_0x60000360eda0;  1 drivers
v0x600003520a20_0 .net/s *"_ivl_4", 15 0, L_0x60000360eb20;  1 drivers
v0x600003520ab0_0 .net/s *"_ivl_6", 15 0, L_0x60000360ebc0;  1 drivers
v0x600003520b40_0 .net/s "a_signed", 7 0, v0x600003520cf0_0;  1 drivers
v0x600003520bd0_0 .net "act_in", 7 0, v0x60000352f690_0;  alias, 1 drivers
v0x600003520c60_0 .var "act_out", 7 0;
v0x600003520cf0_0 .var "act_reg", 7 0;
v0x600003520d80_0 .net "clear_acc", 0 0, L_0x600002c1d960;  alias, 1 drivers
v0x600003520e10_0 .net "clk", 0 0, v0x6000035420a0_0;  alias, 1 drivers
v0x600003520ea0_0 .net "enable", 0 0, L_0x600002c117a0;  alias, 1 drivers
v0x600003520f30_0 .net "load_weight", 0 0, L_0x600002c1db20;  alias, 1 drivers
v0x600003520fc0_0 .net/s "product", 15 0, L_0x60000360ec60;  1 drivers
v0x600003521050_0 .net/s "product_ext", 31 0, L_0x60000360ee40;  1 drivers
v0x6000035210e0_0 .net "psum_in", 31 0, L_0x1280985b0;  alias, 1 drivers
v0x600003521170_0 .var "psum_out", 31 0;
v0x600003521200_0 .net "rst_n", 0 0, v0x600003542910_0;  alias, 1 drivers
v0x600003521290_0 .net/s "w_signed", 7 0, v0x6000035213b0_0;  1 drivers
v0x600003521320_0 .net "weight_in", 7 0, L_0x60000360e800;  alias, 1 drivers
v0x6000035213b0_0 .var "weight_reg", 7 0;
L_0x60000360eb20 .extend/s 16, v0x600003520cf0_0;
L_0x60000360ebc0 .extend/s 16, v0x6000035213b0_0;
L_0x60000360ec60 .arith/mult 16, L_0x60000360eb20, L_0x60000360ebc0;
L_0x60000360ed00 .part L_0x60000360ec60, 15, 1;
LS_0x60000360eda0_0_0 .concat [ 1 1 1 1], L_0x60000360ed00, L_0x60000360ed00, L_0x60000360ed00, L_0x60000360ed00;
LS_0x60000360eda0_0_4 .concat [ 1 1 1 1], L_0x60000360ed00, L_0x60000360ed00, L_0x60000360ed00, L_0x60000360ed00;
LS_0x60000360eda0_0_8 .concat [ 1 1 1 1], L_0x60000360ed00, L_0x60000360ed00, L_0x60000360ed00, L_0x60000360ed00;
LS_0x60000360eda0_0_12 .concat [ 1 1 1 1], L_0x60000360ed00, L_0x60000360ed00, L_0x60000360ed00, L_0x60000360ed00;
L_0x60000360eda0 .concat [ 4 4 4 4], LS_0x60000360eda0_0_0, LS_0x60000360eda0_0_4, LS_0x60000360eda0_0_8, LS_0x60000360eda0_0_12;
L_0x60000360ee40 .concat [ 16 16 0 0], L_0x60000360ec60, L_0x60000360eda0;
S_0x123620760 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x123679b00;
 .timescale 0 0;
P_0x600001256b00 .param/l "col" 1 7 214, +C4<010>;
L_0x600002c1ea00 .functor AND 1, v0x600003540cf0_0, L_0x60000360ef80, C4<1>, C4<1>;
L_0x600002c1e990 .functor AND 1, L_0x60000360f160, v0x60000354f720_0, C4<1>, C4<1>;
L_0x600002c1e920 .functor OR 1, L_0x60000360f0c0, L_0x600002c1e990, C4<0>, C4<0>;
L_0x600002c1d3b0 .functor AND 1, L_0x12809a4a0, L_0x600002c1e920, C4<1>, C4<1>;
L_0x600002c1ce00 .functor AND 1, L_0x600002c1d3b0, L_0x60000360f2a0, C4<1>, C4<1>;
v0x6000035229a0_0 .net *"_ivl_0", 3 0, L_0x60000360eee0;  1 drivers
L_0x128098a78 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003522a30_0 .net/2u *"_ivl_11", 2 0, L_0x128098a78;  1 drivers
v0x600003522ac0_0 .net *"_ivl_13", 0 0, L_0x60000360f0c0;  1 drivers
L_0x128098ac0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003522b50_0 .net/2u *"_ivl_15", 2 0, L_0x128098ac0;  1 drivers
v0x600003522be0_0 .net *"_ivl_17", 0 0, L_0x60000360f160;  1 drivers
v0x600003522c70_0 .net *"_ivl_20", 0 0, L_0x600002c1e990;  1 drivers
v0x600003522d00_0 .net *"_ivl_22", 0 0, L_0x600002c1e920;  1 drivers
v0x600003522d90_0 .net *"_ivl_24", 0 0, L_0x600002c1d3b0;  1 drivers
v0x600003522e20_0 .net *"_ivl_25", 31 0, L_0x60000360f200;  1 drivers
L_0x128098b08 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003522eb0_0 .net *"_ivl_28", 15 0, L_0x128098b08;  1 drivers
L_0x128098b50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003522f40_0 .net/2u *"_ivl_29", 31 0, L_0x128098b50;  1 drivers
L_0x1280989e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600003522fd0_0 .net *"_ivl_3", 1 0, L_0x1280989e8;  1 drivers
v0x600003523060_0 .net *"_ivl_31", 0 0, L_0x60000360f2a0;  1 drivers
L_0x128098a30 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x6000035230f0_0 .net/2u *"_ivl_4", 3 0, L_0x128098a30;  1 drivers
v0x600003523180_0 .net *"_ivl_6", 0 0, L_0x60000360ef80;  1 drivers
v0x600003523210_0 .net "do_clear", 0 0, L_0x600002c1ce00;  1 drivers
v0x6000035232a0_0 .net "load_weight", 0 0, L_0x600002c1ea00;  1 drivers
v0x600003523330_0 .net "weight_in", 7 0, L_0x60000360f020;  1 drivers
L_0x60000360eee0 .concat [ 2 2 0 0], v0x600003540c60_0, L_0x1280989e8;
L_0x60000360ef80 .cmp/eq 4, L_0x60000360eee0, L_0x128098a30;
L_0x60000360f0c0 .cmp/eq 3, v0x600003536a30_0, L_0x128098a78;
L_0x60000360f160 .cmp/eq 3, v0x600003536a30_0, L_0x128098ac0;
L_0x60000360f200 .concat [ 16 16 0 0], v0x600003536130_0, L_0x128098b08;
L_0x60000360f2a0 .cmp/eq 32, L_0x60000360f200, L_0x128098b50;
S_0x1236208d0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x123620760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002916b00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002916b40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003521e60_0 .net *"_ivl_11", 0 0, L_0x60000360f520;  1 drivers
v0x600003521ef0_0 .net *"_ivl_12", 15 0, L_0x60000360f5c0;  1 drivers
v0x600003521f80_0 .net/s *"_ivl_4", 15 0, L_0x60000360f340;  1 drivers
v0x600003522010_0 .net/s *"_ivl_6", 15 0, L_0x60000360f3e0;  1 drivers
v0x6000035220a0_0 .net/s "a_signed", 7 0, v0x600003522250_0;  1 drivers
v0x600003522130_0 .net "act_in", 7 0, v0x600003520c60_0;  alias, 1 drivers
v0x6000035221c0_0 .var "act_out", 7 0;
v0x600003522250_0 .var "act_reg", 7 0;
v0x6000035222e0_0 .net "clear_acc", 0 0, L_0x600002c1ce00;  alias, 1 drivers
v0x600003522370_0 .net "clk", 0 0, v0x6000035420a0_0;  alias, 1 drivers
v0x600003522400_0 .net "enable", 0 0, L_0x600002c117a0;  alias, 1 drivers
v0x600003522490_0 .net "load_weight", 0 0, L_0x600002c1ea00;  alias, 1 drivers
v0x600003522520_0 .net/s "product", 15 0, L_0x60000360f480;  1 drivers
v0x6000035225b0_0 .net/s "product_ext", 31 0, L_0x60000360f660;  1 drivers
v0x600003522640_0 .net "psum_in", 31 0, L_0x1280985f8;  alias, 1 drivers
v0x6000035226d0_0 .var "psum_out", 31 0;
v0x600003522760_0 .net "rst_n", 0 0, v0x600003542910_0;  alias, 1 drivers
v0x6000035227f0_0 .net/s "w_signed", 7 0, v0x600003522910_0;  1 drivers
v0x600003522880_0 .net "weight_in", 7 0, L_0x60000360f020;  alias, 1 drivers
v0x600003522910_0 .var "weight_reg", 7 0;
L_0x60000360f340 .extend/s 16, v0x600003522250_0;
L_0x60000360f3e0 .extend/s 16, v0x600003522910_0;
L_0x60000360f480 .arith/mult 16, L_0x60000360f340, L_0x60000360f3e0;
L_0x60000360f520 .part L_0x60000360f480, 15, 1;
LS_0x60000360f5c0_0_0 .concat [ 1 1 1 1], L_0x60000360f520, L_0x60000360f520, L_0x60000360f520, L_0x60000360f520;
LS_0x60000360f5c0_0_4 .concat [ 1 1 1 1], L_0x60000360f520, L_0x60000360f520, L_0x60000360f520, L_0x60000360f520;
LS_0x60000360f5c0_0_8 .concat [ 1 1 1 1], L_0x60000360f520, L_0x60000360f520, L_0x60000360f520, L_0x60000360f520;
LS_0x60000360f5c0_0_12 .concat [ 1 1 1 1], L_0x60000360f520, L_0x60000360f520, L_0x60000360f520, L_0x60000360f520;
L_0x60000360f5c0 .concat [ 4 4 4 4], LS_0x60000360f5c0_0_0, LS_0x60000360f5c0_0_4, LS_0x60000360f5c0_0_8, LS_0x60000360f5c0_0_12;
L_0x60000360f660 .concat [ 16 16 0 0], L_0x60000360f480, L_0x60000360f5c0;
S_0x12360baa0 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x123679b00;
 .timescale 0 0;
P_0x6000012569c0 .param/l "col" 1 7 214, +C4<011>;
L_0x600002c1c0e0 .functor AND 1, v0x600003540cf0_0, L_0x60000360f7a0, C4<1>, C4<1>;
L_0x600002c1cf50 .functor AND 1, L_0x60000360f980, v0x60000354f720_0, C4<1>, C4<1>;
L_0x600002c1cee0 .functor OR 1, L_0x60000360f8e0, L_0x600002c1cf50, C4<0>, C4<0>;
L_0x600002c1ce70 .functor AND 1, L_0x12809a4a0, L_0x600002c1cee0, C4<1>, C4<1>;
L_0x600002c1d2d0 .functor AND 1, L_0x600002c1ce70, L_0x60000360fac0, C4<1>, C4<1>;
v0x600003523f00_0 .net *"_ivl_0", 3 0, L_0x60000360f700;  1 drivers
L_0x128098c28 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003524000_0 .net/2u *"_ivl_11", 2 0, L_0x128098c28;  1 drivers
v0x600003524090_0 .net *"_ivl_13", 0 0, L_0x60000360f8e0;  1 drivers
L_0x128098c70 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003524120_0 .net/2u *"_ivl_15", 2 0, L_0x128098c70;  1 drivers
v0x6000035241b0_0 .net *"_ivl_17", 0 0, L_0x60000360f980;  1 drivers
v0x600003524240_0 .net *"_ivl_20", 0 0, L_0x600002c1cf50;  1 drivers
v0x6000035242d0_0 .net *"_ivl_22", 0 0, L_0x600002c1cee0;  1 drivers
v0x600003524360_0 .net *"_ivl_24", 0 0, L_0x600002c1ce70;  1 drivers
v0x6000035243f0_0 .net *"_ivl_25", 31 0, L_0x60000360fa20;  1 drivers
L_0x128098cb8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003524480_0 .net *"_ivl_28", 15 0, L_0x128098cb8;  1 drivers
L_0x128098d00 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003524510_0 .net/2u *"_ivl_29", 31 0, L_0x128098d00;  1 drivers
L_0x128098b98 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000035245a0_0 .net *"_ivl_3", 1 0, L_0x128098b98;  1 drivers
v0x600003524630_0 .net *"_ivl_31", 0 0, L_0x60000360fac0;  1 drivers
L_0x128098be0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x6000035246c0_0 .net/2u *"_ivl_4", 3 0, L_0x128098be0;  1 drivers
v0x600003524750_0 .net *"_ivl_6", 0 0, L_0x60000360f7a0;  1 drivers
v0x6000035247e0_0 .net "do_clear", 0 0, L_0x600002c1d2d0;  1 drivers
v0x600003524870_0 .net "load_weight", 0 0, L_0x600002c1c0e0;  1 drivers
v0x600003524900_0 .net "weight_in", 7 0, L_0x60000360f840;  1 drivers
L_0x60000360f700 .concat [ 2 2 0 0], v0x600003540c60_0, L_0x128098b98;
L_0x60000360f7a0 .cmp/eq 4, L_0x60000360f700, L_0x128098be0;
L_0x60000360f8e0 .cmp/eq 3, v0x600003536a30_0, L_0x128098c28;
L_0x60000360f980 .cmp/eq 3, v0x600003536a30_0, L_0x128098c70;
L_0x60000360fa20 .concat [ 16 16 0 0], v0x600003536130_0, L_0x128098cb8;
L_0x60000360fac0 .cmp/eq 32, L_0x60000360fa20, L_0x128098d00;
S_0x12360bc10 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12360baa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002916c80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002916cc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000035233c0_0 .net *"_ivl_11", 0 0, L_0x60000360fd40;  1 drivers
v0x600003523450_0 .net *"_ivl_12", 15 0, L_0x60000360fde0;  1 drivers
v0x6000035234e0_0 .net/s *"_ivl_4", 15 0, L_0x60000360fb60;  1 drivers
v0x600003523570_0 .net/s *"_ivl_6", 15 0, L_0x60000360fc00;  1 drivers
v0x600003523600_0 .net/s "a_signed", 7 0, v0x6000035237b0_0;  1 drivers
v0x600003523690_0 .net "act_in", 7 0, v0x6000035221c0_0;  alias, 1 drivers
v0x600003523720_0 .var "act_out", 7 0;
v0x6000035237b0_0 .var "act_reg", 7 0;
v0x600003523840_0 .net "clear_acc", 0 0, L_0x600002c1d2d0;  alias, 1 drivers
v0x6000035238d0_0 .net "clk", 0 0, v0x6000035420a0_0;  alias, 1 drivers
v0x600003523960_0 .net "enable", 0 0, L_0x600002c117a0;  alias, 1 drivers
v0x6000035239f0_0 .net "load_weight", 0 0, L_0x600002c1c0e0;  alias, 1 drivers
v0x600003523a80_0 .net/s "product", 15 0, L_0x60000360fca0;  1 drivers
v0x600003523b10_0 .net/s "product_ext", 31 0, L_0x60000360fe80;  1 drivers
v0x600003523ba0_0 .net "psum_in", 31 0, L_0x128098640;  alias, 1 drivers
v0x600003523c30_0 .var "psum_out", 31 0;
v0x600003523cc0_0 .net "rst_n", 0 0, v0x600003542910_0;  alias, 1 drivers
v0x600003523d50_0 .net/s "w_signed", 7 0, v0x600003523e70_0;  1 drivers
v0x600003523de0_0 .net "weight_in", 7 0, L_0x60000360f840;  alias, 1 drivers
v0x600003523e70_0 .var "weight_reg", 7 0;
L_0x60000360fb60 .extend/s 16, v0x6000035237b0_0;
L_0x60000360fc00 .extend/s 16, v0x600003523e70_0;
L_0x60000360fca0 .arith/mult 16, L_0x60000360fb60, L_0x60000360fc00;
L_0x60000360fd40 .part L_0x60000360fca0, 15, 1;
LS_0x60000360fde0_0_0 .concat [ 1 1 1 1], L_0x60000360fd40, L_0x60000360fd40, L_0x60000360fd40, L_0x60000360fd40;
LS_0x60000360fde0_0_4 .concat [ 1 1 1 1], L_0x60000360fd40, L_0x60000360fd40, L_0x60000360fd40, L_0x60000360fd40;
LS_0x60000360fde0_0_8 .concat [ 1 1 1 1], L_0x60000360fd40, L_0x60000360fd40, L_0x60000360fd40, L_0x60000360fd40;
LS_0x60000360fde0_0_12 .concat [ 1 1 1 1], L_0x60000360fd40, L_0x60000360fd40, L_0x60000360fd40, L_0x60000360fd40;
L_0x60000360fde0 .concat [ 4 4 4 4], LS_0x60000360fde0_0_0, LS_0x60000360fde0_0_4, LS_0x60000360fde0_0_8, LS_0x60000360fde0_0_12;
L_0x60000360fe80 .concat [ 16 16 0 0], L_0x60000360fca0, L_0x60000360fde0;
S_0x123619c40 .scope generate, "pe_row[1]" "pe_row[1]" 7 213, 7 213 0, S_0x1236b0470;
 .timescale 0 0;
P_0x600001256cc0 .param/l "row" 1 7 213, +C4<01>;
S_0x123619db0 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x123619c40;
 .timescale 0 0;
P_0x600001256d40 .param/l "col" 1 7 214, +C4<00>;
L_0x600002c1f410 .functor AND 1, v0x600003540cf0_0, L_0x60000360bb60, C4<1>, C4<1>;
L_0x600002c1f4f0 .functor AND 1, L_0x60000360be80, v0x60000354f720_0, C4<1>, C4<1>;
L_0x600002c1f560 .functor OR 1, L_0x60000360b7a0, L_0x600002c1f4f0, C4<0>, C4<0>;
L_0x600002c1f5d0 .functor AND 1, L_0x12809a4a0, L_0x600002c1f560, C4<1>, C4<1>;
L_0x600002c1f640 .functor AND 1, L_0x600002c1f5d0, L_0x60000360bd40, C4<1>, C4<1>;
v0x6000035254d0_0 .net *"_ivl_0", 2 0, L_0x60000360ff20;  1 drivers
L_0x128098dd8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003525560_0 .net/2u *"_ivl_11", 2 0, L_0x128098dd8;  1 drivers
v0x6000035255f0_0 .net *"_ivl_13", 0 0, L_0x60000360b7a0;  1 drivers
L_0x128098e20 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003525680_0 .net/2u *"_ivl_15", 2 0, L_0x128098e20;  1 drivers
v0x600003525710_0 .net *"_ivl_17", 0 0, L_0x60000360be80;  1 drivers
v0x6000035257a0_0 .net *"_ivl_20", 0 0, L_0x600002c1f4f0;  1 drivers
v0x600003525830_0 .net *"_ivl_22", 0 0, L_0x600002c1f560;  1 drivers
v0x6000035258c0_0 .net *"_ivl_24", 0 0, L_0x600002c1f5d0;  1 drivers
v0x600003525950_0 .net *"_ivl_25", 31 0, L_0x60000360b660;  1 drivers
L_0x128098e68 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000035259e0_0 .net *"_ivl_28", 15 0, L_0x128098e68;  1 drivers
L_0x128098eb0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003525a70_0 .net/2u *"_ivl_29", 31 0, L_0x128098eb0;  1 drivers
L_0x128098d48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003525b00_0 .net *"_ivl_3", 0 0, L_0x128098d48;  1 drivers
v0x600003525b90_0 .net *"_ivl_31", 0 0, L_0x60000360bd40;  1 drivers
L_0x128098d90 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003525c20_0 .net/2u *"_ivl_4", 2 0, L_0x128098d90;  1 drivers
v0x600003525cb0_0 .net *"_ivl_6", 0 0, L_0x60000360bb60;  1 drivers
v0x600003525d40_0 .net "do_clear", 0 0, L_0x600002c1f640;  1 drivers
v0x600003525dd0_0 .net "load_weight", 0 0, L_0x600002c1f410;  1 drivers
v0x600003525e60_0 .net "weight_in", 7 0, L_0x60000360ba20;  1 drivers
L_0x60000360ff20 .concat [ 2 1 0 0], v0x600003540c60_0, L_0x128098d48;
L_0x60000360bb60 .cmp/eq 3, L_0x60000360ff20, L_0x128098d90;
L_0x60000360b7a0 .cmp/eq 3, v0x600003536a30_0, L_0x128098dd8;
L_0x60000360be80 .cmp/eq 3, v0x600003536a30_0, L_0x128098e20;
L_0x60000360b660 .concat [ 16 16 0 0], v0x600003536130_0, L_0x128098e68;
L_0x60000360bd40 .cmp/eq 32, L_0x60000360b660, L_0x128098eb0;
S_0x12361c0a0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x123619db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002916d00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002916d40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003524990_0 .net *"_ivl_11", 0 0, L_0x60000360bac0;  1 drivers
v0x600003524a20_0 .net *"_ivl_12", 15 0, L_0x60000360b2a0;  1 drivers
v0x600003524ab0_0 .net/s *"_ivl_4", 15 0, L_0x60000360b520;  1 drivers
v0x600003524b40_0 .net/s *"_ivl_6", 15 0, L_0x60000360bc00;  1 drivers
v0x600003524bd0_0 .net/s "a_signed", 7 0, v0x600003524d80_0;  1 drivers
v0x600003524c60_0 .net "act_in", 7 0, L_0x600002c1df80;  alias, 1 drivers
v0x600003524cf0_0 .var "act_out", 7 0;
v0x600003524d80_0 .var "act_reg", 7 0;
v0x600003524e10_0 .net "clear_acc", 0 0, L_0x600002c1f640;  alias, 1 drivers
v0x600003524ea0_0 .net "clk", 0 0, v0x6000035420a0_0;  alias, 1 drivers
v0x600003524f30_0 .net "enable", 0 0, L_0x600002c117a0;  alias, 1 drivers
v0x600003524fc0_0 .net "load_weight", 0 0, L_0x600002c1f410;  alias, 1 drivers
v0x600003525050_0 .net/s "product", 15 0, L_0x60000360b200;  1 drivers
v0x6000035250e0_0 .net/s "product_ext", 31 0, L_0x60000360b980;  1 drivers
v0x600003525170_0 .net "psum_in", 31 0, v0x60000352fba0_0;  alias, 1 drivers
v0x600003525200_0 .var "psum_out", 31 0;
v0x600003525290_0 .net "rst_n", 0 0, v0x600003542910_0;  alias, 1 drivers
v0x600003525320_0 .net/s "w_signed", 7 0, v0x600003525440_0;  1 drivers
v0x6000035253b0_0 .net "weight_in", 7 0, L_0x60000360ba20;  alias, 1 drivers
v0x600003525440_0 .var "weight_reg", 7 0;
L_0x60000360b520 .extend/s 16, v0x600003524d80_0;
L_0x60000360bc00 .extend/s 16, v0x600003525440_0;
L_0x60000360b200 .arith/mult 16, L_0x60000360b520, L_0x60000360bc00;
L_0x60000360bac0 .part L_0x60000360b200, 15, 1;
LS_0x60000360b2a0_0_0 .concat [ 1 1 1 1], L_0x60000360bac0, L_0x60000360bac0, L_0x60000360bac0, L_0x60000360bac0;
LS_0x60000360b2a0_0_4 .concat [ 1 1 1 1], L_0x60000360bac0, L_0x60000360bac0, L_0x60000360bac0, L_0x60000360bac0;
LS_0x60000360b2a0_0_8 .concat [ 1 1 1 1], L_0x60000360bac0, L_0x60000360bac0, L_0x60000360bac0, L_0x60000360bac0;
LS_0x60000360b2a0_0_12 .concat [ 1 1 1 1], L_0x60000360bac0, L_0x60000360bac0, L_0x60000360bac0, L_0x60000360bac0;
L_0x60000360b2a0 .concat [ 4 4 4 4], LS_0x60000360b2a0_0_0, LS_0x60000360b2a0_0_4, LS_0x60000360b2a0_0_8, LS_0x60000360b2a0_0_12;
L_0x60000360b980 .concat [ 16 16 0 0], L_0x60000360b200, L_0x60000360b2a0;
S_0x12361c210 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x123619c40;
 .timescale 0 0;
P_0x600001256980 .param/l "col" 1 7 214, +C4<01>;
L_0x600002c1f790 .functor AND 1, v0x600003540cf0_0, L_0x60000360b840, C4<1>, C4<1>;
L_0x600002c1f800 .functor AND 1, L_0x60000360b480, v0x60000354f720_0, C4<1>, C4<1>;
L_0x600002c1f870 .functor OR 1, L_0x60000360b700, L_0x600002c1f800, C4<0>, C4<0>;
L_0x600002c1f8e0 .functor AND 1, L_0x12809a4a0, L_0x600002c1f870, C4<1>, C4<1>;
L_0x600002c1f950 .functor AND 1, L_0x600002c1f8e0, L_0x60000360b0c0, C4<1>, C4<1>;
v0x600003526a30_0 .net *"_ivl_0", 2 0, L_0x60000360b340;  1 drivers
L_0x128098f88 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003526ac0_0 .net/2u *"_ivl_11", 2 0, L_0x128098f88;  1 drivers
v0x600003526b50_0 .net *"_ivl_13", 0 0, L_0x60000360b700;  1 drivers
L_0x128098fd0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003526be0_0 .net/2u *"_ivl_15", 2 0, L_0x128098fd0;  1 drivers
v0x600003526c70_0 .net *"_ivl_17", 0 0, L_0x60000360b480;  1 drivers
v0x600003526d00_0 .net *"_ivl_20", 0 0, L_0x600002c1f800;  1 drivers
v0x600003526d90_0 .net *"_ivl_22", 0 0, L_0x600002c1f870;  1 drivers
v0x600003526e20_0 .net *"_ivl_24", 0 0, L_0x600002c1f8e0;  1 drivers
v0x600003526eb0_0 .net *"_ivl_25", 31 0, L_0x60000360b5c0;  1 drivers
L_0x128099018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003526f40_0 .net *"_ivl_28", 15 0, L_0x128099018;  1 drivers
L_0x128099060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003526fd0_0 .net/2u *"_ivl_29", 31 0, L_0x128099060;  1 drivers
L_0x128098ef8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003527060_0 .net *"_ivl_3", 0 0, L_0x128098ef8;  1 drivers
v0x6000035270f0_0 .net *"_ivl_31", 0 0, L_0x60000360b0c0;  1 drivers
L_0x128098f40 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600003527180_0 .net/2u *"_ivl_4", 2 0, L_0x128098f40;  1 drivers
v0x600003527210_0 .net *"_ivl_6", 0 0, L_0x60000360b840;  1 drivers
v0x6000035272a0_0 .net "do_clear", 0 0, L_0x600002c1f950;  1 drivers
v0x600003527330_0 .net "load_weight", 0 0, L_0x600002c1f790;  1 drivers
v0x6000035273c0_0 .net "weight_in", 7 0, L_0x60000360b3e0;  1 drivers
L_0x60000360b340 .concat [ 2 1 0 0], v0x600003540c60_0, L_0x128098ef8;
L_0x60000360b840 .cmp/eq 3, L_0x60000360b340, L_0x128098f40;
L_0x60000360b700 .cmp/eq 3, v0x600003536a30_0, L_0x128098f88;
L_0x60000360b480 .cmp/eq 3, v0x600003536a30_0, L_0x128098fd0;
L_0x60000360b5c0 .concat [ 16 16 0 0], v0x600003536130_0, L_0x128099018;
L_0x60000360b0c0 .cmp/eq 32, L_0x60000360b5c0, L_0x128099060;
S_0x12360ff40 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12361c210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002916d80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002916dc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003525ef0_0 .net *"_ivl_11", 0 0, L_0x60000360ae40;  1 drivers
v0x600003525f80_0 .net *"_ivl_12", 15 0, L_0x60000360aee0;  1 drivers
v0x600003526010_0 .net/s *"_ivl_4", 15 0, L_0x60000360b160;  1 drivers
v0x6000035260a0_0 .net/s *"_ivl_6", 15 0, L_0x60000360af80;  1 drivers
v0x600003526130_0 .net/s "a_signed", 7 0, v0x6000035262e0_0;  1 drivers
v0x6000035261c0_0 .net "act_in", 7 0, v0x600003524cf0_0;  alias, 1 drivers
v0x600003526250_0 .var "act_out", 7 0;
v0x6000035262e0_0 .var "act_reg", 7 0;
v0x600003526370_0 .net "clear_acc", 0 0, L_0x600002c1f950;  alias, 1 drivers
v0x600003526400_0 .net "clk", 0 0, v0x6000035420a0_0;  alias, 1 drivers
v0x600003526490_0 .net "enable", 0 0, L_0x600002c117a0;  alias, 1 drivers
v0x600003526520_0 .net "load_weight", 0 0, L_0x600002c1f790;  alias, 1 drivers
v0x6000035265b0_0 .net/s "product", 15 0, L_0x60000360b020;  1 drivers
v0x600003526640_0 .net/s "product_ext", 31 0, L_0x60000360ad00;  1 drivers
v0x6000035266d0_0 .net "psum_in", 31 0, v0x600003521170_0;  alias, 1 drivers
v0x600003526760_0 .var "psum_out", 31 0;
v0x6000035267f0_0 .net "rst_n", 0 0, v0x600003542910_0;  alias, 1 drivers
v0x600003526880_0 .net/s "w_signed", 7 0, v0x6000035269a0_0;  1 drivers
v0x600003526910_0 .net "weight_in", 7 0, L_0x60000360b3e0;  alias, 1 drivers
v0x6000035269a0_0 .var "weight_reg", 7 0;
L_0x60000360b160 .extend/s 16, v0x6000035262e0_0;
L_0x60000360af80 .extend/s 16, v0x6000035269a0_0;
L_0x60000360b020 .arith/mult 16, L_0x60000360b160, L_0x60000360af80;
L_0x60000360ae40 .part L_0x60000360b020, 15, 1;
LS_0x60000360aee0_0_0 .concat [ 1 1 1 1], L_0x60000360ae40, L_0x60000360ae40, L_0x60000360ae40, L_0x60000360ae40;
LS_0x60000360aee0_0_4 .concat [ 1 1 1 1], L_0x60000360ae40, L_0x60000360ae40, L_0x60000360ae40, L_0x60000360ae40;
LS_0x60000360aee0_0_8 .concat [ 1 1 1 1], L_0x60000360ae40, L_0x60000360ae40, L_0x60000360ae40, L_0x60000360ae40;
LS_0x60000360aee0_0_12 .concat [ 1 1 1 1], L_0x60000360ae40, L_0x60000360ae40, L_0x60000360ae40, L_0x60000360ae40;
L_0x60000360aee0 .concat [ 4 4 4 4], LS_0x60000360aee0_0_0, LS_0x60000360aee0_0_4, LS_0x60000360aee0_0_8, LS_0x60000360aee0_0_12;
L_0x60000360ad00 .concat [ 16 16 0 0], L_0x60000360b020, L_0x60000360aee0;
S_0x1236100b0 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x123619c40;
 .timescale 0 0;
P_0x600001256f00 .param/l "col" 1 7 214, +C4<010>;
L_0x600002c1faa0 .functor AND 1, v0x600003540cf0_0, L_0x60000360abc0, C4<1>, C4<1>;
L_0x600002c1f480 .functor AND 1, L_0x60000360ab20, v0x60000354f720_0, C4<1>, C4<1>;
L_0x600002c1fb10 .functor OR 1, L_0x60000360aa80, L_0x600002c1f480, C4<0>, C4<0>;
L_0x600002c1fb80 .functor AND 1, L_0x12809a4a0, L_0x600002c1fb10, C4<1>, C4<1>;
L_0x600002c1fbf0 .functor AND 1, L_0x600002c1fb80, L_0x60000360a9e0, C4<1>, C4<1>;
v0x600003538000_0 .net *"_ivl_0", 3 0, L_0x60000360ada0;  1 drivers
L_0x128099138 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003538090_0 .net/2u *"_ivl_11", 2 0, L_0x128099138;  1 drivers
v0x600003538120_0 .net *"_ivl_13", 0 0, L_0x60000360aa80;  1 drivers
L_0x128099180 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000035381b0_0 .net/2u *"_ivl_15", 2 0, L_0x128099180;  1 drivers
v0x600003538240_0 .net *"_ivl_17", 0 0, L_0x60000360ab20;  1 drivers
v0x6000035382d0_0 .net *"_ivl_20", 0 0, L_0x600002c1f480;  1 drivers
v0x600003538360_0 .net *"_ivl_22", 0 0, L_0x600002c1fb10;  1 drivers
v0x6000035383f0_0 .net *"_ivl_24", 0 0, L_0x600002c1fb80;  1 drivers
v0x600003538480_0 .net *"_ivl_25", 31 0, L_0x60000360a940;  1 drivers
L_0x1280991c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003538510_0 .net *"_ivl_28", 15 0, L_0x1280991c8;  1 drivers
L_0x128099210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000035385a0_0 .net/2u *"_ivl_29", 31 0, L_0x128099210;  1 drivers
L_0x1280990a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600003538630_0 .net *"_ivl_3", 1 0, L_0x1280990a8;  1 drivers
v0x6000035386c0_0 .net *"_ivl_31", 0 0, L_0x60000360a9e0;  1 drivers
L_0x1280990f0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600003538750_0 .net/2u *"_ivl_4", 3 0, L_0x1280990f0;  1 drivers
v0x6000035387e0_0 .net *"_ivl_6", 0 0, L_0x60000360abc0;  1 drivers
v0x600003538870_0 .net "do_clear", 0 0, L_0x600002c1fbf0;  1 drivers
v0x600003538900_0 .net "load_weight", 0 0, L_0x600002c1faa0;  1 drivers
v0x600003538990_0 .net "weight_in", 7 0, L_0x60000360ac60;  1 drivers
L_0x60000360ada0 .concat [ 2 2 0 0], v0x600003540c60_0, L_0x1280990a8;
L_0x60000360abc0 .cmp/eq 4, L_0x60000360ada0, L_0x1280990f0;
L_0x60000360aa80 .cmp/eq 3, v0x600003536a30_0, L_0x128099138;
L_0x60000360ab20 .cmp/eq 3, v0x600003536a30_0, L_0x128099180;
L_0x60000360a940 .concat [ 16 16 0 0], v0x600003536130_0, L_0x1280991c8;
L_0x60000360a9e0 .cmp/eq 32, L_0x60000360a940, L_0x128099210;
S_0x123604b10 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x1236100b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002916e80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002916ec0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003527450_0 .net *"_ivl_11", 0 0, L_0x60000360a1c0;  1 drivers
v0x6000035274e0_0 .net *"_ivl_12", 15 0, L_0x600003609fe0;  1 drivers
v0x600003527570_0 .net/s *"_ivl_4", 15 0, L_0x60000360a620;  1 drivers
v0x600003527600_0 .net/s *"_ivl_6", 15 0, L_0x60000360a6c0;  1 drivers
v0x600003527690_0 .net/s "a_signed", 7 0, v0x600003527840_0;  1 drivers
v0x600003527720_0 .net "act_in", 7 0, v0x600003526250_0;  alias, 1 drivers
v0x6000035277b0_0 .var "act_out", 7 0;
v0x600003527840_0 .var "act_reg", 7 0;
v0x6000035278d0_0 .net "clear_acc", 0 0, L_0x600002c1fbf0;  alias, 1 drivers
v0x600003527960_0 .net "clk", 0 0, v0x6000035420a0_0;  alias, 1 drivers
v0x6000035279f0_0 .net "enable", 0 0, L_0x600002c117a0;  alias, 1 drivers
v0x600003527a80_0 .net "load_weight", 0 0, L_0x600002c1faa0;  alias, 1 drivers
v0x600003527b10_0 .net/s "product", 15 0, L_0x60000360a120;  1 drivers
v0x600003527ba0_0 .net/s "product_ext", 31 0, L_0x60000360a080;  1 drivers
v0x600003527c30_0 .net "psum_in", 31 0, v0x6000035226d0_0;  alias, 1 drivers
v0x600003527cc0_0 .var "psum_out", 31 0;
v0x600003527d50_0 .net "rst_n", 0 0, v0x600003542910_0;  alias, 1 drivers
v0x600003527de0_0 .net/s "w_signed", 7 0, v0x600003527f00_0;  1 drivers
v0x600003527e70_0 .net "weight_in", 7 0, L_0x60000360ac60;  alias, 1 drivers
v0x600003527f00_0 .var "weight_reg", 7 0;
L_0x60000360a620 .extend/s 16, v0x600003527840_0;
L_0x60000360a6c0 .extend/s 16, v0x600003527f00_0;
L_0x60000360a120 .arith/mult 16, L_0x60000360a620, L_0x60000360a6c0;
L_0x60000360a1c0 .part L_0x60000360a120, 15, 1;
LS_0x600003609fe0_0_0 .concat [ 1 1 1 1], L_0x60000360a1c0, L_0x60000360a1c0, L_0x60000360a1c0, L_0x60000360a1c0;
LS_0x600003609fe0_0_4 .concat [ 1 1 1 1], L_0x60000360a1c0, L_0x60000360a1c0, L_0x60000360a1c0, L_0x60000360a1c0;
LS_0x600003609fe0_0_8 .concat [ 1 1 1 1], L_0x60000360a1c0, L_0x60000360a1c0, L_0x60000360a1c0, L_0x60000360a1c0;
LS_0x600003609fe0_0_12 .concat [ 1 1 1 1], L_0x60000360a1c0, L_0x60000360a1c0, L_0x60000360a1c0, L_0x60000360a1c0;
L_0x600003609fe0 .concat [ 4 4 4 4], LS_0x600003609fe0_0_0, LS_0x600003609fe0_0_4, LS_0x600003609fe0_0_8, LS_0x600003609fe0_0_12;
L_0x60000360a080 .concat [ 16 16 0 0], L_0x60000360a120, L_0x600003609fe0;
S_0x123604c80 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x123619c40;
 .timescale 0 0;
P_0x600001257000 .param/l "col" 1 7 214, +C4<011>;
L_0x600002c1fd40 .functor AND 1, v0x600003540cf0_0, L_0x600003609f40, C4<1>, C4<1>;
L_0x600002c1fdb0 .functor AND 1, L_0x600003609c20, v0x60000354f720_0, C4<1>, C4<1>;
L_0x600002c1fe20 .functor OR 1, L_0x600003609e00, L_0x600002c1fdb0, C4<0>, C4<0>;
L_0x600002c1fe90 .functor AND 1, L_0x12809a4a0, L_0x600002c1fe20, C4<1>, C4<1>;
L_0x600002c1ff00 .functor AND 1, L_0x600002c1fe90, L_0x600003609ae0, C4<1>, C4<1>;
v0x600003539560_0 .net *"_ivl_0", 3 0, L_0x600003609ea0;  1 drivers
L_0x1280992e8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000035395f0_0 .net/2u *"_ivl_11", 2 0, L_0x1280992e8;  1 drivers
v0x600003539680_0 .net *"_ivl_13", 0 0, L_0x600003609e00;  1 drivers
L_0x128099330 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003539710_0 .net/2u *"_ivl_15", 2 0, L_0x128099330;  1 drivers
v0x6000035397a0_0 .net *"_ivl_17", 0 0, L_0x600003609c20;  1 drivers
v0x600003539830_0 .net *"_ivl_20", 0 0, L_0x600002c1fdb0;  1 drivers
v0x6000035398c0_0 .net *"_ivl_22", 0 0, L_0x600002c1fe20;  1 drivers
v0x600003539950_0 .net *"_ivl_24", 0 0, L_0x600002c1fe90;  1 drivers
v0x6000035399e0_0 .net *"_ivl_25", 31 0, L_0x600003609cc0;  1 drivers
L_0x128099378 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003539a70_0 .net *"_ivl_28", 15 0, L_0x128099378;  1 drivers
L_0x1280993c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003539b00_0 .net/2u *"_ivl_29", 31 0, L_0x1280993c0;  1 drivers
L_0x128099258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600003539b90_0 .net *"_ivl_3", 1 0, L_0x128099258;  1 drivers
v0x600003539c20_0 .net *"_ivl_31", 0 0, L_0x600003609ae0;  1 drivers
L_0x1280992a0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600003539cb0_0 .net/2u *"_ivl_4", 3 0, L_0x1280992a0;  1 drivers
v0x600003539d40_0 .net *"_ivl_6", 0 0, L_0x600003609f40;  1 drivers
v0x600003539dd0_0 .net "do_clear", 0 0, L_0x600002c1ff00;  1 drivers
v0x600003539e60_0 .net "load_weight", 0 0, L_0x600002c1fd40;  1 drivers
v0x600003539ef0_0 .net "weight_in", 7 0, L_0x600003609d60;  1 drivers
L_0x600003609ea0 .concat [ 2 2 0 0], v0x600003540c60_0, L_0x128099258;
L_0x600003609f40 .cmp/eq 4, L_0x600003609ea0, L_0x1280992a0;
L_0x600003609e00 .cmp/eq 3, v0x600003536a30_0, L_0x1280992e8;
L_0x600003609c20 .cmp/eq 3, v0x600003536a30_0, L_0x128099330;
L_0x600003609cc0 .concat [ 16 16 0 0], v0x600003536130_0, L_0x128099378;
L_0x600003609ae0 .cmp/eq 32, L_0x600003609cc0, L_0x1280993c0;
S_0x123616100 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x123604c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002916b80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002916bc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003538a20_0 .net *"_ivl_11", 0 0, L_0x600003609860;  1 drivers
v0x600003538ab0_0 .net *"_ivl_12", 15 0, L_0x600003609900;  1 drivers
v0x600003538b40_0 .net/s *"_ivl_4", 15 0, L_0x600003609b80;  1 drivers
v0x600003538bd0_0 .net/s *"_ivl_6", 15 0, L_0x6000036099a0;  1 drivers
v0x600003538c60_0 .net/s "a_signed", 7 0, v0x600003538e10_0;  1 drivers
v0x600003538cf0_0 .net "act_in", 7 0, v0x6000035277b0_0;  alias, 1 drivers
v0x600003538d80_0 .var "act_out", 7 0;
v0x600003538e10_0 .var "act_reg", 7 0;
v0x600003538ea0_0 .net "clear_acc", 0 0, L_0x600002c1ff00;  alias, 1 drivers
v0x600003538f30_0 .net "clk", 0 0, v0x6000035420a0_0;  alias, 1 drivers
v0x600003538fc0_0 .net "enable", 0 0, L_0x600002c117a0;  alias, 1 drivers
v0x600003539050_0 .net "load_weight", 0 0, L_0x600002c1fd40;  alias, 1 drivers
v0x6000035390e0_0 .net/s "product", 15 0, L_0x600003609a40;  1 drivers
v0x600003539170_0 .net/s "product_ext", 31 0, L_0x600003609720;  1 drivers
v0x600003539200_0 .net "psum_in", 31 0, v0x600003523c30_0;  alias, 1 drivers
v0x600003539290_0 .var "psum_out", 31 0;
v0x600003539320_0 .net "rst_n", 0 0, v0x600003542910_0;  alias, 1 drivers
v0x6000035393b0_0 .net/s "w_signed", 7 0, v0x6000035394d0_0;  1 drivers
v0x600003539440_0 .net "weight_in", 7 0, L_0x600003609d60;  alias, 1 drivers
v0x6000035394d0_0 .var "weight_reg", 7 0;
L_0x600003609b80 .extend/s 16, v0x600003538e10_0;
L_0x6000036099a0 .extend/s 16, v0x6000035394d0_0;
L_0x600003609a40 .arith/mult 16, L_0x600003609b80, L_0x6000036099a0;
L_0x600003609860 .part L_0x600003609a40, 15, 1;
LS_0x600003609900_0_0 .concat [ 1 1 1 1], L_0x600003609860, L_0x600003609860, L_0x600003609860, L_0x600003609860;
LS_0x600003609900_0_4 .concat [ 1 1 1 1], L_0x600003609860, L_0x600003609860, L_0x600003609860, L_0x600003609860;
LS_0x600003609900_0_8 .concat [ 1 1 1 1], L_0x600003609860, L_0x600003609860, L_0x600003609860, L_0x600003609860;
LS_0x600003609900_0_12 .concat [ 1 1 1 1], L_0x600003609860, L_0x600003609860, L_0x600003609860, L_0x600003609860;
L_0x600003609900 .concat [ 4 4 4 4], LS_0x600003609900_0_0, LS_0x600003609900_0_4, LS_0x600003609900_0_8, LS_0x600003609900_0_12;
L_0x600003609720 .concat [ 16 16 0 0], L_0x600003609a40, L_0x600003609900;
S_0x123616270 .scope generate, "pe_row[2]" "pe_row[2]" 7 213, 7 213 0, S_0x1236b0470;
 .timescale 0 0;
P_0x600001257100 .param/l "row" 1 7 213, +C4<010>;
S_0x12369ab30 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x123616270;
 .timescale 0 0;
P_0x600001257180 .param/l "col" 1 7 214, +C4<00>;
L_0x600002c1b800 .functor AND 1, v0x600003540cf0_0, L_0x6000036095e0, C4<1>, C4<1>;
L_0x600002c1b3a0 .functor AND 1, L_0x600003609540, v0x60000354f720_0, C4<1>, C4<1>;
L_0x600002c1af40 .functor OR 1, L_0x6000036094a0, L_0x600002c1b3a0, C4<0>, C4<0>;
L_0x600002c1aae0 .functor AND 1, L_0x12809a4a0, L_0x600002c1af40, C4<1>, C4<1>;
L_0x600002c1a680 .functor AND 1, L_0x600002c1aae0, L_0x600003609400, C4<1>, C4<1>;
v0x60000353aac0_0 .net *"_ivl_0", 2 0, L_0x6000036097c0;  1 drivers
L_0x128099498 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000353ab50_0 .net/2u *"_ivl_11", 2 0, L_0x128099498;  1 drivers
v0x60000353abe0_0 .net *"_ivl_13", 0 0, L_0x6000036094a0;  1 drivers
L_0x1280994e0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000353ac70_0 .net/2u *"_ivl_15", 2 0, L_0x1280994e0;  1 drivers
v0x60000353ad00_0 .net *"_ivl_17", 0 0, L_0x600003609540;  1 drivers
v0x60000353ad90_0 .net *"_ivl_20", 0 0, L_0x600002c1b3a0;  1 drivers
v0x60000353ae20_0 .net *"_ivl_22", 0 0, L_0x600002c1af40;  1 drivers
v0x60000353aeb0_0 .net *"_ivl_24", 0 0, L_0x600002c1aae0;  1 drivers
v0x60000353af40_0 .net *"_ivl_25", 31 0, L_0x600003609360;  1 drivers
L_0x128099528 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000353afd0_0 .net *"_ivl_28", 15 0, L_0x128099528;  1 drivers
L_0x128099570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000353b060_0 .net/2u *"_ivl_29", 31 0, L_0x128099570;  1 drivers
L_0x128099408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000353b0f0_0 .net *"_ivl_3", 0 0, L_0x128099408;  1 drivers
v0x60000353b180_0 .net *"_ivl_31", 0 0, L_0x600003609400;  1 drivers
L_0x128099450 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000353b210_0 .net/2u *"_ivl_4", 2 0, L_0x128099450;  1 drivers
v0x60000353b2a0_0 .net *"_ivl_6", 0 0, L_0x6000036095e0;  1 drivers
v0x60000353b330_0 .net "do_clear", 0 0, L_0x600002c1a680;  1 drivers
v0x60000353b3c0_0 .net "load_weight", 0 0, L_0x600002c1b800;  1 drivers
v0x60000353b450_0 .net "weight_in", 7 0, L_0x600003609680;  1 drivers
L_0x6000036097c0 .concat [ 2 1 0 0], v0x600003540c60_0, L_0x128099408;
L_0x6000036095e0 .cmp/eq 3, L_0x6000036097c0, L_0x128099450;
L_0x6000036094a0 .cmp/eq 3, v0x600003536a30_0, L_0x128099498;
L_0x600003609540 .cmp/eq 3, v0x600003536a30_0, L_0x1280994e0;
L_0x600003609360 .concat [ 16 16 0 0], v0x600003536130_0, L_0x128099528;
L_0x600003609400 .cmp/eq 32, L_0x600003609360, L_0x128099570;
S_0x12369aca0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12369ab30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002916f00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002916f40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003539f80_0 .net *"_ivl_11", 0 0, L_0x600003609180;  1 drivers
v0x60000353a010_0 .net *"_ivl_12", 15 0, L_0x600003608fa0;  1 drivers
v0x60000353a0a0_0 .net/s *"_ivl_4", 15 0, L_0x600003609220;  1 drivers
v0x60000353a130_0 .net/s *"_ivl_6", 15 0, L_0x6000036092c0;  1 drivers
v0x60000353a1c0_0 .net/s "a_signed", 7 0, v0x60000353a370_0;  1 drivers
v0x60000353a250_0 .net "act_in", 7 0, L_0x600002c1dff0;  alias, 1 drivers
v0x60000353a2e0_0 .var "act_out", 7 0;
v0x60000353a370_0 .var "act_reg", 7 0;
v0x60000353a400_0 .net "clear_acc", 0 0, L_0x600002c1a680;  alias, 1 drivers
v0x60000353a490_0 .net "clk", 0 0, v0x6000035420a0_0;  alias, 1 drivers
v0x60000353a520_0 .net "enable", 0 0, L_0x600002c117a0;  alias, 1 drivers
v0x60000353a5b0_0 .net "load_weight", 0 0, L_0x600002c1b800;  alias, 1 drivers
v0x60000353a640_0 .net/s "product", 15 0, L_0x6000036090e0;  1 drivers
v0x60000353a6d0_0 .net/s "product_ext", 31 0, L_0x600003609040;  1 drivers
v0x60000353a760_0 .net "psum_in", 31 0, v0x600003525200_0;  alias, 1 drivers
v0x60000353a7f0_0 .var "psum_out", 31 0;
v0x60000353a880_0 .net "rst_n", 0 0, v0x600003542910_0;  alias, 1 drivers
v0x60000353a910_0 .net/s "w_signed", 7 0, v0x60000353aa30_0;  1 drivers
v0x60000353a9a0_0 .net "weight_in", 7 0, L_0x600003609680;  alias, 1 drivers
v0x60000353aa30_0 .var "weight_reg", 7 0;
L_0x600003609220 .extend/s 16, v0x60000353a370_0;
L_0x6000036092c0 .extend/s 16, v0x60000353aa30_0;
L_0x6000036090e0 .arith/mult 16, L_0x600003609220, L_0x6000036092c0;
L_0x600003609180 .part L_0x6000036090e0, 15, 1;
LS_0x600003608fa0_0_0 .concat [ 1 1 1 1], L_0x600003609180, L_0x600003609180, L_0x600003609180, L_0x600003609180;
LS_0x600003608fa0_0_4 .concat [ 1 1 1 1], L_0x600003609180, L_0x600003609180, L_0x600003609180, L_0x600003609180;
LS_0x600003608fa0_0_8 .concat [ 1 1 1 1], L_0x600003609180, L_0x600003609180, L_0x600003609180, L_0x600003609180;
LS_0x600003608fa0_0_12 .concat [ 1 1 1 1], L_0x600003609180, L_0x600003609180, L_0x600003609180, L_0x600003609180;
L_0x600003608fa0 .concat [ 4 4 4 4], LS_0x600003608fa0_0_0, LS_0x600003608fa0_0_4, LS_0x600003608fa0_0_8, LS_0x600003608fa0_0_12;
L_0x600003609040 .concat [ 16 16 0 0], L_0x6000036090e0, L_0x600003608fa0;
S_0x123695170 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x123616270;
 .timescale 0 0;
P_0x600001257280 .param/l "col" 1 7 214, +C4<01>;
L_0x600002c19960 .functor AND 1, v0x600003540cf0_0, L_0x600003608f00, C4<1>, C4<1>;
L_0x600002c19500 .functor AND 1, L_0x600003608be0, v0x60000354f720_0, C4<1>, C4<1>;
L_0x600002c190a0 .functor OR 1, L_0x600003608dc0, L_0x600002c19500, C4<0>, C4<0>;
L_0x600002c18c40 .functor AND 1, L_0x12809a4a0, L_0x600002c190a0, C4<1>, C4<1>;
L_0x600002c187e0 .functor AND 1, L_0x600002c18c40, L_0x600003608aa0, C4<1>, C4<1>;
v0x60000353c090_0 .net *"_ivl_0", 2 0, L_0x600003608e60;  1 drivers
L_0x128099648 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000353c120_0 .net/2u *"_ivl_11", 2 0, L_0x128099648;  1 drivers
v0x60000353c1b0_0 .net *"_ivl_13", 0 0, L_0x600003608dc0;  1 drivers
L_0x128099690 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000353c240_0 .net/2u *"_ivl_15", 2 0, L_0x128099690;  1 drivers
v0x60000353c2d0_0 .net *"_ivl_17", 0 0, L_0x600003608be0;  1 drivers
v0x60000353c360_0 .net *"_ivl_20", 0 0, L_0x600002c19500;  1 drivers
v0x60000353c3f0_0 .net *"_ivl_22", 0 0, L_0x600002c190a0;  1 drivers
v0x60000353c480_0 .net *"_ivl_24", 0 0, L_0x600002c18c40;  1 drivers
v0x60000353c510_0 .net *"_ivl_25", 31 0, L_0x600003608c80;  1 drivers
L_0x1280996d8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000353c5a0_0 .net *"_ivl_28", 15 0, L_0x1280996d8;  1 drivers
L_0x128099720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000353c630_0 .net/2u *"_ivl_29", 31 0, L_0x128099720;  1 drivers
L_0x1280995b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000353c6c0_0 .net *"_ivl_3", 0 0, L_0x1280995b8;  1 drivers
v0x60000353c750_0 .net *"_ivl_31", 0 0, L_0x600003608aa0;  1 drivers
L_0x128099600 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x60000353c7e0_0 .net/2u *"_ivl_4", 2 0, L_0x128099600;  1 drivers
v0x60000353c870_0 .net *"_ivl_6", 0 0, L_0x600003608f00;  1 drivers
v0x60000353c900_0 .net "do_clear", 0 0, L_0x600002c187e0;  1 drivers
v0x60000353c990_0 .net "load_weight", 0 0, L_0x600002c19960;  1 drivers
v0x60000353ca20_0 .net "weight_in", 7 0, L_0x600003608d20;  1 drivers
L_0x600003608e60 .concat [ 2 1 0 0], v0x600003540c60_0, L_0x1280995b8;
L_0x600003608f00 .cmp/eq 3, L_0x600003608e60, L_0x128099600;
L_0x600003608dc0 .cmp/eq 3, v0x600003536a30_0, L_0x128099648;
L_0x600003608be0 .cmp/eq 3, v0x600003536a30_0, L_0x128099690;
L_0x600003608c80 .concat [ 16 16 0 0], v0x600003536130_0, L_0x1280996d8;
L_0x600003608aa0 .cmp/eq 32, L_0x600003608c80, L_0x128099720;
S_0x1236952e0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x123695170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002916c00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002916c40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x60000353b4e0_0 .net *"_ivl_11", 0 0, L_0x60000360a4e0;  1 drivers
v0x60000353b570_0 .net *"_ivl_12", 15 0, L_0x60000360a580;  1 drivers
v0x60000353b600_0 .net/s *"_ivl_4", 15 0, L_0x600003608b40;  1 drivers
v0x60000353b690_0 .net/s *"_ivl_6", 15 0, L_0x600003608960;  1 drivers
v0x60000353b720_0 .net/s "a_signed", 7 0, v0x60000353b8d0_0;  1 drivers
v0x60000353b7b0_0 .net "act_in", 7 0, v0x60000353a2e0_0;  alias, 1 drivers
v0x60000353b840_0 .var "act_out", 7 0;
v0x60000353b8d0_0 .var "act_reg", 7 0;
v0x60000353b960_0 .net "clear_acc", 0 0, L_0x600002c187e0;  alias, 1 drivers
v0x60000353b9f0_0 .net "clk", 0 0, v0x6000035420a0_0;  alias, 1 drivers
v0x60000353ba80_0 .net "enable", 0 0, L_0x600002c117a0;  alias, 1 drivers
v0x60000353bb10_0 .net "load_weight", 0 0, L_0x600002c19960;  alias, 1 drivers
v0x60000353bba0_0 .net/s "product", 15 0, L_0x600003608a00;  1 drivers
v0x60000353bc30_0 .net/s "product_ext", 31 0, L_0x60000360a3a0;  1 drivers
v0x60000353bcc0_0 .net "psum_in", 31 0, v0x600003526760_0;  alias, 1 drivers
v0x60000353bd50_0 .var "psum_out", 31 0;
v0x60000353bde0_0 .net "rst_n", 0 0, v0x600003542910_0;  alias, 1 drivers
v0x60000353be70_0 .net/s "w_signed", 7 0, v0x60000353c000_0;  1 drivers
v0x60000353bf00_0 .net "weight_in", 7 0, L_0x600003608d20;  alias, 1 drivers
v0x60000353c000_0 .var "weight_reg", 7 0;
L_0x600003608b40 .extend/s 16, v0x60000353b8d0_0;
L_0x600003608960 .extend/s 16, v0x60000353c000_0;
L_0x600003608a00 .arith/mult 16, L_0x600003608b40, L_0x600003608960;
L_0x60000360a4e0 .part L_0x600003608a00, 15, 1;
LS_0x60000360a580_0_0 .concat [ 1 1 1 1], L_0x60000360a4e0, L_0x60000360a4e0, L_0x60000360a4e0, L_0x60000360a4e0;
LS_0x60000360a580_0_4 .concat [ 1 1 1 1], L_0x60000360a4e0, L_0x60000360a4e0, L_0x60000360a4e0, L_0x60000360a4e0;
LS_0x60000360a580_0_8 .concat [ 1 1 1 1], L_0x60000360a4e0, L_0x60000360a4e0, L_0x60000360a4e0, L_0x60000360a4e0;
LS_0x60000360a580_0_12 .concat [ 1 1 1 1], L_0x60000360a4e0, L_0x60000360a4e0, L_0x60000360a4e0, L_0x60000360a4e0;
L_0x60000360a580 .concat [ 4 4 4 4], LS_0x60000360a580_0_0, LS_0x60000360a580_0_4, LS_0x60000360a580_0_8, LS_0x60000360a580_0_12;
L_0x60000360a3a0 .concat [ 16 16 0 0], L_0x600003608a00, L_0x60000360a580;
S_0x123692b20 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x123616270;
 .timescale 0 0;
P_0x600001257380 .param/l "col" 1 7 214, +C4<010>;
L_0x600002c18690 .functor AND 1, v0x600003540cf0_0, L_0x60000360a260, C4<1>, C4<1>;
L_0x600002c185b0 .functor AND 1, L_0x600003608820, v0x60000354f720_0, C4<1>, C4<1>;
L_0x600002c18620 .functor OR 1, L_0x6000036086e0, L_0x600002c185b0, C4<0>, C4<0>;
L_0x600002c10000 .functor AND 1, L_0x12809a4a0, L_0x600002c18620, C4<1>, C4<1>;
L_0x600002c10070 .functor AND 1, L_0x600002c10000, L_0x60000360b8e0, C4<1>, C4<1>;
v0x60000353d5f0_0 .net *"_ivl_0", 3 0, L_0x60000360a440;  1 drivers
L_0x1280997f8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000353d680_0 .net/2u *"_ivl_11", 2 0, L_0x1280997f8;  1 drivers
v0x60000353d710_0 .net *"_ivl_13", 0 0, L_0x6000036086e0;  1 drivers
L_0x128099840 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000353d7a0_0 .net/2u *"_ivl_15", 2 0, L_0x128099840;  1 drivers
v0x60000353d830_0 .net *"_ivl_17", 0 0, L_0x600003608820;  1 drivers
v0x60000353d8c0_0 .net *"_ivl_20", 0 0, L_0x600002c185b0;  1 drivers
v0x60000353d950_0 .net *"_ivl_22", 0 0, L_0x600002c18620;  1 drivers
v0x60000353d9e0_0 .net *"_ivl_24", 0 0, L_0x600002c10000;  1 drivers
v0x60000353da70_0 .net *"_ivl_25", 31 0, L_0x6000036088c0;  1 drivers
L_0x128099888 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000353db00_0 .net *"_ivl_28", 15 0, L_0x128099888;  1 drivers
L_0x1280998d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000353db90_0 .net/2u *"_ivl_29", 31 0, L_0x1280998d0;  1 drivers
L_0x128099768 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000353dc20_0 .net *"_ivl_3", 1 0, L_0x128099768;  1 drivers
v0x60000353dcb0_0 .net *"_ivl_31", 0 0, L_0x60000360b8e0;  1 drivers
L_0x1280997b0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x60000353dd40_0 .net/2u *"_ivl_4", 3 0, L_0x1280997b0;  1 drivers
v0x60000353ddd0_0 .net *"_ivl_6", 0 0, L_0x60000360a260;  1 drivers
v0x60000353de60_0 .net "do_clear", 0 0, L_0x600002c10070;  1 drivers
v0x60000353def0_0 .net "load_weight", 0 0, L_0x600002c18690;  1 drivers
v0x60000353df80_0 .net "weight_in", 7 0, L_0x60000360a300;  1 drivers
L_0x60000360a440 .concat [ 2 2 0 0], v0x600003540c60_0, L_0x128099768;
L_0x60000360a260 .cmp/eq 4, L_0x60000360a440, L_0x1280997b0;
L_0x6000036086e0 .cmp/eq 3, v0x600003536a30_0, L_0x1280997f8;
L_0x600003608820 .cmp/eq 3, v0x600003536a30_0, L_0x128099840;
L_0x6000036088c0 .concat [ 16 16 0 0], v0x600003536130_0, L_0x128099888;
L_0x60000360b8e0 .cmp/eq 32, L_0x6000036088c0, L_0x1280998d0;
S_0x123692c90 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x123692b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002916e00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002916e40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x60000353cab0_0 .net *"_ivl_11", 0 0, L_0x6000036001e0;  1 drivers
v0x60000353cb40_0 .net *"_ivl_12", 15 0, L_0x600003600280;  1 drivers
v0x60000353cbd0_0 .net/s *"_ivl_4", 15 0, L_0x600003600000;  1 drivers
v0x60000353cc60_0 .net/s *"_ivl_6", 15 0, L_0x6000036000a0;  1 drivers
v0x60000353ccf0_0 .net/s "a_signed", 7 0, v0x60000353cea0_0;  1 drivers
v0x60000353cd80_0 .net "act_in", 7 0, v0x60000353b840_0;  alias, 1 drivers
v0x60000353ce10_0 .var "act_out", 7 0;
v0x60000353cea0_0 .var "act_reg", 7 0;
v0x60000353cf30_0 .net "clear_acc", 0 0, L_0x600002c10070;  alias, 1 drivers
v0x60000353cfc0_0 .net "clk", 0 0, v0x6000035420a0_0;  alias, 1 drivers
v0x60000353d050_0 .net "enable", 0 0, L_0x600002c117a0;  alias, 1 drivers
v0x60000353d0e0_0 .net "load_weight", 0 0, L_0x600002c18690;  alias, 1 drivers
v0x60000353d170_0 .net/s "product", 15 0, L_0x600003600140;  1 drivers
v0x60000353d200_0 .net/s "product_ext", 31 0, L_0x600003600320;  1 drivers
v0x60000353d290_0 .net "psum_in", 31 0, v0x600003527cc0_0;  alias, 1 drivers
v0x60000353d320_0 .var "psum_out", 31 0;
v0x60000353d3b0_0 .net "rst_n", 0 0, v0x600003542910_0;  alias, 1 drivers
v0x60000353d440_0 .net/s "w_signed", 7 0, v0x60000353d560_0;  1 drivers
v0x60000353d4d0_0 .net "weight_in", 7 0, L_0x60000360a300;  alias, 1 drivers
v0x60000353d560_0 .var "weight_reg", 7 0;
L_0x600003600000 .extend/s 16, v0x60000353cea0_0;
L_0x6000036000a0 .extend/s 16, v0x60000353d560_0;
L_0x600003600140 .arith/mult 16, L_0x600003600000, L_0x6000036000a0;
L_0x6000036001e0 .part L_0x600003600140, 15, 1;
LS_0x600003600280_0_0 .concat [ 1 1 1 1], L_0x6000036001e0, L_0x6000036001e0, L_0x6000036001e0, L_0x6000036001e0;
LS_0x600003600280_0_4 .concat [ 1 1 1 1], L_0x6000036001e0, L_0x6000036001e0, L_0x6000036001e0, L_0x6000036001e0;
LS_0x600003600280_0_8 .concat [ 1 1 1 1], L_0x6000036001e0, L_0x6000036001e0, L_0x6000036001e0, L_0x6000036001e0;
LS_0x600003600280_0_12 .concat [ 1 1 1 1], L_0x6000036001e0, L_0x6000036001e0, L_0x6000036001e0, L_0x6000036001e0;
L_0x600003600280 .concat [ 4 4 4 4], LS_0x600003600280_0_0, LS_0x600003600280_0_4, LS_0x600003600280_0_8, LS_0x600003600280_0_12;
L_0x600003600320 .concat [ 16 16 0 0], L_0x600003600140, L_0x600003600280;
S_0x1236904d0 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x123616270;
 .timescale 0 0;
P_0x600001257480 .param/l "col" 1 7 214, +C4<011>;
L_0x600002c101c0 .functor AND 1, v0x600003540cf0_0, L_0x600003600460, C4<1>, C4<1>;
L_0x600002c10230 .functor AND 1, L_0x600003600640, v0x60000354f720_0, C4<1>, C4<1>;
L_0x600002c102a0 .functor OR 1, L_0x6000036005a0, L_0x600002c10230, C4<0>, C4<0>;
L_0x600002c10310 .functor AND 1, L_0x12809a4a0, L_0x600002c102a0, C4<1>, C4<1>;
L_0x600002c10380 .functor AND 1, L_0x600002c10310, L_0x600003600780, C4<1>, C4<1>;
v0x60000353eb50_0 .net *"_ivl_0", 3 0, L_0x6000036003c0;  1 drivers
L_0x1280999a8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000353ebe0_0 .net/2u *"_ivl_11", 2 0, L_0x1280999a8;  1 drivers
v0x60000353ec70_0 .net *"_ivl_13", 0 0, L_0x6000036005a0;  1 drivers
L_0x1280999f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000353ed00_0 .net/2u *"_ivl_15", 2 0, L_0x1280999f0;  1 drivers
v0x60000353ed90_0 .net *"_ivl_17", 0 0, L_0x600003600640;  1 drivers
v0x60000353ee20_0 .net *"_ivl_20", 0 0, L_0x600002c10230;  1 drivers
v0x60000353eeb0_0 .net *"_ivl_22", 0 0, L_0x600002c102a0;  1 drivers
v0x60000353ef40_0 .net *"_ivl_24", 0 0, L_0x600002c10310;  1 drivers
v0x60000353efd0_0 .net *"_ivl_25", 31 0, L_0x6000036006e0;  1 drivers
L_0x128099a38 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000353f060_0 .net *"_ivl_28", 15 0, L_0x128099a38;  1 drivers
L_0x128099a80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000353f0f0_0 .net/2u *"_ivl_29", 31 0, L_0x128099a80;  1 drivers
L_0x128099918 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000353f180_0 .net *"_ivl_3", 1 0, L_0x128099918;  1 drivers
v0x60000353f210_0 .net *"_ivl_31", 0 0, L_0x600003600780;  1 drivers
L_0x128099960 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x60000353f2a0_0 .net/2u *"_ivl_4", 3 0, L_0x128099960;  1 drivers
v0x60000353f330_0 .net *"_ivl_6", 0 0, L_0x600003600460;  1 drivers
v0x60000353f3c0_0 .net "do_clear", 0 0, L_0x600002c10380;  1 drivers
v0x60000353f450_0 .net "load_weight", 0 0, L_0x600002c101c0;  1 drivers
v0x60000353f4e0_0 .net "weight_in", 7 0, L_0x600003600500;  1 drivers
L_0x6000036003c0 .concat [ 2 2 0 0], v0x600003540c60_0, L_0x128099918;
L_0x600003600460 .cmp/eq 4, L_0x6000036003c0, L_0x128099960;
L_0x6000036005a0 .cmp/eq 3, v0x600003536a30_0, L_0x1280999a8;
L_0x600003600640 .cmp/eq 3, v0x600003536a30_0, L_0x1280999f0;
L_0x6000036006e0 .concat [ 16 16 0 0], v0x600003536130_0, L_0x128099a38;
L_0x600003600780 .cmp/eq 32, L_0x6000036006e0, L_0x128099a80;
S_0x123690640 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x1236904d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002916f80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002916fc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x60000353e010_0 .net *"_ivl_11", 0 0, L_0x600003600a00;  1 drivers
v0x60000353e0a0_0 .net *"_ivl_12", 15 0, L_0x600003600aa0;  1 drivers
v0x60000353e130_0 .net/s *"_ivl_4", 15 0, L_0x600003600820;  1 drivers
v0x60000353e1c0_0 .net/s *"_ivl_6", 15 0, L_0x6000036008c0;  1 drivers
v0x60000353e250_0 .net/s "a_signed", 7 0, v0x60000353e400_0;  1 drivers
v0x60000353e2e0_0 .net "act_in", 7 0, v0x60000353ce10_0;  alias, 1 drivers
v0x60000353e370_0 .var "act_out", 7 0;
v0x60000353e400_0 .var "act_reg", 7 0;
v0x60000353e490_0 .net "clear_acc", 0 0, L_0x600002c10380;  alias, 1 drivers
v0x60000353e520_0 .net "clk", 0 0, v0x6000035420a0_0;  alias, 1 drivers
v0x60000353e5b0_0 .net "enable", 0 0, L_0x600002c117a0;  alias, 1 drivers
v0x60000353e640_0 .net "load_weight", 0 0, L_0x600002c101c0;  alias, 1 drivers
v0x60000353e6d0_0 .net/s "product", 15 0, L_0x600003600960;  1 drivers
v0x60000353e760_0 .net/s "product_ext", 31 0, L_0x600003600b40;  1 drivers
v0x60000353e7f0_0 .net "psum_in", 31 0, v0x600003539290_0;  alias, 1 drivers
v0x60000353e880_0 .var "psum_out", 31 0;
v0x60000353e910_0 .net "rst_n", 0 0, v0x600003542910_0;  alias, 1 drivers
v0x60000353e9a0_0 .net/s "w_signed", 7 0, v0x60000353eac0_0;  1 drivers
v0x60000353ea30_0 .net "weight_in", 7 0, L_0x600003600500;  alias, 1 drivers
v0x60000353eac0_0 .var "weight_reg", 7 0;
L_0x600003600820 .extend/s 16, v0x60000353e400_0;
L_0x6000036008c0 .extend/s 16, v0x60000353eac0_0;
L_0x600003600960 .arith/mult 16, L_0x600003600820, L_0x6000036008c0;
L_0x600003600a00 .part L_0x600003600960, 15, 1;
LS_0x600003600aa0_0_0 .concat [ 1 1 1 1], L_0x600003600a00, L_0x600003600a00, L_0x600003600a00, L_0x600003600a00;
LS_0x600003600aa0_0_4 .concat [ 1 1 1 1], L_0x600003600a00, L_0x600003600a00, L_0x600003600a00, L_0x600003600a00;
LS_0x600003600aa0_0_8 .concat [ 1 1 1 1], L_0x600003600a00, L_0x600003600a00, L_0x600003600a00, L_0x600003600a00;
LS_0x600003600aa0_0_12 .concat [ 1 1 1 1], L_0x600003600a00, L_0x600003600a00, L_0x600003600a00, L_0x600003600a00;
L_0x600003600aa0 .concat [ 4 4 4 4], LS_0x600003600aa0_0_0, LS_0x600003600aa0_0_4, LS_0x600003600aa0_0_8, LS_0x600003600aa0_0_12;
L_0x600003600b40 .concat [ 16 16 0 0], L_0x600003600960, L_0x600003600aa0;
S_0x12368de80 .scope generate, "pe_row[3]" "pe_row[3]" 7 213, 7 213 0, S_0x1236b0470;
 .timescale 0 0;
P_0x600001257580 .param/l "row" 1 7 213, +C4<011>;
S_0x12368dff0 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x12368de80;
 .timescale 0 0;
P_0x600001257600 .param/l "col" 1 7 214, +C4<00>;
L_0x600002c104d0 .functor AND 1, v0x600003540cf0_0, L_0x600003600c80, C4<1>, C4<1>;
L_0x600002c10540 .functor AND 1, L_0x600003600e60, v0x60000354f720_0, C4<1>, C4<1>;
L_0x600002c105b0 .functor OR 1, L_0x600003600dc0, L_0x600002c10540, C4<0>, C4<0>;
L_0x600002c10620 .functor AND 1, L_0x12809a4a0, L_0x600002c105b0, C4<1>, C4<1>;
L_0x600002c10690 .functor AND 1, L_0x600002c10620, L_0x600003600fa0, C4<1>, C4<1>;
v0x600003530120_0 .net *"_ivl_0", 2 0, L_0x600003600be0;  1 drivers
L_0x128099b58 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000035301b0_0 .net/2u *"_ivl_11", 2 0, L_0x128099b58;  1 drivers
v0x600003530240_0 .net *"_ivl_13", 0 0, L_0x600003600dc0;  1 drivers
L_0x128099ba0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000035302d0_0 .net/2u *"_ivl_15", 2 0, L_0x128099ba0;  1 drivers
v0x600003530360_0 .net *"_ivl_17", 0 0, L_0x600003600e60;  1 drivers
v0x6000035303f0_0 .net *"_ivl_20", 0 0, L_0x600002c10540;  1 drivers
v0x600003530480_0 .net *"_ivl_22", 0 0, L_0x600002c105b0;  1 drivers
v0x600003530510_0 .net *"_ivl_24", 0 0, L_0x600002c10620;  1 drivers
v0x6000035305a0_0 .net *"_ivl_25", 31 0, L_0x600003600f00;  1 drivers
L_0x128099be8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003530630_0 .net *"_ivl_28", 15 0, L_0x128099be8;  1 drivers
L_0x128099c30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000035306c0_0 .net/2u *"_ivl_29", 31 0, L_0x128099c30;  1 drivers
L_0x128099ac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003530750_0 .net *"_ivl_3", 0 0, L_0x128099ac8;  1 drivers
v0x6000035307e0_0 .net *"_ivl_31", 0 0, L_0x600003600fa0;  1 drivers
L_0x128099b10 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003530870_0 .net/2u *"_ivl_4", 2 0, L_0x128099b10;  1 drivers
v0x600003530900_0 .net *"_ivl_6", 0 0, L_0x600003600c80;  1 drivers
v0x600003530990_0 .net "do_clear", 0 0, L_0x600002c10690;  1 drivers
v0x600003530a20_0 .net "load_weight", 0 0, L_0x600002c104d0;  1 drivers
v0x600003530ab0_0 .net "weight_in", 7 0, L_0x600003600d20;  1 drivers
L_0x600003600be0 .concat [ 2 1 0 0], v0x600003540c60_0, L_0x128099ac8;
L_0x600003600c80 .cmp/eq 3, L_0x600003600be0, L_0x128099b10;
L_0x600003600dc0 .cmp/eq 3, v0x600003536a30_0, L_0x128099b58;
L_0x600003600e60 .cmp/eq 3, v0x600003536a30_0, L_0x128099ba0;
L_0x600003600f00 .concat [ 16 16 0 0], v0x600003536130_0, L_0x128099be8;
L_0x600003600fa0 .cmp/eq 32, L_0x600003600f00, L_0x128099c30;
S_0x12368b830 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12368dff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002917000 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002917040 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x60000353f570_0 .net *"_ivl_11", 0 0, L_0x600003601220;  1 drivers
v0x60000353f600_0 .net *"_ivl_12", 15 0, L_0x6000036012c0;  1 drivers
v0x60000353f690_0 .net/s *"_ivl_4", 15 0, L_0x600003601040;  1 drivers
v0x60000353f720_0 .net/s *"_ivl_6", 15 0, L_0x6000036010e0;  1 drivers
v0x60000353f7b0_0 .net/s "a_signed", 7 0, v0x60000353f960_0;  1 drivers
v0x60000353f840_0 .net "act_in", 7 0, L_0x600002c1dea0;  alias, 1 drivers
v0x60000353f8d0_0 .var "act_out", 7 0;
v0x60000353f960_0 .var "act_reg", 7 0;
v0x60000353f9f0_0 .net "clear_acc", 0 0, L_0x600002c10690;  alias, 1 drivers
v0x60000353fa80_0 .net "clk", 0 0, v0x6000035420a0_0;  alias, 1 drivers
v0x60000353fb10_0 .net "enable", 0 0, L_0x600002c117a0;  alias, 1 drivers
v0x60000353fba0_0 .net "load_weight", 0 0, L_0x600002c104d0;  alias, 1 drivers
v0x60000353fc30_0 .net/s "product", 15 0, L_0x600003601180;  1 drivers
v0x60000353fcc0_0 .net/s "product_ext", 31 0, L_0x600003601360;  1 drivers
v0x60000353fd50_0 .net "psum_in", 31 0, v0x60000353a7f0_0;  alias, 1 drivers
v0x60000353fde0_0 .var "psum_out", 31 0;
v0x60000353fe70_0 .net "rst_n", 0 0, v0x600003542910_0;  alias, 1 drivers
v0x60000353ff00_0 .net/s "w_signed", 7 0, v0x600003530090_0;  1 drivers
v0x600003530000_0 .net "weight_in", 7 0, L_0x600003600d20;  alias, 1 drivers
v0x600003530090_0 .var "weight_reg", 7 0;
L_0x600003601040 .extend/s 16, v0x60000353f960_0;
L_0x6000036010e0 .extend/s 16, v0x600003530090_0;
L_0x600003601180 .arith/mult 16, L_0x600003601040, L_0x6000036010e0;
L_0x600003601220 .part L_0x600003601180, 15, 1;
LS_0x6000036012c0_0_0 .concat [ 1 1 1 1], L_0x600003601220, L_0x600003601220, L_0x600003601220, L_0x600003601220;
LS_0x6000036012c0_0_4 .concat [ 1 1 1 1], L_0x600003601220, L_0x600003601220, L_0x600003601220, L_0x600003601220;
LS_0x6000036012c0_0_8 .concat [ 1 1 1 1], L_0x600003601220, L_0x600003601220, L_0x600003601220, L_0x600003601220;
LS_0x6000036012c0_0_12 .concat [ 1 1 1 1], L_0x600003601220, L_0x600003601220, L_0x600003601220, L_0x600003601220;
L_0x6000036012c0 .concat [ 4 4 4 4], LS_0x6000036012c0_0_0, LS_0x6000036012c0_0_4, LS_0x6000036012c0_0_8, LS_0x6000036012c0_0_12;
L_0x600003601360 .concat [ 16 16 0 0], L_0x600003601180, L_0x6000036012c0;
S_0x12368b9a0 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x12368de80;
 .timescale 0 0;
P_0x600001257700 .param/l "col" 1 7 214, +C4<01>;
L_0x600002c107e0 .functor AND 1, v0x600003540cf0_0, L_0x6000036014a0, C4<1>, C4<1>;
L_0x600002c10850 .functor AND 1, L_0x600003601680, v0x60000354f720_0, C4<1>, C4<1>;
L_0x600002c108c0 .functor OR 1, L_0x6000036015e0, L_0x600002c10850, C4<0>, C4<0>;
L_0x600002c10930 .functor AND 1, L_0x12809a4a0, L_0x600002c108c0, C4<1>, C4<1>;
L_0x600002c109a0 .functor AND 1, L_0x600002c10930, L_0x6000036017c0, C4<1>, C4<1>;
v0x600003531680_0 .net *"_ivl_0", 2 0, L_0x600003601400;  1 drivers
L_0x128099d08 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003531710_0 .net/2u *"_ivl_11", 2 0, L_0x128099d08;  1 drivers
v0x6000035317a0_0 .net *"_ivl_13", 0 0, L_0x6000036015e0;  1 drivers
L_0x128099d50 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003531830_0 .net/2u *"_ivl_15", 2 0, L_0x128099d50;  1 drivers
v0x6000035318c0_0 .net *"_ivl_17", 0 0, L_0x600003601680;  1 drivers
v0x600003531950_0 .net *"_ivl_20", 0 0, L_0x600002c10850;  1 drivers
v0x6000035319e0_0 .net *"_ivl_22", 0 0, L_0x600002c108c0;  1 drivers
v0x600003531a70_0 .net *"_ivl_24", 0 0, L_0x600002c10930;  1 drivers
v0x600003531b00_0 .net *"_ivl_25", 31 0, L_0x600003601720;  1 drivers
L_0x128099d98 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003531b90_0 .net *"_ivl_28", 15 0, L_0x128099d98;  1 drivers
L_0x128099de0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003531c20_0 .net/2u *"_ivl_29", 31 0, L_0x128099de0;  1 drivers
L_0x128099c78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003531cb0_0 .net *"_ivl_3", 0 0, L_0x128099c78;  1 drivers
v0x600003531d40_0 .net *"_ivl_31", 0 0, L_0x6000036017c0;  1 drivers
L_0x128099cc0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600003531dd0_0 .net/2u *"_ivl_4", 2 0, L_0x128099cc0;  1 drivers
v0x600003531e60_0 .net *"_ivl_6", 0 0, L_0x6000036014a0;  1 drivers
v0x600003531ef0_0 .net "do_clear", 0 0, L_0x600002c109a0;  1 drivers
v0x600003531f80_0 .net "load_weight", 0 0, L_0x600002c107e0;  1 drivers
v0x600003532010_0 .net "weight_in", 7 0, L_0x600003601540;  1 drivers
L_0x600003601400 .concat [ 2 1 0 0], v0x600003540c60_0, L_0x128099c78;
L_0x6000036014a0 .cmp/eq 3, L_0x600003601400, L_0x128099cc0;
L_0x6000036015e0 .cmp/eq 3, v0x600003536a30_0, L_0x128099d08;
L_0x600003601680 .cmp/eq 3, v0x600003536a30_0, L_0x128099d50;
L_0x600003601720 .concat [ 16 16 0 0], v0x600003536130_0, L_0x128099d98;
L_0x6000036017c0 .cmp/eq 32, L_0x600003601720, L_0x128099de0;
S_0x1236891e0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12368b9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002917080 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000029170c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003530b40_0 .net *"_ivl_11", 0 0, L_0x600003601a40;  1 drivers
v0x600003530bd0_0 .net *"_ivl_12", 15 0, L_0x600003601ae0;  1 drivers
v0x600003530c60_0 .net/s *"_ivl_4", 15 0, L_0x600003601860;  1 drivers
v0x600003530cf0_0 .net/s *"_ivl_6", 15 0, L_0x600003601900;  1 drivers
v0x600003530d80_0 .net/s "a_signed", 7 0, v0x600003530f30_0;  1 drivers
v0x600003530e10_0 .net "act_in", 7 0, v0x60000353f8d0_0;  alias, 1 drivers
v0x600003530ea0_0 .var "act_out", 7 0;
v0x600003530f30_0 .var "act_reg", 7 0;
v0x600003530fc0_0 .net "clear_acc", 0 0, L_0x600002c109a0;  alias, 1 drivers
v0x600003531050_0 .net "clk", 0 0, v0x6000035420a0_0;  alias, 1 drivers
v0x6000035310e0_0 .net "enable", 0 0, L_0x600002c117a0;  alias, 1 drivers
v0x600003531170_0 .net "load_weight", 0 0, L_0x600002c107e0;  alias, 1 drivers
v0x600003531200_0 .net/s "product", 15 0, L_0x6000036019a0;  1 drivers
v0x600003531290_0 .net/s "product_ext", 31 0, L_0x600003601b80;  1 drivers
v0x600003531320_0 .net "psum_in", 31 0, v0x60000353bd50_0;  alias, 1 drivers
v0x6000035313b0_0 .var "psum_out", 31 0;
v0x600003531440_0 .net "rst_n", 0 0, v0x600003542910_0;  alias, 1 drivers
v0x6000035314d0_0 .net/s "w_signed", 7 0, v0x6000035315f0_0;  1 drivers
v0x600003531560_0 .net "weight_in", 7 0, L_0x600003601540;  alias, 1 drivers
v0x6000035315f0_0 .var "weight_reg", 7 0;
L_0x600003601860 .extend/s 16, v0x600003530f30_0;
L_0x600003601900 .extend/s 16, v0x6000035315f0_0;
L_0x6000036019a0 .arith/mult 16, L_0x600003601860, L_0x600003601900;
L_0x600003601a40 .part L_0x6000036019a0, 15, 1;
LS_0x600003601ae0_0_0 .concat [ 1 1 1 1], L_0x600003601a40, L_0x600003601a40, L_0x600003601a40, L_0x600003601a40;
LS_0x600003601ae0_0_4 .concat [ 1 1 1 1], L_0x600003601a40, L_0x600003601a40, L_0x600003601a40, L_0x600003601a40;
LS_0x600003601ae0_0_8 .concat [ 1 1 1 1], L_0x600003601a40, L_0x600003601a40, L_0x600003601a40, L_0x600003601a40;
LS_0x600003601ae0_0_12 .concat [ 1 1 1 1], L_0x600003601a40, L_0x600003601a40, L_0x600003601a40, L_0x600003601a40;
L_0x600003601ae0 .concat [ 4 4 4 4], LS_0x600003601ae0_0_0, LS_0x600003601ae0_0_4, LS_0x600003601ae0_0_8, LS_0x600003601ae0_0_12;
L_0x600003601b80 .concat [ 16 16 0 0], L_0x6000036019a0, L_0x600003601ae0;
S_0x123689350 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x12368de80;
 .timescale 0 0;
P_0x600001257800 .param/l "col" 1 7 214, +C4<010>;
L_0x600002c10af0 .functor AND 1, v0x600003540cf0_0, L_0x600003601cc0, C4<1>, C4<1>;
L_0x600002c10b60 .functor AND 1, L_0x600003601ea0, v0x60000354f720_0, C4<1>, C4<1>;
L_0x600002c10bd0 .functor OR 1, L_0x600003601e00, L_0x600002c10b60, C4<0>, C4<0>;
L_0x600002c10c40 .functor AND 1, L_0x12809a4a0, L_0x600002c10bd0, C4<1>, C4<1>;
L_0x600002c10cb0 .functor AND 1, L_0x600002c10c40, L_0x600003601fe0, C4<1>, C4<1>;
v0x600003532be0_0 .net *"_ivl_0", 3 0, L_0x600003601c20;  1 drivers
L_0x128099eb8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003532c70_0 .net/2u *"_ivl_11", 2 0, L_0x128099eb8;  1 drivers
v0x600003532d00_0 .net *"_ivl_13", 0 0, L_0x600003601e00;  1 drivers
L_0x128099f00 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003532d90_0 .net/2u *"_ivl_15", 2 0, L_0x128099f00;  1 drivers
v0x600003532e20_0 .net *"_ivl_17", 0 0, L_0x600003601ea0;  1 drivers
v0x600003532eb0_0 .net *"_ivl_20", 0 0, L_0x600002c10b60;  1 drivers
v0x600003532f40_0 .net *"_ivl_22", 0 0, L_0x600002c10bd0;  1 drivers
v0x600003532fd0_0 .net *"_ivl_24", 0 0, L_0x600002c10c40;  1 drivers
v0x600003533060_0 .net *"_ivl_25", 31 0, L_0x600003601f40;  1 drivers
L_0x128099f48 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000035330f0_0 .net *"_ivl_28", 15 0, L_0x128099f48;  1 drivers
L_0x128099f90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003533180_0 .net/2u *"_ivl_29", 31 0, L_0x128099f90;  1 drivers
L_0x128099e28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600003533210_0 .net *"_ivl_3", 1 0, L_0x128099e28;  1 drivers
v0x6000035332a0_0 .net *"_ivl_31", 0 0, L_0x600003601fe0;  1 drivers
L_0x128099e70 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600003533330_0 .net/2u *"_ivl_4", 3 0, L_0x128099e70;  1 drivers
v0x6000035333c0_0 .net *"_ivl_6", 0 0, L_0x600003601cc0;  1 drivers
v0x600003533450_0 .net "do_clear", 0 0, L_0x600002c10cb0;  1 drivers
v0x6000035334e0_0 .net "load_weight", 0 0, L_0x600002c10af0;  1 drivers
v0x600003533570_0 .net "weight_in", 7 0, L_0x600003601d60;  1 drivers
L_0x600003601c20 .concat [ 2 2 0 0], v0x600003540c60_0, L_0x128099e28;
L_0x600003601cc0 .cmp/eq 4, L_0x600003601c20, L_0x128099e70;
L_0x600003601e00 .cmp/eq 3, v0x600003536a30_0, L_0x128099eb8;
L_0x600003601ea0 .cmp/eq 3, v0x600003536a30_0, L_0x128099f00;
L_0x600003601f40 .concat [ 16 16 0 0], v0x600003536130_0, L_0x128099f48;
L_0x600003601fe0 .cmp/eq 32, L_0x600003601f40, L_0x128099f90;
S_0x123686b90 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x123689350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002917100 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002917140 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000035320a0_0 .net *"_ivl_11", 0 0, L_0x600003602260;  1 drivers
v0x600003532130_0 .net *"_ivl_12", 15 0, L_0x600003602300;  1 drivers
v0x6000035321c0_0 .net/s *"_ivl_4", 15 0, L_0x600003602080;  1 drivers
v0x600003532250_0 .net/s *"_ivl_6", 15 0, L_0x600003602120;  1 drivers
v0x6000035322e0_0 .net/s "a_signed", 7 0, v0x600003532490_0;  1 drivers
v0x600003532370_0 .net "act_in", 7 0, v0x600003530ea0_0;  alias, 1 drivers
v0x600003532400_0 .var "act_out", 7 0;
v0x600003532490_0 .var "act_reg", 7 0;
v0x600003532520_0 .net "clear_acc", 0 0, L_0x600002c10cb0;  alias, 1 drivers
v0x6000035325b0_0 .net "clk", 0 0, v0x6000035420a0_0;  alias, 1 drivers
v0x600003532640_0 .net "enable", 0 0, L_0x600002c117a0;  alias, 1 drivers
v0x6000035326d0_0 .net "load_weight", 0 0, L_0x600002c10af0;  alias, 1 drivers
v0x600003532760_0 .net/s "product", 15 0, L_0x6000036021c0;  1 drivers
v0x6000035327f0_0 .net/s "product_ext", 31 0, L_0x6000036023a0;  1 drivers
v0x600003532880_0 .net "psum_in", 31 0, v0x60000353d320_0;  alias, 1 drivers
v0x600003532910_0 .var "psum_out", 31 0;
v0x6000035329a0_0 .net "rst_n", 0 0, v0x600003542910_0;  alias, 1 drivers
v0x600003532a30_0 .net/s "w_signed", 7 0, v0x600003532b50_0;  1 drivers
v0x600003532ac0_0 .net "weight_in", 7 0, L_0x600003601d60;  alias, 1 drivers
v0x600003532b50_0 .var "weight_reg", 7 0;
L_0x600003602080 .extend/s 16, v0x600003532490_0;
L_0x600003602120 .extend/s 16, v0x600003532b50_0;
L_0x6000036021c0 .arith/mult 16, L_0x600003602080, L_0x600003602120;
L_0x600003602260 .part L_0x6000036021c0, 15, 1;
LS_0x600003602300_0_0 .concat [ 1 1 1 1], L_0x600003602260, L_0x600003602260, L_0x600003602260, L_0x600003602260;
LS_0x600003602300_0_4 .concat [ 1 1 1 1], L_0x600003602260, L_0x600003602260, L_0x600003602260, L_0x600003602260;
LS_0x600003602300_0_8 .concat [ 1 1 1 1], L_0x600003602260, L_0x600003602260, L_0x600003602260, L_0x600003602260;
LS_0x600003602300_0_12 .concat [ 1 1 1 1], L_0x600003602260, L_0x600003602260, L_0x600003602260, L_0x600003602260;
L_0x600003602300 .concat [ 4 4 4 4], LS_0x600003602300_0_0, LS_0x600003602300_0_4, LS_0x600003602300_0_8, LS_0x600003602300_0_12;
L_0x6000036023a0 .concat [ 16 16 0 0], L_0x6000036021c0, L_0x600003602300;
S_0x123686d00 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x12368de80;
 .timescale 0 0;
P_0x600001257900 .param/l "col" 1 7 214, +C4<011>;
L_0x600002c10e00 .functor AND 1, v0x600003540cf0_0, L_0x6000036024e0, C4<1>, C4<1>;
L_0x600002c10e70 .functor AND 1, L_0x6000036026c0, v0x60000354f720_0, C4<1>, C4<1>;
L_0x600002c10ee0 .functor OR 1, L_0x600003602620, L_0x600002c10e70, C4<0>, C4<0>;
L_0x600002c10f50 .functor AND 1, L_0x12809a4a0, L_0x600002c10ee0, C4<1>, C4<1>;
L_0x600002c10fc0 .functor AND 1, L_0x600002c10f50, L_0x600003602800, C4<1>, C4<1>;
v0x6000035341b0_0 .net *"_ivl_0", 3 0, L_0x600003602440;  1 drivers
L_0x12809a068 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003534240_0 .net/2u *"_ivl_11", 2 0, L_0x12809a068;  1 drivers
v0x6000035342d0_0 .net *"_ivl_13", 0 0, L_0x600003602620;  1 drivers
L_0x12809a0b0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003534360_0 .net/2u *"_ivl_15", 2 0, L_0x12809a0b0;  1 drivers
v0x6000035343f0_0 .net *"_ivl_17", 0 0, L_0x6000036026c0;  1 drivers
v0x600003534480_0 .net *"_ivl_20", 0 0, L_0x600002c10e70;  1 drivers
v0x600003534510_0 .net *"_ivl_22", 0 0, L_0x600002c10ee0;  1 drivers
v0x6000035345a0_0 .net *"_ivl_24", 0 0, L_0x600002c10f50;  1 drivers
v0x600003534630_0 .net *"_ivl_25", 31 0, L_0x600003602760;  1 drivers
L_0x12809a0f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000035346c0_0 .net *"_ivl_28", 15 0, L_0x12809a0f8;  1 drivers
L_0x12809a140 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003534750_0 .net/2u *"_ivl_29", 31 0, L_0x12809a140;  1 drivers
L_0x128099fd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000035347e0_0 .net *"_ivl_3", 1 0, L_0x128099fd8;  1 drivers
v0x600003534870_0 .net *"_ivl_31", 0 0, L_0x600003602800;  1 drivers
L_0x12809a020 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600003534900_0 .net/2u *"_ivl_4", 3 0, L_0x12809a020;  1 drivers
v0x600003534990_0 .net *"_ivl_6", 0 0, L_0x6000036024e0;  1 drivers
v0x600003534a20_0 .net "do_clear", 0 0, L_0x600002c10fc0;  1 drivers
v0x600003534ab0_0 .net "load_weight", 0 0, L_0x600002c10e00;  1 drivers
v0x600003534b40_0 .net "weight_in", 7 0, L_0x600003602580;  1 drivers
L_0x600003602440 .concat [ 2 2 0 0], v0x600003540c60_0, L_0x128099fd8;
L_0x6000036024e0 .cmp/eq 4, L_0x600003602440, L_0x12809a020;
L_0x600003602620 .cmp/eq 3, v0x600003536a30_0, L_0x12809a068;
L_0x6000036026c0 .cmp/eq 3, v0x600003536a30_0, L_0x12809a0b0;
L_0x600003602760 .concat [ 16 16 0 0], v0x600003536130_0, L_0x12809a0f8;
L_0x600003602800 .cmp/eq 32, L_0x600003602760, L_0x12809a140;
S_0x12367f8a0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x123686d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002917180 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000029171c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003533600_0 .net *"_ivl_11", 0 0, L_0x600003602a80;  1 drivers
v0x600003533690_0 .net *"_ivl_12", 15 0, L_0x600003602b20;  1 drivers
v0x600003533720_0 .net/s *"_ivl_4", 15 0, L_0x6000036028a0;  1 drivers
v0x6000035337b0_0 .net/s *"_ivl_6", 15 0, L_0x600003602940;  1 drivers
v0x600003533840_0 .net/s "a_signed", 7 0, v0x6000035339f0_0;  1 drivers
v0x6000035338d0_0 .net "act_in", 7 0, v0x600003532400_0;  alias, 1 drivers
v0x600003533960_0 .var "act_out", 7 0;
v0x6000035339f0_0 .var "act_reg", 7 0;
v0x600003533a80_0 .net "clear_acc", 0 0, L_0x600002c10fc0;  alias, 1 drivers
v0x600003533b10_0 .net "clk", 0 0, v0x6000035420a0_0;  alias, 1 drivers
v0x600003533ba0_0 .net "enable", 0 0, L_0x600002c117a0;  alias, 1 drivers
v0x600003533c30_0 .net "load_weight", 0 0, L_0x600002c10e00;  alias, 1 drivers
v0x600003533cc0_0 .net/s "product", 15 0, L_0x6000036029e0;  1 drivers
v0x600003533d50_0 .net/s "product_ext", 31 0, L_0x600003602bc0;  1 drivers
v0x600003533de0_0 .net "psum_in", 31 0, v0x60000353e880_0;  alias, 1 drivers
v0x600003533e70_0 .var "psum_out", 31 0;
v0x600003533f00_0 .net "rst_n", 0 0, v0x600003542910_0;  alias, 1 drivers
v0x600003534000_0 .net/s "w_signed", 7 0, v0x600003534120_0;  1 drivers
v0x600003534090_0 .net "weight_in", 7 0, L_0x600003602580;  alias, 1 drivers
v0x600003534120_0 .var "weight_reg", 7 0;
L_0x6000036028a0 .extend/s 16, v0x6000035339f0_0;
L_0x600003602940 .extend/s 16, v0x600003534120_0;
L_0x6000036029e0 .arith/mult 16, L_0x6000036028a0, L_0x600003602940;
L_0x600003602a80 .part L_0x6000036029e0, 15, 1;
LS_0x600003602b20_0_0 .concat [ 1 1 1 1], L_0x600003602a80, L_0x600003602a80, L_0x600003602a80, L_0x600003602a80;
LS_0x600003602b20_0_4 .concat [ 1 1 1 1], L_0x600003602a80, L_0x600003602a80, L_0x600003602a80, L_0x600003602a80;
LS_0x600003602b20_0_8 .concat [ 1 1 1 1], L_0x600003602a80, L_0x600003602a80, L_0x600003602a80, L_0x600003602a80;
LS_0x600003602b20_0_12 .concat [ 1 1 1 1], L_0x600003602a80, L_0x600003602a80, L_0x600003602a80, L_0x600003602a80;
L_0x600003602b20 .concat [ 4 4 4 4], LS_0x600003602b20_0_0, LS_0x600003602b20_0_4, LS_0x600003602b20_0_8, LS_0x600003602b20_0_12;
L_0x600003602bc0 .concat [ 16 16 0 0], L_0x6000036029e0, L_0x600003602b20;
S_0x12367fa10 .scope generate, "wire_col0[0]" "wire_col0[0]" 7 198, 7 198 0, S_0x1236b0470;
 .timescale 0 0;
P_0x600001257a00 .param/l "row" 1 7 198, +C4<00>;
L_0x600002c1e0d0 .functor BUFZ 8, v0x60000352e910_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x12367d250 .scope generate, "wire_col0[1]" "wire_col0[1]" 7 198, 7 198 0, S_0x1236b0470;
 .timescale 0 0;
P_0x600001257a80 .param/l "row" 1 7 198, +C4<01>;
L_0x600002c1df80 .functor BUFZ 8, v0x60000352ebe0_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x12367d3c0 .scope generate, "wire_col0[2]" "wire_col0[2]" 7 198, 7 198 0, S_0x1236b0470;
 .timescale 0 0;
P_0x600001257b00 .param/l "row" 1 7 198, +C4<010>;
L_0x600002c1dff0 .functor BUFZ 8, v0x60000352eeb0_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x12367ac00 .scope generate, "wire_col0[3]" "wire_col0[3]" 7 198, 7 198 0, S_0x1236b0470;
 .timescale 0 0;
P_0x600001257b80 .param/l "row" 1 7 198, +C4<011>;
L_0x600002c1dea0 .functor BUFZ 8, v0x60000352f180_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x12367ad70 .scope generate, "wire_output[0]" "wire_output[0]" 7 279, 7 279 0, S_0x1236b0470;
 .timescale 0 0;
P_0x600001257c00 .param/l "col" 1 7 279, +C4<00>;
L_0x600002c11490 .functor BUFZ 32, v0x60000352e5b0_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600003534bd0_0 .net *"_ivl_2", 31 0, L_0x600002c11490;  1 drivers
S_0x1236785b0 .scope generate, "wire_output[1]" "wire_output[1]" 7 279, 7 279 0, S_0x1236b0470;
 .timescale 0 0;
P_0x600001257c80 .param/l "col" 1 7 279, +C4<01>;
L_0x600002c11500 .functor BUFZ 32, v0x60000352e6d0_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600003534c60_0 .net *"_ivl_2", 31 0, L_0x600002c11500;  1 drivers
S_0x123678720 .scope generate, "wire_output[2]" "wire_output[2]" 7 279, 7 279 0, S_0x1236b0470;
 .timescale 0 0;
P_0x600001257d00 .param/l "col" 1 7 279, +C4<010>;
L_0x600002c11570 .functor BUFZ 32, v0x60000352e7f0_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600003534cf0_0 .net *"_ivl_2", 31 0, L_0x600002c11570;  1 drivers
S_0x123675f60 .scope generate, "wire_output[3]" "wire_output[3]" 7 279, 7 279 0, S_0x1236b0470;
 .timescale 0 0;
P_0x600001257d80 .param/l "col" 1 7 279, +C4<011>;
L_0x600002c115e0 .functor BUFZ 32, L_0x600002c11420, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600003534d80_0 .net *"_ivl_2", 31 0, L_0x600002c115e0;  1 drivers
S_0x1236760d0 .scope generate, "wire_psum_top[0]" "wire_psum_top[0]" 7 206, 7 206 0, S_0x1236b0470;
 .timescale 0 0;
P_0x600001257e00 .param/l "col" 1 7 206, +C4<00>;
S_0x123673910 .scope generate, "wire_psum_top[1]" "wire_psum_top[1]" 7 206, 7 206 0, S_0x1236b0470;
 .timescale 0 0;
P_0x600001257e80 .param/l "col" 1 7 206, +C4<01>;
S_0x123673a80 .scope generate, "wire_psum_top[2]" "wire_psum_top[2]" 7 206, 7 206 0, S_0x1236b0470;
 .timescale 0 0;
P_0x600001257f00 .param/l "col" 1 7 206, +C4<010>;
S_0x1236712c0 .scope generate, "wire_psum_top[3]" "wire_psum_top[3]" 7 206, 7 206 0, S_0x1236b0470;
 .timescale 0 0;
P_0x600001257f80 .param/l "col" 1 7 206, +C4<011>;
S_0x123671430 .scope module, "sram_inst" "sram_subsystem" 4 480, 9 11 0, S_0x1236aee90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 20 "mxu_w_addr";
    .port_info 3 /INPUT 1 "mxu_w_re";
    .port_info 4 /OUTPUT 256 "mxu_w_rdata";
    .port_info 5 /OUTPUT 1 "mxu_w_ready";
    .port_info 6 /INPUT 20 "mxu_a_addr";
    .port_info 7 /INPUT 1 "mxu_a_re";
    .port_info 8 /OUTPUT 256 "mxu_a_rdata";
    .port_info 9 /OUTPUT 1 "mxu_a_ready";
    .port_info 10 /INPUT 20 "mxu_o_addr";
    .port_info 11 /INPUT 256 "mxu_o_wdata";
    .port_info 12 /INPUT 1 "mxu_o_we";
    .port_info 13 /OUTPUT 1 "mxu_o_ready";
    .port_info 14 /INPUT 20 "vpu_addr";
    .port_info 15 /INPUT 256 "vpu_wdata";
    .port_info 16 /INPUT 1 "vpu_we";
    .port_info 17 /INPUT 1 "vpu_re";
    .port_info 18 /OUTPUT 256 "vpu_rdata";
    .port_info 19 /OUTPUT 1 "vpu_ready";
    .port_info 20 /INPUT 20 "dma_addr";
    .port_info 21 /INPUT 256 "dma_wdata";
    .port_info 22 /INPUT 1 "dma_we";
    .port_info 23 /INPUT 1 "dma_re";
    .port_info 24 /OUTPUT 256 "dma_rdata";
    .port_info 25 /OUTPUT 1 "dma_ready";
P_0x1236aad30 .param/l "ADDR_WIDTH" 0 9 15, +C4<00000000000000000000000000010100>;
P_0x1236aad70 .param/l "BANK_BITS" 1 9 69, +C4<00000000000000000000000000000010>;
P_0x1236aadb0 .param/l "BANK_DEPTH" 0 9 13, +C4<00000000000000000000000100000000>;
P_0x1236aadf0 .param/l "DATA_WIDTH" 0 9 14, +C4<00000000000000000000000100000000>;
P_0x1236aae30 .param/l "NUM_BANKS" 0 9 12, +C4<00000000000000000000000000000100>;
P_0x1236aae70 .param/l "WORD_BITS" 1 9 70, +C4<00000000000000000000000000001000>;
L_0x600002c125a0 .functor BUFZ 256, v0x6000035494d0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600002c12610 .functor BUFZ 256, v0x60000354a010_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600002c12680 .functor BUFZ 256, v0x600003548e10_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x6000035483f0_0 .var/i "b", 31 0;
v0x600003548480 .array "bank_addr", 3 0, 7 0;
v0x600003548510_0 .net "bank_dma", 1 0, L_0x600003606760;  1 drivers
v0x6000035485a0_0 .var "bank_dma_d", 1 0;
v0x600003548630_0 .net "bank_mxu_a", 1 0, L_0x600003606580;  1 drivers
v0x6000035486c0_0 .var "bank_mxu_a_d", 1 0;
v0x600003548750_0 .net "bank_mxu_o", 1 0, L_0x600003606620;  1 drivers
v0x6000035487e0_0 .net "bank_mxu_w", 1 0, L_0x6000036064e0;  1 drivers
v0x600003548870_0 .var "bank_mxu_w_d", 1 0;
v0x600003548900 .array "bank_rdata", 3 0;
v0x600003548900_0 .net v0x600003548900 0, 255 0, v0x600003536fd0_0; 1 drivers
v0x600003548900_1 .net v0x600003548900 1, 255 0, v0x6000035374e0_0; 1 drivers
v0x600003548900_2 .net v0x600003548900 2, 255 0, v0x6000035379f0_0; 1 drivers
v0x600003548900_3 .net v0x600003548900 3, 255 0, v0x600003537f00_0; 1 drivers
v0x600003548990_0 .var "bank_re", 3 0;
v0x600003548a20_0 .net "bank_vpu", 1 0, L_0x6000036066c0;  1 drivers
v0x600003548ab0_0 .var "bank_vpu_d", 1 0;
v0x600003548b40 .array "bank_wdata", 3 0, 255 0;
v0x600003548bd0_0 .var "bank_we", 3 0;
v0x600003548c60_0 .net "clk", 0 0, v0x6000035420a0_0;  alias, 1 drivers
v0x600003548cf0_0 .net "dma_addr", 19 0, v0x60000352afd0_0;  alias, 1 drivers
v0x600003548d80_0 .net "dma_rdata", 255 0, L_0x600002c12680;  alias, 1 drivers
v0x600003548e10_0 .var "dma_rdata_reg", 255 0;
v0x600003548ea0_0 .net "dma_re", 0 0, L_0x600002c12060;  alias, 1 drivers
v0x600003548f30_0 .net "dma_ready", 0 0, L_0x600003606da0;  alias, 1 drivers
v0x600003548fc0_0 .net "dma_wdata", 255 0, L_0x600002c11f80;  alias, 1 drivers
v0x600003549050_0 .net "dma_we", 0 0, L_0x600002c11ff0;  alias, 1 drivers
v0x6000035490e0_0 .var "grant_dma", 3 0;
v0x600003549170_0 .var "grant_mxu_a", 3 0;
v0x600003549200_0 .var "grant_mxu_o", 3 0;
v0x600003549290_0 .var "grant_mxu_w", 3 0;
v0x600003549320_0 .var "grant_vpu", 3 0;
v0x6000035493b0_0 .net "mxu_a_addr", 19 0, L_0x600003603980;  alias, 1 drivers
v0x600003549440_0 .net "mxu_a_rdata", 255 0, L_0x600002c125a0;  alias, 1 drivers
v0x6000035494d0_0 .var "mxu_a_rdata_reg", 255 0;
v0x600003549560_0 .net "mxu_a_re", 0 0, L_0x600003603a20;  alias, 1 drivers
v0x6000035495f0_0 .net "mxu_a_ready", 0 0, L_0x600003606c60;  alias, 1 drivers
v0x600003549680_0 .net "mxu_o_addr", 19 0, L_0x600003603c00;  alias, 1 drivers
v0x600003549710_0 .net "mxu_o_ready", 0 0, L_0x600003606d00;  alias, 1 drivers
v0x6000035497a0_0 .net "mxu_o_wdata", 255 0, L_0x600003603de0;  alias, 1 drivers
v0x600003549830_0 .net "mxu_o_we", 0 0, L_0x600002c11a40;  alias, 1 drivers
v0x6000035498c0_0 .net "mxu_w_addr", 19 0, L_0x600003603700;  alias, 1 drivers
v0x600003549950_0 .net "mxu_w_rdata", 255 0, v0x6000035499e0_0;  alias, 1 drivers
v0x6000035499e0_0 .var "mxu_w_rdata_reg", 255 0;
v0x600003549a70_0 .net "mxu_w_re", 0 0, L_0x6000036037a0;  alias, 1 drivers
v0x600003549b00_0 .net "mxu_w_ready", 0 0, L_0x600003606b20;  alias, 1 drivers
v0x600003549b90_0 .var "req_dma", 3 0;
v0x600003549c20_0 .var "req_mxu_a", 3 0;
v0x600003549cb0_0 .var "req_mxu_o", 3 0;
v0x600003549d40_0 .var "req_mxu_w", 3 0;
v0x600003549dd0_0 .var "req_vpu", 3 0;
v0x600003549e60_0 .net "rst_n", 0 0, v0x600003542910_0;  alias, 1 drivers
v0x600003549ef0_0 .net "vpu_addr", 19 0, v0x60000354b7b0_0;  alias, 1 drivers
v0x600003549f80_0 .net "vpu_rdata", 255 0, L_0x600002c12610;  alias, 1 drivers
v0x60000354a010_0 .var "vpu_rdata_reg", 255 0;
v0x60000354a0a0_0 .net "vpu_re", 0 0, L_0x600002c11e30;  alias, 1 drivers
v0x60000354a130_0 .net "vpu_ready", 0 0, L_0x600003606bc0;  alias, 1 drivers
v0x60000354a1c0_0 .net "vpu_wdata", 255 0, L_0x600002c11d50;  alias, 1 drivers
v0x60000354a250_0 .net "vpu_we", 0 0, L_0x600002c11dc0;  alias, 1 drivers
v0x60000354a2e0_0 .net "word_dma", 7 0, L_0x600003606a80;  1 drivers
v0x60000354a370_0 .net "word_mxu_a", 7 0, L_0x6000036068a0;  1 drivers
v0x60000354a400_0 .net "word_mxu_o", 7 0, L_0x600003606940;  1 drivers
v0x60000354a490_0 .net "word_mxu_w", 7 0, L_0x600003606800;  1 drivers
v0x60000354a520_0 .net "word_vpu", 7 0, L_0x6000036069e0;  1 drivers
E_0x600001268740/0 .event anyedge, v0x600003548870_0, v0x600003536fd0_0, v0x6000035374e0_0, v0x6000035379f0_0;
E_0x600001268740/1 .event anyedge, v0x600003537f00_0, v0x6000035486c0_0, v0x600003548ab0_0, v0x6000035485a0_0;
E_0x600001268740 .event/or E_0x600001268740/0, E_0x600001268740/1;
E_0x6000012687c0/0 .event anyedge, v0x600003549d40_0, v0x600003549c20_0, v0x600003549cb0_0, v0x600003549dd0_0;
E_0x6000012687c0/1 .event anyedge, v0x600003549b90_0, v0x600003549290_0, v0x60000354a490_0, v0x600003549170_0;
E_0x6000012687c0/2 .event anyedge, v0x60000354a370_0, v0x600003549200_0, v0x60000354a400_0, v0x6000035497a0_0;
E_0x6000012687c0/3 .event anyedge, v0x600003549320_0, v0x60000354a520_0, v0x60000354a1c0_0, v0x60000354a250_0;
E_0x6000012687c0/4 .event anyedge, v0x60000354a0a0_0, v0x6000035490e0_0, v0x60000354a2e0_0, v0x60000352b2a0_0;
E_0x6000012687c0/5 .event anyedge, v0x60000352b3c0_0, v0x60000352b0f0_0;
E_0x6000012687c0 .event/or E_0x6000012687c0/0, E_0x6000012687c0/1, E_0x6000012687c0/2, E_0x6000012687c0/3, E_0x6000012687c0/4, E_0x6000012687c0/5;
E_0x600001268800/0 .event anyedge, v0x600003549a70_0, v0x6000035487e0_0, v0x600003549560_0, v0x600003548630_0;
E_0x600001268800/1 .event anyedge, v0x600003549830_0, v0x600003548750_0, v0x60000354a250_0, v0x60000354a0a0_0;
E_0x600001268800/2 .event anyedge, v0x600003548a20_0, v0x60000352b3c0_0, v0x60000352b0f0_0, v0x600003548510_0;
E_0x600001268800 .event/or E_0x600001268800/0, E_0x600001268800/1, E_0x600001268800/2;
L_0x600003605fe0 .part v0x600003548bd0_0, 0, 1;
L_0x600003606080 .part v0x600003548990_0, 0, 1;
L_0x600003606120 .part v0x600003548bd0_0, 1, 1;
L_0x6000036061c0 .part v0x600003548990_0, 1, 1;
L_0x600003606260 .part v0x600003548bd0_0, 2, 1;
L_0x600003606300 .part v0x600003548990_0, 2, 1;
L_0x6000036063a0 .part v0x600003548bd0_0, 3, 1;
L_0x600003606440 .part v0x600003548990_0, 3, 1;
L_0x6000036064e0 .ufunc/vec4 TD_tb_residual_block.dut.sram_inst.get_bank, 2, L_0x600003603700 (v0x6000035481b0_0) S_0x1236abca0;
L_0x600003606580 .ufunc/vec4 TD_tb_residual_block.dut.sram_inst.get_bank, 2, L_0x600003603980 (v0x6000035481b0_0) S_0x1236abca0;
L_0x600003606620 .ufunc/vec4 TD_tb_residual_block.dut.sram_inst.get_bank, 2, L_0x600003603c00 (v0x6000035481b0_0) S_0x1236abca0;
L_0x6000036066c0 .ufunc/vec4 TD_tb_residual_block.dut.sram_inst.get_bank, 2, v0x60000354b7b0_0 (v0x6000035481b0_0) S_0x1236abca0;
L_0x600003606760 .ufunc/vec4 TD_tb_residual_block.dut.sram_inst.get_bank, 2, v0x60000352afd0_0 (v0x6000035481b0_0) S_0x1236abca0;
L_0x600003606800 .ufunc/vec4 TD_tb_residual_block.dut.sram_inst.get_word, 8, L_0x600003603700 (v0x6000035482d0_0) S_0x1236abe10;
L_0x6000036068a0 .ufunc/vec4 TD_tb_residual_block.dut.sram_inst.get_word, 8, L_0x600003603980 (v0x6000035482d0_0) S_0x1236abe10;
L_0x600003606940 .ufunc/vec4 TD_tb_residual_block.dut.sram_inst.get_word, 8, L_0x600003603c00 (v0x6000035482d0_0) S_0x1236abe10;
L_0x6000036069e0 .ufunc/vec4 TD_tb_residual_block.dut.sram_inst.get_word, 8, v0x60000354b7b0_0 (v0x6000035482d0_0) S_0x1236abe10;
L_0x600003606a80 .ufunc/vec4 TD_tb_residual_block.dut.sram_inst.get_word, 8, v0x60000352afd0_0 (v0x6000035482d0_0) S_0x1236abe10;
L_0x600003606b20 .part/v v0x600003549290_0, L_0x6000036064e0, 1;
L_0x600003606c60 .part/v v0x600003549170_0, L_0x600003606580, 1;
L_0x600003606d00 .part/v v0x600003549200_0, L_0x600003606620, 1;
L_0x600003606bc0 .part/v v0x600003549320_0, L_0x6000036066c0, 1;
L_0x600003606da0 .part/v v0x6000035490e0_0, L_0x600003606760, 1;
S_0x1236ab120 .scope generate, "bank_gen[0]" "bank_gen[0]" 9 184, 9 184 0, S_0x123671430;
 .timescale 0 0;
P_0x600001268840 .param/l "i" 1 9 184, +C4<00>;
S_0x1236ab290 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x1236ab120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600002916900 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x600002916940 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600003548480_0 .array/port v0x600003548480, 0;
v0x600003536d90_0 .net "addr", 7 0, v0x600003548480_0;  1 drivers
v0x600003536e20_0 .net "clk", 0 0, v0x6000035420a0_0;  alias, 1 drivers
v0x600003536eb0_0 .var/i "i", 31 0;
v0x600003536f40 .array "mem", 255 0, 255 0;
v0x600003536fd0_0 .var "rdata", 255 0;
v0x600003537060_0 .net "re", 0 0, L_0x600003606080;  1 drivers
v0x600003548b40_0 .array/port v0x600003548b40, 0;
v0x6000035370f0_0 .net "wdata", 255 0, v0x600003548b40_0;  1 drivers
v0x600003537180_0 .net "we", 0 0, L_0x600003605fe0;  1 drivers
E_0x600001268940 .event posedge, v0x60000352a250_0;
S_0x1236ab400 .scope generate, "bank_gen[1]" "bank_gen[1]" 9 184, 9 184 0, S_0x123671430;
 .timescale 0 0;
P_0x6000012689c0 .param/l "i" 1 9 184, +C4<01>;
S_0x1236ab570 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x1236ab400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600002917200 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x600002917240 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600003548480_1 .array/port v0x600003548480, 1;
v0x6000035372a0_0 .net "addr", 7 0, v0x600003548480_1;  1 drivers
v0x600003537330_0 .net "clk", 0 0, v0x6000035420a0_0;  alias, 1 drivers
v0x6000035373c0_0 .var/i "i", 31 0;
v0x600003537450 .array "mem", 255 0, 255 0;
v0x6000035374e0_0 .var "rdata", 255 0;
v0x600003537570_0 .net "re", 0 0, L_0x6000036061c0;  1 drivers
v0x600003548b40_1 .array/port v0x600003548b40, 1;
v0x600003537600_0 .net "wdata", 255 0, v0x600003548b40_1;  1 drivers
v0x600003537690_0 .net "we", 0 0, L_0x600003606120;  1 drivers
S_0x1236ab6e0 .scope generate, "bank_gen[2]" "bank_gen[2]" 9 184, 9 184 0, S_0x123671430;
 .timescale 0 0;
P_0x600001268b00 .param/l "i" 1 9 184, +C4<010>;
S_0x1236ab850 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x1236ab6e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600002917280 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x6000029172c0 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600003548480_2 .array/port v0x600003548480, 2;
v0x6000035377b0_0 .net "addr", 7 0, v0x600003548480_2;  1 drivers
v0x600003537840_0 .net "clk", 0 0, v0x6000035420a0_0;  alias, 1 drivers
v0x6000035378d0_0 .var/i "i", 31 0;
v0x600003537960 .array "mem", 255 0, 255 0;
v0x6000035379f0_0 .var "rdata", 255 0;
v0x600003537a80_0 .net "re", 0 0, L_0x600003606300;  1 drivers
v0x600003548b40_2 .array/port v0x600003548b40, 2;
v0x600003537b10_0 .net "wdata", 255 0, v0x600003548b40_2;  1 drivers
v0x600003537ba0_0 .net "we", 0 0, L_0x600003606260;  1 drivers
S_0x1236ab9c0 .scope generate, "bank_gen[3]" "bank_gen[3]" 9 184, 9 184 0, S_0x123671430;
 .timescale 0 0;
P_0x600001268c40 .param/l "i" 1 9 184, +C4<011>;
S_0x1236abb30 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x1236ab9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600002917300 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x600002917340 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600003548480_3 .array/port v0x600003548480, 3;
v0x600003537cc0_0 .net "addr", 7 0, v0x600003548480_3;  1 drivers
v0x600003537d50_0 .net "clk", 0 0, v0x6000035420a0_0;  alias, 1 drivers
v0x600003537de0_0 .var/i "i", 31 0;
v0x600003537e70 .array "mem", 255 0, 255 0;
v0x600003537f00_0 .var "rdata", 255 0;
v0x600003548000_0 .net "re", 0 0, L_0x600003606440;  1 drivers
v0x600003548b40_3 .array/port v0x600003548b40, 3;
v0x600003548090_0 .net "wdata", 255 0, v0x600003548b40_3;  1 drivers
v0x600003548120_0 .net "we", 0 0, L_0x6000036063a0;  1 drivers
S_0x1236abca0 .scope function.vec4.s2, "get_bank" "get_bank" 9 73, 9 73 0, S_0x123671430;
 .timescale 0 0;
v0x6000035481b0_0 .var "addr", 19 0;
; Variable get_bank is vec4 return value of scope S_0x1236abca0
TD_tb_residual_block.dut.sram_inst.get_bank ;
    %load/vec4 v0x6000035481b0_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x6000035481b0_0;
    %parti/s 2, 8, 5;
    %xor;
    %ret/vec4 0, 0, 2;  Assign to get_bank (store_vec4_to_lval)
    %end;
S_0x1236abe10 .scope function.vec4.s8, "get_word" "get_word" 9 81, 9 81 0, S_0x123671430;
 .timescale 0 0;
v0x6000035482d0_0 .var "addr", 19 0;
; Variable get_word is vec4 return value of scope S_0x1236abe10
TD_tb_residual_block.dut.sram_inst.get_word ;
    %load/vec4 v0x6000035482d0_0;
    %parti/s 8, 2, 3;
    %ret/vec4 0, 0, 8;  Assign to get_word (store_vec4_to_lval)
    %end;
S_0x1236ac180 .scope module, "vpu_inst" "vector_unit" 4 407, 10 17 0, S_0x1236aee90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
P_0x12380fc00 .param/l "DATA_WIDTH" 0 10 19, +C4<00000000000000000000000000010000>;
P_0x12380fc40 .param/l "LANES" 0 10 18, +C4<00000000000000000000000000010000>;
P_0x12380fc80 .param/l "REDUCE_STAGES" 1 10 201, +C4<00000000000000000000000000000100>;
P_0x12380fcc0 .param/l "SRAM_ADDR_W" 0 10 21, +C4<00000000000000000000000000010100>;
P_0x12380fd00 .param/l "S_DECODE" 1 10 112, C4<001>;
P_0x12380fd40 .param/l "S_DONE" 1 10 117, C4<110>;
P_0x12380fd80 .param/l "S_EXECUTE" 1 10 113, C4<010>;
P_0x12380fdc0 .param/l "S_IDLE" 1 10 111, C4<000>;
P_0x12380fe00 .param/l "S_MEM_WAIT" 1 10 114, C4<011>;
P_0x12380fe40 .param/l "S_REDUCE" 1 10 115, C4<100>;
P_0x12380fe80 .param/l "S_WRITEBACK" 1 10 116, C4<101>;
P_0x12380fec0 .param/l "VOP_ADD" 1 10 78, C4<00000001>;
P_0x12380ff00 .param/l "VOP_BCAST" 1 10 92, C4<00110010>;
P_0x12380ff40 .param/l "VOP_GELU" 1 10 83, C4<00010001>;
P_0x12380ff80 .param/l "VOP_LOAD" 1 10 90, C4<00110000>;
P_0x12380ffc0 .param/l "VOP_MADD" 1 10 81, C4<00000100>;
P_0x123810000 .param/l "VOP_MAX" 1 10 88, C4<00100001>;
P_0x123810040 .param/l "VOP_MIN" 1 10 89, C4<00100010>;
P_0x123810080 .param/l "VOP_MOV" 1 10 93, C4<00110011>;
P_0x1238100c0 .param/l "VOP_MUL" 1 10 80, C4<00000011>;
P_0x123810100 .param/l "VOP_RELU" 1 10 82, C4<00010000>;
P_0x123810140 .param/l "VOP_SIGMOID" 1 10 85, C4<00010011>;
P_0x123810180 .param/l "VOP_SILU" 1 10 84, C4<00010010>;
P_0x1238101c0 .param/l "VOP_STORE" 1 10 91, C4<00110001>;
P_0x123810200 .param/l "VOP_SUB" 1 10 79, C4<00000010>;
P_0x123810240 .param/l "VOP_SUM" 1 10 87, C4<00100000>;
P_0x123810280 .param/l "VOP_TANH" 1 10 86, C4<00010100>;
P_0x1238102c0 .param/l "VOP_ZERO" 1 10 94, C4<00110100>;
P_0x123810300 .param/l "VREG_COUNT" 0 10 20, +C4<00000000000000000000000000100000>;
L_0x600002c11b90 .functor BUFZ 256, L_0x6000036057c0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600002c11c00 .functor BUFZ 256, L_0x600003605900, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600002c11c70 .functor BUFZ 1, v0x60000354af40_0, C4<0>, C4<0>, C4<0>;
L_0x600002c11d50 .functor BUFZ 256, v0x60000354bb10_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600002c11dc0 .functor BUFZ 1, v0x60000354bc30_0, C4<0>, C4<0>, C4<0>;
L_0x600002c11e30 .functor BUFZ 1, v0x60000354b960_0, C4<0>, C4<0>, C4<0>;
v0x60000354a5b0_0 .net *"_ivl_48", 255 0, L_0x6000036057c0;  1 drivers
v0x60000354a640_0 .net *"_ivl_50", 6 0, L_0x600003605860;  1 drivers
L_0x12809a848 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000354a6d0_0 .net *"_ivl_53", 1 0, L_0x12809a848;  1 drivers
v0x60000354a760_0 .net *"_ivl_56", 255 0, L_0x600003605900;  1 drivers
v0x60000354a7f0_0 .net *"_ivl_58", 6 0, L_0x6000036059a0;  1 drivers
L_0x12809a890 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000354a880_0 .net *"_ivl_61", 1 0, L_0x12809a890;  1 drivers
L_0x12809a8d8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000354a910_0 .net/2u *"_ivl_64", 2 0, L_0x12809a8d8;  1 drivers
v0x60000354a9a0_0 .var "addr_reg", 19 0;
v0x60000354aa30_0 .var "alu_result", 255 0;
v0x60000354aac0_0 .net "clk", 0 0, v0x6000035420a0_0;  alias, 1 drivers
v0x60000354ab50_0 .net "cmd", 127 0, v0x60000352e2e0_0;  alias, 1 drivers
v0x60000354abe0_0 .net "cmd_done", 0 0, L_0x600002c11c70;  alias, 1 drivers
v0x60000354ac70_0 .net "cmd_ready", 0 0, L_0x600003605a40;  alias, 1 drivers
v0x60000354ad00_0 .var "cmd_reg", 127 0;
v0x60000354ad90_0 .net "cmd_valid", 0 0, L_0x600002c1e610;  alias, 1 drivers
v0x60000354ae20_0 .net "count", 15 0, L_0x600003605720;  1 drivers
v0x60000354aeb0_0 .var "count_reg", 15 0;
v0x60000354af40_0 .var "done_reg", 0 0;
v0x60000354afd0_0 .var "elem_count", 15 0;
v0x60000354b060_0 .net "imm", 15 0, L_0x6000036055e0;  1 drivers
v0x60000354b0f0_0 .var "imm_reg", 15 0;
v0x60000354b180_0 .var/i "lane", 31 0;
v0x60000354b210 .array "lane_a", 15 0;
v0x60000354b210_0 .net v0x60000354b210 0, 15 0, L_0x600003603f20; 1 drivers
v0x60000354b210_1 .net v0x60000354b210 1, 15 0, L_0x600003604000; 1 drivers
v0x60000354b210_2 .net v0x60000354b210 2, 15 0, L_0x600003604140; 1 drivers
v0x60000354b210_3 .net v0x60000354b210 3, 15 0, L_0x600003604280; 1 drivers
v0x60000354b210_4 .net v0x60000354b210 4, 15 0, L_0x6000036043c0; 1 drivers
v0x60000354b210_5 .net v0x60000354b210 5, 15 0, L_0x600003604500; 1 drivers
v0x60000354b210_6 .net v0x60000354b210 6, 15 0, L_0x600003604640; 1 drivers
v0x60000354b210_7 .net v0x60000354b210 7, 15 0, L_0x600003604780; 1 drivers
v0x60000354b210_8 .net v0x60000354b210 8, 15 0, L_0x6000036048c0; 1 drivers
v0x60000354b210_9 .net v0x60000354b210 9, 15 0, L_0x600003604a00; 1 drivers
v0x60000354b210_10 .net v0x60000354b210 10, 15 0, L_0x600003604be0; 1 drivers
v0x60000354b210_11 .net v0x60000354b210 11, 15 0, L_0x600003604c80; 1 drivers
v0x60000354b210_12 .net v0x60000354b210 12, 15 0, L_0x600003604dc0; 1 drivers
v0x60000354b210_13 .net v0x60000354b210 13, 15 0, L_0x600003604f00; 1 drivers
v0x60000354b210_14 .net v0x60000354b210 14, 15 0, L_0x600003605040; 1 drivers
v0x60000354b210_15 .net v0x60000354b210 15, 15 0, L_0x600003605180; 1 drivers
v0x60000354b2a0 .array "lane_b", 15 0;
v0x60000354b2a0_0 .net v0x60000354b2a0 0, 15 0, L_0x600003608640; 1 drivers
v0x60000354b2a0_1 .net v0x60000354b2a0 1, 15 0, L_0x6000036040a0; 1 drivers
v0x60000354b2a0_2 .net v0x60000354b2a0 2, 15 0, L_0x6000036041e0; 1 drivers
v0x60000354b2a0_3 .net v0x60000354b2a0 3, 15 0, L_0x600003604320; 1 drivers
v0x60000354b2a0_4 .net v0x60000354b2a0 4, 15 0, L_0x600003604460; 1 drivers
v0x60000354b2a0_5 .net v0x60000354b2a0 5, 15 0, L_0x6000036045a0; 1 drivers
v0x60000354b2a0_6 .net v0x60000354b2a0 6, 15 0, L_0x6000036046e0; 1 drivers
v0x60000354b2a0_7 .net v0x60000354b2a0 7, 15 0, L_0x600003604820; 1 drivers
v0x60000354b2a0_8 .net v0x60000354b2a0 8, 15 0, L_0x600003604960; 1 drivers
v0x60000354b2a0_9 .net v0x60000354b2a0 9, 15 0, L_0x600003604b40; 1 drivers
v0x60000354b2a0_10 .net v0x60000354b2a0 10, 15 0, L_0x600003604aa0; 1 drivers
v0x60000354b2a0_11 .net v0x60000354b2a0 11, 15 0, L_0x600003604d20; 1 drivers
v0x60000354b2a0_12 .net v0x60000354b2a0 12, 15 0, L_0x600003604e60; 1 drivers
v0x60000354b2a0_13 .net v0x60000354b2a0 13, 15 0, L_0x600003604fa0; 1 drivers
v0x60000354b2a0_14 .net v0x60000354b2a0 14, 15 0, L_0x6000036050e0; 1 drivers
v0x60000354b2a0_15 .net v0x60000354b2a0 15, 15 0, L_0x600003605220; 1 drivers
v0x60000354b330 .array "lane_result", 15 0, 15 0;
v0x60000354b3c0_0 .net "mem_addr", 19 0, L_0x600003605680;  1 drivers
v0x60000354b450_0 .var "mem_addr_reg", 19 0;
v0x60000354b4e0_0 .net "opcode", 7 0, L_0x6000036052c0;  1 drivers
v0x60000354b570_0 .var "reduce_result", 15 0;
v0x60000354b600 .array "reduce_tree", 79 0, 15 0;
v0x60000354b690_0 .net "rst_n", 0 0, v0x600003542910_0;  alias, 1 drivers
v0x60000354b720_0 .net "sram_addr", 19 0, v0x60000354b7b0_0;  alias, 1 drivers
v0x60000354b7b0_0 .var "sram_addr_reg", 19 0;
v0x60000354b840_0 .net "sram_rdata", 255 0, L_0x600002c12610;  alias, 1 drivers
v0x60000354b8d0_0 .net "sram_re", 0 0, L_0x600002c11e30;  alias, 1 drivers
v0x60000354b960_0 .var "sram_re_reg", 0 0;
v0x60000354b9f0_0 .net "sram_ready", 0 0, L_0x600003606bc0;  alias, 1 drivers
v0x60000354ba80_0 .net "sram_wdata", 255 0, L_0x600002c11d50;  alias, 1 drivers
v0x60000354bb10_0 .var "sram_wdata_reg", 255 0;
v0x60000354bba0_0 .net "sram_we", 0 0, L_0x600002c11dc0;  alias, 1 drivers
v0x60000354bc30_0 .var "sram_we_reg", 0 0;
v0x60000354bcc0_0 .var/i "stage", 31 0;
v0x60000354bd50_0 .var "state", 2 0;
v0x60000354bde0_0 .net "subop", 7 0, L_0x600003605360;  1 drivers
v0x60000354be70_0 .var "subop_reg", 7 0;
v0x60000354bf00_0 .net "vd", 4 0, L_0x600003605400;  1 drivers
v0x60000354c000_0 .var "vd_reg", 4 0;
v0x60000354c090 .array "vrf", 31 0, 255 0;
v0x60000354c120_0 .net "vs1", 4 0, L_0x6000036054a0;  1 drivers
v0x60000354c1b0_0 .net "vs1_data", 255 0, L_0x600002c11b90;  1 drivers
v0x60000354c240_0 .var "vs1_reg", 4 0;
v0x60000354c2d0_0 .net "vs2", 4 0, L_0x600003605540;  1 drivers
v0x60000354c360_0 .net "vs2_data", 255 0, L_0x600002c11c00;  1 drivers
v0x60000354c3f0_0 .var "vs2_reg", 4 0;
E_0x600001269540/0 .event anyedge, v0x60000354b210_0, v0x60000354b210_1, v0x60000354b210_2, v0x60000354b210_3;
E_0x600001269540/1 .event anyedge, v0x60000354b210_4, v0x60000354b210_5, v0x60000354b210_6, v0x60000354b210_7;
E_0x600001269540/2 .event anyedge, v0x60000354b210_8, v0x60000354b210_9, v0x60000354b210_10, v0x60000354b210_11;
E_0x600001269540/3 .event anyedge, v0x60000354b210_12, v0x60000354b210_13, v0x60000354b210_14, v0x60000354b210_15;
v0x60000354b600_0 .array/port v0x60000354b600, 0;
v0x60000354b600_1 .array/port v0x60000354b600, 1;
v0x60000354b600_2 .array/port v0x60000354b600, 2;
E_0x600001269540/4 .event anyedge, v0x60000354be70_0, v0x60000354b600_0, v0x60000354b600_1, v0x60000354b600_2;
v0x60000354b600_3 .array/port v0x60000354b600, 3;
v0x60000354b600_4 .array/port v0x60000354b600, 4;
v0x60000354b600_5 .array/port v0x60000354b600, 5;
v0x60000354b600_6 .array/port v0x60000354b600, 6;
E_0x600001269540/5 .event anyedge, v0x60000354b600_3, v0x60000354b600_4, v0x60000354b600_5, v0x60000354b600_6;
v0x60000354b600_7 .array/port v0x60000354b600, 7;
v0x60000354b600_8 .array/port v0x60000354b600, 8;
v0x60000354b600_9 .array/port v0x60000354b600, 9;
v0x60000354b600_10 .array/port v0x60000354b600, 10;
E_0x600001269540/6 .event anyedge, v0x60000354b600_7, v0x60000354b600_8, v0x60000354b600_9, v0x60000354b600_10;
v0x60000354b600_11 .array/port v0x60000354b600, 11;
v0x60000354b600_12 .array/port v0x60000354b600, 12;
v0x60000354b600_13 .array/port v0x60000354b600, 13;
v0x60000354b600_14 .array/port v0x60000354b600, 14;
E_0x600001269540/7 .event anyedge, v0x60000354b600_11, v0x60000354b600_12, v0x60000354b600_13, v0x60000354b600_14;
v0x60000354b600_15 .array/port v0x60000354b600, 15;
v0x60000354b600_16 .array/port v0x60000354b600, 16;
v0x60000354b600_17 .array/port v0x60000354b600, 17;
v0x60000354b600_18 .array/port v0x60000354b600, 18;
E_0x600001269540/8 .event anyedge, v0x60000354b600_15, v0x60000354b600_16, v0x60000354b600_17, v0x60000354b600_18;
v0x60000354b600_19 .array/port v0x60000354b600, 19;
v0x60000354b600_20 .array/port v0x60000354b600, 20;
v0x60000354b600_21 .array/port v0x60000354b600, 21;
v0x60000354b600_22 .array/port v0x60000354b600, 22;
E_0x600001269540/9 .event anyedge, v0x60000354b600_19, v0x60000354b600_20, v0x60000354b600_21, v0x60000354b600_22;
v0x60000354b600_23 .array/port v0x60000354b600, 23;
v0x60000354b600_24 .array/port v0x60000354b600, 24;
v0x60000354b600_25 .array/port v0x60000354b600, 25;
v0x60000354b600_26 .array/port v0x60000354b600, 26;
E_0x600001269540/10 .event anyedge, v0x60000354b600_23, v0x60000354b600_24, v0x60000354b600_25, v0x60000354b600_26;
v0x60000354b600_27 .array/port v0x60000354b600, 27;
v0x60000354b600_28 .array/port v0x60000354b600, 28;
v0x60000354b600_29 .array/port v0x60000354b600, 29;
v0x60000354b600_30 .array/port v0x60000354b600, 30;
E_0x600001269540/11 .event anyedge, v0x60000354b600_27, v0x60000354b600_28, v0x60000354b600_29, v0x60000354b600_30;
v0x60000354b600_31 .array/port v0x60000354b600, 31;
v0x60000354b600_32 .array/port v0x60000354b600, 32;
v0x60000354b600_33 .array/port v0x60000354b600, 33;
v0x60000354b600_34 .array/port v0x60000354b600, 34;
E_0x600001269540/12 .event anyedge, v0x60000354b600_31, v0x60000354b600_32, v0x60000354b600_33, v0x60000354b600_34;
v0x60000354b600_35 .array/port v0x60000354b600, 35;
v0x60000354b600_36 .array/port v0x60000354b600, 36;
v0x60000354b600_37 .array/port v0x60000354b600, 37;
v0x60000354b600_38 .array/port v0x60000354b600, 38;
E_0x600001269540/13 .event anyedge, v0x60000354b600_35, v0x60000354b600_36, v0x60000354b600_37, v0x60000354b600_38;
v0x60000354b600_39 .array/port v0x60000354b600, 39;
v0x60000354b600_40 .array/port v0x60000354b600, 40;
v0x60000354b600_41 .array/port v0x60000354b600, 41;
v0x60000354b600_42 .array/port v0x60000354b600, 42;
E_0x600001269540/14 .event anyedge, v0x60000354b600_39, v0x60000354b600_40, v0x60000354b600_41, v0x60000354b600_42;
v0x60000354b600_43 .array/port v0x60000354b600, 43;
v0x60000354b600_44 .array/port v0x60000354b600, 44;
v0x60000354b600_45 .array/port v0x60000354b600, 45;
v0x60000354b600_46 .array/port v0x60000354b600, 46;
E_0x600001269540/15 .event anyedge, v0x60000354b600_43, v0x60000354b600_44, v0x60000354b600_45, v0x60000354b600_46;
v0x60000354b600_47 .array/port v0x60000354b600, 47;
v0x60000354b600_48 .array/port v0x60000354b600, 48;
v0x60000354b600_49 .array/port v0x60000354b600, 49;
v0x60000354b600_50 .array/port v0x60000354b600, 50;
E_0x600001269540/16 .event anyedge, v0x60000354b600_47, v0x60000354b600_48, v0x60000354b600_49, v0x60000354b600_50;
v0x60000354b600_51 .array/port v0x60000354b600, 51;
v0x60000354b600_52 .array/port v0x60000354b600, 52;
v0x60000354b600_53 .array/port v0x60000354b600, 53;
v0x60000354b600_54 .array/port v0x60000354b600, 54;
E_0x600001269540/17 .event anyedge, v0x60000354b600_51, v0x60000354b600_52, v0x60000354b600_53, v0x60000354b600_54;
v0x60000354b600_55 .array/port v0x60000354b600, 55;
v0x60000354b600_56 .array/port v0x60000354b600, 56;
v0x60000354b600_57 .array/port v0x60000354b600, 57;
v0x60000354b600_58 .array/port v0x60000354b600, 58;
E_0x600001269540/18 .event anyedge, v0x60000354b600_55, v0x60000354b600_56, v0x60000354b600_57, v0x60000354b600_58;
v0x60000354b600_59 .array/port v0x60000354b600, 59;
v0x60000354b600_60 .array/port v0x60000354b600, 60;
v0x60000354b600_61 .array/port v0x60000354b600, 61;
v0x60000354b600_62 .array/port v0x60000354b600, 62;
E_0x600001269540/19 .event anyedge, v0x60000354b600_59, v0x60000354b600_60, v0x60000354b600_61, v0x60000354b600_62;
v0x60000354b600_63 .array/port v0x60000354b600, 63;
v0x60000354b600_64 .array/port v0x60000354b600, 64;
v0x60000354b600_65 .array/port v0x60000354b600, 65;
v0x60000354b600_66 .array/port v0x60000354b600, 66;
E_0x600001269540/20 .event anyedge, v0x60000354b600_63, v0x60000354b600_64, v0x60000354b600_65, v0x60000354b600_66;
v0x60000354b600_67 .array/port v0x60000354b600, 67;
v0x60000354b600_68 .array/port v0x60000354b600, 68;
v0x60000354b600_69 .array/port v0x60000354b600, 69;
v0x60000354b600_70 .array/port v0x60000354b600, 70;
E_0x600001269540/21 .event anyedge, v0x60000354b600_67, v0x60000354b600_68, v0x60000354b600_69, v0x60000354b600_70;
v0x60000354b600_71 .array/port v0x60000354b600, 71;
v0x60000354b600_72 .array/port v0x60000354b600, 72;
v0x60000354b600_73 .array/port v0x60000354b600, 73;
v0x60000354b600_74 .array/port v0x60000354b600, 74;
E_0x600001269540/22 .event anyedge, v0x60000354b600_71, v0x60000354b600_72, v0x60000354b600_73, v0x60000354b600_74;
v0x60000354b600_75 .array/port v0x60000354b600, 75;
v0x60000354b600_76 .array/port v0x60000354b600, 76;
v0x60000354b600_77 .array/port v0x60000354b600, 77;
v0x60000354b600_78 .array/port v0x60000354b600, 78;
E_0x600001269540/23 .event anyedge, v0x60000354b600_75, v0x60000354b600_76, v0x60000354b600_77, v0x60000354b600_78;
v0x60000354b600_79 .array/port v0x60000354b600, 79;
E_0x600001269540/24 .event anyedge, v0x60000354b600_79;
E_0x600001269540 .event/or E_0x600001269540/0, E_0x600001269540/1, E_0x600001269540/2, E_0x600001269540/3, E_0x600001269540/4, E_0x600001269540/5, E_0x600001269540/6, E_0x600001269540/7, E_0x600001269540/8, E_0x600001269540/9, E_0x600001269540/10, E_0x600001269540/11, E_0x600001269540/12, E_0x600001269540/13, E_0x600001269540/14, E_0x600001269540/15, E_0x600001269540/16, E_0x600001269540/17, E_0x600001269540/18, E_0x600001269540/19, E_0x600001269540/20, E_0x600001269540/21, E_0x600001269540/22, E_0x600001269540/23, E_0x600001269540/24;
L_0x600003603f20 .part L_0x600002c11b90, 0, 16;
L_0x600003608640 .part L_0x600002c11c00, 0, 16;
L_0x600003604000 .part L_0x600002c11b90, 16, 16;
L_0x6000036040a0 .part L_0x600002c11c00, 16, 16;
L_0x600003604140 .part L_0x600002c11b90, 32, 16;
L_0x6000036041e0 .part L_0x600002c11c00, 32, 16;
L_0x600003604280 .part L_0x600002c11b90, 48, 16;
L_0x600003604320 .part L_0x600002c11c00, 48, 16;
L_0x6000036043c0 .part L_0x600002c11b90, 64, 16;
L_0x600003604460 .part L_0x600002c11c00, 64, 16;
L_0x600003604500 .part L_0x600002c11b90, 80, 16;
L_0x6000036045a0 .part L_0x600002c11c00, 80, 16;
L_0x600003604640 .part L_0x600002c11b90, 96, 16;
L_0x6000036046e0 .part L_0x600002c11c00, 96, 16;
L_0x600003604780 .part L_0x600002c11b90, 112, 16;
L_0x600003604820 .part L_0x600002c11c00, 112, 16;
L_0x6000036048c0 .part L_0x600002c11b90, 128, 16;
L_0x600003604960 .part L_0x600002c11c00, 128, 16;
L_0x600003604a00 .part L_0x600002c11b90, 144, 16;
L_0x600003604b40 .part L_0x600002c11c00, 144, 16;
L_0x600003604be0 .part L_0x600002c11b90, 160, 16;
L_0x600003604aa0 .part L_0x600002c11c00, 160, 16;
L_0x600003604c80 .part L_0x600002c11b90, 176, 16;
L_0x600003604d20 .part L_0x600002c11c00, 176, 16;
L_0x600003604dc0 .part L_0x600002c11b90, 192, 16;
L_0x600003604e60 .part L_0x600002c11c00, 192, 16;
L_0x600003604f00 .part L_0x600002c11b90, 208, 16;
L_0x600003604fa0 .part L_0x600002c11c00, 208, 16;
L_0x600003605040 .part L_0x600002c11b90, 224, 16;
L_0x6000036050e0 .part L_0x600002c11c00, 224, 16;
L_0x600003605180 .part L_0x600002c11b90, 240, 16;
L_0x600003605220 .part L_0x600002c11c00, 240, 16;
L_0x6000036052c0 .part v0x60000352e2e0_0, 120, 8;
L_0x600003605360 .part v0x60000352e2e0_0, 112, 8;
L_0x600003605400 .part v0x60000352e2e0_0, 107, 5;
L_0x6000036054a0 .part v0x60000352e2e0_0, 102, 5;
L_0x600003605540 .part v0x60000352e2e0_0, 97, 5;
L_0x6000036055e0 .part v0x60000352e2e0_0, 32, 16;
L_0x600003605680 .part v0x60000352e2e0_0, 76, 20;
L_0x600003605720 .part v0x60000352e2e0_0, 48, 16;
L_0x6000036057c0 .array/port v0x60000354c090, L_0x600003605860;
L_0x600003605860 .concat [ 5 2 0 0], v0x60000354c240_0, L_0x12809a848;
L_0x600003605900 .array/port v0x60000354c090, L_0x6000036059a0;
L_0x6000036059a0 .concat [ 5 2 0 0], v0x60000354c3f0_0, L_0x12809a890;
L_0x600003605a40 .cmp/eq 3, v0x60000354bd50_0, L_0x12809a8d8;
S_0x1236a9d60 .scope generate, "lane_extract[0]" "lane_extract[0]" 10 137, 10 137 0, S_0x1236ac180;
 .timescale 0 0;
P_0x600001269580 .param/l "i" 1 10 137, +C4<00>;
v0x60000354b330_0 .array/port v0x60000354b330, 0;
v0x60000354b330_1 .array/port v0x60000354b330, 1;
v0x60000354b330_2 .array/port v0x60000354b330, 2;
v0x60000354b330_3 .array/port v0x60000354b330, 3;
E_0x600001269600/0 .event anyedge, v0x60000354b330_0, v0x60000354b330_1, v0x60000354b330_2, v0x60000354b330_3;
v0x60000354b330_4 .array/port v0x60000354b330, 4;
v0x60000354b330_5 .array/port v0x60000354b330, 5;
v0x60000354b330_6 .array/port v0x60000354b330, 6;
v0x60000354b330_7 .array/port v0x60000354b330, 7;
E_0x600001269600/1 .event anyedge, v0x60000354b330_4, v0x60000354b330_5, v0x60000354b330_6, v0x60000354b330_7;
v0x60000354b330_8 .array/port v0x60000354b330, 8;
v0x60000354b330_9 .array/port v0x60000354b330, 9;
v0x60000354b330_10 .array/port v0x60000354b330, 10;
v0x60000354b330_11 .array/port v0x60000354b330, 11;
E_0x600001269600/2 .event anyedge, v0x60000354b330_8, v0x60000354b330_9, v0x60000354b330_10, v0x60000354b330_11;
v0x60000354b330_12 .array/port v0x60000354b330, 12;
v0x60000354b330_13 .array/port v0x60000354b330, 13;
v0x60000354b330_14 .array/port v0x60000354b330, 14;
v0x60000354b330_15 .array/port v0x60000354b330, 15;
E_0x600001269600/3 .event anyedge, v0x60000354b330_12, v0x60000354b330_13, v0x60000354b330_14, v0x60000354b330_15;
E_0x600001269600 .event/or E_0x600001269600/0, E_0x600001269600/1, E_0x600001269600/2, E_0x600001269600/3;
E_0x600001269640/0 .event anyedge, v0x60000354be70_0, v0x60000354b210_0, v0x60000354b210_1, v0x60000354b210_2;
E_0x600001269640/1 .event anyedge, v0x60000354b210_3, v0x60000354b210_4, v0x60000354b210_5, v0x60000354b210_6;
E_0x600001269640/2 .event anyedge, v0x60000354b210_7, v0x60000354b210_8, v0x60000354b210_9, v0x60000354b210_10;
E_0x600001269640/3 .event anyedge, v0x60000354b210_11, v0x60000354b210_12, v0x60000354b210_13, v0x60000354b210_14;
E_0x600001269640/4 .event anyedge, v0x60000354b210_15, v0x60000354b2a0_0, v0x60000354b2a0_1, v0x60000354b2a0_2;
E_0x600001269640/5 .event anyedge, v0x60000354b2a0_3, v0x60000354b2a0_4, v0x60000354b2a0_5, v0x60000354b2a0_6;
E_0x600001269640/6 .event anyedge, v0x60000354b2a0_7, v0x60000354b2a0_8, v0x60000354b2a0_9, v0x60000354b2a0_10;
E_0x600001269640/7 .event anyedge, v0x60000354b2a0_11, v0x60000354b2a0_12, v0x60000354b2a0_13, v0x60000354b2a0_14;
E_0x600001269640/8 .event anyedge, v0x60000354b2a0_15, v0x60000354b0f0_0;
E_0x600001269640 .event/or E_0x600001269640/0, E_0x600001269640/1, E_0x600001269640/2, E_0x600001269640/3, E_0x600001269640/4, E_0x600001269640/5, E_0x600001269640/6, E_0x600001269640/7, E_0x600001269640/8;
S_0x1236a9ed0 .scope generate, "lane_extract[1]" "lane_extract[1]" 10 137, 10 137 0, S_0x1236ac180;
 .timescale 0 0;
P_0x600001269680 .param/l "i" 1 10 137, +C4<01>;
S_0x12369d240 .scope generate, "lane_extract[2]" "lane_extract[2]" 10 137, 10 137 0, S_0x1236ac180;
 .timescale 0 0;
P_0x600001269700 .param/l "i" 1 10 137, +C4<010>;
S_0x12369d3b0 .scope generate, "lane_extract[3]" "lane_extract[3]" 10 137, 10 137 0, S_0x1236ac180;
 .timescale 0 0;
P_0x600001269780 .param/l "i" 1 10 137, +C4<011>;
S_0x12369d520 .scope generate, "lane_extract[4]" "lane_extract[4]" 10 137, 10 137 0, S_0x1236ac180;
 .timescale 0 0;
P_0x600001269840 .param/l "i" 1 10 137, +C4<0100>;
S_0x12369d690 .scope generate, "lane_extract[5]" "lane_extract[5]" 10 137, 10 137 0, S_0x1236ac180;
 .timescale 0 0;
P_0x6000012698c0 .param/l "i" 1 10 137, +C4<0101>;
S_0x12366c7a0 .scope generate, "lane_extract[6]" "lane_extract[6]" 10 137, 10 137 0, S_0x1236ac180;
 .timescale 0 0;
P_0x600001269940 .param/l "i" 1 10 137, +C4<0110>;
S_0x12366c910 .scope generate, "lane_extract[7]" "lane_extract[7]" 10 137, 10 137 0, S_0x1236ac180;
 .timescale 0 0;
P_0x6000012699c0 .param/l "i" 1 10 137, +C4<0111>;
S_0x12366ca80 .scope generate, "lane_extract[8]" "lane_extract[8]" 10 137, 10 137 0, S_0x1236ac180;
 .timescale 0 0;
P_0x600001269800 .param/l "i" 1 10 137, +C4<01000>;
S_0x12366cbf0 .scope generate, "lane_extract[9]" "lane_extract[9]" 10 137, 10 137 0, S_0x1236ac180;
 .timescale 0 0;
P_0x600001269a80 .param/l "i" 1 10 137, +C4<01001>;
S_0x12366d850 .scope generate, "lane_extract[10]" "lane_extract[10]" 10 137, 10 137 0, S_0x1236ac180;
 .timescale 0 0;
P_0x600001269b00 .param/l "i" 1 10 137, +C4<01010>;
S_0x12366d9c0 .scope generate, "lane_extract[11]" "lane_extract[11]" 10 137, 10 137 0, S_0x1236ac180;
 .timescale 0 0;
P_0x600001269b80 .param/l "i" 1 10 137, +C4<01011>;
S_0x12366db30 .scope generate, "lane_extract[12]" "lane_extract[12]" 10 137, 10 137 0, S_0x1236ac180;
 .timescale 0 0;
P_0x600001269c00 .param/l "i" 1 10 137, +C4<01100>;
S_0x12366dca0 .scope generate, "lane_extract[13]" "lane_extract[13]" 10 137, 10 137 0, S_0x1236ac180;
 .timescale 0 0;
P_0x600001269c80 .param/l "i" 1 10 137, +C4<01101>;
S_0x1236a3cb0 .scope generate, "lane_extract[14]" "lane_extract[14]" 10 137, 10 137 0, S_0x1236ac180;
 .timescale 0 0;
P_0x600001269d00 .param/l "i" 1 10 137, +C4<01110>;
S_0x1236a3e20 .scope generate, "lane_extract[15]" "lane_extract[15]" 10 137, 10 137 0, S_0x1236ac180;
 .timescale 0 0;
P_0x600001269d80 .param/l "i" 1 10 137, +C4<01111>;
    .scope S_0x1236ae390;
T_2 ;
    %wait E_0x600001255ac0;
    %load/vec4 v0x60000352dcb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000352db90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000352dc20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000352db00_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x60000352d7a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x60000352db90_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x60000352db90_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x60000352db90_0, 0;
T_2.2 ;
    %load/vec4 v0x60000352e370_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.7, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x60000352dc20_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v0x60000352dc20_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x60000352dc20_0, 0;
T_2.5 ;
    %load/vec4 v0x60000352cab0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.10, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x60000352db00_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %load/vec4 v0x60000352db00_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x60000352db00_0, 0;
T_2.8 ;
    %load/vec4 v0x60000352d950_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.13, 9;
    %load/vec4 v0x60000352d830_0;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %load/vec4 v0x60000352db90_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x60000352db90_0, 0;
T_2.11 ;
    %load/vec4 v0x60000352e520_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.16, 9;
    %load/vec4 v0x60000352e400_0;
    %and;
T_2.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %load/vec4 v0x60000352dc20_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x60000352dc20_0, 0;
T_2.14 ;
    %load/vec4 v0x60000352cc60_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.19, 9;
    %load/vec4 v0x60000352cb40_0;
    %and;
T_2.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.17, 8;
    %load/vec4 v0x60000352db00_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x60000352db00_0, 0;
T_2.17 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1236ae390;
T_3 ;
    %wait E_0x600001255ac0;
    %load/vec4 v0x60000352dcb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60000352de60_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x60000352da70_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x60000352d320_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60000352d4d0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x60000352d050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000352d200_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x60000352d710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000352d950_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x60000352e2e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000352e520_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x60000352ca20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000352cc60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000352cd80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000352cea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000352e130_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000352c7e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000352c870_0, 0;
    %fork t_1, S_0x1236ac920;
    %jmp t_0;
    .scope S_0x1236ac920;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000352b600_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x60000352b600_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x60000352b600_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000352d560, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x60000352b600_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000352d440, 0, 4;
    %load/vec4 v0x60000352b600_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000352b600_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %end;
    .scope S_0x1236ae390;
t_0 %join;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x60000352d950_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v0x60000352d830_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000352d950_0, 0;
T_3.4 ;
    %load/vec4 v0x60000352e520_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.9, 9;
    %load/vec4 v0x60000352e400_0;
    %and;
T_3.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000352e520_0, 0;
T_3.7 ;
    %load/vec4 v0x60000352cc60_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.12, 9;
    %load/vec4 v0x60000352cb40_0;
    %and;
T_3.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000352cc60_0, 0;
T_3.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000352cd80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000352d200_0, 0;
    %load/vec4 v0x60000352de60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60000352de60_0, 0;
    %jmp T_3.24;
T_3.13 ;
    %load/vec4 v0x60000352dd40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.25, 8;
    %load/vec4 v0x60000352ddd0_0;
    %assign/vec4 v0x60000352da70_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60000352d4d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000352cea0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000352de60_0, 0;
T_3.25 ;
    %jmp T_3.24;
T_3.14 ;
    %load/vec4 v0x60000352da70_0;
    %assign/vec4 v0x60000352d050_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000352d200_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x60000352de60_0, 0;
    %jmp T_3.24;
T_3.15 ;
    %load/vec4 v0x60000352d290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.27, 8;
    %load/vec4 v0x60000352d0e0_0;
    %assign/vec4 v0x60000352d320_0, 0;
    %load/vec4 v0x60000352d0e0_0;
    %parti/s 8, 120, 8;
    %assign/vec4 v0x60000352c7e0_0, 0;
    %load/vec4 v0x60000352d0e0_0;
    %parti/s 8, 112, 8;
    %assign/vec4 v0x60000352c870_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x60000352de60_0, 0;
T_3.27 ;
    %jmp T_3.24;
T_3.16 ;
    %load/vec4 v0x60000352c7e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_3.35, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_3.36, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_3.37, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000352cea0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x60000352de60_0, 0;
    %jmp T_3.39;
T_3.29 ;
    %load/vec4 v0x60000352da70_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000352da70_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000352de60_0, 0;
    %jmp T_3.39;
T_3.30 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x60000352de60_0, 0;
    %jmp T_3.39;
T_3.31 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x60000352de60_0, 0;
    %jmp T_3.39;
T_3.32 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x60000352de60_0, 0;
    %jmp T_3.39;
T_3.33 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x60000352de60_0, 0;
    %jmp T_3.39;
T_3.34 ;
    %load/vec4 v0x60000352d4d0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_3.40, 5;
    %load/vec4 v0x60000352da70_0;
    %addi 1, 0, 20;
    %load/vec4 v0x60000352d4d0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000352d560, 0, 4;
    %load/vec4 v0x60000352d320_0;
    %parti/s 16, 32, 7;
    %load/vec4 v0x60000352d4d0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000352d440, 0, 4;
    %load/vec4 v0x60000352d4d0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x60000352d4d0_0, 0;
    %load/vec4 v0x60000352da70_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000352da70_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000352de60_0, 0;
    %jmp T_3.41;
T_3.40 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000352cea0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x60000352de60_0, 0;
T_3.41 ;
    %jmp T_3.39;
T_3.35 ;
    %load/vec4 v0x60000352d4d0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.42, 5;
    %load/vec4 v0x60000352d4d0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x60000352d440, 4;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.44, 5;
    %load/vec4 v0x60000352d4d0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x60000352d440, 4;
    %subi 1, 0, 16;
    %load/vec4 v0x60000352d4d0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000352d440, 0, 4;
    %load/vec4 v0x60000352d4d0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x60000352d560, 4;
    %assign/vec4 v0x60000352da70_0, 0;
    %jmp T_3.45;
T_3.44 ;
    %load/vec4 v0x60000352d4d0_0;
    %subi 1, 0, 2;
    %assign/vec4 v0x60000352d4d0_0, 0;
    %load/vec4 v0x60000352da70_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000352da70_0, 0;
T_3.45 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000352de60_0, 0;
    %jmp T_3.43;
T_3.42 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000352cea0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x60000352de60_0, 0;
T_3.43 ;
    %jmp T_3.39;
T_3.36 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000352e130_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x60000352de60_0, 0;
    %jmp T_3.39;
T_3.37 ;
    %load/vec4 v0x60000352c630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.46, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000352cd80_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x60000352de60_0, 0;
T_3.46 ;
    %jmp T_3.39;
T_3.39 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.17 ;
    %load/vec4 v0x60000352c630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.48, 8;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x60000352de60_0, 0;
T_3.48 ;
    %jmp T_3.24;
T_3.18 ;
    %load/vec4 v0x60000352c7e0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.51, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.52, 6;
    %load/vec4 v0x60000352da70_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000352da70_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000352de60_0, 0;
    %jmp T_3.54;
T_3.50 ;
    %load/vec4 v0x60000352d320_0;
    %assign/vec4 v0x60000352d710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000352d950_0, 0;
    %load/vec4 v0x60000352d830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.55, 8;
    %load/vec4 v0x60000352da70_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000352da70_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000352de60_0, 0;
T_3.55 ;
    %jmp T_3.54;
T_3.51 ;
    %load/vec4 v0x60000352d320_0;
    %assign/vec4 v0x60000352e2e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000352e520_0, 0;
    %load/vec4 v0x60000352e400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.57, 8;
    %load/vec4 v0x60000352da70_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000352da70_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000352de60_0, 0;
T_3.57 ;
    %jmp T_3.54;
T_3.52 ;
    %load/vec4 v0x60000352d320_0;
    %assign/vec4 v0x60000352ca20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000352cc60_0, 0;
    %load/vec4 v0x60000352cb40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.59, 8;
    %load/vec4 v0x60000352da70_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000352da70_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000352de60_0, 0;
T_3.59 ;
    %jmp T_3.54;
T_3.54 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.19 ;
    %load/vec4 v0x60000352c870_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.61, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.62, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.63, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_3.64, 6;
    %load/vec4 v0x60000352da70_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000352da70_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000352de60_0, 0;
    %jmp T_3.66;
T_3.61 ;
    %load/vec4 v0x60000352d5f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.67, 8;
    %load/vec4 v0x60000352da70_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000352da70_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000352de60_0, 0;
T_3.67 ;
    %jmp T_3.66;
T_3.62 ;
    %load/vec4 v0x60000352e1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.69, 8;
    %load/vec4 v0x60000352da70_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000352da70_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000352de60_0, 0;
T_3.69 ;
    %jmp T_3.66;
T_3.63 ;
    %load/vec4 v0x60000352c900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.71, 8;
    %load/vec4 v0x60000352da70_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000352da70_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000352de60_0, 0;
T_3.71 ;
    %jmp T_3.66;
T_3.64 ;
    %load/vec4 v0x60000352c630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.73, 8;
    %load/vec4 v0x60000352da70_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000352da70_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000352de60_0, 0;
T_3.73 ;
    %jmp T_3.66;
T_3.66 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.20 ;
    %load/vec4 v0x60000352df80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.75, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000352e130_0, 0;
    %load/vec4 v0x60000352da70_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000352da70_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000352de60_0, 0;
T_3.75 ;
    %jmp T_3.24;
T_3.21 ;
    %load/vec4 v0x60000352dd40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.77, 8;
    %load/vec4 v0x60000352ddd0_0;
    %assign/vec4 v0x60000352da70_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60000352d4d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000352cd80_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000352de60_0, 0;
T_3.77 ;
    %jmp T_3.24;
T_3.22 ;
    %load/vec4 v0x60000352dd40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.79, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000352cea0_0, 0;
    %load/vec4 v0x60000352ddd0_0;
    %assign/vec4 v0x60000352da70_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60000352d4d0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000352de60_0, 0;
T_3.79 ;
    %jmp T_3.24;
T_3.24 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x12368a730;
T_4 ;
    %wait E_0x600001255ac0;
    %load/vec4 v0x600003536760_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000352e910_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x6000035367f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003536880, 4;
    %assign/vec4 v0x60000352e910_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x123685a90;
T_5 ;
    %wait E_0x600001255ac0;
    %load/vec4 v0x600003536760_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000352eb50_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x60000352eb50_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x60000352eb50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000352eac0, 0, 4;
    %load/vec4 v0x60000352eb50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000352eb50_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000352ebe0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x6000035367f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003536880, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000352eac0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x60000352eb50_0, 0, 32;
T_5.6 ;
    %load/vec4 v0x60000352eb50_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_5.7, 5;
    %load/vec4 v0x60000352eb50_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x60000352eac0, 4;
    %ix/getv/s 3, v0x60000352eb50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000352eac0, 0, 4;
    %load/vec4 v0x60000352eb50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000352eb50_0, 0, 32;
    %jmp T_5.6;
T_5.7 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000352eac0, 4;
    %assign/vec4 v0x60000352ebe0_0, 0;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x123680df0;
T_6 ;
    %wait E_0x600001255ac0;
    %load/vec4 v0x600003536760_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000352ee20_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x60000352ee20_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x60000352ee20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000352ed90, 0, 4;
    %load/vec4 v0x60000352ee20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000352ee20_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000352eeb0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x6000035367f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003536880, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000352ed90, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x60000352ee20_0, 0, 32;
T_6.6 ;
    %load/vec4 v0x60000352ee20_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_6.7, 5;
    %load/vec4 v0x60000352ee20_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x60000352ed90, 4;
    %ix/getv/s 3, v0x60000352ee20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000352ed90, 0, 4;
    %load/vec4 v0x60000352ee20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000352ee20_0, 0, 32;
    %jmp T_6.6;
T_6.7 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000352ed90, 4;
    %assign/vec4 v0x60000352eeb0_0, 0;
T_6.4 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x12367c150;
T_7 ;
    %wait E_0x600001255ac0;
    %load/vec4 v0x600003536760_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000352f0f0_0, 0, 32;
T_7.2 ;
    %load/vec4 v0x60000352f0f0_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x60000352f0f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000352f060, 0, 4;
    %load/vec4 v0x60000352f0f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000352f0f0_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000352f180_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x6000035367f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003536880, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000352f060, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x60000352f0f0_0, 0, 32;
T_7.6 ;
    %load/vec4 v0x60000352f0f0_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_7.7, 5;
    %load/vec4 v0x60000352f0f0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x60000352f060, 4;
    %ix/getv/s 3, v0x60000352f0f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000352f060, 0, 4;
    %load/vec4 v0x60000352f0f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000352f0f0_0, 0, 32;
    %jmp T_7.6;
T_7.7 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000352f060, 4;
    %assign/vec4 v0x60000352f180_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x123674e60;
T_8 ;
    %wait E_0x600001255ac0;
    %load/vec4 v0x60000352fc30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000352fde0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000352f720_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000352f690_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000352fba0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x60000352f960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x60000352fd50_0;
    %assign/vec4 v0x60000352fde0_0, 0;
T_8.2 ;
    %load/vec4 v0x60000352f8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x60000352f600_0;
    %assign/vec4 v0x60000352f720_0, 0;
    %load/vec4 v0x60000352f720_0;
    %assign/vec4 v0x60000352f690_0, 0;
    %load/vec4 v0x60000352f7b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %load/vec4 v0x60000352fa80_0;
    %assign/vec4 v0x60000352fba0_0, 0;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v0x60000352fb10_0;
    %load/vec4 v0x60000352fa80_0;
    %add;
    %assign/vec4 v0x60000352fba0_0, 0;
T_8.7 ;
T_8.4 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x1236701c0;
T_9 ;
    %wait E_0x600001255ac0;
    %load/vec4 v0x600003521200_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000035213b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003520cf0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003520c60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003521170_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x600003520f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x600003521320_0;
    %assign/vec4 v0x6000035213b0_0, 0;
T_9.2 ;
    %load/vec4 v0x600003520ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x600003520bd0_0;
    %assign/vec4 v0x600003520cf0_0, 0;
    %load/vec4 v0x600003520cf0_0;
    %assign/vec4 v0x600003520c60_0, 0;
    %load/vec4 v0x600003520d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %load/vec4 v0x600003521050_0;
    %assign/vec4 v0x600003521170_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x6000035210e0_0;
    %load/vec4 v0x600003521050_0;
    %add;
    %assign/vec4 v0x600003521170_0, 0;
T_9.7 ;
T_9.4 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x1236208d0;
T_10 ;
    %wait E_0x600001255ac0;
    %load/vec4 v0x600003522760_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003522910_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003522250_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000035221c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000035226d0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x600003522490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x600003522880_0;
    %assign/vec4 v0x600003522910_0, 0;
T_10.2 ;
    %load/vec4 v0x600003522400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x600003522130_0;
    %assign/vec4 v0x600003522250_0, 0;
    %load/vec4 v0x600003522250_0;
    %assign/vec4 v0x6000035221c0_0, 0;
    %load/vec4 v0x6000035222e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %load/vec4 v0x6000035225b0_0;
    %assign/vec4 v0x6000035226d0_0, 0;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x600003522640_0;
    %load/vec4 v0x6000035225b0_0;
    %add;
    %assign/vec4 v0x6000035226d0_0, 0;
T_10.7 ;
T_10.4 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x12360bc10;
T_11 ;
    %wait E_0x600001255ac0;
    %load/vec4 v0x600003523cc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003523e70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000035237b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003523720_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003523c30_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x6000035239f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x600003523de0_0;
    %assign/vec4 v0x600003523e70_0, 0;
T_11.2 ;
    %load/vec4 v0x600003523960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v0x600003523690_0;
    %assign/vec4 v0x6000035237b0_0, 0;
    %load/vec4 v0x6000035237b0_0;
    %assign/vec4 v0x600003523720_0, 0;
    %load/vec4 v0x600003523840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %load/vec4 v0x600003523b10_0;
    %assign/vec4 v0x600003523c30_0, 0;
    %jmp T_11.7;
T_11.6 ;
    %load/vec4 v0x600003523ba0_0;
    %load/vec4 v0x600003523b10_0;
    %add;
    %assign/vec4 v0x600003523c30_0, 0;
T_11.7 ;
T_11.4 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x12361c0a0;
T_12 ;
    %wait E_0x600001255ac0;
    %load/vec4 v0x600003525290_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003525440_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003524d80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003524cf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003525200_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x600003524fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x6000035253b0_0;
    %assign/vec4 v0x600003525440_0, 0;
T_12.2 ;
    %load/vec4 v0x600003524f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v0x600003524c60_0;
    %assign/vec4 v0x600003524d80_0, 0;
    %load/vec4 v0x600003524d80_0;
    %assign/vec4 v0x600003524cf0_0, 0;
    %load/vec4 v0x600003524e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %load/vec4 v0x6000035250e0_0;
    %assign/vec4 v0x600003525200_0, 0;
    %jmp T_12.7;
T_12.6 ;
    %load/vec4 v0x600003525170_0;
    %load/vec4 v0x6000035250e0_0;
    %add;
    %assign/vec4 v0x600003525200_0, 0;
T_12.7 ;
T_12.4 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x12360ff40;
T_13 ;
    %wait E_0x600001255ac0;
    %load/vec4 v0x6000035267f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000035269a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000035262e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003526250_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003526760_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x600003526520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x600003526910_0;
    %assign/vec4 v0x6000035269a0_0, 0;
T_13.2 ;
    %load/vec4 v0x600003526490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v0x6000035261c0_0;
    %assign/vec4 v0x6000035262e0_0, 0;
    %load/vec4 v0x6000035262e0_0;
    %assign/vec4 v0x600003526250_0, 0;
    %load/vec4 v0x600003526370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %load/vec4 v0x600003526640_0;
    %assign/vec4 v0x600003526760_0, 0;
    %jmp T_13.7;
T_13.6 ;
    %load/vec4 v0x6000035266d0_0;
    %load/vec4 v0x600003526640_0;
    %add;
    %assign/vec4 v0x600003526760_0, 0;
T_13.7 ;
T_13.4 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x123604b10;
T_14 ;
    %wait E_0x600001255ac0;
    %load/vec4 v0x600003527d50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003527f00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003527840_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000035277b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003527cc0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x600003527a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x600003527e70_0;
    %assign/vec4 v0x600003527f00_0, 0;
T_14.2 ;
    %load/vec4 v0x6000035279f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0x600003527720_0;
    %assign/vec4 v0x600003527840_0, 0;
    %load/vec4 v0x600003527840_0;
    %assign/vec4 v0x6000035277b0_0, 0;
    %load/vec4 v0x6000035278d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %load/vec4 v0x600003527ba0_0;
    %assign/vec4 v0x600003527cc0_0, 0;
    %jmp T_14.7;
T_14.6 ;
    %load/vec4 v0x600003527c30_0;
    %load/vec4 v0x600003527ba0_0;
    %add;
    %assign/vec4 v0x600003527cc0_0, 0;
T_14.7 ;
T_14.4 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x123616100;
T_15 ;
    %wait E_0x600001255ac0;
    %load/vec4 v0x600003539320_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000035394d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003538e10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003538d80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003539290_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x600003539050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x600003539440_0;
    %assign/vec4 v0x6000035394d0_0, 0;
T_15.2 ;
    %load/vec4 v0x600003538fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v0x600003538cf0_0;
    %assign/vec4 v0x600003538e10_0, 0;
    %load/vec4 v0x600003538e10_0;
    %assign/vec4 v0x600003538d80_0, 0;
    %load/vec4 v0x600003538ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %load/vec4 v0x600003539170_0;
    %assign/vec4 v0x600003539290_0, 0;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v0x600003539200_0;
    %load/vec4 v0x600003539170_0;
    %add;
    %assign/vec4 v0x600003539290_0, 0;
T_15.7 ;
T_15.4 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x12369aca0;
T_16 ;
    %wait E_0x600001255ac0;
    %load/vec4 v0x60000353a880_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000353aa30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000353a370_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000353a2e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000353a7f0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x60000353a5b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x60000353a9a0_0;
    %assign/vec4 v0x60000353aa30_0, 0;
T_16.2 ;
    %load/vec4 v0x60000353a520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %load/vec4 v0x60000353a250_0;
    %assign/vec4 v0x60000353a370_0, 0;
    %load/vec4 v0x60000353a370_0;
    %assign/vec4 v0x60000353a2e0_0, 0;
    %load/vec4 v0x60000353a400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %load/vec4 v0x60000353a6d0_0;
    %assign/vec4 v0x60000353a7f0_0, 0;
    %jmp T_16.7;
T_16.6 ;
    %load/vec4 v0x60000353a760_0;
    %load/vec4 v0x60000353a6d0_0;
    %add;
    %assign/vec4 v0x60000353a7f0_0, 0;
T_16.7 ;
T_16.4 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x1236952e0;
T_17 ;
    %wait E_0x600001255ac0;
    %load/vec4 v0x60000353bde0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000353c000_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000353b8d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000353b840_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000353bd50_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x60000353bb10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x60000353bf00_0;
    %assign/vec4 v0x60000353c000_0, 0;
T_17.2 ;
    %load/vec4 v0x60000353ba80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %load/vec4 v0x60000353b7b0_0;
    %assign/vec4 v0x60000353b8d0_0, 0;
    %load/vec4 v0x60000353b8d0_0;
    %assign/vec4 v0x60000353b840_0, 0;
    %load/vec4 v0x60000353b960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %load/vec4 v0x60000353bc30_0;
    %assign/vec4 v0x60000353bd50_0, 0;
    %jmp T_17.7;
T_17.6 ;
    %load/vec4 v0x60000353bcc0_0;
    %load/vec4 v0x60000353bc30_0;
    %add;
    %assign/vec4 v0x60000353bd50_0, 0;
T_17.7 ;
T_17.4 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x123692c90;
T_18 ;
    %wait E_0x600001255ac0;
    %load/vec4 v0x60000353d3b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000353d560_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000353cea0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000353ce10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000353d320_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x60000353d0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x60000353d4d0_0;
    %assign/vec4 v0x60000353d560_0, 0;
T_18.2 ;
    %load/vec4 v0x60000353d050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %load/vec4 v0x60000353cd80_0;
    %assign/vec4 v0x60000353cea0_0, 0;
    %load/vec4 v0x60000353cea0_0;
    %assign/vec4 v0x60000353ce10_0, 0;
    %load/vec4 v0x60000353cf30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.6, 8;
    %load/vec4 v0x60000353d200_0;
    %assign/vec4 v0x60000353d320_0, 0;
    %jmp T_18.7;
T_18.6 ;
    %load/vec4 v0x60000353d290_0;
    %load/vec4 v0x60000353d200_0;
    %add;
    %assign/vec4 v0x60000353d320_0, 0;
T_18.7 ;
T_18.4 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x123690640;
T_19 ;
    %wait E_0x600001255ac0;
    %load/vec4 v0x60000353e910_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000353eac0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000353e400_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000353e370_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000353e880_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x60000353e640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x60000353ea30_0;
    %assign/vec4 v0x60000353eac0_0, 0;
T_19.2 ;
    %load/vec4 v0x60000353e5b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %load/vec4 v0x60000353e2e0_0;
    %assign/vec4 v0x60000353e400_0, 0;
    %load/vec4 v0x60000353e400_0;
    %assign/vec4 v0x60000353e370_0, 0;
    %load/vec4 v0x60000353e490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.6, 8;
    %load/vec4 v0x60000353e760_0;
    %assign/vec4 v0x60000353e880_0, 0;
    %jmp T_19.7;
T_19.6 ;
    %load/vec4 v0x60000353e7f0_0;
    %load/vec4 v0x60000353e760_0;
    %add;
    %assign/vec4 v0x60000353e880_0, 0;
T_19.7 ;
T_19.4 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x12368b830;
T_20 ;
    %wait E_0x600001255ac0;
    %load/vec4 v0x60000353fe70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003530090_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000353f960_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000353f8d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000353fde0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x60000353fba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x600003530000_0;
    %assign/vec4 v0x600003530090_0, 0;
T_20.2 ;
    %load/vec4 v0x60000353fb10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %load/vec4 v0x60000353f840_0;
    %assign/vec4 v0x60000353f960_0, 0;
    %load/vec4 v0x60000353f960_0;
    %assign/vec4 v0x60000353f8d0_0, 0;
    %load/vec4 v0x60000353f9f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.6, 8;
    %load/vec4 v0x60000353fcc0_0;
    %assign/vec4 v0x60000353fde0_0, 0;
    %jmp T_20.7;
T_20.6 ;
    %load/vec4 v0x60000353fd50_0;
    %load/vec4 v0x60000353fcc0_0;
    %add;
    %assign/vec4 v0x60000353fde0_0, 0;
T_20.7 ;
T_20.4 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x1236891e0;
T_21 ;
    %wait E_0x600001255ac0;
    %load/vec4 v0x600003531440_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000035315f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003530f30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003530ea0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000035313b0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x600003531170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x600003531560_0;
    %assign/vec4 v0x6000035315f0_0, 0;
T_21.2 ;
    %load/vec4 v0x6000035310e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.4, 8;
    %load/vec4 v0x600003530e10_0;
    %assign/vec4 v0x600003530f30_0, 0;
    %load/vec4 v0x600003530f30_0;
    %assign/vec4 v0x600003530ea0_0, 0;
    %load/vec4 v0x600003530fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.6, 8;
    %load/vec4 v0x600003531290_0;
    %assign/vec4 v0x6000035313b0_0, 0;
    %jmp T_21.7;
T_21.6 ;
    %load/vec4 v0x600003531320_0;
    %load/vec4 v0x600003531290_0;
    %add;
    %assign/vec4 v0x6000035313b0_0, 0;
T_21.7 ;
T_21.4 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x123686b90;
T_22 ;
    %wait E_0x600001255ac0;
    %load/vec4 v0x6000035329a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003532b50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003532490_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003532400_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003532910_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x6000035326d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x600003532ac0_0;
    %assign/vec4 v0x600003532b50_0, 0;
T_22.2 ;
    %load/vec4 v0x600003532640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.4, 8;
    %load/vec4 v0x600003532370_0;
    %assign/vec4 v0x600003532490_0, 0;
    %load/vec4 v0x600003532490_0;
    %assign/vec4 v0x600003532400_0, 0;
    %load/vec4 v0x600003532520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.6, 8;
    %load/vec4 v0x6000035327f0_0;
    %assign/vec4 v0x600003532910_0, 0;
    %jmp T_22.7;
T_22.6 ;
    %load/vec4 v0x600003532880_0;
    %load/vec4 v0x6000035327f0_0;
    %add;
    %assign/vec4 v0x600003532910_0, 0;
T_22.7 ;
T_22.4 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x12367f8a0;
T_23 ;
    %wait E_0x600001255ac0;
    %load/vec4 v0x600003533f00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003534120_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000035339f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003533960_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003533e70_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x600003533c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x600003534090_0;
    %assign/vec4 v0x600003534120_0, 0;
T_23.2 ;
    %load/vec4 v0x600003533ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.4, 8;
    %load/vec4 v0x6000035338d0_0;
    %assign/vec4 v0x6000035339f0_0, 0;
    %load/vec4 v0x6000035339f0_0;
    %assign/vec4 v0x600003533960_0, 0;
    %load/vec4 v0x600003533a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.6, 8;
    %load/vec4 v0x600003533d50_0;
    %assign/vec4 v0x600003533e70_0, 0;
    %jmp T_23.7;
T_23.6 ;
    %load/vec4 v0x600003533de0_0;
    %load/vec4 v0x600003533d50_0;
    %add;
    %assign/vec4 v0x600003533e70_0, 0;
T_23.7 ;
T_23.4 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x12369dab0;
T_24 ;
    %wait E_0x600001255ac0;
    %load/vec4 v0x600003536760_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000352e640_0, 0, 32;
T_24.2 ;
    %load/vec4 v0x60000352e640_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_24.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x60000352e640_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000352e5b0, 0, 4;
    %load/vec4 v0x60000352e640_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000352e640_0, 0, 32;
    %jmp T_24.2;
T_24.3 ;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x600003536400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003536490, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000352e5b0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x60000352e640_0, 0, 32;
T_24.6 ;
    %load/vec4 v0x60000352e640_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_24.7, 5;
    %load/vec4 v0x60000352e640_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x60000352e5b0, 4;
    %ix/getv/s 3, v0x60000352e640_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000352e5b0, 0, 4;
    %load/vec4 v0x60000352e640_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000352e640_0, 0, 32;
    %jmp T_24.6;
T_24.7 ;
T_24.4 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x12366e620;
T_25 ;
    %wait E_0x600001255ac0;
    %load/vec4 v0x600003536760_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000352e760_0, 0, 32;
T_25.2 ;
    %load/vec4 v0x60000352e760_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_25.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x60000352e760_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000352e6d0, 0, 4;
    %load/vec4 v0x60000352e760_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000352e760_0, 0, 32;
    %jmp T_25.2;
T_25.3 ;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x600003536400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003536490, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000352e6d0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x60000352e760_0, 0, 32;
T_25.6 ;
    %load/vec4 v0x60000352e760_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_25.7, 5;
    %load/vec4 v0x60000352e760_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x60000352e6d0, 4;
    %ix/getv/s 3, v0x60000352e760_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000352e6d0, 0, 4;
    %load/vec4 v0x60000352e760_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000352e760_0, 0, 32;
    %jmp T_25.6;
T_25.7 ;
T_25.4 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x123694070;
T_26 ;
    %wait E_0x600001255ac0;
    %load/vec4 v0x600003536760_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000352e880_0, 0, 32;
T_26.2 ;
    %load/vec4 v0x60000352e880_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_26.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x60000352e880_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000352e7f0, 0, 4;
    %load/vec4 v0x60000352e880_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000352e880_0, 0, 32;
    %jmp T_26.2;
T_26.3 ;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x600003536400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003536490, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000352e7f0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x60000352e880_0, 0, 32;
T_26.6 ;
    %load/vec4 v0x60000352e880_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_26.7, 5;
    %load/vec4 v0x60000352e880_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x60000352e7f0, 4;
    %ix/getv/s 3, v0x60000352e880_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000352e7f0, 0, 4;
    %load/vec4 v0x60000352e880_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000352e880_0, 0, 32;
    %jmp T_26.6;
T_26.7 ;
T_26.4 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x1236b0470;
T_27 ;
    %wait E_0x600001255ac0;
    %load/vec4 v0x600003536760_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600003536a30_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600003536130_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x600003536ac0_0;
    %assign/vec4 v0x600003536a30_0, 0;
    %load/vec4 v0x6000035361c0_0;
    %assign/vec4 v0x600003536130_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x1236b0470;
T_28 ;
    %wait E_0x6000012563c0;
    %load/vec4 v0x600003536a30_0;
    %store/vec4 v0x600003536ac0_0, 0, 3;
    %load/vec4 v0x600003536130_0;
    %store/vec4 v0x6000035361c0_0, 0, 16;
    %load/vec4 v0x600003536a30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_28.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_28.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_28.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_28.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_28.4, 6;
    %jmp T_28.5;
T_28.0 ;
    %load/vec4 v0x6000035369a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.6, 8;
    %load/vec4 v0x600003536c70_0;
    %flag_set/vec4 8;
    %jmp/0 T_28.8, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_28.9, 8;
T_28.8 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_28.9, 8;
 ; End of false expr.
    %blend;
T_28.9;
    %store/vec4 v0x600003536ac0_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x6000035361c0_0, 0, 16;
T_28.6 ;
    %jmp T_28.5;
T_28.1 ;
    %load/vec4 v0x600003536c70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.10, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x600003536ac0_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x6000035361c0_0, 0, 16;
T_28.10 ;
    %jmp T_28.5;
T_28.2 ;
    %load/vec4 v0x600003536130_0;
    %addi 1, 0, 16;
    %store/vec4 v0x6000035361c0_0, 0, 16;
    %load/vec4 v0x600003535f80_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600003536130_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_28.12, 5;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x600003536ac0_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x6000035361c0_0, 0, 16;
T_28.12 ;
    %jmp T_28.5;
T_28.3 ;
    %load/vec4 v0x600003536130_0;
    %addi 1, 0, 16;
    %store/vec4 v0x6000035361c0_0, 0, 16;
    %load/vec4 v0x600003536370_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %load/vec4 v0x600003536130_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_28.14, 5;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x600003536ac0_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x6000035361c0_0, 0, 16;
T_28.14 ;
    %jmp T_28.5;
T_28.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600003536ac0_0, 0, 3;
    %jmp T_28.5;
T_28.5 ;
    %pop/vec4 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x1236a9d60;
T_29 ;
    %wait E_0x600001269640;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %load/vec4 v0x60000354be70_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_29.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_29.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_29.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_29.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_29.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_29.7, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_29.9;
T_29.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b2a0, 4;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_29.9;
T_29.1 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b2a0, 4;
    %sub;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_29.9;
T_29.2 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b2a0, 4;
    %mul;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_29.9;
T_29.3 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_29.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_29.11, 8;
T_29.10 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %jmp/0 T_29.11, 8;
 ; End of false expr.
    %blend;
T_29.11;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_29.9;
T_29.4 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_29.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_29.13, 8;
T_29.12 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %jmp/0 T_29.13, 8;
 ; End of false expr.
    %blend;
T_29.13;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_29.9;
T_29.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_29.9;
T_29.6 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_29.9;
T_29.7 ;
    %load/vec4 v0x60000354b0f0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_29.9;
T_29.9 ;
    %pop/vec4 1;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x1236a9d60;
T_30 ;
    %wait E_0x600001269600;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b330, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000354aa30_0, 4, 16;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x1236a9ed0;
T_31 ;
    %wait E_0x600001269640;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %load/vec4 v0x60000354be70_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_31.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_31.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_31.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_31.7, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_31.9;
T_31.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b2a0, 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_31.9;
T_31.1 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b2a0, 4;
    %sub;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_31.9;
T_31.2 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b2a0, 4;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_31.9;
T_31.3 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_31.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_31.11, 8;
T_31.10 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %jmp/0 T_31.11, 8;
 ; End of false expr.
    %blend;
T_31.11;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_31.9;
T_31.4 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_31.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_31.13, 8;
T_31.12 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %jmp/0 T_31.13, 8;
 ; End of false expr.
    %blend;
T_31.13;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_31.9;
T_31.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_31.9;
T_31.6 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_31.9;
T_31.7 ;
    %load/vec4 v0x60000354b0f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_31.9;
T_31.9 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x1236a9ed0;
T_32 ;
    %wait E_0x600001269600;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b330, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000354aa30_0, 4, 16;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x12369d240;
T_33 ;
    %wait E_0x600001269640;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %load/vec4 v0x60000354be70_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_33.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_33.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_33.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_33.7, 6;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_33.9;
T_33.0 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b2a0, 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_33.9;
T_33.1 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b2a0, 4;
    %sub;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_33.9;
T_33.2 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b2a0, 4;
    %mul;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_33.9;
T_33.3 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_33.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_33.11, 8;
T_33.10 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %jmp/0 T_33.11, 8;
 ; End of false expr.
    %blend;
T_33.11;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_33.9;
T_33.4 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_33.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_33.13, 8;
T_33.12 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %jmp/0 T_33.13, 8;
 ; End of false expr.
    %blend;
T_33.13;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_33.9;
T_33.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_33.9;
T_33.6 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_33.9;
T_33.7 ;
    %load/vec4 v0x60000354b0f0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_33.9;
T_33.9 ;
    %pop/vec4 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x12369d240;
T_34 ;
    %wait E_0x600001269600;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b330, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000354aa30_0, 4, 16;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x12369d3b0;
T_35 ;
    %wait E_0x600001269640;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %load/vec4 v0x60000354be70_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_35.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_35.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_35.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_35.7, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_35.9;
T_35.0 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b2a0, 4;
    %add;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_35.9;
T_35.1 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b2a0, 4;
    %sub;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_35.9;
T_35.2 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b2a0, 4;
    %mul;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_35.9;
T_35.3 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_35.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_35.11, 8;
T_35.10 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %jmp/0 T_35.11, 8;
 ; End of false expr.
    %blend;
T_35.11;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_35.9;
T_35.4 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_35.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_35.13, 8;
T_35.12 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %jmp/0 T_35.13, 8;
 ; End of false expr.
    %blend;
T_35.13;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_35.9;
T_35.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_35.9;
T_35.6 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_35.9;
T_35.7 ;
    %load/vec4 v0x60000354b0f0_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_35.9;
T_35.9 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x12369d3b0;
T_36 ;
    %wait E_0x600001269600;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b330, 4;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000354aa30_0, 4, 16;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x12369d520;
T_37 ;
    %wait E_0x600001269640;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %load/vec4 v0x60000354be70_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_37.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_37.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_37.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_37.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_37.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_37.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_37.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_37.7, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_37.9;
T_37.0 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b2a0, 4;
    %add;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_37.9;
T_37.1 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b2a0, 4;
    %sub;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_37.9;
T_37.2 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b2a0, 4;
    %mul;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_37.9;
T_37.3 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_37.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_37.11, 8;
T_37.10 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %jmp/0 T_37.11, 8;
 ; End of false expr.
    %blend;
T_37.11;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_37.9;
T_37.4 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_37.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_37.13, 8;
T_37.12 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %jmp/0 T_37.13, 8;
 ; End of false expr.
    %blend;
T_37.13;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_37.9;
T_37.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_37.9;
T_37.6 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_37.9;
T_37.7 ;
    %load/vec4 v0x60000354b0f0_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_37.9;
T_37.9 ;
    %pop/vec4 1;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x12369d520;
T_38 ;
    %wait E_0x600001269600;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b330, 4;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000354aa30_0, 4, 16;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x12369d690;
T_39 ;
    %wait E_0x600001269640;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %load/vec4 v0x60000354be70_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_39.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_39.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_39.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_39.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_39.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_39.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_39.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_39.7, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_39.9;
T_39.0 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b2a0, 4;
    %add;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_39.9;
T_39.1 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b2a0, 4;
    %sub;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_39.9;
T_39.2 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b2a0, 4;
    %mul;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_39.9;
T_39.3 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_39.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_39.11, 8;
T_39.10 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %jmp/0 T_39.11, 8;
 ; End of false expr.
    %blend;
T_39.11;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_39.9;
T_39.4 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_39.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_39.13, 8;
T_39.12 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %jmp/0 T_39.13, 8;
 ; End of false expr.
    %blend;
T_39.13;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_39.9;
T_39.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_39.9;
T_39.6 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_39.9;
T_39.7 ;
    %load/vec4 v0x60000354b0f0_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_39.9;
T_39.9 ;
    %pop/vec4 1;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x12369d690;
T_40 ;
    %wait E_0x600001269600;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b330, 4;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000354aa30_0, 4, 16;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x12366c7a0;
T_41 ;
    %wait E_0x600001269640;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %load/vec4 v0x60000354be70_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_41.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_41.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_41.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_41.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_41.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_41.7, 6;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_41.9;
T_41.0 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b2a0, 4;
    %add;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_41.9;
T_41.1 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b2a0, 4;
    %sub;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_41.9;
T_41.2 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b2a0, 4;
    %mul;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_41.9;
T_41.3 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_41.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_41.11, 8;
T_41.10 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %jmp/0 T_41.11, 8;
 ; End of false expr.
    %blend;
T_41.11;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_41.9;
T_41.4 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_41.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_41.13, 8;
T_41.12 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %jmp/0 T_41.13, 8;
 ; End of false expr.
    %blend;
T_41.13;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_41.9;
T_41.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_41.9;
T_41.6 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_41.9;
T_41.7 ;
    %load/vec4 v0x60000354b0f0_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_41.9;
T_41.9 ;
    %pop/vec4 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x12366c7a0;
T_42 ;
    %wait E_0x600001269600;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b330, 4;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000354aa30_0, 4, 16;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x12366c910;
T_43 ;
    %wait E_0x600001269640;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %load/vec4 v0x60000354be70_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_43.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_43.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_43.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_43.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_43.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_43.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_43.7, 6;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_43.9;
T_43.0 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b2a0, 4;
    %add;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_43.9;
T_43.1 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b2a0, 4;
    %sub;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_43.9;
T_43.2 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b2a0, 4;
    %mul;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_43.9;
T_43.3 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_43.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_43.11, 8;
T_43.10 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %jmp/0 T_43.11, 8;
 ; End of false expr.
    %blend;
T_43.11;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_43.9;
T_43.4 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_43.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_43.13, 8;
T_43.12 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %jmp/0 T_43.13, 8;
 ; End of false expr.
    %blend;
T_43.13;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_43.9;
T_43.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_43.9;
T_43.6 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_43.9;
T_43.7 ;
    %load/vec4 v0x60000354b0f0_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_43.9;
T_43.9 ;
    %pop/vec4 1;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x12366c910;
T_44 ;
    %wait E_0x600001269600;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b330, 4;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000354aa30_0, 4, 16;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0x12366ca80;
T_45 ;
    %wait E_0x600001269640;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %load/vec4 v0x60000354be70_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_45.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_45.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_45.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_45.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_45.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_45.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_45.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_45.7, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_45.9;
T_45.0 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b2a0, 4;
    %add;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_45.9;
T_45.1 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b2a0, 4;
    %sub;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_45.9;
T_45.2 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b2a0, 4;
    %mul;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_45.9;
T_45.3 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_45.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_45.11, 8;
T_45.10 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %jmp/0 T_45.11, 8;
 ; End of false expr.
    %blend;
T_45.11;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_45.9;
T_45.4 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_45.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_45.13, 8;
T_45.12 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %jmp/0 T_45.13, 8;
 ; End of false expr.
    %blend;
T_45.13;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_45.9;
T_45.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_45.9;
T_45.6 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_45.9;
T_45.7 ;
    %load/vec4 v0x60000354b0f0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_45.9;
T_45.9 ;
    %pop/vec4 1;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x12366ca80;
T_46 ;
    %wait E_0x600001269600;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b330, 4;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000354aa30_0, 4, 16;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0x12366cbf0;
T_47 ;
    %wait E_0x600001269640;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %load/vec4 v0x60000354be70_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_47.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_47.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_47.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_47.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_47.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_47.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_47.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_47.7, 6;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_47.9;
T_47.0 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b2a0, 4;
    %add;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_47.9;
T_47.1 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b2a0, 4;
    %sub;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_47.9;
T_47.2 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b2a0, 4;
    %mul;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_47.9;
T_47.3 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_47.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_47.11, 8;
T_47.10 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %jmp/0 T_47.11, 8;
 ; End of false expr.
    %blend;
T_47.11;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_47.9;
T_47.4 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_47.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_47.13, 8;
T_47.12 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %jmp/0 T_47.13, 8;
 ; End of false expr.
    %blend;
T_47.13;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_47.9;
T_47.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_47.9;
T_47.6 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_47.9;
T_47.7 ;
    %load/vec4 v0x60000354b0f0_0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_47.9;
T_47.9 ;
    %pop/vec4 1;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x12366cbf0;
T_48 ;
    %wait E_0x600001269600;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b330, 4;
    %ix/load 4, 144, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000354aa30_0, 4, 16;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0x12366d850;
T_49 ;
    %wait E_0x600001269640;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %load/vec4 v0x60000354be70_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_49.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_49.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_49.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_49.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_49.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_49.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_49.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_49.7, 6;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_49.9;
T_49.0 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b2a0, 4;
    %add;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_49.9;
T_49.1 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b2a0, 4;
    %sub;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_49.9;
T_49.2 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b2a0, 4;
    %mul;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_49.9;
T_49.3 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_49.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_49.11, 8;
T_49.10 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %jmp/0 T_49.11, 8;
 ; End of false expr.
    %blend;
T_49.11;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_49.9;
T_49.4 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_49.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_49.13, 8;
T_49.12 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %jmp/0 T_49.13, 8;
 ; End of false expr.
    %blend;
T_49.13;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_49.9;
T_49.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_49.9;
T_49.6 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_49.9;
T_49.7 ;
    %load/vec4 v0x60000354b0f0_0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_49.9;
T_49.9 ;
    %pop/vec4 1;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x12366d850;
T_50 ;
    %wait E_0x600001269600;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b330, 4;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000354aa30_0, 4, 16;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0x12366d9c0;
T_51 ;
    %wait E_0x600001269640;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %load/vec4 v0x60000354be70_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_51.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_51.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_51.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_51.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_51.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_51.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_51.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_51.7, 6;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_51.9;
T_51.0 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b2a0, 4;
    %add;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_51.9;
T_51.1 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b2a0, 4;
    %sub;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_51.9;
T_51.2 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b2a0, 4;
    %mul;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_51.9;
T_51.3 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_51.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_51.11, 8;
T_51.10 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %jmp/0 T_51.11, 8;
 ; End of false expr.
    %blend;
T_51.11;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_51.9;
T_51.4 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_51.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_51.13, 8;
T_51.12 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %jmp/0 T_51.13, 8;
 ; End of false expr.
    %blend;
T_51.13;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_51.9;
T_51.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_51.9;
T_51.6 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_51.9;
T_51.7 ;
    %load/vec4 v0x60000354b0f0_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_51.9;
T_51.9 ;
    %pop/vec4 1;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x12366d9c0;
T_52 ;
    %wait E_0x600001269600;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b330, 4;
    %ix/load 4, 176, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000354aa30_0, 4, 16;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x12366db30;
T_53 ;
    %wait E_0x600001269640;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %load/vec4 v0x60000354be70_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_53.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_53.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_53.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_53.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_53.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_53.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_53.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_53.7, 6;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_53.9;
T_53.0 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b2a0, 4;
    %add;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_53.9;
T_53.1 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b2a0, 4;
    %sub;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_53.9;
T_53.2 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b2a0, 4;
    %mul;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_53.9;
T_53.3 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_53.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_53.11, 8;
T_53.10 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %jmp/0 T_53.11, 8;
 ; End of false expr.
    %blend;
T_53.11;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_53.9;
T_53.4 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_53.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_53.13, 8;
T_53.12 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %jmp/0 T_53.13, 8;
 ; End of false expr.
    %blend;
T_53.13;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_53.9;
T_53.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_53.9;
T_53.6 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_53.9;
T_53.7 ;
    %load/vec4 v0x60000354b0f0_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_53.9;
T_53.9 ;
    %pop/vec4 1;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0x12366db30;
T_54 ;
    %wait E_0x600001269600;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b330, 4;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000354aa30_0, 4, 16;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_0x12366dca0;
T_55 ;
    %wait E_0x600001269640;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %load/vec4 v0x60000354be70_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_55.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_55.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_55.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_55.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_55.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_55.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_55.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_55.7, 6;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_55.9;
T_55.0 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b2a0, 4;
    %add;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_55.9;
T_55.1 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b2a0, 4;
    %sub;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_55.9;
T_55.2 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b2a0, 4;
    %mul;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_55.9;
T_55.3 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_55.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_55.11, 8;
T_55.10 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %jmp/0 T_55.11, 8;
 ; End of false expr.
    %blend;
T_55.11;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_55.9;
T_55.4 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_55.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_55.13, 8;
T_55.12 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %jmp/0 T_55.13, 8;
 ; End of false expr.
    %blend;
T_55.13;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_55.9;
T_55.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_55.9;
T_55.6 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_55.9;
T_55.7 ;
    %load/vec4 v0x60000354b0f0_0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_55.9;
T_55.9 ;
    %pop/vec4 1;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0x12366dca0;
T_56 ;
    %wait E_0x600001269600;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b330, 4;
    %ix/load 4, 208, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000354aa30_0, 4, 16;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0x1236a3cb0;
T_57 ;
    %wait E_0x600001269640;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %load/vec4 v0x60000354be70_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_57.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_57.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_57.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_57.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_57.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_57.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_57.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_57.7, 6;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_57.9;
T_57.0 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b2a0, 4;
    %add;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_57.9;
T_57.1 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b2a0, 4;
    %sub;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_57.9;
T_57.2 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b2a0, 4;
    %mul;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_57.9;
T_57.3 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_57.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_57.11, 8;
T_57.10 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %jmp/0 T_57.11, 8;
 ; End of false expr.
    %blend;
T_57.11;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_57.9;
T_57.4 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_57.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_57.13, 8;
T_57.12 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %jmp/0 T_57.13, 8;
 ; End of false expr.
    %blend;
T_57.13;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_57.9;
T_57.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_57.9;
T_57.6 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_57.9;
T_57.7 ;
    %load/vec4 v0x60000354b0f0_0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_57.9;
T_57.9 ;
    %pop/vec4 1;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0x1236a3cb0;
T_58 ;
    %wait E_0x600001269600;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b330, 4;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000354aa30_0, 4, 16;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0x1236a3e20;
T_59 ;
    %wait E_0x600001269640;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %load/vec4 v0x60000354be70_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_59.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_59.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_59.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_59.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_59.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_59.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_59.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_59.7, 6;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_59.9;
T_59.0 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b2a0, 4;
    %add;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_59.9;
T_59.1 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b2a0, 4;
    %sub;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_59.9;
T_59.2 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b2a0, 4;
    %mul;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_59.9;
T_59.3 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_59.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_59.11, 8;
T_59.10 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %jmp/0 T_59.11, 8;
 ; End of false expr.
    %blend;
T_59.11;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_59.9;
T_59.4 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_59.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_59.13, 8;
T_59.12 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %jmp/0 T_59.13, 8;
 ; End of false expr.
    %blend;
T_59.13;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_59.9;
T_59.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_59.9;
T_59.6 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b210, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_59.9;
T_59.7 ;
    %load/vec4 v0x60000354b0f0_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000354b330, 4, 0;
    %jmp T_59.9;
T_59.9 ;
    %pop/vec4 1;
    %jmp T_59;
    .thread T_59, $push;
    .scope S_0x1236a3e20;
T_60 ;
    %wait E_0x600001269600;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b330, 4;
    %ix/load 4, 240, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000354aa30_0, 4, 16;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_0x1236ac180;
T_61 ;
    %wait E_0x600001269540;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000354b180_0, 0, 32;
T_61.0 ;
    %load/vec4 v0x60000354b180_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_61.1, 5;
    %ix/getv/s 4, v0x60000354b180_0;
    %load/vec4a v0x60000354b210, 4;
    %ix/getv/s 4, v0x60000354b180_0;
    %store/vec4a v0x60000354b600, 4, 0;
    %load/vec4 v0x60000354b180_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000354b180_0, 0, 32;
    %jmp T_61.0;
T_61.1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x60000354bcc0_0, 0, 32;
T_61.2 ;
    %load/vec4 v0x60000354bcc0_0;
    %cmpi/s 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_61.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000354b180_0, 0, 32;
T_61.4 ;
    %load/vec4 v0x60000354b180_0;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v0x60000354bcc0_0;
    %ix/vec4 4;
    %shiftr 4;
    %cmp/s;
    %jmp/0xz T_61.5, 5;
    %load/vec4 v0x60000354be70_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_61.6, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_61.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_61.8, 6;
    %load/vec4 v0x60000354bcc0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000354b180_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000354b600, 4;
    %load/vec4 v0x60000354bcc0_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000354b180_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x60000354b600, 4, 0;
    %jmp T_61.10;
T_61.6 ;
    %load/vec4 v0x60000354bcc0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000354b180_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000354b600, 4;
    %load/vec4 v0x60000354bcc0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000354b180_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000354b600, 4;
    %add;
    %load/vec4 v0x60000354bcc0_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000354b180_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x60000354b600, 4, 0;
    %jmp T_61.10;
T_61.7 ;
    %load/vec4 v0x60000354bcc0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000354b180_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000354b600, 4;
    %load/vec4 v0x60000354bcc0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000354b180_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000354b600, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_61.11, 8;
    %load/vec4 v0x60000354bcc0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000354b180_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000354b600, 4;
    %jmp/1 T_61.12, 8;
T_61.11 ; End of true expr.
    %load/vec4 v0x60000354bcc0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000354b180_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000354b600, 4;
    %jmp/0 T_61.12, 8;
 ; End of false expr.
    %blend;
T_61.12;
    %load/vec4 v0x60000354bcc0_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000354b180_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x60000354b600, 4, 0;
    %jmp T_61.10;
T_61.8 ;
    %load/vec4 v0x60000354bcc0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000354b180_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000354b600, 4;
    %load/vec4 v0x60000354bcc0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000354b180_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000354b600, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_61.13, 8;
    %load/vec4 v0x60000354bcc0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000354b180_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000354b600, 4;
    %jmp/1 T_61.14, 8;
T_61.13 ; End of true expr.
    %load/vec4 v0x60000354bcc0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000354b180_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000354b600, 4;
    %jmp/0 T_61.14, 8;
 ; End of false expr.
    %blend;
T_61.14;
    %load/vec4 v0x60000354bcc0_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000354b180_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x60000354b600, 4, 0;
    %jmp T_61.10;
T_61.10 ;
    %pop/vec4 1;
    %load/vec4 v0x60000354b180_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000354b180_0, 0, 32;
    %jmp T_61.4;
T_61.5 ;
    %load/vec4 v0x60000354bcc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000354bcc0_0, 0, 32;
    %jmp T_61.2;
T_61.3 ;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000354b600, 4;
    %store/vec4 v0x60000354b570_0, 0, 16;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_0x1236ac180;
T_62 ;
    %wait E_0x600001255ac0;
    %load/vec4 v0x60000354b690_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60000354bd50_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x60000354ad00_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000354afd0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x60000354a9a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000354bc30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000354b960_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000354af40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000354be70_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x60000354c000_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x60000354c240_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x60000354c3f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000354b0f0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x60000354b450_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000354aeb0_0, 0;
    %jmp T_62.1;
T_62.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000354bc30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000354b960_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000354af40_0, 0;
    %load/vec4 v0x60000354bd50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_62.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_62.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_62.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_62.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_62.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_62.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_62.8, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60000354bd50_0, 0;
    %jmp T_62.10;
T_62.2 ;
    %load/vec4 v0x60000354ad90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.11, 8;
    %load/vec4 v0x60000354ab50_0;
    %assign/vec4 v0x60000354ad00_0, 0;
    %load/vec4 v0x60000354bde0_0;
    %assign/vec4 v0x60000354be70_0, 0;
    %load/vec4 v0x60000354bf00_0;
    %assign/vec4 v0x60000354c000_0, 0;
    %load/vec4 v0x60000354c120_0;
    %assign/vec4 v0x60000354c240_0, 0;
    %load/vec4 v0x60000354c2d0_0;
    %assign/vec4 v0x60000354c3f0_0, 0;
    %load/vec4 v0x60000354b060_0;
    %assign/vec4 v0x60000354b0f0_0, 0;
    %load/vec4 v0x60000354b3c0_0;
    %assign/vec4 v0x60000354b450_0, 0;
    %load/vec4 v0x60000354ae20_0;
    %assign/vec4 v0x60000354aeb0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x60000354bd50_0, 0;
T_62.11 ;
    %jmp T_62.10;
T_62.3 ;
    %load/vec4 v0x60000354aeb0_0;
    %assign/vec4 v0x60000354afd0_0, 0;
    %load/vec4 v0x60000354b450_0;
    %assign/vec4 v0x60000354a9a0_0, 0;
    %load/vec4 v0x60000354be70_0;
    %dup/vec4;
    %pushi/vec4 48, 0, 8;
    %cmp/u;
    %jmp/1 T_62.13, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 8;
    %cmp/u;
    %jmp/1 T_62.14, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_62.15, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_62.16, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_62.17, 6;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x60000354bd50_0, 0;
    %jmp T_62.19;
T_62.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000354b960_0, 0;
    %load/vec4 v0x60000354b450_0;
    %assign/vec4 v0x60000354b7b0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x60000354bd50_0, 0;
    %jmp T_62.19;
T_62.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000354bc30_0, 0;
    %load/vec4 v0x60000354b450_0;
    %assign/vec4 v0x60000354b7b0_0, 0;
    %load/vec4 v0x60000354c1b0_0;
    %assign/vec4 v0x60000354bb10_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x60000354bd50_0, 0;
    %jmp T_62.19;
T_62.15 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x60000354bd50_0, 0;
    %jmp T_62.19;
T_62.16 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x60000354bd50_0, 0;
    %jmp T_62.19;
T_62.17 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x60000354bd50_0, 0;
    %jmp T_62.19;
T_62.19 ;
    %pop/vec4 1;
    %jmp T_62.10;
T_62.4 ;
    %load/vec4 v0x60000354aa30_0;
    %load/vec4 v0x60000354c000_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000354c090, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x60000354bd50_0, 0;
    %jmp T_62.10;
T_62.5 ;
    %load/vec4 v0x60000354b9f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.20, 8;
    %load/vec4 v0x60000354be70_0;
    %cmpi/e 48, 0, 8;
    %jmp/0xz  T_62.22, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x60000354bd50_0, 0;
    %jmp T_62.23;
T_62.22 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x60000354bd50_0, 0;
T_62.23 ;
T_62.20 ;
    %jmp T_62.10;
T_62.6 ;
    %load/vec4 v0x60000354b840_0;
    %load/vec4 v0x60000354c000_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000354c090, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x60000354bd50_0, 0;
    %jmp T_62.10;
T_62.7 ;
    %pushi/vec4 0, 0, 240;
    %load/vec4 v0x60000354b570_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x60000354c000_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000354c090, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x60000354bd50_0, 0;
    %jmp T_62.10;
T_62.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000354af40_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60000354bd50_0, 0;
    %jmp T_62.10;
T_62.10 ;
    %pop/vec4 1;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0x1236ae910;
T_63 ;
    %wait E_0x600001255ac0;
    %load/vec4 v0x60000352aeb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60000352b4e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000352ad00_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x60000352ad90_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x60000352a520_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x60000352ae20_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x60000352a5b0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x60000352a9a0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x60000352ac70_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x60000352a7f0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x60000352a880_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x60000352aac0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x60000352ab50_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x60000352a640_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x60000352afd0_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x60000352b330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000352b450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000352b180_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600003529560_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600003529170_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003529680_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003529290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003529830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003529440_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600003529dd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003529ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000352a0a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003529c20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000352a6d0_0, 0;
    %jmp T_63.1;
T_63.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000352b450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000352b180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000352a6d0_0, 0;
    %load/vec4 v0x60000352b4e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_63.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_63.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_63.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_63.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_63.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_63.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_63.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_63.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_63.10, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_63.11, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_63.12, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_63.13, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_63.14, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_63.15, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60000352b4e0_0, 0;
    %jmp T_63.17;
T_63.2 ;
    %load/vec4 v0x60000352a490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.18, 8;
    %load/vec4 v0x60000352b570_0;
    %assign/vec4 v0x60000352ad00_0, 0;
    %load/vec4 v0x60000352a760_0;
    %assign/vec4 v0x60000352a7f0_0, 0;
    %load/vec4 v0x60000352aa30_0;
    %assign/vec4 v0x60000352aac0_0, 0;
    %load/vec4 v0x60000352a1c0_0;
    %assign/vec4 v0x60000352ae20_0, 0;
    %load/vec4 v0x60000352a130_0;
    %assign/vec4 v0x60000352a5b0_0, 0;
    %load/vec4 v0x60000352a910_0;
    %assign/vec4 v0x60000352a9a0_0, 0;
    %load/vec4 v0x60000352abe0_0;
    %assign/vec4 v0x60000352ac70_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000352b4e0_0, 0;
T_63.18 ;
    %jmp T_63.17;
T_63.3 ;
    %load/vec4 v0x60000352a7f0_0;
    %assign/vec4 v0x60000352a880_0, 0;
    %load/vec4 v0x60000352aac0_0;
    %assign/vec4 v0x60000352ab50_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x60000352ad90_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x60000352a520_0, 0;
    %load/vec4 v0x60000352ad00_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.21, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x60000352b4e0_0, 0;
    %jmp T_63.23;
T_63.20 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x60000352b4e0_0, 0;
    %jmp T_63.23;
T_63.21 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x60000352b4e0_0, 0;
    %jmp T_63.23;
T_63.23 ;
    %pop/vec4 1;
    %jmp T_63.17;
T_63.4 ;
    %load/vec4 v0x60000352a880_0;
    %assign/vec4 v0x600003529170_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003529290_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003529440_0, 0;
    %load/vec4 v0x600003529320_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.26, 9;
    %load/vec4 v0x600003529440_0;
    %and;
T_63.26;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.24, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003529440_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003529c20_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x60000352b4e0_0, 0;
T_63.24 ;
    %jmp T_63.17;
T_63.5 ;
    %load/vec4 v0x600003529cb0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.29, 9;
    %load/vec4 v0x600003529c20_0;
    %and;
T_63.29;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.27, 8;
    %load/vec4 v0x600003529a70_0;
    %assign/vec4 v0x60000352a640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003529c20_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x60000352b4e0_0, 0;
T_63.27 ;
    %jmp T_63.17;
T_63.6 ;
    %load/vec4 v0x60000352ab50_0;
    %assign/vec4 v0x60000352afd0_0, 0;
    %load/vec4 v0x60000352a640_0;
    %assign/vec4 v0x60000352b330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000352b450_0, 0;
    %load/vec4 v0x60000352b210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.30, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x60000352b4e0_0, 0;
T_63.30 ;
    %jmp T_63.17;
T_63.7 ;
    %load/vec4 v0x60000352ab50_0;
    %assign/vec4 v0x60000352afd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000352b180_0, 0;
    %load/vec4 v0x60000352b210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.32, 8;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x60000352b4e0_0, 0;
T_63.32 ;
    %jmp T_63.17;
T_63.8 ;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x60000352b4e0_0, 0;
    %jmp T_63.17;
T_63.9 ;
    %load/vec4 v0x60000352b060_0;
    %assign/vec4 v0x60000352a640_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x60000352b4e0_0, 0;
    %jmp T_63.17;
T_63.10 ;
    %load/vec4 v0x60000352a880_0;
    %assign/vec4 v0x600003529560_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003529680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003529830_0, 0;
    %load/vec4 v0x600003529710_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.36, 9;
    %load/vec4 v0x600003529830_0;
    %and;
T_63.36;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.34, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003529830_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x60000352b4e0_0, 0;
T_63.34 ;
    %jmp T_63.17;
T_63.11 ;
    %load/vec4 v0x60000352a640_0;
    %assign/vec4 v0x600003529dd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003529ef0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000352a0a0_0, 0;
    %load/vec4 v0x600003529f80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.39, 9;
    %load/vec4 v0x60000352a0a0_0;
    %and;
T_63.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.37, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000352a0a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003529ef0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x60000352b4e0_0, 0;
T_63.37 ;
    %jmp T_63.17;
T_63.12 ;
    %load/vec4 v0x6000035299e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.40, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x60000352b4e0_0, 0;
T_63.40 ;
    %jmp T_63.17;
T_63.13 ;
    %load/vec4 v0x60000352a520_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x60000352a520_0, 0;
    %load/vec4 v0x60000352a880_0;
    %addi 32, 0, 40;
    %assign/vec4 v0x60000352a880_0, 0;
    %load/vec4 v0x60000352ab50_0;
    %pad/u 32;
    %addi 32, 0, 32;
    %pad/u 20;
    %assign/vec4 v0x60000352ab50_0, 0;
    %load/vec4 v0x60000352a5b0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x60000352a520_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_63.42, 5;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x60000352b4e0_0, 0;
    %jmp T_63.43;
T_63.42 ;
    %load/vec4 v0x60000352ad00_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.44, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.45, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x60000352b4e0_0, 0;
    %jmp T_63.47;
T_63.44 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x60000352b4e0_0, 0;
    %jmp T_63.47;
T_63.45 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x60000352b4e0_0, 0;
    %jmp T_63.47;
T_63.47 ;
    %pop/vec4 1;
T_63.43 ;
    %jmp T_63.17;
T_63.14 ;
    %load/vec4 v0x60000352ad90_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x60000352ad90_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x60000352a520_0, 0;
    %load/vec4 v0x60000352ae20_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x60000352ad90_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_63.48, 5;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x60000352b4e0_0, 0;
    %jmp T_63.49;
T_63.48 ;
    %load/vec4 v0x60000352a7f0_0;
    %load/vec4 v0x60000352ad90_0;
    %pad/u 40;
    %addi 1, 0, 40;
    %load/vec4 v0x60000352a9a0_0;
    %pad/u 40;
    %mul;
    %add;
    %assign/vec4 v0x60000352a880_0, 0;
    %load/vec4 v0x60000352aac0_0;
    %load/vec4 v0x60000352ad90_0;
    %pad/u 20;
    %addi 1, 0, 20;
    %load/vec4 v0x60000352ac70_0;
    %pad/u 20;
    %mul;
    %add;
    %assign/vec4 v0x60000352ab50_0, 0;
    %load/vec4 v0x60000352ad00_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.51, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x60000352b4e0_0, 0;
    %jmp T_63.53;
T_63.50 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x60000352b4e0_0, 0;
    %jmp T_63.53;
T_63.51 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x60000352b4e0_0, 0;
    %jmp T_63.53;
T_63.53 ;
    %pop/vec4 1;
T_63.49 ;
    %jmp T_63.17;
T_63.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000352a6d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60000352b4e0_0, 0;
    %jmp T_63.17;
T_63.17 ;
    %pop/vec4 1;
T_63.1 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0x1236ab290;
T_64 ;
    %wait E_0x600001268940;
    %load/vec4 v0x600003537180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %load/vec4 v0x6000035370f0_0;
    %load/vec4 v0x600003536d90_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003536f40, 0, 4;
T_64.0 ;
    %load/vec4 v0x600003537060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.2, 8;
    %load/vec4 v0x600003536d90_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600003536f40, 4;
    %assign/vec4 v0x600003536fd0_0, 0;
T_64.2 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0x1236ab290;
T_65 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003536eb0_0, 0, 32;
T_65.0 ;
    %load/vec4 v0x600003536eb0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_65.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600003536eb0_0;
    %store/vec4a v0x600003536f40, 4, 0;
    %load/vec4 v0x600003536eb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003536eb0_0, 0, 32;
    %jmp T_65.0;
T_65.1 ;
    %end;
    .thread T_65;
    .scope S_0x1236ab570;
T_66 ;
    %wait E_0x600001268940;
    %load/vec4 v0x600003537690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %load/vec4 v0x600003537600_0;
    %load/vec4 v0x6000035372a0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003537450, 0, 4;
T_66.0 ;
    %load/vec4 v0x600003537570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.2, 8;
    %load/vec4 v0x6000035372a0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600003537450, 4;
    %assign/vec4 v0x6000035374e0_0, 0;
T_66.2 ;
    %jmp T_66;
    .thread T_66;
    .scope S_0x1236ab570;
T_67 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000035373c0_0, 0, 32;
T_67.0 ;
    %load/vec4 v0x6000035373c0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_67.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000035373c0_0;
    %store/vec4a v0x600003537450, 4, 0;
    %load/vec4 v0x6000035373c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000035373c0_0, 0, 32;
    %jmp T_67.0;
T_67.1 ;
    %end;
    .thread T_67;
    .scope S_0x1236ab850;
T_68 ;
    %wait E_0x600001268940;
    %load/vec4 v0x600003537ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %load/vec4 v0x600003537b10_0;
    %load/vec4 v0x6000035377b0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003537960, 0, 4;
T_68.0 ;
    %load/vec4 v0x600003537a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.2, 8;
    %load/vec4 v0x6000035377b0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600003537960, 4;
    %assign/vec4 v0x6000035379f0_0, 0;
T_68.2 ;
    %jmp T_68;
    .thread T_68;
    .scope S_0x1236ab850;
T_69 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000035378d0_0, 0, 32;
T_69.0 ;
    %load/vec4 v0x6000035378d0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_69.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000035378d0_0;
    %store/vec4a v0x600003537960, 4, 0;
    %load/vec4 v0x6000035378d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000035378d0_0, 0, 32;
    %jmp T_69.0;
T_69.1 ;
    %end;
    .thread T_69;
    .scope S_0x1236abb30;
T_70 ;
    %wait E_0x600001268940;
    %load/vec4 v0x600003548120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %load/vec4 v0x600003548090_0;
    %load/vec4 v0x600003537cc0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003537e70, 0, 4;
T_70.0 ;
    %load/vec4 v0x600003548000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.2, 8;
    %load/vec4 v0x600003537cc0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600003537e70, 4;
    %assign/vec4 v0x600003537f00_0, 0;
T_70.2 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0x1236abb30;
T_71 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003537de0_0, 0, 32;
T_71.0 ;
    %load/vec4 v0x600003537de0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_71.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600003537de0_0;
    %store/vec4a v0x600003537e70, 4, 0;
    %load/vec4 v0x600003537de0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003537de0_0, 0, 32;
    %jmp T_71.0;
T_71.1 ;
    %end;
    .thread T_71;
    .scope S_0x123671430;
T_72 ;
    %wait E_0x600001268800;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000035483f0_0, 0, 32;
T_72.0 ;
    %load/vec4 v0x6000035483f0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_72.1, 5;
    %load/vec4 v0x600003549a70_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.2, 8;
    %load/vec4 v0x6000035487e0_0;
    %pad/u 32;
    %load/vec4 v0x6000035483f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.2;
    %ix/getv/s 4, v0x6000035483f0_0;
    %store/vec4 v0x600003549d40_0, 4, 1;
    %load/vec4 v0x600003549560_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.3, 8;
    %load/vec4 v0x600003548630_0;
    %pad/u 32;
    %load/vec4 v0x6000035483f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.3;
    %ix/getv/s 4, v0x6000035483f0_0;
    %store/vec4 v0x600003549c20_0, 4, 1;
    %load/vec4 v0x600003549830_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.4, 8;
    %load/vec4 v0x600003548750_0;
    %pad/u 32;
    %load/vec4 v0x6000035483f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.4;
    %ix/getv/s 4, v0x6000035483f0_0;
    %store/vec4 v0x600003549cb0_0, 4, 1;
    %load/vec4 v0x60000354a250_0;
    %flag_set/vec4 8;
    %jmp/1 T_72.6, 8;
    %load/vec4 v0x60000354a0a0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_72.6;
    %flag_get/vec4 8;
    %jmp/0 T_72.5, 8;
    %load/vec4 v0x600003548a20_0;
    %pad/u 32;
    %load/vec4 v0x6000035483f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.5;
    %ix/getv/s 4, v0x6000035483f0_0;
    %store/vec4 v0x600003549dd0_0, 4, 1;
    %load/vec4 v0x600003549050_0;
    %flag_set/vec4 8;
    %jmp/1 T_72.8, 8;
    %load/vec4 v0x600003548ea0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_72.8;
    %flag_get/vec4 8;
    %jmp/0 T_72.7, 8;
    %load/vec4 v0x600003548510_0;
    %pad/u 32;
    %load/vec4 v0x6000035483f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.7;
    %ix/getv/s 4, v0x6000035483f0_0;
    %store/vec4 v0x600003549b90_0, 4, 1;
    %load/vec4 v0x6000035483f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000035483f0_0, 0, 32;
    %jmp T_72.0;
T_72.1 ;
    %jmp T_72;
    .thread T_72, $push;
    .scope S_0x123671430;
T_73 ;
    %wait E_0x6000012687c0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000035483f0_0, 0, 32;
T_73.0 ;
    %load/vec4 v0x6000035483f0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_73.1, 5;
    %load/vec4 v0x600003549d40_0;
    %load/vec4 v0x6000035483f0_0;
    %part/s 1;
    %ix/getv/s 4, v0x6000035483f0_0;
    %store/vec4 v0x600003549290_0, 4, 1;
    %load/vec4 v0x600003549c20_0;
    %load/vec4 v0x6000035483f0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.2, 8;
    %load/vec4 v0x600003549d40_0;
    %load/vec4 v0x6000035483f0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.2;
    %ix/getv/s 4, v0x6000035483f0_0;
    %store/vec4 v0x600003549170_0, 4, 1;
    %load/vec4 v0x600003549cb0_0;
    %load/vec4 v0x6000035483f0_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.4, 9;
    %load/vec4 v0x600003549d40_0;
    %load/vec4 v0x6000035483f0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.4;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.3, 8;
    %load/vec4 v0x600003549c20_0;
    %load/vec4 v0x6000035483f0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.3;
    %ix/getv/s 4, v0x6000035483f0_0;
    %store/vec4 v0x600003549200_0, 4, 1;
    %load/vec4 v0x600003549dd0_0;
    %load/vec4 v0x6000035483f0_0;
    %part/s 1;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_73.7, 10;
    %load/vec4 v0x600003549d40_0;
    %load/vec4 v0x6000035483f0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.6, 9;
    %load/vec4 v0x600003549c20_0;
    %load/vec4 v0x6000035483f0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.6;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.5, 8;
    %load/vec4 v0x600003549cb0_0;
    %load/vec4 v0x6000035483f0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.5;
    %ix/getv/s 4, v0x6000035483f0_0;
    %store/vec4 v0x600003549320_0, 4, 1;
    %load/vec4 v0x600003549b90_0;
    %load/vec4 v0x6000035483f0_0;
    %part/s 1;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_73.11, 11;
    %load/vec4 v0x600003549d40_0;
    %load/vec4 v0x6000035483f0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.11;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_73.10, 10;
    %load/vec4 v0x600003549c20_0;
    %load/vec4 v0x6000035483f0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.10;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.9, 9;
    %load/vec4 v0x600003549cb0_0;
    %load/vec4 v0x6000035483f0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.9;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.8, 8;
    %load/vec4 v0x600003549dd0_0;
    %load/vec4 v0x6000035483f0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.8;
    %ix/getv/s 4, v0x6000035483f0_0;
    %store/vec4 v0x6000035490e0_0, 4, 1;
    %load/vec4 v0x600003549290_0;
    %load/vec4 v0x6000035483f0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.12, 8;
    %load/vec4 v0x60000354a490_0;
    %ix/getv/s 4, v0x6000035483f0_0;
    %store/vec4a v0x600003548480, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000035483f0_0;
    %store/vec4a v0x600003548b40, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000035483f0_0;
    %store/vec4 v0x600003548bd0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x6000035483f0_0;
    %store/vec4 v0x600003548990_0, 4, 1;
    %jmp T_73.13;
T_73.12 ;
    %load/vec4 v0x600003549170_0;
    %load/vec4 v0x6000035483f0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.14, 8;
    %load/vec4 v0x60000354a370_0;
    %ix/getv/s 4, v0x6000035483f0_0;
    %store/vec4a v0x600003548480, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000035483f0_0;
    %store/vec4a v0x600003548b40, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000035483f0_0;
    %store/vec4 v0x600003548bd0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x6000035483f0_0;
    %store/vec4 v0x600003548990_0, 4, 1;
    %jmp T_73.15;
T_73.14 ;
    %load/vec4 v0x600003549200_0;
    %load/vec4 v0x6000035483f0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.16, 8;
    %load/vec4 v0x60000354a400_0;
    %ix/getv/s 4, v0x6000035483f0_0;
    %store/vec4a v0x600003548480, 4, 0;
    %load/vec4 v0x6000035497a0_0;
    %ix/getv/s 4, v0x6000035483f0_0;
    %store/vec4a v0x600003548b40, 4, 0;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x6000035483f0_0;
    %store/vec4 v0x600003548bd0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000035483f0_0;
    %store/vec4 v0x600003548990_0, 4, 1;
    %jmp T_73.17;
T_73.16 ;
    %load/vec4 v0x600003549320_0;
    %load/vec4 v0x6000035483f0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.18, 8;
    %load/vec4 v0x60000354a520_0;
    %ix/getv/s 4, v0x6000035483f0_0;
    %store/vec4a v0x600003548480, 4, 0;
    %load/vec4 v0x60000354a1c0_0;
    %ix/getv/s 4, v0x6000035483f0_0;
    %store/vec4a v0x600003548b40, 4, 0;
    %load/vec4 v0x60000354a250_0;
    %ix/getv/s 4, v0x6000035483f0_0;
    %store/vec4 v0x600003548bd0_0, 4, 1;
    %load/vec4 v0x60000354a0a0_0;
    %ix/getv/s 4, v0x6000035483f0_0;
    %store/vec4 v0x600003548990_0, 4, 1;
    %jmp T_73.19;
T_73.18 ;
    %load/vec4 v0x6000035490e0_0;
    %load/vec4 v0x6000035483f0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.20, 8;
    %load/vec4 v0x60000354a2e0_0;
    %ix/getv/s 4, v0x6000035483f0_0;
    %store/vec4a v0x600003548480, 4, 0;
    %load/vec4 v0x600003548fc0_0;
    %ix/getv/s 4, v0x6000035483f0_0;
    %store/vec4a v0x600003548b40, 4, 0;
    %load/vec4 v0x600003549050_0;
    %ix/getv/s 4, v0x6000035483f0_0;
    %store/vec4 v0x600003548bd0_0, 4, 1;
    %load/vec4 v0x600003548ea0_0;
    %ix/getv/s 4, v0x6000035483f0_0;
    %store/vec4 v0x600003548990_0, 4, 1;
    %jmp T_73.21;
T_73.20 ;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x6000035483f0_0;
    %store/vec4a v0x600003548480, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000035483f0_0;
    %store/vec4a v0x600003548b40, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000035483f0_0;
    %store/vec4 v0x600003548bd0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000035483f0_0;
    %store/vec4 v0x600003548990_0, 4, 1;
T_73.21 ;
T_73.19 ;
T_73.17 ;
T_73.15 ;
T_73.13 ;
    %load/vec4 v0x6000035483f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000035483f0_0, 0, 32;
    %jmp T_73.0;
T_73.1 ;
    %jmp T_73;
    .thread T_73, $push;
    .scope S_0x123671430;
T_74 ;
    %wait E_0x600001268940;
    %load/vec4 v0x6000035487e0_0;
    %assign/vec4 v0x600003548870_0, 0;
    %load/vec4 v0x600003548630_0;
    %assign/vec4 v0x6000035486c0_0, 0;
    %load/vec4 v0x600003548a20_0;
    %assign/vec4 v0x600003548ab0_0, 0;
    %load/vec4 v0x600003548510_0;
    %assign/vec4 v0x6000035485a0_0, 0;
    %jmp T_74;
    .thread T_74;
    .scope S_0x123671430;
T_75 ;
    %wait E_0x600001268740;
    %load/vec4 v0x600003548870_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600003548900, 4;
    %store/vec4 v0x6000035499e0_0, 0, 256;
    %load/vec4 v0x6000035486c0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600003548900, 4;
    %store/vec4 v0x6000035494d0_0, 0, 256;
    %load/vec4 v0x600003548ab0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600003548900, 4;
    %store/vec4 v0x60000354a010_0, 0, 256;
    %load/vec4 v0x6000035485a0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600003548900, 4;
    %store/vec4 v0x600003548e10_0, 0, 256;
    %jmp T_75;
    .thread T_75, $push;
    .scope S_0x1236aee90;
T_76 ;
    %wait E_0x600001255ac0;
    %load/vec4 v0x600003540120_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.0, 8;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x60000354e400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000354e490_0, 0;
    %jmp T_76.1;
T_76.0 ;
    %load/vec4 v0x60000354e760_0;
    %assign/vec4 v0x60000354e490_0, 0;
    %load/vec4 v0x60000354e760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.2, 8;
    %load/vec4 v0x60000354e640_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x60000354e370, 4;
    %assign/vec4 v0x60000354e400_0, 0;
T_76.2 ;
T_76.1 ;
    %jmp T_76;
    .thread T_76;
    .scope S_0x1236aee90;
T_77 ;
    %wait E_0x600001268940;
    %load/vec4 v0x60000354fde0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_77.3, 10;
    %load/vec4 v0x60000354fd50_0;
    %and;
T_77.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_77.2, 9;
    %load/vec4 v0x60000354fcc0_0;
    %and;
T_77.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %load/vec4 v0x60000354fc30_0;
    %parti/s 128, 0, 2;
    %load/vec4 v0x60000354fba0_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000354e370, 0, 4;
T_77.0 ;
    %jmp T_77;
    .thread T_77;
    .scope S_0x1236aee90;
T_78 ;
    %wait E_0x600001255ac0;
    %load/vec4 v0x600003540120_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003540cf0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600003540c60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000354d200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000354d290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000354f720_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000354d170_0, 0;
    %jmp T_78.1;
T_78.0 ;
    %load/vec4 v0x60000354f7b0_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x600003540cf0_0, 0;
    %load/vec4 v0x60000354eeb0_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0x600003540c60_0, 0;
    %load/vec4 v0x60000354f7b0_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x60000354d200_0, 0;
    %load/vec4 v0x60000354d200_0;
    %assign/vec4 v0x60000354d290_0, 0;
    %load/vec4 v0x60000354f690_0;
    %assign/vec4 v0x60000354f720_0, 0;
    %load/vec4 v0x60000354eb50_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x60000354d170_0, 0;
T_78.1 ;
    %jmp T_78;
    .thread T_78;
    .scope S_0x1236aee90;
T_79 ;
    %wait E_0x600001255ac0;
    %load/vec4 v0x600003540120_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60000354f7b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000354ef40_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000354f450_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x60000354eeb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000354f690_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000354f4e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000354efd0_0, 0;
    %jmp T_79.1;
T_79.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000354f690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000354efd0_0, 0;
    %load/vec4 v0x600003540480_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_79.5, 10;
    %load/vec4 v0x60000354f2a0_0;
    %and;
T_79.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_79.4, 9;
    %load/vec4 v0x60000354f7b0_0;
    %cmpi/e 2, 0, 3;
    %flag_get/vec4 4;
    %jmp/1 T_79.6, 4;
    %load/vec4 v0x60000354f7b0_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_79.6;
    %and;
T_79.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.2, 8;
    %load/vec4 v0x60000354f450_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x60000354f450_0, 0;
T_79.2 ;
    %load/vec4 v0x60000354f7b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_79.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_79.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_79.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_79.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_79.11, 6;
    %jmp T_79.12;
T_79.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000354f4e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000354f450_0, 0;
    %load/vec4 v0x60000354e910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.13, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000354f4e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x60000354eeb0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x60000354f7b0_0, 0;
T_79.13 ;
    %jmp T_79.12;
T_79.8 ;
    %load/vec4 v0x60000354fa80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.15, 8;
    %load/vec4 v0x60000354eeb0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x60000354eeb0_0, 0;
    %load/vec4 v0x60000354eeb0_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_79.17, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000354f690_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000354ef40_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x60000354f7b0_0, 0;
T_79.17 ;
T_79.15 ;
    %jmp T_79.12;
T_79.9 ;
    %load/vec4 v0x60000354ec70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.19, 8;
    %load/vec4 v0x60000354ef40_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x60000354ef40_0, 0;
T_79.19 ;
    %load/vec4 v0x600003540360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.21, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x60000354f7b0_0, 0;
T_79.21 ;
    %jmp T_79.12;
T_79.10 ;
    %load/vec4 v0x60000354f450_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_79.23, 5;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x60000354f7b0_0, 0;
T_79.23 ;
    %jmp T_79.12;
T_79.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000354efd0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60000354f7b0_0, 0;
    %jmp T_79.12;
T_79.12 ;
    %pop/vec4 1;
T_79.1 ;
    %jmp T_79;
    .thread T_79;
    .scope S_0x1236af410;
T_80 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000035420a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003542910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003542c70_0, 0, 1;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x600003542d00_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003542250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000035429a0_0, 0, 1;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x600003542490_0, 0, 256;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x600003542400_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003542640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003542520_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000035427f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000035418c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003541680_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003541ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003541b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003541d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003541c20_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600003541a70_0, 0, 2;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x600003541b90_0, 0, 256;
    %end;
    .thread T_80, $init;
    .scope S_0x1236af410;
T_81 ;
    %delay 5000, 0;
    %load/vec4 v0x6000035420a0_0;
    %inv;
    %store/vec4 v0x6000035420a0_0, 0, 1;
    %jmp T_81;
    .thread T_81;
    .scope S_0x1236af410;
T_82 ;
    %vpi_call/w 3 135 "$display", "\000" {0 0 0};
    %vpi_call/w 3 136 "$display", "\342\225\224\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\227" {0 0 0};
    %vpi_call/w 3 137 "$display", "\342\225\221        Residual Block Test: Y = ReLU(X\303\227W + b) + X            \342\225\221" {0 0 0};
    %vpi_call/w 3 138 "$display", "\342\225\221        Golden Model: python/models/model_residual.py         \342\225\221" {0 0 0};
    %vpi_call/w 3 139 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %vpi_call/w 3 140 "$display", "\000" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003542130_0, 0, 32;
    %vpi_call/w 3 147 "$display", "[SETUP] Initializing SRAM..." {0 0 0};
    %load/vec4 v0x600003541200_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003536f40, 4, 0;
    %load/vec4 v0x600003541290_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003537450, 4, 0;
    %load/vec4 v0x600003541320_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003537960, 4, 0;
    %load/vec4 v0x6000035413b0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003537e70, 4, 0;
    %load/vec4 v0x600003540d80_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003536f40, 4, 0;
    %load/vec4 v0x600003540e10_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003537450, 4, 0;
    %load/vec4 v0x600003540ea0_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003537960, 4, 0;
    %load/vec4 v0x600003540f30_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003537e70, 4, 0;
    %load/vec4 v0x600003542010_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003536f40, 4, 0;
    %load/vec4 v0x600003540fc0_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003536f40, 4, 0;
    %load/vec4 v0x600003541050_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003537450, 4, 0;
    %load/vec4 v0x6000035410e0_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003537960, 4, 0;
    %load/vec4 v0x600003541170_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003537e70, 4, 0;
    %vpi_call/w 3 170 "$display", "  X: 4\303\2274 input matrix" {0 0 0};
    %vpi_call/w 3 171 "$display", "  W: 4\303\2274 weight matrix" {0 0 0};
    %vpi_call/w 3 172 "$display", "  b: 4-element bias vector" {0 0 0};
    %vpi_call/w 3 177 "$display", "\000" {0 0 0};
    %vpi_call/w 3 178 "$display", "[SETUP] Loading program..." {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000035422e0_0, 0, 32;
    %pushi/vec4 2155876352, 0, 39;
    %concati/vec4 2147483648, 0, 36;
    %concati/vec4 2147516416, 0, 34;
    %concati/vec4 262144, 0, 19;
    %ix/getv/s 4, v0x6000035422e0_0;
    %store/vec4a v0x60000354e370, 4, 0;
    %load/vec4 v0x6000035422e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000035422e0_0, 0, 32;
    %pushi/vec4 2149580800, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x6000035422e0_0;
    %store/vec4a v0x60000354e370, 4, 0;
    %load/vec4 v0x6000035422e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000035422e0_0, 0, 32;
    %pushi/vec4 2348810240, 0, 38;
    %concati/vec4 2147483649, 0, 40;
    %concati/vec4 0, 0, 50;
    %ix/getv/s 4, v0x6000035422e0_0;
    %store/vec4a v0x60000354e370, 4, 0;
    %load/vec4 v0x6000035422e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000035422e0_0, 0, 32;
    %pushi/vec4 2151677952, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x6000035422e0_0;
    %store/vec4a v0x60000354e370, 4, 0;
    %load/vec4 v0x6000035422e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000035422e0_0, 0, 32;
    %pushi/vec4 2348941312, 0, 38;
    %concati/vec4 3221225473, 0, 40;
    %concati/vec4 0, 0, 50;
    %ix/getv/s 4, v0x6000035422e0_0;
    %store/vec4a v0x60000354e370, 4, 0;
    %load/vec4 v0x6000035422e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000035422e0_0, 0, 32;
    %pushi/vec4 2151677952, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x6000035422e0_0;
    %store/vec4a v0x60000354e370, 4, 0;
    %load/vec4 v0x6000035422e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000035422e0_0, 0, 32;
    %pushi/vec4 2151678080, 0, 38;
    %concati/vec4 2147483648, 0, 71;
    %concati/vec4 0, 0, 19;
    %ix/getv/s 4, v0x6000035422e0_0;
    %store/vec4a v0x60000354e370, 4, 0;
    %load/vec4 v0x6000035422e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000035422e0_0, 0, 32;
    %pushi/vec4 2151677952, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x6000035422e0_0;
    %store/vec4a v0x60000354e370, 4, 0;
    %load/vec4 v0x6000035422e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000035422e0_0, 0, 32;
    %pushi/vec4 2214592512, 0, 38;
    %concati/vec4 2147483648, 0, 71;
    %concati/vec4 0, 0, 19;
    %ix/getv/s 4, v0x6000035422e0_0;
    %store/vec4a v0x60000354e370, 4, 0;
    %load/vec4 v0x6000035422e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000035422e0_0, 0, 32;
    %pushi/vec4 2151677952, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x6000035422e0_0;
    %store/vec4a v0x60000354e370, 4, 0;
    %load/vec4 v0x6000035422e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000035422e0_0, 0, 32;
    %pushi/vec4 2349072384, 0, 38;
    %concati/vec4 3221225472, 0, 39;
    %concati/vec4 2147483648, 0, 32;
    %concati/vec4 0, 0, 19;
    %ix/getv/s 4, v0x6000035422e0_0;
    %store/vec4a v0x60000354e370, 4, 0;
    %load/vec4 v0x6000035422e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000035422e0_0, 0, 32;
    %pushi/vec4 2151677952, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x6000035422e0_0;
    %store/vec4a v0x60000354e370, 4, 0;
    %load/vec4 v0x6000035422e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000035422e0_0, 0, 32;
    %pushi/vec4 2151678208, 0, 38;
    %concati/vec4 2147483648, 0, 71;
    %concati/vec4 0, 0, 19;
    %ix/getv/s 4, v0x6000035422e0_0;
    %store/vec4a v0x60000354e370, 4, 0;
    %load/vec4 v0x6000035422e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000035422e0_0, 0, 32;
    %pushi/vec4 2151677952, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x6000035422e0_0;
    %store/vec4a v0x60000354e370, 4, 0;
    %load/vec4 v0x6000035422e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000035422e0_0, 0, 32;
    %pushi/vec4 2353004544, 0, 38;
    %concati/vec4 2684354560, 0, 39;
    %concati/vec4 2147483648, 0, 32;
    %concati/vec4 0, 0, 19;
    %ix/getv/s 4, v0x6000035422e0_0;
    %store/vec4a v0x60000354e370, 4, 0;
    %load/vec4 v0x6000035422e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000035422e0_0, 0, 32;
    %pushi/vec4 2151677952, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x6000035422e0_0;
    %store/vec4a v0x60000354e370, 4, 0;
    %load/vec4 v0x6000035422e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000035422e0_0, 0, 32;
    %pushi/vec4 4278190080, 0, 32;
    %concati/vec4 0, 0, 96;
    %ix/getv/s 4, v0x6000035422e0_0;
    %store/vec4a v0x60000354e370, 4, 0;
    %load/vec4 v0x6000035422e0_0;
    %addi 1, 0, 32;
    %vpi_call/w 3 219 "$display", "  Program: %0d instructions", S<0,vec4,s32> {1 0 0};
    %vpi_call/w 3 220 "$display", "  Flow: GEMM \342\206\222 ADD bias \342\206\222 ReLU \342\206\222 ADD skip \342\206\222 Store" {0 0 0};
    %vpi_call/w 3 225 "$display", "\000" {0 0 0};
    %vpi_call/w 3 226 "$display", "[EXEC] Running residual block..." {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003542910_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003542910_0, 0, 1;
    %delay 50000, 0;
    %wait E_0x600001255100;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003542c70_0, 0, 1;
    %wait E_0x600001268940;
    %wait E_0x600001268940;
    %wait E_0x600001255100;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003542c70_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000035422e0_0, 0, 32;
T_82.0 ;
    %load/vec4 v0x6000035422e0_0;
    %cmpi/s 300, 0, 32;
    %jmp/0xz T_82.1, 5;
    %wait E_0x600001268940;
    %load/vec4 v0x600003542b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.2, 8;
    %vpi_call/w 3 240 "$display", "  Completed in %0d cycles", v0x6000035422e0_0 {0 0 0};
    %pushi/vec4 10000, 0, 32;
    %store/vec4 v0x6000035422e0_0, 0, 32;
T_82.2 ;
    %load/vec4 v0x6000035422e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000035422e0_0, 0, 32;
    %jmp T_82.0;
T_82.1 ;
    %load/vec4 v0x6000035422e0_0;
    %cmpi/s 10000, 0, 32;
    %jmp/0xz  T_82.4, 5;
    %vpi_call/w 3 246 "$display", "  TIMEOUT!" {0 0 0};
    %load/vec4 v0x600003542130_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003542130_0, 0, 32;
T_82.4 ;
    %delay 50000, 0;
    %vpi_call/w 3 255 "$display", "\000" {0 0 0};
    %vpi_call/w 3 256 "$display", "[VERIFY] Checking output Y[0] (row 0)..." {0 0 0};
    %vpi_call/w 3 259 "$display", "  Y[0] raw: %h", &APV<v0x600003536f40, 20, 0, 128> {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003542370_0, 0, 32;
T_82.6 ;
    %load/vec4 v0x600003542370_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_82.7, 5;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003536f40, 4;
    %load/vec4 v0x600003542370_0;
    %muli 32, 0, 32;
    %part/s 32;
    %store/vec4 v0x6000035414d0_0, 0, 32;
    %ix/getv/s 4, v0x600003542370_0;
    %load/vec4a v0x600003541440, 4;
    %store/vec4 v0x6000035421c0_0, 0, 32;
    %load/vec4 v0x6000035414d0_0;
    %load/vec4 v0x6000035421c0_0;
    %cmp/e;
    %jmp/0xz  T_82.8, 4;
    %vpi_call/w 3 266 "$display", "    PASS: Y[0,%0d] = %0d", v0x600003542370_0, v0x6000035414d0_0 {0 0 0};
    %jmp T_82.9;
T_82.8 ;
    %vpi_call/w 3 268 "$display", "    FAIL: Y[0,%0d] = %0d, expected %0d", v0x600003542370_0, v0x6000035414d0_0, v0x6000035421c0_0 {0 0 0};
    %load/vec4 v0x600003542130_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003542130_0, 0, 32;
T_82.9 ;
    %load/vec4 v0x600003542370_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003542370_0, 0, 32;
    %jmp T_82.6;
T_82.7 ;
    %vpi_call/w 3 274 "$display", "\000" {0 0 0};
    %vpi_call/w 3 275 "$display", "  Intermediate values (row 0):" {0 0 0};
    %vpi_call/w 3 276 "$display", "    Z (GEMM): %h", &APV<v0x600003536f40, 8, 0, 128> {0 0 0};
    %vpi_call/w 3 277 "$display", "    v0 (final): %h", &APV<v0x60000354c090, 0, 0, 128> {0 0 0};
    %vpi_call/w 3 278 "$display", "    v1 (bias): %h", &APV<v0x60000354c090, 1, 0, 128> {0 0 0};
    %vpi_call/w 3 279 "$display", "    v2 (X skip): %h", &APV<v0x60000354c090, 2, 0, 128> {0 0 0};
    %vpi_call/w 3 284 "$display", "\000" {0 0 0};
    %vpi_call/w 3 285 "$display", "\342\225\224\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\227" {0 0 0};
    %vpi_call/w 3 286 "$display", "\342\225\221                    TEST SUMMARY                              \342\225\221" {0 0 0};
    %vpi_call/w 3 287 "$display", "\342\225\240\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\243" {0 0 0};
    %load/vec4 v0x600003542130_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_82.10, 4;
    %vpi_call/w 3 289 "$display", "\342\225\221   PASSED: Residual block Y = ReLU(X\303\227W+b) + X                \342\225\221" {0 0 0};
    %vpi_call/w 3 290 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %vpi_call/w 3 291 "$display", ">>> RESIDUAL BLOCK TEST PASSED! <<<" {0 0 0};
    %jmp T_82.11;
T_82.10 ;
    %vpi_call/w 3 293 "$display", "\342\225\221   FAILED: %0d errors                                         \342\225\221", v0x600003542130_0 {0 0 0};
    %vpi_call/w 3 294 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %vpi_call/w 3 295 "$display", ">>> RESIDUAL BLOCK TEST FAILED <<<" {0 0 0};
T_82.11 ;
    %delay 100000, 0;
    %vpi_call/w 3 299 "$finish" {0 0 0};
    %end;
    .thread T_82;
    .scope S_0x1236af410;
T_83 ;
    %delay 200000000, 0;
    %vpi_call/w 3 304 "$display", "GLOBAL TIMEOUT!" {0 0 0};
    %vpi_call/w 3 305 "$finish" {0 0 0};
    %end;
    .thread T_83;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "tb/tb_residual_block.v";
    "rtl/top/tensor_processing_cluster.v";
    "rtl/core/dma_engine.v";
    "rtl/control/local_cmd_processor.v";
    "rtl/core/systolic_array.v";
    "rtl/core/mac_pe.v";
    "rtl/memory/sram_subsystem.v";
    "rtl/core/vector_unit.v";
