#-----------------------------------------------------------
# Vivado v2014.2 (64-bit)
# SW Build 932637 on Wed Jun 11 13:08:52 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Mon Nov 23 15:34:46 2015
# Process ID: 20712
# Log file: /home/student/tjp79/classes/ece5775/audio_lab/vivado.log
# Journal file: /home/student/tjp79/classes/ece5775/audio_lab/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/student/tjp79/classes/ece5775/audio_lab/audio/audio.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/student/tjp79/classes/ece5775/audio_lab/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/Vivado/2014.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 4655.066 ; gain = 77.969
set_property ip_repo_paths  {/home/student/tjp79/classes/ece5775/audio_lab/ip_repo /home/student/tjp79/classes/ece5775/audio_lab/fir.prj/solution1/impl/ip} [current_fileset]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/student/tjp79/classes/ece5775/audio_lab/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/student/tjp79/classes/ece5775/audio_lab/fir.prj/solution1/impl/ip'.
open_bd_design {/home/student/tjp79/classes/ece5775/audio_lab/audio/audio.srcs/sources_1/bd/system/system.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.4 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:user:zed_audio_ctrl:1.0 - zed_audio_ctrl_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Successfully read diagram <system> from BD file </home/student/tjp79/classes/ece5775/audio_lab/audio/audio.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 4836.539 ; gain = 160.035
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:fir:1.0 fir_0
endgroup
set_property name fir [get_bd_cells fir_0]
set_property name fir_left [get_bd_cells fir]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:fir:1.0 fir_0
endgroup
set_property name fir_right [get_bd_cells fir_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins fir_left/s_axi_fir_io]
</fir_left/s_axi_fir_io/Reg> is being mapped into </processing_system7_0/Data> at <0x43C10000[ 64K ]>
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins fir_right/s_axi_fir_io]
</fir_right/s_axi_fir_io/Reg> is being mapped into </processing_system7_0/Data> at <0x43C20000[ 64K ]>
save_bd_design
Wrote  : </home/student/tjp79/classes/ece5775/audio_lab/audio/audio.srcs/sources_1/bd/system/system.bd> 
exit
INFO: [Common 17-206] Exiting Vivado at Mon Nov 23 15:49:50 2015...
