// Seed: 704498112
module module_0 (
    output supply1 id_0,
    output supply0 id_1,
    input wor id_2,
    input wire id_3
);
  assign id_1 = id_2 && 1'b0;
  rnmos (id_1, id_3);
  assign id_1 = ((1'b0));
  assign id_1 = 1'b0 == 1 - 1;
  wand id_5;
  assign id_5 = 1;
  wire id_6;
  assign id_1 = 1;
  wand id_7 = 1;
  wire id_8;
endmodule
module module_1 (
    input supply0 id_0,
    input wire id_1,
    input supply1 id_2,
    output supply1 id_3,
    output tri1 id_4
);
  module_0(
      id_3, id_3, id_2, id_0
  ); id_6(
      id_2, id_2, id_4
  );
  uwire id_7 = 1;
endmodule
