{"vcs1":{"timestamp_begin":1681301121.808295189, "rt":0.81, "ut":0.21, "st":0.13}}
{"vcselab":{"timestamp_begin":1681301122.651153140, "rt":1.15, "ut":0.20, "st":0.14}}
{"link":{"timestamp_begin":1681301123.824728332, "rt":0.86, "ut":0.04, "st":0.49}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681301121.511038647}
{"VCS_COMP_START_TIME": 1681301121.511038647}
{"VCS_COMP_END_TIME": 1681301125.245811182}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338288}}
{"stitch_vcselab": {"peak_mem": 222604}}
