
---------- Begin Simulation Statistics ----------
final_tick                                51328356000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  77306                       # Simulator instruction rate (inst/s)
host_mem_usage                                 717220                       # Number of bytes of host memory used
host_op_rate                                   128343                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1293.56                       # Real time elapsed on the host
host_tick_rate                               39680013                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     166019455                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.051328                       # Number of seconds simulated
sim_ticks                                 51328356000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  33488348                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 73563862                       # number of cc regfile writes
system.cpu.committedInsts                   100000001                       # Number of Instructions Simulated
system.cpu.committedOps                     166019455                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.026567                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.026567                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                  47851939                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 29623659                       # number of floating regfile writes
system.cpu.idleCycles                          191622                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                70261                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  5836287                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.899525                       # Inst execution rate
system.cpu.iew.exec_refs                     55158188                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   16928162                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                18577423                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              38409065                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                259                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              2367                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             17719470                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           196955848                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              38230026                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            182573                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             194998969                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  55226                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               3399341                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 338733                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               3430236                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            512                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        19005                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          51256                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 257545210                       # num instructions consuming a value
system.cpu.iew.wb_count                     191342634                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.570763                       # average fanout of values written-back
system.cpu.iew.wb_producers                 146997294                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.863908                       # insts written-back per cycle
system.cpu.iew.wb_sent                      194724555                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                321719136                       # number of integer regfile reads
system.cpu.int_regfile_writes               144668343                       # number of integer regfile writes
system.cpu.ipc                               0.974120                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.974120                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           4239319      2.17%      2.17% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             111564031     57.16%     59.33% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              6328108      3.24%     62.57% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                100082      0.05%     62.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             1450131      0.74%     63.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     63.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     63.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     63.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     63.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     63.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     63.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     63.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 3119      0.00%     63.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     63.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu              2863487      1.47%     64.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   66      0.00%     64.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 7971      0.00%     64.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             2869707      1.47%     66.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                 248      0.00%     66.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     66.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2891      0.00%     66.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     66.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     66.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     66.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         4781088      2.45%     68.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     68.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     68.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt         2386455      1.22%     69.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv              17      0.00%     69.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     69.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        3347069      1.71%     71.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     71.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     71.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     71.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     71.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     71.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     71.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     71.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     71.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     71.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     71.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     71.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     71.70% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             26581314     13.62%     85.32% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            10712378      5.49%     90.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead        11695081      5.99%     96.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        6248951      3.20%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              195181545                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                39476203                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            77044660                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses     37126241                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes           50192814                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     3743761                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.019181                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  591416     15.80%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      1      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    135      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     53      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    23      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   28      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                22      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                3      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     15.80% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 415274     11.09%     26.90% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                821866     21.95%     48.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead           1671156     44.64%     93.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite           243784      6.51%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              155209784                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          419550255                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    154216393                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         177699835                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  196899063                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 195181545                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               56785                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        30936315                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             22976                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          51396                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      7768396                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     102465091                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.904859                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.153371                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            43988609     42.93%     42.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             9681138      9.45%     52.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            13130391     12.81%     65.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            11339234     11.07%     76.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            10166703      9.92%     86.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             6175690      6.03%     92.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             3762926      3.67%     95.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             2664095      2.60%     98.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             1556305      1.52%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       102465091                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.901303                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           1880860                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1549707                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             38409065                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            17719470                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                70589129                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                        102656713                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            2192                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   121                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       379090                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        766888                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           14                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       426310                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1250                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       853647                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1250                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 6427351                       # Number of BP lookups
system.cpu.branchPred.condPredicted           4634739                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             59427                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              3432675                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 3430185                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.927462                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  600634                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 23                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          584107                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             574402                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             9705                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1292                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        25439234                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            5389                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             58745                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     99029101                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.676471                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.570675                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        49814853     50.30%     50.30% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        19701066     19.89%     70.20% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         8552190      8.64%     78.83% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         3168924      3.20%     82.03% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         3146175      3.18%     85.21% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         1824657      1.84%     87.05% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         1181482      1.19%     88.25% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         2207672      2.23%     90.48% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         9432082      9.52%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     99029101                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            100000001                       # Number of instructions committed
system.cpu.commit.opsCommitted              166019455                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    39264133                       # Number of memory references committed
system.cpu.commit.loads                      30740931                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                         176                       # Number of memory barriers committed
system.cpu.commit.branches                    4827028                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                   26165588                       # Number of committed floating point instructions.
system.cpu.commit.integer                   148225635                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                531272                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      1046605      0.63%      0.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    101615079     61.21%     61.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult      6312256      3.80%     65.64% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        97655      0.06%     65.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd      1445015      0.87%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           32      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2294      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu      2855490      1.72%     68.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           66      0.00%     68.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt         5352      0.00%     68.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc      2865770      1.73%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult          248      0.00%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          900      0.00%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd      4779154      2.88%     72.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt      2384878      1.44%     74.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv           15      0.00%     74.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult      3344513      2.01%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     24849866     14.97%     91.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      7834725      4.72%     96.04% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead      5891065      3.55%     99.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       688477      0.41%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    166019455                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       9432082                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     42661177                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         42661177                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     44033192                       # number of overall hits
system.cpu.dcache.overall_hits::total        44033192                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       517054                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         517054                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       674076                       # number of overall misses
system.cpu.dcache.overall_misses::total        674076                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  33788451453                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  33788451453                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  33788451453                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  33788451453                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     43178231                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     43178231                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     44707268                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     44707268                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.011975                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.011975                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.015078                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.015078                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65348.012883                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65348.012883                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 50125.581467                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 50125.581467                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       433471                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          240                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              6563                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    66.047692                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           80                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       172422                       # number of writebacks
system.cpu.dcache.writebacks::total            172422                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       150542                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       150542                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       150542                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       150542                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       366512                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       366512                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       423404                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       423404                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  24236692453                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  24236692453                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  28506094953                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  28506094953                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.008488                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.008488                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.009471                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009471                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66127.964304                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66127.964304                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67325.993503                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67325.993503                       # average overall mshr miss latency
system.cpu.dcache.replacements                 422891                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     34305737                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        34305737                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       349210                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        349210                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  21455037500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  21455037500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     34654947                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     34654947                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010077                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010077                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 61438.783254                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 61438.783254                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       150531                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       150531                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       198679                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       198679                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  12071447000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  12071447000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005733                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005733                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 60758.545191                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 60758.545191                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      8355440                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8355440                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       167844                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       167844                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  12333413953                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  12333413953                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      8523284                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8523284                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.019692                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.019692                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 73481.411030                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73481.411030                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           11                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           11                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       167833                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       167833                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  12165245453                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  12165245453                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.019691                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.019691                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 72484.228090                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72484.228090                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data      1372015                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total       1372015                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data       157022                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total       157022                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data      1529037                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total      1529037                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.102693                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.102693                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data        56892                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        56892                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data   4269402500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   4269402500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.037208                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.037208                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 75043.986852                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 75043.986852                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  51328356000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.679100                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            44456597                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            423403                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            104.998304                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.679100                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999373                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999373                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          356                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           92                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          89837939                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         89837939                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  51328356000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  7892678                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              68398531                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  11145507                       # Number of cycles decode is running
system.cpu.decode.unblockCycles              14689642                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 338733                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              3093220                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  1640                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              199801401                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  7749                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    38195074                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    16928254                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          5647                       # TLB misses on read requests
system.cpu.dtb.wrMisses                        189527                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  51328356000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  51328356000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  51328356000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           13039281                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      119030358                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     6427351                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            4605221                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      89077196                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  680650                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                 1030                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          7192                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            9                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           58                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  12739512                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 29043                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples          102465091                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.060043                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.216846                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 67590184     65.96%     65.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  1954100      1.91%     67.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  3574314      3.49%     71.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  2660647      2.60%     73.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  2006149      1.96%     75.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  2088743      2.04%     77.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  1397022      1.36%     79.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  2404031      2.35%     81.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 18789901     18.34%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            102465091                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.062610                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.159499                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     12734329                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         12734329                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     12734329                       # number of overall hits
system.cpu.icache.overall_hits::total        12734329                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         5182                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5182                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         5182                       # number of overall misses
system.cpu.icache.overall_misses::total          5182                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    300125999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    300125999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    300125999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    300125999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     12739511                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     12739511                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     12739511                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     12739511                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000407                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000407                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000407                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000407                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 57917.020262                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 57917.020262                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 57917.020262                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 57917.020262                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          984                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                22                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    44.727273                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         3419                       # number of writebacks
system.cpu.icache.writebacks::total              3419                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         1250                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1250                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1250                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1250                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         3932                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3932                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3932                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3932                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    228877999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    228877999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    228877999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    228877999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000309                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000309                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000309                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000309                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 58209.053662                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 58209.053662                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 58209.053662                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 58209.053662                       # average overall mshr miss latency
system.cpu.icache.replacements                   3419                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     12734329                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        12734329                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         5182                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5182                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    300125999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    300125999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     12739511                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     12739511                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000407                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000407                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 57917.020262                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 57917.020262                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1250                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1250                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3932                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3932                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    228877999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    228877999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000309                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000309                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 58209.053662                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 58209.053662                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  51328356000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.381921                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            12738261                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3932                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           3239.639115                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.381921                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.998793                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998793                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          500                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          25482954                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         25482954                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  51328356000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    12740677                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1435                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  51328356000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  51328356000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  51328356000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     1995481                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 7668117                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 3806                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 512                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                9196265                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                14811                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   5751                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  51328356000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 338733                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 12567330                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                25419334                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2961                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  20921603                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              43215130                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              197767256                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 11520                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents               21691383                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                1539133                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               16863983                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands           250614814                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   481615967                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                326823381                       # Number of integer rename lookups
system.cpu.rename.fpLookups                  48605912                       # Number of floating rename lookups
system.cpu.rename.committedMaps             225115857                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 25498825                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      68                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  37                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  65870171                       # count of insts added to the skid buffer
system.cpu.rob.reads                        277421493                       # The number of ROB reads
system.cpu.rob.writes                       386354262                       # The number of ROB writes
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  166019455                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  980                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                38553                       # number of demand (read+write) hits
system.l2.demand_hits::total                    39533                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 980                       # number of overall hits
system.l2.overall_hits::.cpu.data               38553                       # number of overall hits
system.l2.overall_hits::total                   39533                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2950                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             384851                       # number of demand (read+write) misses
system.l2.demand_misses::total                 387801                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2950                       # number of overall misses
system.l2.overall_misses::.cpu.data            384851                       # number of overall misses
system.l2.overall_misses::total                387801                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    212429000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  27443162500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      27655591500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    212429000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  27443162500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     27655591500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             3930                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           423404                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               427334                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            3930                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          423404                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              427334                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.750636                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.908945                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.907489                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.750636                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.908945                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.907489                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 72009.830508                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 71308.538889                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 71313.873610                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 72009.830508                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 71308.538889                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 71313.873610                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              165755                       # number of writebacks
system.l2.writebacks::total                    165755                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          2950                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        384851                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            387801                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2950                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       384851                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           387801                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    182298750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  23508692250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  23690991000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    182298750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  23508692250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  23690991000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.750636                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.908945                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.907489                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.750636                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.908945                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.907489                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 61796.186441                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 61085.179069                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 61090.587698                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 61796.186441                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 61085.179069                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 61090.587698                       # average overall mshr miss latency
system.l2.replacements                         380300                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       172422                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           172422                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       172422                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       172422                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         3415                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             3415                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         3415                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         3415                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           36                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            36                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_misses::.cpu.data              1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  1                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu.data        23500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        23500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu.data        23500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total        23500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data        13500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        13500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data        13500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        13500                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data              2172                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2172                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          165661                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              165661                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  11872954000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11872954000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        167833                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            167833                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.987059                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.987059                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 71670.181877                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 71670.181877                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       165661                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         165661                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  10178959750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10178959750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.987059                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.987059                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 61444.514702                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 61444.514702                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            980                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                980                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2950                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2950                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    212429000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    212429000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         3930                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3930                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.750636                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.750636                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 72009.830508                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 72009.830508                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2950                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2950                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    182298750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    182298750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.750636                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.750636                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 61796.186441                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 61796.186441                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         36381                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             36381                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       219190                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          219190                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  15570208500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  15570208500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       255571                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        255571                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.857648                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.857648                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 71035.213742                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 71035.213742                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data       219190                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       219190                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  13329732500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  13329732500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.857648                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.857648                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60813.597792                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 60813.597792                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  51328356000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8129.438764                       # Cycle average of tags in use
system.l2.tags.total_refs                      853598                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    388492                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.197209                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      10.741651                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        81.852396                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8036.844718                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001311                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.009992                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.981060                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.992363                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          492                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4801                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2844                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   7217572                       # Number of tag accesses
system.l2.tags.data_accesses                  7217572                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  51328356000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    165753.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2950.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    384839.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003928711500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         9953                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         9953                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              941200                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             155985                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      387800                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     165755                       # Number of write requests accepted
system.mem_ctrls.readBursts                    387800                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   165755                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     11                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.63                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                387800                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               165755                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  352316                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   23761                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   10802                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     884                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   9461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   9887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   9999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   9993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  10012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  10006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  10020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  10000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  10089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  10134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  10027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  10062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  10109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   9982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   9983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         9953                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      38.904150                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     28.432975                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    235.778190                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          9917     99.64%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023           18      0.18%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535           13      0.13%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6655            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11776-12287            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-12799            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12800-13311            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          9953                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         9953                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.650759                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.622226                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.993854                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6848     68.80%     68.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               80      0.80%     69.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2736     27.49%     97.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              238      2.39%     99.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               44      0.44%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                7      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          9953                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     704                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                24819200                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             10608320                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    483.54                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    206.68                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   51328267000                       # Total gap between requests
system.mem_ctrls.avgGap                      92724.78                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       188800                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     24629696                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     10606400                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 3678278.727649099194                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 479845799.074492096901                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 206638217.674456596375                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2950                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       384850                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       165755                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     84942750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  10808566750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1264974160500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28794.15                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     28085.14                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   7631589.76                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       188800                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     24630400                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      24819200                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       188800                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       188800                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     10608320                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     10608320                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2950                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       384850                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         387800                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       165755                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        165755                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      3678279                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    479859515                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        483537793                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      3678279                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      3678279                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    206675624                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       206675624                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    206675624                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      3678279                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    479859515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       690213417                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               387789                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              165725                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        24374                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        24837                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        24581                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        24746                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        24132                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        24159                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        23847                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        24126                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        23982                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        23897                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        23883                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        24083                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        23996                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        24230                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        24600                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        24316                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        10216                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        10510                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        10224                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        10257                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        10133                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        10307                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        10269                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        10425                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        10318                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        10232                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        10327                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        10415                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        10417                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        10669                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        10663                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        10343                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              3622465750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1938945000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        10893509500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 9341.33                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28091.33                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              326629                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             139195                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            84.23                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           83.99                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        87687                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   403.983076                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   253.078688                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   349.216845                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        22780     25.98%     25.98% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        17037     19.43%     45.41% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         9107     10.39%     55.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         8915     10.17%     65.96% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         5430      6.19%     72.15% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         3614      4.12%     76.27% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         4736      5.40%     81.68% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         3835      4.37%     86.05% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        12233     13.95%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        87687                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              24818496                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           10606400                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              483.524078                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              206.638218                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    5.39                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                3.78                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.61                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               84.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  51328356000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       311611020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       165613800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     1390886280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     429820020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 4051706880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  19099624410                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   3626194560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   29075456970                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   566.459930                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   9189089750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1713920000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  40425346250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       314495580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       167158365                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     1377927180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     435264480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 4051706880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  18933815400                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   3765823200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   29046191085                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   565.889761                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   9548031000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1713920000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  40066405000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  51328356000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             222139                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       165755                       # Transaction distribution
system.membus.trans_dist::CleanEvict           213332                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq            165661                       # Transaction distribution
system.membus.trans_dist::ReadExResp           165661                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        222139                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      1154688                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total      1154688                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                1154688                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     35427520                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     35427520                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                35427520                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            387801                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  387801    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              387801                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  51328356000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           357477000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy          484750000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            259502                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       338177                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         3419                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          465014                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           167833                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          167833                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3932                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       255571                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        11281                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1269700                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1280981                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       470336                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     38132800                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               38603136                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          380302                       # Total snoops (count)
system.tol2bus.snoopTraffic                  10608448                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           807637                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001565                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.039530                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 806373     99.84%     99.84% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1264      0.16%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             807637                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  51328356000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          602664500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5900994                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         635105499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
