

================================================================
== Vitis HLS Report for 'receiver_Pipeline_VITIS_LOOP_181_12'
================================================================
* Date:           Mon May 13 18:48:21 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        receiver
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  4.458 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       21|       21|  0.168 us|  0.168 us|   21|   21|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_181_12  |       19|       19|         3|          1|          1|    17|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    876|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|     636|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     636|    912|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln181_fu_1510_p2     |         +|   0|  0|  13|          10|           6|
    |add_ln183_10_fu_1781_p2  |         +|   0|  0|  26|          19|          19|
    |add_ln183_11_fu_1795_p2  |         +|   0|  0|  26|          19|          19|
    |add_ln183_12_fu_1809_p2  |         +|   0|  0|  26|          19|          19|
    |add_ln183_13_fu_1823_p2  |         +|   0|  0|  26|          19|          19|
    |add_ln183_14_fu_1837_p2  |         +|   0|  0|  26|          19|          19|
    |add_ln183_15_fu_1851_p2  |         +|   0|  0|  26|          19|          19|
    |add_ln183_1_fu_1543_p2   |         +|   0|  0|  26|          19|          19|
    |add_ln183_2_fu_1557_p2   |         +|   0|  0|  26|          19|          19|
    |add_ln183_3_fu_1571_p2   |         +|   0|  0|  26|          19|          19|
    |add_ln183_4_fu_1585_p2   |         +|   0|  0|  26|          19|          19|
    |add_ln183_5_fu_1599_p2   |         +|   0|  0|  26|          19|          19|
    |add_ln183_6_fu_1613_p2   |         +|   0|  0|  26|          19|          19|
    |add_ln183_7_fu_1627_p2   |         +|   0|  0|  26|          19|          19|
    |add_ln183_8_fu_1753_p2   |         +|   0|  0|  26|          19|          19|
    |add_ln183_9_fu_1767_p2   |         +|   0|  0|  26|          19|          19|
    |add_ln183_fu_1529_p2     |         +|   0|  0|  26|          19|          19|
    |add_ln184_10_fu_1893_p2  |         +|   0|  0|  26|          19|          19|
    |add_ln184_11_fu_1907_p2  |         +|   0|  0|  26|          19|          19|
    |add_ln184_12_fu_1921_p2  |         +|   0|  0|  26|          19|          19|
    |add_ln184_13_fu_1935_p2  |         +|   0|  0|  26|          19|          19|
    |add_ln184_14_fu_1949_p2  |         +|   0|  0|  26|          19|          19|
    |add_ln184_15_fu_1963_p2  |         +|   0|  0|  26|          19|          19|
    |add_ln184_1_fu_1655_p2   |         +|   0|  0|  26|          19|          19|
    |add_ln184_2_fu_1669_p2   |         +|   0|  0|  26|          19|          19|
    |add_ln184_3_fu_1683_p2   |         +|   0|  0|  26|          19|          19|
    |add_ln184_4_fu_1697_p2   |         +|   0|  0|  26|          19|          19|
    |add_ln184_5_fu_1711_p2   |         +|   0|  0|  26|          19|          19|
    |add_ln184_6_fu_1725_p2   |         +|   0|  0|  26|          19|          19|
    |add_ln184_7_fu_1739_p2   |         +|   0|  0|  26|          19|          19|
    |add_ln184_8_fu_1865_p2   |         +|   0|  0|  26|          19|          19|
    |add_ln184_9_fu_1879_p2   |         +|   0|  0|  26|          19|          19|
    |add_ln184_fu_1641_p2     |         +|   0|  0|  26|          19|          19|
    |icmp_ln181_fu_1462_p2    |      icmp|   0|  0|  13|          10|          10|
    |or_ln181_1_fu_1468_p2    |        or|   0|  0|   6|           6|           1|
    |or_ln181_fu_1456_p2      |        or|   0|  0|  10|          10|           5|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 876|         645|         632|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i                |   9|          2|   10|         20|
    |i_11_fu_172                       |   9|          2|   10|         20|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  36|          8|   22|         44|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln183_10_reg_2686              |  19|   0|   19|          0|
    |add_ln183_11_reg_2691              |  19|   0|   19|          0|
    |add_ln183_12_reg_2696              |  19|   0|   19|          0|
    |add_ln183_13_reg_2701              |  19|   0|   19|          0|
    |add_ln183_14_reg_2706              |  19|   0|   19|          0|
    |add_ln183_15_reg_2711              |  19|   0|   19|          0|
    |add_ln183_1_reg_2601               |  19|   0|   19|          0|
    |add_ln183_2_reg_2606               |  19|   0|   19|          0|
    |add_ln183_3_reg_2611               |  19|   0|   19|          0|
    |add_ln183_4_reg_2616               |  19|   0|   19|          0|
    |add_ln183_5_reg_2621               |  19|   0|   19|          0|
    |add_ln183_6_reg_2626               |  19|   0|   19|          0|
    |add_ln183_7_reg_2631               |  19|   0|   19|          0|
    |add_ln183_8_reg_2676               |  19|   0|   19|          0|
    |add_ln183_9_reg_2681               |  19|   0|   19|          0|
    |add_ln183_reg_2596                 |  19|   0|   19|          0|
    |add_ln184_10_reg_2726              |  19|   0|   19|          0|
    |add_ln184_11_reg_2731              |  19|   0|   19|          0|
    |add_ln184_12_reg_2736              |  19|   0|   19|          0|
    |add_ln184_13_reg_2741              |  19|   0|   19|          0|
    |add_ln184_14_reg_2746              |  19|   0|   19|          0|
    |add_ln184_15_reg_2751              |  19|   0|   19|          0|
    |add_ln184_1_reg_2641               |  19|   0|   19|          0|
    |add_ln184_2_reg_2646               |  19|   0|   19|          0|
    |add_ln184_3_reg_2651               |  19|   0|   19|          0|
    |add_ln184_4_reg_2656               |  19|   0|   19|          0|
    |add_ln184_5_reg_2661               |  19|   0|   19|          0|
    |add_ln184_6_reg_2666               |  19|   0|   19|          0|
    |add_ln184_7_reg_2671               |  19|   0|   19|          0|
    |add_ln184_8_reg_2716               |  19|   0|   19|          0|
    |add_ln184_9_reg_2721               |  19|   0|   19|          0|
    |add_ln184_reg_2636                 |  19|   0|   19|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |i_11_fu_172                        |  10|   0|   10|          0|
    |icmp_ln181_reg_2432                |   1|   0|    1|          0|
    |icmp_ln181_reg_2432_pp0_iter1_reg  |   1|   0|    1|          0|
    |lshr_ln3_reg_2277                  |   5|   0|    5|          0|
    |lshr_ln3_reg_2277_pp0_iter1_reg    |   5|   0|    5|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 636|   0|  636|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+---------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_181_12|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_181_12|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_181_12|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_181_12|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_181_12|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_181_12|  return value|
|arr_1_I_address0     |  out|    6|   ap_memory|                              arr_1_I|         array|
|arr_1_I_ce0          |  out|    1|   ap_memory|                              arr_1_I|         array|
|arr_1_I_q0           |   in|   18|   ap_memory|                              arr_1_I|         array|
|arr_1_I_address1     |  out|    6|   ap_memory|                              arr_1_I|         array|
|arr_1_I_ce1          |  out|    1|   ap_memory|                              arr_1_I|         array|
|arr_1_I_q1           |   in|   18|   ap_memory|                              arr_1_I|         array|
|arr_1_I_1_address0   |  out|    6|   ap_memory|                            arr_1_I_1|         array|
|arr_1_I_1_ce0        |  out|    1|   ap_memory|                            arr_1_I_1|         array|
|arr_1_I_1_q0         |   in|   18|   ap_memory|                            arr_1_I_1|         array|
|arr_1_I_1_address1   |  out|    6|   ap_memory|                            arr_1_I_1|         array|
|arr_1_I_1_ce1        |  out|    1|   ap_memory|                            arr_1_I_1|         array|
|arr_1_I_1_q1         |   in|   18|   ap_memory|                            arr_1_I_1|         array|
|arr_2_I_address0     |  out|    5|   ap_memory|                              arr_2_I|         array|
|arr_2_I_ce0          |  out|    1|   ap_memory|                              arr_2_I|         array|
|arr_2_I_we0          |  out|    1|   ap_memory|                              arr_2_I|         array|
|arr_2_I_d0           |  out|   25|   ap_memory|                              arr_2_I|         array|
|arr_1_Q_address0     |  out|    6|   ap_memory|                              arr_1_Q|         array|
|arr_1_Q_ce0          |  out|    1|   ap_memory|                              arr_1_Q|         array|
|arr_1_Q_q0           |   in|   18|   ap_memory|                              arr_1_Q|         array|
|arr_1_Q_address1     |  out|    6|   ap_memory|                              arr_1_Q|         array|
|arr_1_Q_ce1          |  out|    1|   ap_memory|                              arr_1_Q|         array|
|arr_1_Q_q1           |   in|   18|   ap_memory|                              arr_1_Q|         array|
|arr_1_Q_1_address0   |  out|    6|   ap_memory|                            arr_1_Q_1|         array|
|arr_1_Q_1_ce0        |  out|    1|   ap_memory|                            arr_1_Q_1|         array|
|arr_1_Q_1_q0         |   in|   18|   ap_memory|                            arr_1_Q_1|         array|
|arr_1_Q_1_address1   |  out|    6|   ap_memory|                            arr_1_Q_1|         array|
|arr_1_Q_1_ce1        |  out|    1|   ap_memory|                            arr_1_Q_1|         array|
|arr_1_Q_1_q1         |   in|   18|   ap_memory|                            arr_1_Q_1|         array|
|arr_2_Q_address0     |  out|    5|   ap_memory|                              arr_2_Q|         array|
|arr_2_Q_ce0          |  out|    1|   ap_memory|                              arr_2_Q|         array|
|arr_2_Q_we0          |  out|    1|   ap_memory|                              arr_2_Q|         array|
|arr_2_Q_d0           |  out|   25|   ap_memory|                              arr_2_Q|         array|
|arr_1_I_2_address0   |  out|    6|   ap_memory|                            arr_1_I_2|         array|
|arr_1_I_2_ce0        |  out|    1|   ap_memory|                            arr_1_I_2|         array|
|arr_1_I_2_q0         |   in|   18|   ap_memory|                            arr_1_I_2|         array|
|arr_1_I_2_address1   |  out|    6|   ap_memory|                            arr_1_I_2|         array|
|arr_1_I_2_ce1        |  out|    1|   ap_memory|                            arr_1_I_2|         array|
|arr_1_I_2_q1         |   in|   18|   ap_memory|                            arr_1_I_2|         array|
|arr_1_I_3_address0   |  out|    6|   ap_memory|                            arr_1_I_3|         array|
|arr_1_I_3_ce0        |  out|    1|   ap_memory|                            arr_1_I_3|         array|
|arr_1_I_3_q0         |   in|   18|   ap_memory|                            arr_1_I_3|         array|
|arr_1_I_3_address1   |  out|    6|   ap_memory|                            arr_1_I_3|         array|
|arr_1_I_3_ce1        |  out|    1|   ap_memory|                            arr_1_I_3|         array|
|arr_1_I_3_q1         |   in|   18|   ap_memory|                            arr_1_I_3|         array|
|arr_2_I_1_address0   |  out|    5|   ap_memory|                            arr_2_I_1|         array|
|arr_2_I_1_ce0        |  out|    1|   ap_memory|                            arr_2_I_1|         array|
|arr_2_I_1_we0        |  out|    1|   ap_memory|                            arr_2_I_1|         array|
|arr_2_I_1_d0         |  out|   25|   ap_memory|                            arr_2_I_1|         array|
|arr_1_Q_2_address0   |  out|    6|   ap_memory|                            arr_1_Q_2|         array|
|arr_1_Q_2_ce0        |  out|    1|   ap_memory|                            arr_1_Q_2|         array|
|arr_1_Q_2_q0         |   in|   18|   ap_memory|                            arr_1_Q_2|         array|
|arr_1_Q_2_address1   |  out|    6|   ap_memory|                            arr_1_Q_2|         array|
|arr_1_Q_2_ce1        |  out|    1|   ap_memory|                            arr_1_Q_2|         array|
|arr_1_Q_2_q1         |   in|   18|   ap_memory|                            arr_1_Q_2|         array|
|arr_1_Q_3_address0   |  out|    6|   ap_memory|                            arr_1_Q_3|         array|
|arr_1_Q_3_ce0        |  out|    1|   ap_memory|                            arr_1_Q_3|         array|
|arr_1_Q_3_q0         |   in|   18|   ap_memory|                            arr_1_Q_3|         array|
|arr_1_Q_3_address1   |  out|    6|   ap_memory|                            arr_1_Q_3|         array|
|arr_1_Q_3_ce1        |  out|    1|   ap_memory|                            arr_1_Q_3|         array|
|arr_1_Q_3_q1         |   in|   18|   ap_memory|                            arr_1_Q_3|         array|
|arr_2_Q_1_address0   |  out|    5|   ap_memory|                            arr_2_Q_1|         array|
|arr_2_Q_1_ce0        |  out|    1|   ap_memory|                            arr_2_Q_1|         array|
|arr_2_Q_1_we0        |  out|    1|   ap_memory|                            arr_2_Q_1|         array|
|arr_2_Q_1_d0         |  out|   25|   ap_memory|                            arr_2_Q_1|         array|
|arr_1_I_4_address0   |  out|    6|   ap_memory|                            arr_1_I_4|         array|
|arr_1_I_4_ce0        |  out|    1|   ap_memory|                            arr_1_I_4|         array|
|arr_1_I_4_q0         |   in|   18|   ap_memory|                            arr_1_I_4|         array|
|arr_1_I_4_address1   |  out|    6|   ap_memory|                            arr_1_I_4|         array|
|arr_1_I_4_ce1        |  out|    1|   ap_memory|                            arr_1_I_4|         array|
|arr_1_I_4_q1         |   in|   18|   ap_memory|                            arr_1_I_4|         array|
|arr_1_I_5_address0   |  out|    6|   ap_memory|                            arr_1_I_5|         array|
|arr_1_I_5_ce0        |  out|    1|   ap_memory|                            arr_1_I_5|         array|
|arr_1_I_5_q0         |   in|   18|   ap_memory|                            arr_1_I_5|         array|
|arr_1_I_5_address1   |  out|    6|   ap_memory|                            arr_1_I_5|         array|
|arr_1_I_5_ce1        |  out|    1|   ap_memory|                            arr_1_I_5|         array|
|arr_1_I_5_q1         |   in|   18|   ap_memory|                            arr_1_I_5|         array|
|arr_2_I_2_address0   |  out|    5|   ap_memory|                            arr_2_I_2|         array|
|arr_2_I_2_ce0        |  out|    1|   ap_memory|                            arr_2_I_2|         array|
|arr_2_I_2_we0        |  out|    1|   ap_memory|                            arr_2_I_2|         array|
|arr_2_I_2_d0         |  out|   25|   ap_memory|                            arr_2_I_2|         array|
|arr_1_Q_4_address0   |  out|    6|   ap_memory|                            arr_1_Q_4|         array|
|arr_1_Q_4_ce0        |  out|    1|   ap_memory|                            arr_1_Q_4|         array|
|arr_1_Q_4_q0         |   in|   18|   ap_memory|                            arr_1_Q_4|         array|
|arr_1_Q_4_address1   |  out|    6|   ap_memory|                            arr_1_Q_4|         array|
|arr_1_Q_4_ce1        |  out|    1|   ap_memory|                            arr_1_Q_4|         array|
|arr_1_Q_4_q1         |   in|   18|   ap_memory|                            arr_1_Q_4|         array|
|arr_1_Q_5_address0   |  out|    6|   ap_memory|                            arr_1_Q_5|         array|
|arr_1_Q_5_ce0        |  out|    1|   ap_memory|                            arr_1_Q_5|         array|
|arr_1_Q_5_q0         |   in|   18|   ap_memory|                            arr_1_Q_5|         array|
|arr_1_Q_5_address1   |  out|    6|   ap_memory|                            arr_1_Q_5|         array|
|arr_1_Q_5_ce1        |  out|    1|   ap_memory|                            arr_1_Q_5|         array|
|arr_1_Q_5_q1         |   in|   18|   ap_memory|                            arr_1_Q_5|         array|
|arr_2_Q_2_address0   |  out|    5|   ap_memory|                            arr_2_Q_2|         array|
|arr_2_Q_2_ce0        |  out|    1|   ap_memory|                            arr_2_Q_2|         array|
|arr_2_Q_2_we0        |  out|    1|   ap_memory|                            arr_2_Q_2|         array|
|arr_2_Q_2_d0         |  out|   25|   ap_memory|                            arr_2_Q_2|         array|
|arr_1_I_6_address0   |  out|    6|   ap_memory|                            arr_1_I_6|         array|
|arr_1_I_6_ce0        |  out|    1|   ap_memory|                            arr_1_I_6|         array|
|arr_1_I_6_q0         |   in|   18|   ap_memory|                            arr_1_I_6|         array|
|arr_1_I_6_address1   |  out|    6|   ap_memory|                            arr_1_I_6|         array|
|arr_1_I_6_ce1        |  out|    1|   ap_memory|                            arr_1_I_6|         array|
|arr_1_I_6_q1         |   in|   18|   ap_memory|                            arr_1_I_6|         array|
|arr_1_I_7_address0   |  out|    6|   ap_memory|                            arr_1_I_7|         array|
|arr_1_I_7_ce0        |  out|    1|   ap_memory|                            arr_1_I_7|         array|
|arr_1_I_7_q0         |   in|   18|   ap_memory|                            arr_1_I_7|         array|
|arr_1_I_7_address1   |  out|    6|   ap_memory|                            arr_1_I_7|         array|
|arr_1_I_7_ce1        |  out|    1|   ap_memory|                            arr_1_I_7|         array|
|arr_1_I_7_q1         |   in|   18|   ap_memory|                            arr_1_I_7|         array|
|arr_2_I_3_address0   |  out|    5|   ap_memory|                            arr_2_I_3|         array|
|arr_2_I_3_ce0        |  out|    1|   ap_memory|                            arr_2_I_3|         array|
|arr_2_I_3_we0        |  out|    1|   ap_memory|                            arr_2_I_3|         array|
|arr_2_I_3_d0         |  out|   25|   ap_memory|                            arr_2_I_3|         array|
|arr_1_Q_6_address0   |  out|    6|   ap_memory|                            arr_1_Q_6|         array|
|arr_1_Q_6_ce0        |  out|    1|   ap_memory|                            arr_1_Q_6|         array|
|arr_1_Q_6_q0         |   in|   18|   ap_memory|                            arr_1_Q_6|         array|
|arr_1_Q_6_address1   |  out|    6|   ap_memory|                            arr_1_Q_6|         array|
|arr_1_Q_6_ce1        |  out|    1|   ap_memory|                            arr_1_Q_6|         array|
|arr_1_Q_6_q1         |   in|   18|   ap_memory|                            arr_1_Q_6|         array|
|arr_1_Q_7_address0   |  out|    6|   ap_memory|                            arr_1_Q_7|         array|
|arr_1_Q_7_ce0        |  out|    1|   ap_memory|                            arr_1_Q_7|         array|
|arr_1_Q_7_q0         |   in|   18|   ap_memory|                            arr_1_Q_7|         array|
|arr_1_Q_7_address1   |  out|    6|   ap_memory|                            arr_1_Q_7|         array|
|arr_1_Q_7_ce1        |  out|    1|   ap_memory|                            arr_1_Q_7|         array|
|arr_1_Q_7_q1         |   in|   18|   ap_memory|                            arr_1_Q_7|         array|
|arr_2_Q_3_address0   |  out|    5|   ap_memory|                            arr_2_Q_3|         array|
|arr_2_Q_3_ce0        |  out|    1|   ap_memory|                            arr_2_Q_3|         array|
|arr_2_Q_3_we0        |  out|    1|   ap_memory|                            arr_2_Q_3|         array|
|arr_2_Q_3_d0         |  out|   25|   ap_memory|                            arr_2_Q_3|         array|
|arr_1_I_8_address0   |  out|    6|   ap_memory|                            arr_1_I_8|         array|
|arr_1_I_8_ce0        |  out|    1|   ap_memory|                            arr_1_I_8|         array|
|arr_1_I_8_q0         |   in|   18|   ap_memory|                            arr_1_I_8|         array|
|arr_1_I_8_address1   |  out|    6|   ap_memory|                            arr_1_I_8|         array|
|arr_1_I_8_ce1        |  out|    1|   ap_memory|                            arr_1_I_8|         array|
|arr_1_I_8_q1         |   in|   18|   ap_memory|                            arr_1_I_8|         array|
|arr_1_I_9_address0   |  out|    6|   ap_memory|                            arr_1_I_9|         array|
|arr_1_I_9_ce0        |  out|    1|   ap_memory|                            arr_1_I_9|         array|
|arr_1_I_9_q0         |   in|   18|   ap_memory|                            arr_1_I_9|         array|
|arr_1_I_9_address1   |  out|    6|   ap_memory|                            arr_1_I_9|         array|
|arr_1_I_9_ce1        |  out|    1|   ap_memory|                            arr_1_I_9|         array|
|arr_1_I_9_q1         |   in|   18|   ap_memory|                            arr_1_I_9|         array|
|arr_2_I_4_address0   |  out|    5|   ap_memory|                            arr_2_I_4|         array|
|arr_2_I_4_ce0        |  out|    1|   ap_memory|                            arr_2_I_4|         array|
|arr_2_I_4_we0        |  out|    1|   ap_memory|                            arr_2_I_4|         array|
|arr_2_I_4_d0         |  out|   25|   ap_memory|                            arr_2_I_4|         array|
|arr_1_Q_8_address0   |  out|    6|   ap_memory|                            arr_1_Q_8|         array|
|arr_1_Q_8_ce0        |  out|    1|   ap_memory|                            arr_1_Q_8|         array|
|arr_1_Q_8_q0         |   in|   18|   ap_memory|                            arr_1_Q_8|         array|
|arr_1_Q_8_address1   |  out|    6|   ap_memory|                            arr_1_Q_8|         array|
|arr_1_Q_8_ce1        |  out|    1|   ap_memory|                            arr_1_Q_8|         array|
|arr_1_Q_8_q1         |   in|   18|   ap_memory|                            arr_1_Q_8|         array|
|arr_1_Q_9_address0   |  out|    6|   ap_memory|                            arr_1_Q_9|         array|
|arr_1_Q_9_ce0        |  out|    1|   ap_memory|                            arr_1_Q_9|         array|
|arr_1_Q_9_q0         |   in|   18|   ap_memory|                            arr_1_Q_9|         array|
|arr_1_Q_9_address1   |  out|    6|   ap_memory|                            arr_1_Q_9|         array|
|arr_1_Q_9_ce1        |  out|    1|   ap_memory|                            arr_1_Q_9|         array|
|arr_1_Q_9_q1         |   in|   18|   ap_memory|                            arr_1_Q_9|         array|
|arr_2_Q_4_address0   |  out|    5|   ap_memory|                            arr_2_Q_4|         array|
|arr_2_Q_4_ce0        |  out|    1|   ap_memory|                            arr_2_Q_4|         array|
|arr_2_Q_4_we0        |  out|    1|   ap_memory|                            arr_2_Q_4|         array|
|arr_2_Q_4_d0         |  out|   25|   ap_memory|                            arr_2_Q_4|         array|
|arr_1_I_10_address0  |  out|    6|   ap_memory|                           arr_1_I_10|         array|
|arr_1_I_10_ce0       |  out|    1|   ap_memory|                           arr_1_I_10|         array|
|arr_1_I_10_q0        |   in|   18|   ap_memory|                           arr_1_I_10|         array|
|arr_1_I_10_address1  |  out|    6|   ap_memory|                           arr_1_I_10|         array|
|arr_1_I_10_ce1       |  out|    1|   ap_memory|                           arr_1_I_10|         array|
|arr_1_I_10_q1        |   in|   18|   ap_memory|                           arr_1_I_10|         array|
|arr_1_I_11_address0  |  out|    6|   ap_memory|                           arr_1_I_11|         array|
|arr_1_I_11_ce0       |  out|    1|   ap_memory|                           arr_1_I_11|         array|
|arr_1_I_11_q0        |   in|   18|   ap_memory|                           arr_1_I_11|         array|
|arr_1_I_11_address1  |  out|    6|   ap_memory|                           arr_1_I_11|         array|
|arr_1_I_11_ce1       |  out|    1|   ap_memory|                           arr_1_I_11|         array|
|arr_1_I_11_q1        |   in|   18|   ap_memory|                           arr_1_I_11|         array|
|arr_2_I_5_address0   |  out|    5|   ap_memory|                            arr_2_I_5|         array|
|arr_2_I_5_ce0        |  out|    1|   ap_memory|                            arr_2_I_5|         array|
|arr_2_I_5_we0        |  out|    1|   ap_memory|                            arr_2_I_5|         array|
|arr_2_I_5_d0         |  out|   25|   ap_memory|                            arr_2_I_5|         array|
|arr_1_Q_10_address0  |  out|    6|   ap_memory|                           arr_1_Q_10|         array|
|arr_1_Q_10_ce0       |  out|    1|   ap_memory|                           arr_1_Q_10|         array|
|arr_1_Q_10_q0        |   in|   18|   ap_memory|                           arr_1_Q_10|         array|
|arr_1_Q_10_address1  |  out|    6|   ap_memory|                           arr_1_Q_10|         array|
|arr_1_Q_10_ce1       |  out|    1|   ap_memory|                           arr_1_Q_10|         array|
|arr_1_Q_10_q1        |   in|   18|   ap_memory|                           arr_1_Q_10|         array|
|arr_1_Q_11_address0  |  out|    6|   ap_memory|                           arr_1_Q_11|         array|
|arr_1_Q_11_ce0       |  out|    1|   ap_memory|                           arr_1_Q_11|         array|
|arr_1_Q_11_q0        |   in|   18|   ap_memory|                           arr_1_Q_11|         array|
|arr_1_Q_11_address1  |  out|    6|   ap_memory|                           arr_1_Q_11|         array|
|arr_1_Q_11_ce1       |  out|    1|   ap_memory|                           arr_1_Q_11|         array|
|arr_1_Q_11_q1        |   in|   18|   ap_memory|                           arr_1_Q_11|         array|
|arr_2_Q_5_address0   |  out|    5|   ap_memory|                            arr_2_Q_5|         array|
|arr_2_Q_5_ce0        |  out|    1|   ap_memory|                            arr_2_Q_5|         array|
|arr_2_Q_5_we0        |  out|    1|   ap_memory|                            arr_2_Q_5|         array|
|arr_2_Q_5_d0         |  out|   25|   ap_memory|                            arr_2_Q_5|         array|
|arr_1_I_12_address0  |  out|    6|   ap_memory|                           arr_1_I_12|         array|
|arr_1_I_12_ce0       |  out|    1|   ap_memory|                           arr_1_I_12|         array|
|arr_1_I_12_q0        |   in|   18|   ap_memory|                           arr_1_I_12|         array|
|arr_1_I_12_address1  |  out|    6|   ap_memory|                           arr_1_I_12|         array|
|arr_1_I_12_ce1       |  out|    1|   ap_memory|                           arr_1_I_12|         array|
|arr_1_I_12_q1        |   in|   18|   ap_memory|                           arr_1_I_12|         array|
|arr_1_I_13_address0  |  out|    6|   ap_memory|                           arr_1_I_13|         array|
|arr_1_I_13_ce0       |  out|    1|   ap_memory|                           arr_1_I_13|         array|
|arr_1_I_13_q0        |   in|   18|   ap_memory|                           arr_1_I_13|         array|
|arr_1_I_13_address1  |  out|    6|   ap_memory|                           arr_1_I_13|         array|
|arr_1_I_13_ce1       |  out|    1|   ap_memory|                           arr_1_I_13|         array|
|arr_1_I_13_q1        |   in|   18|   ap_memory|                           arr_1_I_13|         array|
|arr_2_I_6_address0   |  out|    5|   ap_memory|                            arr_2_I_6|         array|
|arr_2_I_6_ce0        |  out|    1|   ap_memory|                            arr_2_I_6|         array|
|arr_2_I_6_we0        |  out|    1|   ap_memory|                            arr_2_I_6|         array|
|arr_2_I_6_d0         |  out|   25|   ap_memory|                            arr_2_I_6|         array|
|arr_1_Q_12_address0  |  out|    6|   ap_memory|                           arr_1_Q_12|         array|
|arr_1_Q_12_ce0       |  out|    1|   ap_memory|                           arr_1_Q_12|         array|
|arr_1_Q_12_q0        |   in|   18|   ap_memory|                           arr_1_Q_12|         array|
|arr_1_Q_12_address1  |  out|    6|   ap_memory|                           arr_1_Q_12|         array|
|arr_1_Q_12_ce1       |  out|    1|   ap_memory|                           arr_1_Q_12|         array|
|arr_1_Q_12_q1        |   in|   18|   ap_memory|                           arr_1_Q_12|         array|
|arr_1_Q_13_address0  |  out|    6|   ap_memory|                           arr_1_Q_13|         array|
|arr_1_Q_13_ce0       |  out|    1|   ap_memory|                           arr_1_Q_13|         array|
|arr_1_Q_13_q0        |   in|   18|   ap_memory|                           arr_1_Q_13|         array|
|arr_1_Q_13_address1  |  out|    6|   ap_memory|                           arr_1_Q_13|         array|
|arr_1_Q_13_ce1       |  out|    1|   ap_memory|                           arr_1_Q_13|         array|
|arr_1_Q_13_q1        |   in|   18|   ap_memory|                           arr_1_Q_13|         array|
|arr_2_Q_6_address0   |  out|    5|   ap_memory|                            arr_2_Q_6|         array|
|arr_2_Q_6_ce0        |  out|    1|   ap_memory|                            arr_2_Q_6|         array|
|arr_2_Q_6_we0        |  out|    1|   ap_memory|                            arr_2_Q_6|         array|
|arr_2_Q_6_d0         |  out|   25|   ap_memory|                            arr_2_Q_6|         array|
|arr_1_I_14_address0  |  out|    6|   ap_memory|                           arr_1_I_14|         array|
|arr_1_I_14_ce0       |  out|    1|   ap_memory|                           arr_1_I_14|         array|
|arr_1_I_14_q0        |   in|   18|   ap_memory|                           arr_1_I_14|         array|
|arr_1_I_14_address1  |  out|    6|   ap_memory|                           arr_1_I_14|         array|
|arr_1_I_14_ce1       |  out|    1|   ap_memory|                           arr_1_I_14|         array|
|arr_1_I_14_q1        |   in|   18|   ap_memory|                           arr_1_I_14|         array|
|arr_1_I_15_address0  |  out|    6|   ap_memory|                           arr_1_I_15|         array|
|arr_1_I_15_ce0       |  out|    1|   ap_memory|                           arr_1_I_15|         array|
|arr_1_I_15_q0        |   in|   18|   ap_memory|                           arr_1_I_15|         array|
|arr_1_I_15_address1  |  out|    6|   ap_memory|                           arr_1_I_15|         array|
|arr_1_I_15_ce1       |  out|    1|   ap_memory|                           arr_1_I_15|         array|
|arr_1_I_15_q1        |   in|   18|   ap_memory|                           arr_1_I_15|         array|
|arr_2_I_7_address0   |  out|    5|   ap_memory|                            arr_2_I_7|         array|
|arr_2_I_7_ce0        |  out|    1|   ap_memory|                            arr_2_I_7|         array|
|arr_2_I_7_we0        |  out|    1|   ap_memory|                            arr_2_I_7|         array|
|arr_2_I_7_d0         |  out|   25|   ap_memory|                            arr_2_I_7|         array|
|arr_1_Q_14_address0  |  out|    6|   ap_memory|                           arr_1_Q_14|         array|
|arr_1_Q_14_ce0       |  out|    1|   ap_memory|                           arr_1_Q_14|         array|
|arr_1_Q_14_q0        |   in|   18|   ap_memory|                           arr_1_Q_14|         array|
|arr_1_Q_14_address1  |  out|    6|   ap_memory|                           arr_1_Q_14|         array|
|arr_1_Q_14_ce1       |  out|    1|   ap_memory|                           arr_1_Q_14|         array|
|arr_1_Q_14_q1        |   in|   18|   ap_memory|                           arr_1_Q_14|         array|
|arr_1_Q_15_address0  |  out|    6|   ap_memory|                           arr_1_Q_15|         array|
|arr_1_Q_15_ce0       |  out|    1|   ap_memory|                           arr_1_Q_15|         array|
|arr_1_Q_15_q0        |   in|   18|   ap_memory|                           arr_1_Q_15|         array|
|arr_1_Q_15_address1  |  out|    6|   ap_memory|                           arr_1_Q_15|         array|
|arr_1_Q_15_ce1       |  out|    1|   ap_memory|                           arr_1_Q_15|         array|
|arr_1_Q_15_q1        |   in|   18|   ap_memory|                           arr_1_Q_15|         array|
|arr_2_Q_7_address0   |  out|    5|   ap_memory|                            arr_2_Q_7|         array|
|arr_2_Q_7_ce0        |  out|    1|   ap_memory|                            arr_2_Q_7|         array|
|arr_2_Q_7_we0        |  out|    1|   ap_memory|                            arr_2_Q_7|         array|
|arr_2_Q_7_d0         |  out|   25|   ap_memory|                            arr_2_Q_7|         array|
|arr_2_I_8_address0   |  out|    5|   ap_memory|                            arr_2_I_8|         array|
|arr_2_I_8_ce0        |  out|    1|   ap_memory|                            arr_2_I_8|         array|
|arr_2_I_8_we0        |  out|    1|   ap_memory|                            arr_2_I_8|         array|
|arr_2_I_8_d0         |  out|   25|   ap_memory|                            arr_2_I_8|         array|
|arr_2_Q_8_address0   |  out|    5|   ap_memory|                            arr_2_Q_8|         array|
|arr_2_Q_8_ce0        |  out|    1|   ap_memory|                            arr_2_Q_8|         array|
|arr_2_Q_8_we0        |  out|    1|   ap_memory|                            arr_2_Q_8|         array|
|arr_2_Q_8_d0         |  out|   25|   ap_memory|                            arr_2_Q_8|         array|
|arr_2_I_9_address0   |  out|    5|   ap_memory|                            arr_2_I_9|         array|
|arr_2_I_9_ce0        |  out|    1|   ap_memory|                            arr_2_I_9|         array|
|arr_2_I_9_we0        |  out|    1|   ap_memory|                            arr_2_I_9|         array|
|arr_2_I_9_d0         |  out|   25|   ap_memory|                            arr_2_I_9|         array|
|arr_2_Q_9_address0   |  out|    5|   ap_memory|                            arr_2_Q_9|         array|
|arr_2_Q_9_ce0        |  out|    1|   ap_memory|                            arr_2_Q_9|         array|
|arr_2_Q_9_we0        |  out|    1|   ap_memory|                            arr_2_Q_9|         array|
|arr_2_Q_9_d0         |  out|   25|   ap_memory|                            arr_2_Q_9|         array|
|arr_2_I_10_address0  |  out|    5|   ap_memory|                           arr_2_I_10|         array|
|arr_2_I_10_ce0       |  out|    1|   ap_memory|                           arr_2_I_10|         array|
|arr_2_I_10_we0       |  out|    1|   ap_memory|                           arr_2_I_10|         array|
|arr_2_I_10_d0        |  out|   25|   ap_memory|                           arr_2_I_10|         array|
|arr_2_Q_10_address0  |  out|    5|   ap_memory|                           arr_2_Q_10|         array|
|arr_2_Q_10_ce0       |  out|    1|   ap_memory|                           arr_2_Q_10|         array|
|arr_2_Q_10_we0       |  out|    1|   ap_memory|                           arr_2_Q_10|         array|
|arr_2_Q_10_d0        |  out|   25|   ap_memory|                           arr_2_Q_10|         array|
|arr_2_I_11_address0  |  out|    5|   ap_memory|                           arr_2_I_11|         array|
|arr_2_I_11_ce0       |  out|    1|   ap_memory|                           arr_2_I_11|         array|
|arr_2_I_11_we0       |  out|    1|   ap_memory|                           arr_2_I_11|         array|
|arr_2_I_11_d0        |  out|   25|   ap_memory|                           arr_2_I_11|         array|
|arr_2_Q_11_address0  |  out|    5|   ap_memory|                           arr_2_Q_11|         array|
|arr_2_Q_11_ce0       |  out|    1|   ap_memory|                           arr_2_Q_11|         array|
|arr_2_Q_11_we0       |  out|    1|   ap_memory|                           arr_2_Q_11|         array|
|arr_2_Q_11_d0        |  out|   25|   ap_memory|                           arr_2_Q_11|         array|
|arr_2_I_12_address0  |  out|    5|   ap_memory|                           arr_2_I_12|         array|
|arr_2_I_12_ce0       |  out|    1|   ap_memory|                           arr_2_I_12|         array|
|arr_2_I_12_we0       |  out|    1|   ap_memory|                           arr_2_I_12|         array|
|arr_2_I_12_d0        |  out|   25|   ap_memory|                           arr_2_I_12|         array|
|arr_2_Q_12_address0  |  out|    5|   ap_memory|                           arr_2_Q_12|         array|
|arr_2_Q_12_ce0       |  out|    1|   ap_memory|                           arr_2_Q_12|         array|
|arr_2_Q_12_we0       |  out|    1|   ap_memory|                           arr_2_Q_12|         array|
|arr_2_Q_12_d0        |  out|   25|   ap_memory|                           arr_2_Q_12|         array|
|arr_2_I_13_address0  |  out|    5|   ap_memory|                           arr_2_I_13|         array|
|arr_2_I_13_ce0       |  out|    1|   ap_memory|                           arr_2_I_13|         array|
|arr_2_I_13_we0       |  out|    1|   ap_memory|                           arr_2_I_13|         array|
|arr_2_I_13_d0        |  out|   25|   ap_memory|                           arr_2_I_13|         array|
|arr_2_Q_13_address0  |  out|    5|   ap_memory|                           arr_2_Q_13|         array|
|arr_2_Q_13_ce0       |  out|    1|   ap_memory|                           arr_2_Q_13|         array|
|arr_2_Q_13_we0       |  out|    1|   ap_memory|                           arr_2_Q_13|         array|
|arr_2_Q_13_d0        |  out|   25|   ap_memory|                           arr_2_Q_13|         array|
|arr_2_I_14_address0  |  out|    5|   ap_memory|                           arr_2_I_14|         array|
|arr_2_I_14_ce0       |  out|    1|   ap_memory|                           arr_2_I_14|         array|
|arr_2_I_14_we0       |  out|    1|   ap_memory|                           arr_2_I_14|         array|
|arr_2_I_14_d0        |  out|   25|   ap_memory|                           arr_2_I_14|         array|
|arr_2_Q_14_address0  |  out|    5|   ap_memory|                           arr_2_Q_14|         array|
|arr_2_Q_14_ce0       |  out|    1|   ap_memory|                           arr_2_Q_14|         array|
|arr_2_Q_14_we0       |  out|    1|   ap_memory|                           arr_2_Q_14|         array|
|arr_2_Q_14_d0        |  out|   25|   ap_memory|                           arr_2_Q_14|         array|
|arr_2_I_15_address0  |  out|    5|   ap_memory|                           arr_2_I_15|         array|
|arr_2_I_15_ce0       |  out|    1|   ap_memory|                           arr_2_I_15|         array|
|arr_2_I_15_we0       |  out|    1|   ap_memory|                           arr_2_I_15|         array|
|arr_2_I_15_d0        |  out|   25|   ap_memory|                           arr_2_I_15|         array|
|arr_2_Q_15_address0  |  out|    5|   ap_memory|                           arr_2_Q_15|         array|
|arr_2_Q_15_ce0       |  out|    1|   ap_memory|                           arr_2_Q_15|         array|
|arr_2_Q_15_we0       |  out|    1|   ap_memory|                           arr_2_Q_15|         array|
|arr_2_Q_15_d0        |  out|   25|   ap_memory|                           arr_2_Q_15|         array|
+---------------------+-----+-----+------------+-------------------------------------+--------------+

