module module_0 (
    output [id_1 : id_1] id_2,
    input logic id_3,
    input id_4,
    input logic [id_2 : id_3] id_5,
    input [id_5 : id_2] id_6,
    input id_7,
    output logic [id_4 : id_4] id_8,
    output [id_4 : id_7] id_9
);
  id_10 id_11 (
      .id_9(id_8),
      .id_3(id_1),
      .id_7(id_4)
  );
  assign id_11[id_4] = id_8;
  id_12 id_13 (
      .id_1(id_3),
      .id_6(id_7),
      .id_5(id_1),
      .id_8(id_1),
      .id_1(id_4),
      .id_1(id_8)
  );
endmodule
