// Seed: 3322289675
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  id_9(
      .id_0(1), .id_1(id_5)
  );
endmodule
module module_1 (
    output wor id_0,
    output tri0 id_1,
    output uwire id_2,
    output tri1 id_3,
    input supply1 id_4,
    input tri id_5,
    output tri0 id_6,
    output wire id_7,
    input tri0 id_8
);
  always_ff @(posedge id_5 or posedge 1) begin
    id_1 = 1;
  end
  assign id_1 = 1;
  wire id_10;
  assign id_1 = id_5;
  for (id_11 = id_11; id_8 ^ id_5 <-> 1; id_11 = id_5) begin
    wire id_12;
    wire id_13;
  end
  wire id_14;
  wire id_15;
  module_0(
      id_15, id_10, id_15, id_14, id_15, id_14, id_10, id_14
  ); id_16 :
  assert property (@(posedge (1)) id_4)
  else;
endmodule
