/* SPDX-License-Identifier: GPL-2.0-only */

#include <assert.h>
#include <arch/io.h>
#include <cf9_reset.h>
#include <console/console.h>
#include <delay.h>
#include <device/pnp_ops.h>
#include <fsp/api.h>
#include <option.h>
#include <soc/pm.h>
#include <soc/romstage.h>
#include <spd_bin.h>
#include <stdint.h>
#include <string.h>

#include "drivers/hd44780.h"

void mainboard_memory_init_params(FSPM_UPD *mupd)
{
	/*
	 * Check RTC failure status. If RTC has failed, restore the IGD
	 * configuration option to its default value and perform a full reset
	 * to ensure proper system initialization.
	 */
	printk(BIOS_INFO, "Checking RTC status\n");
	if (rtc_failure()) {
		printk(BIOS_INFO, "RTC failure detected, restoring defaults\n");
		set_uint_option("igd_enabled", !CONFIG(SOC_INTEL_DISABLE_IGD));
		printk(BIOS_INFO, "Performing full system reset\n");
		full_reset();
	}

	printk(BIOS_INFO, "Configuring memory parameters\n");

	const uint16_t rcomp_resistors[3] = {121, 75, 100};
	const uint16_t rcomp_targets[5] = {50, 26, 20, 20, 26};

	FSP_M_CONFIG *const mem_cfg = &mupd->FspmConfig;

	struct spd_block blk = {
		.addr_map = {0x50, 0x52},
	};
	
	assert(sizeof(mem_cfg->RcompResistor) == sizeof(rcomp_resistors));
	assert(sizeof(mem_cfg->RcompTarget) == sizeof(rcomp_targets));

	mem_cfg->DqPinsInterleaved = 1;
	mem_cfg->CaVrefConfig = 2;

	/* Read SPD data from DIMMs via SMBus */
	get_spd_smbus(&blk);
	mem_cfg->MemorySpdDataLen = blk.len;
	mem_cfg->MemorySpdPtr00 = (uintptr_t)blk.spd_array[0];
	mem_cfg->MemorySpdPtr10 = (uintptr_t)blk.spd_array[1];
	dump_spd_info(&blk);

	memcpy(mem_cfg->RcompResistor, rcomp_resistors, sizeof(mem_cfg->RcompResistor));
	memcpy(mem_cfg->RcompTarget, rcomp_targets, sizeof(mem_cfg->RcompTarget));

	/* Use virtual channel 1 for DMI interface */
	mupd->FspmTestConfig.DmiVc1 = 1;
}
