#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Fri Nov  7 16:37:33 2025
# Process ID         : 759050
# Current directory  : /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.runs/impl_1
# Command line       : vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file           : /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.runs/impl_1/design_1_wrapper.vdi
# Journal file       : /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.runs/impl_1/vivado.jou
# Running On         : ubuntu
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.3 LTS
# Processor Detail   : 12th Gen Intel(R) Core(TM) i9-12900H
# CPU Frequency      : 3921.278 MHz
# CPU Physical cores : 14
# CPU Logical cores  : 20
# Host memory        : 16478 MB
# Swap memory        : 16383 MB
# Total Virtual      : 32862 MB
# Available Virtual  : 20690 MB
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/elysia/Software/Xilinx/Vivado/2024.2/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint '/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_ADC_3PA1030_0_1/design_1_ADC_3PA1030_0_1.dcp' for cell 'design_1_i/ADC_3PA1030_0'
INFO: [Project 1-454] Reading design checkpoint '/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_ASK_DM_0_2/design_1_ASK_DM_0_2.dcp' for cell 'design_1_i/ASK_DM_0'
INFO: [Project 1-454] Reading design checkpoint '/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_DAC_904_0_0/design_1_DAC_904_0_0.dcp' for cell 'design_1_i/DAC_904_0'
INFO: [Project 1-454] Reading design checkpoint '/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_FSK_DM_0_0/design_1_FSK_DM_0_0.dcp' for cell 'design_1_i/FSK_DM_0'
INFO: [Project 1-454] Reading design checkpoint '/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_IQ_DDC_0_0/design_1_IQ_DDC_0_0.dcp' for cell 'design_1_i/IQ_DDC_0'
INFO: [Project 1-454] Reading design checkpoint '/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_PSK_DM_0_0/design_1_PSK_DM_0_0.dcp' for cell 'design_1_i/PSK_DM_0'
INFO: [Project 1-454] Reading design checkpoint '/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.dcp' for cell 'design_1_i/axi_gpio_ask_0'
INFO: [Project 1-454] Reading design checkpoint '/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_ask_0_0/design_1_axi_gpio_ask_0_0.dcp' for cell 'design_1_i/axi_gpio_ask_1'
INFO: [Project 1-454] Reading design checkpoint '/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.dcp' for cell 'design_1_i/axi_gpio_ctrl'
INFO: [Project 1-454] Reading design checkpoint '/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_ask_0_1/design_1_axi_gpio_ask_0_1.dcp' for cell 'design_1_i/axi_gpio_fsk_0'
INFO: [Project 1-454] Reading design checkpoint '/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_ask_0_2/design_1_axi_gpio_ask_0_2.dcp' for cell 'design_1_i/axi_gpio_fsk_1'
INFO: [Project 1-454] Reading design checkpoint '/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_2/design_1_axi_gpio_0_2.dcp' for cell 'design_1_i/axi_gpio_psk_0'
INFO: [Project 1-454] Reading design checkpoint '/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_ask_0_3/design_1_axi_gpio_ask_0_3.dcp' for cell 'design_1_i/axi_gpio_psk_1'
INFO: [Project 1-454] Reading design checkpoint '/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/design_1_axi_smc_1.dcp' for cell 'design_1_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint '/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_data_select_0_0/design_1_data_select_0_0.dcp' for cell 'design_1_i/data_select_0'
INFO: [Project 1-454] Reading design checkpoint '/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_ila_0_0/design_1_ila_0_0.dcp' for cell 'design_1_i/ila_0'
INFO: [Project 1-454] Reading design checkpoint '/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.dcp' for cell 'design_1_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint '/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_waveform_measure_0_0/design_1_waveform_measure_0_0.dcp' for cell 'design_1_i/waveform_measure_ASK'
INFO: [Project 1-454] Reading design checkpoint '/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_waveform_measure_0_1/design_1_waveform_measure_0_1.dcp' for cell 'design_1_i/waveform_measure_FSK'
INFO: [Project 1-454] Reading design checkpoint '/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_waveform_measure_0_2/design_1_waveform_measure_0_2.dcp' for cell 'design_1_i/waveform_measure_PSK'
INFO: [Project 1-454] Reading design checkpoint '/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/ip/cordic_ask/cordic_ask.dcp' for cell 'design_1_i/ASK_DM_0/inst/cordic_ask_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/ip/cordic_atan4/cordic_atan4.dcp' for cell 'design_1_i/FSK_DM_0/inst/cordic_atan4_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/ip/fir_lpf_fsk/fir_lpf_fsk.dcp' for cell 'design_1_i/FSK_DM_0/inst/fir_lpf_fsk_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/ip/cic_compiler_iq/cic_compiler_iq.dcp' for cell 'design_1_i/IQ_DDC_0/inst/cic_inst_i'
INFO: [Project 1-454] Reading design checkpoint '/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/ip/cic_compiler_iq/cic_compiler_iq.dcp' for cell 'design_1_i/IQ_DDC_0/inst/cic_inst_q'
INFO: [Project 1-454] Reading design checkpoint '/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/ip/fir_lpf_psk/fir_lpf_psk.dcp' for cell 'design_1_i/PSK_DM_0/inst/fir_lpf_psk_psk1'
INFO: [Project 1-454] Reading design checkpoint '/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/ip/mult_gen_psk/mult_gen_psk.dcp' for cell 'design_1_i/PSK_DM_0/inst/mult_gen_psk'
INFO: [Project 1-454] Reading design checkpoint '/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/ip/fir_lpf_psk/fir_lpf_psk.dcp' for cell 'design_1_i/PSK_DM_0/inst/costas_loop_inst/fir_lpf_psk_psk2'
INFO: [Project 1-454] Reading design checkpoint '/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/ip/fir_lpf_psk/fir_lpf_psk.dcp' for cell 'design_1_i/PSK_DM_0/inst/costas_loop_inst/fir_lpf_psk_psk3'
Netlist sorting complete. Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.32 . Memory (MB): peak = 1719.918 ; gain = 0.000 ; free physical = 2652 ; free virtual = 19052
INFO: [Netlist 29-17] Analyzing 1138 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: design_1_i/ila_0 UUID: be177176-557e-59fe-ace2-fe04795a2b22 
Parsing XDC File [/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/ip/fir_lpf_fsk/constraints/fir_compiler_v7_2.xdc] for cell 'design_1_i/FSK_DM_0/inst/fir_lpf_fsk_inst/U0'
Finished Parsing XDC File [/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/ip/fir_lpf_fsk/constraints/fir_compiler_v7_2.xdc] for cell 'design_1_i/FSK_DM_0/inst/fir_lpf_fsk_inst/U0'
Parsing XDC File [/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/ip/fir_lpf_psk/constraints/fir_compiler_v7_2.xdc] for cell 'design_1_i/PSK_DM_0/inst/costas_loop_inst/fir_lpf_psk_psk2/U0'
Finished Parsing XDC File [/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/ip/fir_lpf_psk/constraints/fir_compiler_v7_2.xdc] for cell 'design_1_i/PSK_DM_0/inst/costas_loop_inst/fir_lpf_psk_psk2/U0'
Parsing XDC File [/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/ip/fir_lpf_psk/constraints/fir_compiler_v7_2.xdc] for cell 'design_1_i/PSK_DM_0/inst/costas_loop_inst/fir_lpf_psk_psk3/U0'
Finished Parsing XDC File [/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/ip/fir_lpf_psk/constraints/fir_compiler_v7_2.xdc] for cell 'design_1_i/PSK_DM_0/inst/costas_loop_inst/fir_lpf_psk_psk3/U0'
Parsing XDC File [/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/ip/fir_lpf_psk/constraints/fir_compiler_v7_2.xdc] for cell 'design_1_i/PSK_DM_0/inst/fir_lpf_psk_psk1/U0'
Finished Parsing XDC File [/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/ip/fir_lpf_psk/constraints/fir_compiler_v7_2.xdc] for cell 'design_1_i/PSK_DM_0/inst/fir_lpf_psk_psk1/U0'
Parsing XDC File [/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/ila_0/inst'
Finished Parsing XDC File [/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/ila_0/inst'
Parsing XDC File [/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_1_i/ila_0/inst'
Finished Parsing XDC File [/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_1_i/ila_0/inst'
Parsing XDC File [/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/smartconnect.xdc] for cell 'design_1_i/axi_smc/inst'
Finished Parsing XDC File [/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/smartconnect.xdc] for cell 'design_1_i/axi_smc/inst'
Parsing XDC File [/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_1/bd_6f02_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_1/bd_6f02_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_1/bd_6f02_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_1/bd_6f02_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_2/design_1_axi_gpio_0_2.xdc] for cell 'design_1_i/axi_gpio_psk_0/U0'
Finished Parsing XDC File [/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_2/design_1_axi_gpio_0_2.xdc] for cell 'design_1_i/axi_gpio_psk_0/U0'
Parsing XDC File [/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_2/design_1_axi_gpio_0_2_board.xdc] for cell 'design_1_i/axi_gpio_psk_0/U0'
Finished Parsing XDC File [/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_2/design_1_axi_gpio_0_2_board.xdc] for cell 'design_1_i/axi_gpio_psk_0/U0'
Parsing XDC File [/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.xdc] for cell 'design_1_i/axi_gpio_ctrl/U0'
Finished Parsing XDC File [/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.xdc] for cell 'design_1_i/axi_gpio_ctrl/U0'
Parsing XDC File [/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_board.xdc] for cell 'design_1_i/axi_gpio_ctrl/U0'
Finished Parsing XDC File [/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_board.xdc] for cell 'design_1_i/axi_gpio_ctrl/U0'
Parsing XDC File [/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_ask_0_3/design_1_axi_gpio_ask_0_3.xdc] for cell 'design_1_i/axi_gpio_psk_1/U0'
Finished Parsing XDC File [/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_ask_0_3/design_1_axi_gpio_ask_0_3.xdc] for cell 'design_1_i/axi_gpio_psk_1/U0'
Parsing XDC File [/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_ask_0_3/design_1_axi_gpio_ask_0_3_board.xdc] for cell 'design_1_i/axi_gpio_psk_1/U0'
Finished Parsing XDC File [/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_ask_0_3/design_1_axi_gpio_ask_0_3_board.xdc] for cell 'design_1_i/axi_gpio_psk_1/U0'
Parsing XDC File [/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_ask_0_2/design_1_axi_gpio_ask_0_2.xdc] for cell 'design_1_i/axi_gpio_fsk_1/U0'
Finished Parsing XDC File [/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_ask_0_2/design_1_axi_gpio_ask_0_2.xdc] for cell 'design_1_i/axi_gpio_fsk_1/U0'
Parsing XDC File [/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_ask_0_2/design_1_axi_gpio_ask_0_2_board.xdc] for cell 'design_1_i/axi_gpio_fsk_1/U0'
Finished Parsing XDC File [/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_ask_0_2/design_1_axi_gpio_ask_0_2_board.xdc] for cell 'design_1_i/axi_gpio_fsk_1/U0'
Parsing XDC File [/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_ask_0_1/design_1_axi_gpio_ask_0_1.xdc] for cell 'design_1_i/axi_gpio_fsk_0/U0'
Finished Parsing XDC File [/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_ask_0_1/design_1_axi_gpio_ask_0_1.xdc] for cell 'design_1_i/axi_gpio_fsk_0/U0'
Parsing XDC File [/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_ask_0_1/design_1_axi_gpio_ask_0_1_board.xdc] for cell 'design_1_i/axi_gpio_fsk_0/U0'
Finished Parsing XDC File [/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_ask_0_1/design_1_axi_gpio_ask_0_1_board.xdc] for cell 'design_1_i/axi_gpio_fsk_0/U0'
Parsing XDC File [/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_ask_0_0/design_1_axi_gpio_ask_0_0.xdc] for cell 'design_1_i/axi_gpio_ask_1/U0'
Finished Parsing XDC File [/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_ask_0_0/design_1_axi_gpio_ask_0_0.xdc] for cell 'design_1_i/axi_gpio_ask_1/U0'
Parsing XDC File [/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_ask_0_0/design_1_axi_gpio_ask_0_0_board.xdc] for cell 'design_1_i/axi_gpio_ask_1/U0'
Finished Parsing XDC File [/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_ask_0_0/design_1_axi_gpio_ask_0_0_board.xdc] for cell 'design_1_i/axi_gpio_ask_1/U0'
Parsing XDC File [/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_ask_0/U0'
Finished Parsing XDC File [/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_ask_0/U0'
Parsing XDC File [/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_ask_0/U0'
Finished Parsing XDC File [/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_ask_0/U0'
Parsing XDC File [/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.srcs/constrs_1/new/PIN.xdc]
Finished Parsing XDC File [/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.srcs/constrs_1/new/PIN.xdc]
INFO: [Project 1-1714] 100 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 2 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1997.664 ; gain = 0.000 ; free physical = 2487 ; free virtual = 18880
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 68 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 68 instances

43 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1997.664 ; gain = 603.559 ; free physical = 2487 ; free virtual = 18880
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2084.008 ; gain = 86.344 ; free physical = 2414 ; free virtual = 18806

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 16eca5dc1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2564.836 ; gain = 480.828 ; free physical = 2012 ; free virtual = 18404

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup

Phase 1.1.1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = 35f9a0fa91973c7b.
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2930.477 ; gain = 0.000 ; free physical = 1636 ; free virtual = 18032
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2930.477 ; gain = 0.000 ; free physical = 1599 ; free virtual = 17995
Phase 1.1.1 Generate And Synthesize Debug Cores | Checksum: 17651f93c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 2930.477 ; gain = 24.781 ; free physical = 1599 ; free virtual = 17995
Phase 1.1 Core Generation And Design Setup | Checksum: 17651f93c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 2930.477 ; gain = 24.781 ; free physical = 1599 ; free virtual = 17995

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 17651f93c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 2930.477 ; gain = 24.781 ; free physical = 1599 ; free virtual = 17995
Phase 1 Initialization | Checksum: 17651f93c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 2930.477 ; gain = 24.781 ; free physical = 1599 ; free virtual = 17995

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 17651f93c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 2930.477 ; gain = 24.781 ; free physical = 1618 ; free virtual = 18014

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 17651f93c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 2930.477 ; gain = 24.781 ; free physical = 1618 ; free virtual = 18014
Phase 2 Timer Update And Timing Data Collection | Checksum: 17651f93c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 2930.477 ; gain = 24.781 ; free physical = 1618 ; free virtual = 18014

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 55 inverters resulting in an inversion of 1643 pins
INFO: [Opt 31-138] Pushed 8 inverter(s) to 79 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1ae040407

Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 2930.477 ; gain = 24.781 ; free physical = 1619 ; free virtual = 18014
Retarget | Checksum: 1ae040407
INFO: [Opt 31-389] Phase Retarget created 22 cells and removed 202 cells
INFO: [Opt 31-1021] In phase Retarget, 246 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1244391ba

Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 2930.477 ; gain = 24.781 ; free physical = 1635 ; free virtual = 18030
Constant propagation | Checksum: 1244391ba
INFO: [Opt 31-389] Phase Constant propagation created 102 cells and removed 353 cells
INFO: [Opt 31-1021] In phase Constant propagation, 229 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2930.477 ; gain = 0.000 ; free physical = 1620 ; free virtual = 18015
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2930.477 ; gain = 0.000 ; free physical = 1643 ; free virtual = 18036
Phase 5 Sweep | Checksum: 1769e9f2c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 2930.477 ; gain = 24.781 ; free physical = 1643 ; free virtual = 18036
Sweep | Checksum: 1769e9f2c
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 637 cells
INFO: [Opt 31-1021] In phase Sweep, 1170 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1769e9f2c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 2962.492 ; gain = 56.797 ; free physical = 1635 ; free virtual = 18037
BUFG optimization | Checksum: 1769e9f2c
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1a495ca77

Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 2962.492 ; gain = 56.797 ; free physical = 1631 ; free virtual = 18033
Shift Register Optimization | Checksum: 1a495ca77
INFO: [Opt 31-389] Phase Shift Register Optimization created 1 cells and removed 3 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 10c51190f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 2962.492 ; gain = 56.797 ; free physical = 1631 ; free virtual = 18033
Post Processing Netlist | Checksum: 10c51190f
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 277 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: b4fa28b3

Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 2962.492 ; gain = 56.797 ; free physical = 1645 ; free virtual = 18046

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2962.492 ; gain = 0.000 ; free physical = 1645 ; free virtual = 18046
Phase 9.2 Verifying Netlist Connectivity | Checksum: b4fa28b3

Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 2962.492 ; gain = 56.797 ; free physical = 1645 ; free virtual = 18046
Phase 9 Finalization | Checksum: b4fa28b3

Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 2962.492 ; gain = 56.797 ; free physical = 1645 ; free virtual = 18046
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              22  |             202  |                                            246  |
|  Constant propagation         |             102  |             353  |                                            229  |
|  Sweep                        |               0  |             637  |                                           1170  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               1  |               3  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            277  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: b4fa28b3

Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 2962.492 ; gain = 56.797 ; free physical = 1645 ; free virtual = 18046

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 71 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 135 newly gated: 0 Total Ports: 142
Ending PowerOpt Patch Enables Task | Checksum: 8bc340d8

Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.2 . Memory (MB): peak = 3319.234 ; gain = 0.000 ; free physical = 1350 ; free virtual = 17750
Ending Power Optimization Task | Checksum: 8bc340d8

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3319.234 ; gain = 356.742 ; free physical = 1353 ; free virtual = 17753

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 19d369ea3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3319.234 ; gain = 0.000 ; free physical = 1368 ; free virtual = 17770
Ending Final Cleanup Task | Checksum: 19d369ea3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3319.234 ; gain = 0.000 ; free physical = 1368 ; free virtual = 17770

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3319.234 ; gain = 0.000 ; free physical = 1368 ; free virtual = 17770
Ending Netlist Obfuscation Task | Checksum: 19d369ea3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3319.234 ; gain = 0.000 ; free physical = 1368 ; free virtual = 17770
INFO: [Common 17-83] Releasing license: Implementation
82 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:33 . Memory (MB): peak = 3319.234 ; gain = 1321.570 ; free physical = 1368 ; free virtual = 17770
INFO: [Vivado 12-24828] Executing command : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3319.234 ; gain = 0.000 ; free physical = 1372 ; free virtual = 17770
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3319.234 ; gain = 0.000 ; free physical = 1372 ; free virtual = 17770
Writing XDEF routing.
Writing XDEF routing logical nets.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3319.234 ; gain = 0.000 ; free physical = 1365 ; free virtual = 17768
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3319.234 ; gain = 0.000 ; free physical = 1365 ; free virtual = 17769
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3319.234 ; gain = 0.000 ; free physical = 1365 ; free virtual = 17769
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3319.234 ; gain = 0.000 ; free physical = 1365 ; free virtual = 17770
Write Physdb Complete: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3319.234 ; gain = 0.000 ; free physical = 1364 ; free virtual = 17769
INFO: [Common 17-1381] The checkpoint '/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3319.234 ; gain = 0.000 ; free physical = 1353 ; free virtual = 17765
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f656bd4c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3319.234 ; gain = 0.000 ; free physical = 1353 ; free virtual = 17765
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3319.234 ; gain = 0.000 ; free physical = 1352 ; free virtual = 17765

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1019d70b2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.77 . Memory (MB): peak = 3319.234 ; gain = 0.000 ; free physical = 1327 ; free virtual = 17740

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 16898e9d6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3319.234 ; gain = 0.000 ; free physical = 1326 ; free virtual = 17731

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 16898e9d6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3319.234 ; gain = 0.000 ; free physical = 1327 ; free virtual = 17731
Phase 1 Placer Initialization | Checksum: 16898e9d6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3319.234 ; gain = 0.000 ; free physical = 1327 ; free virtual = 17731

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1b2413d66

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3319.234 ; gain = 0.000 ; free physical = 1379 ; free virtual = 17783

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1352fd67a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3319.234 ; gain = 0.000 ; free physical = 1368 ; free virtual = 17772

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1352fd67a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3319.234 ; gain = 0.000 ; free physical = 1368 ; free virtual = 17772

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: f9d74471

Time (s): cpu = 00:00:25 ; elapsed = 00:00:09 . Memory (MB): peak = 3319.234 ; gain = 0.000 ; free physical = 1418 ; free virtual = 17825

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: f9d74471

Time (s): cpu = 00:00:26 ; elapsed = 00:00:09 . Memory (MB): peak = 3319.234 ; gain = 0.000 ; free physical = 1403 ; free virtual = 17809

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 432 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 186 nets or LUTs. Breaked 0 LUT, combined 186 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3319.234 ; gain = 0.000 ; free physical = 1397 ; free virtual = 17804

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            186  |                   186  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            186  |                   186  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 22352b8a3

Time (s): cpu = 00:00:28 ; elapsed = 00:00:10 . Memory (MB): peak = 3319.234 ; gain = 0.000 ; free physical = 1376 ; free virtual = 17789
Phase 2.5 Global Place Phase2 | Checksum: 2d3406baa

Time (s): cpu = 00:00:29 ; elapsed = 00:00:10 . Memory (MB): peak = 3319.234 ; gain = 0.000 ; free physical = 1375 ; free virtual = 17787
Phase 2 Global Placement | Checksum: 2d3406baa

Time (s): cpu = 00:00:29 ; elapsed = 00:00:10 . Memory (MB): peak = 3319.234 ; gain = 0.000 ; free physical = 1375 ; free virtual = 17787

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1e988f530

Time (s): cpu = 00:00:30 ; elapsed = 00:00:11 . Memory (MB): peak = 3319.234 ; gain = 0.000 ; free physical = 1374 ; free virtual = 17787

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 22d05479a

Time (s): cpu = 00:00:33 ; elapsed = 00:00:12 . Memory (MB): peak = 3319.234 ; gain = 0.000 ; free physical = 1376 ; free virtual = 17779

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 151ac49af

Time (s): cpu = 00:00:33 ; elapsed = 00:00:12 . Memory (MB): peak = 3319.234 ; gain = 0.000 ; free physical = 1360 ; free virtual = 17762

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 21d9e873b

Time (s): cpu = 00:00:33 ; elapsed = 00:00:12 . Memory (MB): peak = 3319.234 ; gain = 0.000 ; free physical = 1360 ; free virtual = 17762

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 272465fb5

Time (s): cpu = 00:00:35 ; elapsed = 00:00:13 . Memory (MB): peak = 3319.234 ; gain = 0.000 ; free physical = 1360 ; free virtual = 17763

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1d02b662a

Time (s): cpu = 00:00:36 ; elapsed = 00:00:14 . Memory (MB): peak = 3319.234 ; gain = 0.000 ; free physical = 1359 ; free virtual = 17762

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1cfe3a7aa

Time (s): cpu = 00:00:36 ; elapsed = 00:00:14 . Memory (MB): peak = 3319.234 ; gain = 0.000 ; free physical = 1359 ; free virtual = 17762
Phase 3 Detail Placement | Checksum: 1cfe3a7aa

Time (s): cpu = 00:00:36 ; elapsed = 00:00:14 . Memory (MB): peak = 3319.234 ; gain = 0.000 ; free physical = 1359 ; free virtual = 17762

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 84cb5f5a

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=8.510 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: d6275c35

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.29 . Memory (MB): peak = 3319.234 ; gain = 0.000 ; free physical = 1363 ; free virtual = 17767
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 11a83fdc8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3319.234 ; gain = 0.000 ; free physical = 1363 ; free virtual = 17766
Phase 4.1.1.1 BUFG Insertion | Checksum: 84cb5f5a

Time (s): cpu = 00:00:43 ; elapsed = 00:00:16 . Memory (MB): peak = 3319.234 ; gain = 0.000 ; free physical = 1363 ; free virtual = 17766

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=8.510. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1070568f4

Time (s): cpu = 00:00:43 ; elapsed = 00:00:16 . Memory (MB): peak = 3319.234 ; gain = 0.000 ; free physical = 1367 ; free virtual = 17770

Time (s): cpu = 00:00:43 ; elapsed = 00:00:16 . Memory (MB): peak = 3319.234 ; gain = 0.000 ; free physical = 1367 ; free virtual = 17770
Phase 4.1 Post Commit Optimization | Checksum: 1070568f4

Time (s): cpu = 00:00:43 ; elapsed = 00:00:16 . Memory (MB): peak = 3319.234 ; gain = 0.000 ; free physical = 1353 ; free virtual = 17758

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1070568f4

Time (s): cpu = 00:00:43 ; elapsed = 00:00:16 . Memory (MB): peak = 3319.234 ; gain = 0.000 ; free physical = 1353 ; free virtual = 17758

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                2x2|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1070568f4

Time (s): cpu = 00:00:43 ; elapsed = 00:00:16 . Memory (MB): peak = 3319.234 ; gain = 0.000 ; free physical = 1353 ; free virtual = 17757
Phase 4.3 Placer Reporting | Checksum: 1070568f4

Time (s): cpu = 00:00:44 ; elapsed = 00:00:16 . Memory (MB): peak = 3319.234 ; gain = 0.000 ; free physical = 1353 ; free virtual = 17757

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3319.234 ; gain = 0.000 ; free physical = 1353 ; free virtual = 17757

Time (s): cpu = 00:00:44 ; elapsed = 00:00:16 . Memory (MB): peak = 3319.234 ; gain = 0.000 ; free physical = 1353 ; free virtual = 17757
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 107089e48

Time (s): cpu = 00:00:44 ; elapsed = 00:00:16 . Memory (MB): peak = 3319.234 ; gain = 0.000 ; free physical = 1353 ; free virtual = 17757
Ending Placer Task | Checksum: 73a751c5

Time (s): cpu = 00:00:44 ; elapsed = 00:00:16 . Memory (MB): peak = 3319.234 ; gain = 0.000 ; free physical = 1353 ; free virtual = 17758
118 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:17 . Memory (MB): peak = 3319.234 ; gain = 0.000 ; free physical = 1353 ; free virtual = 17758
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3319.234 ; gain = 0.000 ; free physical = 1359 ; free virtual = 17764
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3319.234 ; gain = 0.000 ; free physical = 1364 ; free virtual = 17768
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3319.234 ; gain = 0.000 ; free physical = 1359 ; free virtual = 17772
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.67 . Memory (MB): peak = 3319.234 ; gain = 0.000 ; free physical = 1334 ; free virtual = 17769
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3319.234 ; gain = 0.000 ; free physical = 1334 ; free virtual = 17769
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3319.234 ; gain = 0.000 ; free physical = 1326 ; free virtual = 17761
Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3319.234 ; gain = 0.000 ; free physical = 1326 ; free virtual = 17763
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3319.234 ; gain = 0.000 ; free physical = 1326 ; free virtual = 17764
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.73 . Memory (MB): peak = 3319.234 ; gain = 0.000 ; free physical = 1326 ; free virtual = 17764
INFO: [Common 17-1381] The checkpoint '/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3319.234 ; gain = 0.000 ; free physical = 1300 ; free virtual = 17720
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 8.510 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
129 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3319.234 ; gain = 0.000 ; free physical = 1300 ; free virtual = 17727
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.69 . Memory (MB): peak = 3319.234 ; gain = 0.000 ; free physical = 1287 ; free virtual = 17740
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3319.234 ; gain = 0.000 ; free physical = 1287 ; free virtual = 17740
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3319.234 ; gain = 0.000 ; free physical = 1286 ; free virtual = 17740
Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3319.234 ; gain = 0.000 ; free physical = 1286 ; free virtual = 17741
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3319.234 ; gain = 0.000 ; free physical = 1286 ; free virtual = 17742
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.74 . Memory (MB): peak = 3319.234 ; gain = 0.000 ; free physical = 1286 ; free virtual = 17742
INFO: [Common 17-1381] The checkpoint '/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 3f8a718c ConstDB: 0 ShapeSum: 1e236d49 RouteDB: 15f972f0
Post Restoration Checksum: NetGraph: 9b9761c0 | NumContArr: 7003067f | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 290ec5d79

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3319.234 ; gain = 0.000 ; free physical = 1254 ; free virtual = 17677

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 290ec5d79

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 3319.234 ; gain = 0.000 ; free physical = 1254 ; free virtual = 17677

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 290ec5d79

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 3319.234 ; gain = 0.000 ; free physical = 1254 ; free virtual = 17676
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 23d610e18

Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 3319.234 ; gain = 0.000 ; free physical = 1238 ; free virtual = 17660
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.492  | TNS=0.000  | WHS=-0.241 | THS=-474.916|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 2c2ed4aed

Time (s): cpu = 00:00:28 ; elapsed = 00:00:15 . Memory (MB): peak = 3319.234 ; gain = 0.000 ; free physical = 1240 ; free virtual = 17662
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.492  | TNS=0.000  | WHS=-0.121 | THS=-4.674 |

Phase 2.4 Update Timing for Bus Skew | Checksum: 2886fabfc

Time (s): cpu = 00:00:28 ; elapsed = 00:00:15 . Memory (MB): peak = 3319.234 ; gain = 0.000 ; free physical = 1240 ; free virtual = 17662

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 24453
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 24453
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 26f775023

Time (s): cpu = 00:00:28 ; elapsed = 00:00:15 . Memory (MB): peak = 3319.234 ; gain = 0.000 ; free physical = 1240 ; free virtual = 17662

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 26f775023

Time (s): cpu = 00:00:28 ; elapsed = 00:00:15 . Memory (MB): peak = 3319.234 ; gain = 0.000 ; free physical = 1240 ; free virtual = 17662

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 18cd46c01

Time (s): cpu = 00:00:32 ; elapsed = 00:00:16 . Memory (MB): peak = 3319.234 ; gain = 0.000 ; free physical = 1236 ; free virtual = 17658
Phase 4 Initial Routing | Checksum: 18cd46c01

Time (s): cpu = 00:00:32 ; elapsed = 00:00:16 . Memory (MB): peak = 3319.234 ; gain = 0.000 ; free physical = 1236 ; free virtual = 17658

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 362
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.556  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 1ea6e9143

Time (s): cpu = 00:00:37 ; elapsed = 00:00:19 . Memory (MB): peak = 3319.234 ; gain = 0.000 ; free physical = 1228 ; free virtual = 17660

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.556  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 27ede2170

Time (s): cpu = 00:00:37 ; elapsed = 00:00:19 . Memory (MB): peak = 3319.234 ; gain = 0.000 ; free physical = 1233 ; free virtual = 17665
Phase 5 Rip-up And Reroute | Checksum: 27ede2170

Time (s): cpu = 00:00:37 ; elapsed = 00:00:19 . Memory (MB): peak = 3319.234 ; gain = 0.000 ; free physical = 1233 ; free virtual = 17665

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2fee8c90f

Time (s): cpu = 00:00:39 ; elapsed = 00:00:19 . Memory (MB): peak = 3319.234 ; gain = 0.000 ; free physical = 1221 ; free virtual = 17652
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.670  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 6.1 Delay CleanUp | Checksum: 27e4ce082

Time (s): cpu = 00:00:39 ; elapsed = 00:00:19 . Memory (MB): peak = 3319.234 ; gain = 0.000 ; free physical = 1220 ; free virtual = 17648

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 27e4ce082

Time (s): cpu = 00:00:39 ; elapsed = 00:00:19 . Memory (MB): peak = 3319.234 ; gain = 0.000 ; free physical = 1220 ; free virtual = 17648
Phase 6 Delay and Skew Optimization | Checksum: 27e4ce082

Time (s): cpu = 00:00:39 ; elapsed = 00:00:19 . Memory (MB): peak = 3319.234 ; gain = 0.000 ; free physical = 1220 ; free virtual = 17648

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.670  | TNS=0.000  | WHS=0.018  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2dae66033

Time (s): cpu = 00:00:41 ; elapsed = 00:00:20 . Memory (MB): peak = 3319.234 ; gain = 0.000 ; free physical = 1208 ; free virtual = 17636
Phase 7 Post Hold Fix | Checksum: 2dae66033

Time (s): cpu = 00:00:41 ; elapsed = 00:00:20 . Memory (MB): peak = 3319.234 ; gain = 0.000 ; free physical = 1208 ; free virtual = 17636

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 5.6007 %
  Global Horizontal Routing Utilization  = 7.97608 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 2dae66033

Time (s): cpu = 00:00:41 ; elapsed = 00:00:20 . Memory (MB): peak = 3319.234 ; gain = 0.000 ; free physical = 1208 ; free virtual = 17636

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2dae66033

Time (s): cpu = 00:00:41 ; elapsed = 00:00:20 . Memory (MB): peak = 3319.234 ; gain = 0.000 ; free physical = 1211 ; free virtual = 17639

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 268665c8b

Time (s): cpu = 00:00:42 ; elapsed = 00:00:20 . Memory (MB): peak = 3319.234 ; gain = 0.000 ; free physical = 1240 ; free virtual = 17668

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 268665c8b

Time (s): cpu = 00:00:42 ; elapsed = 00:00:20 . Memory (MB): peak = 3319.234 ; gain = 0.000 ; free physical = 1225 ; free virtual = 17652

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.670  | TNS=0.000  | WHS=0.018  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 268665c8b

Time (s): cpu = 00:00:42 ; elapsed = 00:00:20 . Memory (MB): peak = 3319.234 ; gain = 0.000 ; free physical = 1234 ; free virtual = 17654
Total Elapsed time in route_design: 20.21 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 1bb122a70

Time (s): cpu = 00:00:43 ; elapsed = 00:00:20 . Memory (MB): peak = 3319.234 ; gain = 0.000 ; free physical = 1234 ; free virtual = 17653
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1bb122a70

Time (s): cpu = 00:00:43 ; elapsed = 00:00:20 . Memory (MB): peak = 3319.234 ; gain = 0.000 ; free physical = 1235 ; free virtual = 17655

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
143 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:20 . Memory (MB): peak = 3319.234 ; gain = 0.000 ; free physical = 1234 ; free virtual = 17654
INFO: [Vivado 12-24828] Executing command : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
163 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
generate_parallel_reports: Time (s): cpu = 00:00:34 ; elapsed = 00:00:09 . Memory (MB): peak = 3470.758 ; gain = 151.523 ; free physical = 1076 ; free virtual = 17529
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3470.758 ; gain = 0.000 ; free physical = 1077 ; free virtual = 17540
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.68 . Memory (MB): peak = 3470.758 ; gain = 0.000 ; free physical = 1055 ; free virtual = 17533
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3470.758 ; gain = 0.000 ; free physical = 1055 ; free virtual = 17533
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3470.758 ; gain = 0.000 ; free physical = 1055 ; free virtual = 17537
Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3470.758 ; gain = 0.000 ; free physical = 1055 ; free virtual = 17539
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3470.758 ; gain = 0.000 ; free physical = 1055 ; free virtual = 17540
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.83 . Memory (MB): peak = 3470.758 ; gain = 0.000 ; free physical = 1055 ; free virtual = 17540
INFO: [Common 17-1381] The checkpoint '/home/elysia/Software/Xilinx/Project/11-6V3/2023D_lwx.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
175 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 3845.395 ; gain = 158.531 ; free physical = 574 ; free virtual = 17029
INFO: [Common 17-206] Exiting Vivado at Fri Nov  7 16:39:38 2025...
