;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; D1_A
D1_A__0__INTTYPE EQU CYREG_PICU12_INTTYPE1
D1_A__0__MASK EQU 0x02
D1_A__0__PC EQU CYREG_PRT12_PC1
D1_A__0__PORT EQU 12
D1_A__0__SHIFT EQU 1
D1_A__AG EQU CYREG_PRT12_AG
D1_A__BIE EQU CYREG_PRT12_BIE
D1_A__BIT_MASK EQU CYREG_PRT12_BIT_MASK
D1_A__BYP EQU CYREG_PRT12_BYP
D1_A__DM0 EQU CYREG_PRT12_DM0
D1_A__DM1 EQU CYREG_PRT12_DM1
D1_A__DM2 EQU CYREG_PRT12_DM2
D1_A__DR EQU CYREG_PRT12_DR
D1_A__INP_DIS EQU CYREG_PRT12_INP_DIS
D1_A__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
D1_A__MASK EQU 0x02
D1_A__PORT EQU 12
D1_A__PRT EQU CYREG_PRT12_PRT
D1_A__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
D1_A__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
D1_A__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
D1_A__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
D1_A__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
D1_A__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
D1_A__PS EQU CYREG_PRT12_PS
D1_A__SHIFT EQU 1
D1_A__SIO_CFG EQU CYREG_PRT12_SIO_CFG
D1_A__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
D1_A__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
D1_A__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
D1_A__SLW EQU CYREG_PRT12_SLW

; D1_B
D1_B__0__INTTYPE EQU CYREG_PICU15_INTTYPE0
D1_B__0__MASK EQU 0x01
D1_B__0__PC EQU CYREG_IO_PC_PRT15_PC0
D1_B__0__PORT EQU 15
D1_B__0__SHIFT EQU 0
D1_B__AG EQU CYREG_PRT15_AG
D1_B__AMUX EQU CYREG_PRT15_AMUX
D1_B__BIE EQU CYREG_PRT15_BIE
D1_B__BIT_MASK EQU CYREG_PRT15_BIT_MASK
D1_B__BYP EQU CYREG_PRT15_BYP
D1_B__CTL EQU CYREG_PRT15_CTL
D1_B__DM0 EQU CYREG_PRT15_DM0
D1_B__DM1 EQU CYREG_PRT15_DM1
D1_B__DM2 EQU CYREG_PRT15_DM2
D1_B__DR EQU CYREG_PRT15_DR
D1_B__INP_DIS EQU CYREG_PRT15_INP_DIS
D1_B__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
D1_B__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
D1_B__LCD_EN EQU CYREG_PRT15_LCD_EN
D1_B__MASK EQU 0x01
D1_B__PORT EQU 15
D1_B__PRT EQU CYREG_PRT15_PRT
D1_B__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
D1_B__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
D1_B__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
D1_B__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
D1_B__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
D1_B__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
D1_B__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
D1_B__PS EQU CYREG_PRT15_PS
D1_B__SHIFT EQU 0
D1_B__SLW EQU CYREG_PRT15_SLW

; D2_A
D2_A__0__INTTYPE EQU CYREG_PICU12_INTTYPE2
D2_A__0__MASK EQU 0x04
D2_A__0__PC EQU CYREG_PRT12_PC2
D2_A__0__PORT EQU 12
D2_A__0__SHIFT EQU 2
D2_A__AG EQU CYREG_PRT12_AG
D2_A__BIE EQU CYREG_PRT12_BIE
D2_A__BIT_MASK EQU CYREG_PRT12_BIT_MASK
D2_A__BYP EQU CYREG_PRT12_BYP
D2_A__DM0 EQU CYREG_PRT12_DM0
D2_A__DM1 EQU CYREG_PRT12_DM1
D2_A__DM2 EQU CYREG_PRT12_DM2
D2_A__DR EQU CYREG_PRT12_DR
D2_A__INP_DIS EQU CYREG_PRT12_INP_DIS
D2_A__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
D2_A__MASK EQU 0x04
D2_A__PORT EQU 12
D2_A__PRT EQU CYREG_PRT12_PRT
D2_A__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
D2_A__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
D2_A__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
D2_A__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
D2_A__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
D2_A__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
D2_A__PS EQU CYREG_PRT12_PS
D2_A__SHIFT EQU 2
D2_A__SIO_CFG EQU CYREG_PRT12_SIO_CFG
D2_A__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
D2_A__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
D2_A__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
D2_A__SLW EQU CYREG_PRT12_SLW

; D2_B
D2_B__0__INTTYPE EQU CYREG_PICU15_INTTYPE1
D2_B__0__MASK EQU 0x02
D2_B__0__PC EQU CYREG_IO_PC_PRT15_PC1
D2_B__0__PORT EQU 15
D2_B__0__SHIFT EQU 1
D2_B__AG EQU CYREG_PRT15_AG
D2_B__AMUX EQU CYREG_PRT15_AMUX
D2_B__BIE EQU CYREG_PRT15_BIE
D2_B__BIT_MASK EQU CYREG_PRT15_BIT_MASK
D2_B__BYP EQU CYREG_PRT15_BYP
D2_B__CTL EQU CYREG_PRT15_CTL
D2_B__DM0 EQU CYREG_PRT15_DM0
D2_B__DM1 EQU CYREG_PRT15_DM1
D2_B__DM2 EQU CYREG_PRT15_DM2
D2_B__DR EQU CYREG_PRT15_DR
D2_B__INP_DIS EQU CYREG_PRT15_INP_DIS
D2_B__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
D2_B__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
D2_B__LCD_EN EQU CYREG_PRT15_LCD_EN
D2_B__MASK EQU 0x02
D2_B__PORT EQU 15
D2_B__PRT EQU CYREG_PRT15_PRT
D2_B__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
D2_B__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
D2_B__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
D2_B__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
D2_B__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
D2_B__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
D2_B__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
D2_B__PS EQU CYREG_PRT15_PS
D2_B__SHIFT EQU 1
D2_B__SLW EQU CYREG_PRT15_SLW

; EN_A
EN_A__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
EN_A__0__MASK EQU 0x40
EN_A__0__PC EQU CYREG_PRT1_PC6
EN_A__0__PORT EQU 1
EN_A__0__SHIFT EQU 6
EN_A__AG EQU CYREG_PRT1_AG
EN_A__AMUX EQU CYREG_PRT1_AMUX
EN_A__BIE EQU CYREG_PRT1_BIE
EN_A__BIT_MASK EQU CYREG_PRT1_BIT_MASK
EN_A__BYP EQU CYREG_PRT1_BYP
EN_A__CTL EQU CYREG_PRT1_CTL
EN_A__DM0 EQU CYREG_PRT1_DM0
EN_A__DM1 EQU CYREG_PRT1_DM1
EN_A__DM2 EQU CYREG_PRT1_DM2
EN_A__DR EQU CYREG_PRT1_DR
EN_A__INP_DIS EQU CYREG_PRT1_INP_DIS
EN_A__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
EN_A__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
EN_A__LCD_EN EQU CYREG_PRT1_LCD_EN
EN_A__MASK EQU 0x40
EN_A__PORT EQU 1
EN_A__PRT EQU CYREG_PRT1_PRT
EN_A__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
EN_A__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
EN_A__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
EN_A__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
EN_A__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
EN_A__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
EN_A__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
EN_A__PS EQU CYREG_PRT1_PS
EN_A__SHIFT EQU 6
EN_A__SLW EQU CYREG_PRT1_SLW

; EN_B
EN_B__0__INTTYPE EQU CYREG_PICU15_INTTYPE4
EN_B__0__MASK EQU 0x10
EN_B__0__PC EQU CYREG_IO_PC_PRT15_PC4
EN_B__0__PORT EQU 15
EN_B__0__SHIFT EQU 4
EN_B__AG EQU CYREG_PRT15_AG
EN_B__AMUX EQU CYREG_PRT15_AMUX
EN_B__BIE EQU CYREG_PRT15_BIE
EN_B__BIT_MASK EQU CYREG_PRT15_BIT_MASK
EN_B__BYP EQU CYREG_PRT15_BYP
EN_B__CTL EQU CYREG_PRT15_CTL
EN_B__DM0 EQU CYREG_PRT15_DM0
EN_B__DM1 EQU CYREG_PRT15_DM1
EN_B__DM2 EQU CYREG_PRT15_DM2
EN_B__DR EQU CYREG_PRT15_DR
EN_B__INP_DIS EQU CYREG_PRT15_INP_DIS
EN_B__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
EN_B__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
EN_B__LCD_EN EQU CYREG_PRT15_LCD_EN
EN_B__MASK EQU 0x10
EN_B__PORT EQU 15
EN_B__PRT EQU CYREG_PRT15_PRT
EN_B__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
EN_B__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
EN_B__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
EN_B__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
EN_B__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
EN_B__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
EN_B__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
EN_B__PS EQU CYREG_PRT15_PS
EN_B__SHIFT EQU 4
EN_B__SLW EQU CYREG_PRT15_SLW

; IN1_A
IN1_A__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
IN1_A__0__MASK EQU 0x80
IN1_A__0__PC EQU CYREG_PRT1_PC7
IN1_A__0__PORT EQU 1
IN1_A__0__SHIFT EQU 7
IN1_A__AG EQU CYREG_PRT1_AG
IN1_A__AMUX EQU CYREG_PRT1_AMUX
IN1_A__BIE EQU CYREG_PRT1_BIE
IN1_A__BIT_MASK EQU CYREG_PRT1_BIT_MASK
IN1_A__BYP EQU CYREG_PRT1_BYP
IN1_A__CTL EQU CYREG_PRT1_CTL
IN1_A__DM0 EQU CYREG_PRT1_DM0
IN1_A__DM1 EQU CYREG_PRT1_DM1
IN1_A__DM2 EQU CYREG_PRT1_DM2
IN1_A__DR EQU CYREG_PRT1_DR
IN1_A__INP_DIS EQU CYREG_PRT1_INP_DIS
IN1_A__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
IN1_A__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
IN1_A__LCD_EN EQU CYREG_PRT1_LCD_EN
IN1_A__MASK EQU 0x80
IN1_A__PORT EQU 1
IN1_A__PRT EQU CYREG_PRT1_PRT
IN1_A__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
IN1_A__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
IN1_A__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
IN1_A__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
IN1_A__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
IN1_A__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
IN1_A__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
IN1_A__PS EQU CYREG_PRT1_PS
IN1_A__SHIFT EQU 7
IN1_A__SLW EQU CYREG_PRT1_SLW

; IN1_B
IN1_B__0__INTTYPE EQU CYREG_PICU15_INTTYPE2
IN1_B__0__MASK EQU 0x04
IN1_B__0__PC EQU CYREG_IO_PC_PRT15_PC2
IN1_B__0__PORT EQU 15
IN1_B__0__SHIFT EQU 2
IN1_B__AG EQU CYREG_PRT15_AG
IN1_B__AMUX EQU CYREG_PRT15_AMUX
IN1_B__BIE EQU CYREG_PRT15_BIE
IN1_B__BIT_MASK EQU CYREG_PRT15_BIT_MASK
IN1_B__BYP EQU CYREG_PRT15_BYP
IN1_B__CTL EQU CYREG_PRT15_CTL
IN1_B__DM0 EQU CYREG_PRT15_DM0
IN1_B__DM1 EQU CYREG_PRT15_DM1
IN1_B__DM2 EQU CYREG_PRT15_DM2
IN1_B__DR EQU CYREG_PRT15_DR
IN1_B__INP_DIS EQU CYREG_PRT15_INP_DIS
IN1_B__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
IN1_B__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
IN1_B__LCD_EN EQU CYREG_PRT15_LCD_EN
IN1_B__MASK EQU 0x04
IN1_B__PORT EQU 15
IN1_B__PRT EQU CYREG_PRT15_PRT
IN1_B__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
IN1_B__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
IN1_B__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
IN1_B__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
IN1_B__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
IN1_B__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
IN1_B__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
IN1_B__PS EQU CYREG_PRT15_PS
IN1_B__SHIFT EQU 2
IN1_B__SLW EQU CYREG_PRT15_SLW

; IN2_A
IN2_A__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
IN2_A__0__MASK EQU 0x01
IN2_A__0__PC EQU CYREG_PRT12_PC0
IN2_A__0__PORT EQU 12
IN2_A__0__SHIFT EQU 0
IN2_A__AG EQU CYREG_PRT12_AG
IN2_A__BIE EQU CYREG_PRT12_BIE
IN2_A__BIT_MASK EQU CYREG_PRT12_BIT_MASK
IN2_A__BYP EQU CYREG_PRT12_BYP
IN2_A__DM0 EQU CYREG_PRT12_DM0
IN2_A__DM1 EQU CYREG_PRT12_DM1
IN2_A__DM2 EQU CYREG_PRT12_DM2
IN2_A__DR EQU CYREG_PRT12_DR
IN2_A__INP_DIS EQU CYREG_PRT12_INP_DIS
IN2_A__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
IN2_A__MASK EQU 0x01
IN2_A__PORT EQU 12
IN2_A__PRT EQU CYREG_PRT12_PRT
IN2_A__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
IN2_A__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
IN2_A__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
IN2_A__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
IN2_A__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
IN2_A__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
IN2_A__PS EQU CYREG_PRT12_PS
IN2_A__SHIFT EQU 0
IN2_A__SIO_CFG EQU CYREG_PRT12_SIO_CFG
IN2_A__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
IN2_A__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
IN2_A__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
IN2_A__SLW EQU CYREG_PRT12_SLW

; IN2_B
IN2_B__0__INTTYPE EQU CYREG_PICU15_INTTYPE3
IN2_B__0__MASK EQU 0x08
IN2_B__0__PC EQU CYREG_IO_PC_PRT15_PC3
IN2_B__0__PORT EQU 15
IN2_B__0__SHIFT EQU 3
IN2_B__AG EQU CYREG_PRT15_AG
IN2_B__AMUX EQU CYREG_PRT15_AMUX
IN2_B__BIE EQU CYREG_PRT15_BIE
IN2_B__BIT_MASK EQU CYREG_PRT15_BIT_MASK
IN2_B__BYP EQU CYREG_PRT15_BYP
IN2_B__CTL EQU CYREG_PRT15_CTL
IN2_B__DM0 EQU CYREG_PRT15_DM0
IN2_B__DM1 EQU CYREG_PRT15_DM1
IN2_B__DM2 EQU CYREG_PRT15_DM2
IN2_B__DR EQU CYREG_PRT15_DR
IN2_B__INP_DIS EQU CYREG_PRT15_INP_DIS
IN2_B__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
IN2_B__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
IN2_B__LCD_EN EQU CYREG_PRT15_LCD_EN
IN2_B__MASK EQU 0x08
IN2_B__PORT EQU 15
IN2_B__PRT EQU CYREG_PRT15_PRT
IN2_B__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
IN2_B__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
IN2_B__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
IN2_B__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
IN2_B__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
IN2_B__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
IN2_B__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
IN2_B__PS EQU CYREG_PRT15_PS
IN2_B__SHIFT EQU 3
IN2_B__SLW EQU CYREG_PRT15_SLW

; LED_1
LED_1__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
LED_1__0__MASK EQU 0x04
LED_1__0__PC EQU CYREG_PRT2_PC2
LED_1__0__PORT EQU 2
LED_1__0__SHIFT EQU 2
LED_1__AG EQU CYREG_PRT2_AG
LED_1__AMUX EQU CYREG_PRT2_AMUX
LED_1__BIE EQU CYREG_PRT2_BIE
LED_1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LED_1__BYP EQU CYREG_PRT2_BYP
LED_1__CTL EQU CYREG_PRT2_CTL
LED_1__DM0 EQU CYREG_PRT2_DM0
LED_1__DM1 EQU CYREG_PRT2_DM1
LED_1__DM2 EQU CYREG_PRT2_DM2
LED_1__DR EQU CYREG_PRT2_DR
LED_1__INP_DIS EQU CYREG_PRT2_INP_DIS
LED_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LED_1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LED_1__LCD_EN EQU CYREG_PRT2_LCD_EN
LED_1__MASK EQU 0x04
LED_1__PORT EQU 2
LED_1__PRT EQU CYREG_PRT2_PRT
LED_1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LED_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LED_1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LED_1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LED_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LED_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LED_1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LED_1__PS EQU CYREG_PRT2_PS
LED_1__SHIFT EQU 2
LED_1__SLW EQU CYREG_PRT2_SLW

; LED_2
LED_2__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
LED_2__0__MASK EQU 0x02
LED_2__0__PC EQU CYREG_PRT2_PC1
LED_2__0__PORT EQU 2
LED_2__0__SHIFT EQU 1
LED_2__AG EQU CYREG_PRT2_AG
LED_2__AMUX EQU CYREG_PRT2_AMUX
LED_2__BIE EQU CYREG_PRT2_BIE
LED_2__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LED_2__BYP EQU CYREG_PRT2_BYP
LED_2__CTL EQU CYREG_PRT2_CTL
LED_2__DM0 EQU CYREG_PRT2_DM0
LED_2__DM1 EQU CYREG_PRT2_DM1
LED_2__DM2 EQU CYREG_PRT2_DM2
LED_2__DR EQU CYREG_PRT2_DR
LED_2__INP_DIS EQU CYREG_PRT2_INP_DIS
LED_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LED_2__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LED_2__LCD_EN EQU CYREG_PRT2_LCD_EN
LED_2__MASK EQU 0x02
LED_2__PORT EQU 2
LED_2__PRT EQU CYREG_PRT2_PRT
LED_2__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LED_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LED_2__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LED_2__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LED_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LED_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LED_2__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LED_2__PS EQU CYREG_PRT2_PS
LED_2__SHIFT EQU 1
LED_2__SLW EQU CYREG_PRT2_SLW

; LED_3
LED_3__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
LED_3__0__MASK EQU 0x01
LED_3__0__PC EQU CYREG_PRT2_PC0
LED_3__0__PORT EQU 2
LED_3__0__SHIFT EQU 0
LED_3__AG EQU CYREG_PRT2_AG
LED_3__AMUX EQU CYREG_PRT2_AMUX
LED_3__BIE EQU CYREG_PRT2_BIE
LED_3__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LED_3__BYP EQU CYREG_PRT2_BYP
LED_3__CTL EQU CYREG_PRT2_CTL
LED_3__DM0 EQU CYREG_PRT2_DM0
LED_3__DM1 EQU CYREG_PRT2_DM1
LED_3__DM2 EQU CYREG_PRT2_DM2
LED_3__DR EQU CYREG_PRT2_DR
LED_3__INP_DIS EQU CYREG_PRT2_INP_DIS
LED_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LED_3__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LED_3__LCD_EN EQU CYREG_PRT2_LCD_EN
LED_3__MASK EQU 0x01
LED_3__PORT EQU 2
LED_3__PRT EQU CYREG_PRT2_PRT
LED_3__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LED_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LED_3__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LED_3__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LED_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LED_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LED_3__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LED_3__PS EQU CYREG_PRT2_PS
LED_3__SHIFT EQU 0
LED_3__SLW EQU CYREG_PRT2_SLW

; PWM_1
PWM_1_PWMHW__CAP0 EQU CYREG_TMR0_CAP0
PWM_1_PWMHW__CAP1 EQU CYREG_TMR0_CAP1
PWM_1_PWMHW__CFG0 EQU CYREG_TMR0_CFG0
PWM_1_PWMHW__CFG1 EQU CYREG_TMR0_CFG1
PWM_1_PWMHW__CFG2 EQU CYREG_TMR0_CFG2
PWM_1_PWMHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
PWM_1_PWMHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
PWM_1_PWMHW__PER0 EQU CYREG_TMR0_PER0
PWM_1_PWMHW__PER1 EQU CYREG_TMR0_PER1
PWM_1_PWMHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
PWM_1_PWMHW__PM_ACT_MSK EQU 0x01
PWM_1_PWMHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
PWM_1_PWMHW__PM_STBY_MSK EQU 0x01
PWM_1_PWMHW__RT0 EQU CYREG_TMR0_RT0
PWM_1_PWMHW__RT1 EQU CYREG_TMR0_RT1
PWM_1_PWMHW__SR0 EQU CYREG_TMR0_SR0

; PWM_2
PWM_2_PWMHW__CAP0 EQU CYREG_TMR1_CAP0
PWM_2_PWMHW__CAP1 EQU CYREG_TMR1_CAP1
PWM_2_PWMHW__CFG0 EQU CYREG_TMR1_CFG0
PWM_2_PWMHW__CFG1 EQU CYREG_TMR1_CFG1
PWM_2_PWMHW__CFG2 EQU CYREG_TMR1_CFG2
PWM_2_PWMHW__CNT_CMP0 EQU CYREG_TMR1_CNT_CMP0
PWM_2_PWMHW__CNT_CMP1 EQU CYREG_TMR1_CNT_CMP1
PWM_2_PWMHW__PER0 EQU CYREG_TMR1_PER0
PWM_2_PWMHW__PER1 EQU CYREG_TMR1_PER1
PWM_2_PWMHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
PWM_2_PWMHW__PM_ACT_MSK EQU 0x02
PWM_2_PWMHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
PWM_2_PWMHW__PM_STBY_MSK EQU 0x02
PWM_2_PWMHW__RT0 EQU CYREG_TMR1_RT0
PWM_2_PWMHW__RT1 EQU CYREG_TMR1_RT1
PWM_2_PWMHW__SR0 EQU CYREG_TMR1_SR0

; Sin_L
Sin_L__0__INTTYPE EQU CYREG_PICU3_INTTYPE2
Sin_L__0__MASK EQU 0x04
Sin_L__0__PC EQU CYREG_PRT3_PC2
Sin_L__0__PORT EQU 3
Sin_L__0__SHIFT EQU 2
Sin_L__AG EQU CYREG_PRT3_AG
Sin_L__AMUX EQU CYREG_PRT3_AMUX
Sin_L__BIE EQU CYREG_PRT3_BIE
Sin_L__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Sin_L__BYP EQU CYREG_PRT3_BYP
Sin_L__CTL EQU CYREG_PRT3_CTL
Sin_L__DM0 EQU CYREG_PRT3_DM0
Sin_L__DM1 EQU CYREG_PRT3_DM1
Sin_L__DM2 EQU CYREG_PRT3_DM2
Sin_L__DR EQU CYREG_PRT3_DR
Sin_L__INP_DIS EQU CYREG_PRT3_INP_DIS
Sin_L__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Sin_L__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Sin_L__LCD_EN EQU CYREG_PRT3_LCD_EN
Sin_L__MASK EQU 0x04
Sin_L__PORT EQU 3
Sin_L__PRT EQU CYREG_PRT3_PRT
Sin_L__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Sin_L__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Sin_L__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Sin_L__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Sin_L__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Sin_L__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Sin_L__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Sin_L__PS EQU CYREG_PRT3_PS
Sin_L__SHIFT EQU 2
Sin_L__SLW EQU CYREG_PRT3_SLW

; Sin_R
Sin_R__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
Sin_R__0__MASK EQU 0x08
Sin_R__0__PC EQU CYREG_PRT3_PC3
Sin_R__0__PORT EQU 3
Sin_R__0__SHIFT EQU 3
Sin_R__AG EQU CYREG_PRT3_AG
Sin_R__AMUX EQU CYREG_PRT3_AMUX
Sin_R__BIE EQU CYREG_PRT3_BIE
Sin_R__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Sin_R__BYP EQU CYREG_PRT3_BYP
Sin_R__CTL EQU CYREG_PRT3_CTL
Sin_R__DM0 EQU CYREG_PRT3_DM0
Sin_R__DM1 EQU CYREG_PRT3_DM1
Sin_R__DM2 EQU CYREG_PRT3_DM2
Sin_R__DR EQU CYREG_PRT3_DR
Sin_R__INP_DIS EQU CYREG_PRT3_INP_DIS
Sin_R__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Sin_R__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Sin_R__LCD_EN EQU CYREG_PRT3_LCD_EN
Sin_R__MASK EQU 0x08
Sin_R__PORT EQU 3
Sin_R__PRT EQU CYREG_PRT3_PRT
Sin_R__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Sin_R__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Sin_R__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Sin_R__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Sin_R__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Sin_R__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Sin_R__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Sin_R__PS EQU CYREG_PRT3_PS
Sin_R__SHIFT EQU 3
Sin_R__SLW EQU CYREG_PRT3_SLW

; isr_1
isr_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_1__INTC_MASK EQU 0x80000
isr_1__INTC_NUMBER EQU 19
isr_1__INTC_PRIOR_NUM EQU 7
isr_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_19
isr_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Comp_0
Comp_0_ctComp__CLK EQU CYREG_CMP0_CLK
Comp_0_ctComp__CMP_MASK EQU 0x01
Comp_0_ctComp__CMP_NUMBER EQU 0
Comp_0_ctComp__CR EQU CYREG_CMP0_CR
Comp_0_ctComp__LUT__CR EQU CYREG_LUT0_CR
Comp_0_ctComp__LUT__MSK EQU CYREG_LUT_MSK
Comp_0_ctComp__LUT__MSK_MASK EQU 0x01
Comp_0_ctComp__LUT__MSK_SHIFT EQU 0
Comp_0_ctComp__LUT__MX EQU CYREG_LUT0_MX
Comp_0_ctComp__LUT__SR EQU CYREG_LUT_SR
Comp_0_ctComp__LUT__SR_MASK EQU 0x01
Comp_0_ctComp__LUT__SR_SHIFT EQU 0
Comp_0_ctComp__PM_ACT_CFG EQU CYREG_PM_ACT_CFG7
Comp_0_ctComp__PM_ACT_MSK EQU 0x01
Comp_0_ctComp__PM_STBY_CFG EQU CYREG_PM_STBY_CFG7
Comp_0_ctComp__PM_STBY_MSK EQU 0x01
Comp_0_ctComp__SW0 EQU CYREG_CMP0_SW0
Comp_0_ctComp__SW2 EQU CYREG_CMP0_SW2
Comp_0_ctComp__SW3 EQU CYREG_CMP0_SW3
Comp_0_ctComp__SW4 EQU CYREG_CMP0_SW4
Comp_0_ctComp__SW6 EQU CYREG_CMP0_SW6
Comp_0_ctComp__TR0 EQU CYREG_CMP0_TR0
Comp_0_ctComp__TR1 EQU CYREG_CMP0_TR1
Comp_0_ctComp__TRIM__TR0 EQU CYREG_FLSHID_MFG_CFG_CMP0_TR0
Comp_0_ctComp__TRIM__TR0_HS EQU CYREG_FLSHID_CUST_TABLES_CMP0_TR0_HS
Comp_0_ctComp__TRIM__TR1 EQU CYREG_FLSHID_MFG_CFG_CMP0_TR1
Comp_0_ctComp__TRIM__TR1_HS EQU CYREG_FLSHID_CUST_TABLES_CMP0_TR1_HS
Comp_0_ctComp__WRK EQU CYREG_CMP_WRK
Comp_0_ctComp__WRK_MASK EQU 0x01
Comp_0_ctComp__WRK_SHIFT EQU 0

; Comp_1
Comp_1_ctComp__CLK EQU CYREG_CMP3_CLK
Comp_1_ctComp__CMP_MASK EQU 0x08
Comp_1_ctComp__CMP_NUMBER EQU 3
Comp_1_ctComp__CR EQU CYREG_CMP3_CR
Comp_1_ctComp__LUT__CR EQU CYREG_LUT3_CR
Comp_1_ctComp__LUT__MSK EQU CYREG_LUT_MSK
Comp_1_ctComp__LUT__MSK_MASK EQU 0x08
Comp_1_ctComp__LUT__MSK_SHIFT EQU 3
Comp_1_ctComp__LUT__MX EQU CYREG_LUT3_MX
Comp_1_ctComp__LUT__SR EQU CYREG_LUT_SR
Comp_1_ctComp__LUT__SR_MASK EQU 0x08
Comp_1_ctComp__LUT__SR_SHIFT EQU 3
Comp_1_ctComp__PM_ACT_CFG EQU CYREG_PM_ACT_CFG7
Comp_1_ctComp__PM_ACT_MSK EQU 0x08
Comp_1_ctComp__PM_STBY_CFG EQU CYREG_PM_STBY_CFG7
Comp_1_ctComp__PM_STBY_MSK EQU 0x08
Comp_1_ctComp__SW0 EQU CYREG_CMP3_SW0
Comp_1_ctComp__SW2 EQU CYREG_CMP3_SW2
Comp_1_ctComp__SW3 EQU CYREG_CMP3_SW3
Comp_1_ctComp__SW4 EQU CYREG_CMP3_SW4
Comp_1_ctComp__SW6 EQU CYREG_CMP3_SW6
Comp_1_ctComp__TR0 EQU CYREG_CMP3_TR0
Comp_1_ctComp__TR1 EQU CYREG_CMP3_TR1
Comp_1_ctComp__TRIM__TR0 EQU CYREG_FLSHID_MFG_CFG_CMP3_TR0
Comp_1_ctComp__TRIM__TR0_HS EQU CYREG_FLSHID_CUST_TABLES_CMP3_TR0_HS
Comp_1_ctComp__TRIM__TR1 EQU CYREG_FLSHID_MFG_CFG_CMP3_TR1
Comp_1_ctComp__TRIM__TR1_HS EQU CYREG_FLSHID_CUST_TABLES_CMP3_TR1_HS
Comp_1_ctComp__WRK EQU CYREG_CMP_WRK
Comp_1_ctComp__WRK_MASK EQU 0x08
Comp_1_ctComp__WRK_SHIFT EQU 3

; Comp_2
Comp_2_ctComp__CLK EQU CYREG_CMP2_CLK
Comp_2_ctComp__CMP_MASK EQU 0x04
Comp_2_ctComp__CMP_NUMBER EQU 2
Comp_2_ctComp__CR EQU CYREG_CMP2_CR
Comp_2_ctComp__LUT__CR EQU CYREG_LUT2_CR
Comp_2_ctComp__LUT__MSK EQU CYREG_LUT_MSK
Comp_2_ctComp__LUT__MSK_MASK EQU 0x04
Comp_2_ctComp__LUT__MSK_SHIFT EQU 2
Comp_2_ctComp__LUT__MX EQU CYREG_LUT2_MX
Comp_2_ctComp__LUT__SR EQU CYREG_LUT_SR
Comp_2_ctComp__LUT__SR_MASK EQU 0x04
Comp_2_ctComp__LUT__SR_SHIFT EQU 2
Comp_2_ctComp__PM_ACT_CFG EQU CYREG_PM_ACT_CFG7
Comp_2_ctComp__PM_ACT_MSK EQU 0x04
Comp_2_ctComp__PM_STBY_CFG EQU CYREG_PM_STBY_CFG7
Comp_2_ctComp__PM_STBY_MSK EQU 0x04
Comp_2_ctComp__SW0 EQU CYREG_CMP2_SW0
Comp_2_ctComp__SW2 EQU CYREG_CMP2_SW2
Comp_2_ctComp__SW3 EQU CYREG_CMP2_SW3
Comp_2_ctComp__SW4 EQU CYREG_CMP2_SW4
Comp_2_ctComp__SW6 EQU CYREG_CMP2_SW6
Comp_2_ctComp__TR0 EQU CYREG_CMP2_TR0
Comp_2_ctComp__TR1 EQU CYREG_CMP2_TR1
Comp_2_ctComp__TRIM__TR0 EQU CYREG_FLSHID_MFG_CFG_CMP2_TR0
Comp_2_ctComp__TRIM__TR0_HS EQU CYREG_FLSHID_CUST_TABLES_CMP2_TR0_HS
Comp_2_ctComp__TRIM__TR1 EQU CYREG_FLSHID_MFG_CFG_CMP2_TR1
Comp_2_ctComp__TRIM__TR1_HS EQU CYREG_FLSHID_CUST_TABLES_CMP2_TR1_HS
Comp_2_ctComp__WRK EQU CYREG_CMP_WRK
Comp_2_ctComp__WRK_MASK EQU 0x04
Comp_2_ctComp__WRK_SHIFT EQU 2

; Comp_3
Comp_3_ctComp__CLK EQU CYREG_CMP1_CLK
Comp_3_ctComp__CMP_MASK EQU 0x02
Comp_3_ctComp__CMP_NUMBER EQU 1
Comp_3_ctComp__CR EQU CYREG_CMP1_CR
Comp_3_ctComp__LUT__CR EQU CYREG_LUT1_CR
Comp_3_ctComp__LUT__MSK EQU CYREG_LUT_MSK
Comp_3_ctComp__LUT__MSK_MASK EQU 0x02
Comp_3_ctComp__LUT__MSK_SHIFT EQU 1
Comp_3_ctComp__LUT__MX EQU CYREG_LUT1_MX
Comp_3_ctComp__LUT__SR EQU CYREG_LUT_SR
Comp_3_ctComp__LUT__SR_MASK EQU 0x02
Comp_3_ctComp__LUT__SR_SHIFT EQU 1
Comp_3_ctComp__PM_ACT_CFG EQU CYREG_PM_ACT_CFG7
Comp_3_ctComp__PM_ACT_MSK EQU 0x02
Comp_3_ctComp__PM_STBY_CFG EQU CYREG_PM_STBY_CFG7
Comp_3_ctComp__PM_STBY_MSK EQU 0x02
Comp_3_ctComp__SW0 EQU CYREG_CMP1_SW0
Comp_3_ctComp__SW2 EQU CYREG_CMP1_SW2
Comp_3_ctComp__SW3 EQU CYREG_CMP1_SW3
Comp_3_ctComp__SW4 EQU CYREG_CMP1_SW4
Comp_3_ctComp__SW6 EQU CYREG_CMP1_SW6
Comp_3_ctComp__TR0 EQU CYREG_CMP1_TR0
Comp_3_ctComp__TR1 EQU CYREG_CMP1_TR1
Comp_3_ctComp__TRIM__TR0 EQU CYREG_FLSHID_MFG_CFG_CMP1_TR0
Comp_3_ctComp__TRIM__TR0_HS EQU CYREG_FLSHID_CUST_TABLES_CMP1_TR0_HS
Comp_3_ctComp__TRIM__TR1 EQU CYREG_FLSHID_MFG_CFG_CMP1_TR1
Comp_3_ctComp__TRIM__TR1_HS EQU CYREG_FLSHID_CUST_TABLES_CMP1_TR1_HS
Comp_3_ctComp__WRK EQU CYREG_CMP_WRK
Comp_3_ctComp__WRK_MASK EQU 0x02
Comp_3_ctComp__WRK_SHIFT EQU 1

; Sin_M1
Sin_M1__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
Sin_M1__0__MASK EQU 0x01
Sin_M1__0__PC EQU CYREG_PRT3_PC0
Sin_M1__0__PORT EQU 3
Sin_M1__0__SHIFT EQU 0
Sin_M1__AG EQU CYREG_PRT3_AG
Sin_M1__AMUX EQU CYREG_PRT3_AMUX
Sin_M1__BIE EQU CYREG_PRT3_BIE
Sin_M1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Sin_M1__BYP EQU CYREG_PRT3_BYP
Sin_M1__CTL EQU CYREG_PRT3_CTL
Sin_M1__DM0 EQU CYREG_PRT3_DM0
Sin_M1__DM1 EQU CYREG_PRT3_DM1
Sin_M1__DM2 EQU CYREG_PRT3_DM2
Sin_M1__DR EQU CYREG_PRT3_DR
Sin_M1__INP_DIS EQU CYREG_PRT3_INP_DIS
Sin_M1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Sin_M1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Sin_M1__LCD_EN EQU CYREG_PRT3_LCD_EN
Sin_M1__MASK EQU 0x01
Sin_M1__PORT EQU 3
Sin_M1__PRT EQU CYREG_PRT3_PRT
Sin_M1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Sin_M1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Sin_M1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Sin_M1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Sin_M1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Sin_M1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Sin_M1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Sin_M1__PS EQU CYREG_PRT3_PS
Sin_M1__SHIFT EQU 0
Sin_M1__SLW EQU CYREG_PRT3_SLW

; Sin_M2
Sin_M2__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
Sin_M2__0__MASK EQU 0x02
Sin_M2__0__PC EQU CYREG_PRT3_PC1
Sin_M2__0__PORT EQU 3
Sin_M2__0__SHIFT EQU 1
Sin_M2__AG EQU CYREG_PRT3_AG
Sin_M2__AMUX EQU CYREG_PRT3_AMUX
Sin_M2__BIE EQU CYREG_PRT3_BIE
Sin_M2__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Sin_M2__BYP EQU CYREG_PRT3_BYP
Sin_M2__CTL EQU CYREG_PRT3_CTL
Sin_M2__DM0 EQU CYREG_PRT3_DM0
Sin_M2__DM1 EQU CYREG_PRT3_DM1
Sin_M2__DM2 EQU CYREG_PRT3_DM2
Sin_M2__DR EQU CYREG_PRT3_DR
Sin_M2__INP_DIS EQU CYREG_PRT3_INP_DIS
Sin_M2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Sin_M2__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Sin_M2__LCD_EN EQU CYREG_PRT3_LCD_EN
Sin_M2__MASK EQU 0x02
Sin_M2__PORT EQU 3
Sin_M2__PRT EQU CYREG_PRT3_PRT
Sin_M2__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Sin_M2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Sin_M2__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Sin_M2__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Sin_M2__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Sin_M2__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Sin_M2__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Sin_M2__PS EQU CYREG_PRT3_PS
Sin_M2__SHIFT EQU 1
Sin_M2__SLW EQU CYREG_PRT3_SLW

; Sout_L
Sout_L__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
Sout_L__0__MASK EQU 0x04
Sout_L__0__PC EQU CYREG_PRT0_PC2
Sout_L__0__PORT EQU 0
Sout_L__0__SHIFT EQU 2
Sout_L__AG EQU CYREG_PRT0_AG
Sout_L__AMUX EQU CYREG_PRT0_AMUX
Sout_L__BIE EQU CYREG_PRT0_BIE
Sout_L__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Sout_L__BYP EQU CYREG_PRT0_BYP
Sout_L__CTL EQU CYREG_PRT0_CTL
Sout_L__DM0 EQU CYREG_PRT0_DM0
Sout_L__DM1 EQU CYREG_PRT0_DM1
Sout_L__DM2 EQU CYREG_PRT0_DM2
Sout_L__DR EQU CYREG_PRT0_DR
Sout_L__INP_DIS EQU CYREG_PRT0_INP_DIS
Sout_L__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Sout_L__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Sout_L__LCD_EN EQU CYREG_PRT0_LCD_EN
Sout_L__MASK EQU 0x04
Sout_L__PORT EQU 0
Sout_L__PRT EQU CYREG_PRT0_PRT
Sout_L__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Sout_L__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Sout_L__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Sout_L__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Sout_L__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Sout_L__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Sout_L__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Sout_L__PS EQU CYREG_PRT0_PS
Sout_L__SHIFT EQU 2
Sout_L__SLW EQU CYREG_PRT0_SLW

; Sout_R
Sout_R__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
Sout_R__0__MASK EQU 0x08
Sout_R__0__PC EQU CYREG_PRT0_PC3
Sout_R__0__PORT EQU 0
Sout_R__0__SHIFT EQU 3
Sout_R__AG EQU CYREG_PRT0_AG
Sout_R__AMUX EQU CYREG_PRT0_AMUX
Sout_R__BIE EQU CYREG_PRT0_BIE
Sout_R__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Sout_R__BYP EQU CYREG_PRT0_BYP
Sout_R__CTL EQU CYREG_PRT0_CTL
Sout_R__DM0 EQU CYREG_PRT0_DM0
Sout_R__DM1 EQU CYREG_PRT0_DM1
Sout_R__DM2 EQU CYREG_PRT0_DM2
Sout_R__DR EQU CYREG_PRT0_DR
Sout_R__INP_DIS EQU CYREG_PRT0_INP_DIS
Sout_R__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Sout_R__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Sout_R__LCD_EN EQU CYREG_PRT0_LCD_EN
Sout_R__MASK EQU 0x08
Sout_R__PORT EQU 0
Sout_R__PRT EQU CYREG_PRT0_PRT
Sout_R__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Sout_R__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Sout_R__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Sout_R__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Sout_R__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Sout_R__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Sout_R__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Sout_R__PS EQU CYREG_PRT0_PS
Sout_R__SHIFT EQU 3
Sout_R__SLW EQU CYREG_PRT0_SLW

; Sout_M1
Sout_M1__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
Sout_M1__0__MASK EQU 0x01
Sout_M1__0__PC EQU CYREG_PRT0_PC0
Sout_M1__0__PORT EQU 0
Sout_M1__0__SHIFT EQU 0
Sout_M1__AG EQU CYREG_PRT0_AG
Sout_M1__AMUX EQU CYREG_PRT0_AMUX
Sout_M1__BIE EQU CYREG_PRT0_BIE
Sout_M1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Sout_M1__BYP EQU CYREG_PRT0_BYP
Sout_M1__CTL EQU CYREG_PRT0_CTL
Sout_M1__DM0 EQU CYREG_PRT0_DM0
Sout_M1__DM1 EQU CYREG_PRT0_DM1
Sout_M1__DM2 EQU CYREG_PRT0_DM2
Sout_M1__DR EQU CYREG_PRT0_DR
Sout_M1__INP_DIS EQU CYREG_PRT0_INP_DIS
Sout_M1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Sout_M1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Sout_M1__LCD_EN EQU CYREG_PRT0_LCD_EN
Sout_M1__MASK EQU 0x01
Sout_M1__PORT EQU 0
Sout_M1__PRT EQU CYREG_PRT0_PRT
Sout_M1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Sout_M1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Sout_M1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Sout_M1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Sout_M1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Sout_M1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Sout_M1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Sout_M1__PS EQU CYREG_PRT0_PS
Sout_M1__SHIFT EQU 0
Sout_M1__SLW EQU CYREG_PRT0_SLW

; Sout_M2
Sout_M2__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
Sout_M2__0__MASK EQU 0x02
Sout_M2__0__PC EQU CYREG_PRT0_PC1
Sout_M2__0__PORT EQU 0
Sout_M2__0__SHIFT EQU 1
Sout_M2__AG EQU CYREG_PRT0_AG
Sout_M2__AMUX EQU CYREG_PRT0_AMUX
Sout_M2__BIE EQU CYREG_PRT0_BIE
Sout_M2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Sout_M2__BYP EQU CYREG_PRT0_BYP
Sout_M2__CTL EQU CYREG_PRT0_CTL
Sout_M2__DM0 EQU CYREG_PRT0_DM0
Sout_M2__DM1 EQU CYREG_PRT0_DM1
Sout_M2__DM2 EQU CYREG_PRT0_DM2
Sout_M2__DR EQU CYREG_PRT0_DR
Sout_M2__INP_DIS EQU CYREG_PRT0_INP_DIS
Sout_M2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Sout_M2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Sout_M2__LCD_EN EQU CYREG_PRT0_LCD_EN
Sout_M2__MASK EQU 0x02
Sout_M2__PORT EQU 0
Sout_M2__PRT EQU CYREG_PRT0_PRT
Sout_M2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Sout_M2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Sout_M2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Sout_M2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Sout_M2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Sout_M2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Sout_M2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Sout_M2__PS EQU CYREG_PRT0_PS
Sout_M2__SHIFT EQU 1
Sout_M2__SLW EQU CYREG_PRT0_SLW

; Timer_1
Timer_1_TimerHW__CAP0 EQU CYREG_TMR2_CAP0
Timer_1_TimerHW__CAP1 EQU CYREG_TMR2_CAP1
Timer_1_TimerHW__CFG0 EQU CYREG_TMR2_CFG0
Timer_1_TimerHW__CFG1 EQU CYREG_TMR2_CFG1
Timer_1_TimerHW__CFG2 EQU CYREG_TMR2_CFG2
Timer_1_TimerHW__CNT_CMP0 EQU CYREG_TMR2_CNT_CMP0
Timer_1_TimerHW__CNT_CMP1 EQU CYREG_TMR2_CNT_CMP1
Timer_1_TimerHW__PER0 EQU CYREG_TMR2_PER0
Timer_1_TimerHW__PER1 EQU CYREG_TMR2_PER1
Timer_1_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Timer_1_TimerHW__PM_ACT_MSK EQU 0x04
Timer_1_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Timer_1_TimerHW__PM_STBY_MSK EQU 0x04
Timer_1_TimerHW__RT0 EQU CYREG_TMR2_RT0
Timer_1_TimerHW__RT1 EQU CYREG_TMR2_RT1
Timer_1_TimerHW__SR0 EQU CYREG_TMR2_SR0

; ENCD_A_1
ENCD_A_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE5
ENCD_A_1__0__MASK EQU 0x20
ENCD_A_1__0__PC EQU CYREG_PRT12_PC5
ENCD_A_1__0__PORT EQU 12
ENCD_A_1__0__SHIFT EQU 5
ENCD_A_1__AG EQU CYREG_PRT12_AG
ENCD_A_1__BIE EQU CYREG_PRT12_BIE
ENCD_A_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
ENCD_A_1__BYP EQU CYREG_PRT12_BYP
ENCD_A_1__DM0 EQU CYREG_PRT12_DM0
ENCD_A_1__DM1 EQU CYREG_PRT12_DM1
ENCD_A_1__DM2 EQU CYREG_PRT12_DM2
ENCD_A_1__DR EQU CYREG_PRT12_DR
ENCD_A_1__INP_DIS EQU CYREG_PRT12_INP_DIS
ENCD_A_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
ENCD_A_1__MASK EQU 0x20
ENCD_A_1__PORT EQU 12
ENCD_A_1__PRT EQU CYREG_PRT12_PRT
ENCD_A_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
ENCD_A_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
ENCD_A_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
ENCD_A_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
ENCD_A_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
ENCD_A_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
ENCD_A_1__PS EQU CYREG_PRT12_PS
ENCD_A_1__SHIFT EQU 5
ENCD_A_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
ENCD_A_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
ENCD_A_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
ENCD_A_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
ENCD_A_1__SLW EQU CYREG_PRT12_SLW

; ENCD_A_2
ENCD_A_2__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
ENCD_A_2__0__MASK EQU 0x40
ENCD_A_2__0__PC EQU CYREG_PRT12_PC6
ENCD_A_2__0__PORT EQU 12
ENCD_A_2__0__SHIFT EQU 6
ENCD_A_2__AG EQU CYREG_PRT12_AG
ENCD_A_2__BIE EQU CYREG_PRT12_BIE
ENCD_A_2__BIT_MASK EQU CYREG_PRT12_BIT_MASK
ENCD_A_2__BYP EQU CYREG_PRT12_BYP
ENCD_A_2__DM0 EQU CYREG_PRT12_DM0
ENCD_A_2__DM1 EQU CYREG_PRT12_DM1
ENCD_A_2__DM2 EQU CYREG_PRT12_DM2
ENCD_A_2__DR EQU CYREG_PRT12_DR
ENCD_A_2__INP_DIS EQU CYREG_PRT12_INP_DIS
ENCD_A_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
ENCD_A_2__MASK EQU 0x40
ENCD_A_2__PORT EQU 12
ENCD_A_2__PRT EQU CYREG_PRT12_PRT
ENCD_A_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
ENCD_A_2__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
ENCD_A_2__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
ENCD_A_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
ENCD_A_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
ENCD_A_2__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
ENCD_A_2__PS EQU CYREG_PRT12_PS
ENCD_A_2__SHIFT EQU 6
ENCD_A_2__SIO_CFG EQU CYREG_PRT12_SIO_CFG
ENCD_A_2__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
ENCD_A_2__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
ENCD_A_2__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
ENCD_A_2__SLW EQU CYREG_PRT12_SLW

; ENCD_B_1
ENCD_B_1__0__INTTYPE EQU CYREG_PICU3_INTTYPE6
ENCD_B_1__0__MASK EQU 0x40
ENCD_B_1__0__PC EQU CYREG_PRT3_PC6
ENCD_B_1__0__PORT EQU 3
ENCD_B_1__0__SHIFT EQU 6
ENCD_B_1__AG EQU CYREG_PRT3_AG
ENCD_B_1__AMUX EQU CYREG_PRT3_AMUX
ENCD_B_1__BIE EQU CYREG_PRT3_BIE
ENCD_B_1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
ENCD_B_1__BYP EQU CYREG_PRT3_BYP
ENCD_B_1__CTL EQU CYREG_PRT3_CTL
ENCD_B_1__DM0 EQU CYREG_PRT3_DM0
ENCD_B_1__DM1 EQU CYREG_PRT3_DM1
ENCD_B_1__DM2 EQU CYREG_PRT3_DM2
ENCD_B_1__DR EQU CYREG_PRT3_DR
ENCD_B_1__INP_DIS EQU CYREG_PRT3_INP_DIS
ENCD_B_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
ENCD_B_1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
ENCD_B_1__LCD_EN EQU CYREG_PRT3_LCD_EN
ENCD_B_1__MASK EQU 0x40
ENCD_B_1__PORT EQU 3
ENCD_B_1__PRT EQU CYREG_PRT3_PRT
ENCD_B_1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
ENCD_B_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
ENCD_B_1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
ENCD_B_1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
ENCD_B_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
ENCD_B_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
ENCD_B_1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
ENCD_B_1__PS EQU CYREG_PRT3_PS
ENCD_B_1__SHIFT EQU 6
ENCD_B_1__SLW EQU CYREG_PRT3_SLW

; ENCD_B_2
ENCD_B_2__0__INTTYPE EQU CYREG_PICU3_INTTYPE7
ENCD_B_2__0__MASK EQU 0x80
ENCD_B_2__0__PC EQU CYREG_PRT3_PC7
ENCD_B_2__0__PORT EQU 3
ENCD_B_2__0__SHIFT EQU 7
ENCD_B_2__AG EQU CYREG_PRT3_AG
ENCD_B_2__AMUX EQU CYREG_PRT3_AMUX
ENCD_B_2__BIE EQU CYREG_PRT3_BIE
ENCD_B_2__BIT_MASK EQU CYREG_PRT3_BIT_MASK
ENCD_B_2__BYP EQU CYREG_PRT3_BYP
ENCD_B_2__CTL EQU CYREG_PRT3_CTL
ENCD_B_2__DM0 EQU CYREG_PRT3_DM0
ENCD_B_2__DM1 EQU CYREG_PRT3_DM1
ENCD_B_2__DM2 EQU CYREG_PRT3_DM2
ENCD_B_2__DR EQU CYREG_PRT3_DR
ENCD_B_2__INP_DIS EQU CYREG_PRT3_INP_DIS
ENCD_B_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
ENCD_B_2__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
ENCD_B_2__LCD_EN EQU CYREG_PRT3_LCD_EN
ENCD_B_2__MASK EQU 0x80
ENCD_B_2__PORT EQU 3
ENCD_B_2__PRT EQU CYREG_PRT3_PRT
ENCD_B_2__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
ENCD_B_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
ENCD_B_2__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
ENCD_B_2__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
ENCD_B_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
ENCD_B_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
ENCD_B_2__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
ENCD_B_2__PS EQU CYREG_PRT3_PS
ENCD_B_2__SHIFT EQU 7
ENCD_B_2__SLW EQU CYREG_PRT3_SLW

; comp_clk
comp_clk__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
comp_clk__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
comp_clk__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
comp_clk__CFG2_SRC_SEL_MASK EQU 0x07
comp_clk__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
comp_clk__CFG3_PHASE_DLY_MASK EQU 0x0F
comp_clk__INDEX EQU 0x00
comp_clk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
comp_clk__PM_ACT_MSK EQU 0x01
comp_clk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
comp_clk__PM_STBY_MSK EQU 0x01

; Clock_PWM
Clock_PWM__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
Clock_PWM__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
Clock_PWM__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
Clock_PWM__CFG2_SRC_SEL_MASK EQU 0x07
Clock_PWM__INDEX EQU 0x02
Clock_PWM__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_PWM__PM_ACT_MSK EQU 0x04
Clock_PWM__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_PWM__PM_STBY_MSK EQU 0x04

; Clock_QENC
Clock_QENC__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_QENC__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_QENC__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_QENC__CFG2_SRC_SEL_MASK EQU 0x07
Clock_QENC__INDEX EQU 0x00
Clock_QENC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_QENC__PM_ACT_MSK EQU 0x01
Clock_QENC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_QENC__PM_STBY_MSK EQU 0x01

; QuadDec_M1
QuadDec_M1_bQuadDec_Stsreg__0__MASK EQU 0x01
QuadDec_M1_bQuadDec_Stsreg__0__POS EQU 0
QuadDec_M1_bQuadDec_Stsreg__1__MASK EQU 0x02
QuadDec_M1_bQuadDec_Stsreg__1__POS EQU 1
QuadDec_M1_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
QuadDec_M1_bQuadDec_Stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB04_05_ST
QuadDec_M1_bQuadDec_Stsreg__2__MASK EQU 0x04
QuadDec_M1_bQuadDec_Stsreg__2__POS EQU 2
QuadDec_M1_bQuadDec_Stsreg__3__MASK EQU 0x08
QuadDec_M1_bQuadDec_Stsreg__3__POS EQU 3
QuadDec_M1_bQuadDec_Stsreg__MASK EQU 0x0F
QuadDec_M1_bQuadDec_Stsreg__MASK_REG EQU CYREG_B1_UDB04_MSK
QuadDec_M1_bQuadDec_Stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
QuadDec_M1_bQuadDec_Stsreg__STATUS_REG EQU CYREG_B1_UDB04_ST
QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG EQU CYREG_B1_UDB04_A0
QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG EQU CYREG_B1_UDB04_A1
QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG EQU CYREG_B1_UDB04_D0
QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG EQU CYREG_B1_UDB04_D1
QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG EQU CYREG_B1_UDB04_F0
QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG EQU CYREG_B1_UDB04_F1
QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG EQU CYREG_B1_UDB05_A0
QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG EQU CYREG_B1_UDB05_A1
QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG EQU CYREG_B1_UDB05_D0
QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG EQU CYREG_B1_UDB05_D1
QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG EQU CYREG_B1_UDB05_F0
QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG EQU CYREG_B1_UDB05_F1
QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
QuadDec_M1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
QuadDec_M1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
QuadDec_M1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
QuadDec_M1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
QuadDec_M1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
QuadDec_M1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB06_07_MSK
QuadDec_M1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
QuadDec_M1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB06_07_MSK
QuadDec_M1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
QuadDec_M1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
QuadDec_M1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
QuadDec_M1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
QuadDec_M1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB06_CTL
QuadDec_M1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB06_ST_CTL
QuadDec_M1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B1_UDB06_CTL
QuadDec_M1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB06_ST_CTL
QuadDec_M1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
QuadDec_M1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
QuadDec_M1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
QuadDec_M1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB06_MSK
QuadDec_M1_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
QuadDec_M1_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
QuadDec_M1_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
QuadDec_M1_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
QuadDec_M1_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
QuadDec_M1_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB06_07_ST
QuadDec_M1_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
QuadDec_M1_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
QuadDec_M1_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK EQU 0x08
QuadDec_M1_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS EQU 3
QuadDec_M1_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
QuadDec_M1_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
QuadDec_M1_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
QuadDec_M1_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
QuadDec_M1_Cnt16_CounterUDB_sSTSReg_stsreg__MASK EQU 0x6F
QuadDec_M1_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B1_UDB06_MSK
QuadDec_M1_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
QuadDec_M1_Cnt16_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
QuadDec_M1_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
QuadDec_M1_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB06_ST_CTL
QuadDec_M1_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB06_ST_CTL
QuadDec_M1_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B1_UDB06_ST
QuadDec_M1_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
QuadDec_M1_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
QuadDec_M1_isr__INTC_MASK EQU 0x01
QuadDec_M1_isr__INTC_NUMBER EQU 0
QuadDec_M1_isr__INTC_PRIOR_NUM EQU 7
QuadDec_M1_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
QuadDec_M1_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
QuadDec_M1_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; QuadDec_M2
QuadDec_M2_bQuadDec_Stsreg__0__MASK EQU 0x01
QuadDec_M2_bQuadDec_Stsreg__0__POS EQU 0
QuadDec_M2_bQuadDec_Stsreg__1__MASK EQU 0x02
QuadDec_M2_bQuadDec_Stsreg__1__POS EQU 1
QuadDec_M2_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
QuadDec_M2_bQuadDec_Stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
QuadDec_M2_bQuadDec_Stsreg__2__MASK EQU 0x04
QuadDec_M2_bQuadDec_Stsreg__2__POS EQU 2
QuadDec_M2_bQuadDec_Stsreg__3__MASK EQU 0x08
QuadDec_M2_bQuadDec_Stsreg__3__POS EQU 3
QuadDec_M2_bQuadDec_Stsreg__MASK EQU 0x0F
QuadDec_M2_bQuadDec_Stsreg__MASK_REG EQU CYREG_B0_UDB07_MSK
QuadDec_M2_bQuadDec_Stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
QuadDec_M2_bQuadDec_Stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
QuadDec_M2_bQuadDec_Stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
QuadDec_M2_bQuadDec_Stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB07_ST_CTL
QuadDec_M2_bQuadDec_Stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB07_ST_CTL
QuadDec_M2_bQuadDec_Stsreg__STATUS_REG EQU CYREG_B0_UDB07_ST
QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB00_01_A0
QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB00_01_A1
QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB00_01_D0
QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB00_01_D1
QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB00_01_F0
QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB00_01_F1
QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG EQU CYREG_B0_UDB00_A0_A1
QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG EQU CYREG_B0_UDB00_A0
QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG EQU CYREG_B0_UDB00_A1
QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG EQU CYREG_B0_UDB00_D0_D1
QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG EQU CYREG_B0_UDB00_D0
QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG EQU CYREG_B0_UDB00_D1
QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG EQU CYREG_B0_UDB00_F0_F1
QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG EQU CYREG_B0_UDB00_F0
QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG EQU CYREG_B0_UDB00_F1
QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB01_02_A0
QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB01_02_A1
QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB01_02_D0
QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB01_02_D1
QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB01_02_F0
QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB01_02_F1
QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG EQU CYREG_B0_UDB01_A0_A1
QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG EQU CYREG_B0_UDB01_A0
QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG EQU CYREG_B0_UDB01_A1
QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG EQU CYREG_B0_UDB01_D0_D1
QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG EQU CYREG_B0_UDB01_D0
QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG EQU CYREG_B0_UDB01_D1
QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG EQU CYREG_B0_UDB01_F0_F1
QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG EQU CYREG_B0_UDB01_F0
QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG EQU CYREG_B0_UDB01_F1
QuadDec_M2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
QuadDec_M2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
QuadDec_M2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
QuadDec_M2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
QuadDec_M2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
QuadDec_M2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB07_08_MSK
QuadDec_M2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
QuadDec_M2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB07_08_MSK
QuadDec_M2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
QuadDec_M2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
QuadDec_M2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
QuadDec_M2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
QuadDec_M2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB07_CTL
QuadDec_M2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB07_ST_CTL
QuadDec_M2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B0_UDB07_CTL
QuadDec_M2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB07_ST_CTL
QuadDec_M2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
QuadDec_M2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
QuadDec_M2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
QuadDec_M2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB07_MSK
QuadDec_M2_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
QuadDec_M2_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
QuadDec_M2_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
QuadDec_M2_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
QuadDec_M2_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
QuadDec_M2_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB02_03_ST
QuadDec_M2_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
QuadDec_M2_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
QuadDec_M2_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK EQU 0x08
QuadDec_M2_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS EQU 3
QuadDec_M2_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
QuadDec_M2_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
QuadDec_M2_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
QuadDec_M2_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
QuadDec_M2_Cnt16_CounterUDB_sSTSReg_stsreg__MASK EQU 0x6F
QuadDec_M2_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B0_UDB02_MSK
QuadDec_M2_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
QuadDec_M2_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B0_UDB02_ST
QuadDec_M2_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
QuadDec_M2_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
QuadDec_M2_isr__INTC_MASK EQU 0x02
QuadDec_M2_isr__INTC_NUMBER EQU 1
QuadDec_M2_isr__INTC_PRIOR_NUM EQU 7
QuadDec_M2_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
QuadDec_M2_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
QuadDec_M2_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; timer_clock_1
timer_clock_1__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
timer_clock_1__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
timer_clock_1__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
timer_clock_1__CFG2_SRC_SEL_MASK EQU 0x07
timer_clock_1__INDEX EQU 0x01
timer_clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
timer_clock_1__PM_ACT_MSK EQU 0x02
timer_clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
timer_clock_1__PM_STBY_MSK EQU 0x02

; GlitchFilter_1
GlitchFilter_1_genblk2_Counter0_DP_u0__16BIT_A0_REG EQU CYREG_B0_UDB02_03_A0
GlitchFilter_1_genblk2_Counter0_DP_u0__16BIT_A1_REG EQU CYREG_B0_UDB02_03_A1
GlitchFilter_1_genblk2_Counter0_DP_u0__16BIT_D0_REG EQU CYREG_B0_UDB02_03_D0
GlitchFilter_1_genblk2_Counter0_DP_u0__16BIT_D1_REG EQU CYREG_B0_UDB02_03_D1
GlitchFilter_1_genblk2_Counter0_DP_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
GlitchFilter_1_genblk2_Counter0_DP_u0__16BIT_F0_REG EQU CYREG_B0_UDB02_03_F0
GlitchFilter_1_genblk2_Counter0_DP_u0__16BIT_F1_REG EQU CYREG_B0_UDB02_03_F1
GlitchFilter_1_genblk2_Counter0_DP_u0__A0_A1_REG EQU CYREG_B0_UDB02_A0_A1
GlitchFilter_1_genblk2_Counter0_DP_u0__A0_REG EQU CYREG_B0_UDB02_A0
GlitchFilter_1_genblk2_Counter0_DP_u0__A1_REG EQU CYREG_B0_UDB02_A1
GlitchFilter_1_genblk2_Counter0_DP_u0__D0_D1_REG EQU CYREG_B0_UDB02_D0_D1
GlitchFilter_1_genblk2_Counter0_DP_u0__D0_REG EQU CYREG_B0_UDB02_D0
GlitchFilter_1_genblk2_Counter0_DP_u0__D1_REG EQU CYREG_B0_UDB02_D1
GlitchFilter_1_genblk2_Counter0_DP_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
GlitchFilter_1_genblk2_Counter0_DP_u0__F0_F1_REG EQU CYREG_B0_UDB02_F0_F1
GlitchFilter_1_genblk2_Counter0_DP_u0__F0_REG EQU CYREG_B0_UDB02_F0
GlitchFilter_1_genblk2_Counter0_DP_u0__F1_REG EQU CYREG_B0_UDB02_F1

; GlitchFilter_2
GlitchFilter_2_genblk2_Counter0_DP_u0__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
GlitchFilter_2_genblk2_Counter0_DP_u0__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
GlitchFilter_2_genblk2_Counter0_DP_u0__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
GlitchFilter_2_genblk2_Counter0_DP_u0__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
GlitchFilter_2_genblk2_Counter0_DP_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
GlitchFilter_2_genblk2_Counter0_DP_u0__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
GlitchFilter_2_genblk2_Counter0_DP_u0__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
GlitchFilter_2_genblk2_Counter0_DP_u0__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
GlitchFilter_2_genblk2_Counter0_DP_u0__A0_REG EQU CYREG_B0_UDB05_A0
GlitchFilter_2_genblk2_Counter0_DP_u0__A1_REG EQU CYREG_B0_UDB05_A1
GlitchFilter_2_genblk2_Counter0_DP_u0__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
GlitchFilter_2_genblk2_Counter0_DP_u0__D0_REG EQU CYREG_B0_UDB05_D0
GlitchFilter_2_genblk2_Counter0_DP_u0__D1_REG EQU CYREG_B0_UDB05_D1
GlitchFilter_2_genblk2_Counter0_DP_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
GlitchFilter_2_genblk2_Counter0_DP_u0__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
GlitchFilter_2_genblk2_Counter0_DP_u0__F0_REG EQU CYREG_B0_UDB05_F0
GlitchFilter_2_genblk2_Counter0_DP_u0__F1_REG EQU CYREG_B0_UDB05_F1

; GlitchFilter_3
GlitchFilter_3_genblk2_Counter0_DP_u0__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
GlitchFilter_3_genblk2_Counter0_DP_u0__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
GlitchFilter_3_genblk2_Counter0_DP_u0__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
GlitchFilter_3_genblk2_Counter0_DP_u0__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
GlitchFilter_3_genblk2_Counter0_DP_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
GlitchFilter_3_genblk2_Counter0_DP_u0__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
GlitchFilter_3_genblk2_Counter0_DP_u0__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
GlitchFilter_3_genblk2_Counter0_DP_u0__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
GlitchFilter_3_genblk2_Counter0_DP_u0__A0_REG EQU CYREG_B1_UDB06_A0
GlitchFilter_3_genblk2_Counter0_DP_u0__A1_REG EQU CYREG_B1_UDB06_A1
GlitchFilter_3_genblk2_Counter0_DP_u0__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
GlitchFilter_3_genblk2_Counter0_DP_u0__D0_REG EQU CYREG_B1_UDB06_D0
GlitchFilter_3_genblk2_Counter0_DP_u0__D1_REG EQU CYREG_B1_UDB06_D1
GlitchFilter_3_genblk2_Counter0_DP_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
GlitchFilter_3_genblk2_Counter0_DP_u0__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
GlitchFilter_3_genblk2_Counter0_DP_u0__F0_REG EQU CYREG_B1_UDB06_F0
GlitchFilter_3_genblk2_Counter0_DP_u0__F1_REG EQU CYREG_B1_UDB06_F1
GlitchFilter_3_genblk2_Counter0_DP_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
GlitchFilter_3_genblk2_Counter0_DP_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL

; GlitchFilter_4
GlitchFilter_4_genblk2_Counter0_DP_u0__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
GlitchFilter_4_genblk2_Counter0_DP_u0__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
GlitchFilter_4_genblk2_Counter0_DP_u0__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
GlitchFilter_4_genblk2_Counter0_DP_u0__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
GlitchFilter_4_genblk2_Counter0_DP_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
GlitchFilter_4_genblk2_Counter0_DP_u0__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
GlitchFilter_4_genblk2_Counter0_DP_u0__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
GlitchFilter_4_genblk2_Counter0_DP_u0__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
GlitchFilter_4_genblk2_Counter0_DP_u0__A0_REG EQU CYREG_B0_UDB04_A0
GlitchFilter_4_genblk2_Counter0_DP_u0__A1_REG EQU CYREG_B0_UDB04_A1
GlitchFilter_4_genblk2_Counter0_DP_u0__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
GlitchFilter_4_genblk2_Counter0_DP_u0__D0_REG EQU CYREG_B0_UDB04_D0
GlitchFilter_4_genblk2_Counter0_DP_u0__D1_REG EQU CYREG_B0_UDB04_D1
GlitchFilter_4_genblk2_Counter0_DP_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
GlitchFilter_4_genblk2_Counter0_DP_u0__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
GlitchFilter_4_genblk2_Counter0_DP_u0__F0_REG EQU CYREG_B0_UDB04_F0
GlitchFilter_4_genblk2_Counter0_DP_u0__F1_REG EQU CYREG_B0_UDB04_F1
GlitchFilter_4_genblk2_Counter0_DP_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
GlitchFilter_4_genblk2_Counter0_DP_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL

; CONTROL_ENABLE_0
CONTROL_ENABLE_0_Sync_ctrl_reg__0__MASK EQU 0x01
CONTROL_ENABLE_0_Sync_ctrl_reg__0__POS EQU 0
CONTROL_ENABLE_0_Sync_ctrl_reg__1__MASK EQU 0x02
CONTROL_ENABLE_0_Sync_ctrl_reg__1__POS EQU 1
CONTROL_ENABLE_0_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
CONTROL_ENABLE_0_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
CONTROL_ENABLE_0_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
CONTROL_ENABLE_0_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
CONTROL_ENABLE_0_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
CONTROL_ENABLE_0_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB04_05_MSK
CONTROL_ENABLE_0_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
CONTROL_ENABLE_0_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB04_05_MSK
CONTROL_ENABLE_0_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
CONTROL_ENABLE_0_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
CONTROL_ENABLE_0_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB04_CTL
CONTROL_ENABLE_0_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB04_ST_CTL
CONTROL_ENABLE_0_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB04_CTL
CONTROL_ENABLE_0_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB04_ST_CTL
CONTROL_ENABLE_0_Sync_ctrl_reg__MASK EQU 0x03
CONTROL_ENABLE_0_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
CONTROL_ENABLE_0_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
CONTROL_ENABLE_0_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB04_MSK

; CONTROL_DISABLE_1
CONTROL_DISABLE_1_Sync_ctrl_reg__0__MASK EQU 0x01
CONTROL_DISABLE_1_Sync_ctrl_reg__0__POS EQU 0
CONTROL_DISABLE_1_Sync_ctrl_reg__1__MASK EQU 0x02
CONTROL_DISABLE_1_Sync_ctrl_reg__1__POS EQU 1
CONTROL_DISABLE_1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
CONTROL_DISABLE_1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
CONTROL_DISABLE_1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
CONTROL_DISABLE_1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
CONTROL_DISABLE_1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
CONTROL_DISABLE_1_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB07_08_MSK
CONTROL_DISABLE_1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
CONTROL_DISABLE_1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB07_08_MSK
CONTROL_DISABLE_1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
CONTROL_DISABLE_1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
CONTROL_DISABLE_1_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB07_CTL
CONTROL_DISABLE_1_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB07_ST_CTL
CONTROL_DISABLE_1_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB07_CTL
CONTROL_DISABLE_1_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB07_ST_CTL
CONTROL_DISABLE_1_Sync_ctrl_reg__MASK EQU 0x03
CONTROL_DISABLE_1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
CONTROL_DISABLE_1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
CONTROL_DISABLE_1_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB07_MSK

; CONTROL_DISABLE_2
CONTROL_DISABLE_2_Sync_ctrl_reg__0__MASK EQU 0x01
CONTROL_DISABLE_2_Sync_ctrl_reg__0__POS EQU 0
CONTROL_DISABLE_2_Sync_ctrl_reg__1__MASK EQU 0x02
CONTROL_DISABLE_2_Sync_ctrl_reg__1__POS EQU 1
CONTROL_DISABLE_2_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
CONTROL_DISABLE_2_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
CONTROL_DISABLE_2_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
CONTROL_DISABLE_2_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
CONTROL_DISABLE_2_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
CONTROL_DISABLE_2_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB05_06_MSK
CONTROL_DISABLE_2_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
CONTROL_DISABLE_2_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB05_06_MSK
CONTROL_DISABLE_2_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
CONTROL_DISABLE_2_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
CONTROL_DISABLE_2_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB05_CTL
CONTROL_DISABLE_2_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB05_ST_CTL
CONTROL_DISABLE_2_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB05_CTL
CONTROL_DISABLE_2_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB05_ST_CTL
CONTROL_DISABLE_2_Sync_ctrl_reg__MASK EQU 0x03
CONTROL_DISABLE_2_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
CONTROL_DISABLE_2_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
CONTROL_DISABLE_2_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB05_MSK

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 48000000
BCLK__BUS_CLK__KHZ EQU 48000
BCLK__BUS_CLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00080003
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP EQU 1
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
