{ "Info" "0" "" "File Set 'Source control' contains:" { { "Info" "0" "" "Project source and settings files" {  } {  } 0 0 "Project source and settings files" 0 0 "0" 0 0 1756130493333 ""} { "Info" "0" "" "Automatically detected source files" {  } {  } 0 0 "Automatically detected source files" 0 0 "0" 0 0 1756130493333 ""}  } {  } 0 0 "File Set 'Source control' contains:" 0 0 "Shell" 0 0 1756130493333 ""}
{ "Warning" "0" "" "Hierarchical Platform Designer systems and custom IP components(_hw.tcl and associated files) are not archived by the Quartus Archiver" {  } {  } 0 0 "Hierarchical Platform Designer systems and custom IP components(_hw.tcl and associated files) are not archived by the Quartus Archiver" 0 0 "Shell" 0 0 1756130493344 ""}
{ "Info" "0" "" "Archive will store files relative to the closest common parent directory" {  } {  } 0 0 "Archive will store files relative to the closest common parent directory" 0 0 "Shell" 0 0 1756130493382 ""}
{ "Info" "IPRJ_ARC_TCL_TCL_USING_COMMON_DIR" "/home/luka/SoC/25b-soc-entrega-1-lukafig/ " "Using common directory /home/luka/SoC/25b-soc-entrega-1-lukafig/" {  } {  } 0 13213 "Using common directory %1!s!" 0 0 "Shell" 0 -1 1756130493387 ""}
{ "Info" "0" "" "----------------------------------------------------------" {  } {  } 0 0 "----------------------------------------------------------" 0 0 "Shell" 0 0 1756130493389 ""}
{ "Info" "0" "" "----------------------------------------------------------" {  } {  } 0 0 "----------------------------------------------------------" 0 0 "Shell" 0 0 1756130493389 ""}
{ "Info" "0" "" "Generated archive '/home/luka/SoC/25b-soc-entrega-1-lukafig/Lab1_FPGA_RTL.qar'" {  } {  } 0 0 "Generated archive '/home/luka/SoC/25b-soc-entrega-1-lukafig/Lab1_FPGA_RTL.qar'" 0 0 "Shell" 0 0 1756130493389 ""}
{ "Info" "0" "" "----------------------------------------------------------" {  } {  } 0 0 "----------------------------------------------------------" 0 0 "Shell" 0 0 1756130493389 ""}
{ "Info" "0" "" "----------------------------------------------------------" {  } {  } 0 0 "----------------------------------------------------------" 0 0 "Shell" 0 0 1756130493389 ""}
{ "Info" "0" "" "Generated report 'Lab1_FPGA_RTL.archive.rpt'" {  } {  } 0 0 "Generated report 'Lab1_FPGA_RTL.archive.rpt'" 0 0 "Shell" 0 0 1756130493391 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "/home/luka/intelFPGA_lite/19.1/quartus/common/tcl/apps/qpm/qar.tcl " "Evaluation of Tcl script /home/luka/intelFPGA_lite/19.1/quartus/common/tcl/apps/qpm/qar.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1756130493399 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1014 " "Peak virtual memory: 1014 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1756130493399 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 25 11:01:33 2025 " "Processing ended: Mon Aug 25 11:01:33 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1756130493399 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1756130493399 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1756130493399 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1756130493399 ""}
