Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Nov  6 04:42:48 2025
| Host         : DESKTOP-DT1C5A6 running 64-bit major release  (build 9200)
| Command      : report_methodology -file Top_Student_methodology_drc_routed.rpt -pb Top_Student_methodology_drc_routed.pb -rpx Top_Student_methodology_drc_routed.rpx
| Design       : Top_Student
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 32
+-----------+----------+-----------------------------------------+------------+
| Rule      | Severity | Description                             | Violations |
+-----------+----------+-----------------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert            | 1          |
| TIMING-8  | Warning  | No common period between related clocks | 3          |
| TIMING-16 | Warning  | Large setup violation                   | 27         |
| TIMING-18 | Warning  | Missing input or output delay           | 1          |
+-----------+----------+-----------------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell merge_controller/FSM_onehot_state[31]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) merge_controller/array_colors_reg[0][0]/CLR, merge_controller/array_colors_reg[0][1]/CLR, merge_controller/array_colors_reg[0][2]/CLR, merge_controller/array_colors_reg[1][0]/CLR, merge_controller/array_colors_reg[1][1]/CLR, merge_controller/array_colors_reg[1][2]/CLR, merge_controller/array_colors_reg[2][0]/CLR, merge_controller/array_colors_reg[2][1]/CLR, merge_controller/array_colors_reg[2][2]/CLR, merge_controller/array_colors_reg[3][0]/CLR, merge_controller/array_colors_reg[3][1]/CLR, merge_controller/array_colors_reg[3][2]/CLR, merge_controller/array_colors_reg[4][0]/CLR, merge_controller/array_colors_reg[4][1]/CLR, merge_controller/array_colors_reg[4][2]/CLR (the first 15 of 303 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-8#1 Warning
No common period between related clocks  
The clocks clk_movement and clk_6p25MHz are found related (timed together) but have no common (expandable) period
Related violations: <none>

TIMING-8#2 Warning
No common period between related clocks  
The clocks clk_movement and sys_clk_pin are found related (timed together) but have no common (expandable) period
Related violations: <none>

TIMING-8#3 Warning
No common period between related clocks  
The clocks sys_clk_pin and clk_movement are found related (timed together) but have no common (expandable) period
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.216 ns between sw[15] (clocked by sys_clk_pin) and JC[7] (clocked by clk_6p25MHz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -5.032 ns between digit_select_reg[0]/C (clocked by sys_clk_pin) and seg[5] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -5.064 ns between digit_select_reg[0]/C (clocked by sys_clk_pin) and seg[3] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -5.318 ns between merge_controller/state_reg[2]/C (clocked by sys_clk_pin) and led[10] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -5.407 ns between merge_controller/state_reg[1]/C (clocked by sys_clk_pin) and led[9] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -5.481 ns between digit_select_reg[1]/C (clocked by sys_clk_pin) and seg[2] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -5.592 ns between digit_select_reg[1]/C (clocked by sys_clk_pin) and seg[4] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -5.598 ns between digit_select_reg[1]/C (clocked by sys_clk_pin) and seg[0] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -5.607 ns between digit_select_reg[1]/C (clocked by sys_clk_pin) and seg[1] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -5.700 ns between digit_select_reg[0]/C (clocked by sys_clk_pin) and an[2] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -5.717 ns between digit_select_reg[1]/C (clocked by sys_clk_pin) and an[0] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -5.779 ns between digit_select_reg[0]/C (clocked by sys_clk_pin) and an[3] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -5.785 ns between digit_select_reg[1]/C (clocked by sys_clk_pin) and an[1] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -5.803 ns between digit_select_reg[1]/C (clocked by sys_clk_pin) and seg[6] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -5.907 ns between sw[15] (clocked by sys_clk_pin) and led[15] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -6.213 ns between merge_controller/state_reg[1]/C (clocked by sys_clk_pin) and led[14] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -6.531 ns between merge_controller/state_reg[1]/C (clocked by sys_clk_pin) and led[13] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -6.687 ns between merge_controller/state_reg[0]/C (clocked by sys_clk_pin) and led[12] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -6.854 ns between merge_controller/state_reg[0]/C (clocked by sys_clk_pin) and led[8] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -7.875 ns between merge_controller/array_positions_y_reg[2][5]/C (clocked by clk_movement) and led[3] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -7.909 ns between merge_controller/array_positions_y_reg[1][5]/C (clocked by clk_movement) and led[5] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -7.928 ns between merge_controller/array_positions_y_reg[3][5]/C (clocked by clk_movement) and led[1] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -8.022 ns between merge_controller/array_positions_y_reg[3][4]/C (clocked by clk_movement) and led[0] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -8.023 ns between merge_controller/array_positions_y_reg[0][5]/C (clocked by clk_movement) and led[7] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -8.031 ns between merge_controller/array_positions_y_reg[1][4]/C (clocked by clk_movement) and led[4] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -8.139 ns between merge_controller/array_positions_y_reg[2][4]/C (clocked by clk_movement) and led[2] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -8.167 ns between merge_controller/array_positions_y_reg[0][4]/C (clocked by clk_movement) and led[6] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An output delay is missing on JC[7] relative to clock(s) sys_clk_pin
Related violations: <none>


