// Seed: 743777491
module module_0 (
    input id_0,
    input id_1
);
  logic id_2;
  assign (highz1, strong0) id_2 = id_0;
  logic id_3;
endmodule
`timescale 1ps / 1 ps
