Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Nov 28 17:25:06 2022
| Host         : sanathhoysala running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ALU_8bit_timing_summary_routed.rpt -pb ALU_8bit_timing_summary_routed.pb -rpx ALU_8bit_timing_summary_routed.rpx -warn_on_violation
| Design       : ALU_8bit
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  244         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (244)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (383)
5. checking no_input_delay (20)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (244)
--------------------------
 There are 225 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: M6/M1/clk_out_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: M7/M1/clk_out_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: M8/M1/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (383)
--------------------------------------------------
 There are 383 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (20)
-------------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  395          inf        0.000                      0                  395           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           395 Endpoints
Min Delay           395 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 y_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            M9/temp_BCDh_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.195ns  (logic 1.820ns (25.295%)  route 5.375ns (74.705%))
  Logic Levels:           5  (CARRY4=1 FDRE=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31         FDRE                         0.000     0.000 r  y_reg[3]/C
    SLICE_X63Y31         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  y_reg[3]/Q
                         net (fo=4, routed)           1.257     1.713    M9/old_binary9_reg[7]_0[3]
    SLICE_X64Y34         LUT6 (Prop_lut6_I1_O)        0.124     1.837 r  M9/i2_carry_i_2/O
                         net (fo=1, routed)           0.000     1.837    M9/i2_carry_i_2_n_0
    SLICE_X64Y34         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     2.411 r  M9/i2_carry/CO[2]
                         net (fo=4, routed)           1.848     4.260    M9/i2
    SLICE_X63Y61         LUT5 (Prop_lut5_I1_O)        0.339     4.599 r  M9/temp_BCDo[3]_i_2/O
                         net (fo=20, routed)          1.500     6.099    M9/s_reg1__3
    SLICE_X60Y62         LUT6 (Prop_lut6_I0_O)        0.327     6.426 r  M9/temp_BCDh[1]_i_1/O
                         net (fo=2, routed)           0.769     7.195    M9/temp_BCDh[1]_i_1_n_0
    SLICE_X60Y62         FDRE                                         r  M9/temp_BCDh_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            M9/s_reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.026ns  (logic 1.588ns (22.601%)  route 5.438ns (77.399%))
  Logic Levels:           5  (CARRY4=1 FDRE=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31         FDRE                         0.000     0.000 r  y_reg[3]/C
    SLICE_X63Y31         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  y_reg[3]/Q
                         net (fo=4, routed)           1.257     1.713    M9/old_binary9_reg[7]_0[3]
    SLICE_X64Y34         LUT6 (Prop_lut6_I1_O)        0.124     1.837 r  M9/i2_carry_i_2/O
                         net (fo=1, routed)           0.000     1.837    M9/i2_carry_i_2_n_0
    SLICE_X64Y34         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     2.411 r  M9/i2_carry/CO[2]
                         net (fo=4, routed)           1.900     4.311    M9/i2
    SLICE_X63Y61         LUT5 (Prop_lut5_I0_O)        0.310     4.621 r  M9/old_binary9[7]_i_1/O
                         net (fo=28, routed)          2.281     6.902    M9/i1
    SLICE_X63Y34         LUT6 (Prop_lut6_I2_O)        0.124     7.026 r  M9/s_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     7.026    M9/s_reg[6]_i_1_n_0
    SLICE_X63Y34         FDRE                                         r  M9/s_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            M9/temp_BCDh_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.023ns  (logic 1.820ns (25.913%)  route 5.203ns (74.087%))
  Logic Levels:           5  (CARRY4=1 FDRE=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31         FDRE                         0.000     0.000 r  y_reg[3]/C
    SLICE_X63Y31         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  y_reg[3]/Q
                         net (fo=4, routed)           1.257     1.713    M9/old_binary9_reg[7]_0[3]
    SLICE_X64Y34         LUT6 (Prop_lut6_I1_O)        0.124     1.837 r  M9/i2_carry_i_2/O
                         net (fo=1, routed)           0.000     1.837    M9/i2_carry_i_2_n_0
    SLICE_X64Y34         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     2.411 r  M9/i2_carry/CO[2]
                         net (fo=4, routed)           1.848     4.260    M9/i2
    SLICE_X63Y61         LUT5 (Prop_lut5_I1_O)        0.339     4.599 r  M9/temp_BCDo[3]_i_2/O
                         net (fo=20, routed)          1.490     6.089    M9/s_reg1__3
    SLICE_X60Y62         LUT6 (Prop_lut6_I1_O)        0.327     6.416 r  M9/temp_BCDh[2]_i_1/O
                         net (fo=2, routed)           0.608     7.023    M9/temp_BCDh[2]_i_1_n_0
    SLICE_X60Y62         FDRE                                         r  M9/temp_BCDh_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            M9/s_reg_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.974ns  (logic 1.820ns (26.096%)  route 5.154ns (73.904%))
  Logic Levels:           5  (CARRY4=1 FDRE=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31         FDRE                         0.000     0.000 r  y_reg[3]/C
    SLICE_X63Y31         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  y_reg[3]/Q
                         net (fo=4, routed)           1.257     1.713    M9/old_binary9_reg[7]_0[3]
    SLICE_X64Y34         LUT6 (Prop_lut6_I1_O)        0.124     1.837 r  M9/i2_carry_i_2/O
                         net (fo=1, routed)           0.000     1.837    M9/i2_carry_i_2_n_0
    SLICE_X64Y34         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     2.411 r  M9/i2_carry/CO[2]
                         net (fo=4, routed)           1.848     4.260    M9/i2
    SLICE_X63Y61         LUT5 (Prop_lut5_I1_O)        0.339     4.599 r  M9/temp_BCDo[3]_i_2/O
                         net (fo=20, routed)          2.049     6.647    M9/s_reg1__3
    SLICE_X63Y34         LUT6 (Prop_lut6_I3_O)        0.327     6.974 r  M9/s_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     6.974    M9/s_reg[5]_i_1_n_0
    SLICE_X63Y34         FDRE                                         r  M9/s_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            M9/temp_BCDt_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 1.820ns (26.103%)  route 5.152ns (73.897%))
  Logic Levels:           5  (CARRY4=1 FDRE=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31         FDRE                         0.000     0.000 r  y_reg[3]/C
    SLICE_X63Y31         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  y_reg[3]/Q
                         net (fo=4, routed)           1.257     1.713    M9/old_binary9_reg[7]_0[3]
    SLICE_X64Y34         LUT6 (Prop_lut6_I1_O)        0.124     1.837 r  M9/i2_carry_i_2/O
                         net (fo=1, routed)           0.000     1.837    M9/i2_carry_i_2_n_0
    SLICE_X64Y34         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     2.411 r  M9/i2_carry/CO[2]
                         net (fo=4, routed)           1.848     4.260    M9/i2
    SLICE_X63Y61         LUT5 (Prop_lut5_I1_O)        0.339     4.599 r  M9/temp_BCDo[3]_i_2/O
                         net (fo=20, routed)          1.133     5.732    M9/s_reg1__3
    SLICE_X62Y62         LUT6 (Prop_lut6_I1_O)        0.327     6.059 r  M9/temp_BCDt[0]_i_1/O
                         net (fo=2, routed)           0.913     6.972    M9/temp_BCDt[0]_i_1_n_0
    SLICE_X61Y62         FDRE                                         r  M9/temp_BCDt_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            M9/temp_BCDo_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.957ns  (logic 1.820ns (26.161%)  route 5.137ns (73.839%))
  Logic Levels:           5  (CARRY4=1 FDRE=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31         FDRE                         0.000     0.000 r  y_reg[3]/C
    SLICE_X63Y31         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  y_reg[3]/Q
                         net (fo=4, routed)           1.257     1.713    M9/old_binary9_reg[7]_0[3]
    SLICE_X64Y34         LUT6 (Prop_lut6_I1_O)        0.124     1.837 r  M9/i2_carry_i_2/O
                         net (fo=1, routed)           0.000     1.837    M9/i2_carry_i_2_n_0
    SLICE_X64Y34         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     2.411 r  M9/i2_carry/CO[2]
                         net (fo=4, routed)           1.848     4.260    M9/i2
    SLICE_X63Y61         LUT5 (Prop_lut5_I1_O)        0.339     4.599 r  M9/temp_BCDo[3]_i_2/O
                         net (fo=20, routed)          1.235     5.834    M9/s_reg1__3
    SLICE_X63Y62         LUT6 (Prop_lut6_I1_O)        0.327     6.161 r  M9/temp_BCDo[3]_i_1/O
                         net (fo=2, routed)           0.796     6.957    M9/temp_BCDo[3]_i_1_n_0
    SLICE_X63Y62         FDRE                                         r  M9/temp_BCDo_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            M9/BCD_h_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.933ns  (logic 1.820ns (26.251%)  route 5.113ns (73.749%))
  Logic Levels:           5  (CARRY4=1 FDRE=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31         FDRE                         0.000     0.000 r  y_reg[3]/C
    SLICE_X63Y31         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  y_reg[3]/Q
                         net (fo=4, routed)           1.257     1.713    M9/old_binary9_reg[7]_0[3]
    SLICE_X64Y34         LUT6 (Prop_lut6_I1_O)        0.124     1.837 r  M9/i2_carry_i_2/O
                         net (fo=1, routed)           0.000     1.837    M9/i2_carry_i_2_n_0
    SLICE_X64Y34         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     2.411 r  M9/i2_carry/CO[2]
                         net (fo=4, routed)           1.848     4.260    M9/i2
    SLICE_X63Y61         LUT5 (Prop_lut5_I1_O)        0.339     4.599 r  M9/temp_BCDo[3]_i_2/O
                         net (fo=20, routed)          1.102     5.701    M9/s_reg1__3
    SLICE_X60Y62         LUT6 (Prop_lut6_I1_O)        0.327     6.028 r  M9/temp_BCDh[3]_i_1/O
                         net (fo=2, routed)           0.905     6.933    M9/temp_BCDh[3]_i_1_n_0
    SLICE_X62Y63         FDRE                                         r  M9/BCD_h_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            M9/s_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.919ns  (logic 1.588ns (22.951%)  route 5.331ns (77.049%))
  Logic Levels:           5  (CARRY4=1 FDRE=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31         FDRE                         0.000     0.000 r  y_reg[3]/C
    SLICE_X63Y31         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  y_reg[3]/Q
                         net (fo=4, routed)           1.257     1.713    M9/old_binary9_reg[7]_0[3]
    SLICE_X64Y34         LUT6 (Prop_lut6_I1_O)        0.124     1.837 r  M9/i2_carry_i_2/O
                         net (fo=1, routed)           0.000     1.837    M9/i2_carry_i_2_n_0
    SLICE_X64Y34         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     2.411 r  M9/i2_carry/CO[2]
                         net (fo=4, routed)           1.900     4.311    M9/i2
    SLICE_X63Y61         LUT5 (Prop_lut5_I0_O)        0.310     4.621 r  M9/old_binary9[7]_i_1/O
                         net (fo=28, routed)          2.174     6.795    M9/i1
    SLICE_X62Y34         LUT6 (Prop_lut6_I2_O)        0.124     6.919 r  M9/s_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     6.919    M9/s_reg[2]_i_1_n_0
    SLICE_X62Y34         FDRE                                         r  M9/s_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            M9/BCD_h_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.915ns  (logic 1.820ns (26.320%)  route 5.095ns (73.680%))
  Logic Levels:           5  (CARRY4=1 FDRE=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31         FDRE                         0.000     0.000 r  y_reg[3]/C
    SLICE_X63Y31         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  y_reg[3]/Q
                         net (fo=4, routed)           1.257     1.713    M9/old_binary9_reg[7]_0[3]
    SLICE_X64Y34         LUT6 (Prop_lut6_I1_O)        0.124     1.837 r  M9/i2_carry_i_2/O
                         net (fo=1, routed)           0.000     1.837    M9/i2_carry_i_2_n_0
    SLICE_X64Y34         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     2.411 r  M9/i2_carry/CO[2]
                         net (fo=4, routed)           1.848     4.260    M9/i2
    SLICE_X63Y61         LUT5 (Prop_lut5_I1_O)        0.339     4.599 r  M9/temp_BCDo[3]_i_2/O
                         net (fo=20, routed)          1.500     6.099    M9/s_reg1__3
    SLICE_X60Y62         LUT6 (Prop_lut6_I0_O)        0.327     6.426 r  M9/temp_BCDh[1]_i_1/O
                         net (fo=2, routed)           0.489     6.915    M9/temp_BCDh[1]_i_1_n_0
    SLICE_X62Y62         FDRE                                         r  M9/BCD_h_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            M9/BCD_h_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.910ns  (logic 1.820ns (26.341%)  route 5.090ns (73.659%))
  Logic Levels:           5  (CARRY4=1 FDRE=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31         FDRE                         0.000     0.000 r  y_reg[3]/C
    SLICE_X63Y31         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  y_reg[3]/Q
                         net (fo=4, routed)           1.257     1.713    M9/old_binary9_reg[7]_0[3]
    SLICE_X64Y34         LUT6 (Prop_lut6_I1_O)        0.124     1.837 r  M9/i2_carry_i_2/O
                         net (fo=1, routed)           0.000     1.837    M9/i2_carry_i_2_n_0
    SLICE_X64Y34         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     2.411 r  M9/i2_carry/CO[2]
                         net (fo=4, routed)           1.848     4.260    M9/i2
    SLICE_X63Y61         LUT5 (Prop_lut5_I1_O)        0.339     4.599 r  M9/temp_BCDo[3]_i_2/O
                         net (fo=20, routed)          1.490     6.089    M9/s_reg1__3
    SLICE_X60Y62         LUT6 (Prop_lut6_I1_O)        0.327     6.416 r  M9/temp_BCDh[2]_i_1/O
                         net (fo=2, routed)           0.494     6.910    M9/temp_BCDh[2]_i_1_n_0
    SLICE_X62Y62         FDRE                                         r  M9/BCD_h_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 M6/M5/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            M6/Q_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.141ns (48.454%)  route 0.150ns (51.546%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y32         FDRE                         0.000     0.000 r  M6/M5/q_reg/C
    SLICE_X62Y32         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  M6/M5/q_reg/Q
                         net (fo=5, routed)           0.150     0.291    M6/q_3
    SLICE_X62Y31         FDRE                                         r  M6/Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M9/BCD_h_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            D1/LED_out_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.186ns (63.068%)  route 0.109ns (36.932%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y62         FDRE                         0.000     0.000 r  M9/BCD_h_reg[1]/C
    SLICE_X62Y62         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  M9/BCD_h_reg[1]/Q
                         net (fo=7, routed)           0.109     0.250    M9/sel0[1]
    SLICE_X63Y62         LUT5 (Prop_lut5_I2_O)        0.045     0.295 r  M9/LED_out[1]_i_1/O
                         net (fo=1, routed)           0.000     0.295    D1/LED_out_reg[6]_1[1]
    SLICE_X63Y62         FDRE                                         r  D1/LED_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D1/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            D1/LED_out_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.186ns (62.309%)  route 0.113ns (37.691%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y63         FDRE                         0.000     0.000 r  D1/refresh_counter_reg[18]/C
    SLICE_X65Y63         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  D1/refresh_counter_reg[18]/Q
                         net (fo=23, routed)          0.113     0.254    M9/LED_activating_counter[0]
    SLICE_X64Y63         LUT6 (Prop_lut6_I1_O)        0.045     0.299 r  M9/LED_out[4]_i_1/O
                         net (fo=1, routed)           0.000     0.299    D1/LED_out_reg[6]_1[4]
    SLICE_X64Y63         FDRE                                         r  D1/LED_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M6/M6/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            M6/Q_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.164ns (52.128%)  route 0.151ns (47.872%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDRE                         0.000     0.000 r  M6/M6/q_reg/C
    SLICE_X60Y32         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  M6/M6/q_reg/Q
                         net (fo=4, routed)           0.151     0.315    M6/q_4
    SLICE_X61Y32         FDRE                                         r  M6/Q_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M9/s_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            M9/s_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.186ns (58.663%)  route 0.131ns (41.337%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y34         FDRE                         0.000     0.000 r  M9/s_reg_reg[2]/C
    SLICE_X62Y34         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  M9/s_reg_reg[2]/Q
                         net (fo=2, routed)           0.131     0.272    M9/s_reg_reg_n_0_[2]
    SLICE_X62Y34         LUT6 (Prop_lut6_I4_O)        0.045     0.317 r  M9/s_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.317    M9/s_reg[2]_i_1_n_0
    SLICE_X62Y34         FDRE                                         r  M9/s_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M6/M9/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            M6/Q_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.128ns (39.999%)  route 0.192ns (60.001%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y31         FDRE                         0.000     0.000 r  M6/M9/q_reg/C
    SLICE_X61Y31         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  M6/M9/q_reg/Q
                         net (fo=2, routed)           0.192     0.320    M6/q
    SLICE_X62Y30         FDRE                                         r  M6/Q_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            M9/old_binary9_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.141ns (43.379%)  route 0.184ns (56.621%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y33         FDRE                         0.000     0.000 r  y_reg[4]/C
    SLICE_X62Y33         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  y_reg[4]/Q
                         net (fo=4, routed)           0.184     0.325    M9/old_binary9_reg[7]_0[4]
    SLICE_X65Y34         FDRE                                         r  M9/old_binary9_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M6/M8/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            M6/Q_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.141ns (43.348%)  route 0.184ns (56.652%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y31         FDRE                         0.000     0.000 r  M6/M8/q_reg/C
    SLICE_X61Y31         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  M6/M8/q_reg/Q
                         net (fo=3, routed)           0.184     0.325    M6/q_6
    SLICE_X63Y30         FDRE                                         r  M6/Q_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M6/M2/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            M6/Q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.329ns  (logic 0.164ns (49.802%)  route 0.165ns (50.198%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDRE                         0.000     0.000 r  M6/M2/q_reg/C
    SLICE_X60Y32         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  M6/M2/q_reg/Q
                         net (fo=8, routed)           0.165     0.329    M6/q_0
    SLICE_X62Y31         FDRE                                         r  M6/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M8/FSM_sequential_cs_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            M8/FSM_sequential_cs_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.246ns (73.853%)  route 0.087ns (26.147%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDCE                         0.000     0.000 r  M8/FSM_sequential_cs_reg[2]/C
    SLICE_X64Y36         FDCE (Prop_fdce_C_Q)         0.148     0.148 f  M8/FSM_sequential_cs_reg[2]/Q
                         net (fo=4, routed)           0.087     0.235    M8/cs[2]
    SLICE_X64Y36         LUT4 (Prop_lut4_I3_O)        0.098     0.333 r  M8/FSM_sequential_cs[0]_i_1/O
                         net (fo=1, routed)           0.000     0.333    M8/ns[0]
    SLICE_X64Y36         FDCE                                         r  M8/FSM_sequential_cs_reg[0]/D
  -------------------------------------------------------------------    -------------------





