Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4.2 (win64) Build 1494164 Fri Feb 26 04:18:56 MST 2016
| Date         : Mon Apr 17 17:06:33 2017
| Host         : DESKTOP-I4NF4M6 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    15 |
| Minimum Number of register sites lost to control set restrictions |    65 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             988 |          816 |
| No           | No                    | Yes                    |              10 |            3 |
| No           | Yes                   | No                     |              26 |            7 |
| Yes          | No                    | No                     |              29 |           12 |
| Yes          | No                    | Yes                    |              10 |            7 |
| Yes          | Yes                   | No                     |              64 |           16 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------+------------------------------------------+----------------------------------------------+------------------+----------------+
|             Clock Signal            |               Enable Signal              |               Set/Reset Signal               | Slice Load Count | Bel Load Count |
+-------------------------------------+------------------------------------------+----------------------------------------------+------------------+----------------+
|  clock_divider_to_50mhz/counter     |                                          |                                              |                1 |              1 |
|  clock_divider_to_500ms/clock_500ms |                                          |                                              |                1 |              1 |
|  clock_divider_to_25mhz/CLK         |                                          |                                              |                1 |              1 |
|  clock_divider_to_250ms/clock_250ms |                                          |                                              |                1 |              1 |
|  clock_IBUF_BUFG                    | button_anti_jitter/out[4]_i_1_n_0        |                                              |                3 |              5 |
|  clock_IBUF_BUFG                    | switch_anti_jitter/out[7]_i_1_n_0        |                                              |                3 |              5 |
|  clock_divider_to_125ms/clock_125ms |                                          |                                              |                3 |              9 |
|  clock_divider_to_25mhz/CLK         |                                          | switch_anti_jitter/Q[0]                      |                3 |             10 |
|  clock_divider_to_25mhz/CLK         | vga_controller/v_enable                  | switch_anti_jitter/Q[0]                      |                7 |             10 |
|  clock_IBUF_BUFG                    |                                          |                                              |               10 |             15 |
|  clock_life_game_BUFG               | button_anti_jitter/E[0]                  |                                              |                6 |             19 |
|  clock_IBUF_BUFG                    |                                          | clock_divider_to_125ms/counter[0]_i_1__1_n_0 |                7 |             26 |
|  clock_IBUF_BUFG                    | button_anti_jitter/counter[0]_i_2__0_n_0 | button_anti_jitter/counter[0]_i_1__0_n_0     |                8 |             32 |
|  clock_IBUF_BUFG                    | switch_anti_jitter/counter[0]_i_2_n_0    | switch_anti_jitter/counter[0]_i_1_n_0        |                8 |             32 |
|  clock_life_game_BUFG               |                                          |                                              |              799 |            960 |
+-------------------------------------+------------------------------------------+----------------------------------------------+------------------+----------------+


