--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml aufgabe2.twx aufgabe2.ncd -o aufgabe2.twr aufgabe2.pcf

Design file:              aufgabe2.ncd
Physical constraint file: aufgabe2.pcf
Device,package,speed:     xc3s200,ft256,-5 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
BTN0        |    0.898(R)|    0.557(R)|clk_BUFGP         |   0.000|
BTN1        |    0.858(R)|    0.589(R)|clk_BUFGP         |   0.000|
BTN2        |    0.654(R)|    0.752(R)|clk_BUFGP         |   0.000|
sw<0>       |    1.469(R)|    0.203(R)|clk_BUFGP         |   0.000|
sw<1>       |    1.608(R)|    0.005(R)|clk_BUFGP         |   0.000|
sw<2>       |    1.103(R)|    0.442(R)|clk_BUFGP         |   0.000|
sw<3>       |    1.321(R)|    0.294(R)|clk_BUFGP         |   0.000|
sw<4>       |    1.241(R)|    0.331(R)|clk_BUFGP         |   0.000|
sw<5>       |    1.240(R)|    0.330(R)|clk_BUFGP         |   0.000|
sw<6>       |    1.383(R)|    0.187(R)|clk_BUFGP         |   0.000|
sw<7>       |    1.526(R)|    0.103(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
LD0         |    8.675(R)|clk_BUFGP         |   0.000|
an<0>       |   10.957(R)|clk_BUFGP         |   0.000|
an<1>       |   10.264(R)|clk_BUFGP         |   0.000|
an<2>       |   10.182(R)|clk_BUFGP         |   0.000|
an<3>       |   10.801(R)|clk_BUFGP         |   0.000|
seg<1>      |   12.701(R)|clk_BUFGP         |   0.000|
seg<2>      |   13.151(R)|clk_BUFGP         |   0.000|
seg<3>      |   13.283(R)|clk_BUFGP         |   0.000|
seg<4>      |   12.836(R)|clk_BUFGP         |   0.000|
seg<5>      |   12.672(R)|clk_BUFGP         |   0.000|
seg<6>      |   12.991(R)|clk_BUFGP         |   0.000|
seg<7>      |   13.002(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.919|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
rst            |an<0>          |    9.093|
rst            |an<1>          |    8.364|
rst            |an<2>          |    8.298|
rst            |an<3>          |    8.838|
---------------+---------------+---------+


Analysis completed Tue May 08 11:25:57 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 118 MB



