<profile>

<section name = "Vitis HLS Report for 'CurOptPotentialPlacement_List_BypassLess_Gen'" level="0">
<item name = "Date">Wed Jan  3 23:38:58 2024
</item>
<item name = "Version">2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)</item>
<item name = "Project">DynMap</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z035-ffg676-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.789 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_470_5_fu_522">CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_470_5, 3, 129, 30.000 ns, 1.290 us, 3, 129, no</column>
<column name="grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4_fu_530">CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4, ?, ?, ?, ?, ?, ?, no</column>
<column name="grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9_fu_540">CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9, 2, 16131, 20.000 ns, 0.161 ms, 2, 16131, no</column>
<column name="grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_508_10_fu_551">CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_508_10, 3, 129, 30.000 ns, 1.290 us, 3, 129, no</column>
<column name="grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14_fu_559">CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14, 6, 14, 60.000 ns, 0.140 us, 6, 14, no</column>
<column name="grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16_fu_575">CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16, ?, ?, ?, ?, ?, ?, no</column>
<column name="grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_518_12_fu_584">CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_518_12, ?, ?, ?, ?, ?, ?, no</column>
<column name="grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_480_7_fu_592">CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_480_7, ?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_429_1">?, ?, ?, -, -, 1 ~ 127, no</column>
<column name=" + VITIS_LOOP_437_2_VITIS_LOOP_438_3">?, ?, ?, -, -, 9, no</column>
<column name="- VITIS_LOOP_477_6">?, ?, ?, -, -, 4 ~ 12, no</column>
<column name="- VITIS_LOOP_515_11">?, ?, ?, -, -, 4 ~ 12, no</column>
<column name="- VITIS_LOOP_536_13">?, ?, 10 ~ 18, -, -, ?, no</column>
<column name="- VITIS_LOOP_574_15">?, ?, ?, -, -, 4 ~ 12, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 249, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">2, 0, 176, 634, -</column>
<column name="Memory">0, -, 36, 15, 0</column>
<column name="Multiplexer">-, -, -, 659, -</column>
<column name="Register">-, -, 327, -, -</column>
<specialColumn name="Available">1000, 900, 343800, 171900, 0</specialColumn>
<specialColumn name="Utilization (%)">~0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4_fu_530">CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4, 1, 0, 14, 68, 0</column>
<column name="grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_470_5_fu_522">CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_470_5, 0, 0, 17, 48, 0</column>
<column name="grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_480_7_fu_592">CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_480_7, 0, 0, 24, 70, 0</column>
<column name="grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9_fu_540">CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9, 0, 0, 41, 154, 0</column>
<column name="grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_508_10_fu_551">CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_508_10, 0, 0, 17, 48, 0</column>
<column name="grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_518_12_fu_584">CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_518_12, 0, 0, 20, 70, 0</column>
<column name="grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14_fu_559">CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14, 1, 0, 19, 65, 0</column>
<column name="grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16_fu_575">CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16, 0, 0, 24, 70, 0</column>
<column name="mul_7ns_8ns_15_1_1_U100">mul_7ns_8ns_15_1_1, 0, 0, 0, 41, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="CGRA_NumTiles_shapes_values_U">CurOptPotentialPlacement_List_BypassLess_Gen_CGRA_NumTiles_shapes_values_ROM_g8j, 0, 4, 2, 0, 20, 4, 1, 80</column>
<column name="CurOptPotentialPlacement_List_BypassLess_Gen_XChanges_U">CurOptPotentialPlacement_List_BypassLess_Gen_CurOptPotentialPlacement_List_Byhbi, 0, 8, 1, 0, 3, 8, 1, 24</column>
<column name="CurOptPotentialPlacement_List_BypassLess_Gen_YChanges_U">CurOptPotentialPlacement_List_BypassLess_Gen_CurOptPotentialPlacement_List_Byhbi, 0, 8, 1, 0, 3, 8, 1, 24</column>
<column name="intersection_U">CurOptPotentialPlacement_List_BypassLess_Gen_intersection_RAM_AUTO_1R1W, 0, 8, 1, 0, 16, 4, 1, 64</column>
<column name="potentialPlacement_AllPreds_U">CurOptPotentialPlacement_List_BypassLess_Gen_potentialPlacement_AllPreds_RAM_jbC, 0, 8, 10, 0, 160, 4, 1, 640</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln437_1_fu_895_p2">+, 0, 0, 3, 2, 2</column>
<column name="add_ln437_2_fu_791_p2">+, 0, 0, 6, 4, 1</column>
<column name="add_ln437_fu_797_p2">+, 0, 0, 3, 2, 1</column>
<column name="add_ln438_fu_969_p2">+, 0, 0, 3, 2, 1</column>
<column name="add_ln460_fu_953_p2">+, 0, 0, 8, 8, 8</column>
<column name="add_ln561_fu_1180_p2">+, 0, 0, 6, 4, 4</column>
<column name="grp_fu_619_p2">+, 0, 0, 8, 8, 1</column>
<column name="i_42_fu_688_p2">+, 0, 0, 7, 7, 1</column>
<column name="i_43_fu_1379_p2">+, 0, 0, 6, 4, 1</column>
<column name="i_46_fu_1318_p2">+, 0, 0, 6, 4, 1</column>
<column name="i_47_fu_1257_p2">+, 0, 0, 6, 4, 1</column>
<column name="potentialPlacement_wrAddr_2_fu_963_p2">+, 0, 0, 8, 8, 1</column>
<column name="predX_0_7_fu_1093_p2">+, 0, 0, 8, 8, 1</column>
<column name="predX_0_8_fu_1104_p2">+, 0, 0, 8, 8, 2</column>
<column name="predY_0_7_fu_1131_p2">+, 0, 0, 8, 8, 1</column>
<column name="predY_0_8_fu_1142_p2">+, 0, 0, 8, 8, 2</column>
<column name="x_fu_764_p2">+, 0, 0, 6, 4, 4</column>
<column name="x_mid1_fu_862_p2">+, 0, 0, 6, 4, 4</column>
<column name="y_1_fu_913_p2">+, 0, 0, 3, 2, 2</column>
<column name="y_fu_908_p2">+, 0, 0, 6, 4, 4</column>
<column name="and_ln569_fu_1201_p2">and, 0, 0, 1, 1, 1</column>
<column name="ap_block_state12_on_subcall_done">and, 0, 0, 1, 1, 1</column>
<column name="ap_block_state27_on_subcall_done">and, 0, 0, 1, 1, 1</column>
<column name="ap_block_state29_on_subcall_done">and, 0, 0, 1, 1, 1</column>
<column name="ap_block_state33_on_subcall_done">and, 0, 0, 1, 1, 1</column>
<column name="ap_block_state38_on_subcall_done">and, 0, 0, 1, 1, 1</column>
<column name="cmp15343_fu_1303_p2">icmp, 0, 0, 4, 8, 1</column>
<column name="cmp25557_fu_1237_p2">icmp, 0, 0, 4, 8, 1</column>
<column name="cmp9033_fu_1359_p2">icmp, 0, 0, 4, 8, 1</column>
<column name="grp_fu_605_p2">icmp, 0, 0, 4, 8, 1</column>
<column name="icmp51_fu_877_p2">icmp, 0, 0, 1, 2, 1</column>
<column name="icmp_fu_779_p2">icmp, 0, 0, 1, 2, 1</column>
<column name="icmp_ln429_1_fu_683_p2">icmp, 0, 0, 4, 8, 8</column>
<column name="icmp_ln429_fu_659_p2">icmp, 0, 0, 4, 8, 1</column>
<column name="icmp_ln437_fu_785_p2">icmp, 0, 0, 2, 4, 4</column>
<column name="icmp_ln438_fu_803_p2">icmp, 0, 0, 1, 2, 2</column>
<column name="icmp_ln446_fu_928_p2">icmp, 0, 0, 1, 2, 1</column>
<column name="icmp_ln469_fu_705_p2">icmp, 0, 0, 4, 8, 1</column>
<column name="icmp_ln477_fu_1373_p2">icmp, 0, 0, 2, 4, 4</column>
<column name="icmp_ln497_fu_978_p2">icmp, 0, 0, 4, 8, 1</column>
<column name="icmp_ln508_fu_1022_p2">icmp, 0, 0, 4, 8, 1</column>
<column name="icmp_ln515_fu_1312_p2">icmp, 0, 0, 2, 4, 4</column>
<column name="icmp_ln539_fu_1088_p2">icmp, 0, 0, 4, 8, 8</column>
<column name="icmp_ln542_fu_1099_p2">icmp, 0, 0, 4, 8, 8</column>
<column name="icmp_ln550_fu_1126_p2">icmp, 0, 0, 4, 8, 8</column>
<column name="icmp_ln553_fu_1137_p2">icmp, 0, 0, 4, 8, 8</column>
<column name="icmp_ln569_1_fu_1196_p2">icmp, 0, 0, 4, 8, 8</column>
<column name="icmp_ln569_fu_1191_p2">icmp, 0, 0, 4, 8, 8</column>
<column name="icmp_ln574_fu_1251_p2">icmp, 0, 0, 2, 4, 4</column>
<column name="or_ln446_fu_934_p2">or, 0, 0, 1, 1, 1</column>
<column name="predX_0_10_fu_1118_p3">select, 0, 0, 8, 1, 8</column>
<column name="predX_0_9_fu_1110_p3">select, 0, 0, 8, 1, 8</column>
<column name="predY_0_10_fu_1156_p3">select, 0, 0, 8, 1, 8</column>
<column name="predY_0_9_fu_1148_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln437_1_fu_883_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln437_2_fu_889_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln437_3_fu_822_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln437_fu_809_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln497_fu_984_p3">select, 0, 0, 7, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="CGRA_NumTiles_shapes_values_address0">13, 3, 5, 15</column>
<column name="CurOptPotentialPlacement_List_BypassLess_Gen_XChanges_address0">13, 3, 2, 6</column>
<column name="Tile2XY_0_address0">13, 3, 4, 12</column>
<column name="Tile2XY_1_address0">13, 3, 4, 12</column>
<column name="allocated_tiles_shapes_values_address0">25, 6, 9, 54</column>
<column name="allocated_tiles_shapes_values_ce0">13, 3, 1, 3</column>
<column name="ap_NS_fsm">177, 40, 1, 40</column>
<column name="curOptPotentialPlacement_address0">37, 9, 4, 36</column>
<column name="curOptPotentialPlacement_ce0">29, 7, 1, 7</column>
<column name="curOptPotentialPlacement_d0">29, 7, 5, 35</column>
<column name="curOptPotentialPlacement_we0">21, 5, 1, 5</column>
<column name="curOptPotentialPlacement_wrAddr_o">25, 6, 8, 48</column>
<column name="existLen_1_reg_500">9, 2, 8, 16</column>
<column name="existLen_reg_511">9, 2, 8, 16</column>
<column name="i_33_fu_136">9, 2, 7, 14</column>
<column name="i_38_fu_160">9, 2, 4, 8</column>
<column name="i_40_fu_156">9, 2, 4, 8</column>
<column name="i_41_fu_152">9, 2, 4, 8</column>
<column name="inc23826_fu_148">9, 2, 8, 16</column>
<column name="indvar_flatten_reg_432">9, 2, 4, 8</column>
<column name="intersection_address0">17, 4, 4, 16</column>
<column name="intersection_ce0">17, 4, 1, 4</column>
<column name="intersection_we0">9, 2, 1, 2</column>
<column name="m_reg_420">9, 2, 2, 4</column>
<column name="n_reg_443">9, 2, 2, 4</column>
<column name="placement_dynamic_dict_Opt2Tile_values_address0">13, 3, 7, 21</column>
<column name="potentialPlacement_AllPreds_address0">17, 4, 8, 32</column>
<column name="potentialPlacement_AllPreds_ce0">17, 4, 1, 4</column>
<column name="potentialPlacement_AllPreds_ce1">9, 2, 1, 2</column>
<column name="potentialPlacement_wrAddr_1_reg_454">9, 2, 8, 16</column>
<column name="potentialPlacement_wrAddr_reg_466">9, 2, 8, 16</column>
<column name="predOpt_idx_List_address0">13, 3, 4, 12</column>
<column name="predX_0_1_fu_144">9, 2, 8, 16</column>
<column name="predY_0_1_fu_140">9, 2, 8, 16</column>
<column name="xy2Tile_address0">13, 3, 4, 12</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="CGRA_NumTiles_shapes_values_addr_reg_1440">5, 0, 5, 0</column>
<column name="add_ln437_2_reg_1569">4, 0, 4, 0</column>
<column name="add_ln438_reg_1620">2, 0, 2, 0</column>
<column name="and_ln569_reg_1726">1, 0, 1, 0</column>
<column name="ap_CS_fsm">39, 0, 39, 0</column>
<column name="cmp15343_reg_1783">1, 0, 1, 0</column>
<column name="cmp25557_reg_1745">1, 0, 1, 0</column>
<column name="cmp9033_reg_1820">1, 0, 1, 0</column>
<column name="conv115123_in_reg_481">8, 0, 8, 0</column>
<column name="conv72119122_in_reg_491">8, 0, 8, 0</column>
<column name="empty_218_reg_1556">2, 0, 2, 0</column>
<column name="empty_222_reg_1637">7, 0, 7, 0</column>
<column name="empty_224_reg_1733">7, 0, 7, 0</column>
<column name="existLen_1_reg_500">8, 0, 8, 0</column>
<column name="existLen_reg_511">8, 0, 8, 0</column>
<column name="grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4_fu_530_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_470_5_fu_522_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_480_7_fu_592_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9_fu_540_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_508_10_fu_551_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_518_12_fu_584_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14_fu_559_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16_fu_575_ap_start_reg">1, 0, 1, 0</column>
<column name="hasItst_loc_load_reg_1630">1, 0, 1, 0</column>
<column name="i_33_fu_136">7, 0, 7, 0</column>
<column name="i_38_fu_160">4, 0, 4, 0</column>
<column name="i_40_fu_156">4, 0, 4, 0</column>
<column name="i_41_fu_152">4, 0, 4, 0</column>
<column name="i_42_reg_1476">7, 0, 7, 0</column>
<column name="i_43_reg_1827">4, 0, 4, 0</column>
<column name="i_46_reg_1790">4, 0, 4, 0</column>
<column name="i_47_reg_1752">4, 0, 4, 0</column>
<column name="i_reg_1490">8, 0, 8, 0</column>
<column name="icmp_ln429_reg_1445">1, 0, 1, 0</column>
<column name="icmp_ln438_reg_1574">1, 0, 1, 0</column>
<column name="icmp_ln469_reg_1486">1, 0, 1, 0</column>
<column name="icmp_ln470_1_reg_1501">1, 0, 1, 0</column>
<column name="icmp_ln470_reg_1461">1, 0, 1, 0</column>
<column name="icmp_ln508_reg_1663">1, 0, 1, 0</column>
<column name="icmp_reg_1561">1, 0, 1, 0</column>
<column name="inc23826_fu_148">8, 0, 8, 0</column>
<column name="indvar_flatten_reg_432">4, 0, 4, 0</column>
<column name="initialX_reg_1530">2, 0, 2, 0</column>
<column name="initialY_reg_1541">2, 0, 2, 0</column>
<column name="m_reg_420">2, 0, 2, 0</column>
<column name="mul_ln497_reg_1625">15, 0, 15, 0</column>
<column name="n_reg_443">2, 0, 2, 0</column>
<column name="or_ln446_reg_1603">1, 0, 1, 0</column>
<column name="potentialPlacement_wrAddr_1_reg_454">8, 0, 8, 0</column>
<column name="potentialPlacement_wrAddr_List_0">8, 0, 8, 0</column>
<column name="potentialPlacement_wrAddr_List_1">8, 0, 8, 0</column>
<column name="potentialPlacement_wrAddr_reg_466">8, 0, 8, 0</column>
<column name="predX_0_10_reg_1711">8, 0, 8, 0</column>
<column name="predX_0_1_fu_144">8, 0, 8, 0</column>
<column name="predY_0_10_reg_1716">8, 0, 8, 0</column>
<column name="predY_0_1_fu_140">8, 0, 8, 0</column>
<column name="reg_625">4, 0, 4, 0</column>
<column name="reg_631">4, 0, 4, 0</column>
<column name="reg_639">4, 0, 4, 0</column>
<column name="select_ln437_3_reg_1590">2, 0, 2, 0</column>
<column name="select_ln437_reg_1580">2, 0, 2, 0</column>
<column name="targetBlock12_reg_1842">1, 0, 1, 0</column>
<column name="targetBlock14_reg_1767">1, 0, 1, 0</column>
<column name="tmp_cast_reg_1525">4, 0, 8, 4</column>
<column name="trunc_ln428_1_reg_1778">7, 0, 7, 0</column>
<column name="trunc_ln428_reg_1815">7, 0, 7, 0</column>
<column name="trunc_ln470_reg_1496">7, 0, 7, 0</column>
<column name="zext_ln433_1_reg_1535">2, 0, 4, 2</column>
<column name="zext_ln434_reg_1546">2, 0, 4, 2</column>
<column name="zext_ln480_reg_1837">4, 0, 5, 1</column>
<column name="zext_ln518_reg_1800">4, 0, 5, 1</column>
<column name="zext_ln533_2_reg_1697">2, 0, 8, 6</column>
<column name="zext_ln534_reg_1704">2, 0, 8, 6</column>
<column name="zext_ln577_reg_1762">4, 0, 5, 1</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, CurOptPotentialPlacement_List_BypassLess_Gen, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, CurOptPotentialPlacement_List_BypassLess_Gen, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, CurOptPotentialPlacement_List_BypassLess_Gen, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, CurOptPotentialPlacement_List_BypassLess_Gen, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, CurOptPotentialPlacement_List_BypassLess_Gen, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, CurOptPotentialPlacement_List_BypassLess_Gen, return value</column>
<column name="predsNum">in, 8, ap_none, predsNum, pointer</column>
<column name="shape_idx">in, 5, ap_none, shape_idx, pointer</column>
<column name="curOptPotentialPlacement_wrAddr_i">in, 8, ap_ovld, curOptPotentialPlacement_wrAddr, pointer</column>
<column name="curOptPotentialPlacement_wrAddr_o">out, 8, ap_ovld, curOptPotentialPlacement_wrAddr, pointer</column>
<column name="curOptPotentialPlacement_wrAddr_o_ap_vld">out, 1, ap_ovld, curOptPotentialPlacement_wrAddr, pointer</column>
<column name="predOpt_idx_List_address0">out, 4, ap_memory, predOpt_idx_List, array</column>
<column name="predOpt_idx_List_ce0">out, 1, ap_memory, predOpt_idx_List, array</column>
<column name="predOpt_idx_List_q0">in, 6, ap_memory, predOpt_idx_List, array</column>
<column name="predOpt_idx_List_address1">out, 4, ap_memory, predOpt_idx_List, array</column>
<column name="predOpt_idx_List_ce1">out, 1, ap_memory, predOpt_idx_List, array</column>
<column name="predOpt_idx_List_q1">in, 6, ap_memory, predOpt_idx_List, array</column>
<column name="placement_dynamic_dict_Opt2Tile_values_address0">out, 7, ap_memory, placement_dynamic_dict_Opt2Tile_values, array</column>
<column name="placement_dynamic_dict_Opt2Tile_values_ce0">out, 1, ap_memory, placement_dynamic_dict_Opt2Tile_values, array</column>
<column name="placement_dynamic_dict_Opt2Tile_values_q0">in, 5, ap_memory, placement_dynamic_dict_Opt2Tile_values, array</column>
<column name="placement_dynamic_dict_Opt2Tile_values_address1">out, 7, ap_memory, placement_dynamic_dict_Opt2Tile_values, array</column>
<column name="placement_dynamic_dict_Opt2Tile_values_ce1">out, 1, ap_memory, placement_dynamic_dict_Opt2Tile_values, array</column>
<column name="placement_dynamic_dict_Opt2Tile_values_q1">in, 5, ap_memory, placement_dynamic_dict_Opt2Tile_values, array</column>
<column name="Tile2XY_0_address0">out, 4, ap_memory, Tile2XY_0, array</column>
<column name="Tile2XY_0_ce0">out, 1, ap_memory, Tile2XY_0, array</column>
<column name="Tile2XY_0_q0">in, 2, ap_memory, Tile2XY_0, array</column>
<column name="Tile2XY_0_address1">out, 4, ap_memory, Tile2XY_0, array</column>
<column name="Tile2XY_0_ce1">out, 1, ap_memory, Tile2XY_0, array</column>
<column name="Tile2XY_0_q1">in, 2, ap_memory, Tile2XY_0, array</column>
<column name="Tile2XY_1_address0">out, 4, ap_memory, Tile2XY_1, array</column>
<column name="Tile2XY_1_ce0">out, 1, ap_memory, Tile2XY_1, array</column>
<column name="Tile2XY_1_q0">in, 2, ap_memory, Tile2XY_1, array</column>
<column name="Tile2XY_1_address1">out, 4, ap_memory, Tile2XY_1, array</column>
<column name="Tile2XY_1_ce1">out, 1, ap_memory, Tile2XY_1, array</column>
<column name="Tile2XY_1_q1">in, 2, ap_memory, Tile2XY_1, array</column>
<column name="xy2Tile_address0">out, 4, ap_memory, xy2Tile, array</column>
<column name="xy2Tile_ce0">out, 1, ap_memory, xy2Tile, array</column>
<column name="xy2Tile_q0">in, 4, ap_memory, xy2Tile, array</column>
<column name="allocated_tiles_shapes_values_address0">out, 9, ap_memory, allocated_tiles_shapes_values, array</column>
<column name="allocated_tiles_shapes_values_ce0">out, 1, ap_memory, allocated_tiles_shapes_values, array</column>
<column name="allocated_tiles_shapes_values_q0">in, 4, ap_memory, allocated_tiles_shapes_values, array</column>
<column name="curOptPotentialPlacement_address0">out, 4, ap_memory, curOptPotentialPlacement, array</column>
<column name="curOptPotentialPlacement_ce0">out, 1, ap_memory, curOptPotentialPlacement, array</column>
<column name="curOptPotentialPlacement_we0">out, 1, ap_memory, curOptPotentialPlacement, array</column>
<column name="curOptPotentialPlacement_d0">out, 5, ap_memory, curOptPotentialPlacement, array</column>
<column name="curOptPotentialPlacement_q0">in, 5, ap_memory, curOptPotentialPlacement, array</column>
</table>
</item>
</section>
</profile>
