Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Nov 11 01:26:56 2025
| Host         : DESKTOP-92OKADH running 64-bit major release  (build 9200)
| Command      : report_design_analysis -file ./report/FIR_HLS_design_analysis_synth.rpt
| Design       : bd_0_wrapper
| Device       : xck26
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                                                                                                                                            Path #1                                                                                                                                                           |
+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               | 10.000                                                                                                                                                                                                                                                                                                                       |
| Path Delay                | 9.879                                                                                                                                                                                                                                                                                                                        |
| Logic Delay               | 3.827(39%)                                                                                                                                                                                                                                                                                                                   |
| Net Delay                 | 6.052(61%)                                                                                                                                                                                                                                                                                                                   |
| Clock Skew                | -0.011                                                                                                                                                                                                                                                                                                                       |
| Slack                     | 0.118                                                                                                                                                                                                                                                                                                                        |
| Clock Uncertainty         | 0.035                                                                                                                                                                                                                                                                                                                        |
| Clock Relationship        | Timed                                                                                                                                                                                                                                                                                                                        |
| Clock Delay Group         | Same Clock                                                                                                                                                                                                                                                                                                                   |
| Logic Levels              | 34                                                                                                                                                                                                                                                                                                                           |
| Routes                    | NA                                                                                                                                                                                                                                                                                                                           |
| Logical Path              | FDRE/C-(32)-LUT6-(1)-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(1)-LUT6-(208)-SRLC32E-(1)-LUT3-(6)-LUT6-(93)-LUT3-(1)-CARRY8-(2)-LUT2-(1)-CARRY8-CARRY8-LUT1-(1)-CARRY8-CARRY8-LUT3-(1)-CARRY8-LUT2-(1)-CARRY8-LUT2-(1)-CARRY8-CARRY8-FDRE/D |
| Start Point Clock         | ap_clk                                                                                                                                                                                                                                                                                                                       |
| End Point Clock           | ap_clk                                                                                                                                                                                                                                                                                                                       |
| DSP Block                 | None                                                                                                                                                                                                                                                                                                                         |
| RAM Registers             | None-None                                                                                                                                                                                                                                                                                                                    |
| IO Crossings              | 0                                                                                                                                                                                                                                                                                                                            |
| SLR Crossings             | 0                                                                                                                                                                                                                                                                                                                            |
| PBlocks                   | 0                                                                                                                                                                                                                                                                                                                            |
| High Fanout               | 208                                                                                                                                                                                                                                                                                                                          |
| Dont Touch                | 0                                                                                                                                                                                                                                                                                                                            |
| Mark Debug                | 0                                                                                                                                                                                                                                                                                                                            |
| Start Point Pin Primitive | FDRE/C                                                                                                                                                                                                                                                                                                                       |
| End Point Pin Primitive   | FDRE/D                                                                                                                                                                                                                                                                                                                       |
| Start Point Pin           | ap_CS_fsm_reg[244]/C                                                                                                                                                                                                                                                                                                         |
| End Point Pin             | add_ln18_85_reg_12248_reg[27]/D                                                                                                                                                                                                                                                                                              |
+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (2818, 498)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+----+-----+-----+----+----+----+----+----+----+----+----+----+
| End Point Clock | Requirement |  21 | 23 |  24 |  25 | 26 | 27 | 28 | 29 | 30 | 31 | 32 | 33 | 34 |
+-----------------+-------------+-----+----+-----+-----+----+----+----+----+----+----+----+----+----+
| ap_clk          | 10.000ns    | 276 | 95 | 187 | 107 | 43 | 81 | 88 | 57 | 18 | 25 |  8 | 11 |  4 |
+-----------------+-------------+-----+----+-----+-----+----+----+----+----+----+----+----+----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+
* The design has not been placed, hence congestion data is not available. The command report_design_analysis -congestion should be run only after place_design has completed.


4. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


