{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1650319865891 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650319865892 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 19 00:11:05 2022 " "Processing started: Tue Apr 19 00:11:05 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650319865892 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650319865892 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BCDconvertor -c BCDconvertor " "Command: quartus_map --read_settings_files=on --write_settings_files=off BCDconvertor -c BCDconvertor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650319865892 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1650319866196 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1650319866196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcdconvertor.v 1 1 " "Found 1 design units, including 1 entities, in source file bcdconvertor.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCDconvertor " "Found entity 1: BCDconvertor" {  } { { "BCDconvertor.v" "" { Text "C:/Users/Ghait/Desktop/lab3/BCDconvertor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650319872384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650319872384 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BCDconvertor " "Elaborating entity \"BCDconvertor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1650319872414 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "BCDconvertor.v(13) " "Verilog HDL Case Statement warning at BCDconvertor.v(13): incomplete case statement has no default case item" {  } { { "BCDconvertor.v" "" { Text "C:/Users/Ghait/Desktop/lab3/BCDconvertor.v" 13 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1650319872421 "|BCDconvertor"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp BCDconvertor.v(11) " "Verilog HDL Always Construct warning at BCDconvertor.v(11): inferring latch(es) for variable \"temp\", which holds its previous value in one or more paths through the always construct" {  } { { "BCDconvertor.v" "" { Text "C:/Users/Ghait/Desktop/lab3/BCDconvertor.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1650319872422 "|BCDconvertor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\] BCDconvertor.v(11) " "Inferred latch for \"temp\[0\]\" at BCDconvertor.v(11)" {  } { { "BCDconvertor.v" "" { Text "C:/Users/Ghait/Desktop/lab3/BCDconvertor.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650319872423 "|BCDconvertor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\] BCDconvertor.v(11) " "Inferred latch for \"temp\[1\]\" at BCDconvertor.v(11)" {  } { { "BCDconvertor.v" "" { Text "C:/Users/Ghait/Desktop/lab3/BCDconvertor.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650319872423 "|BCDconvertor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\] BCDconvertor.v(11) " "Inferred latch for \"temp\[2\]\" at BCDconvertor.v(11)" {  } { { "BCDconvertor.v" "" { Text "C:/Users/Ghait/Desktop/lab3/BCDconvertor.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650319872423 "|BCDconvertor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\] BCDconvertor.v(11) " "Inferred latch for \"temp\[3\]\" at BCDconvertor.v(11)" {  } { { "BCDconvertor.v" "" { Text "C:/Users/Ghait/Desktop/lab3/BCDconvertor.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650319872423 "|BCDconvertor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\] BCDconvertor.v(11) " "Inferred latch for \"temp\[4\]\" at BCDconvertor.v(11)" {  } { { "BCDconvertor.v" "" { Text "C:/Users/Ghait/Desktop/lab3/BCDconvertor.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650319872423 "|BCDconvertor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[5\] BCDconvertor.v(11) " "Inferred latch for \"temp\[5\]\" at BCDconvertor.v(11)" {  } { { "BCDconvertor.v" "" { Text "C:/Users/Ghait/Desktop/lab3/BCDconvertor.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650319872423 "|BCDconvertor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[6\] BCDconvertor.v(11) " "Inferred latch for \"temp\[6\]\" at BCDconvertor.v(11)" {  } { { "BCDconvertor.v" "" { Text "C:/Users/Ghait/Desktop/lab3/BCDconvertor.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650319872423 "|BCDconvertor"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[0\] GND " "Pin \"HEX\[0\]\" is stuck at GND" {  } { { "BCDconvertor.v" "" { Text "C:/Users/Ghait/Desktop/lab3/BCDconvertor.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650319872752 "|BCDconvertor|HEX[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[1\] GND " "Pin \"HEX\[1\]\" is stuck at GND" {  } { { "BCDconvertor.v" "" { Text "C:/Users/Ghait/Desktop/lab3/BCDconvertor.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650319872752 "|BCDconvertor|HEX[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[2\] GND " "Pin \"HEX\[2\]\" is stuck at GND" {  } { { "BCDconvertor.v" "" { Text "C:/Users/Ghait/Desktop/lab3/BCDconvertor.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650319872752 "|BCDconvertor|HEX[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[3\] GND " "Pin \"HEX\[3\]\" is stuck at GND" {  } { { "BCDconvertor.v" "" { Text "C:/Users/Ghait/Desktop/lab3/BCDconvertor.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650319872752 "|BCDconvertor|HEX[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[4\] GND " "Pin \"HEX\[4\]\" is stuck at GND" {  } { { "BCDconvertor.v" "" { Text "C:/Users/Ghait/Desktop/lab3/BCDconvertor.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650319872752 "|BCDconvertor|HEX[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[5\] GND " "Pin \"HEX\[5\]\" is stuck at GND" {  } { { "BCDconvertor.v" "" { Text "C:/Users/Ghait/Desktop/lab3/BCDconvertor.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650319872752 "|BCDconvertor|HEX[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[6\] VCC " "Pin \"HEX\[6\]\" is stuck at VCC" {  } { { "BCDconvertor.v" "" { Text "C:/Users/Ghait/Desktop/lab3/BCDconvertor.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650319872752 "|BCDconvertor|HEX[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1650319872752 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1650319872920 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650319872920 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[0\] " "No output dependent on input pin \"in\[0\]\"" {  } { { "BCDconvertor.v" "" { Text "C:/Users/Ghait/Desktop/lab3/BCDconvertor.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650319873036 "|BCDconvertor|in[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[1\] " "No output dependent on input pin \"in\[1\]\"" {  } { { "BCDconvertor.v" "" { Text "C:/Users/Ghait/Desktop/lab3/BCDconvertor.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650319873036 "|BCDconvertor|in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[2\] " "No output dependent on input pin \"in\[2\]\"" {  } { { "BCDconvertor.v" "" { Text "C:/Users/Ghait/Desktop/lab3/BCDconvertor.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650319873036 "|BCDconvertor|in[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[3\] " "No output dependent on input pin \"in\[3\]\"" {  } { { "BCDconvertor.v" "" { Text "C:/Users/Ghait/Desktop/lab3/BCDconvertor.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650319873036 "|BCDconvertor|in[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1650319873036 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11 " "Implemented 11 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1650319873037 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1650319873037 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1650319873037 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4806 " "Peak virtual memory: 4806 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650319873046 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 19 00:11:13 2022 " "Processing ended: Tue Apr 19 00:11:13 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650319873046 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650319873046 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650319873046 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1650319873046 ""}
