{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 12 23:36:09 2022 " "Info: Processing started: Sat Nov 12 23:36:09 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off contador_sincrono -c contador_sincrono --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off contador_sincrono -c contador_sincrono --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_in " "Info: Assuming node \"clk_in\" is an undefined clock" {  } { { "contador_sincrono.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/contador/contador_sincrono.vhd" 9 -1 0 } } { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/pedro/downloads/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_in" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_in register cnt\[0\] register int_aux\[9\] 384.62 MHz 2.6 ns Internal " "Info: Clock \"clk_in\" has Internal fmax of 384.62 MHz between source register \"cnt\[0\]\" and destination register \"int_aux\[9\]\" (period= 2.6 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.386 ns + Longest register register " "Info: + Longest register to register delay is 2.386 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cnt\[0\] 1 REG LCFF_X18_Y35_N3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y35_N3; Fanout = 2; REG Node = 'cnt\[0\]'" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt[0] } "NODE_NAME" } } { "contador_sincrono.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/contador/contador_sincrono.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.309 ns) + CELL(0.393 ns) 0.702 ns Add0~1 2 COMB LCCOMB_X18_Y35_N2 2 " "Info: 2: + IC(0.309 ns) + CELL(0.393 ns) = 0.702 ns; Loc. = LCCOMB_X18_Y35_N2; Fanout = 2; COMB Node = 'Add0~1'" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.702 ns" { cnt[0] Add0~1 } "NODE_NAME" } } { "contador_sincrono.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/contador/contador_sincrono.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.773 ns Add0~3 3 COMB LCCOMB_X18_Y35_N4 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.773 ns; Loc. = LCCOMB_X18_Y35_N4; Fanout = 2; COMB Node = 'Add0~3'" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~1 Add0~3 } "NODE_NAME" } } { "contador_sincrono.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/contador/contador_sincrono.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.844 ns Add0~5 4 COMB LCCOMB_X18_Y35_N6 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 0.844 ns; Loc. = LCCOMB_X18_Y35_N6; Fanout = 2; COMB Node = 'Add0~5'" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~3 Add0~5 } "NODE_NAME" } } { "contador_sincrono.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/contador/contador_sincrono.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.915 ns Add0~7 5 COMB LCCOMB_X18_Y35_N8 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 0.915 ns; Loc. = LCCOMB_X18_Y35_N8; Fanout = 2; COMB Node = 'Add0~7'" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~5 Add0~7 } "NODE_NAME" } } { "contador_sincrono.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/contador/contador_sincrono.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.986 ns Add0~9 6 COMB LCCOMB_X18_Y35_N10 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 0.986 ns; Loc. = LCCOMB_X18_Y35_N10; Fanout = 2; COMB Node = 'Add0~9'" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~7 Add0~9 } "NODE_NAME" } } { "contador_sincrono.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/contador/contador_sincrono.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.057 ns Add0~11 7 COMB LCCOMB_X18_Y35_N12 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.057 ns; Loc. = LCCOMB_X18_Y35_N12; Fanout = 2; COMB Node = 'Add0~11'" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~9 Add0~11 } "NODE_NAME" } } { "contador_sincrono.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/contador/contador_sincrono.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.216 ns Add0~13 8 COMB LCCOMB_X18_Y35_N14 2 " "Info: 8: + IC(0.000 ns) + CELL(0.159 ns) = 1.216 ns; Loc. = LCCOMB_X18_Y35_N14; Fanout = 2; COMB Node = 'Add0~13'" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Add0~11 Add0~13 } "NODE_NAME" } } { "contador_sincrono.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/contador/contador_sincrono.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.287 ns Add0~15 9 COMB LCCOMB_X18_Y35_N16 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.287 ns; Loc. = LCCOMB_X18_Y35_N16; Fanout = 2; COMB Node = 'Add0~15'" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~13 Add0~15 } "NODE_NAME" } } { "contador_sincrono.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/contador/contador_sincrono.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.358 ns Add0~17 10 COMB LCCOMB_X18_Y35_N18 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.358 ns; Loc. = LCCOMB_X18_Y35_N18; Fanout = 2; COMB Node = 'Add0~17'" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~15 Add0~17 } "NODE_NAME" } } { "contador_sincrono.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/contador/contador_sincrono.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.768 ns Add0~18 11 COMB LCCOMB_X18_Y35_N20 2 " "Info: 11: + IC(0.000 ns) + CELL(0.410 ns) = 1.768 ns; Loc. = LCCOMB_X18_Y35_N20; Fanout = 2; COMB Node = 'Add0~18'" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Add0~17 Add0~18 } "NODE_NAME" } } { "contador_sincrono.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/contador/contador_sincrono.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.366 ns) 2.386 ns int_aux\[9\] 12 REG LCFF_X18_Y35_N29 1 " "Info: 12: + IC(0.252 ns) + CELL(0.366 ns) = 2.386 ns; Loc. = LCFF_X18_Y35_N29; Fanout = 1; REG Node = 'int_aux\[9\]'" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.618 ns" { Add0~18 int_aux[9] } "NODE_NAME" } } { "contador_sincrono.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/contador/contador_sincrono.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.825 ns ( 76.49 % ) " "Info: Total cell delay = 1.825 ns ( 76.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.561 ns ( 23.51 % ) " "Info: Total interconnect delay = 0.561 ns ( 23.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.386 ns" { cnt[0] Add0~1 Add0~3 Add0~5 Add0~7 Add0~9 Add0~11 Add0~13 Add0~15 Add0~17 Add0~18 int_aux[9] } "NODE_NAME" } } { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/pedro/downloads/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.386 ns" { cnt[0] {} Add0~1 {} Add0~3 {} Add0~5 {} Add0~7 {} Add0~9 {} Add0~11 {} Add0~13 {} Add0~15 {} Add0~17 {} Add0~18 {} int_aux[9] {} } { 0.000ns 0.309ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.252ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.410ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 2.684 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_in\" to destination register is 2.684 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "contador_sincrono.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/contador/contador_sincrono.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 33 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 33; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "contador_sincrono.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/contador/contador_sincrono.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.537 ns) 2.684 ns int_aux\[9\] 3 REG LCFF_X18_Y35_N29 1 " "Info: 3: + IC(1.030 ns) + CELL(0.537 ns) = 2.684 ns; Loc. = LCFF_X18_Y35_N29; Fanout = 1; REG Node = 'int_aux\[9\]'" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { clk_in~clkctrl int_aux[9] } "NODE_NAME" } } { "contador_sincrono.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/contador/contador_sincrono.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.23 % ) " "Info: Total cell delay = 1.536 ns ( 57.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.148 ns ( 42.77 % ) " "Info: Total interconnect delay = 1.148 ns ( 42.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { clk_in clk_in~clkctrl int_aux[9] } "NODE_NAME" } } { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/pedro/downloads/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} int_aux[9] {} } { 0.000ns 0.000ns 0.118ns 1.030ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 2.684 ns - Longest register " "Info: - Longest clock path from clock \"clk_in\" to source register is 2.684 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "contador_sincrono.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/contador/contador_sincrono.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 33 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 33; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "contador_sincrono.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/contador/contador_sincrono.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.537 ns) 2.684 ns cnt\[0\] 3 REG LCFF_X18_Y35_N3 2 " "Info: 3: + IC(1.030 ns) + CELL(0.537 ns) = 2.684 ns; Loc. = LCFF_X18_Y35_N3; Fanout = 2; REG Node = 'cnt\[0\]'" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { clk_in~clkctrl cnt[0] } "NODE_NAME" } } { "contador_sincrono.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/contador/contador_sincrono.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.23 % ) " "Info: Total cell delay = 1.536 ns ( 57.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.148 ns ( 42.77 % ) " "Info: Total interconnect delay = 1.148 ns ( 42.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { clk_in clk_in~clkctrl cnt[0] } "NODE_NAME" } } { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/pedro/downloads/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} cnt[0] {} } { 0.000ns 0.000ns 0.118ns 1.030ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { clk_in clk_in~clkctrl int_aux[9] } "NODE_NAME" } } { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/pedro/downloads/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} int_aux[9] {} } { 0.000ns 0.000ns 0.118ns 1.030ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { clk_in clk_in~clkctrl cnt[0] } "NODE_NAME" } } { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/pedro/downloads/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} cnt[0] {} } { 0.000ns 0.000ns 0.118ns 1.030ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "contador_sincrono.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/contador/contador_sincrono.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "contador_sincrono.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/contador/contador_sincrono.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.386 ns" { cnt[0] Add0~1 Add0~3 Add0~5 Add0~7 Add0~9 Add0~11 Add0~13 Add0~15 Add0~17 Add0~18 int_aux[9] } "NODE_NAME" } } { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/pedro/downloads/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.386 ns" { cnt[0] {} Add0~1 {} Add0~3 {} Add0~5 {} Add0~7 {} Add0~9 {} Add0~11 {} Add0~13 {} Add0~15 {} Add0~17 {} Add0~18 {} int_aux[9] {} } { 0.000ns 0.309ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.252ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.410ns 0.366ns } "" } } { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { clk_in clk_in~clkctrl int_aux[9] } "NODE_NAME" } } { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/pedro/downloads/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} int_aux[9] {} } { 0.000ns 0.000ns 0.118ns 1.030ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { clk_in clk_in~clkctrl cnt[0] } "NODE_NAME" } } { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/pedro/downloads/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} cnt[0] {} } { 0.000ns 0.000ns 0.118ns 1.030ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "cnt\[0\] cnt_ena clk_in 4.828 ns register " "Info: tsu for register \"cnt\[0\]\" (data pin = \"cnt_ena\", clock pin = \"clk_in\") is 4.828 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.548 ns + Longest pin register " "Info: + Longest pin to register delay is 7.548 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns cnt_ena 1 PIN PIN_J13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_J13; Fanout = 1; PIN Node = 'cnt_ena'" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt_ena } "NODE_NAME" } } { "contador_sincrono.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/contador/contador_sincrono.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.254 ns) + CELL(0.420 ns) 6.504 ns int_aux\[0\]~0 2 COMB LCCOMB_X19_Y35_N14 22 " "Info: 2: + IC(5.254 ns) + CELL(0.420 ns) = 6.504 ns; Loc. = LCCOMB_X19_Y35_N14; Fanout = 22; COMB Node = 'int_aux\[0\]~0'" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.674 ns" { cnt_ena int_aux[0]~0 } "NODE_NAME" } } { "contador_sincrono.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/contador/contador_sincrono.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.384 ns) + CELL(0.660 ns) 7.548 ns cnt\[0\] 3 REG LCFF_X18_Y35_N3 2 " "Info: 3: + IC(0.384 ns) + CELL(0.660 ns) = 7.548 ns; Loc. = LCFF_X18_Y35_N3; Fanout = 2; REG Node = 'cnt\[0\]'" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.044 ns" { int_aux[0]~0 cnt[0] } "NODE_NAME" } } { "contador_sincrono.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/contador/contador_sincrono.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.910 ns ( 25.30 % ) " "Info: Total cell delay = 1.910 ns ( 25.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.638 ns ( 74.70 % ) " "Info: Total interconnect delay = 5.638 ns ( 74.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.548 ns" { cnt_ena int_aux[0]~0 cnt[0] } "NODE_NAME" } } { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/pedro/downloads/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.548 ns" { cnt_ena {} cnt_ena~combout {} int_aux[0]~0 {} cnt[0] {} } { 0.000ns 0.000ns 5.254ns 0.384ns } { 0.000ns 0.830ns 0.420ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "contador_sincrono.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/contador/contador_sincrono.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 2.684 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_in\" to destination register is 2.684 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "contador_sincrono.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/contador/contador_sincrono.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 33 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 33; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "contador_sincrono.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/contador/contador_sincrono.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.537 ns) 2.684 ns cnt\[0\] 3 REG LCFF_X18_Y35_N3 2 " "Info: 3: + IC(1.030 ns) + CELL(0.537 ns) = 2.684 ns; Loc. = LCFF_X18_Y35_N3; Fanout = 2; REG Node = 'cnt\[0\]'" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { clk_in~clkctrl cnt[0] } "NODE_NAME" } } { "contador_sincrono.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/contador/contador_sincrono.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.23 % ) " "Info: Total cell delay = 1.536 ns ( 57.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.148 ns ( 42.77 % ) " "Info: Total interconnect delay = 1.148 ns ( 42.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { clk_in clk_in~clkctrl cnt[0] } "NODE_NAME" } } { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/pedro/downloads/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} cnt[0] {} } { 0.000ns 0.000ns 0.118ns 1.030ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.548 ns" { cnt_ena int_aux[0]~0 cnt[0] } "NODE_NAME" } } { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/pedro/downloads/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.548 ns" { cnt_ena {} cnt_ena~combout {} int_aux[0]~0 {} cnt[0] {} } { 0.000ns 0.000ns 5.254ns 0.384ns } { 0.000ns 0.830ns 0.420ns 0.660ns } "" } } { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { clk_in clk_in~clkctrl cnt[0] } "NODE_NAME" } } { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/pedro/downloads/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} cnt[0] {} } { 0.000ns 0.000ns 0.118ns 1.030ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_in cnt_out\[5\] int_aux\[5\] 9.337 ns register " "Info: tco from clock \"clk_in\" to destination pin \"cnt_out\[5\]\" through register \"int_aux\[5\]\" is 9.337 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 2.686 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to source register is 2.686 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "contador_sincrono.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/contador/contador_sincrono.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 33 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 33; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "contador_sincrono.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/contador/contador_sincrono.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.537 ns) 2.686 ns int_aux\[5\] 3 REG LCFF_X19_Y35_N5 1 " "Info: 3: + IC(1.032 ns) + CELL(0.537 ns) = 2.686 ns; Loc. = LCFF_X19_Y35_N5; Fanout = 1; REG Node = 'int_aux\[5\]'" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { clk_in~clkctrl int_aux[5] } "NODE_NAME" } } { "contador_sincrono.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/contador/contador_sincrono.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.19 % ) " "Info: Total cell delay = 1.536 ns ( 57.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.150 ns ( 42.81 % ) " "Info: Total interconnect delay = 1.150 ns ( 42.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.686 ns" { clk_in clk_in~clkctrl int_aux[5] } "NODE_NAME" } } { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/pedro/downloads/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.686 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} int_aux[5] {} } { 0.000ns 0.000ns 0.118ns 1.032ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "contador_sincrono.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/contador/contador_sincrono.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.401 ns + Longest register pin " "Info: + Longest register to pin delay is 6.401 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns int_aux\[5\] 1 REG LCFF_X19_Y35_N5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y35_N5; Fanout = 1; REG Node = 'int_aux\[5\]'" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { int_aux[5] } "NODE_NAME" } } { "contador_sincrono.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/contador/contador_sincrono.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.739 ns) + CELL(2.662 ns) 6.401 ns cnt_out\[5\] 2 PIN PIN_D26 0 " "Info: 2: + IC(3.739 ns) + CELL(2.662 ns) = 6.401 ns; Loc. = PIN_D26; Fanout = 0; PIN Node = 'cnt_out\[5\]'" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.401 ns" { int_aux[5] cnt_out[5] } "NODE_NAME" } } { "contador_sincrono.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/contador/contador_sincrono.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.662 ns ( 41.59 % ) " "Info: Total cell delay = 2.662 ns ( 41.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.739 ns ( 58.41 % ) " "Info: Total interconnect delay = 3.739 ns ( 58.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.401 ns" { int_aux[5] cnt_out[5] } "NODE_NAME" } } { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/pedro/downloads/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.401 ns" { int_aux[5] {} cnt_out[5] {} } { 0.000ns 3.739ns } { 0.000ns 2.662ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.686 ns" { clk_in clk_in~clkctrl int_aux[5] } "NODE_NAME" } } { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/pedro/downloads/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.686 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} int_aux[5] {} } { 0.000ns 0.000ns 0.118ns 1.032ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.401 ns" { int_aux[5] cnt_out[5] } "NODE_NAME" } } { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/pedro/downloads/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.401 ns" { int_aux[5] {} cnt_out[5] {} } { 0.000ns 3.739ns } { 0.000ns 2.662ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "next_cnt_out\[9\]~reg0 load_ena clk_in 0.481 ns register " "Info: th for register \"next_cnt_out\[9\]~reg0\" (data pin = \"load_ena\", clock pin = \"clk_in\") is 0.481 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 2.697 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to destination register is 2.697 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "contador_sincrono.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/contador/contador_sincrono.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 33 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 33; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "contador_sincrono.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/contador/contador_sincrono.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.043 ns) + CELL(0.537 ns) 2.697 ns next_cnt_out\[9\]~reg0 3 REG LCFF_X27_Y35_N1 1 " "Info: 3: + IC(1.043 ns) + CELL(0.537 ns) = 2.697 ns; Loc. = LCFF_X27_Y35_N1; Fanout = 1; REG Node = 'next_cnt_out\[9\]~reg0'" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { clk_in~clkctrl next_cnt_out[9]~reg0 } "NODE_NAME" } } { "contador_sincrono.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/contador/contador_sincrono.vhd" 27 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 56.95 % ) " "Info: Total cell delay = 1.536 ns ( 56.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.161 ns ( 43.05 % ) " "Info: Total interconnect delay = 1.161 ns ( 43.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.697 ns" { clk_in clk_in~clkctrl next_cnt_out[9]~reg0 } "NODE_NAME" } } { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/pedro/downloads/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.697 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} next_cnt_out[9]~reg0 {} } { 0.000ns 0.000ns 0.118ns 1.043ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "contador_sincrono.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/contador/contador_sincrono.vhd" 27 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.482 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.482 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns load_ena 1 PIN PIN_D13 12 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 12; PIN Node = 'load_ena'" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { load_ena } "NODE_NAME" } } { "contador_sincrono.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/contador/contador_sincrono.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.843 ns) + CELL(0.660 ns) 2.482 ns next_cnt_out\[9\]~reg0 2 REG LCFF_X27_Y35_N1 1 " "Info: 2: + IC(0.843 ns) + CELL(0.660 ns) = 2.482 ns; Loc. = LCFF_X27_Y35_N1; Fanout = 1; REG Node = 'next_cnt_out\[9\]~reg0'" {  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.503 ns" { load_ena next_cnt_out[9]~reg0 } "NODE_NAME" } } { "contador_sincrono.vhd" "" { Text "C:/Users/Pedro/Documents/GitHub/Trabalho_Sistemas_Reconfiguraveis_ULA/contador/contador_sincrono.vhd" 27 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.639 ns ( 66.04 % ) " "Info: Total cell delay = 1.639 ns ( 66.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.843 ns ( 33.96 % ) " "Info: Total interconnect delay = 0.843 ns ( 33.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { load_ena next_cnt_out[9]~reg0 } "NODE_NAME" } } { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/pedro/downloads/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { load_ena {} load_ena~combout {} next_cnt_out[9]~reg0 {} } { 0.000ns 0.000ns 0.843ns } { 0.000ns 0.979ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.697 ns" { clk_in clk_in~clkctrl next_cnt_out[9]~reg0 } "NODE_NAME" } } { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/pedro/downloads/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.697 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} next_cnt_out[9]~reg0 {} } { 0.000ns 0.000ns 0.118ns 1.043ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/pedro/downloads/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { load_ena next_cnt_out[9]~reg0 } "NODE_NAME" } } { "c:/users/pedro/downloads/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/pedro/downloads/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { load_ena {} load_ena~combout {} next_cnt_out[9]~reg0 {} } { 0.000ns 0.000ns 0.843ns } { 0.000ns 0.979ns 0.660ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "173 " "Info: Peak virtual memory: 173 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 12 23:36:10 2022 " "Info: Processing ended: Sat Nov 12 23:36:10 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
