{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670421539847 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670421539853 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2017  Intel Corporation. All rights reserved. " "Copyright (C) 2017  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670421539853 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670421539853 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and its AMPP partner logic  " "and other software and tools, and its AMPP partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670421539853 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670421539853 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670421539853 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670421539853 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670421539853 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670421539853 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670421539853 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670421539853 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670421539853 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670421539853 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details. " "refer to the applicable agreement for further details." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670421539853 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec  7 14:58:59 2022 " "Processing started: Wed Dec  7 14:58:59 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670421539853 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670421539853 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670421539855 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1670421540938 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Analysis & Synthesis" 0 -1 1670421540938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/hw/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670421566402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670421566402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/platform.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/platform.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 platform-rtl " "Found design unit 1: platform-rtl" {  } { { "../qsys/platform/synthesis/platform.vhd" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/platform.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670421567043 ""} { "Info" "ISGN_ENTITY_NAME" "1 platform " "Found entity 1: platform" {  } { { "../qsys/platform/synthesis/platform.vhd" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/platform.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670421567043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670421567043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/platform_rst_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/platform_rst_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 platform_rst_controller-rtl " "Found design unit 1: platform_rst_controller-rtl" {  } { { "../qsys/platform/synthesis/platform_rst_controller.vhd" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/platform_rst_controller.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670421567048 ""} { "Info" "ISGN_ENTITY_NAME" "1 platform_rst_controller " "Found entity 1: platform_rst_controller" {  } { { "../qsys/platform/synthesis/platform_rst_controller.vhd" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/platform_rst_controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670421567048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670421567048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/platform_rst_controller_002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/platform_rst_controller_002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 platform_rst_controller_002-rtl " "Found design unit 1: platform_rst_controller_002-rtl" {  } { { "../qsys/platform/synthesis/platform_rst_controller_002.vhd" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/platform_rst_controller_002.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670421567053 ""} { "Info" "ISGN_ENTITY_NAME" "1 platform_rst_controller_002 " "Found entity 1: platform_rst_controller_002" {  } { { "../qsys/platform/synthesis/platform_rst_controller_002.vhd" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/platform_rst_controller_002.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670421567053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670421567053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "../qsys/platform/synthesis/submodules/altera_reset_controller.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670421567060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670421567060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "../qsys/platform/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670421567063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670421567063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file /media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_irq_mapper " "Found entity 1: platform_irq_mapper" {  } { { "../qsys/platform/synthesis/submodules/platform_irq_mapper.sv" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670421567068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670421567068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0 " "Found entity 1: platform_mm_interconnect_0" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670421567118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670421567118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter_005.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter_005.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0_avalon_st_adapter_005 " "Found entity 1: platform_mm_interconnect_0_avalon_st_adapter_005" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter_005.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter_005.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670421567123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670421567123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 " "Found entity 1: platform_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670421567126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670421567126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0_avalon_st_adapter " "Found entity 1: platform_mm_interconnect_0_avalon_st_adapter" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670421567134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670421567134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670421567139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670421567139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "../qsys/platform/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670421567144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670421567144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "../qsys/platform/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670421567155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670421567155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "../qsys/platform/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670421567159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670421567159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "../qsys/platform/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670421567166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670421567166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "../qsys/platform/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670421567184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670421567184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file /media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "../qsys/platform/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670421567193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670421567193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file /media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "../qsys/platform/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670421567197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670421567197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file /media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0_rsp_mux_001 " "Found entity 1: platform_mm_interconnect_0_rsp_mux_001" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670421567202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670421567202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file /media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "../qsys/platform/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670421567207 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "../qsys/platform/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670421567207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670421567207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0_rsp_mux " "Found entity 1: platform_mm_interconnect_0_rsp_mux" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_mux.sv" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670421567220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670421567220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file /media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0_rsp_demux_002 " "Found entity 1: platform_mm_interconnect_0_rsp_demux_002" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_demux_002.sv" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670421567224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670421567224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0_rsp_demux " "Found entity 1: platform_mm_interconnect_0_rsp_demux" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_demux.sv" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670421567229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670421567229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file /media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0_cmd_mux_001 " "Found entity 1: platform_mm_interconnect_0_cmd_mux_001" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_mux_001.sv" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670421567237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670421567237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0_cmd_mux " "Found entity 1: platform_mm_interconnect_0_cmd_mux" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_mux.sv" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670421567245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670421567245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file /media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0_cmd_demux_001 " "Found entity 1: platform_mm_interconnect_0_cmd_demux_001" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670421567250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670421567250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0_cmd_demux " "Found entity 1: platform_mm_interconnect_0_cmd_demux" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_demux.sv" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670421567259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670421567259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "../qsys/platform/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670421567263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670421567263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file /media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "../qsys/platform/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670421567271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670421567271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file /media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "../qsys/platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670421567291 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "../qsys/platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670421567291 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "../qsys/platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670421567291 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "../qsys/platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670421567291 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "../qsys/platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670421567291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670421567291 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "../qsys/platform/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670421567313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file /media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "../qsys/platform/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670421567321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670421567321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "../qsys/platform/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670421567326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670421567326 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "../qsys/platform/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670421567329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "../qsys/platform/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670421567334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670421567334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "../qsys/platform/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670421567339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670421567339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file /media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "../qsys/platform/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670421567342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670421567342 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel platform_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at platform_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0_router_007.sv" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670421567346 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel platform_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at platform_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0_router_007.sv" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670421567346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file /media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0_router_007_default_decode " "Found entity 1: platform_mm_interconnect_0_router_007_default_decode" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0_router_007.sv" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670421567347 ""} { "Info" "ISGN_ENTITY_NAME" "2 platform_mm_interconnect_0_router_007 " "Found entity 2: platform_mm_interconnect_0_router_007" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0_router_007.sv" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670421567347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670421567347 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel platform_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at platform_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0_router_003.sv" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670421567356 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel platform_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at platform_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0_router_003.sv" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670421567356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file /media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0_router_003_default_decode " "Found entity 1: platform_mm_interconnect_0_router_003_default_decode" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0_router_003.sv" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670421567358 ""} { "Info" "ISGN_ENTITY_NAME" "2 platform_mm_interconnect_0_router_003 " "Found entity 2: platform_mm_interconnect_0_router_003" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0_router_003.sv" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670421567358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670421567358 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel platform_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at platform_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0_router_002.sv" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670421567361 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel platform_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at platform_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0_router_002.sv" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670421567361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file /media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0_router_002_default_decode " "Found entity 1: platform_mm_interconnect_0_router_002_default_decode" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0_router_002.sv" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670421567362 ""} { "Info" "ISGN_ENTITY_NAME" "2 platform_mm_interconnect_0_router_002 " "Found entity 2: platform_mm_interconnect_0_router_002" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0_router_002.sv" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670421567362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670421567362 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel platform_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at platform_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0_router_001.sv" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670421567370 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel platform_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at platform_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0_router_001.sv" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670421567370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file /media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0_router_001_default_decode " "Found entity 1: platform_mm_interconnect_0_router_001_default_decode" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0_router_001.sv" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670421567372 ""} { "Info" "ISGN_ENTITY_NAME" "2 platform_mm_interconnect_0_router_001 " "Found entity 2: platform_mm_interconnect_0_router_001" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0_router_001.sv" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670421567372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670421567372 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel platform_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at platform_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0_router.sv" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670421567375 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel platform_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at platform_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0_router.sv" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670421567375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file /media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0_router_default_decode " "Found entity 1: platform_mm_interconnect_0_router_default_decode" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0_router.sv" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670421567377 ""} { "Info" "ISGN_ENTITY_NAME" "2 platform_mm_interconnect_0_router " "Found entity 2: platform_mm_interconnect_0_router" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0_router.sv" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670421567377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670421567377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "../qsys/platform/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670421567390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670421567390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file /media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "../qsys/platform/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670421567402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670421567402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file /media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "../qsys/platform/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670421567409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670421567409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "../qsys/platform/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670421567420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670421567420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "../qsys/platform/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670421567426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670421567426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_sys_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_sys_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_sys_timer " "Found entity 1: platform_sys_timer" {  } { { "../qsys/platform/synthesis/submodules/platform_sys_timer.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_sys_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670421567435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670421567435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_switch.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_switch.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_switch " "Found entity 1: platform_switch" {  } { { "../qsys/platform/synthesis/submodules/platform_switch.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_switch.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670421567439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670421567439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file /media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_sdram_input_efifo_module " "Found entity 1: platform_sdram_input_efifo_module" {  } { { "../qsys/platform/synthesis/submodules/platform_sdram.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670421567450 ""} { "Info" "ISGN_ENTITY_NAME" "2 platform_sdram " "Found entity 2: platform_sdram" {  } { { "../qsys/platform/synthesis/submodules/platform_sdram.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670421567450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670421567450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_onchip_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_onchip_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_onchip_memory " "Found entity 1: platform_onchip_memory" {  } { { "../qsys/platform/synthesis/submodules/platform_onchip_memory.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_onchip_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670421567456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670421567456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_led.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_led " "Found entity 1: platform_led" {  } { { "../qsys/platform/synthesis/submodules/platform_led.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670421567462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670421567462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file /media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_jtag_uart_sim_scfifo_w " "Found entity 1: platform_jtag_uart_sim_scfifo_w" {  } { { "../qsys/platform/synthesis/submodules/platform_jtag_uart.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670421567474 ""} { "Info" "ISGN_ENTITY_NAME" "2 platform_jtag_uart_scfifo_w " "Found entity 2: platform_jtag_uart_scfifo_w" {  } { { "../qsys/platform/synthesis/submodules/platform_jtag_uart.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670421567474 ""} { "Info" "ISGN_ENTITY_NAME" "3 platform_jtag_uart_sim_scfifo_r " "Found entity 3: platform_jtag_uart_sim_scfifo_r" {  } { { "../qsys/platform/synthesis/submodules/platform_jtag_uart.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670421567474 ""} { "Info" "ISGN_ENTITY_NAME" "4 platform_jtag_uart_scfifo_r " "Found entity 4: platform_jtag_uart_scfifo_r" {  } { { "../qsys/platform/synthesis/submodules/platform_jtag_uart.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670421567474 ""} { "Info" "ISGN_ENTITY_NAME" "5 platform_jtag_uart " "Found entity 5: platform_jtag_uart" {  } { { "../qsys/platform/synthesis/submodules/platform_jtag_uart.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670421567474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670421567474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_hex0.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_hex0.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_hex0 " "Found entity 1: platform_hex0" {  } { { "../qsys/platform/synthesis/submodules/platform_hex0.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_hex0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670421567486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670421567486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_cpu " "Found entity 1: platform_cpu" {  } { { "../qsys/platform/synthesis/submodules/platform_cpu.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670421567492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670421567492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_cpu_cpu_debug_slave_sysclk " "Found entity 1: platform_cpu_cpu_debug_slave_sysclk" {  } { { "../qsys/platform/synthesis/submodules/platform_cpu_cpu_debug_slave_sysclk.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670421567497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670421567497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_cpu_cpu_debug_slave_wrapper " "Found entity 1: platform_cpu_cpu_debug_slave_wrapper" {  } { { "../qsys/platform/synthesis/submodules/platform_cpu_cpu_debug_slave_wrapper.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670421567501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670421567501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_cpu_cpu_debug_slave_tck " "Found entity 1: platform_cpu_cpu_debug_slave_tck" {  } { { "../qsys/platform/synthesis/submodules/platform_cpu_cpu_debug_slave_tck.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670421567506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670421567506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_cpu_cpu_test_bench " "Found entity 1: platform_cpu_cpu_test_bench" {  } { { "../qsys/platform/synthesis/submodules/platform_cpu_cpu_test_bench.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670421567519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670421567519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_cpu_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file /media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_cpu_cpu_register_bank_a_module " "Found entity 1: platform_cpu_cpu_register_bank_a_module" {  } { { "../qsys/platform/synthesis/submodules/platform_cpu_cpu.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670421567560 ""} { "Info" "ISGN_ENTITY_NAME" "2 platform_cpu_cpu_register_bank_b_module " "Found entity 2: platform_cpu_cpu_register_bank_b_module" {  } { { "../qsys/platform/synthesis/submodules/platform_cpu_cpu.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_cpu_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670421567560 ""} { "Info" "ISGN_ENTITY_NAME" "3 platform_cpu_cpu_nios2_oci_debug " "Found entity 3: platform_cpu_cpu_nios2_oci_debug" {  } { { "../qsys/platform/synthesis/submodules/platform_cpu_cpu.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_cpu_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670421567560 ""} { "Info" "ISGN_ENTITY_NAME" "4 platform_cpu_cpu_nios2_oci_break " "Found entity 4: platform_cpu_cpu_nios2_oci_break" {  } { { "../qsys/platform/synthesis/submodules/platform_cpu_cpu.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_cpu_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670421567560 ""} { "Info" "ISGN_ENTITY_NAME" "5 platform_cpu_cpu_nios2_oci_xbrk " "Found entity 5: platform_cpu_cpu_nios2_oci_xbrk" {  } { { "../qsys/platform/synthesis/submodules/platform_cpu_cpu.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_cpu_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670421567560 ""} { "Info" "ISGN_ENTITY_NAME" "6 platform_cpu_cpu_nios2_oci_dbrk " "Found entity 6: platform_cpu_cpu_nios2_oci_dbrk" {  } { { "../qsys/platform/synthesis/submodules/platform_cpu_cpu.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_cpu_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670421567560 ""} { "Info" "ISGN_ENTITY_NAME" "7 platform_cpu_cpu_nios2_oci_itrace " "Found entity 7: platform_cpu_cpu_nios2_oci_itrace" {  } { { "../qsys/platform/synthesis/submodules/platform_cpu_cpu.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_cpu_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670421567560 ""} { "Info" "ISGN_ENTITY_NAME" "8 platform_cpu_cpu_nios2_oci_td_mode " "Found entity 8: platform_cpu_cpu_nios2_oci_td_mode" {  } { { "../qsys/platform/synthesis/submodules/platform_cpu_cpu.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_cpu_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670421567560 ""} { "Info" "ISGN_ENTITY_NAME" "9 platform_cpu_cpu_nios2_oci_dtrace " "Found entity 9: platform_cpu_cpu_nios2_oci_dtrace" {  } { { "../qsys/platform/synthesis/submodules/platform_cpu_cpu.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_cpu_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670421567560 ""} { "Info" "ISGN_ENTITY_NAME" "10 platform_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: platform_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "../qsys/platform/synthesis/submodules/platform_cpu_cpu.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_cpu_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670421567560 ""} { "Info" "ISGN_ENTITY_NAME" "11 platform_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: platform_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "../qsys/platform/synthesis/submodules/platform_cpu_cpu.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_cpu_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670421567560 ""} { "Info" "ISGN_ENTITY_NAME" "12 platform_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: platform_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "../qsys/platform/synthesis/submodules/platform_cpu_cpu.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_cpu_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670421567560 ""} { "Info" "ISGN_ENTITY_NAME" "13 platform_cpu_cpu_nios2_oci_fifo " "Found entity 13: platform_cpu_cpu_nios2_oci_fifo" {  } { { "../qsys/platform/synthesis/submodules/platform_cpu_cpu.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_cpu_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670421567560 ""} { "Info" "ISGN_ENTITY_NAME" "14 platform_cpu_cpu_nios2_oci_pib " "Found entity 14: platform_cpu_cpu_nios2_oci_pib" {  } { { "../qsys/platform/synthesis/submodules/platform_cpu_cpu.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_cpu_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670421567560 ""} { "Info" "ISGN_ENTITY_NAME" "15 platform_cpu_cpu_nios2_oci_im " "Found entity 15: platform_cpu_cpu_nios2_oci_im" {  } { { "../qsys/platform/synthesis/submodules/platform_cpu_cpu.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_cpu_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670421567560 ""} { "Info" "ISGN_ENTITY_NAME" "16 platform_cpu_cpu_nios2_performance_monitors " "Found entity 16: platform_cpu_cpu_nios2_performance_monitors" {  } { { "../qsys/platform/synthesis/submodules/platform_cpu_cpu.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_cpu_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670421567560 ""} { "Info" "ISGN_ENTITY_NAME" "17 platform_cpu_cpu_nios2_avalon_reg " "Found entity 17: platform_cpu_cpu_nios2_avalon_reg" {  } { { "../qsys/platform/synthesis/submodules/platform_cpu_cpu.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_cpu_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670421567560 ""} { "Info" "ISGN_ENTITY_NAME" "18 platform_cpu_cpu_ociram_sp_ram_module " "Found entity 18: platform_cpu_cpu_ociram_sp_ram_module" {  } { { "../qsys/platform/synthesis/submodules/platform_cpu_cpu.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_cpu_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670421567560 ""} { "Info" "ISGN_ENTITY_NAME" "19 platform_cpu_cpu_nios2_ocimem " "Found entity 19: platform_cpu_cpu_nios2_ocimem" {  } { { "../qsys/platform/synthesis/submodules/platform_cpu_cpu.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_cpu_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670421567560 ""} { "Info" "ISGN_ENTITY_NAME" "20 platform_cpu_cpu_nios2_oci " "Found entity 20: platform_cpu_cpu_nios2_oci" {  } { { "../qsys/platform/synthesis/submodules/platform_cpu_cpu.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_cpu_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670421567560 ""} { "Info" "ISGN_ENTITY_NAME" "21 platform_cpu_cpu " "Found entity 21: platform_cpu_cpu" {  } { { "../qsys/platform/synthesis/submodules/platform_cpu_cpu.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_cpu_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670421567560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670421567560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_button.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_button.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_button " "Found entity 1: platform_button" {  } { { "../qsys/platform/synthesis/submodules/platform_button.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_button.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670421567567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670421567567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_altpll_0.v 4 4 " "Found 4 design units, including 4 entities, in source file /media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_altpll_0_dffpipe_l2c " "Found entity 1: platform_altpll_0_dffpipe_l2c" {  } { { "../qsys/platform/synthesis/submodules/platform_altpll_0.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_altpll_0.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670421567579 ""} { "Info" "ISGN_ENTITY_NAME" "2 platform_altpll_0_stdsync_sv6 " "Found entity 2: platform_altpll_0_stdsync_sv6" {  } { { "../qsys/platform/synthesis/submodules/platform_altpll_0.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_altpll_0.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670421567579 ""} { "Info" "ISGN_ENTITY_NAME" "3 platform_altpll_0_altpll_3h92 " "Found entity 3: platform_altpll_0_altpll_3h92" {  } { { "../qsys/platform/synthesis/submodules/platform_altpll_0.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_altpll_0.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670421567579 ""} { "Info" "ISGN_ENTITY_NAME" "4 platform_altpll_0 " "Found entity 4: platform_altpll_0" {  } { { "../qsys/platform/synthesis/submodules/platform_altpll_0.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_altpll_0.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670421567579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670421567579 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "platform_sdram.v(318) " "Verilog HDL or VHDL warning at platform_sdram.v(318): conditional expression evaluates to a constant" {  } { { "../qsys/platform/synthesis/submodules/platform_sdram.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1670421567666 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "platform_sdram.v(328) " "Verilog HDL or VHDL warning at platform_sdram.v(328): conditional expression evaluates to a constant" {  } { { "../qsys/platform/synthesis/submodules/platform_sdram.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1670421567666 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "platform_sdram.v(338) " "Verilog HDL or VHDL warning at platform_sdram.v(338): conditional expression evaluates to a constant" {  } { { "../qsys/platform/synthesis/submodules/platform_sdram.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1670421567666 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "platform_sdram.v(682) " "Verilog HDL or VHDL warning at platform_sdram.v(682): conditional expression evaluates to a constant" {  } { { "../qsys/platform/synthesis/submodules/platform_sdram.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1670421567668 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670421567886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform platform:u0 " "Elaborating entity \"platform\" for hierarchy \"platform:u0\"" {  } { { "top.v" "u0" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/hw/top.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421567924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_altpll_0 platform:u0\|platform_altpll_0:altpll_0 " "Elaborating entity \"platform_altpll_0\" for hierarchy \"platform:u0\|platform_altpll_0:altpll_0\"" {  } { { "../qsys/platform/synthesis/platform.vhd" "altpll_0" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/platform.vhd" 577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421568036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_altpll_0_stdsync_sv6 platform:u0\|platform_altpll_0:altpll_0\|platform_altpll_0_stdsync_sv6:stdsync2 " "Elaborating entity \"platform_altpll_0_stdsync_sv6\" for hierarchy \"platform:u0\|platform_altpll_0:altpll_0\|platform_altpll_0_stdsync_sv6:stdsync2\"" {  } { { "../qsys/platform/synthesis/submodules/platform_altpll_0.v" "stdsync2" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_altpll_0.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421568052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_altpll_0_dffpipe_l2c platform:u0\|platform_altpll_0:altpll_0\|platform_altpll_0_stdsync_sv6:stdsync2\|platform_altpll_0_dffpipe_l2c:dffpipe3 " "Elaborating entity \"platform_altpll_0_dffpipe_l2c\" for hierarchy \"platform:u0\|platform_altpll_0:altpll_0\|platform_altpll_0_stdsync_sv6:stdsync2\|platform_altpll_0_dffpipe_l2c:dffpipe3\"" {  } { { "../qsys/platform/synthesis/submodules/platform_altpll_0.v" "dffpipe3" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_altpll_0.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421568060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_altpll_0_altpll_3h92 platform:u0\|platform_altpll_0:altpll_0\|platform_altpll_0_altpll_3h92:sd1 " "Elaborating entity \"platform_altpll_0_altpll_3h92\" for hierarchy \"platform:u0\|platform_altpll_0:altpll_0\|platform_altpll_0_altpll_3h92:sd1\"" {  } { { "../qsys/platform/synthesis/submodules/platform_altpll_0.v" "sd1" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_altpll_0.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421568078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_button platform:u0\|platform_button:button " "Elaborating entity \"platform_button\" for hierarchy \"platform:u0\|platform_button:button\"" {  } { { "../qsys/platform/synthesis/platform.vhd" "button" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/platform.vhd" 605 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421568120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_cpu platform:u0\|platform_cpu:cpu " "Elaborating entity \"platform_cpu\" for hierarchy \"platform:u0\|platform_cpu:cpu\"" {  } { { "../qsys/platform/synthesis/platform.vhd" "cpu" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/platform.vhd" 614 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421568140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_cpu_cpu platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu " "Elaborating entity \"platform_cpu_cpu\" for hierarchy \"platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\"" {  } { { "../qsys/platform/synthesis/submodules/platform_cpu.v" "cpu" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_cpu.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421568174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_cpu_cpu_test_bench platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_test_bench:the_platform_cpu_cpu_test_bench " "Elaborating entity \"platform_cpu_cpu_test_bench\" for hierarchy \"platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_test_bench:the_platform_cpu_cpu_test_bench\"" {  } { { "../qsys/platform/synthesis/submodules/platform_cpu_cpu.v" "the_platform_cpu_cpu_test_bench" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_cpu_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421568376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_cpu_cpu_register_bank_a_module platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_register_bank_a_module:platform_cpu_cpu_register_bank_a " "Elaborating entity \"platform_cpu_cpu_register_bank_a_module\" for hierarchy \"platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_register_bank_a_module:platform_cpu_cpu_register_bank_a\"" {  } { { "../qsys/platform/synthesis/submodules/platform_cpu_cpu.v" "platform_cpu_cpu_register_bank_a" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_cpu_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421568403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_register_bank_a_module:platform_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_register_bank_a_module:platform_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "../qsys/platform/synthesis/submodules/platform_cpu_cpu.v" "the_altsyncram" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_cpu_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421568583 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_register_bank_a_module:platform_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_register_bank_a_module:platform_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "../qsys/platform/synthesis/submodules/platform_cpu_cpu.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_cpu_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421568607 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_register_bank_a_module:platform_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_register_bank_a_module:platform_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670421568607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670421568607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670421568607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670421568607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670421568607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670421568607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670421568607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670421568607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670421568607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670421568607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670421568607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670421568607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670421568607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670421568607 ""}  } { { "../qsys/platform/synthesis/submodules/platform_cpu_cpu.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_cpu_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670421568607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/hw/db/altsyncram_s0c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670421568720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670421568720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_register_bank_a_module:platform_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_register_bank_a_module:platform_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/js/altera/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421568721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_cpu_cpu_register_bank_b_module platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_register_bank_b_module:platform_cpu_cpu_register_bank_b " "Elaborating entity \"platform_cpu_cpu_register_bank_b_module\" for hierarchy \"platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_register_bank_b_module:platform_cpu_cpu_register_bank_b\"" {  } { { "../qsys/platform/synthesis/submodules/platform_cpu_cpu.v" "platform_cpu_cpu_register_bank_b" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_cpu_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421568769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_cpu_cpu_nios2_oci platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci " "Elaborating entity \"platform_cpu_cpu_nios2_oci\" for hierarchy \"platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\"" {  } { { "../qsys/platform/synthesis/submodules/platform_cpu_cpu.v" "the_platform_cpu_cpu_nios2_oci" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_cpu_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421568802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_cpu_cpu_nios2_oci_debug platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_oci_debug:the_platform_cpu_cpu_nios2_oci_debug " "Elaborating entity \"platform_cpu_cpu_nios2_oci_debug\" for hierarchy \"platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_oci_debug:the_platform_cpu_cpu_nios2_oci_debug\"" {  } { { "../qsys/platform/synthesis/submodules/platform_cpu_cpu.v" "the_platform_cpu_cpu_nios2_oci_debug" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_cpu_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421568860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_oci_debug:the_platform_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_oci_debug:the_platform_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "../qsys/platform/synthesis/submodules/platform_cpu_cpu.v" "the_altera_std_synchronizer" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_cpu_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421568899 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_oci_debug:the_platform_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_oci_debug:the_platform_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "../qsys/platform/synthesis/submodules/platform_cpu_cpu.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_cpu_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421568910 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_oci_debug:the_platform_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_oci_debug:the_platform_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670421568911 ""}  } { { "../qsys/platform/synthesis/submodules/platform_cpu_cpu.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_cpu_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670421568911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_cpu_cpu_nios2_oci_break platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_oci_break:the_platform_cpu_cpu_nios2_oci_break " "Elaborating entity \"platform_cpu_cpu_nios2_oci_break\" for hierarchy \"platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_oci_break:the_platform_cpu_cpu_nios2_oci_break\"" {  } { { "../qsys/platform/synthesis/submodules/platform_cpu_cpu.v" "the_platform_cpu_cpu_nios2_oci_break" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_cpu_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421568923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_cpu_cpu_nios2_oci_xbrk platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_oci_xbrk:the_platform_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"platform_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_oci_xbrk:the_platform_cpu_cpu_nios2_oci_xbrk\"" {  } { { "../qsys/platform/synthesis/submodules/platform_cpu_cpu.v" "the_platform_cpu_cpu_nios2_oci_xbrk" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_cpu_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421569017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_cpu_cpu_nios2_oci_dbrk platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_oci_dbrk:the_platform_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"platform_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_oci_dbrk:the_platform_cpu_cpu_nios2_oci_dbrk\"" {  } { { "../qsys/platform/synthesis/submodules/platform_cpu_cpu.v" "the_platform_cpu_cpu_nios2_oci_dbrk" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_cpu_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421569032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_cpu_cpu_nios2_oci_itrace platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_oci_itrace:the_platform_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"platform_cpu_cpu_nios2_oci_itrace\" for hierarchy \"platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_oci_itrace:the_platform_cpu_cpu_nios2_oci_itrace\"" {  } { { "../qsys/platform/synthesis/submodules/platform_cpu_cpu.v" "the_platform_cpu_cpu_nios2_oci_itrace" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_cpu_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421569056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_cpu_cpu_nios2_oci_dtrace platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_oci_dtrace:the_platform_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"platform_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_oci_dtrace:the_platform_cpu_cpu_nios2_oci_dtrace\"" {  } { { "../qsys/platform/synthesis/submodules/platform_cpu_cpu.v" "the_platform_cpu_cpu_nios2_oci_dtrace" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_cpu_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421569084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_cpu_cpu_nios2_oci_td_mode platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_oci_dtrace:the_platform_cpu_cpu_nios2_oci_dtrace\|platform_cpu_cpu_nios2_oci_td_mode:platform_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"platform_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_oci_dtrace:the_platform_cpu_cpu_nios2_oci_dtrace\|platform_cpu_cpu_nios2_oci_td_mode:platform_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "../qsys/platform/synthesis/submodules/platform_cpu_cpu.v" "platform_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_cpu_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421569188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_cpu_cpu_nios2_oci_fifo platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_oci_fifo:the_platform_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"platform_cpu_cpu_nios2_oci_fifo\" for hierarchy \"platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_oci_fifo:the_platform_cpu_cpu_nios2_oci_fifo\"" {  } { { "../qsys/platform/synthesis/submodules/platform_cpu_cpu.v" "the_platform_cpu_cpu_nios2_oci_fifo" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_cpu_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421569201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_cpu_cpu_nios2_oci_compute_input_tm_cnt platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_oci_fifo:the_platform_cpu_cpu_nios2_oci_fifo\|platform_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_platform_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"platform_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_oci_fifo:the_platform_cpu_cpu_nios2_oci_fifo\|platform_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_platform_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "../qsys/platform/synthesis/submodules/platform_cpu_cpu.v" "the_platform_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_cpu_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421569274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_cpu_cpu_nios2_oci_fifo_wrptr_inc platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_oci_fifo:the_platform_cpu_cpu_nios2_oci_fifo\|platform_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_platform_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"platform_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_oci_fifo:the_platform_cpu_cpu_nios2_oci_fifo\|platform_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_platform_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "../qsys/platform/synthesis/submodules/platform_cpu_cpu.v" "the_platform_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_cpu_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421569287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_cpu_cpu_nios2_oci_fifo_cnt_inc platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_oci_fifo:the_platform_cpu_cpu_nios2_oci_fifo\|platform_cpu_cpu_nios2_oci_fifo_cnt_inc:the_platform_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"platform_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_oci_fifo:the_platform_cpu_cpu_nios2_oci_fifo\|platform_cpu_cpu_nios2_oci_fifo_cnt_inc:the_platform_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "../qsys/platform/synthesis/submodules/platform_cpu_cpu.v" "the_platform_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_cpu_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421569299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_cpu_cpu_nios2_oci_pib platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_oci_pib:the_platform_cpu_cpu_nios2_oci_pib " "Elaborating entity \"platform_cpu_cpu_nios2_oci_pib\" for hierarchy \"platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_oci_pib:the_platform_cpu_cpu_nios2_oci_pib\"" {  } { { "../qsys/platform/synthesis/submodules/platform_cpu_cpu.v" "the_platform_cpu_cpu_nios2_oci_pib" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_cpu_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421569318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_cpu_cpu_nios2_oci_im platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_oci_im:the_platform_cpu_cpu_nios2_oci_im " "Elaborating entity \"platform_cpu_cpu_nios2_oci_im\" for hierarchy \"platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_oci_im:the_platform_cpu_cpu_nios2_oci_im\"" {  } { { "../qsys/platform/synthesis/submodules/platform_cpu_cpu.v" "the_platform_cpu_cpu_nios2_oci_im" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_cpu_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421569342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_cpu_cpu_nios2_avalon_reg platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_avalon_reg:the_platform_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"platform_cpu_cpu_nios2_avalon_reg\" for hierarchy \"platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_avalon_reg:the_platform_cpu_cpu_nios2_avalon_reg\"" {  } { { "../qsys/platform/synthesis/submodules/platform_cpu_cpu.v" "the_platform_cpu_cpu_nios2_avalon_reg" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_cpu_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421569376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_cpu_cpu_nios2_ocimem platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_ocimem:the_platform_cpu_cpu_nios2_ocimem " "Elaborating entity \"platform_cpu_cpu_nios2_ocimem\" for hierarchy \"platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_ocimem:the_platform_cpu_cpu_nios2_ocimem\"" {  } { { "../qsys/platform/synthesis/submodules/platform_cpu_cpu.v" "the_platform_cpu_cpu_nios2_ocimem" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_cpu_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421569404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_cpu_cpu_ociram_sp_ram_module platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_ocimem:the_platform_cpu_cpu_nios2_ocimem\|platform_cpu_cpu_ociram_sp_ram_module:platform_cpu_cpu_ociram_sp_ram " "Elaborating entity \"platform_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_ocimem:the_platform_cpu_cpu_nios2_ocimem\|platform_cpu_cpu_ociram_sp_ram_module:platform_cpu_cpu_ociram_sp_ram\"" {  } { { "../qsys/platform/synthesis/submodules/platform_cpu_cpu.v" "platform_cpu_cpu_ociram_sp_ram" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_cpu_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421569491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_ocimem:the_platform_cpu_cpu_nios2_ocimem\|platform_cpu_cpu_ociram_sp_ram_module:platform_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_ocimem:the_platform_cpu_cpu_nios2_ocimem\|platform_cpu_cpu_ociram_sp_ram_module:platform_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "../qsys/platform/synthesis/submodules/platform_cpu_cpu.v" "the_altsyncram" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_cpu_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421569513 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_ocimem:the_platform_cpu_cpu_nios2_ocimem\|platform_cpu_cpu_ociram_sp_ram_module:platform_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_ocimem:the_platform_cpu_cpu_nios2_ocimem\|platform_cpu_cpu_ociram_sp_ram_module:platform_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "../qsys/platform/synthesis/submodules/platform_cpu_cpu.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_cpu_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421569538 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_ocimem:the_platform_cpu_cpu_nios2_ocimem\|platform_cpu_cpu_ociram_sp_ram_module:platform_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_ocimem:the_platform_cpu_cpu_nios2_ocimem\|platform_cpu_cpu_ociram_sp_ram_module:platform_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670421569538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670421569538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670421569538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670421569538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670421569538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670421569538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670421569538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670421569538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670421569538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670421569538 ""}  } { { "../qsys/platform/synthesis/submodules/platform_cpu_cpu.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_cpu_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670421569538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/hw/db/altsyncram_0n61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670421569624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670421569624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_ocimem:the_platform_cpu_cpu_nios2_ocimem\|platform_cpu_cpu_ociram_sp_ram_module:platform_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_nios2_ocimem:the_platform_cpu_cpu_nios2_ocimem\|platform_cpu_cpu_ociram_sp_ram_module:platform_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/js/altera/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421569626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_cpu_cpu_debug_slave_wrapper platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_debug_slave_wrapper:the_platform_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"platform_cpu_cpu_debug_slave_wrapper\" for hierarchy \"platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_debug_slave_wrapper:the_platform_cpu_cpu_debug_slave_wrapper\"" {  } { { "../qsys/platform/synthesis/submodules/platform_cpu_cpu.v" "the_platform_cpu_cpu_debug_slave_wrapper" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_cpu_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421569662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_cpu_cpu_debug_slave_tck platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_debug_slave_wrapper:the_platform_cpu_cpu_debug_slave_wrapper\|platform_cpu_cpu_debug_slave_tck:the_platform_cpu_cpu_debug_slave_tck " "Elaborating entity \"platform_cpu_cpu_debug_slave_tck\" for hierarchy \"platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_debug_slave_wrapper:the_platform_cpu_cpu_debug_slave_wrapper\|platform_cpu_cpu_debug_slave_tck:the_platform_cpu_cpu_debug_slave_tck\"" {  } { { "../qsys/platform/synthesis/submodules/platform_cpu_cpu_debug_slave_wrapper.v" "the_platform_cpu_cpu_debug_slave_tck" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421569687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_cpu_cpu_debug_slave_sysclk platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_debug_slave_wrapper:the_platform_cpu_cpu_debug_slave_wrapper\|platform_cpu_cpu_debug_slave_sysclk:the_platform_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"platform_cpu_cpu_debug_slave_sysclk\" for hierarchy \"platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_debug_slave_wrapper:the_platform_cpu_cpu_debug_slave_wrapper\|platform_cpu_cpu_debug_slave_sysclk:the_platform_cpu_cpu_debug_slave_sysclk\"" {  } { { "../qsys/platform/synthesis/submodules/platform_cpu_cpu_debug_slave_wrapper.v" "the_platform_cpu_cpu_debug_slave_sysclk" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421569784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_debug_slave_wrapper:the_platform_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:platform_cpu_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_debug_slave_wrapper:the_platform_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:platform_cpu_cpu_debug_slave_phy\"" {  } { { "../qsys/platform/synthesis/submodules/platform_cpu_cpu_debug_slave_wrapper.v" "platform_cpu_cpu_debug_slave_phy" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421569876 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_debug_slave_wrapper:the_platform_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:platform_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_debug_slave_wrapper:the_platform_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:platform_cpu_cpu_debug_slave_phy\"" {  } { { "../qsys/platform/synthesis/submodules/platform_cpu_cpu_debug_slave_wrapper.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421569883 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_debug_slave_wrapper:the_platform_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:platform_cpu_cpu_debug_slave_phy " "Instantiated megafunction \"platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_debug_slave_wrapper:the_platform_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:platform_cpu_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670421569883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670421569883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670421569883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670421569883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670421569883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670421569883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670421569883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670421569883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670421569883 ""}  } { { "../qsys/platform/synthesis/submodules/platform_cpu_cpu_debug_slave_wrapper.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670421569883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_debug_slave_wrapper:the_platform_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:platform_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_debug_slave_wrapper:the_platform_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:platform_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/home/js/altera/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421569888 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_debug_slave_wrapper:the_platform_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:platform_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_debug_slave_wrapper:the_platform_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:platform_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_debug_slave_wrapper:the_platform_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:platform_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_debug_slave_wrapper:the_platform_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:platform_cpu_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/home/js/altera/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "../qsys/platform/synthesis/submodules/platform_cpu_cpu_debug_slave_wrapper.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421569900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_debug_slave_wrapper:the_platform_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:platform_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_debug_slave_wrapper:the_platform_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:platform_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/home/js/altera/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421570143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_debug_slave_wrapper:the_platform_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:platform_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"platform:u0\|platform_cpu:cpu\|platform_cpu_cpu:cpu\|platform_cpu_cpu_nios2_oci:the_platform_cpu_cpu_nios2_oci\|platform_cpu_cpu_debug_slave_wrapper:the_platform_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:platform_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/js/altera/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421570408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_hex0 platform:u0\|platform_hex0:hex0 " "Elaborating entity \"platform_hex0\" for hierarchy \"platform:u0\|platform_hex0:hex0\"" {  } { { "../qsys/platform/synthesis/platform.vhd" "hex0" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/platform.vhd" 644 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421570505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_jtag_uart platform:u0\|platform_jtag_uart:jtag_uart " "Elaborating entity \"platform_jtag_uart\" for hierarchy \"platform:u0\|platform_jtag_uart:jtag_uart\"" {  } { { "../qsys/platform/synthesis/platform.vhd" "jtag_uart" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/platform.vhd" 716 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421570533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_jtag_uart_scfifo_w platform:u0\|platform_jtag_uart:jtag_uart\|platform_jtag_uart_scfifo_w:the_platform_jtag_uart_scfifo_w " "Elaborating entity \"platform_jtag_uart_scfifo_w\" for hierarchy \"platform:u0\|platform_jtag_uart:jtag_uart\|platform_jtag_uart_scfifo_w:the_platform_jtag_uart_scfifo_w\"" {  } { { "../qsys/platform/synthesis/submodules/platform_jtag_uart.v" "the_platform_jtag_uart_scfifo_w" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421570561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo platform:u0\|platform_jtag_uart:jtag_uart\|platform_jtag_uart_scfifo_w:the_platform_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"platform:u0\|platform_jtag_uart:jtag_uart\|platform_jtag_uart_scfifo_w:the_platform_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "../qsys/platform/synthesis/submodules/platform_jtag_uart.v" "wfifo" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421570829 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "platform:u0\|platform_jtag_uart:jtag_uart\|platform_jtag_uart_scfifo_w:the_platform_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"platform:u0\|platform_jtag_uart:jtag_uart\|platform_jtag_uart_scfifo_w:the_platform_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "../qsys/platform/synthesis/submodules/platform_jtag_uart.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421570839 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "platform:u0\|platform_jtag_uart:jtag_uart\|platform_jtag_uart_scfifo_w:the_platform_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"platform:u0\|platform_jtag_uart:jtag_uart\|platform_jtag_uart_scfifo_w:the_platform_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670421570841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670421570841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670421570841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670421570841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670421570841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670421570841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670421570841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670421570841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670421570841 ""}  } { { "../qsys/platform/synthesis/submodules/platform_jtag_uart.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670421570841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/hw/db/scfifo_9621.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670421570922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670421570922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 platform:u0\|platform_jtag_uart:jtag_uart\|platform_jtag_uart_scfifo_w:the_platform_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"platform:u0\|platform_jtag_uart:jtag_uart\|platform_jtag_uart_scfifo_w:the_platform_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/js/altera/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421570923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/hw/db/a_dpfifo_bb01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670421570939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670421570939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 platform:u0\|platform_jtag_uart:jtag_uart\|platform_jtag_uart_scfifo_w:the_platform_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"platform:u0\|platform_jtag_uart:jtag_uart\|platform_jtag_uart_scfifo_w:the_platform_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/hw/db/scfifo_9621.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421570941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/hw/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670421570962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670421570962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf platform:u0\|platform_jtag_uart:jtag_uart\|platform_jtag_uart_scfifo_w:the_platform_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"platform:u0\|platform_jtag_uart:jtag_uart\|platform_jtag_uart_scfifo_w:the_platform_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/hw/db/a_dpfifo_bb01.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421570965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/hw/db/cntr_337.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670421571051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670421571051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 platform:u0\|platform_jtag_uart:jtag_uart\|platform_jtag_uart_scfifo_w:the_platform_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"platform:u0\|platform_jtag_uart:jtag_uart\|platform_jtag_uart_scfifo_w:the_platform_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/hw/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421571053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/hw/db/altsyncram_dtn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670421571141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670421571141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 platform:u0\|platform_jtag_uart:jtag_uart\|platform_jtag_uart_scfifo_w:the_platform_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"platform:u0\|platform_jtag_uart:jtag_uart\|platform_jtag_uart_scfifo_w:the_platform_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/hw/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421571142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/hw/db/cntr_n2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670421571229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670421571229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b platform:u0\|platform_jtag_uart:jtag_uart\|platform_jtag_uart_scfifo_w:the_platform_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"platform:u0\|platform_jtag_uart:jtag_uart\|platform_jtag_uart_scfifo_w:the_platform_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/hw/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421571231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_jtag_uart_scfifo_r platform:u0\|platform_jtag_uart:jtag_uart\|platform_jtag_uart_scfifo_r:the_platform_jtag_uart_scfifo_r " "Elaborating entity \"platform_jtag_uart_scfifo_r\" for hierarchy \"platform:u0\|platform_jtag_uart:jtag_uart\|platform_jtag_uart_scfifo_r:the_platform_jtag_uart_scfifo_r\"" {  } { { "../qsys/platform/synthesis/submodules/platform_jtag_uart.v" "the_platform_jtag_uart_scfifo_r" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421571253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic platform:u0\|platform_jtag_uart:jtag_uart\|alt_jtag_atlantic:platform_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"platform:u0\|platform_jtag_uart:jtag_uart\|alt_jtag_atlantic:platform_jtag_uart_alt_jtag_atlantic\"" {  } { { "../qsys/platform/synthesis/submodules/platform_jtag_uart.v" "platform_jtag_uart_alt_jtag_atlantic" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421571680 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "platform:u0\|platform_jtag_uart:jtag_uart\|alt_jtag_atlantic:platform_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"platform:u0\|platform_jtag_uart:jtag_uart\|alt_jtag_atlantic:platform_jtag_uart_alt_jtag_atlantic\"" {  } { { "../qsys/platform/synthesis/submodules/platform_jtag_uart.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421571731 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "platform:u0\|platform_jtag_uart:jtag_uart\|alt_jtag_atlantic:platform_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"platform:u0\|platform_jtag_uart:jtag_uart\|alt_jtag_atlantic:platform_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670421571732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670421571732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670421571732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670421571732 ""}  } { { "../qsys/platform/synthesis/submodules/platform_jtag_uart.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670421571732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint platform:u0\|platform_jtag_uart:jtag_uart\|alt_jtag_atlantic:platform_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"platform:u0\|platform_jtag_uart:jtag_uart\|alt_jtag_atlantic:platform_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "/home/js/altera/17.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421571828 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "platform:u0\|platform_jtag_uart:jtag_uart\|alt_jtag_atlantic:platform_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst platform:u0\|platform_jtag_uart:jtag_uart\|alt_jtag_atlantic:platform_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"platform:u0\|platform_jtag_uart:jtag_uart\|alt_jtag_atlantic:platform_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"platform:u0\|platform_jtag_uart:jtag_uart\|alt_jtag_atlantic:platform_jtag_uart_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "/home/js/altera/17.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "../qsys/platform/synthesis/submodules/platform_jtag_uart.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_jtag_uart.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421571837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint platform:u0\|platform_jtag_uart:jtag_uart\|alt_jtag_atlantic:platform_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"platform:u0\|platform_jtag_uart:jtag_uart\|alt_jtag_atlantic:platform_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "/home/js/altera/17.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421571851 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "platform:u0\|platform_jtag_uart:jtag_uart\|alt_jtag_atlantic:platform_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep platform:u0\|platform_jtag_uart:jtag_uart\|alt_jtag_atlantic:platform_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"platform:u0\|platform_jtag_uart:jtag_uart\|alt_jtag_atlantic:platform_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"platform:u0\|platform_jtag_uart:jtag_uart\|alt_jtag_atlantic:platform_jtag_uart_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "/home/js/altera/17.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } } { "../qsys/platform/synthesis/submodules/platform_jtag_uart.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_jtag_uart.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421571877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_led platform:u0\|platform_led:led " "Elaborating entity \"platform_led\" for hierarchy \"platform:u0\|platform_led:led\"" {  } { { "../qsys/platform/synthesis/platform.vhd" "led" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/platform.vhd" 730 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421571882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_onchip_memory platform:u0\|platform_onchip_memory:onchip_memory " "Elaborating entity \"platform_onchip_memory\" for hierarchy \"platform:u0\|platform_onchip_memory:onchip_memory\"" {  } { { "../qsys/platform/synthesis/platform.vhd" "onchip_memory" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/platform.vhd" 742 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421571912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram platform:u0\|platform_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"platform:u0\|platform_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "../qsys/platform/synthesis/submodules/platform_onchip_memory.v" "the_altsyncram" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_onchip_memory.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421571941 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "platform:u0\|platform_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"platform:u0\|platform_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "../qsys/platform/synthesis/submodules/platform_onchip_memory.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_onchip_memory.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421571966 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "platform:u0\|platform_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"platform:u0\|platform_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670421571967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670421571967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670421571967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 32768 " "Parameter \"maximum_depth\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670421571967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670421571967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670421571967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670421571967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670421571967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670421571967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670421571967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670421571967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670421571967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670421571967 ""}  } { { "../qsys/platform/synthesis/submodules/platform_onchip_memory.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_onchip_memory.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670421571967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pc1 " "Found entity 1: altsyncram_7pc1" {  } { { "db/altsyncram_7pc1.tdf" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/hw/db/altsyncram_7pc1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670421572076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670421572076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pc1 platform:u0\|platform_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_7pc1:auto_generated " "Elaborating entity \"altsyncram_7pc1\" for hierarchy \"platform:u0\|platform_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_7pc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/js/altera/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421572078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_c7a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_c7a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_c7a " "Found entity 1: decode_c7a" {  } { { "db/decode_c7a.tdf" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/hw/db/decode_c7a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670421572236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670421572236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_c7a platform:u0\|platform_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_7pc1:auto_generated\|decode_c7a:decode3 " "Elaborating entity \"decode_c7a\" for hierarchy \"platform:u0\|platform_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_7pc1:auto_generated\|decode_c7a:decode3\"" {  } { { "db/altsyncram_7pc1.tdf" "decode3" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/hw/db/altsyncram_7pc1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421572237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_93b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_93b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_93b " "Found entity 1: mux_93b" {  } { { "db/mux_93b.tdf" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/hw/db/mux_93b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670421572324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670421572324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_93b platform:u0\|platform_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_7pc1:auto_generated\|mux_93b:mux2 " "Elaborating entity \"mux_93b\" for hierarchy \"platform:u0\|platform_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_7pc1:auto_generated\|mux_93b:mux2\"" {  } { { "db/altsyncram_7pc1.tdf" "mux2" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/hw/db/altsyncram_7pc1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421572325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_sdram platform:u0\|platform_sdram:sdram " "Elaborating entity \"platform_sdram\" for hierarchy \"platform:u0\|platform_sdram:sdram\"" {  } { { "../qsys/platform/synthesis/platform.vhd" "sdram" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/platform.vhd" 757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421572343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_sdram_input_efifo_module platform:u0\|platform_sdram:sdram\|platform_sdram_input_efifo_module:the_platform_sdram_input_efifo_module " "Elaborating entity \"platform_sdram_input_efifo_module\" for hierarchy \"platform:u0\|platform_sdram:sdram\|platform_sdram_input_efifo_module:the_platform_sdram_input_efifo_module\"" {  } { { "../qsys/platform/synthesis/submodules/platform_sdram.v" "the_platform_sdram_input_efifo_module" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421572482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_switch platform:u0\|platform_switch:switch " "Elaborating entity \"platform_switch\" for hierarchy \"platform:u0\|platform_switch:switch\"" {  } { { "../qsys/platform/synthesis/platform.vhd" "switch" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/platform.vhd" 781 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421572507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_sys_timer platform:u0\|platform_sys_timer:sys_timer " "Elaborating entity \"platform_sys_timer\" for hierarchy \"platform:u0\|platform_sys_timer:sys_timer\"" {  } { { "../qsys/platform/synthesis/platform.vhd" "sys_timer" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/platform.vhd" 790 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421572524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_0 platform:u0\|platform_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"platform_mm_interconnect_0\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\"" {  } { { "../qsys/platform/synthesis/platform.vhd" "mm_interconnect_0" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/platform.vhd" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421572580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" "cpu_data_master_translator" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" 1274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421573456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" 1334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421573487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" 1398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421573521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" 1462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421573559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_0_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_0_pll_slave_translator\"" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" "altpll_0_pll_slave_translator" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" 1526 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421573598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory_s1_translator\"" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" "onchip_memory_s1_translator" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" 1590 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421573639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_timer_s1_translator\"" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" "sys_timer_s1_translator" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" 1654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421573670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" "sdram_s1_translator" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" 1718 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421573710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_s1_translator\"" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" "led_s1_translator" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" 1782 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421573748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" "cpu_data_master_agent" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" 2375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421573815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" 2456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421573839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" 2540 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421573876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "../qsys/platform/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421573920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" 2581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421573960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo\"" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" "altpll_0_pll_slave_agent_rdata_fifo" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" 2872 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421574052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" "sdram_s1_agent" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" 3206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421574116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "../qsys/platform/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421574156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" 3247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421574197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" 3288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421574340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_0_router platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_router:router " "Elaborating entity \"platform_mm_interconnect_0_router\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_router:router\"" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" "router" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" 4798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421574485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_0_router_default_decode platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_router:router\|platform_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"platform_mm_interconnect_0_router_default_decode\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_router:router\|platform_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0_router.sv" "the_default_decode" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_router.sv" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421574561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_0_router_001 platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"platform_mm_interconnect_0_router_001\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_router_001:router_001\"" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" "router_001" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" 4814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421574574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_0_router_001_default_decode platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_router_001:router_001\|platform_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"platform_mm_interconnect_0_router_001_default_decode\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_router_001:router_001\|platform_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421574625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_0_router_002 platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"platform_mm_interconnect_0_router_002\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_router_002:router_002\"" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" "router_002" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" 4830 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421574643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_0_router_002_default_decode platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_router_002:router_002\|platform_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"platform_mm_interconnect_0_router_002_default_decode\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_router_002:router_002\|platform_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421574666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_0_router_003 platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"platform_mm_interconnect_0_router_003\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_router_003:router_003\"" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" "router_003" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" 4846 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421574691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_0_router_003_default_decode platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_router_003:router_003\|platform_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"platform_mm_interconnect_0_router_003_default_decode\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_router_003:router_003\|platform_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421574719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_0_router_007 platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"platform_mm_interconnect_0_router_007\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_router_007:router_007\"" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" "router_007" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" 4910 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421574756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_0_router_007_default_decode platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_router_007:router_007\|platform_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"platform_mm_interconnect_0_router_007_default_decode\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_router_007:router_007\|platform_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_router_007.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421574776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" 5104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421574848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "../qsys/platform/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421574867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_0_cmd_demux platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"platform_mm_interconnect_0_cmd_demux\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" "cmd_demux" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" 5205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421574886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_0_cmd_demux_001 platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"platform_mm_interconnect_0_cmd_demux_001\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" "cmd_demux_001" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" 5228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421574957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_0_cmd_mux platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"platform_mm_interconnect_0_cmd_mux\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" "cmd_mux" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" 5245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421574974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_0_cmd_mux_001 platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"platform_mm_interconnect_0_cmd_mux_001\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" "cmd_mux_001" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" 5268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421574999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421575046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "../qsys/platform/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421575071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_0_rsp_demux platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"platform_mm_interconnect_0_rsp_demux\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" "rsp_demux" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" 5512 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421575132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_0_rsp_demux_002 platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"platform_mm_interconnect_0_rsp_demux_002\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" "rsp_demux_002" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" 5552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421575150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_0_rsp_mux platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"platform_mm_interconnect_0_rsp_mux\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" "rsp_mux" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" 5863 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421575209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_mux.sv" 518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421575349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "../qsys/platform/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421575362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_0_rsp_mux_001 platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"platform_mm_interconnect_0_rsp_mux_001\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" "rsp_mux_001" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" 5886 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421575376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421575419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" 5952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421575438 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "../qsys/platform/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670421575464 "|top|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "../qsys/platform/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670421575466 "|top|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "../qsys/platform/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670421575466 "|top|platform:u0|platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" 6018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421575546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" "crosser" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" 6052 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421575604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "../qsys/platform/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421575640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "../qsys/platform/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421575763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_0_avalon_st_adapter platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"platform_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" "avalon_st_adapter" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" 6727 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421575983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0 platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421575997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_0_avalon_st_adapter_005 platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005 " "Elaborating entity \"platform_mm_interconnect_0_avalon_st_adapter_005\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\"" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" "avalon_st_adapter_005" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_mm_interconnect_0.v" 6872 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421576041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|platform_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0 " "Elaborating entity \"platform_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0\" for hierarchy \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|platform_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0\"" {  } { { "../qsys/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter_005.v" "error_adapter_0" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_mm_interconnect_0_avalon_st_adapter_005.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421576063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_irq_mapper platform:u0\|platform_irq_mapper:irq_mapper " "Elaborating entity \"platform_irq_mapper\" for hierarchy \"platform:u0\|platform_irq_mapper:irq_mapper\"" {  } { { "../qsys/platform/synthesis/platform.vhd" "irq_mapper" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/platform.vhd" 903 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421576141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_rst_controller platform:u0\|platform_rst_controller:rst_controller " "Elaborating entity \"platform_rst_controller\" for hierarchy \"platform:u0\|platform_rst_controller:rst_controller\"" {  } { { "../qsys/platform/synthesis/platform.vhd" "rst_controller" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/platform.vhd" 912 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421576149 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_req platform_rst_controller.vhd(55) " "VHDL Signal Declaration warning at platform_rst_controller.vhd(55): used implicit default value for signal \"reset_req\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../qsys/platform/synthesis/platform_rst_controller.vhd" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/platform_rst_controller.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670421576151 "|top|platform:u0|platform_rst_controller:rst_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller platform:u0\|platform_rst_controller:rst_controller\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"platform:u0\|platform_rst_controller:rst_controller\|altera_reset_controller:rst_controller\"" {  } { { "../qsys/platform/synthesis/platform_rst_controller.vhd" "rst_controller" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/platform_rst_controller.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421576168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer platform:u0\|platform_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"platform:u0\|platform_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "../qsys/platform/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421576191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer platform:u0\|platform_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"platform:u0\|platform_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "../qsys/platform/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421576213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_rst_controller_002 platform:u0\|platform_rst_controller_002:rst_controller_002 " "Elaborating entity \"platform_rst_controller_002\" for hierarchy \"platform:u0\|platform_rst_controller_002:rst_controller_002\"" {  } { { "../qsys/platform/synthesis/platform.vhd" "rst_controller_002" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/platform.vhd" 1042 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421576243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller platform:u0\|platform_rst_controller_002:rst_controller_002\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"platform:u0\|platform_rst_controller_002:rst_controller_002\|altera_reset_controller:rst_controller_002\"" {  } { { "../qsys/platform/synthesis/platform_rst_controller_002.vhd" "rst_controller_002" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/platform_rst_controller_002.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421576266 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1670421581292 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.12.07.14:59:53 Progress: Loading sld4d43b179/alt_sld_fab_wrapper_hw.tcl " "2022.12.07.14:59:53 Progress: Loading sld4d43b179/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670421593610 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670421599078 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670421599462 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670421601370 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670421601598 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670421601838 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670421602114 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670421602123 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670421602127 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1670421602918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d43b179/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld4d43b179/alt_sld_fab.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/hw/db/ip/sld4d43b179/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670421603427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670421603427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/hw/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670421603634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670421603634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/hw/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670421603638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670421603638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/hw/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670421603796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670421603796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/hw/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670421603988 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/hw/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670421603988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670421603988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/hw/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670421604173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670421604173 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"platform:u0\|platform_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../qsys/platform/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1670421610108 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1670421610108 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1670421614176 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../qsys/platform/synthesis/submodules/platform_sdram.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_sdram.v" 442 -1 0 } } { "../qsys/platform/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "../qsys/platform/synthesis/submodules/platform_sdram.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_sdram.v" 356 -1 0 } } { "../qsys/platform/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/home/js/altera/17.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 193 -1 0 } } { "../qsys/platform/synthesis/submodules/platform_sdram.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_sdram.v" 306 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/home/js/altera/17.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 286 -1 0 } } { "../qsys/platform/synthesis/submodules/platform_jtag_uart.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_jtag_uart.v" 352 -1 0 } } { "../qsys/platform/synthesis/submodules/platform_cpu_cpu.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_cpu_cpu.v" 3500 -1 0 } } { "../qsys/platform/synthesis/submodules/platform_jtag_uart.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_jtag_uart.v" 398 -1 0 } } { "../qsys/platform/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "../qsys/platform/synthesis/submodules/platform_cpu_cpu.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_cpu_cpu.v" 2878 -1 0 } } { "../qsys/platform/synthesis/submodules/platform_cpu_cpu.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_cpu_cpu.v" 3878 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/home/js/altera/17.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 194 -1 0 } } { "../qsys/platform/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "../qsys/platform/synthesis/submodules/platform_cpu_cpu.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_cpu_cpu.v" 2099 -1 0 } } { "../qsys/platform/synthesis/submodules/platform_sys_timer.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_sys_timer.v" 167 -1 0 } } { "../qsys/platform/synthesis/submodules/platform_sys_timer.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_sys_timer.v" 176 -1 0 } } { "../qsys/platform/synthesis/submodules/platform_altpll_0.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/qsys/platform/synthesis/submodules/platform_altpll_0.v" 272 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1670421614436 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1670421614437 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "top.v" "" { Text "/media/sf_SF2/ml/O2B/platforms/altera/dram/hw/top.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670421616544 "|top|DRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1670421616544 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421617052 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "404 " "404 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670421621114 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "/home/js/altera/17.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1670421621449 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1670421621449 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421621685 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/media/sf_SF2/ml/O2B/platforms/altera/dram/hw/output_files/top.map.smsg " "Generated suppressed messages file /media/sf_SF2/ml/O2B/platforms/altera/dram/hw/output_files/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670421623229 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1670421627600 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670421627600 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4550 " "Implemented 4550 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1670421628554 ""} { "Info" "ICUT_CUT_TM_OPINS" "82 " "Implemented 82 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1670421628554 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1670421628554 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4194 " "Implemented 4194 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1670421628554 ""} { "Info" "ICUT_CUT_TM_RAMS" "240 " "Implemented 240 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1670421628554 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1670421628554 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1670421628554 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1182 " "Peak virtual memory: 1182 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670421628699 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec  7 15:00:28 2022 " "Processing ended: Wed Dec  7 15:00:28 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670421628699 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:29 " "Elapsed time: 00:01:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670421628699 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:23 " "Total CPU time (on all processors): 00:01:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670421628699 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670421628699 ""}
