<html><body><samp><pre>
<!@TC:1463627177>
#Build: Synplify Pro I-2014.03LC , Build 063R, May 27 2014
#install: C:\ispLEVER_Classic2_0\synpbase
#OS: Windows 7 6.2
#Hostname: ALBERTORIOS-PC

#Implementation: lcdram

<a name=compilerReport1>$ Start of Compile</a>
#Wed May 18 22:06:17 2016

Synopsys VHDL Compiler, version comp201403rcp1, Build 060R, built May 27 2014
@N: : <!@TM:1463627178> | Running in 64-bit mode 
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N:<a href="@N:CD720:@XP_HELP">CD720</a> : <a href="C:\ispLEVER_Classic2_0\synpbase\lib\vhd\std.vhd:123:18:123:22:@N:CD720:@XP_MSG">std.vhd(123)</a><!@TM:1463627178> | Setting time resolution to ns
@N: : <a href="C:\users\alberto rios\documents\ipn\escom\5semestre\arquitectura\vhdl\lcdram\toplcdram00.vhd:7:7:7:18:@N::@XP_MSG">toplcdram00.vhd(7)</a><!@TM:1463627178> | Top entity is set to toplcdram00.
File C:\ispLEVER_Classic2_0\synpbase\lib\cpld\lattice.vhd changed - recompiling
File C:\users\alberto rios\documents\ipn\escom\5semestre\arquitectura\vhdl\lcdram\div00.vhd changed - recompiling
File C:\users\alberto rios\documents\ipn\escom\5semestre\arquitectura\vhdl\lcdram\contring00.vhd changed - recompiling
File C:\users\alberto rios\documents\ipn\escom\5semestre\arquitectura\vhdl\lcdram\coder00.vhd changed - recompiling
File C:\users\alberto rios\documents\ipn\escom\5semestre\arquitectura\vhdl\lcdram\ram00.vhd changed - recompiling
File C:\users\alberto rios\documents\ipn\escom\5semestre\arquitectura\vhdl\lcdram\contread00.vhd changed - recompiling
File C:\users\alberto rios\documents\ipn\escom\5semestre\arquitectura\vhdl\lcdram\contconfig00.vhd changed - recompiling
File C:\users\alberto rios\documents\ipn\escom\5semestre\arquitectura\vhdl\lcdram\config00.vhd changed - recompiling
File C:\users\alberto rios\documents\ipn\escom\5semestre\arquitectura\vhdl\lcdram\bufferlcd00.vhd changed - recompiling
File C:\users\alberto rios\documents\ipn\escom\5semestre\arquitectura\vhdl\lcdram\topkey00.vhd changed - recompiling
File C:\users\alberto rios\documents\ipn\escom\5semestre\arquitectura\vhdl\lcdram\toplcdram00.vhd changed - recompiling
VHDL syntax check successful!
File C:\users\alberto rios\documents\ipn\escom\5semestre\arquitectura\vhdl\lcdram\ram00.vhd changed - recompiling
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\users\alberto rios\documents\ipn\escom\5semestre\arquitectura\vhdl\lcdram\toplcdram00.vhd:7:7:7:18:@N:CD630:@XP_MSG">toplcdram00.vhd(7)</a><!@TM:1463627178> | Synthesizing work.toplcdram00.toplcdram0 
<font color=#A52A2A>@W:<a href="@W:CD277:@XP_HELP">CD277</a> : <a href="C:\users\alberto rios\documents\ipn\escom\5semestre\arquitectura\vhdl\lcdram\packagelcdram00.vhd:21:9:21:15:@W:CD277:@XP_MSG">packagelcdram00.vhd(21)</a><!@TM:1463627178> | Port direction mismatch between component and entity</font>
<font color=#A52A2A>@W:<a href="@W:CD279:@XP_HELP">CD279</a> : <a href="C:\users\alberto rios\documents\ipn\escom\5semestre\arquitectura\vhdl\lcdram\packagelcdram00.vhd:32:2:32:10:@W:CD279:@XP_MSG">packagelcdram00.vhd(32)</a><!@TM:1463627178> | Port offtrank of component topkey00 not found on corresponding entity</font>
<font color=#A52A2A>@W:<a href="@W:CD730:@XP_HELP">CD730</a> : <a href="C:\users\alberto rios\documents\ipn\escom\5semestre\arquitectura\vhdl\lcdram\toplcdram00.vhd:84:2:84:6:@W:CD730:@XP_MSG">toplcdram00.vhd(84)</a><!@TM:1463627178> | Component declaration has 9 ports but entity declares 8 ports</font>
<font color=#A52A2A>@W:<a href="@W:CD285:@XP_HELP">CD285</a> : <a href="C:\users\alberto rios\documents\ipn\escom\5semestre\arquitectura\vhdl\lcdram\toplcdram00.vhd:105:24:105:33:@W:CD285:@XP_MSG">toplcdram00.vhd(105)</a><!@TM:1463627178> | Port map width mismatch (7 => 8) on port inWordm of component ram00 </font>
<font color=#A52A2A>@W:<a href="@W:CD279:@XP_HELP">CD279</a> : <a href="C:\users\alberto rios\documents\ipn\escom\5semestre\arquitectura\vhdl\lcdram\packagelcdram00.vhd:67:14:67:23:@W:CD279:@XP_MSG">packagelcdram00.vhd(67)</a><!@TM:1463627178> | Port outcontcw of component contread00 not found on corresponding entity</font>
<font color=#A52A2A>@W:<a href="@W:CD730:@XP_HELP">CD730</a> : <a href="C:\users\alberto rios\documents\ipn\escom\5semestre\arquitectura\vhdl\lcdram\toplcdram00.vhd:110:2:110:6:@W:CD730:@XP_MSG">toplcdram00.vhd(110)</a><!@TM:1463627178> | Component declaration has 11 ports but entity declares 10 ports</font>
<font color=#A52A2A>@W:<a href="@W:CD285:@XP_HELP">CD285</a> : <a href="C:\users\alberto rios\documents\ipn\escom\5semestre\arquitectura\vhdl\lcdram\toplcdram00.vhd:125:23:125:29:@W:CD285:@XP_MSG">toplcdram00.vhd(125)</a><!@TM:1463627178> | Port map width mismatch (5 => 6) on port outcc of component contconfig00 </font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\users\alberto rios\documents\ipn\escom\5semestre\arquitectura\vhdl\lcdram\bufferlcd00.vhd:6:7:6:18:@N:CD630:@XP_MSG">bufferlcd00.vhd(6)</a><!@TM:1463627178> | Synthesizing work.bufferlcd00.bufferlcd0 
<font color=#A52A2A>@W:<a href="@W:CG296:@XP_HELP">CG296</a> : <a href="C:\users\alberto rios\documents\ipn\escom\5semestre\arquitectura\vhdl\lcdram\bufferlcd00.vhd:25:7:25:14:@W:CG296:@XP_MSG">bufferlcd00.vhd(25)</a><!@TM:1463627178> | Incomplete sensitivity list - assuming completeness</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\users\alberto rios\documents\ipn\escom\5semestre\arquitectura\vhdl\lcdram\bufferlcd00.vhd:33:23:33:34:@W:CG290:@XP_MSG">bufferlcd00.vhd(33)</a><!@TM:1463627178> | Referenced variable inwordwrite is not in sensitivity list</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\users\alberto rios\documents\ipn\escom\5semestre\arquitectura\vhdl\lcdram\bufferlcd00.vhd:28:16:28:28:@W:CG290:@XP_MSG">bufferlcd00.vhd(28)</a><!@TM:1463627178> | Referenced variable inwordconfig is not in sensitivity list</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\users\alberto rios\documents\ipn\escom\5semestre\arquitectura\vhdl\lcdram\bufferlcd00.vhd:35:10:35:14:@W:CG290:@XP_MSG">bufferlcd00.vhd(35)</a><!@TM:1463627178> | Referenced variable rswb is not in sensitivity list</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\users\alberto rios\documents\ipn\escom\5semestre\arquitectura\vhdl\lcdram\bufferlcd00.vhd:34:11:34:15:@W:CG290:@XP_MSG">bufferlcd00.vhd(34)</a><!@TM:1463627178> | Referenced variable rwwb is not in sensitivity list</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\users\alberto rios\documents\ipn\escom\5semestre\arquitectura\vhdl\lcdram\bufferlcd00.vhd:30:9:30:13:@W:CG290:@XP_MSG">bufferlcd00.vhd(30)</a><!@TM:1463627178> | Referenced variable rscb is not in sensitivity list</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\users\alberto rios\documents\ipn\escom\5semestre\arquitectura\vhdl\lcdram\bufferlcd00.vhd:29:9:29:13:@W:CG290:@XP_MSG">bufferlcd00.vhd(29)</a><!@TM:1463627178> | Referenced variable rwcb is not in sensitivity list</font>
Post processing for work.bufferlcd00.bufferlcd0
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\users\alberto rios\documents\ipn\escom\5semestre\arquitectura\vhdl\lcdram\bufferlcd00.vhd:27:4:27:6:@W:CL117:@XP_MSG">bufferlcd00.vhd(27)</a><!@TM:1463627178> | Latch generated from process for signal outwordbuff(7 downto 0); possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\users\alberto rios\documents\ipn\escom\5semestre\arquitectura\vhdl\lcdram\bufferlcd00.vhd:27:4:27:6:@W:CL117:@XP_MSG">bufferlcd00.vhd(27)</a><!@TM:1463627178> | Latch generated from process for signal RWbb; possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\users\alberto rios\documents\ipn\escom\5semestre\arquitectura\vhdl\lcdram\bufferlcd00.vhd:27:4:27:6:@W:CL117:@XP_MSG">bufferlcd00.vhd(27)</a><!@TM:1463627178> | Latch generated from process for signal RSbb; possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\users\alberto rios\documents\ipn\escom\5semestre\arquitectura\vhdl\lcdram\bufferlcd00.vhd:27:4:27:6:@W:CL117:@XP_MSG">bufferlcd00.vhd(27)</a><!@TM:1463627178> | Latch generated from process for signal ENbb; possible missing assignment in an if or case statement.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\users\alberto rios\documents\ipn\escom\5semestre\arquitectura\vhdl\lcdram\config00.vhd:6:7:6:15:@N:CD630:@XP_MSG">config00.vhd(6)</a><!@TM:1463627178> | Synthesizing work.config00.config0 
Post processing for work.config00.config0
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\users\alberto rios\documents\ipn\escom\5semestre\arquitectura\vhdl\lcdram\config00.vhd:21:5:21:9:@W:CL111:@XP_MSG">config00.vhd(21)</a><!@TM:1463627178> | All reachable assignments to outWordc(6) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\users\alberto rios\documents\ipn\escom\5semestre\arquitectura\vhdl\lcdram\config00.vhd:21:5:21:9:@W:CL117:@XP_MSG">config00.vhd(21)</a><!@TM:1463627178> | Latch generated from process for signal outWordc(7 downto 0); possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\users\alberto rios\documents\ipn\escom\5semestre\arquitectura\vhdl\lcdram\config00.vhd:21:5:21:9:@W:CL117:@XP_MSG">config00.vhd(21)</a><!@TM:1463627178> | Latch generated from process for signal outFlagc; possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\users\alberto rios\documents\ipn\escom\5semestre\arquitectura\vhdl\lcdram\config00.vhd:21:5:21:9:@W:CL111:@XP_MSG">config00.vhd(21)</a><!@TM:1463627178> | All reachable assignments to RWc assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\users\alberto rios\documents\ipn\escom\5semestre\arquitectura\vhdl\lcdram\config00.vhd:21:5:21:9:@W:CL111:@XP_MSG">config00.vhd(21)</a><!@TM:1463627178> | All reachable assignments to RSc assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\users\alberto rios\documents\ipn\escom\5semestre\arquitectura\vhdl\lcdram\config00.vhd:21:5:21:9:@W:CL117:@XP_MSG">config00.vhd(21)</a><!@TM:1463627178> | Latch generated from process for signal ENc; possible missing assignment in an if or case statement.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\users\alberto rios\documents\ipn\escom\5semestre\arquitectura\vhdl\lcdram\contconfig00.vhd:6:7:6:19:@N:CD630:@XP_MSG">contconfig00.vhd(6)</a><!@TM:1463627178> | Synthesizing work.contconfig00.contconfig0 
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\users\alberto rios\documents\ipn\escom\5semestre\arquitectura\vhdl\lcdram\contconfig00.vhd:28:7:28:12:@N:CD364:@XP_MSG">contconfig00.vhd(28)</a><!@TM:1463627178> | Removed redundant assignment
Post processing for work.contconfig00.contconfig0
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\users\alberto rios\documents\ipn\escom\5semestre\arquitectura\vhdl\lcdram\contread00.vhd:6:7:6:17:@N:CD630:@XP_MSG">contread00.vhd(6)</a><!@TM:1463627178> | Synthesizing work.contread00.contread0 
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\users\alberto rios\documents\ipn\escom\5semestre\arquitectura\vhdl\lcdram\contread00.vhd:50:8:50:19:@N:CD364:@XP_MSG">contread00.vhd(50)</a><!@TM:1463627178> | Removed redundant assignment
Post processing for work.contread00.contread0
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\users\alberto rios\documents\ipn\escom\5semestre\arquitectura\vhdl\lcdram\ram00.vhd:6:7:6:12:@N:CD630:@XP_MSG">ram00.vhd(6)</a><!@TM:1463627178> | Synthesizing work.ram00.ram0 
Post processing for work.ram00.ram0
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\users\alberto rios\documents\ipn\escom\5semestre\arquitectura\vhdl\lcdram\ram00.vhd:28:9:28:13:@N:CL134:@XP_MSG">ram00.vhd(28)</a><!@TM:1463627178> | Found RAM sram, depth=16, width=8
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\users\alberto rios\documents\ipn\escom\5semestre\arquitectura\vhdl\lcdram\topkey00.vhd:7:7:7:15:@N:CD630:@XP_MSG">topkey00.vhd(7)</a><!@TM:1463627178> | Synthesizing work.topkey00.topkey0 
<font color=#A52A2A>@W:<a href="@W:CD279:@XP_HELP">CD279</a> : <a href="C:\users\alberto rios\documents\ipn\escom\5semestre\arquitectura\vhdl\lcdram\packagekey00.vhd:21:2:21:10:@W:CD279:@XP_MSG">packagekey00.vhd(21)</a><!@TM:1463627178> | Port offtranc of component coder00 not found on corresponding entity</font>
<font color=#A52A2A>@W:<a href="@W:CD730:@XP_HELP">CD730</a> : <a href="C:\users\alberto rios\documents\ipn\escom\5semestre\arquitectura\vhdl\lcdram\topkey00.vhd:26:2:26:5:@W:CD730:@XP_MSG">topkey00.vhd(26)</a><!@TM:1463627178> | Component declaration has 9 ports but entity declares 8 ports</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\users\alberto rios\documents\ipn\escom\5semestre\arquitectura\vhdl\lcdram\coder00.vhd:6:7:6:14:@N:CD630:@XP_MSG">coder00.vhd(6)</a><!@TM:1463627178> | Synthesizing work.coder00.coder0 
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\users\alberto rios\documents\ipn\escom\5semestre\arquitectura\vhdl\lcdram\coder00.vhd:42:12:42:20:@N:CD364:@XP_MSG">coder00.vhd(42)</a><!@TM:1463627178> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\users\alberto rios\documents\ipn\escom\5semestre\arquitectura\vhdl\lcdram\coder00.vhd:95:5:95:13:@N:CD364:@XP_MSG">coder00.vhd(95)</a><!@TM:1463627178> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\users\alberto rios\documents\ipn\escom\5semestre\arquitectura\vhdl\lcdram\coder00.vhd:149:5:149:13:@N:CD364:@XP_MSG">coder00.vhd(149)</a><!@TM:1463627178> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\users\alberto rios\documents\ipn\escom\5semestre\arquitectura\vhdl\lcdram\coder00.vhd:206:11:206:19:@N:CD364:@XP_MSG">coder00.vhd(206)</a><!@TM:1463627178> | Removed redundant assignment
<font color=#A52A2A>@W:<a href="@W:CG296:@XP_HELP">CG296</a> : <a href="C:\users\alberto rios\documents\ipn\escom\5semestre\arquitectura\vhdl\lcdram\coder00.vhd:22:10:22:17:@W:CG296:@XP_MSG">coder00.vhd(22)</a><!@TM:1463627178> | Incomplete sensitivity list - assuming completeness</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\users\alberto rios\documents\ipn\escom\5semestre\arquitectura\vhdl\lcdram\coder00.vhd:28:12:28:16:@W:CG290:@XP_MSG">coder00.vhd(28)</a><!@TM:1463627178> | Referenced variable clkc is not in sensitivity list</font>
Post processing for work.coder00.coder0
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\users\alberto rios\documents\ipn\escom\5semestre\arquitectura\vhdl\lcdram\coder00.vhd:28:8:28:10:@W:CL189:@XP_MSG">coder00.vhd(28)</a><!@TM:1463627178> | Register bit out7segc(6) is always 1, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\users\alberto rios\documents\ipn\escom\5semestre\arquitectura\vhdl\lcdram\coder00.vhd:28:8:28:10:@W:CL260:@XP_MSG">coder00.vhd(28)</a><!@TM:1463627178> | Pruning register bit 6 of out7segc(7 downto 0)  </font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\users\alberto rios\documents\ipn\escom\5semestre\arquitectura\vhdl\lcdram\contring00.vhd:6:7:6:17:@N:CD630:@XP_MSG">contring00.vhd(6)</a><!@TM:1463627178> | Synthesizing work.contring00.contring0 
Post processing for work.contring00.contring0
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\users\alberto rios\documents\ipn\escom\5semestre\arquitectura\vhdl\lcdram\contring00.vhd:20:9:20:11:@W:CL279:@XP_MSG">contring00.vhd(20)</a><!@TM:1463627178> | Pruning register bits 2 to 0 of sring(3 downto 0)  </font>
Post processing for work.topkey00.topkey0
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\users\alberto rios\documents\ipn\escom\5semestre\arquitectura\vhdl\lcdram\div00.vhd:6:7:6:12:@N:CD630:@XP_MSG">div00.vhd(6)</a><!@TM:1463627178> | Synthesizing work.div00.div0 
Post processing for work.div00.div0
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\users\alberto rios\documents\ipn\escom\5semestre\arquitectura\vhdl\lcdram\osc00.vhd:8:7:8:12:@N:CD630:@XP_MSG">osc00.vhd(8)</a><!@TM:1463627178> | Synthesizing work.osc00.osc0 
<font color=#A52A2A>@W:<a href="@W:CD280:@XP_HELP">CD280</a> : <a href="C:\users\alberto rios\documents\ipn\escom\5semestre\arquitectura\vhdl\lcdram\osc00.vhd:17:10:17:18:@W:CD280:@XP_MSG">osc00.vhd(17)</a><!@TM:1463627178> | Unbound component OSCTIMER mapped to black box</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\users\alberto rios\documents\ipn\escom\5semestre\arquitectura\vhdl\lcdram\osc00.vhd:17:10:17:18:@N:CD630:@XP_MSG">osc00.vhd(17)</a><!@TM:1463627178> | Synthesizing work.osctimer.syn_black_box 
Post processing for work.osctimer.syn_black_box
Post processing for work.osc00.osc0
Post processing for work.toplcdram00.toplcdram0
<font color=#A52A2A>@W:<a href="@W:CL138:@XP_HELP">CL138</a> : <a href="C:\users\alberto rios\documents\ipn\escom\5semestre\arquitectura\vhdl\lcdram\contread00.vhd:27:5:27:7:@W:CL138:@XP_MSG">contread00.vhd(27)</a><!@TM:1463627178> | Removing register 'RWcw' because it is only assigned 0 or its original value.</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="C:\users\alberto rios\documents\ipn\escom\5semestre\arquitectura\vhdl\lcdram\contread00.vhd:27:5:27:7:@W:CL189:@XP_MSG">contread00.vhd(27)</a><!@TM:1463627178> | Register bit RScw is always 1, optimizing ...</font>
@END

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 79MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed May 18 22:06:18 2016

###########################################################]
Synopsys Netlist Linker, version comp201403rcp1, Build 060R, built May 27 2014
@N: : <!@TM:1463627179> | Running in 64-bit mode 
File C:\users\alberto rios\documents\ipn\escom\5semestre\arquitectura\vhdl\lcdram\synwork\toplcdram00_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed May 18 22:06:19 2016

###########################################################]
Map & Optimize Report

<a name=mapperReport2>Synopsys CPLD Technology Mapper, Version maplat, Build 923R, Built May  6 2014</a>
Copyright (C) 1994-2013, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.
Product Version I-2014.03LC 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1463627179> | Running in 64-bit mode. 
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\alberto rios\documents\ipn\escom\5semestre\arquitectura\vhdl\lcdram\bufferlcd00.vhd:27:4:27:6:@W:MO129:@XP_MSG">bufferlcd00.vhd(27)</a><!@TM:1463627179> | Sequential instance LCD06.RWbb reduced to a combinational gate by constant propagation</font>
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\users\alberto rios\documents\ipn\escom\5semestre\arquitectura\vhdl\lcdram\ram00.vhd:28:9:28:13:@N:MF135:@XP_MSG">ram00.vhd(28)</a><!@TM:1463627179> | Found RAM 'sram[7:0]', 16 words by 8 bits 
@N: : <a href="c:\users\alberto rios\documents\ipn\escom\5semestre\arquitectura\vhdl\lcdram\contconfig00.vhd:18:5:18:7:@N::@XP_MSG">contconfig00.vhd(18)</a><!@TM:1463627179> | Found counter in view:work.toplcdram00(toplcdram0) inst LCD02.outcc[5:0]
@N: : <a href="c:\users\alberto rios\documents\ipn\escom\5semestre\arquitectura\vhdl\lcdram\contread00.vhd:27:5:27:7:@N::@XP_MSG">contread00.vhd(27)</a><!@TM:1463627179> | Found counter in view:work.toplcdram00(toplcdram0) inst RA05.outContRead[3:0]
@N: : <a href="c:\users\alberto rios\documents\ipn\escom\5semestre\arquitectura\vhdl\lcdram\div00.vhd:21:9:21:11:@N::@XP_MSG">div00.vhd(21)</a><!@TM:1463627179> | Found counter in view:work.div00(div0) inst sdiv[11:0]
@N: : <a href="c:\users\alberto rios\documents\ipn\escom\5semestre\arquitectura\vhdl\lcdram\coder00.vhd:28:8:28:10:@N::@XP_MSG">coder00.vhd(28)</a><!@TM:1463627179> | Found counter in view:work.coder00(coder0) inst outcontc[3:0]
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="c:\users\alberto rios\documents\ipn\escom\5semestre\arquitectura\vhdl\lcdram\bufferlcd00.vhd:32:11:32:32:@W:MT462:@XP_MSG">bufferlcd00.vhd(32)</a><!@TM:1463627179> | Net LCD06.pbuff\.un2_inflagbuffwrite_0 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="c:\users\alberto rios\documents\ipn\escom\5semestre\arquitectura\vhdl\lcdram\config00.vhd:21:5:21:9:@W:MT462:@XP_MSG">config00.vhd(21)</a><!@TM:1463627179> | Net LCD03.un1_inflagc_3 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="c:\users\alberto rios\documents\ipn\escom\5semestre\arquitectura\vhdl\lcdram\config00.vhd:21:5:21:9:@W:MT462:@XP_MSG">config00.vhd(21)</a><!@TM:1463627179> | Net LCD03.N_8_i appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="c:\users\alberto rios\documents\ipn\escom\5semestre\arquitectura\vhdl\lcdram\config00.vhd:21:5:21:9:@W:MT462:@XP_MSG">config00.vhd(21)</a><!@TM:1463627179> | Net LCD03.un1_inflagc_9_0 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="c:\users\alberto rios\documents\ipn\escom\5semestre\arquitectura\vhdl\lcdram\config00.vhd:21:5:21:9:@W:MT462:@XP_MSG">config00.vhd(21)</a><!@TM:1463627179> | Net LCD03.N_6_i appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="c:\users\alberto rios\documents\ipn\escom\5semestre\arquitectura\vhdl\lcdram\config00.vhd:21:5:21:9:@W:MT462:@XP_MSG">config00.vhd(21)</a><!@TM:1463627179> | Net LCD03.un1_inflagc_2 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="c:\users\alberto rios\documents\ipn\escom\5semestre\arquitectura\vhdl\lcdram\config00.vhd:21:5:21:9:@W:MT462:@XP_MSG">config00.vhd(21)</a><!@TM:1463627179> | Net LCD03.un1_inflagc_7_0 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="c:\users\alberto rios\documents\ipn\escom\5semestre\arquitectura\vhdl\lcdram\config00.vhd:21:5:21:9:@W:MT462:@XP_MSG">config00.vhd(21)</a><!@TM:1463627179> | Net LCD03.un1_inflagc_8_0 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="c:\users\alberto rios\documents\ipn\escom\5semestre\arquitectura\vhdl\lcdram\config00.vhd:21:5:21:9:@W:MT462:@XP_MSG">config00.vhd(21)</a><!@TM:1463627179> | Net LCD03.un1_inflagc_1 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="c:\users\alberto rios\documents\ipn\escom\5semestre\arquitectura\vhdl\lcdram\config00.vhd:21:5:21:9:@W:MT462:@XP_MSG">config00.vhd(21)</a><!@TM:1463627179> | Net LCD03.un1_inflagc_6 appears to be an unidentified clock source. Assuming default frequency. </font>
---------------------------------------
<a name=resourceUsage3>Resource Usage Report</a>

Simple gate primitives:
OSCTIMER        1 use
DFFC            157 uses
DFF             29 uses
OBUF            36 uses
IBUF            12 uses
AND2            694 uses
INV             440 uses
DLATRH          9 uses
OR2             135 uses
XOR2            5 uses
DLAT            10 uses


@N:<a href="@N:FC100:@XP_HELP">FC100</a> : <!@TM:1463627179> | Timing Report not generated for this device, please use place and route tools for timing analysis. 
I-2014.03LC 
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 43MB peak: 109MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed May 18 22:06:19 2016

###########################################################]

</pre></samp></body></html>
