#Build: Synplify Pro (R) T-2022.09M-SP2-1, Build 179R, Jun 27 2023
#install: /home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro
#OS: Linux 
#Hostname: homework

# Wed Jun 25 14:36:26 2025

#Implementation: synthesis


Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: /home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro
OS: Linux Mint 22.1
Hostname: homework
max virtual memory: unlimited (bytes)
max user processes: 126513
max stack size: 8388608 (bytes)


Implementation : synthesis
Synopsys HDL Compiler, Version comp202209synp2, Build 179R, Built Jun 27 2023 09:29:53, @4799148

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: /home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro
OS: Linux Mint 22.1
Hostname: homework
max virtual memory: unlimited (bytes)
max user processes: 126513
max stack size: 8388608 (bytes)


Implementation : synthesis
Synopsys VHDL Compiler, Version comp202209synp2, Build 179R, Built Jun 27 2023 09:29:53, @4799148

@N|Running in 64-bit mode
@N|stack limit increased to max
@N:"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":11:7:11:17|Top entity is set to DMMainPorts.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/CGraphDmTypes.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/IBufP3.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider2X.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider2X.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartRxRaw.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'.
@N: CD895 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":46:17:46:19|Setting attribute syn_ramstyle to "no_rw_check" on shared variable ram
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartTx.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/CGraphDmDacRamFlat.vhd'.
@N: CD895 :"/home/summer/projects/CGraph/firmware/include/fpga/CGraphDmDacRamFlat.vhd":49:17:49:28|Setting attribute syn_ramstyle to "no_rw_check" on shared variable dacsetpoints
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/SpiDac.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartRxExtClk.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartRxFifoExtClk.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd'.
@N: CD895 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":585:17:585:35|Setting attribute syn_ramstyle to "no_rw_check" on shared variable dacsetpointmappings
VHDL syntax check successful!
@N: CD231 :"/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vhd2008/std1164.vhd":889:16:889:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 139MB)


Process completed successfully.
# Wed Jun 25 14:36:27 2025

###########################################################]
###########################################################[

Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: /home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro
OS: Linux Mint 22.1
Hostname: homework
max virtual memory: unlimited (bytes)
max user processes: 126513
max stack size: 8388608 (bytes)


Implementation : synthesis
Synopsys Verilog Compiler, Version comp202209synp2, Build 179R, Built Jun 27 2023 09:29:53, @4799148

@N|Running in 64-bit mode
@N: CG1349 :	| Running Verilog Compiler in System Verilog mode

@I::"/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/generic/smartfusion2.v" (library work)
@I::"/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/work/EvalSandbox_MSS/CCC_0/EvalSandbox_MSS_CCC_0_FCCC.v" (library work)
@I::"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/SgCore/OSC/2.0.101/osc_comps.v" (library work)
@W: CG100 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/SgCore/OSC/2.0.101/osc_comps.v":4:13:4:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/SgCore/OSC/2.0.101/osc_comps.v":14:13:14:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/SgCore/OSC/2.0.101/osc_comps.v":27:13:27:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/SgCore/OSC/2.0.101/osc_comps.v":43:13:43:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/SgCore/OSC/2.0.101/osc_comps.v":55:13:55:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/SgCore/OSC/2.0.101/osc_comps.v":67:13:67:25|User defined pragma syn_black_box detected

@I::"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/work/EvalSandbox_MSS/FABOSC_0/EvalSandbox_MSS_FABOSC_0_OSC.v" (library work)
@I::"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/work/EvalSandbox_MSS_MSS/EvalSandbox_MSS_MSS_syn.v" (library work)
@W: CG100 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/work/EvalSandbox_MSS_MSS/EvalSandbox_MSS_MSS_syn.v":532:13:532:25|User defined pragma syn_black_box detected

@I::"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/work/EvalSandbox_MSS_MSS/EvalSandbox_MSS_MSS.v" (library work)
@I::"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp_pcie_hotreset.v" (library work)
@I::"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v" (library work)
@I::"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3_muxptob3.v" (library COREAPB3_LIB)
@I::"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3_iaddr_reg.v" (library COREAPB3_LIB)
@I::"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v" (library COREAPB3_LIB)
@I::"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/work/EvalSandbox_MSS/EvalSandbox_MSS.v" (library work)
@I::"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/work/FCCC_C0/FCCC_C0_0/FCCC_C0_FCCC_C0_0_FCCC.v" (library work)
@I::"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/work/FCCC_C0/FCCC_C0.v" (library work)
@I::"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/work/IO_C2/IO_C2_0/IO_C2_IO_C2_0_IO.v" (library work)
@I::"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/work/IO_C2/IO_C2.v" (library work)
@I::"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/work/EvalBoardSandbox/EvalBoardSandbox.v" (library work)
@N|stack limit increased to max
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 137MB)


Process completed successfully.
# Wed Jun 25 14:36:27 2025

###########################################################]
###########################################################[
@N: CG1349 :	| Running Verilog Compiler in System Verilog mode

@I::"/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/generic/smartfusion2.v" (library work)
@I::"/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/work/EvalSandbox_MSS/CCC_0/EvalSandbox_MSS_CCC_0_FCCC.v" (library work)
@I::"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/SgCore/OSC/2.0.101/osc_comps.v" (library work)
@W: CG100 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/SgCore/OSC/2.0.101/osc_comps.v":4:13:4:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/SgCore/OSC/2.0.101/osc_comps.v":14:13:14:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/SgCore/OSC/2.0.101/osc_comps.v":27:13:27:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/SgCore/OSC/2.0.101/osc_comps.v":43:13:43:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/SgCore/OSC/2.0.101/osc_comps.v":55:13:55:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/SgCore/OSC/2.0.101/osc_comps.v":67:13:67:25|User defined pragma syn_black_box detected

@I::"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/work/EvalSandbox_MSS/FABOSC_0/EvalSandbox_MSS_FABOSC_0_OSC.v" (library work)
@I::"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/work/EvalSandbox_MSS_MSS/EvalSandbox_MSS_MSS_syn.v" (library work)
@W: CG100 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/work/EvalSandbox_MSS_MSS/EvalSandbox_MSS_MSS_syn.v":532:13:532:25|User defined pragma syn_black_box detected

@I::"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/work/EvalSandbox_MSS_MSS/EvalSandbox_MSS_MSS.v" (library work)
@I::"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp_pcie_hotreset.v" (library work)
@I::"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v" (library work)
@I::"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3_muxptob3.v" (library COREAPB3_LIB)
@I::"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3_iaddr_reg.v" (library COREAPB3_LIB)
@I::"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v" (library COREAPB3_LIB)
@I::"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/work/EvalSandbox_MSS/EvalSandbox_MSS.v" (library work)
@I::"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/work/FCCC_C0/FCCC_C0_0/FCCC_C0_FCCC_C0_0_FCCC.v" (library work)
@I::"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/work/FCCC_C0/FCCC_C0.v" (library work)
@I::"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/work/IO_C2/IO_C2_0/IO_C2_IO_C2_0_IO.v" (library work)
@I::"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/work/IO_C2/IO_C2.v" (library work)
@I::"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/work/EvalBoardSandbox/EvalBoardSandbox.v" (library work)
@N|stack limit increased to max
Verilog syntax check successful!
@N: CG775 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":31:7:31:14|Component CoreAPB3 not found in library "work" or "__hyper__lib__", but found in library COREAPB3_LIB
@N: CG364 :"/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/generic/smartfusion2.v":376:7:376:9|Synthesizing module VCC in library work.
Running optimization stage 1 on VCC .......
Finished optimization stage 1 on VCC (CPU Time 0h:00m:00s, Memory Used current: 137MB peak: 137MB)
@N: CG364 :"/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/generic/smartfusion2.v":372:7:372:9|Synthesizing module GND in library work.
Running optimization stage 1 on GND .......
Finished optimization stage 1 on GND (CPU Time 0h:00m:00s, Memory Used current: 137MB peak: 137MB)
@N: CG364 :"/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/generic/smartfusion2.v":362:7:362:12|Synthesizing module CLKINT in library work.
Running optimization stage 1 on CLKINT .......
Finished optimization stage 1 on CLKINT (CPU Time 0h:00m:00s, Memory Used current: 137MB peak: 137MB)
@N: CG364 :"/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/generic/smartfusion2.v":729:7:729:9|Synthesizing module CCC in library work.
Running optimization stage 1 on CCC .......
Finished optimization stage 1 on CCC (CPU Time 0h:00m:00s, Memory Used current: 137MB peak: 137MB)
@N: CG364 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/work/EvalSandbox_MSS/CCC_0/EvalSandbox_MSS_CCC_0_FCCC.v":5:7:5:32|Synthesizing module EvalSandbox_MSS_CCC_0_FCCC in library work.
Running optimization stage 1 on EvalSandbox_MSS_CCC_0_FCCC .......
Finished optimization stage 1 on EvalSandbox_MSS_CCC_0_FCCC (CPU Time 0h:00m:00s, Memory Used current: 137MB peak: 137MB)
@N: CG364 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3_muxptob3.v":30:7:30:23|Synthesizing module COREAPB3_MUXPTOB3 in library COREAPB3_LIB.
Running optimization stage 1 on COREAPB3_MUXPTOB3 .......
Finished optimization stage 1 on COREAPB3_MUXPTOB3 (CPU Time 0h:00m:00s, Memory Used current: 140MB peak: 140MB)
@N: CG364 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":31:7:31:14|Synthesizing module CoreAPB3 in library COREAPB3_LIB.

	APB_DWIDTH=6'b100000
	IADDR_OPTION=32'b00000000000000000000000000000000
	APBSLOT0ENABLE=1'b1
	APBSLOT1ENABLE=1'b1
	APBSLOT2ENABLE=1'b0
	APBSLOT3ENABLE=1'b0
	APBSLOT4ENABLE=1'b0
	APBSLOT5ENABLE=1'b0
	APBSLOT6ENABLE=1'b0
	APBSLOT7ENABLE=1'b0
	APBSLOT8ENABLE=1'b0
	APBSLOT9ENABLE=1'b0
	APBSLOT10ENABLE=1'b0
	APBSLOT11ENABLE=1'b0
	APBSLOT12ENABLE=1'b0
	APBSLOT13ENABLE=1'b0
	APBSLOT14ENABLE=1'b0
	APBSLOT15ENABLE=1'b0
	SC_0=1'b0
	SC_1=1'b0
	SC_2=1'b0
	SC_3=1'b0
	SC_4=1'b0
	SC_5=1'b0
	SC_6=1'b0
	SC_7=1'b0
	SC_8=1'b0
	SC_9=1'b0
	SC_10=1'b0
	SC_11=1'b0
	SC_12=1'b0
	SC_13=1'b0
	SC_14=1'b0
	SC_15=1'b0
	MADDR_BITS=6'b010000
	UPR_NIBBLE_POSN=4'b0011
	FAMILY=32'b00000000000000000000000000010011
	SYNC_RESET=32'b00000000000000000000000000000000
	IADDR_NOTINUSE=32'b00000000000000000000000000000000
	IADDR_EXTERNAL=32'b00000000000000000000000000000001
	IADDR_SLOT0=32'b00000000000000000000000000000010
	IADDR_SLOT1=32'b00000000000000000000000000000011
	IADDR_SLOT2=32'b00000000000000000000000000000100
	IADDR_SLOT3=32'b00000000000000000000000000000101
	IADDR_SLOT4=32'b00000000000000000000000000000110
	IADDR_SLOT5=32'b00000000000000000000000000000111
	IADDR_SLOT6=32'b00000000000000000000000000001000
	IADDR_SLOT7=32'b00000000000000000000000000001001
	IADDR_SLOT8=32'b00000000000000000000000000001010
	IADDR_SLOT9=32'b00000000000000000000000000001011
	IADDR_SLOT10=32'b00000000000000000000000000001100
	IADDR_SLOT11=32'b00000000000000000000000000001101
	IADDR_SLOT12=32'b00000000000000000000000000001110
	IADDR_SLOT13=32'b00000000000000000000000000001111
	IADDR_SLOT14=32'b00000000000000000000000000010000
	IADDR_SLOT15=32'b00000000000000000000000000010001
	SL0=16'b0000000000000001
	SL1=16'b0000000000000010
	SL2=16'b0000000000000000
	SL3=16'b0000000000000000
	SL4=16'b0000000000000000
	SL5=16'b0000000000000000
	SL6=16'b0000000000000000
	SL7=16'b0000000000000000
	SL8=16'b0000000000000000
	SL9=16'b0000000000000000
	SL10=16'b0000000000000000
	SL11=16'b0000000000000000
	SL12=16'b0000000000000000
	SL13=16'b0000000000000000
	SL14=16'b0000000000000000
	SL15=16'b0000000000000000
	SC=16'b0000000000000000
	SC_qual=16'b0000000000000000
   Generated name = CoreAPB3_Z1_layer0
@W: CG360 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":244:12:244:20|Removing wire IA_PRDATA, as there is no assignment to it.
Running optimization stage 1 on CoreAPB3_Z1_layer0 .......
Finished optimization stage 1 on CoreAPB3_Z1_layer0 (CPU Time 0h:00m:00s, Memory Used current: 140MB peak: 140MB)
@N: CG364 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":23:7:23:16|Synthesizing module CoreResetP in library work.

	FAMILY=32'b00000000000000000000000000010011
	EXT_RESET_CFG=32'b00000000000000000000000000000000
	DEVICE_VOLTAGE=32'b00000000000000000000000000000010
	MDDR_IN_USE=32'b00000000000000000000000000000000
	FDDR_IN_USE=32'b00000000000000000000000000000000
	SDIF0_IN_USE=32'b00000000000000000000000000000000
	SDIF1_IN_USE=32'b00000000000000000000000000000000
	SDIF2_IN_USE=32'b00000000000000000000000000000000
	SDIF3_IN_USE=32'b00000000000000000000000000000000
	SDIF0_PCIE=32'b00000000000000000000000000000000
	SDIF1_PCIE=32'b00000000000000000000000000000000
	SDIF2_PCIE=32'b00000000000000000000000000000000
	SDIF3_PCIE=32'b00000000000000000000000000000000
	SDIF0_PCIE_HOTRESET=32'b00000000000000000000000000000001
	SDIF1_PCIE_HOTRESET=32'b00000000000000000000000000000001
	SDIF2_PCIE_HOTRESET=32'b00000000000000000000000000000001
	SDIF3_PCIE_HOTRESET=32'b00000000000000000000000000000001
	SDIF0_PCIE_L2P2=32'b00000000000000000000000000000001
	SDIF1_PCIE_L2P2=32'b00000000000000000000000000000001
	SDIF2_PCIE_L2P2=32'b00000000000000000000000000000001
	SDIF3_PCIE_L2P2=32'b00000000000000000000000000000001
	ENABLE_SOFT_RESETS=32'b00000000000000000000000000000000
	DEVICE_090=32'b00000000000000000000000000000000
	DDR_WAIT=32'b00000000000000000000000011001000
	RCOSC_MEGAHERTZ=32'b00000000000000000000000000110010
	SDIF_INTERVAL=32'b00000000000000000001100101100100
	DDR_INTERVAL=32'b00000000000000000010011100010000
	COUNT_WIDTH_SDIF=32'b00000000000000000000000000001101
	COUNT_WIDTH_DDR=32'b00000000000000000000000000001110
	S0=32'b00000000000000000000000000000000
	S1=32'b00000000000000000000000000000001
	S2=32'b00000000000000000000000000000010
	S3=32'b00000000000000000000000000000011
	S4=32'b00000000000000000000000000000100
	S5=32'b00000000000000000000000000000101
	S6=32'b00000000000000000000000000000110
   Generated name = CoreResetP_Z2_layer0
Running optimization stage 1 on CoreResetP_Z2_layer0 .......
@W: CL169 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1613:4:1613:9|Pruning unused register count_ddr[13:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1581:4:1581:9|Pruning unused register count_sdif3[12:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1549:4:1549:9|Pruning unused register count_sdif2[12:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1517:4:1517:9|Pruning unused register count_sdif1[12:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1485:4:1485:9|Pruning unused register count_sdif0[12:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1455:4:1455:9|Pruning unused register count_sdif0_enable_q1. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1455:4:1455:9|Pruning unused register count_sdif1_enable_q1. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1455:4:1455:9|Pruning unused register count_sdif2_enable_q1. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1455:4:1455:9|Pruning unused register count_sdif3_enable_q1. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1455:4:1455:9|Pruning unused register count_sdif0_enable_rcosc. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1455:4:1455:9|Pruning unused register count_sdif1_enable_rcosc. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1455:4:1455:9|Pruning unused register count_sdif2_enable_rcosc. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1455:4:1455:9|Pruning unused register count_sdif3_enable_rcosc. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1455:4:1455:9|Pruning unused register count_ddr_enable_q1. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1455:4:1455:9|Pruning unused register count_ddr_enable_rcosc. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1365:4:1365:9|Pruning unused register count_sdif3_enable. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1300:4:1300:9|Pruning unused register count_sdif2_enable. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1235:4:1235:9|Pruning unused register count_sdif1_enable. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1170:4:1170:9|Pruning unused register count_sdif0_enable. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1089:4:1089:9|Pruning unused register count_ddr_enable. Make sure that there are no unused intermediate registers.
@W: CL177 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1388:4:1388:9|Sharing sequential element M3_RESET_N_int and merging RESET_N_F2M_int. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":963:4:963:9|Sharing sequential element sdif2_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":963:4:963:9|Sharing sequential element sdif1_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":963:4:963:9|Sharing sequential element sdif0_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":963:4:963:9|Sharing sequential element fpll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL190 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1433:4:1433:9|Optimizing register bit EXT_RESET_OUT_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1089:4:1089:9|Pruning unused register release_ext_reset. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1433:4:1433:9|Pruning unused register EXT_RESET_OUT_int. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1433:4:1433:9|Pruning unused register sm2_state[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":783:4:783:9|Pruning unused register sm2_areset_n_q1. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":783:4:783:9|Pruning unused register sm2_areset_n_clk_base. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on CoreResetP_Z2_layer0 (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
@N: CG364 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/work/EvalSandbox_MSS_MSS/EvalSandbox_MSS_MSS_syn.v":5:7:5:13|Synthesizing module MSS_025 in library work.
Running optimization stage 1 on MSS_025 .......
Finished optimization stage 1 on MSS_025 (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
@N: CG364 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/work/EvalSandbox_MSS_MSS/EvalSandbox_MSS_MSS.v":9:7:9:25|Synthesizing module EvalSandbox_MSS_MSS in library work.
Running optimization stage 1 on EvalSandbox_MSS_MSS .......
Finished optimization stage 1 on EvalSandbox_MSS_MSS (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
@N: CG364 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/SgCore/OSC/2.0.101/osc_comps.v":51:7:51:24|Synthesizing module RCOSC_25_50MHZ_FAB in library work.
Running optimization stage 1 on RCOSC_25_50MHZ_FAB .......
Finished optimization stage 1 on RCOSC_25_50MHZ_FAB (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
@N: CG364 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/SgCore/OSC/2.0.101/osc_comps.v":11:7:11:20|Synthesizing module RCOSC_25_50MHZ in library work.
Running optimization stage 1 on RCOSC_25_50MHZ .......
Finished optimization stage 1 on RCOSC_25_50MHZ (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
@N: CG364 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/work/EvalSandbox_MSS/FABOSC_0/EvalSandbox_MSS_FABOSC_0_OSC.v":5:7:5:34|Synthesizing module EvalSandbox_MSS_FABOSC_0_OSC in library work.
Running optimization stage 1 on EvalSandbox_MSS_FABOSC_0_OSC .......
@W: CL318 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/work/EvalSandbox_MSS/FABOSC_0/EvalSandbox_MSS_FABOSC_0_OSC.v":15:7:15:24|*Output RCOSC_25_50MHZ_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/work/EvalSandbox_MSS/FABOSC_0/EvalSandbox_MSS_FABOSC_0_OSC.v":17:7:17:20|*Output RCOSC_1MHZ_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/work/EvalSandbox_MSS/FABOSC_0/EvalSandbox_MSS_FABOSC_0_OSC.v":18:7:18:20|*Output RCOSC_1MHZ_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/work/EvalSandbox_MSS/FABOSC_0/EvalSandbox_MSS_FABOSC_0_OSC.v":19:7:19:16|*Output XTLOSC_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/work/EvalSandbox_MSS/FABOSC_0/EvalSandbox_MSS_FABOSC_0_OSC.v":20:7:20:16|*Output XTLOSC_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
Finished optimization stage 1 on EvalSandbox_MSS_FABOSC_0_OSC (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
@N: CG364 :"/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/generic/smartfusion2.v":720:7:720:14|Synthesizing module SYSRESET in library work.
Running optimization stage 1 on SYSRESET .......
Finished optimization stage 1 on SYSRESET (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
@N: CG364 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/work/EvalSandbox_MSS/EvalSandbox_MSS.v":9:7:9:21|Synthesizing module EvalSandbox_MSS in library work.
Running optimization stage 1 on EvalSandbox_MSS .......
Finished optimization stage 1 on EvalSandbox_MSS (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
@N: CG364 :"/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/generic/smartfusion2.v":268:7:268:11|Synthesizing module INBUF in library work.
Running optimization stage 1 on INBUF .......
Finished optimization stage 1 on INBUF (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
@N: CG364 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/work/FCCC_C0/FCCC_C0_0/FCCC_C0_FCCC_C0_0_FCCC.v":5:7:5:28|Synthesizing module FCCC_C0_FCCC_C0_0_FCCC in library work.
Running optimization stage 1 on FCCC_C0_FCCC_C0_0_FCCC .......
Finished optimization stage 1 on FCCC_C0_FCCC_C0_0_FCCC (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
@N: CG364 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/work/FCCC_C0/FCCC_C0.v":139:7:139:13|Synthesizing module FCCC_C0 in library work.
Running optimization stage 1 on FCCC_C0 .......
Finished optimization stage 1 on FCCC_C0 (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
@N: CG364 :"/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/generic/smartfusion2.v":280:7:280:13|Synthesizing module TRIBUFF in library work.
Running optimization stage 1 on TRIBUFF .......
Finished optimization stage 1 on TRIBUFF (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
@N: CG364 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/work/IO_C2/IO_C2_0/IO_C2_IO_C2_0_IO.v":5:7:5:22|Synthesizing module IO_C2_IO_C2_0_IO in library work.
Running optimization stage 1 on IO_C2_IO_C2_0_IO .......
Finished optimization stage 1 on IO_C2_IO_C2_0_IO (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
@N: CG364 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/work/IO_C2/IO_C2.v":27:7:27:11|Synthesizing module IO_C2 in library work.
Running optimization stage 1 on IO_C2 .......
Finished optimization stage 1 on IO_C2 (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
@N: CG364 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/work/EvalBoardSandbox/EvalBoardSandbox.v":9:7:9:22|Synthesizing module EvalBoardSandbox in library work.
@N: CG794 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/work/EvalBoardSandbox/EvalBoardSandbox.v":344:12:344:24|Using module DMMainPorts from library work
Running optimization stage 1 on EvalBoardSandbox .......
Finished optimization stage 1 on EvalBoardSandbox (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
Running optimization stage 2 on EvalBoardSandbox .......
Finished optimization stage 2 on EvalBoardSandbox (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
Running optimization stage 2 on IO_C2 .......
Finished optimization stage 2 on IO_C2 (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
Running optimization stage 2 on IO_C2_IO_C2_0_IO .......
Finished optimization stage 2 on IO_C2_IO_C2_0_IO (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
Running optimization stage 2 on TRIBUFF .......
Finished optimization stage 2 on TRIBUFF (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
Running optimization stage 2 on FCCC_C0 .......
Finished optimization stage 2 on FCCC_C0 (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
Running optimization stage 2 on FCCC_C0_FCCC_C0_0_FCCC .......
Finished optimization stage 2 on FCCC_C0_FCCC_C0_0_FCCC (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
Running optimization stage 2 on INBUF .......
Finished optimization stage 2 on INBUF (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
Running optimization stage 2 on EvalSandbox_MSS .......
Finished optimization stage 2 on EvalSandbox_MSS (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
Running optimization stage 2 on SYSRESET .......
Finished optimization stage 2 on SYSRESET (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
Running optimization stage 2 on EvalSandbox_MSS_FABOSC_0_OSC .......
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/work/EvalSandbox_MSS/FABOSC_0/EvalSandbox_MSS_FABOSC_0_OSC.v":14:7:14:9|Input XTL is unused.
Finished optimization stage 2 on EvalSandbox_MSS_FABOSC_0_OSC (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
Running optimization stage 2 on RCOSC_25_50MHZ .......
Finished optimization stage 2 on RCOSC_25_50MHZ (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
Running optimization stage 2 on RCOSC_25_50MHZ_FAB .......
Finished optimization stage 2 on RCOSC_25_50MHZ_FAB (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
Running optimization stage 2 on EvalSandbox_MSS_MSS .......
Finished optimization stage 2 on EvalSandbox_MSS_MSS (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
Running optimization stage 2 on MSS_025 .......
Finished optimization stage 2 on MSS_025 (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
Running optimization stage 2 on CoreResetP_Z2_layer0 .......
@W: CL177 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":963:4:963:9|Sharing sequential element sdif0_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":963:4:963:9|Sharing sequential element sdif1_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":963:4:963:9|Sharing sequential element sdif2_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":963:4:963:9|Sharing sequential element fpll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.
@N: CL201 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1365:4:1365:9|Trying to extract state machine for register sdif3_state.
Extracted state machine for register sdif3_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1300:4:1300:9|Trying to extract state machine for register sdif2_state.
Extracted state machine for register sdif2_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1235:4:1235:9|Trying to extract state machine for register sdif1_state.
Extracted state machine for register sdif1_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1170:4:1170:9|Trying to extract state machine for register sdif0_state.
Extracted state machine for register sdif0_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1089:4:1089:9|Trying to extract state machine for register sm0_state.
Extracted state machine for register sm0_state
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":29:20:29:28|Input CLK_LTSSM is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":56:20:56:28|Input FPLL_LOCK is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":59:20:59:34|Input SDIF0_SPLL_LOCK is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":68:20:68:34|Input SDIF1_SPLL_LOCK is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":72:20:72:34|Input SDIF2_SPLL_LOCK is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":76:20:76:34|Input SDIF3_SPLL_LOCK is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":90:20:90:29|Input SDIF0_PSEL is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":91:20:91:31|Input SDIF0_PWRITE is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":92:20:92:31|Input SDIF0_PRDATA is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":93:20:93:29|Input SDIF1_PSEL is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":94:20:94:31|Input SDIF1_PWRITE is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":95:20:95:31|Input SDIF1_PRDATA is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":96:20:96:29|Input SDIF2_PSEL is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":97:20:97:31|Input SDIF2_PWRITE is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":98:20:98:31|Input SDIF2_PRDATA is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":99:20:99:29|Input SDIF3_PSEL is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":100:20:100:31|Input SDIF3_PWRITE is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":101:20:101:31|Input SDIF3_PRDATA is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":107:20:107:37|Input SOFT_EXT_RESET_OUT is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":108:20:108:33|Input SOFT_RESET_F2M is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":109:20:109:32|Input SOFT_M3_RESET is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":110:20:110:49|Input SOFT_MDDR_DDR_AXI_S_CORE_RESET is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":111:20:111:39|Input SOFT_FDDR_CORE_RESET is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":112:20:112:39|Input SOFT_SDIF0_PHY_RESET is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":113:20:113:40|Input SOFT_SDIF0_CORE_RESET is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":114:20:114:39|Input SOFT_SDIF1_PHY_RESET is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":115:20:115:40|Input SOFT_SDIF1_CORE_RESET is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":116:20:116:39|Input SOFT_SDIF2_PHY_RESET is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":117:20:117:40|Input SOFT_SDIF2_CORE_RESET is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":118:20:118:39|Input SOFT_SDIF3_PHY_RESET is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":119:20:119:40|Input SOFT_SDIF3_CORE_RESET is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":123:20:123:42|Input SOFT_SDIF0_0_CORE_RESET is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":124:20:124:42|Input SOFT_SDIF0_1_CORE_RESET is unused.
Finished optimization stage 2 on CoreResetP_Z2_layer0 (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
Running optimization stage 2 on CoreAPB3_Z1_layer0 .......
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":72:36:72:40|Input IADDR is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":73:13:73:19|Input PRESETN is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":74:13:74:16|Input PCLK is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":106:18:106:25|Input PRDATAS2 is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":107:18:107:25|Input PRDATAS3 is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":108:18:108:25|Input PRDATAS4 is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":109:18:109:25|Input PRDATAS5 is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":110:18:110:25|Input PRDATAS6 is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":111:18:111:25|Input PRDATAS7 is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":112:18:112:25|Input PRDATAS8 is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":113:18:113:25|Input PRDATAS9 is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":114:18:114:26|Input PRDATAS10 is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":115:18:115:26|Input PRDATAS11 is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":116:18:116:26|Input PRDATAS12 is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":117:18:117:26|Input PRDATAS13 is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":118:18:118:26|Input PRDATAS14 is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":119:18:119:26|Input PRDATAS15 is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":123:13:123:20|Input PREADYS2 is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":124:13:124:20|Input PREADYS3 is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":125:13:125:20|Input PREADYS4 is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":126:13:126:20|Input PREADYS5 is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":127:13:127:20|Input PREADYS6 is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":128:13:128:20|Input PREADYS7 is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":129:13:129:20|Input PREADYS8 is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":130:13:130:20|Input PREADYS9 is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":131:13:131:21|Input PREADYS10 is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":132:13:132:21|Input PREADYS11 is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":133:13:133:21|Input PREADYS12 is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":134:13:134:21|Input PREADYS13 is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":135:13:135:21|Input PREADYS14 is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":136:13:136:21|Input PREADYS15 is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":140:13:140:21|Input PSLVERRS2 is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":141:13:141:21|Input PSLVERRS3 is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":142:13:142:21|Input PSLVERRS4 is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":143:13:143:21|Input PSLVERRS5 is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":144:13:144:21|Input PSLVERRS6 is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":145:13:145:21|Input PSLVERRS7 is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":146:13:146:21|Input PSLVERRS8 is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":147:13:147:21|Input PSLVERRS9 is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":148:13:148:22|Input PSLVERRS10 is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":149:13:149:22|Input PSLVERRS11 is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":150:13:150:22|Input PSLVERRS12 is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":151:13:151:22|Input PSLVERRS13 is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":152:13:152:22|Input PSLVERRS14 is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":153:13:153:22|Input PSLVERRS15 is unused.
Finished optimization stage 2 on CoreAPB3_Z1_layer0 (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
Running optimization stage 2 on COREAPB3_MUXPTOB3 .......
Finished optimization stage 2 on COREAPB3_MUXPTOB3 (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 146MB)
Running optimization stage 2 on EvalSandbox_MSS_CCC_0_FCCC .......
Finished optimization stage 2 on EvalSandbox_MSS_CCC_0_FCCC (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 146MB)
Running optimization stage 2 on CCC .......
Finished optimization stage 2 on CCC (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 146MB)
Running optimization stage 2 on CLKINT .......
Finished optimization stage 2 on CLKINT (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 146MB)
Running optimization stage 2 on GND .......
Finished optimization stage 2 on GND (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 146MB)
Running optimization stage 2 on VCC .......
Finished optimization stage 2 on VCC (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 146MB)

For a summary of runtime per design unit, please see file:
==========================================================
@L: /home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/synthesis/synwork/layer0.duruntime



At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 146MB peak: 146MB)


Process completed successfully.
# Wed Jun 25 14:36:27 2025

###########################################################]
###########################################################[
@N|stack limit increased to max
@N:"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":11:7:11:17|Top entity is set to DMMainPorts.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/CGraphDmTypes.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/IBufP3.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider2X.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider2X.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartRxRaw.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'.
@N: CD895 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":46:17:46:19|Setting attribute syn_ramstyle to "no_rw_check" on shared variable ram
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartTx.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/CGraphDmDacRamFlat.vhd'.
@N: CD895 :"/home/summer/projects/CGraph/firmware/include/fpga/CGraphDmDacRamFlat.vhd":49:17:49:28|Setting attribute syn_ramstyle to "no_rw_check" on shared variable dacsetpoints
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/SpiDac.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartRxExtClk.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartRxFifoExtClk.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd'.
@N: CD895 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":585:17:585:35|Setting attribute syn_ramstyle to "no_rw_check" on shared variable dacsetpointmappings
VHDL syntax check successful!
@N: CD231 :"/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vhd2008/std1164.vhd":889:16:889:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":11:7:11:17|Synthesizing work.dmmainports.dmmain.
@N: CD231 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":642:26:642:27|Using onehot encoding for type dacprotowritestates. For example, enumeration idle is mapped to "1000000000000000000000".
@W: CD326 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":791:2:791:14|Port dacsetpointmappings of entity work.registerspaceports is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":966:2:966:10|Port bitcountout of entity work.uarttxfifoextclk is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":1038:2:1038:10|Port bitcountout of entity work.uarttxfifoextclk is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":1113:2:1113:10|Port bitcountout of entity work.uarttxfifoextclk is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":1192:2:1192:10|Port bitcountout of entity work.uarttxfifoextclk is unconnected. If a port needs to remain unconnected, use the keyword open.
@N: CD604 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":1983:10:1983:23|OTHERS clause is not synthesized.
@W: CG296 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":1454:2:1454:8|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":1471:56:1471:66|Referenced variable domachine_i is not in sensitivity list.
@W: CD638 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":462:9:462:19|Signal ramdataout1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":464:9:464:20|Signal rambusack1_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":497:9:497:26|Signal uart0rxfiforeadack is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":510:9:510:18|Signal uartrx0dbg is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":517:9:517:26|Signal uart1rxfiforeadack is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":530:9:530:18|Signal uartrx1dbg is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":537:9:537:26|Signal uart2rxfiforeadack is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":550:9:550:18|Signal uartrx2dbg is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":557:9:557:26|Signal uart3rxfiforeadack is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":570:9:570:18|Signal uartrx3dbg is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":583:9:583:27|Signal dacsetpointwriteack is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":598:8:598:15|Signal nldacs_i is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"/home/summer/projects/CGraph/firmware/include/fpga/SpiDac.vhd":44:7:44:17|Synthesizing work.spidacports.spidac.
@N: CD630 :"/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd":38:7:38:20|Synthesizing work.spimasterports.spimaster.
Post processing for work.spimasterports.spimaster
Running optimization stage 1 on SpiMasterPorts .......
Finished optimization stage 1 on SpiMasterPorts (CPU Time 0h:00m:00s, Memory Used current: 144MB peak: 144MB)
Post processing for work.spidacports.spidac
Running optimization stage 1 on SpiDacPorts .......
Finished optimization stage 1 on SpiDacPorts (CPU Time 0h:00m:00s, Memory Used current: 144MB peak: 144MB)
@N: CD630 :"/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd":30:7:30:17|Synthesizing work.ibufp2ports.ibufp2.
Post processing for work.ibufp2ports.ibufp2
Running optimization stage 1 on IBufP2Ports .......
Finished optimization stage 1 on IBufP2Ports (CPU Time 0h:00m:00s, Memory Used current: 144MB peak: 144MB)
@N: CD630 :"/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd":33:7:33:22|Synthesizing work.uarttxfifoextclk.implementation.
@N: CD233 :"/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd":122:15:122:16|Using sequential encoding for type states.
@N: CD604 :"/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd":274:5:274:18|OTHERS clause is not synthesized.
@N: CD630 :"/home/summer/projects/CGraph/firmware/include/fpga/UartTx.vhd":30:7:30:12|Synthesizing work.uarttx.behaviour.
Post processing for work.uarttx.behaviour
Running optimization stage 1 on UartTx .......
Finished optimization stage 1 on UartTx (CPU Time 0h:00m:00s, Memory Used current: 145MB peak: 145MB)
@N: CD630 :"/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd":11:7:11:16|Synthesizing work.gated_fifo.rtl.
@N: CD630 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":11:7:11:10|Synthesizing work.fifo.rtl.
Post processing for work.fifo.rtl
Running optimization stage 1 on fifo .......
@N: CL134 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":46:17:46:19|Found RAM ram, depth=8192, width=8
@A: CL282 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Feedback mux created for signal count_o[12:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Finished optimization stage 1 on fifo (CPU Time 0h:00m:00s, Memory Used current: 145MB peak: 145MB)
Post processing for work.gated_fifo.rtl
Running optimization stage 1 on gated_fifo .......
Finished optimization stage 1 on gated_fifo (CPU Time 0h:00m:00s, Memory Used current: 145MB peak: 145MB)
Post processing for work.uarttxfifoextclk.implementation
Running optimization stage 1 on UartTxFifoExtClk .......
Finished optimization stage 1 on UartTxFifoExtClk (CPU Time 0h:00m:00s, Memory Used current: 145MB peak: 145MB)
@N: CD630 :"/home/summer/projects/CGraph/firmware/include/fpga/UartRxFifoExtClk.vhd":34:7:34:22|Synthesizing work.uartrxfifoextclk.implementation.
@N: CD630 :"/home/summer/projects/CGraph/firmware/include/fpga/UartRxExtClk.vhd":34:7:34:18|Synthesizing work.uartrxextclk.implementation.
@N: CD630 :"/home/summer/projects/CGraph/firmware/include/fpga/UartRxRaw.vhd":32:7:32:15|Synthesizing work.uartrxraw.behaviour.
Post processing for work.uartrxraw.behaviour
Running optimization stage 1 on UartRxRaw .......
Finished optimization stage 1 on UartRxRaw (CPU Time 0h:00m:00s, Memory Used current: 145MB peak: 145MB)
Post processing for work.uartrxextclk.implementation
Running optimization stage 1 on UartRxExtClk .......
Finished optimization stage 1 on UartRxExtClk (CPU Time 0h:00m:00s, Memory Used current: 145MB peak: 145MB)
Post processing for work.uartrxfifoextclk.implementation
Running optimization stage 1 on UartRxFifoExtClk .......
Finished optimization stage 1 on UartRxFifoExtClk (CPU Time 0h:00m:00s, Memory Used current: 145MB peak: 145MB)
@N: CD630 :"/home/summer/projects/CGraph/firmware/include/fpga/IBufP3.vhd":30:7:30:17|Synthesizing work.ibufp3ports.ibufp3.
Post processing for work.ibufp3ports.ibufp3
Running optimization stage 1 on IBufP3Ports .......
Finished optimization stage 1 on IBufP3Ports (CPU Time 0h:00m:00s, Memory Used current: 145MB peak: 145MB)
@N: CD630 :"/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider2X.vhd":30:7:30:23|Synthesizing work.clockdividerports.clockdivider.
Post processing for work.clockdividerports.clockdivider
Running optimization stage 1 on ClockDividerPorts .......
Finished optimization stage 1 on ClockDividerPorts (CPU Time 0h:00m:00s, Memory Used current: 145MB peak: 145MB)
@N: CD630 :"/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider2X.vhd":30:7:30:31|Synthesizing work.variableclockdividerports.variableclockdivider.
Post processing for work.variableclockdividerports.variableclockdivider
Running optimization stage 1 on VariableClockDividerPorts .......
Finished optimization stage 1 on VariableClockDividerPorts (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 146MB)
@N: CD630 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":14:7:14:24|Synthesizing work.registerspaceports.registerspace.
@W: CD171 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":25:4:25:9|Loss of data is possible when converting an unsigned number of greater than 31 bits to an integer. An integer is 32 bits.  When converting an unsigned number to an integer only the least significant 31 bits are kept.  The most significant bit will be set to '0' to create a positive 32-bit integer.
@W: CD171 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":25:4:25:9|Loss of data is possible when converting an unsigned number of greater than 31 bits to an integer. An integer is 32 bits.  When converting an unsigned number to an integer only the least significant 31 bits are kept.  The most significant bit will be set to '0' to create a positive 32-bit integer.
@W: CD638 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":231:9:231:36|Signal monitoradcchannelreadindex_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":232:9:232:34|Signal monitoradcspiframeenable_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":249:9:249:19|Signal ux2seljmp_i is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.registerspaceports.registerspace
Running optimization stage 1 on RegisterSpacePorts .......
@W: CL169 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":320:6:320:7|Pruning unused register PowernEn_i_5. Make sure that there are no unused intermediate registers.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Feedback mux created for signal DataOut[31:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Feedback mux created for signal PPSCountReset. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Feedback mux created for signal WriteUart3. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Feedback mux created for signal WriteUart2. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Feedback mux created for signal WriteUart1. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Feedback mux created for signal WriteUart0. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Feedback mux created for signal WriteClkDac. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Feedback mux created for signal Uart3FifoReset. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Feedback mux created for signal Uart2FifoReset. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Feedback mux created for signal Uart1FifoReset. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Feedback mux created for signal Uart0FifoReset. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Feedback mux created for signal ReadUart3. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Feedback mux created for signal ReadUart2. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Feedback mux created for signal ReadUart1. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Feedback mux created for signal ReadUart0. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Feedback mux created for signal ClkDacWrite[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Feedback mux created for signal DacSetpointMappings_959[9:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Feedback mux created for signal DacSetpointMappings_958[9:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Feedback mux created for signal DacSetpointMappings_957[9:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Feedback mux created for signal DacSetpointMappings_956[9:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Feedback mux created for signal DacSetpointMappings_955[9:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Feedback mux created for signal DacSetpointMappings_954[9:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Feedback mux created for signal DacSetpointMappings_953[9:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Feedback mux created for signal DacSetpointMappings_952[9:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Feedback mux created for signal DacSetpointMappings_951[9:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Feedback mux created for signal DacSetpointMappings_950[9:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Feedback mux created for signal DacSetpointMappings_949[9:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Feedback mux created for signal DacSetpointMappings_948[9:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Feedback mux created for signal DacSetpointMappings_947[9:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Feedback mux created for signal DacSetpointMappings_946[9:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Feedback mux created for signal DacSetpointMappings_945[9:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Feedback mux created for signal DacSetpointMappings_944[9:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Feedback mux created for signal DacSetpointMappings_943[9:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Feedback mux created for signal DacSetpointMappings_942[9:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Feedback mux created for signal DacSetpointMappings_941[9:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Feedback mux created for signal DacSetpointMappings_940[9:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Feedback mux created for signal DacSetpointMappings_939[9:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Feedback mux created for signal DacSetpointMappings_938[9:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Feedback mux created for signal DacSetpointMappings_937[9:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Feedback mux created for signal DacSetpointMappings_936[9:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Feedback mux created for signal DacSetpointMappings_935[9:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Feedback mux created for signal DacSetpointMappings_934[9:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Feedback mux created for signal DacSetpointMappings_933[9:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Feedback mux created for signal DacSetpointMappings_932[9:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Feedback mux created for signal DacSetpointMappings_931[9:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Feedback mux created for signal DacSetpointMappings_930[9:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Feedback mux created for signal DacSetpointMappings_929[9:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Feedback mux created for signal DacSetpointMappings_928[9:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Feedback mux created for signal DacSetpointMappings_927[9:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Feedback mux created for signal DacSetpointMappings_926[9:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Feedback mux created for signal DacSetpointMappings_925[9:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Feedback mux created for signal DacSetpointMappings_924[9:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Feedback mux created for signal DacSetpointMappings_923[9:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Feedback mux created for signal DacSetpointMappings_922[9:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Feedback mux created for signal DacSetpointMappings_921[9:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Feedback mux created for signal DacSetpointMappings_920[9:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Feedback mux created for signal DacSetpointMappings_919[9:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Feedback mux created for signal DacSetpointMappings_918[9:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Feedback mux created for signal DacSetpointMappings_917[9:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Feedback mux created for signal DacSetpointMappings_916[9:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Feedback mux created for signal DacSetpointMappings_915[9:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Feedback mux created for signal DacSetpointMappings_914[9:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Feedback mux created for signal DacSetpointMappings_913[9:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Feedback mux created for signal DacSetpointMappings_912[9:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Feedback mux created for signal DacSetpointMappings_911[9:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Feedback mux created for signal DacSetpointMappings_910[9:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Feedback mux created for signal DacSetpointMappings_909[9:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Feedback mux created for signal DacSetpointMappings_908[9:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Feedback mux created for signal DacSetpointMappings_907[9:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Feedback mux created for signal DacSetpointMappings_906[9:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Feedback mux created for signal DacSetpointMappings_905[9:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Feedback mux created for signal DacSetpointMappings_904[9:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Feedback mux created for signal DacSetpointMappings_903[9:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Feedback mux created for signal DacSetpointMappings_902[9:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Feedback mux created for signal DacSetpointMappings_901[9:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Feedback mux created for signal DacSetpointMappings_900[9:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Feedback mux created for signal DacSetpointMappings_899[9:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Feedback mux created for signal DacSetpointMappings_898[9:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Feedback mux created for signal DacSetpointMappings_897[9:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Feedback mux created for signal DacSetpointMappings_896[9:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Feedback mux created for signal DacSetpointMappings_895[9:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Feedback mux created for signal DacSetpointMappings_894[9:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Feedback mux created for signal DacSetpointMappings_893[9:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Feedback mux created for signal DacSetpointMappings_892[9:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Feedback mux created for signal DacSetpointMappings_891[9:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Feedback mux created for signal DacSetpointMappings_890[9:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Feedback mux created for signal DacSetpointMappings_889[9:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Feedback mux created for signal DacSetpointMappings_888[9:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Feedback mux created for signal DacSetpointMappings_887[9:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Feedback mux created for signal DacSetpointMappings_886[9:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Feedback mux created for signal DacSetpointMappings_885[9:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Feedback mux created for signal DacSetpointMappings_884[9:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Feedback mux created for signal DacSetpointMappings_883[9:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Feedback mux created for signal DacSetpointMappings_882[9:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Feedback mux created for signal DacSetpointMappings_881[9:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Feedback mux created for signal DacSetpointMappings_880[9:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Feedback mux created for signal DacSetpointMappings_879[9:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Feedback mux created for signal DacSetpointMappings_878[9:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Feedback mux created for signal DacSetpointMappings_877[9:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.

Only the first 100 messages of id 'CL282' are reported. To see all messages use 'report_messages -log /home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/synthesis/synlog/EvalBoardSandbox_compiler.srr -id CL282' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL282} -count unlimited' in the Tcl shell.
Finished optimization stage 1 on RegisterSpacePorts (CPU Time 0h:00m:01s, Memory Used current: 192MB peak: 192MB)
@N: CD630 :"/home/summer/projects/CGraph/firmware/include/fpga/CGraphDmDacRamFlat.vhd":31:7:31:23|Synthesizing work.dmdacramflatports.dmdacramflat.
Post processing for work.dmdacramflatports.dmdacramflat
Running optimization stage 1 on DmDacRamFlatPorts .......
@N: CL134 :"/home/summer/projects/CGraph/firmware/include/fpga/CGraphDmDacRamFlat.vhd":49:17:49:28|Found RAM dacsetpoints, depth=960, width=24
Finished optimization stage 1 on DmDacRamFlatPorts (CPU Time 0h:00m:00s, Memory Used current: 192MB peak: 192MB)
@N: CD630 :"/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd":30:7:30:17|Synthesizing work.ibufp1ports.ibufp1.
Post processing for work.ibufp1ports.ibufp1
Running optimization stage 1 on IBufP1Ports .......
Finished optimization stage 1 on IBufP1Ports (CPU Time 0h:00m:00s, Memory Used current: 192MB peak: 192MB)
@N: CD630 :"/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd":30:7:30:18|Synthesizing work.oneshotports.oneshot.
Post processing for work.oneshotports.oneshot
Running optimization stage 1 on OneShotPorts .......
Finished optimization stage 1 on OneShotPorts (CPU Time 0h:00m:00s, Memory Used current: 192MB peak: 192MB)
Post processing for work.dmmainports.dmmain
Running optimization stage 1 on DMMainPorts .......
@W: CL168 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":730:4:730:18|Removing instance GenRamDataBus1.31.IBUF_RamData1_i because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":730:4:730:18|Removing instance GenRamDataBus1.30.IBUF_RamData1_i because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":730:4:730:18|Removing instance GenRamDataBus1.29.IBUF_RamData1_i because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":730:4:730:18|Removing instance GenRamDataBus1.28.IBUF_RamData1_i because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":730:4:730:18|Removing instance GenRamDataBus1.27.IBUF_RamData1_i because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":730:4:730:18|Removing instance GenRamDataBus1.26.IBUF_RamData1_i because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":730:4:730:18|Removing instance GenRamDataBus1.25.IBUF_RamData1_i because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":730:4:730:18|Removing instance GenRamDataBus1.24.IBUF_RamData1_i because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL113 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":1457:4:1457:5|Feedback mux created for signal DacSetpointReadAddressChannel[5:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":1457:4:1457:5|Feedback mux created for signal DacSetpointReadedAddressController[2:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":1457:4:1457:5|Feedback mux created for signal DacSetpointReadAddressController[2:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":1457:4:1457:5|Feedback mux created for signal DacSetpointReadedAddressDac[1:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":1457:4:1457:5|Feedback mux created for signal DacSetpointReadAddressDac[1:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":1457:4:1457:5|Feedback mux created for signal WriteDacs. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":1457:4:1457:5|Feedback mux created for signal DacWriteNextState[0:21]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
Finished optimization stage 1 on DMMainPorts (CPU Time 0h:00m:00s, Memory Used current: 193MB peak: 193MB)
Running optimization stage 2 on OneShotPorts_work_dmmainports_dmmain_0layer1 .......
Finished optimization stage 2 on OneShotPorts_work_dmmainports_dmmain_0layer1 (CPU Time 0h:00m:00s, Memory Used current: 193MB peak: 193MB)
Running optimization stage 2 on IBufP1Ports .......
Finished optimization stage 2 on IBufP1Ports (CPU Time 0h:00m:00s, Memory Used current: 193MB peak: 193MB)
Running optimization stage 2 on DmDacRamFlatPorts .......
Finished optimization stage 2 on DmDacRamFlatPorts (CPU Time 0h:00m:00s, Memory Used current: 193MB peak: 193MB)
Running optimization stage 2 on RegisterSpacePorts_14_13 .......
@N: CL134 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Found RAM DacSetpointMappings, depth=960, width=10
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":82:4:82:19|Input Uart0TxFifoCount is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":95:4:95:19|Input Uart1TxFifoCount is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":108:4:108:19|Input Uart2TxFifoCount is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":121:4:121:19|Input Uart3TxFifoCount is unused.
Finished optimization stage 2 on RegisterSpacePorts_14_13 (CPU Time 0h:00m:03s, Memory Used current: 205MB peak: 205MB)
Running optimization stage 2 on VariableClockDividerPorts_work_dmmainports_dmmain_0layer1 .......
Finished optimization stage 2 on VariableClockDividerPorts_work_dmmainports_dmmain_0layer1 (CPU Time 0h:00m:00s, Memory Used current: 205MB peak: 205MB)
Running optimization stage 2 on ClockDividerPorts_work_dmmainports_dmmain_0layer1 .......
Finished optimization stage 2 on ClockDividerPorts_work_dmmainports_dmmain_0layer1 (CPU Time 0h:00m:00s, Memory Used current: 205MB peak: 205MB)
Running optimization stage 2 on IBufP3Ports .......
@N: CL135 :"/home/summer/projects/CGraph/firmware/include/fpga/IBufP3.vhd":48:2:48:3|Found sequential shift O with address depth of 3 words and data bit width of 1.
Finished optimization stage 2 on IBufP3Ports (CPU Time 0h:00m:00s, Memory Used current: 205MB peak: 205MB)
Running optimization stage 2 on UartRxRaw .......
Finished optimization stage 2 on UartRxRaw (CPU Time 0h:00m:00s, Memory Used current: 205MB peak: 205MB)
Running optimization stage 2 on UartRxExtClk .......
@N: CL159 :"/home/summer/projects/CGraph/firmware/include/fpga/UartRxExtClk.vhd":37:2:37:4|Input clk is unused.
Finished optimization stage 2 on UartRxExtClk (CPU Time 0h:00m:00s, Memory Used current: 205MB peak: 205MB)
Running optimization stage 2 on UartRxFifoExtClk_13 .......
Finished optimization stage 2 on UartRxFifoExtClk_13 (CPU Time 0h:00m:00s, Memory Used current: 205MB peak: 205MB)
Running optimization stage 2 on fifo_8_13 .......
Finished optimization stage 2 on fifo_8_13 (CPU Time 0h:00m:00s, Memory Used current: 205MB peak: 205MB)
Running optimization stage 2 on gated_fifo_8_13 .......
Finished optimization stage 2 on gated_fifo_8_13 (CPU Time 0h:00m:00s, Memory Used current: 205MB peak: 205MB)
Running optimization stage 2 on UartTx .......
Finished optimization stage 2 on UartTx (CPU Time 0h:00m:00s, Memory Used current: 205MB peak: 205MB)
Running optimization stage 2 on UartTxFifoExtClk_13 .......
Finished optimization stage 2 on UartTxFifoExtClk_13 (CPU Time 0h:00m:00s, Memory Used current: 205MB peak: 205MB)
Running optimization stage 2 on IBufP2Ports .......
Finished optimization stage 2 on IBufP2Ports (CPU Time 0h:00m:00s, Memory Used current: 205MB peak: 205MB)
Running optimization stage 2 on SpiMasterPorts_work_dmmainports_dmmain_0layer1 .......
Finished optimization stage 2 on SpiMasterPorts_work_dmmainports_dmmain_0layer1 (CPU Time 0h:00m:00s, Memory Used current: 205MB peak: 205MB)
Running optimization stage 2 on SpiDacPorts_work_dmmainports_dmmain_0layer1 .......
Finished optimization stage 2 on SpiDacPorts_work_dmmainports_dmmain_0layer1 (CPU Time 0h:00m:00s, Memory Used current: 205MB peak: 205MB)
Running optimization stage 2 on DMMainPorts .......
@N: CL201 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":1457:4:1457:5|Trying to extract state machine for register DacWriteNextState.
Extracted state machine for register DacWriteNextState
State machine has 22 reachable states with original encodings of:
   0000000000000000000001
   0000000000000000000010
   0000000000000000000100
   0000000000000000001000
   0000000000000000010000
   0000000000000000100000
   0000000000000001000000
   0000000000000010000000
   0000000000000100000000
   0000000000001000000000
   0000000000010000000000
   0000000000100000000000
   0000000001000000000000
   0000000010000000000000
   0000000100000000000000
   0000001000000000000000
   0000010000000000000000
   0000100000000000000000
   0001000000000000000000
   0010000000000000000000
   0100000000000000000000
   1000000000000000000000
@W: CL246 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":58:4:58:16|Input port bits 31 to 24 of rambusdatain1(31 downto 0) are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":53:4:53:14|Input RamBusLatch is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":62:4:62:15|Input RamBusLatch1 is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":78:4:78:6|Input PPS is unused.
@W: CL158 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":82:4:82:12|Inout Ux1SelJmp is unused
Finished optimization stage 2 on DMMainPorts (CPU Time 0h:00m:00s, Memory Used current: 205MB peak: 205MB)

For a summary of runtime per design unit, please see file:
==========================================================
@L: /home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/synthesis/synwork/layer1.duruntime



At c_vhdl Exit (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 205MB peak: 205MB)


Process completed successfully.
# Wed Jun 25 14:36:33 2025

###########################################################]
###########################################################[

Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: /home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro
OS: Linux Mint 22.1
Hostname: homework
max virtual memory: unlimited (bytes)
max user processes: 126513
max stack size: 8388608 (bytes)


Implementation : synthesis
Synopsys Synopsys Netlist Linker, Version comp202209synp2, Build 179R, Built Jun 27 2023 09:29:53, @4799148

@N|Running in 64-bit mode

=======================================================================================
For a summary of linker messages for components that did not bind, please see log file:
@L: /home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/synthesis/synwork/EvalBoardSandbox_comp.linkerlog
=======================================================================================


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 147MB peak: 147MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jun 25 14:36:33 2025

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: /home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/synthesis/synwork/EvalBoardSandbox_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 45MB peak: 45MB)

Process took 0h:00m:06s realtime, 0h:00m:06s cputime

Process completed successfully.
# Wed Jun 25 14:36:33 2025

###########################################################]
###########################################################[

Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: /home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro
OS: Linux Mint 22.1
Hostname: homework
max virtual memory: unlimited (bytes)
max user processes: 126513
max stack size: 8388608 (bytes)


Implementation : synthesis
Synopsys Synopsys Netlist Linker, Version comp202209synp2, Build 179R, Built Jun 27 2023 09:29:53, @4799148

@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 157MB peak: 157MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jun 25 14:36:35 2025

###########################################################]
Premap Report

# Wed Jun 25 14:36:35 2025


Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: /home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro
OS: Linux Mint 22.1
Hostname: homework
max virtual memory: unlimited (bytes)
max user processes: 126513
max stack size: 8388608 (bytes)


Implementation : synthesis
Synopsys Microchip Technology Pre-mapping, Version map202209actsp2, Build 145R, Built Jun 27 2023 10:02:01, @4799148


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 230MB peak: 230MB)


Done reading skeleton netlist (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 244MB peak: 244MB)

Reading constraint file: /home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/designer/EvalBoardSandbox/synthesis.fdc
@L: /home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/synthesis/EvalBoardSandbox_scck.rpt 
See clock summary report "/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/synthesis/EvalBoardSandbox_scck.rpt"
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 264MB peak: 264MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 264MB peak: 264MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 272MB peak: 272MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 274MB peak: 274MB)

NConnInternalConnection caching is on
@W: BN132 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1089:4:1089:9|Removing sequential instance EvalSandbox_MSS_0.CORERESETP_0.MDDR_DDR_AXI_S_CORE_RESET_N_int because it is equivalent to instance EvalSandbox_MSS_0.CORERESETP_0.FDDR_CORE_RESET_N_int. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: FX1172 :"/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd":58:2:58:3|User-specified initial value defined for instance DMMainPorts_1.BootupReset.ClkDiv[9:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd":58:2:58:3|User-specified initial value defined for instance DMMainPorts_1.BootupReset.shot_i is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|User-specified initial value defined for instance DMMainPorts_1.RegisterSpace.Uart2ClkDivider_i[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|User-specified initial value defined for instance DMMainPorts_1.RegisterSpace.Uart1ClkDivider_i[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|User-specified initial value defined for instance DMMainPorts_1.RegisterSpace.Uart0ClkDivider_i[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|User-specified initial value defined for instance DMMainPorts_1.RegisterSpace.Uart3ClkDivider_i[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|User-specified initial value defined for instance DMMainPorts_1.RegisterSpace.nHVEn1_i is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|User-specified initial value defined for instance DMMainPorts_1.RegisterSpace.Ux1SelJmp_i is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|User-specified initial value defined for instance DMMainPorts_1.RegisterSpace.Uart3OE_i is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|User-specified initial value defined for instance DMMainPorts_1.RegisterSpace.Uart2OE_i is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|User-specified initial value defined for instance DMMainPorts_1.RegisterSpace.Uart1OE_i is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|User-specified initial value defined for instance DMMainPorts_1.RegisterSpace.Uart0OE_i is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|User-specified initial value defined for instance DMMainPorts_1.RegisterSpace.PowernEnHV_i is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|User-specified initial value defined for instance DMMainPorts_1.RegisterSpace.HVDis2_i is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|User-specified initial value defined for instance DMMainPorts_1.RegisterSpace.StartMachine_i is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|User-specified initial value defined for instance DMMainPorts_1.RegisterSpace.LastWriteReq is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|User-specified initial value defined for instance DMMainPorts_1.RegisterSpace.LastReadReq is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider2X.vhd":57:2:57:3|User-specified initial value defined for instance DMMainPorts_1.Uart3BitClockDiv.ClkDiv[7] is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider2X.vhd":57:2:57:3|User-specified initial value defined for instance DMMainPorts_1.Uart3BitClockDiv.ClkDiv[6] is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider2X.vhd":57:2:57:3|User-specified initial value defined for instance DMMainPorts_1.Uart3BitClockDiv.ClkDiv[5] is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider2X.vhd":57:2:57:3|User-specified initial value defined for instance DMMainPorts_1.Uart3BitClockDiv.ClkDiv[4] is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider2X.vhd":57:2:57:3|User-specified initial value defined for instance DMMainPorts_1.Uart3BitClockDiv.ClkDiv[3] is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider2X.vhd":57:2:57:3|User-specified initial value defined for instance DMMainPorts_1.Uart3BitClockDiv.ClkDiv[2] is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider2X.vhd":57:2:57:3|User-specified initial value defined for instance DMMainPorts_1.Uart3BitClockDiv.ClkDiv[1] is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider2X.vhd":57:2:57:3|User-specified initial value defined for instance DMMainPorts_1.Uart3BitClockDiv.ClkDiv[0] is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider2X.vhd":55:2:55:3|User-specified initial value defined for instance DMMainPorts_1.Uart3TxBitClockDiv.ClkDiv[3:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|User-specified initial value defined for instance DMMainPorts_1.RS433_Rx3.UartFifo.fifo_i.counter_r[13:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|User-specified initial value defined for instance DMMainPorts_1.RS433_Rx3.UartFifo.fifo_i.waddr_r[12:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|User-specified initial value defined for instance DMMainPorts_1.RS433_Rx3.UartFifo.fifo_i.raddr_r[12:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|User-specified initial value defined for instance DMMainPorts_1.RS433_Rx3.UartFifo.fifo_i.empty_r is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|User-specified initial value defined for instance DMMainPorts_1.RS433_Rx3.UartFifo.fifo_i.full_r is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":123:2:123:3|User-specified initial value defined for instance DMMainPorts_1.RS433_Rx3.UartFifo.fifo_i.data_r[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd":86:2:86:3|User-specified initial value defined for instance DMMainPorts_1.RS433_Rx3.UartFifo.we_i is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd":86:2:86:3|User-specified initial value defined for instance DMMainPorts_1.RS433_Rx3.UartFifo.re_i is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd":86:2:86:3|User-specified initial value defined for instance DMMainPorts_1.RS433_Rx3.UartFifo.Last_wone_i is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd":86:2:86:3|User-specified initial value defined for instance DMMainPorts_1.RS433_Rx3.UartFifo.Last_rone_i is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/include/fpga/UartTx.vhd":59:2:59:3|User-specified initial value defined for instance DMMainPorts_1.RS433_Tx3.UartTxUart.Busy_i is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/include/fpga/UartTx.vhd":59:2:59:3|User-specified initial value defined for instance DMMainPorts_1.RS433_Tx3.UartTxUart.LastGo is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd":205:2:205:3|User-specified initial value defined for instance DMMainPorts_1.RS433_Tx3.CurrentState[1:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd":205:2:205:3|User-specified initial value defined for instance DMMainPorts_1.RS433_Tx3.NextState[1:0] is being ignored due to limitations in architecture. 

Starting HSTDM IP insertion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 314MB peak: 314MB)


Finished HSTDM IP insertion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 314MB peak: 314MB)

@N: MO111 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/work/EvalSandbox_MSS/FABOSC_0/EvalSandbox_MSS_FABOSC_0_OSC.v":17:7:17:20|Tristate driver RCOSC_1MHZ_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/work/EvalSandbox_MSS/FABOSC_0/EvalSandbox_MSS_FABOSC_0_OSC.v":18:7:18:20|Tristate driver RCOSC_1MHZ_O2F (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/work/EvalSandbox_MSS/FABOSC_0/EvalSandbox_MSS_FABOSC_0_OSC.v":15:7:15:24|Tristate driver RCOSC_25_50MHZ_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net RCOSC_25_50MHZ_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/work/EvalSandbox_MSS/FABOSC_0/EvalSandbox_MSS_FABOSC_0_OSC.v":19:7:19:16|Tristate driver XTLOSC_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/work/EvalSandbox_MSS/FABOSC_0/EvalSandbox_MSS_FABOSC_0_OSC.v":20:7:20:16|Tristate driver XTLOSC_O2F (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@W: MO129 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":695:4:695:9|Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF1_PERST_N_q1 is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":714:4:714:9|Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF2_PERST_N_q1 is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":733:4:733:9|Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF3_PERST_N_q1 is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/summer/projects/CGraph/firmware/include/fpga/IBufP3.vhd":48:2:48:3|Sequential instance DMMainPorts_1.IBufRxd3.Temp1 is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":676:4:676:9|Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF0_PERST_N_q1 is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":769:4:769:9|Sequential instance EvalSandbox_MSS_0.CORERESETP_0.sm1_areset_n_q1 is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":695:4:695:9|Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF1_PERST_N_q2 is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":714:4:714:9|Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF2_PERST_N_q2 is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":733:4:733:9|Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF3_PERST_N_q2 is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/summer/projects/CGraph/firmware/include/fpga/IBufP3.vhd":48:2:48:3|Sequential instance DMMainPorts_1.IBufRxd3.Temp2 is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":676:4:676:9|Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF0_PERST_N_q2 is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":769:4:769:9|Sequential instance EvalSandbox_MSS_0.CORERESETP_0.sm1_areset_n_clk_base is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":695:4:695:9|Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF1_PERST_N_q3 is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":714:4:714:9|Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF2_PERST_N_q3 is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":733:4:733:9|Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF3_PERST_N_q3 is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/summer/projects/CGraph/firmware/include/fpga/IBufP3.vhd":48:2:48:3|Sequential instance DMMainPorts_1.IBufRxd3.O is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":676:4:676:9|Sequential instance EvalSandbox_MSS_0.CORERESETP_0.SDIF0_PERST_N_q3 is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1388:4:1388:9|Sequential instance EvalSandbox_MSS_0.CORERESETP_0.RESET_N_F2M_int is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd":47:2:47:3|Sequential instance DMMainPorts_1.RS433_Rx3.Uart.ClkSyncRxd.Temp1 is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd":47:2:47:3|Sequential instance DMMainPorts_1.RS433_Rx3.Uart.ClkSyncRxd.O is reduced to a combinational gate by constant propagation.

Started DisTri Cleanup (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 314MB peak: 314MB)


Finished DisTri Cleanup (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 314MB peak: 314MB)

@N: BN115 :"/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd":192:1:192:7|Removing instance IBufCts (in view: work.UartTxFifoExtClk_13_3(implementation)) because it does not drive other instances.
@N: BN115 :"/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd":192:1:192:7|Removing instance IBufCts (in view: work.UartTxFifoExtClk_13_2(implementation)) because it does not drive other instances.
@N: BN115 :"/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd":192:1:192:7|Removing instance IBufCts (in view: work.UartTxFifoExtClk_13_1(implementation)) because it does not drive other instances.
@N: BN115 :"/home/summer/projects/CGraph/firmware/include/fpga/UartRxExtClk.vhd":79:1:79:10|Removing instance ClkSyncRxd (in view: work.UartRxExtClk_3(implementation)) because it does not drive other instances.
@N: BN115 :"/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd":192:1:192:7|Removing instance IBufCts (in view: work.UartTxFifoExtClk_13_0(implementation)) because it does not drive other instances.
@N: BN115 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":1169:2:1169:9|Removing instance IBufRxd3 (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1089:4:1089:9|Removing sequential instance DDR_READY_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1089:4:1089:9|Removing sequential instance SDIF_READY_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1089:4:1089:9|Removing sequential instance SDIF_RELEASED_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1089:4:1089:9|Removing sequential instance FDDR_CORE_RESET_N_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1170:4:1170:9|Removing sequential instance SDIF0_PHY_RESET_N_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1170:4:1170:9|Removing sequential instance SDIF0_CORE_RESET_N_0 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1235:4:1235:9|Removing sequential instance SDIF1_PHY_RESET_N_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1235:4:1235:9|Removing sequential instance SDIF1_CORE_RESET_N_0 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1300:4:1300:9|Removing sequential instance SDIF2_PHY_RESET_N_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1300:4:1300:9|Removing sequential instance SDIF2_CORE_RESET_N_0 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1365:4:1365:9|Removing sequential instance SDIF3_PHY_RESET_N_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1365:4:1365:9|Removing sequential instance SDIF3_CORE_RESET_N_0 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Removing sequential instance ClkDacWrite[15:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Removing sequential instance DacSetpointMappings_959[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Removing sequential instance DacSetpointMappings_958[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Removing sequential instance DacSetpointMappings_957[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Removing sequential instance DacSetpointMappings_956[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Removing sequential instance DacSetpointMappings_955[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Removing sequential instance DacSetpointMappings_954[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Removing sequential instance DacSetpointMappings_953[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Removing sequential instance DacSetpointMappings_952[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Removing sequential instance DacSetpointMappings_951[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Removing sequential instance DacSetpointMappings_950[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Removing sequential instance DacSetpointMappings_949[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Removing sequential instance DacSetpointMappings_948[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Removing sequential instance DacSetpointMappings_947[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Removing sequential instance DacSetpointMappings_946[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Removing sequential instance DacSetpointMappings_945[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Removing sequential instance DacSetpointMappings_944[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Removing sequential instance DacSetpointMappings_943[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Removing sequential instance DacSetpointMappings_942[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Removing sequential instance DacSetpointMappings_941[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Removing sequential instance DacSetpointMappings_940[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Removing sequential instance DacSetpointMappings_939[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Removing sequential instance DacSetpointMappings_938[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Removing sequential instance DacSetpointMappings_937[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Removing sequential instance DacSetpointMappings_936[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Removing sequential instance DacSetpointMappings_935[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Removing sequential instance DacSetpointMappings_934[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Removing sequential instance DacSetpointMappings_933[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Removing sequential instance DacSetpointMappings_932[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Removing sequential instance DacSetpointMappings_931[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Removing sequential instance DacSetpointMappings_930[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Removing sequential instance DacSetpointMappings_929[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Removing sequential instance DacSetpointMappings_928[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Removing sequential instance DacSetpointMappings_927[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Removing sequential instance DacSetpointMappings_926[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Removing sequential instance DacSetpointMappings_925[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Removing sequential instance DacSetpointMappings_924[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Removing sequential instance DacSetpointMappings_923[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Removing sequential instance DacSetpointMappings_922[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Removing sequential instance DacSetpointMappings_921[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Removing sequential instance DacSetpointMappings_920[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Removing sequential instance DacSetpointMappings_919[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Removing sequential instance DacSetpointMappings_918[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Removing sequential instance DacSetpointMappings_917[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Removing sequential instance DacSetpointMappings_916[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Removing sequential instance DacSetpointMappings_915[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Removing sequential instance DacSetpointMappings_914[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Removing sequential instance DacSetpointMappings_913[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Removing sequential instance DacSetpointMappings_912[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Removing sequential instance DacSetpointMappings_911[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Removing sequential instance DacSetpointMappings_910[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Removing sequential instance DacSetpointMappings_909[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Removing sequential instance DacSetpointMappings_908[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Removing sequential instance DacSetpointMappings_907[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Removing sequential instance DacSetpointMappings_906[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Removing sequential instance DacSetpointMappings_905[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Removing sequential instance DacSetpointMappings_904[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Removing sequential instance DacSetpointMappings_903[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Removing sequential instance DacSetpointMappings_902[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Removing sequential instance DacSetpointMappings_901[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Removing sequential instance DacSetpointMappings_900[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Removing sequential instance DacSetpointMappings_899[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Removing sequential instance DacSetpointMappings_898[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Removing sequential instance DacSetpointMappings_897[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Removing sequential instance DacSetpointMappings_896[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Removing sequential instance DacSetpointMappings_895[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Removing sequential instance DacSetpointMappings_894[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Removing sequential instance DacSetpointMappings_893[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Removing sequential instance DacSetpointMappings_892[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Removing sequential instance DacSetpointMappings_891[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Removing sequential instance DacSetpointMappings_890[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Removing sequential instance DacSetpointMappings_889[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Removing sequential instance DacSetpointMappings_888[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Removing sequential instance DacSetpointMappings_887[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Removing sequential instance DacSetpointMappings_886[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Removing sequential instance DacSetpointMappings_885[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Removing sequential instance DacSetpointMappings_884[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Removing sequential instance DacSetpointMappings_883[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Removing sequential instance DacSetpointMappings_882[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Removing sequential instance DacSetpointMappings_881[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Removing sequential instance DacSetpointMappings_880[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Removing sequential instance DacSetpointMappings_879[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Removing sequential instance DacSetpointMappings_878[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Removing sequential instance DacSetpointMappings_877[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Removing sequential instance DacSetpointMappings_876[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Removing sequential instance DacSetpointMappings_875[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Removing sequential instance DacSetpointMappings_874[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Removing sequential instance DacSetpointMappings_873[9:0] (in view: work.RegisterSpacePorts_14_13(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.

Only the first 100 messages of id 'BN362' are reported. To see all messages use 'report_messages -log /home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/synthesis/synlog/EvalBoardSandbox_premap.srr -id BN362' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN362} -count unlimited' in the Tcl shell.
@N: FX1184 |Applying syn_allowed_resources blockrams=31,dsps=34 on top level netlist EvalBoardSandbox 

Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 322MB peak: 322MB)

@W: MT688 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/designer/EvalBoardSandbox/synthesis.fdc":10:0:10:0|No path from master pin (-source) to source of clock EvalSandbox_MSS_0/CCC_0/GL0 due to black box EvalSandbox_MSS_0.CCC_0.CCC_INST 
@W: MT688 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/designer/EvalBoardSandbox/synthesis.fdc":11:0:11:0|No path from master pin (-source) to source of clock FCCC_C0_0/FCCC_C0_0/GL0 due to black box FCCC_C0_0.FCCC_C0_0.CCC_INST 


Clock Summary
******************

          Start                                                  Requested     Requested     Clock                         Clock                Clock
Level     Clock                                                  Frequency     Period        Type                          Group                Load 
-----------------------------------------------------------------------------------------------------------------------------------------------------
0 -       CLK0_PAD                                               51.0 MHz      19.608        declared                      default_clkgroup     0    
1 .         FCCC_C0_0/FCCC_C0_0/GL0                              102.0 MHz     9.804         generated (from CLK0_PAD)     default_clkgroup     2163 
2 ..          EvalSandbox_MSS_0/CCC_0/GL0                        102.0 MHz     9.804         generated (from CLK0_PAD)     default_clkgroup     36   
2 ..          uart0clk                                           51.0 MHz      19.608        generated (from CLK0_PAD)     default_clkgroup     32   
2 ..          uart1clk                                           51.0 MHz      19.608        generated (from CLK0_PAD)     default_clkgroup     32   
2 ..          uart2clk                                           51.0 MHz      19.608        generated (from CLK0_PAD)     default_clkgroup     32   
2 ..          uart3clk                                           51.0 MHz      19.608        generated (from CLK0_PAD)     default_clkgroup     30   
2 ..          uart0txclk                                         51.0 MHz      19.608        generated (from CLK0_PAD)     default_clkgroup     9    
2 ..          uart1txclk                                         51.0 MHz      19.608        generated (from CLK0_PAD)     default_clkgroup     9    
2 ..          uart2txclk                                         51.0 MHz      19.608        generated (from CLK0_PAD)     default_clkgroup     9    
2 ..          uart3txclk                                         51.0 MHz      19.608        generated (from CLK0_PAD)     default_clkgroup     8    
                                                                                                                                                     
0 -       EvalSandbox_MSS_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     50.0 MHz      20.000        declared                      default_clkgroup     15   
=====================================================================================================================================================



Clock Load Summary
***********************

                                                       Clock     Source                                                                 Clock Pin                                                           Non-clock Pin     Non-clock Pin                                                        
Clock                                                  Load      Pin                                                                    Seq Example                                                         Seq Example       Comb Example                                                         
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CLK0_PAD                                               0         CLK0_PAD(port)                                                         -                                                                   -                 FCCC_C0_0.FCCC_C0_0.CLK0_PAD_INST.I(IBUF)                            
FCCC_C0_0/FCCC_C0_0/GL0                                2163      FCCC_C0_0.FCCC_C0_0.CCC_INST.GL0(CCC)                                  DMMainPorts_1.DacSetpointReadedAddressDac[1:0].C                    -                 FCCC_C0_0.FCCC_C0_0.GL0_INST.I(BUFG)                                 
EvalSandbox_MSS_0/CCC_0/GL0                            36        EvalSandbox_MSS_0.CCC_0.CCC_INST.GL0(CCC)                              EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST.CLK_BASE     -                 EvalSandbox_MSS_0.CCC_0.GL0_INST.I(BUFG)                             
uart0clk                                               32        DMMainPorts_1.Uart0BitClockDiv.clko_i.Q[0](dffr)                       DMMainPorts_1.RS422_Rx0.Uart.Uart.RReg[7:0].C                       -                 -                                                                    
uart1clk                                               32        DMMainPorts_1.Uart1BitClockDiv.clko_i.Q[0](dffr)                       DMMainPorts_1.RS422_Rx1.Uart.Uart.RReg[7:0].C                       -                 -                                                                    
uart2clk                                               32        DMMainPorts_1.Uart2BitClockDiv.clko_i.Q[0](dffr)                       DMMainPorts_1.RS422_Rx2.Uart.Uart.RReg[7:0].C                       -                 -                                                                    
uart3clk                                               30        DMMainPorts_1.Uart3BitClockDiv.clko_i.Q[0](dffr)                       DMMainPorts_1.RS433_Rx3.Uart.Uart.RReg[7:0].C                       -                 -                                                                    
uart0txclk                                             9         DMMainPorts_1.Uart0TxBitClockDiv.div_i.Q[0](dffr)                      DMMainPorts_1.RS422_Tx0.UartTxUart.LastGo.C                         -                 -                                                                    
uart1txclk                                             9         DMMainPorts_1.Uart1TxBitClockDiv.div_i.Q[0](dffr)                      DMMainPorts_1.RS422_Tx1.UartTxUart.LastGo.C                         -                 -                                                                    
uart2txclk                                             9         DMMainPorts_1.Uart2TxBitClockDiv.div_i.Q[0](dffr)                      DMMainPorts_1.RS422_Tx2.UartTxUart.LastGo.C                         -                 -                                                                    
uart3txclk                                             8         DMMainPorts_1.Uart3TxBitClockDiv.div_i.Q[0](dffr)                      DMMainPorts_1.RS433_Tx3.UartTxUart.LastGo.C                         -                 -                                                                    
                                                                                                                                                                                                                                                                                                   
EvalSandbox_MSS_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     15        EvalSandbox_MSS_0.FABOSC_0.I_RCOSC_25_50MHZ.CLKOUT(RCOSC_25_50MHZ)     EvalSandbox_MSS_0.CORERESETP_0.release_sdif0_core.C                 -                 EvalSandbox_MSS_0.FABOSC_0.I_RCOSC_25_50MHZ_FAB.A(RCOSC_25_50MHZ_FAB)
===================================================================================================================================================================================================================================================================================================

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/synthesis/EvalBoardSandbox.sap.

Starting constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 322MB peak: 322MB)

Encoding state machine sm0_state[6:0] (in view: work.CoreResetP_Z2_layer0(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine DacWriteNextState[0:21] (in view: work.DMMainPorts(dmmain))
original code -> new code
   0000000000000000000001 -> 0000000000000000000001
   0000000000000000000010 -> 0000000000000000000010
   0000000000000000000100 -> 0000000000000000000100
   0000000000000000001000 -> 0000000000000000001000
   0000000000000000010000 -> 0000000000000000010000
   0000000000000000100000 -> 0000000000000000100000
   0000000000000001000000 -> 0000000000000001000000
   0000000000000010000000 -> 0000000000000010000000
   0000000000000100000000 -> 0000000000000100000000
   0000000000001000000000 -> 0000000000001000000000
   0000000000010000000000 -> 0000000000010000000000
   0000000000100000000000 -> 0000000000100000000000
   0000000001000000000000 -> 0000000001000000000000
   0000000010000000000000 -> 0000000010000000000000
   0000000100000000000000 -> 0000000100000000000000
   0000001000000000000000 -> 0000001000000000000000
   0000010000000000000000 -> 0000010000000000000000
   0000100000000000000000 -> 0000100000000000000000
   0001000000000000000000 -> 0001000000000000000000
   0010000000000000000000 -> 0010000000000000000000
   0100000000000000000000 -> 0100000000000000000000
   1000000000000000000000 -> 1000000000000000000000

Finished constraint checker preprocessing (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 322MB peak: 322MB)

@W: MF511 |Found issues with constraints. Please check constraint checker report "/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/synthesis/EvalBoardSandbox_cck.rpt" .

Finished constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 322MB peak: 322MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 322MB peak: 322MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Wed Jun 25 14:36:38 2025

###########################################################]
Map & Optimize Report

# Wed Jun 25 14:36:38 2025


Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: /home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro
OS: Linux Mint 22.1
Hostname: homework
max virtual memory: unlimited (bytes)
max user processes: 126513
max stack size: 8388608 (bytes)


Implementation : synthesis
Synopsys Microchip Technology Mapper, Version map202209actsp2, Build 145R, Built Jun 27 2023 10:02:01, @4799148


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 230MB peak: 230MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 242MB peak: 242MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 242MB peak: 242MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 242MB peak: 242MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 242MB peak: 242MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 293MB peak: 293MB)

@N: MO111 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/work/EvalSandbox_MSS/FABOSC_0/EvalSandbox_MSS_FABOSC_0_OSC.v":20:7:20:16|Tristate driver XTLOSC_O2F (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/work/EvalSandbox_MSS/FABOSC_0/EvalSandbox_MSS_FABOSC_0_OSC.v":19:7:19:16|Tristate driver XTLOSC_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/work/EvalSandbox_MSS/FABOSC_0/EvalSandbox_MSS_FABOSC_0_OSC.v":18:7:18:20|Tristate driver RCOSC_1MHZ_O2F (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/work/EvalSandbox_MSS/FABOSC_0/EvalSandbox_MSS_FABOSC_0_OSC.v":17:7:17:20|Tristate driver RCOSC_1MHZ_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/work/EvalSandbox_MSS/FABOSC_0/EvalSandbox_MSS_FABOSC_0_OSC.v":15:7:15:24|Tristate driver RCOSC_25_50MHZ_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) on net RCOSC_25_50MHZ_CCC (in view: work.EvalSandbox_MSS_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@W: BN132 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":963:4:963:9|Removing sequential instance EvalSandbox_MSS_0.CORERESETP_0.sdif3_spll_lock_q1 because it is equivalent to instance EvalSandbox_MSS_0.CORERESETP_0.CONFIG2_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":946:4:946:9|Removing sequential instance EvalSandbox_MSS_0.CORERESETP_0.CONFIG2_DONE_q1 because it is equivalent to instance EvalSandbox_MSS_0.CORERESETP_0.CONFIG1_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":946:4:946:9|Removing sequential instance EvalSandbox_MSS_0.CORERESETP_0.CONFIG2_DONE_clk_base because it is equivalent to instance EvalSandbox_MSS_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":929:4:929:9|Removing sequential instance EvalSandbox_MSS_0.CORERESETP_0.CONFIG1_DONE_clk_base because it is equivalent to instance EvalSandbox_MSS_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Removing sequential instance RegisterSpace.PPSCountReset (in view: work.DMMainPorts(dmmain)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|Removing sequential instance RegisterSpace.WriteClkDac (in view: work.DMMainPorts(dmmain)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@W: BN114 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/work/EvalSandbox_MSS/EvalSandbox_MSS.v":483:9:483:20|Removing instance EvalSandbox_MSS_0.SYSRESET_POR (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.
@N: BN115 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/work/EvalSandbox_MSS/EvalSandbox_MSS.v":371:0:371:11|Removing instance EvalSandbox_MSS_0.CORERESETP_0 (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.
@W: BN132 :"/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd":44:2:44:3|Removing sequential instance DMMainPorts_1.GenRamAddrBus.0.IBUF_RamAddr_i.O because it is equivalent to instance DMMainPorts_1.GenRamAddrBus1.0.IBUF_RamAddr1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd":44:2:44:3|Removing sequential instance DMMainPorts_1.GenRamAddrBus.1.IBUF_RamAddr_i.O because it is equivalent to instance DMMainPorts_1.GenRamAddrBus1.1.IBUF_RamAddr1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd":44:2:44:3|Removing sequential instance DMMainPorts_1.GenRamAddrBus.2.IBUF_RamAddr_i.O because it is equivalent to instance DMMainPorts_1.GenRamAddrBus1.2.IBUF_RamAddr1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd":44:2:44:3|Removing sequential instance DMMainPorts_1.GenRamAddrBus.3.IBUF_RamAddr_i.O because it is equivalent to instance DMMainPorts_1.GenRamAddrBus1.3.IBUF_RamAddr1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd":44:2:44:3|Removing sequential instance DMMainPorts_1.GenRamAddrBus.4.IBUF_RamAddr_i.O because it is equivalent to instance DMMainPorts_1.GenRamAddrBus1.4.IBUF_RamAddr1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd":44:2:44:3|Removing sequential instance DMMainPorts_1.GenRamAddrBus.5.IBUF_RamAddr_i.O because it is equivalent to instance DMMainPorts_1.GenRamAddrBus1.5.IBUF_RamAddr1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd":44:2:44:3|Removing sequential instance DMMainPorts_1.GenRamAddrBus.6.IBUF_RamAddr_i.O because it is equivalent to instance DMMainPorts_1.GenRamAddrBus1.6.IBUF_RamAddr1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd":44:2:44:3|Removing sequential instance DMMainPorts_1.GenRamAddrBus.7.IBUF_RamAddr_i.O because it is equivalent to instance DMMainPorts_1.GenRamAddrBus1.7.IBUF_RamAddr1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd":44:2:44:3|Removing sequential instance DMMainPorts_1.GenRamAddrBus.8.IBUF_RamAddr_i.O because it is equivalent to instance DMMainPorts_1.GenRamAddrBus1.8.IBUF_RamAddr1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd":44:2:44:3|Removing sequential instance DMMainPorts_1.GenRamAddrBus.9.IBUF_RamAddr_i.O because it is equivalent to instance DMMainPorts_1.GenRamAddrBus1.9.IBUF_RamAddr1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd":44:2:44:3|Removing sequential instance DMMainPorts_1.GenRamAddrBus.10.IBUF_RamAddr_i.O because it is equivalent to instance DMMainPorts_1.GenRamAddrBus1.10.IBUF_RamAddr1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd":44:2:44:3|Removing sequential instance DMMainPorts_1.GenRamAddrBus.11.IBUF_RamAddr_i.O because it is equivalent to instance DMMainPorts_1.GenRamAddrBus1.11.IBUF_RamAddr1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd":44:2:44:3|Removing sequential instance DMMainPorts_1.GenRamAddrBus.12.IBUF_RamAddr_i.O because it is equivalent to instance DMMainPorts_1.GenRamAddrBus1.12.IBUF_RamAddr1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd":44:2:44:3|Removing sequential instance DMMainPorts_1.GenRamAddrBus.13.IBUF_RamAddr_i.O because it is equivalent to instance DMMainPorts_1.GenRamAddrBus1.13.IBUF_RamAddr1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd":44:2:44:3|Removing sequential instance DMMainPorts_1.GenRamDataBus.0.IBUF_RamData_i.O because it is equivalent to instance DMMainPorts_1.GenRamDataBus1.0.IBUF_RamData1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd":44:2:44:3|Removing sequential instance DMMainPorts_1.GenRamDataBus.1.IBUF_RamData_i.O because it is equivalent to instance DMMainPorts_1.GenRamDataBus1.1.IBUF_RamData1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd":44:2:44:3|Removing sequential instance DMMainPorts_1.GenRamDataBus.2.IBUF_RamData_i.O because it is equivalent to instance DMMainPorts_1.GenRamDataBus1.2.IBUF_RamData1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd":44:2:44:3|Removing sequential instance DMMainPorts_1.GenRamDataBus.3.IBUF_RamData_i.O because it is equivalent to instance DMMainPorts_1.GenRamDataBus1.3.IBUF_RamData1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd":44:2:44:3|Removing sequential instance DMMainPorts_1.GenRamDataBus.4.IBUF_RamData_i.O because it is equivalent to instance DMMainPorts_1.GenRamDataBus1.4.IBUF_RamData1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd":44:2:44:3|Removing sequential instance DMMainPorts_1.GenRamDataBus.5.IBUF_RamData_i.O because it is equivalent to instance DMMainPorts_1.GenRamDataBus1.5.IBUF_RamData1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd":44:2:44:3|Removing sequential instance DMMainPorts_1.GenRamDataBus.6.IBUF_RamData_i.O because it is equivalent to instance DMMainPorts_1.GenRamDataBus1.6.IBUF_RamData1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd":44:2:44:3|Removing sequential instance DMMainPorts_1.GenRamDataBus.7.IBUF_RamData_i.O because it is equivalent to instance DMMainPorts_1.GenRamDataBus1.7.IBUF_RamData1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd":44:2:44:3|Removing sequential instance DMMainPorts_1.GenRamDataBus.8.IBUF_RamData_i.O because it is equivalent to instance DMMainPorts_1.GenRamDataBus1.8.IBUF_RamData1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd":44:2:44:3|Removing sequential instance DMMainPorts_1.GenRamDataBus.9.IBUF_RamData_i.O because it is equivalent to instance DMMainPorts_1.GenRamDataBus1.9.IBUF_RamData1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd":44:2:44:3|Removing sequential instance DMMainPorts_1.GenRamDataBus.10.IBUF_RamData_i.O because it is equivalent to instance DMMainPorts_1.GenRamDataBus1.10.IBUF_RamData1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd":44:2:44:3|Removing sequential instance DMMainPorts_1.GenRamDataBus.11.IBUF_RamData_i.O because it is equivalent to instance DMMainPorts_1.GenRamDataBus1.11.IBUF_RamData1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd":44:2:44:3|Removing sequential instance DMMainPorts_1.GenRamDataBus.12.IBUF_RamData_i.O because it is equivalent to instance DMMainPorts_1.GenRamDataBus1.12.IBUF_RamData1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd":44:2:44:3|Removing sequential instance DMMainPorts_1.GenRamDataBus.13.IBUF_RamData_i.O because it is equivalent to instance DMMainPorts_1.GenRamDataBus1.13.IBUF_RamData1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd":44:2:44:3|Removing sequential instance DMMainPorts_1.GenRamDataBus.14.IBUF_RamData_i.O because it is equivalent to instance DMMainPorts_1.GenRamDataBus1.14.IBUF_RamData1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd":44:2:44:3|Removing sequential instance DMMainPorts_1.GenRamDataBus.15.IBUF_RamData_i.O because it is equivalent to instance DMMainPorts_1.GenRamDataBus1.15.IBUF_RamData1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd":44:2:44:3|Removing sequential instance DMMainPorts_1.GenRamDataBus.16.IBUF_RamData_i.O because it is equivalent to instance DMMainPorts_1.GenRamDataBus1.16.IBUF_RamData1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd":44:2:44:3|Removing sequential instance DMMainPorts_1.GenRamDataBus.17.IBUF_RamData_i.O because it is equivalent to instance DMMainPorts_1.GenRamDataBus1.17.IBUF_RamData1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd":44:2:44:3|Removing sequential instance DMMainPorts_1.GenRamDataBus.18.IBUF_RamData_i.O because it is equivalent to instance DMMainPorts_1.GenRamDataBus1.18.IBUF_RamData1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd":44:2:44:3|Removing sequential instance DMMainPorts_1.GenRamDataBus.19.IBUF_RamData_i.O because it is equivalent to instance DMMainPorts_1.GenRamDataBus1.19.IBUF_RamData1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd":44:2:44:3|Removing sequential instance DMMainPorts_1.GenRamDataBus.20.IBUF_RamData_i.O because it is equivalent to instance DMMainPorts_1.GenRamDataBus1.20.IBUF_RamData1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd":44:2:44:3|Removing sequential instance DMMainPorts_1.GenRamDataBus.21.IBUF_RamData_i.O because it is equivalent to instance DMMainPorts_1.GenRamDataBus1.21.IBUF_RamData1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd":44:2:44:3|Removing sequential instance DMMainPorts_1.GenRamDataBus.22.IBUF_RamData_i.O because it is equivalent to instance DMMainPorts_1.GenRamDataBus1.22.IBUF_RamData1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd":44:2:44:3|Removing sequential instance DMMainPorts_1.GenRamDataBus.23.IBUF_RamData_i.O because it is equivalent to instance DMMainPorts_1.GenRamDataBus1.23.IBUF_RamData1_i.O. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd":47:2:47:3|Removing sequential instance DMMainPorts_1.IBufWrnRd1.Temp1 because it is equivalent to instance DMMainPorts_1.IBufWrnRd.Temp1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd":47:2:47:3|Removing sequential instance DMMainPorts_1.IBufWrnRd1.O because it is equivalent to instance DMMainPorts_1.IBufWrnRd.O. To keep the instance, apply constraint syn_preserve=1 on the instance.

Available hyper_sources - for debug and ip models
	None Found

@W: BN132 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":1457:4:1457:5|Removing sequential instance DMMainPorts_1.DacSetpointReadAddressDac_rep[1:0] because it is equivalent to instance DMMainPorts_1.DacSetpointReadAddressDac[1:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BZ173 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":779:28:779:46|ROM DacSetpointReadAddress[9:0] (in view: work.DMMainPorts(dmmain)) mapped in logic.
@N: BZ173 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":779:28:779:46|ROM DacSetpointReadAddress[9:0] (in view: work.DMMainPorts(dmmain)) mapped in logic.
@N: MO106 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":779:28:779:46|Found ROM DacSetpointReadAddress[9:0] (in view: work.DMMainPorts(dmmain)) with 960 words by 10 bits.
@N: BN362 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Removing sequential instance waddr_r[12:0] (in view: work.fifo_8_13_1_6(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Removing sequential instance raddr_r[12:0] (in view: work.fifo_8_13_1_6(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd":89:2:89:3|Removing sequential instance DataFromMiso_1[23] (in view: work.SpiMasterPorts_work_dmmainports_dmmain_0layer1_0(spimaster)) of type view:PrimLib.dffrs(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd":89:2:89:3|Removing sequential instance DataFromMiso_1[22:0] (in view: work.SpiMasterPorts_work_dmmainports_dmmain_0layer1_0(spimaster)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd":89:2:89:3|Removing sequential instance DataFromMiso_1[23] (in view: work.SpiMasterPorts_work_dmmainports_dmmain_0layer1_1(spimaster)) of type view:PrimLib.dffrs(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd":89:2:89:3|Removing sequential instance DataFromMiso_1[22:0] (in view: work.SpiMasterPorts_work_dmmainports_dmmain_0layer1_1(spimaster)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd":89:2:89:3|Removing sequential instance DataFromMiso_1[23] (in view: work.SpiMasterPorts_work_dmmainports_dmmain_0layer1_2(spimaster)) of type view:PrimLib.dffrs(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd":89:2:89:3|Removing sequential instance DataFromMiso_1[22:0] (in view: work.SpiMasterPorts_work_dmmainports_dmmain_0layer1_2(spimaster)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd":89:2:89:3|Removing sequential instance DataFromMiso_1[23] (in view: work.SpiMasterPorts_work_dmmainports_dmmain_0layer1_3(spimaster)) of type view:PrimLib.dffrs(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd":89:2:89:3|Removing sequential instance DataFromMiso_1[22:0] (in view: work.SpiMasterPorts_work_dmmainports_dmmain_0layer1_3(spimaster)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd":89:2:89:3|Removing sequential instance DataFromMiso_1[23] (in view: work.SpiMasterPorts_work_dmmainports_dmmain_0layer1_4(spimaster)) of type view:PrimLib.dffrs(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd":89:2:89:3|Removing sequential instance DataFromMiso_1[22:0] (in view: work.SpiMasterPorts_work_dmmainports_dmmain_0layer1_4(spimaster)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd":89:2:89:3|Removing sequential instance DataFromMiso_1[23] (in view: work.SpiMasterPorts_work_dmmainports_dmmain_0layer1_5(spimaster)) of type view:PrimLib.dffrs(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd":89:2:89:3|Removing sequential instance DataFromMiso_1[22:0] (in view: work.SpiMasterPorts_work_dmmainports_dmmain_0layer1_5(spimaster)) of type view:PrimLib.dffr(prim) because it does not drive other instances.

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 309MB peak: 309MB)

Encoding state machine DacWriteNextState[0:21] (in view: work.DMMainPorts(dmmain))
original code -> new code
   0000000000000000000001 -> 0000000000000000000001
   0000000000000000000010 -> 0000000000000000000010
   0000000000000000000100 -> 0000000000000000000100
   0000000000000000001000 -> 0000000000000000001000
   0000000000000000010000 -> 0000000000000000010000
   0000000000000000100000 -> 0000000000000000100000
   0000000000000001000000 -> 0000000000000001000000
   0000000000000010000000 -> 0000000000000010000000
   0000000000000100000000 -> 0000000000000100000000
   0000000000001000000000 -> 0000000000001000000000
   0000000000010000000000 -> 0000000000010000000000
   0000000000100000000000 -> 0000000000100000000000
   0000000001000000000000 -> 0000000001000000000000
   0000000010000000000000 -> 0000000010000000000000
   0000000100000000000000 -> 0000000100000000000000
   0000001000000000000000 -> 0000001000000000000000
   0000010000000000000000 -> 0000010000000000000000
   0000100000000000000000 -> 0000100000000000000000
   0001000000000000000000 -> 0001000000000000000000
   0010000000000000000000 -> 0010000000000000000000
   0100000000000000000000 -> 0100000000000000000000
   1000000000000000000000 -> 1000000000000000000000
@N: FX403 :"/home/summer/projects/CGraph/firmware/include/fpga/CGraphDmDacRamFlat.vhd":49:17:49:28|Property "block_ram" or "no_rw_check" found for RAM DmDacRam.dacsetpoints[23:0] with specified coding style. Inferring block RAM.
@N: FX403 :"/home/summer/projects/CGraph/firmware/include/fpga/CGraphDmDacRamFlat.vhd":49:17:49:28|Property "block_ram" or "no_rw_check" found for RAM DmDacRam.dacsetpoints[23:0] with specified coding style. Inferring block RAM.
@W: FX107 :"/home/summer/projects/CGraph/firmware/include/fpga/CGraphDmDacRamFlat.vhd":49:17:49:28|RAM DmDacRam.dacsetpoints[23:0] (in view: work.DMMainPorts(dmmain)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO231 :"/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider2X.vhd":57:2:57:3|Found counter in view:work.DMMainPorts(dmmain) instance Uart0BitClockDiv.ClkDiv[7:0] 
@N: MO231 :"/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider2X.vhd":57:2:57:3|Found counter in view:work.DMMainPorts(dmmain) instance Uart1BitClockDiv.ClkDiv[7:0] 
@N: MO231 :"/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider2X.vhd":57:2:57:3|Found counter in view:work.DMMainPorts(dmmain) instance Uart2BitClockDiv.ClkDiv[7:0] 
@N: MO231 :"/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider2X.vhd":57:2:57:3|Found counter in view:work.DMMainPorts(dmmain) instance Uart3BitClockDiv.ClkDiv[7:0] 
@N: MO231 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":1457:4:1457:5|Found counter in view:work.DMMainPorts(dmmain) instance DacSetpointReadAddressChannel[5:0] 
@N: MO231 :"/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd":58:2:58:3|Found counter in view:work.DMMainPorts(dmmain) instance BootupReset.ClkDiv[9:0] 
@W: FX107 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/RegisterSpace.vhd":302:4:302:5|RAM RegisterSpace.DacSetpointMappings_1[9:0] (in view: work.DMMainPorts(dmmain)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: FX403 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":46:17:46:19|Property "block_ram" or "no_rw_check" found for RAM ram[7:0] with specified coding style. Inferring block RAM.
@W: FX107 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":46:17:46:19|RAM ram[7:0] (in view: work.fifo_8_13_0(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO230 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Found up-down counter in view:work.fifo_8_13_0(rtl) instance counter_r[13:0]  
@N: MO231 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Found counter in view:work.fifo_8_13_0(rtl) instance waddr_r[12:0] 
@N: MO231 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Found counter in view:work.fifo_8_13_0(rtl) instance raddr_r[12:0] 
@N: FX403 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":46:17:46:19|Property "block_ram" or "no_rw_check" found for RAM ram[7:0] with specified coding style. Inferring block RAM.
@W: FX107 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":46:17:46:19|RAM ram[7:0] (in view: work.fifo_8_13_1_0(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO230 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Found up-down counter in view:work.fifo_8_13_1_0(rtl) instance counter_r[13:0]  
@N: MO231 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Found counter in view:work.fifo_8_13_1_0(rtl) instance waddr_r[12:0] 
@N: MO231 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Found counter in view:work.fifo_8_13_1_0(rtl) instance raddr_r[12:0] 
@N: FX403 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":46:17:46:19|Property "block_ram" or "no_rw_check" found for RAM ram[7:0] with specified coding style. Inferring block RAM.
@W: FX107 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":46:17:46:19|RAM ram[7:0] (in view: work.fifo_8_13_1_1(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO230 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Found up-down counter in view:work.fifo_8_13_1_1(rtl) instance counter_r[13:0]  
@N: MO231 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Found counter in view:work.fifo_8_13_1_1(rtl) instance waddr_r[12:0] 
@N: MO231 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Found counter in view:work.fifo_8_13_1_1(rtl) instance raddr_r[12:0] 
@N: FX403 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":46:17:46:19|Property "block_ram" or "no_rw_check" found for RAM ram[7:0] with specified coding style. Inferring block RAM.
@W: FX107 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":46:17:46:19|RAM ram[7:0] (in view: work.fifo_8_13_1_2(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO230 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Found up-down counter in view:work.fifo_8_13_1_2(rtl) instance counter_r[13:0]  
@N: MO231 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Found counter in view:work.fifo_8_13_1_2(rtl) instance waddr_r[12:0] 
@N: MO231 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Found counter in view:work.fifo_8_13_1_2(rtl) instance raddr_r[12:0] 
@N: FX403 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":46:17:46:19|Property "block_ram" or "no_rw_check" found for RAM ram[7:0] with specified coding style. Inferring block RAM.
@W: FX107 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":46:17:46:19|RAM ram[7:0] (in view: work.fifo_8_13_1_3(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO230 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Found up-down counter in view:work.fifo_8_13_1_3(rtl) instance counter_r[13:0]  
@N: MO231 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Found counter in view:work.fifo_8_13_1_3(rtl) instance waddr_r[12:0] 
@N: MO231 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Found counter in view:work.fifo_8_13_1_3(rtl) instance raddr_r[12:0] 
@N: FX403 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":46:17:46:19|Property "block_ram" or "no_rw_check" found for RAM ram[7:0] with specified coding style. Inferring block RAM.
@W: FX107 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":46:17:46:19|RAM ram[7:0] (in view: work.fifo_8_13_1_4(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO230 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Found up-down counter in view:work.fifo_8_13_1_4(rtl) instance counter_r[13:0]  
@N: MO231 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Found counter in view:work.fifo_8_13_1_4(rtl) instance waddr_r[12:0] 
@N: MO231 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Found counter in view:work.fifo_8_13_1_4(rtl) instance raddr_r[12:0] 
@N: FX403 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":46:17:46:19|Property "block_ram" or "no_rw_check" found for RAM ram[7:0] with specified coding style. Inferring block RAM.
@W: FX107 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":46:17:46:19|RAM ram[7:0] (in view: work.fifo_8_13_1_5(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO230 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Found up-down counter in view:work.fifo_8_13_1_5(rtl) instance counter_r[13:0]  
@N: MO231 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Found counter in view:work.fifo_8_13_1_5(rtl) instance waddr_r[12:0] 
@N: MO231 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Found counter in view:work.fifo_8_13_1_5(rtl) instance raddr_r[12:0] 
@N: MO230 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Found up-down counter in view:work.fifo_8_13_1_6(rtl) instance counter_r[13:0]  

Starting factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:03s; Memory used current: 309MB peak: 309MB)

@W: BN132 :"/home/summer/projects/CGraph/firmware/include/fpga/SpiDac.vhd":145:2:145:3|Removing instance DMMainPorts_1.DMDacsF_i.LastWriteDac because it is equivalent to instance DMMainPorts_1.DMDacsE_i.LastWriteDac. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/summer/projects/CGraph/firmware/include/fpga/SpiDac.vhd":145:2:145:3|Removing instance DMMainPorts_1.DMDacsE_i.LastWriteDac because it is equivalent to instance DMMainPorts_1.DMDacsD_i.LastWriteDac. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/summer/projects/CGraph/firmware/include/fpga/SpiDac.vhd":145:2:145:3|Removing instance DMMainPorts_1.DMDacsD_i.LastWriteDac because it is equivalent to instance DMMainPorts_1.DMDacsC_i.LastWriteDac. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/summer/projects/CGraph/firmware/include/fpga/SpiDac.vhd":145:2:145:3|Removing instance DMMainPorts_1.DMDacsC_i.LastWriteDac because it is equivalent to instance DMMainPorts_1.DMDacsB_i.LastWriteDac. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/summer/projects/CGraph/firmware/include/fpga/SpiDac.vhd":145:2:145:3|Removing instance DMMainPorts_1.DMDacsB_i.LastWriteDac because it is equivalent to instance DMMainPorts_1.DMDacsA_i.LastWriteDac. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd":47:2:47:3|Removing sequential instance IBufMisoDacA.O (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd":47:2:47:3|Removing sequential instance IBufMisoDacB.O (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd":47:2:47:3|Removing sequential instance IBufMisoDacC.O (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd":47:2:47:3|Removing sequential instance IBufMisoDacD.O (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd":47:2:47:3|Removing sequential instance IBufMisoDacE.O (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd":47:2:47:3|Removing sequential instance IBufMisoDacF.O (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd":47:2:47:3|Removing sequential instance IBufMisoDacA.Temp1 (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.
@A: BN291 :"/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd":47:2:47:3|Boundary register IBufMisoDacA.Temp1 (in view: work.DMMainPorts(dmmain)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd":47:2:47:3|Removing sequential instance IBufMisoDacB.Temp1 (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.
@A: BN291 :"/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd":47:2:47:3|Boundary register IBufMisoDacB.Temp1 (in view: work.DMMainPorts(dmmain)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd":47:2:47:3|Removing sequential instance IBufMisoDacC.Temp1 (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.
@A: BN291 :"/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd":47:2:47:3|Boundary register IBufMisoDacC.Temp1 (in view: work.DMMainPorts(dmmain)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd":47:2:47:3|Removing sequential instance IBufMisoDacD.Temp1 (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.
@A: BN291 :"/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd":47:2:47:3|Boundary register IBufMisoDacD.Temp1 (in view: work.DMMainPorts(dmmain)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd":47:2:47:3|Removing sequential instance IBufMisoDacE.Temp1 (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.
@A: BN291 :"/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd":47:2:47:3|Boundary register IBufMisoDacE.Temp1 (in view: work.DMMainPorts(dmmain)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd":47:2:47:3|Removing sequential instance IBufMisoDacF.Temp1 (in view: work.DMMainPorts(dmmain)) because it does not drive other instances.
@A: BN291 :"/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd":47:2:47:3|Boundary register IBufMisoDacF.Temp1 (in view: work.DMMainPorts(dmmain)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished factoring (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 338MB peak: 338MB)

NConnInternalConnection caching is on

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 346MB peak: 346MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 346MB peak: 346MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 346MB peak: 346MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 346MB peak: 346MB)

@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":1457:4:1457:5|Removing sequential instance DMMainPorts_1.DacSetpointReadAddressChannel[5] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":1457:4:1457:5|Removing sequential instance DMMainPorts_1.DacSetpointReadAddressChannel[4] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":1457:4:1457:5|Removing sequential instance DMMainPorts_1.DacSetpointReadAddressChannel[3] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":1457:4:1457:5|Removing sequential instance DMMainPorts_1.DacSetpointReadAddressChannel[2] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":1457:4:1457:5|Removing sequential instance DMMainPorts_1.DacSetpointReadAddressChannel[1] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/hdl/DMMain.vhd":1457:4:1457:5|Removing sequential instance DMMainPorts_1.DacSetpointReadAddressChannel[0] (in view: work.EvalBoardSandbox(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 346MB peak: 346MB)


Finished technology mapping (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:13s; Memory used current: 372MB peak: 372MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:13s		     0.16ns		2449 /      1922
   2		0h:00m:13s		     0.16ns		2425 /      1922
@N: FP130 |Promoting Net DMMainPorts_1.shot_i_arst on CLKINT  I_438 
@N: FP130 |Promoting Net DMMainPorts_1.Uart2FifoReset_i_arst on CLKINT  I_439 
@N: FP130 |Promoting Net DMMainPorts_1.Uart1FifoReset_i_arst on CLKINT  I_440 
@N: FP130 |Promoting Net DMMainPorts_1.Uart0FifoReset_i_arst on CLKINT  I_441 
@N: FP130 |Promoting Net DMMainPorts_1.Uart3FifoReset_i_arst on CLKINT  I_442 
@N: FP130 |Promoting Net DMMainPorts_1.DMDacsF_i.SpiRst_arst on CLKINT  I_443 
@N: FP130 |Promoting Net DMMainPorts_1.DMDacsE_i.SpiRst_arst on CLKINT  I_444 
@N: FP130 |Promoting Net DMMainPorts_1.DMDacsD_i.SpiRst_arst on CLKINT  I_445 
@N: FP130 |Promoting Net DMMainPorts_1.DMDacsC_i.SpiRst_arst on CLKINT  I_446 
@N: FP130 |Promoting Net DMMainPorts_1.DMDacsB_i.SpiRst_arst on CLKINT  I_447 
@N: FP130 |Promoting Net DMMainPorts_1.DMDacsA_i.SpiRst_arst on CLKINT  I_448 
@N: FP130 |Promoting Net DMMainPorts_1.UartClk0 on CLKINT  I_449 
@N: FP130 |Promoting Net DMMainPorts_1.UartClk2 on CLKINT  I_450 
@N: FP130 |Promoting Net DMMainPorts_1.UartClk1 on CLKINT  I_451 
@N: FP130 |Promoting Net DMMainPorts_1.UartClk3 on CLKINT  I_452 
@N: FP130 |Promoting Net DMMainPorts_1.UartTxClk0 on CLKINT  I_453 
@N: FP130 |Promoting Net DMMainPorts_1.UartTxClk2 on CLKINT  I_454 
@N: FP130 |Promoting Net DMMainPorts_1.UartTxClk1 on CLKINT  I_455 
@N: FP130 |Promoting Net DMMainPorts_1.UartTxClk3 on CLKINT  I_456 

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:17s; Memory used current: 373MB peak: 373MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:17s; Memory used current: 374MB peak: 374MB)


Starting CDBProcessSetClockGroups... (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:17s; Memory used current: 374MB peak: 374MB)


Finished with CDBProcessSetClockGroups (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:17s; Memory used current: 374MB peak: 374MB)


Start Writing Netlists (Real Time elapsed 0h:00m:18s; CPU Time elapsed 0h:00m:18s; Memory used current: 374MB peak: 374MB)

Writing Analyst data base /home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/synthesis/synwork/EvalBoardSandbox_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:19s; CPU Time elapsed 0h:00m:19s; Memory used current: 374MB peak: 374MB)

Writing Verilog Simulation files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:20s; CPU Time elapsed 0h:00m:20s; Memory used current: 374MB peak: 374MB)


Finished Writing Netlists (Real Time elapsed 0h:00m:20s; CPU Time elapsed 0h:00m:20s; Memory used current: 374MB peak: 374MB)


Start final timing analysis (Real Time elapsed 0h:00m:21s; CPU Time elapsed 0h:00m:21s; Memory used current: 374MB peak: 374MB)

@W: MT246 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/component/work/FCCC_C0/FCCC_C0_0/FCCC_C0_FCCC_C0_0_FCCC.v":23:36:23:43|Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@N: MT615 |Found clock CLK0_PAD with period 19.61ns 
@N: MT615 |Found clock FCCC_C0_0/FCCC_C0_0/GL0 with period 9.80ns 
@N: MT615 |Found clock EvalSandbox_MSS_0/CCC_0/GL0 with period 9.80ns 


##### START OF TIMING REPORT #####[
# Timing report written on Wed Jun 25 14:36:59 2025
#


Top view:               EvalBoardSandbox
Requested Frequency:    51.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    /home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/designer/EvalBoardSandbox/synthesis.fdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 1.377

                                Requested     Estimated     Requested     Estimated               Clock                         Clock           
Starting Clock                  Frequency     Frequency     Period        Period        Slack     Type                          Group           
------------------------------------------------------------------------------------------------------------------------------------------------
CLK0_PAD                        51.0 MHz      NA            19.608        NA            NA        declared                      default_clkgroup
EvalSandbox_MSS_0/CCC_0/GL0     102.0 MHz     118.7 MHz     9.804         8.427         1.377     generated (from CLK0_PAD)     default_clkgroup
FCCC_C0_0/FCCC_C0_0/GL0         102.0 MHz     123.3 MHz     9.804         8.111         1.693     generated (from CLK0_PAD)     default_clkgroup
System                          100.0 MHz     178.8 MHz     10.000        5.592         4.408     system                        system_clkgroup 
================================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform
@W: MT548 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/designer/EvalBoardSandbox/synthesis.fdc":8:0:8:0|Source for clock EvalSandbox_MSS_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT not found in netlist.
@W: MT548 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/designer/EvalBoardSandbox/synthesis.fdc":12:0:12:0|Source for clock uart0clk not found in netlist.
@W: MT548 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/designer/EvalBoardSandbox/synthesis.fdc":13:0:13:0|Source for clock uart0txclk not found in netlist.
@W: MT548 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/designer/EvalBoardSandbox/synthesis.fdc":14:0:14:0|Source for clock uart1clk not found in netlist.
@W: MT548 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/designer/EvalBoardSandbox/synthesis.fdc":15:0:15:0|Source for clock uart1txclk not found in netlist.
@W: MT548 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/designer/EvalBoardSandbox/synthesis.fdc":16:0:16:0|Source for clock uart2clk not found in netlist.
@W: MT548 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/designer/EvalBoardSandbox/synthesis.fdc":17:0:17:0|Source for clock uart2txclk not found in netlist.
@W: MT548 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/designer/EvalBoardSandbox/synthesis.fdc":18:0:18:0|Source for clock uart3clk not found in netlist.
@W: MT548 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/designer/EvalBoardSandbox/synthesis.fdc":19:0:19:0|Source for clock uart3txclk not found in netlist.





Clock Relationships
*******************

Clocks                                                    |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
------------------------------------------------------------------------------------------------------------------------------------------------
Starting                     Ending                       |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
------------------------------------------------------------------------------------------------------------------------------------------------
System                       System                       |  10.000      4.408  |  No paths    -      |  No paths    -      |  No paths    -    
System                       FCCC_C0_0/FCCC_C0_0/GL0      |  9.804       8.964  |  No paths    -      |  No paths    -      |  No paths    -    
FCCC_C0_0/FCCC_C0_0/GL0      System                       |  9.804       3.593  |  No paths    -      |  9.804       7.554  |  No paths    -    
FCCC_C0_0/FCCC_C0_0/GL0      FCCC_C0_0/FCCC_C0_0/GL0      |  9.804       1.693  |  No paths    -      |  No paths    -      |  No paths    -    
FCCC_C0_0/FCCC_C0_0/GL0      EvalSandbox_MSS_0/CCC_0/GL0  |  9.804       6.313  |  No paths    -      |  No paths    -      |  No paths    -    
EvalSandbox_MSS_0/CCC_0/GL0  FCCC_C0_0/FCCC_C0_0/GL0      |  9.804       3.955  |  No paths    -      |  No paths    -      |  No paths    -    
EvalSandbox_MSS_0/CCC_0/GL0  EvalSandbox_MSS_0/CCC_0/GL0  |  9.804       1.377  |  No paths    -      |  No paths    -      |  No paths    -    
================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: EvalSandbox_MSS_0/CCC_0/GL0
====================================



Starting Points with Worst Slack
********************************

                                                           Starting                                                                                                             Arrival          
Instance                                                   Reference                       Type        Pin                 Net                                                  Time        Slack
                                                           Clock                                                                                                                                 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST     EvalSandbox_MSS_0/CCC_0/GL0     MSS_025     F_HM0_SEL           EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx     3.297       1.377
EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST     EvalSandbox_MSS_0/CCC_0/GL0     MSS_025     F_HM0_ADDR[12]      popfeedthru_unused_34                                3.203       1.396
EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST     EvalSandbox_MSS_0/CCC_0/GL0     MSS_025     F_HM0_ADDR[14]      AMBA_SLAVE_0_PADDRS_net_0[14]                        3.210       1.407
EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST     EvalSandbox_MSS_0/CCC_0/GL0     MSS_025     F_HM0_ADDR[13]      popfeedthru_unused_33                                3.243       1.581
EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST     EvalSandbox_MSS_0/CCC_0/GL0     MSS_025     F_HM0_ADDR[15]      AMBA_SLAVE_0_PADDRS_net_0[15]                        3.237       1.711
EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST     EvalSandbox_MSS_0/CCC_0/GL0     MSS_025     F_HM0_WRITE         popfeedthru_unused                                   3.634       5.666
EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST     EvalSandbox_MSS_0/CCC_0/GL0     MSS_025     F_HM0_WDATA[30]     popfeedthru_unused_1                                 3.565       5.735
EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST     EvalSandbox_MSS_0/CCC_0/GL0     MSS_025     F_HM0_WDATA[26]     popfeedthru_unused_5                                 3.516       5.784
EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST     EvalSandbox_MSS_0/CCC_0/GL0     MSS_025     F_HM0_WDATA[31]     popfeedthru_unused_0                                 3.516       5.784
EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST     EvalSandbox_MSS_0/CCC_0/GL0     MSS_025     F_HM0_WDATA[29]     popfeedthru_unused_2                                 3.514       5.786
=================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                           Starting                                                                                                                  Required          
Instance                                                   Reference                       Type        Pin                 Net                                                       Time         Slack
                                                           Clock                                                                                                                                       
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST     EvalSandbox_MSS_0/CCC_0/GL0     MSS_025     F_HM0_READY         N_70_i                                                    8.245        1.377
EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST     EvalSandbox_MSS_0/CCC_0/GL0     MSS_025     F_HM0_RDATA[12]     EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[12]     9.282        2.475
EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST     EvalSandbox_MSS_0/CCC_0/GL0     MSS_025     F_HM0_RDATA[17]     EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[17]     9.337        2.530
EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST     EvalSandbox_MSS_0/CCC_0/GL0     MSS_025     F_HM0_RDATA[18]     EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[18]     9.338        2.531
EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST     EvalSandbox_MSS_0/CCC_0/GL0     MSS_025     F_HM0_RDATA[1]      EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[1]      9.359        2.552
EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST     EvalSandbox_MSS_0/CCC_0/GL0     MSS_025     F_HM0_RDATA[31]     EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[31]     9.363        2.556
EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST     EvalSandbox_MSS_0/CCC_0/GL0     MSS_025     F_HM0_RDATA[28]     EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[28]     9.370        2.563
EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST     EvalSandbox_MSS_0/CCC_0/GL0     MSS_025     F_HM0_RDATA[5]      EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[5]      9.371        2.564
EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST     EvalSandbox_MSS_0/CCC_0/GL0     MSS_025     F_HM0_RDATA[23]     EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[23]     9.372        2.565
EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST     EvalSandbox_MSS_0/CCC_0/GL0     MSS_025     F_HM0_RDATA[29]     EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[29]     9.374        2.567
=======================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      9.804
    - Setup time:                            1.559
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.245

    - Propagation time:                      6.868
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     1.376

    Number of logic level(s):                3
    Starting point:                          EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST / F_HM0_SEL
    Ending point:                            EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST / F_HM0_READY
    The start point is clocked by            EvalSandbox_MSS_0/CCC_0/GL0 [rising] (rise=0.000 fall=4.902 period=9.804) on pin CLK_BASE
    The end   point is clocked by            EvalSandbox_MSS_0/CCC_0/GL0 [rising] (rise=0.000 fall=4.902 period=9.804) on pin CLK_BASE

Instance / Net                                                                  Pin             Pin               Arrival     No. of    
Name                                                                Type        Name            Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------
EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST              MSS_025     F_HM0_SEL       Out     3.297     3.297 f     -         
EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx                    Net         -               -       0.497     -           2         
EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST_RNIIG9F      CFG2        A               In      -         3.794 f     -         
EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST_RNIIG9F      CFG2        Y               Out     0.087     3.881 f     -         
o2                                                                  Net         -               -       0.248     -           1         
EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST_RNIDP761     CFG4        B               In      -         4.130 f     -         
EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST_RNIDP761     CFG4        Y               Out     0.164     4.294 f     -         
MSS_ADLIB_INST_RNIDP761                                             Net         -               -       1.309     -           34        
EvalSandbox_MSS_0.CoreAPB3_0.u_mux_p_to_b3.N_70_i                   CFG3        B               In      -         5.603 f     -         
EvalSandbox_MSS_0.CoreAPB3_0.u_mux_p_to_b3.N_70_i                   CFG3        Y               Out     0.148     5.751 r     -         
N_70_i                                                              Net         -               -       1.117     -           1         
EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST              MSS_025     F_HM0_READY     In      -         6.868 r     -         
========================================================================================================================================
Total path delay (propagation time + setup) of 8.427 is 5.256(62.4%) logic and 3.172(37.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: FCCC_C0_0/FCCC_C0_0/GL0
====================================



Starting Points with Worst Slack
********************************

                                                           Starting                                                                    Arrival          
Instance                                                   Reference                   Type     Pin     Net                            Time        Slack
                                                           Clock                                                                                        
--------------------------------------------------------------------------------------------------------------------------------------------------------
DMMainPorts_1.DacWriteNextState[4]                         FCCC_C0_0/FCCC_C0_0/GL0     SLE      Q       DacWriteNextState[4]           0.087       1.693
DMMainPorts_1.DacWriteNextState_rep[2]                     FCCC_C0_0/FCCC_C0_0/GL0     SLE      Q       DacWriteNextState_rep[2]       0.087       1.711
DMMainPorts_1.DacWriteNextState[8]                         FCCC_C0_0/FCCC_C0_0/GL0     SLE      Q       DacWriteNextState[8]           0.087       3.436
DMMainPorts_1.DacWriteNextState_rep[6]                     FCCC_C0_0/FCCC_C0_0/GL0     SLE      Q       DacWriteNextState_rep[6]       0.087       3.483
DMMainPorts_1.BootupReset.shot_i                           FCCC_C0_0/FCCC_C0_0/GL0     SLE      Q       shot_i                         0.108       3.593
DMMainPorts_1.DacWriteNextState[14]                        FCCC_C0_0/FCCC_C0_0/GL0     SLE      Q       DacWriteNextState[14]          0.108       3.844
DMMainPorts_1.RegisterSpace.DacSetpointMappingIndex[0]     FCCC_C0_0/FCCC_C0_0/GL0     SLE      Q       DacSetpointMappingIndex[0]     0.087       4.042
DMMainPorts_1.RegisterSpace.DacSetpointMappingIndex[1]     FCCC_C0_0/FCCC_C0_0/GL0     SLE      Q       DacSetpointMappingIndex[1]     0.087       4.042
DMMainPorts_1.RegisterSpace.DacSetpointMappingIndex[2]     FCCC_C0_0/FCCC_C0_0/GL0     SLE      Q       DacSetpointMappingIndex[2]     0.087       4.042
DMMainPorts_1.RegisterSpace.DacSetpointMappingIndex[3]     FCCC_C0_0/FCCC_C0_0/GL0     SLE      Q       DacSetpointMappingIndex[3]     0.087       4.042
========================================================================================================================================================


Ending Points with Worst Slack
******************************

                                          Starting                                                 Required          
Instance                                  Reference                   Type     Pin     Net         Time         Slack
                                          Clock                                                                      
---------------------------------------------------------------------------------------------------------------------
DMMainPorts_1.DacASetpointToWrite[0]      FCCC_C0_0/FCCC_C0_0/GL0     SLE      D       N_925_i     9.549        1.693
DMMainPorts_1.DacASetpointToWrite[1]      FCCC_C0_0/FCCC_C0_0/GL0     SLE      D       N_884_i     9.549        1.693
DMMainPorts_1.DacASetpointToWrite[2]      FCCC_C0_0/FCCC_C0_0/GL0     SLE      D       N_923_i     9.549        1.693
DMMainPorts_1.DacASetpointToWrite[3]      FCCC_C0_0/FCCC_C0_0/GL0     SLE      D       N_762_i     9.549        1.693
DMMainPorts_1.DacASetpointToWrite[4]      FCCC_C0_0/FCCC_C0_0/GL0     SLE      D       N_921_i     9.549        1.693
DMMainPorts_1.DacASetpointToWrite[5]      FCCC_C0_0/FCCC_C0_0/GL0     SLE      D       N_882_i     9.549        1.693
DMMainPorts_1.DacASetpointToWrite[6]      FCCC_C0_0/FCCC_C0_0/GL0     SLE      D       N_880_i     9.549        1.693
DMMainPorts_1.DacASetpointToWrite[7]      FCCC_C0_0/FCCC_C0_0/GL0     SLE      D       N_919_i     9.549        1.693
DMMainPorts_1.DacASetpointToWrite[18]     FCCC_C0_0/FCCC_C0_0/GL0     SLE      D       N_825_i     9.549        1.693
DMMainPorts_1.DacASetpointToWrite[20]     FCCC_C0_0/FCCC_C0_0/GL0     SLE      D       N_916_i     9.549        1.693
=====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      9.804
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.549

    - Propagation time:                      7.855
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.693

    Number of logic level(s):                5
    Starting point:                          DMMainPorts_1.DacWriteNextState[4] / Q
    Ending point:                            DMMainPorts_1.DacFSetpointToWrite[0] / D
    The start point is clocked by            FCCC_C0_0/FCCC_C0_0/GL0 [rising] (rise=0.000 fall=4.902 period=9.804) on pin CLK
    The end   point is clocked by            FCCC_C0_0/FCCC_C0_0/GL0 [rising] (rise=0.000 fall=4.902 period=9.804) on pin CLK

Instance / Net                                                    Pin      Pin               Arrival     No. of    
Name                                                     Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
DMMainPorts_1.DacWriteNextState[4]                       SLE      Q        Out     0.087     0.087 r     -         
DacWriteNextState[4]                                     Net      -        -       0.745     -           3         
DMMainPorts_1.DacWriteNextState_RNIQBV7[4]               CFG2     B        In      -         0.833 r     -         
DMMainPorts_1.DacWriteNextState_RNIQBV7[4]               CFG2     Y        Out     0.165     0.997 r     -         
N_1770                                                   Net      -        -       2.083     -           96        
DMMainPorts_1.un1_DacWriteNextState_297_i_0_i_o2[23]     CFG3     C        In      -         3.080 r     -         
DMMainPorts_1.un1_DacWriteNextState_297_i_0_i_o2[23]     CFG3     Y        Out     0.203     3.283 r     -         
N_1772                                                   Net      -        -       1.834     -           79        
DMMainPorts_1.un1_DacWriteNextState_297_i_i_i_o2[3]      CFG4     C        In      -         5.117 r     -         
DMMainPorts_1.un1_DacWriteNextState_297_i_i_i_o2[3]      CFG4     Y        Out     0.203     5.320 r     -         
N_5941                                                   Net      -        -       1.664     -           66        
DMMainPorts_1.un1_DacWriteNextState_292_0_0_0_i_0[0]     CFG3     C        In      -         6.984 r     -         
DMMainPorts_1.un1_DacWriteNextState_292_0_0_0_i_0[0]     CFG3     Y        Out     0.226     7.210 f     -         
un1_DacWriteNextState_292_0_0_0_i_0[0]                   Net      -        -       0.248     -           1         
DMMainPorts_1.DacFSetpointToWrite_RNO[0]                 CFG4     B        In      -         7.458 f     -         
DMMainPorts_1.DacFSetpointToWrite_RNO[0]                 CFG4     Y        Out     0.148     7.607 r     -         
N_823_i                                                  Net      -        -       0.248     -           1         
DMMainPorts_1.DacFSetpointToWrite[0]                     SLE      D        In      -         7.855 r     -         
===================================================================================================================
Total path delay (propagation time + setup) of 8.111 is 1.288(15.9%) logic and 6.823(84.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                Starting                                     Arrival          
Instance                                        Reference     Type     Pin     Net           Time        Slack
                                                Clock                                                         
--------------------------------------------------------------------------------------------------------------
DMMainPorts_1.RS422_Rx1.Uart.Uart.bitpos[0]     System        SLE      Q       bitpos[0]     0.108       4.408
DMMainPorts_1.RS422_Rx2.Uart.Uart.bitpos[0]     System        SLE      Q       bitpos[0]     0.108       4.408
DMMainPorts_1.RS422_Rx0.Uart.Uart.bitpos[0]     System        SLE      Q       bitpos[0]     0.108       4.408
DMMainPorts_1.RS422_Rx0.Uart.Uart.bitpos[1]     System        SLE      Q       bitpos[1]     0.108       4.519
DMMainPorts_1.RS422_Rx1.Uart.Uart.bitpos[1]     System        SLE      Q       bitpos[1]     0.108       4.519
DMMainPorts_1.RS422_Rx2.Uart.Uart.bitpos[1]     System        SLE      Q       bitpos[1]     0.108       4.519
DMMainPorts_1.RS422_Rx1.Uart.Uart.bitpos[2]     System        SLE      Q       bitpos[2]     0.108       4.602
DMMainPorts_1.RS422_Rx2.Uart.Uart.bitpos[2]     System        SLE      Q       bitpos[2]     0.108       4.602
DMMainPorts_1.RS422_Rx0.Uart.Uart.bitpos[2]     System        SLE      Q       bitpos[2]     0.108       4.602
DMMainPorts_1.RS422_Rx0.Uart.Uart.bitpos[3]     System        SLE      Q       bitpos[3]     0.108       4.938
==============================================================================================================


Ending Points with Worst Slack
******************************

                                                Starting                                        Required          
Instance                                        Reference     Type     Pin     Net              Time         Slack
                                                Clock                                                             
------------------------------------------------------------------------------------------------------------------
DMMainPorts_1.RS422_Rx1.Uart.Uart.bitpos[0]     System        SLE      D       bitpos_10[0]     9.745        4.408
DMMainPorts_1.RS422_Rx0.Uart.Uart.bitpos[0]     System        SLE      D       bitpos_10[0]     9.745        4.408
DMMainPorts_1.RS422_Rx2.Uart.Uart.bitpos[0]     System        SLE      D       bitpos_10[0]     9.745        4.408
DMMainPorts_1.RS422_Rx0.Uart.Uart.bitpos[1]     System        SLE      D       bitpos_10[1]     9.745        4.413
DMMainPorts_1.RS422_Rx1.Uart.Uart.bitpos[1]     System        SLE      D       bitpos_10[1]     9.745        4.413
DMMainPorts_1.RS422_Rx2.Uart.Uart.bitpos[1]     System        SLE      D       bitpos_10[1]     9.745        4.413
DMMainPorts_1.RS422_Rx0.Uart.Uart.bitpos[3]     System        SLE      D       bitpos_10[3]     9.745        4.452
DMMainPorts_1.RS422_Rx2.Uart.Uart.bitpos[3]     System        SLE      D       bitpos_10[3]     9.745        4.452
DMMainPorts_1.RS422_Rx1.Uart.Uart.bitpos[3]     System        SLE      D       bitpos_10[3]     9.745        4.452
DMMainPorts_1.RS422_Rx2.Uart.Uart.RReg[0]       System        SLE      EN      RReg_1           9.662        4.491
==================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         9.745

    - Propagation time:                      5.336
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 4.408

    Number of logic level(s):                5
    Starting point:                          DMMainPorts_1.RS422_Rx1.Uart.Uart.bitpos[0] / Q
    Ending point:                            DMMainPorts_1.RS422_Rx1.Uart.Uart.bitpos[0] / D
    The start point is clocked by            System [rising] on pin CLK
    The end   point is clocked by            System [rising] on pin CLK

Instance / Net                                                       Pin      Pin               Arrival     No. of    
Name                                                        Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------
DMMainPorts_1.RS422_Rx1.Uart.Uart.bitpos[0]                 SLE      Q        Out     0.108     0.108 f     -         
bitpos[0]                                                   Net      -        -       1.127     -           14        
DMMainPorts_1.RS422_Rx1.Uart.Uart.RxProc\.un3_enable        CFG4     D        In      -         1.235 f     -         
DMMainPorts_1.RS422_Rx1.Uart.Uart.RxProc\.un3_enable        CFG4     Y        Out     0.317     1.553 r     -         
bitpos_1_sqmuxa                                             Net      -        -       0.855     -           5         
DMMainPorts_1.RS422_Rx1.Uart.Uart.RxProc\.un21_enable       CFG2     B        In      -         2.408 r     -         
DMMainPorts_1.RS422_Rx1.Uart.Uart.RxProc\.un21_enable       CFG2     Y        Out     0.165     2.572 r     -         
un21_enable                                                 Net      -        -       0.855     -           5         
DMMainPorts_1.RS422_Rx1.Uart.Uart.bitpos_4_sqmuxa           CFG4     C        In      -         3.427 r     -         
DMMainPorts_1.RS422_Rx1.Uart.Uart.bitpos_4_sqmuxa           CFG4     Y        Out     0.226     3.653 f     -         
bitpos_4_sqmuxa                                             Net      -        -       0.815     -           4         
DMMainPorts_1.RS422_Rx1.Uart.Uart.un1_bitpos_1_1.SUM[0]     CFG2     A        In      -         4.468 f     -         
DMMainPorts_1.RS422_Rx1.Uart.Uart.un1_bitpos_1_1.SUM[0]     CFG2     Y        Out     0.100     4.568 r     -         
N_60                                                        Net      -        -       0.248     -           1         
DMMainPorts_1.RS422_Rx1.Uart.Uart.bitpos_10[0]              CFG4     D        In      -         4.816 r     -         
DMMainPorts_1.RS422_Rx1.Uart.Uart.bitpos_10[0]              CFG4     Y        Out     0.271     5.088 r     -         
bitpos_10[0]                                                Net      -        -       0.248     -           1         
DMMainPorts_1.RS422_Rx1.Uart.Uart.bitpos[0]                 SLE      D        In      -         5.336 r     -         
======================================================================================================================
Total path delay (propagation time + setup) of 5.592 is 1.443(25.8%) logic and 4.149(74.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
@W: MT447 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/designer/EvalBoardSandbox/synthesis.fdc":20:0:20:0|Timing constraint (through [get_nets { EvalSandbox_MSS_0.CORERESETP_0.ddr_settled EvalSandbox_MSS_0.CORERESETP_0.count_ddr_enable EvalSandbox_MSS_0.CORERESETP_0.release_sdif*_core EvalSandbox_MSS_0.CORERESETP_0.count_sdif*_enable }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design 
@W: MT447 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/designer/EvalBoardSandbox/synthesis.fdc":21:0:21:0|Timing constraint (from [get_cells { EvalSandbox_MSS_0.CORERESETP_0.MSS_HPMS_READY_int }] to [get_cells { EvalSandbox_MSS_0.CORERESETP_0.sm0_areset_n_rcosc EvalSandbox_MSS_0.CORERESETP_0.sm0_areset_n_rcosc_q1 }]) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT447 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/designer/EvalBoardSandbox/synthesis.fdc":22:0:22:0|Timing constraint (from [get_cells { EvalSandbox_MSS_0.CORERESETP_0.MSS_HPMS_READY_int EvalSandbox_MSS_0.CORERESETP_0.SDIF*_PERST_N_re }] to [get_cells { EvalSandbox_MSS_0.CORERESETP_0.sdif*_areset_n_rcosc* }]) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT447 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/designer/EvalBoardSandbox/synthesis.fdc":23:0:23:0|Timing constraint (through [get_nets { EvalSandbox_MSS_0.CORERESETP_0.CONFIG1_DONE EvalSandbox_MSS_0.CORERESETP_0.CONFIG2_DONE EvalSandbox_MSS_0.CORERESETP_0.SDIF*_PERST_N EvalSandbox_MSS_0.CORERESETP_0.SDIF*_PSEL EvalSandbox_MSS_0.CORERESETP_0.SDIF*_PWRITE EvalSandbox_MSS_0.CORERESETP_0.SDIF*_PRDATA[*] EvalSandbox_MSS_0.CORERESETP_0.SOFT_EXT_RESET_OUT EvalSandbox_MSS_0.CORERESETP_0.SOFT_RESET_F2M EvalSandbox_MSS_0.CORERESETP_0.SOFT_M3_RESET EvalSandbox_MSS_0.CORERESETP_0.SOFT_MDDR_DDR_AXI_S_CORE_RESET EvalSandbox_MSS_0.CORERESETP_0.SOFT_FDDR_CORE_RESET EvalSandbox_MSS_0.CORERESETP_0.SOFT_SDIF*_PHY_RESET EvalSandbox_MSS_0.CORERESETP_0.SOFT_SDIF*_CORE_RESET EvalSandbox_MSS_0.CORERESETP_0.SOFT_SDIF0_0_CORE_RESET EvalSandbox_MSS_0.CORERESETP_0.SOFT_SDIF0_1_CORE_RESET }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design 
@W: MT447 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/designer/EvalBoardSandbox/synthesis.fdc":24:0:24:0|Timing constraint (through [get_pins { EvalSandbox_MSS_0.EvalSandbox_MSS_MSS_0.MSS_ADLIB_INST.CONFIG_PRESET_N }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design 
@W: MT447 :"/home/summer/projects/CGraph/firmware/DMInterface/Ux1_Ver2/designer/EvalBoardSandbox/synthesis.fdc":25:0:25:0|Timing constraint (through [get_pins { EvalSandbox_MSS_0.SYSRESET_POR.POWER_ON_RESET_N }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design 
None

Finished final timing analysis (Real Time elapsed 0h:00m:21s; CPU Time elapsed 0h:00m:21s; Memory used current: 374MB peak: 374MB)


Finished timing report (Real Time elapsed 0h:00m:21s; CPU Time elapsed 0h:00m:21s; Memory used current: 374MB peak: 374MB)

---------------------------------------
Resource Usage Report for EvalBoardSandbox 

Mapping to part: m2s025vf400std
Cell usage:
CCC             2 uses
CLKINT          21 uses
MSS_025         1 use
CFG1           72 uses
CFG2           350 uses
CFG3           506 uses
CFG4           972 uses

Carry cells:
ARI1            556 uses - used for arithmetic functions
ARI1            69 uses - used for Wide-Mux implementation
Total ARI1      625 uses


Sequential Cells: 
SLE            2025 uses

DSP Blocks:    0 of 34 (0%)

I/O ports: 68
I/O primitives: 59
INBUF          4 uses
OUTBUF         54 uses
TRIBUFF        1 use


Global Clock Buffers: 21

RAM/ROM usage summary
Total Block RAMs (RAM1K18) : 30 of 31 (96%)
Total Block RAMs (RAM64x18) : 10 of 34 (29%)

Total LUTs:    2525

Extra resources required for RAM and MACC interface logic during P&R:

RAM64x18 Interface Logic : SLEs = 360; LUTs = 360;
RAM1K18  Interface Logic : SLEs = 1080; LUTs = 1080;
MACC     Interface Logic : SLEs = 0; LUTs = 0;

Total number of SLEs after P&R:  2025 + 360 + 1080 + 0 = 3465;
Total number of LUTs after P&R:  2525 + 360 + 1080 + 0 = 3965;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:21s; CPU Time elapsed 0h:00m:21s; Memory used current: 374MB peak: 374MB)

Process took 0h:00m:21s realtime, 0h:00m:21s cputime
# Wed Jun 25 14:36:59 2025

###########################################################]
