<!DOCTYPE html>
<html><head><title>joekychen/linux » include › linux › amba › pl093.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>pl093.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/* linux/amba/pl093.h</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (c) 2008 Simtec Electronics</span>
<span class="cm"> *	http://armlinux.simtec.co.uk/</span>
<span class="cm"> *	Ben Dooks &lt;ben@simtec.co.uk&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * AMBA PL093 SSMC (synchronous static memory controller)</span>
<span class="cm"> *  See DDI0236.pdf (r0p4) for more details</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm">*/</span>

<span class="cp">#define SMB_BANK(x)	((x) * 0x20) </span><span class="cm">/* each bank control set is 0x20 apart */</span><span class="cp"></span>

<span class="cm">/* Offsets for SMBxxxxRy registers */</span>

<span class="cp">#define SMBIDCYR	(0x00)</span>
<span class="cp">#define SMBWSTRDR	(0x04)</span>
<span class="cp">#define SMBWSTWRR	(0x08)</span>
<span class="cp">#define SMBWSTOENR	(0x0C)</span>
<span class="cp">#define SMBWSTWENR	(0x10)</span>
<span class="cp">#define SMBCR		(0x14)</span>
<span class="cp">#define SMBSR		(0x18)</span>
<span class="cp">#define SMBWSTBRDR	(0x1C)</span>

<span class="cm">/* Masks for SMB registers */</span>
<span class="cp">#define IDCY_MASK	(0xf)</span>
<span class="cp">#define WSTRD_MASK	(0xf)</span>
<span class="cp">#define WSTWR_MASK	(0xf)</span>
<span class="cp">#define WSTOEN_MASK	(0xf)</span>
<span class="cp">#define WSTWEN_MASK	(0xf)</span>

<span class="cm">/* Notes from datasheet:</span>
<span class="cm"> *	WSTOEN &lt;= WSTRD</span>
<span class="cm"> *	WSTWEN &lt;= WSTWR</span>
<span class="cm"> *</span>
<span class="cm"> * WSTOEN is not used with nWAIT</span>
<span class="cm"> */</span>

<span class="cm">/* SMBCR bit definitions */</span>
<span class="cp">#define SMBCR_BIWRITEEN		(1 &lt;&lt; 21)</span>
<span class="cp">#define SMBCR_ADDRVALIDWRITEEN	(1 &lt;&lt; 20)</span>
<span class="cp">#define SMBCR_SYNCWRITE		(1 &lt;&lt; 17)</span>
<span class="cp">#define SMBCR_BMWRITE		(1 &lt;&lt; 16)</span>
<span class="cp">#define SMBCR_WRAPREAD		(1 &lt;&lt; 14)</span>
<span class="cp">#define SMBCR_BIREADEN		(1 &lt;&lt; 13)</span>
<span class="cp">#define SMBCR_ADDRVALIDREADEN	(1 &lt;&lt; 12)</span>
<span class="cp">#define SMBCR_SYNCREAD		(1 &lt;&lt; 9)</span>
<span class="cp">#define SMBCR_BMREAD		(1 &lt;&lt; 8)</span>
<span class="cp">#define SMBCR_SMBLSPOL		(1 &lt;&lt; 6)</span>
<span class="cp">#define SMBCR_WP		(1 &lt;&lt; 3)</span>
<span class="cp">#define SMBCR_WAITEN		(1 &lt;&lt; 2)</span>
<span class="cp">#define SMBCR_WAITPOL		(1 &lt;&lt; 1)</span>
<span class="cp">#define SMBCR_RBLE		(1 &lt;&lt; 0)</span>

<span class="cp">#define SMBCR_BURSTLENWRITE_MASK	(3 &lt;&lt; 18)</span>
<span class="cp">#define SMBCR_BURSTLENWRITE_4		(0 &lt;&lt; 18)</span>
<span class="cp">#define SMBCR_BURSTLENWRITE_8		(1 &lt;&lt; 18)</span>
<span class="cp">#define SMBCR_BURSTLENWRITE_RESERVED	(2 &lt;&lt; 18)</span>
<span class="cp">#define SMBCR_BURSTLENWRITE_CONTINUOUS	(3 &lt;&lt; 18)</span>

<span class="cp">#define SMBCR_BURSTLENREAD_MASK		(3 &lt;&lt; 10)</span>
<span class="cp">#define SMBCR_BURSTLENREAD_4		(0 &lt;&lt; 10)</span>
<span class="cp">#define SMBCR_BURSTLENREAD_8		(1 &lt;&lt; 10)</span>
<span class="cp">#define SMBCR_BURSTLENREAD_16		(2 &lt;&lt; 10)</span>
<span class="cp">#define SMBCR_BURSTLENREAD_CONTINUOUS	(3 &lt;&lt; 10)</span>

<span class="cp">#define SMBCR_MW_MASK			(3 &lt;&lt; 4)</span>
<span class="cp">#define SMBCR_MW_8BIT			(0 &lt;&lt; 4)</span>
<span class="cp">#define SMBCR_MW_16BIT			(1 &lt;&lt; 4)</span>
<span class="cp">#define SMBCR_MW_M32BIT			(2 &lt;&lt; 4)</span>

<span class="cm">/* SSMC status registers */</span>
<span class="cp">#define SSMCCSR		(0x200)</span>
<span class="cp">#define SSMCCR		(0x204)</span>
<span class="cp">#define SSMCITCR	(0x208)</span>
<span class="cp">#define SSMCITIP	(0x20C)</span>
<span class="cp">#define SSMCITIOP	(0x210)</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
