// Seed: 4031094631
module module_0 (
    id_1
);
  inout wire id_1;
  wire id_2, id_3, id_4, id_5, id_6, id_7;
  id_8(
      1, -1
  );
  wire id_9;
  wire id_10, id_11;
  wire id_12;
endmodule
program module_1 (
    input wire id_0,
    output tri1 id_1,
    input uwire id_2,
    input tri0 id_3,
    id_13,
    input supply0 id_4,
    input supply0 id_5,
    input tri1 id_6,
    input wire id_7,
    output logic id_8,
    input logic id_9,
    output wand id_10,
    input tri id_11
);
  wire id_14;
  always
    if (~~id_5 + id_0) begin : LABEL_0
      begin : LABEL_0
        id_8 <= id_9;
      end
    end
  module_0 modCall_1 (id_13);
endmodule
