This is a verilog implementation of UART hardware