$date
	Thu Sep 22 10:22:12 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module conv_tb $end
$var wire 4 ! B [3:0] $end
$var reg 4 " A [3:0] $end
$scope module conv $end
$var wire 4 # A [3:0] $end
$var wire 4 $ B [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b111 $
b1001 #
b1001 "
b111 !
$end
#20
b1 "
b1 #
#40
