$date
	Thu Oct 20 10:57:07 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var wire 8 ! out [7:0] $end
$var reg 3 " in [2:0] $end
$var integer 32 # i [31:0] $end
$scope module e0 $end
$var wire 3 $ in [2:0] $end
$var wire 8 % out [7:0] $end
$scope module d0 $end
$var wire 1 & a $end
$var wire 1 ' ac $end
$var wire 1 ( b $end
$var wire 1 ) en $end
$var wire 4 * temp [3:0] $end
$var reg 4 + out [3:0] $end
$upscope $end
$scope module d1 $end
$var wire 1 , a $end
$var wire 1 - ac $end
$var wire 1 . b $end
$var wire 1 / en $end
$var wire 4 0 temp [3:0] $end
$var reg 4 1 out [3:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0x 1
b0x 0
x/
0.
0-
0,
b0x +
b0x *
x)
0(
0'
0&
b0x000x %
b0 $
b0 #
b0 "
b0x000x !
$end
#20
b0x00 +
b0x000x00 !
b0x000x00 %
b0x00 1
b0x00 *
b0x00 0
1&
1,
b1 "
b1 $
b1 #
#40
b0x0 +
b0x000x0 !
b0x000x0 %
b0x0 1
b0x0 *
b0x0 0
0&
1(
0,
1.
b10 "
b10 $
b10 #
#60
bx000 +
bx000x000 !
bx000x000 %
bx000 1
bx000 *
bx000 0
1&
1,
b11 "
b11 $
b11 #
#80
b0x +
b0x000x !
b0x000x %
b0x 1
b0x *
b0x 0
0&
0(
0,
0.
b100 "
b100 $
b100 #
#100
b0x00 +
b0x000x00 !
b0x000x00 %
b0x00 1
b0x00 *
b0x00 0
1&
1,
b101 "
b101 $
b101 #
#120
b0x0 +
b0x000x0 !
b0x000x0 %
b0x0 1
b0x0 *
b0x0 0
0&
1(
0,
1.
b110 "
b110 $
b110 #
#140
bx000 +
bx000x000 !
bx000x000 %
bx000 1
bx000 *
bx000 0
1&
1,
b111 "
b111 $
b111 #
#160
b1000 #
