/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [4:0] _01_;
  reg [15:0] _02_;
  wire celloutsig_0_0z;
  wire [26:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [5:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [6:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [32:0] celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire [9:0] celloutsig_0_24z;
  wire [13:0] celloutsig_0_26z;
  wire [17:0] celloutsig_0_27z;
  wire [10:0] celloutsig_0_28z;
  wire [13:0] celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire [5:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [4:0] celloutsig_0_35z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_44z;
  wire [15:0] celloutsig_0_47z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire [8:0] celloutsig_0_55z;
  wire [10:0] celloutsig_0_56z;
  wire [4:0] celloutsig_0_5z;
  wire celloutsig_0_65z;
  wire [8:0] celloutsig_0_68z;
  wire celloutsig_0_6z;
  wire celloutsig_0_78z;
  wire celloutsig_0_79z;
  wire [2:0] celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire [10:0] celloutsig_1_12z;
  wire [4:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [9:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [19:0] celloutsig_1_17z;
  wire [11:0] celloutsig_1_18z;
  wire [3:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [18:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [8:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [25:0] _03_;
  always_latch
    if (!celloutsig_1_18z[0]) _03_ = 26'h0000000;
    else if (!clkin_data[128]) _03_ = { celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_4z, _01_[4:2], _00_, _01_[0], celloutsig_0_2z };
  assign { celloutsig_0_10z[26:20], celloutsig_0_10z[18:0] } = _03_;
  assign celloutsig_0_40z = ~(celloutsig_0_28z[7] & celloutsig_0_24z[3]);
  assign celloutsig_0_49z = ~(celloutsig_0_6z & celloutsig_0_2z[7]);
  assign celloutsig_1_0z = ~(in_data[125] & in_data[129]);
  assign celloutsig_1_7z = ~celloutsig_1_1z[2];
  assign celloutsig_0_39z = 1'h0 | ~(celloutsig_0_6z);
  assign celloutsig_0_41z = celloutsig_0_10z[8] | ~(celloutsig_0_14z[3]);
  assign celloutsig_1_16z = celloutsig_1_4z | ~(celloutsig_1_12z[4]);
  assign celloutsig_0_34z = celloutsig_0_6z | ~(celloutsig_0_12z[4]);
  assign celloutsig_0_65z = celloutsig_0_27z[14] | celloutsig_0_18z;
  assign celloutsig_0_78z = celloutsig_0_27z[17] | celloutsig_0_11z;
  assign celloutsig_1_14z = celloutsig_1_7z | celloutsig_1_13z[1];
  assign celloutsig_1_2z = celloutsig_1_1z[1] ^ celloutsig_1_0z;
  assign celloutsig_1_9z = in_data[191] ^ in_data[98];
  assign celloutsig_1_11z = celloutsig_1_1z[1] ^ celloutsig_1_9z;
  assign celloutsig_0_18z = _00_ ^ celloutsig_0_10z[26];
  assign celloutsig_0_56z = { celloutsig_0_55z[7:5], celloutsig_0_40z, celloutsig_0_44z, celloutsig_0_5z, celloutsig_0_18z } + celloutsig_0_47z[14:4];
  assign celloutsig_0_26z = celloutsig_0_16z[28:15] + celloutsig_0_16z[23:10];
  reg [4:0] _21_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _21_ <= 5'h00;
    else _21_ <= { celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_0z };
  assign { _01_[4:2], _00_, _01_[0] } = _21_;
  reg [7:0] _22_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _22_ <= 8'h00;
    else _22_ <= { celloutsig_1_8z[7:2], 1'h1, celloutsig_1_16z };
  assign out_data[103:96] = _22_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _02_ <= 16'h0000;
    else _02_ <= { celloutsig_0_16z[18:16], celloutsig_0_15z, _01_[4:2], _00_, _01_[0], celloutsig_0_12z, celloutsig_0_18z };
  assign celloutsig_1_1z = in_data[119:116] & { in_data[171], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_8z = celloutsig_1_3z[13:5] & { celloutsig_1_3z[16:14], celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_14z = in_data[63:57] & { _01_[4:2], celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_0z };
  assign celloutsig_0_33z = { celloutsig_0_4z, celloutsig_0_5z } & celloutsig_0_14z[6:1];
  assign celloutsig_0_5z = { in_data[32:31], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_0z } / { 1'h1, celloutsig_0_2z[11:10], celloutsig_0_3z, in_data[0] };
  assign celloutsig_0_47z = { celloutsig_0_10z[11:6], _01_[4:2], _00_, _01_[0], celloutsig_0_35z } / { 1'h1, celloutsig_0_28z, celloutsig_0_32z, celloutsig_0_44z, celloutsig_0_39z, celloutsig_0_34z };
  assign celloutsig_0_55z = { celloutsig_0_33z[5:1], celloutsig_0_44z, celloutsig_0_18z, 1'h0, celloutsig_0_49z } / { 1'h1, celloutsig_0_12z[4:0], celloutsig_0_41z, 2'h0 };
  assign celloutsig_0_68z = { celloutsig_0_28z[10:5], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_65z } / { 1'h1, celloutsig_0_24z[7:0] };
  assign celloutsig_1_13z = in_data[100:96] / { 1'h1, celloutsig_1_3z[17], celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_5z };
  assign celloutsig_1_18z = { celloutsig_1_17z[4:1], celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_11z } / { 1'h1, celloutsig_1_16z, celloutsig_1_8z, 1'h1 };
  assign celloutsig_0_6z = { celloutsig_0_2z[10:4], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_0z } == in_data[37:23];
  assign celloutsig_0_0z = in_data[47:42] < in_data[33:28];
  assign celloutsig_1_4z = { in_data[190:182], celloutsig_1_2z } < celloutsig_1_3z[12:3];
  assign celloutsig_0_13z = in_data[88:80] < { _01_[4:2], 1'h0, celloutsig_0_5z };
  assign celloutsig_1_3z = { in_data[103:101], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z } % { 1'h1, in_data[107:98], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_17z = { celloutsig_1_15z[8:1], celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_15z } % { 1'h1, celloutsig_1_13z[2], celloutsig_1_14z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_14z, celloutsig_1_15z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_9z };
  assign celloutsig_1_12z = { in_data[175:167], celloutsig_1_5z, celloutsig_1_9z } * { celloutsig_1_8z[6:4], celloutsig_1_5z, celloutsig_1_11z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_7z };
  assign celloutsig_0_2z = { in_data[22:17], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } * { in_data[34:22], celloutsig_0_0z };
  assign celloutsig_0_24z = _02_[10:1] * { celloutsig_0_2z[10:6], celloutsig_0_5z };
  assign celloutsig_0_28z = celloutsig_0_27z[16:6] * celloutsig_0_26z[11:1];
  assign celloutsig_0_35z = - { celloutsig_0_14z[3:1], celloutsig_0_11z, 1'h0 };
  assign celloutsig_1_15z = - { in_data[148:146], celloutsig_1_13z, celloutsig_1_9z, celloutsig_1_6z };
  assign celloutsig_0_12z = - { celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_0_27z = - { celloutsig_0_10z[26:20], 1'h0, celloutsig_0_10z[18:9] };
  assign celloutsig_0_16z = ~ { in_data[63:43], celloutsig_0_12z, _01_[4:2], _00_, _01_[0], celloutsig_0_0z };
  assign celloutsig_0_42z = & { celloutsig_0_27z[10:8], celloutsig_0_14z };
  assign celloutsig_1_6z = & { celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, in_data[161:157] };
  assign celloutsig_0_3z = & { in_data[63], celloutsig_0_0z };
  assign celloutsig_0_32z = & { celloutsig_0_27z, celloutsig_0_15z, celloutsig_0_13z, in_data[9:8] };
  assign celloutsig_0_44z = | { celloutsig_0_12z[5], celloutsig_0_42z, celloutsig_0_35z };
  assign celloutsig_0_11z = | { celloutsig_0_10z[7:1], celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_0_15z = | { _01_[4:2], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_0_79z = celloutsig_0_68z[8] & celloutsig_0_56z[5];
  assign celloutsig_1_5z = celloutsig_1_0z & celloutsig_1_2z;
  assign celloutsig_0_4z = | { celloutsig_0_3z, celloutsig_0_2z[8:5], celloutsig_0_0z };
  assign celloutsig_0_8z = in_data[72:70] - celloutsig_0_2z[10:8];
  assign _01_[1] = _00_;
  assign celloutsig_0_10z[19] = 1'h0;
  assign { out_data[139:128], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_0_78z, celloutsig_0_79z };
endmodule
