Name,Interface,Slave Segment,Master Base Address,Range,Master High Address,Slave Base Address,Slave High Address
Network 0,,,,,,,
axi_eth_dma_internal,,,,,,,
/eth_dma_internal/axi_eth_dma_internal/Data_MM2S (32 address bits : 4G),,,,,,,
/zynq_ultra_ps_e_0/SAXIGP2,S_AXI_HP0_FPD,HP0_DDR_LOW,0x0000_0000,2G,0x7FFF_FFFF,0x0000_0000,0x7FFF_FFFF
/zynq_ultra_ps_e_0/SAXIGP2,S_AXI_HP0_FPD,HP0_QSPI,0xC000_0000,512M,0xDFFF_FFFF,0xC000_0000,0xDFFF_FFFF
Excluded (2),,,,,,,
/zynq_ultra_ps_e_0/SAXIGP2,S_AXI_HP0_FPD,HP0_DDR_HIGH,,,,,
/zynq_ultra_ps_e_0/SAXIGP2,S_AXI_HP0_FPD,HP0_LPS_OCM,0xFF00_0000,16M,0xFFFF_FFFF,0xFF00_0000,0xFFFF_FFFF
/eth_dma_internal/axi_eth_dma_internal/Data_S2MM (32 address bits : 4G),,,,,,,
/zynq_ultra_ps_e_0/SAXIGP2,S_AXI_HP0_FPD,HP0_DDR_LOW,0x0000_0000,2G,0x7FFF_FFFF,0x0000_0000,0x7FFF_FFFF
/zynq_ultra_ps_e_0/SAXIGP2,S_AXI_HP0_FPD,HP0_QSPI,0xC000_0000,512M,0xDFFF_FFFF,0xC000_0000,0xDFFF_FFFF
Excluded (2),,,,,,,
/zynq_ultra_ps_e_0/SAXIGP2,S_AXI_HP0_FPD,HP0_DDR_HIGH,,,,,
/zynq_ultra_ps_e_0/SAXIGP2,S_AXI_HP0_FPD,HP0_LPS_OCM,0xFF00_0000,16M,0xFFFF_FFFF,0xFF00_0000,0xFFFF_FFFF
Network 1,,,,,,,
zynq_ultra_ps_e_0,,,,,,,
s,,,,,,,
/axi_gpio_spi_mux/S_AXI,S_AXI,Reg,0x00_B008_0000,4K,0x00_B008_0FFF,0x00_0000_0000,0x00_0000_01FF
/udp_stack_0/S00_AXI,S00_AXI,S00_AXI_reg,0x00_B000_0000,4K,0x00_B000_0FFF,0x00_0000_0000,0x00_0000_000F
/eth_dma_internal/axi_eth_dma_internal/S_AXI_LITE,S_AXI_LITE,Reg,0x00_B001_0000,4K,0x00_B001_0FFF,0x00_0000_0000,0x00_0000_03FF
/stream_manager_0/S00_AXI,S00_AXI,S00_AXI_reg,0x00_B002_0000,4K,0x00_B002_0FFF,0x00_0000_0000,0x00_0000_001F
