---------- Begin Simulation Statistics ----------
simSeconds                                   0.000439                       # Number of seconds simulated (Second)
simTicks                                    439238500                       # Number of ticks simulated (Tick)
finalTick                                4832156919000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      0.87                       # Real time elapsed on the host (Second)
hostTickRate                                504859950                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    1773620                       # Number of bytes of host memory used (Byte)
simInsts                                    277147686                       # Number of instructions simulated (Count)
simOps                                      702661351                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                318515768                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                  807532035                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.apicbridge.power_state.pwrStateResidencyTicks::UNDEFINED    439238500                       # Cumulative time (in ticks) in various power states (Tick)
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED    439238500                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                           313                       # Clock period in ticks (Tick)
system.cpu0.numCycles                           80199                       # Number of cpu cycles simulated (Cycle)
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.dcache.demandHits::cpu0.data         3916                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.demandHits::total             3916                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.overallHits::cpu0.data         3916                       # number of overall hits (Count)
system.cpu0.dcache.overallHits::total            3916                       # number of overall hits (Count)
system.cpu0.dcache.demandMisses::cpu0.data           76                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.demandMisses::total             76                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.overallMisses::cpu0.data           76                       # number of overall misses (Count)
system.cpu0.dcache.overallMisses::total            76                       # number of overall misses (Count)
system.cpu0.dcache.demandAccesses::cpu0.data         3992                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.demandAccesses::total         3992                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::cpu0.data         3992                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::total         3992                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.demandMissRate::cpu0.data     0.019038                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.demandMissRate::total     0.019038                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.overallMissRate::cpu0.data     0.019038                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.overallMissRate::total     0.019038                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.replacements                     0                       # number of replacements (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::cpu0.data           40                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::total           40                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::cpu0.data           32                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::total           32                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.accesses::cpu0.data           72                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.accesses::total           72                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.missRate::cpu0.data     0.444444                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.missRate::total     0.444444                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWWriteReq.hits::cpu0.data           72                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.hits::total           72                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::cpu0.data           72                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::total           72                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.hits::cpu0.data         2502                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.hits::total           2502                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.misses::cpu0.data           42                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.misses::total           42                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.accesses::cpu0.data         2544                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.accesses::total         2544                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.missRate::cpu0.data     0.016509                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.missRate::total     0.016509                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.WriteReq.hits::cpu0.data         1414                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.hits::total          1414                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.misses::cpu0.data           34                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.misses::total           34                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.accesses::cpu0.data         1448                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.accesses::total         1448                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.missRate::cpu0.data     0.023481                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.missRate::total     0.023481                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    439238500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.tags.tagsInUse        15541.612503                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dcache.tags.totalRefs                 993                       # Total number of references to valid blocks. (Count)
system.cpu0.dcache.tags.sampledRefs                75                       # Sample count of references to valid blocks. (Count)
system.cpu0.dcache.tags.avgRefs             13.240000                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dcache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dcache.tags.occupancies::cpu0.data 15541.612503                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.avgOccs::cpu0.data     0.948585                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::total       0.948585                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.occupanciesTaskId::1024        15540                       # Occupied blocks per task id (Count)
system.cpu0.dcache.tags.ageTaskId_1024::2            5                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::3         4044                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::4        11491                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ratioOccsTaskId::1024     0.948486                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.dcache.tags.tagAccesses             33154                       # Number of tag accesses (Count)
system.cpu0.dcache.tags.dataAccesses            33154                       # Number of data accesses (Count)
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    439238500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    439238500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dtb_walker_cache.tags.tagsInUse           12                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dtb_walker_cache.tags.occupancies::cpu0.mmu.dtb.walker           12                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dtb_walker_cache.tags.avgOccs::cpu0.mmu.dtb.walker     0.750000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dtb_walker_cache.tags.avgOccs::total     0.750000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dtb_walker_cache.tags.occupanciesTaskId::1024           12                       # Occupied blocks per task id (Count)
system.cpu0.dtb_walker_cache.tags.ageTaskId_1024::3           11                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dtb_walker_cache.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dtb_walker_cache.tags.ratioOccsTaskId::1024     0.750000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    439238500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.exec_context.thread_0.numInsts         7712                       # Number of instructions committed (Count)
system.cpu0.exec_context.thread_0.numOps        17672                       # Number of ops (including micro ops) committed (Count)
system.cpu0.exec_context.thread_0.numIntAluAccesses        17160                       # Number of integer alu accesses (Count)
system.cpu0.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu0.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu0.exec_context.thread_0.numCallsReturns          576                       # Number of times a function call or return occured (Count)
system.cpu0.exec_context.thread_0.numCondCtrlInsts         1056                       # Number of instructions that are conditional controls (Count)
system.cpu0.exec_context.thread_0.numIntInsts        17160                       # Number of integer instructions (Count)
system.cpu0.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu0.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu0.exec_context.thread_0.numIntRegReads        21448                       # Number of times the integer registers were read (Count)
system.cpu0.exec_context.thread_0.numIntRegWrites        12680                       # Number of times the integer registers were written (Count)
system.cpu0.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu0.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu0.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu0.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu0.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu0.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu0.exec_context.thread_0.numCCRegReads         7624                       # Number of times the CC registers were read (Count)
system.cpu0.exec_context.thread_0.numCCRegWrites         5040                       # Number of times the CC registers were written (Count)
system.cpu0.exec_context.thread_0.numMiscRegReads         7632                       # Number of times the Misc registers were read (Count)
system.cpu0.exec_context.thread_0.numMiscRegWrites          288                       # Number of times the Misc registers were written (Count)
system.cpu0.exec_context.thread_0.numMemRefs         4152                       # Number of memory refs (Count)
system.cpu0.exec_context.thread_0.numLoadInsts         2632                       # Number of load instructions (Count)
system.cpu0.exec_context.thread_0.numStoreInsts         1520                       # Number of store instructions (Count)
system.cpu0.exec_context.thread_0.numIdleCycles 78391.394113                       # Number of idle cycles (Cycle)
system.cpu0.exec_context.thread_0.numBusyCycles  1807.605887                       # Number of busy cycles (Cycle)
system.cpu0.exec_context.thread_0.notIdleFraction     0.022539                       # Percentage of non-idle cycles (Ratio)
system.cpu0.exec_context.thread_0.idleFraction     0.977461                       # Percentage of idle cycles (Ratio)
system.cpu0.exec_context.thread_0.numBranches         1848                       # Number of branches fetched (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::No_OpClass           24      0.14%      0.14% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::IntAlu        13504     76.41%     76.55% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::IntMult            0      0.00%     76.55% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::IntDiv            0      0.00%     76.55% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatAdd            0      0.00%     76.55% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatCmp            0      0.00%     76.55% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatCvt            0      0.00%     76.55% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMult            0      0.00%     76.55% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0      0.00%     76.55% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatDiv            0      0.00%     76.55% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMisc            0      0.00%     76.55% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     76.55% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAdd            0      0.00%     76.55% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     76.55% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAlu            0      0.00%     76.55% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdCmp            0      0.00%     76.55% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdCvt            0      0.00%     76.55% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdMisc            0      0.00%     76.55% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     76.55% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0      0.00%     76.55% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdShift            0      0.00%     76.55% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     76.55% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     76.55% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     76.55% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0      0.00%     76.55% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     76.55% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0      0.00%     76.55% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0      0.00%     76.55% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0      0.00%     76.55% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     76.55% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0      0.00%     76.55% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     76.55% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0      0.00%     76.55% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     76.55% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     76.55% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     76.55% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     76.55% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     76.55% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     76.55% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     76.55% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     76.55% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     76.55% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     76.55% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     76.55% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     76.55% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     76.55% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     76.55% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::MemRead         2624     14.85%     91.40% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::MemWrite         1520      8.60%    100.00% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMemRead            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::total        17672                       # Class of executed instruction. (Count)
system.cpu0.icache.demandHits::cpu0.inst        10000                       # number of demand (read+write) hits (Count)
system.cpu0.icache.demandHits::total            10000                       # number of demand (read+write) hits (Count)
system.cpu0.icache.overallHits::cpu0.inst        10000                       # number of overall hits (Count)
system.cpu0.icache.overallHits::total           10000                       # number of overall hits (Count)
system.cpu0.icache.demandMisses::cpu0.inst           16                       # number of demand (read+write) misses (Count)
system.cpu0.icache.demandMisses::total             16                       # number of demand (read+write) misses (Count)
system.cpu0.icache.overallMisses::cpu0.inst           16                       # number of overall misses (Count)
system.cpu0.icache.overallMisses::total            16                       # number of overall misses (Count)
system.cpu0.icache.demandAccesses::cpu0.inst        10016                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.demandAccesses::total        10016                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::cpu0.inst        10016                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::total        10016                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.demandMissRate::cpu0.inst     0.001597                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.demandMissRate::total     0.001597                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.overallMissRate::cpu0.inst     0.001597                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.overallMissRate::total     0.001597                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.writebacks::writebacks           16                       # number of writebacks (Count)
system.cpu0.icache.writebacks::total               16                       # number of writebacks (Count)
system.cpu0.icache.replacements                    16                       # number of replacements (Count)
system.cpu0.icache.ReadReq.hits::cpu0.inst        10000                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.hits::total          10000                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.misses::cpu0.inst           16                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.misses::total           16                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.accesses::cpu0.inst        10016                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.accesses::total        10016                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.missRate::cpu0.inst     0.001597                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.missRate::total     0.001597                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED    439238500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.icache.tags.tagsInUse                1024                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.icache.tags.totalRefs                 200                       # Total number of references to valid blocks. (Count)
system.cpu0.icache.tags.sampledRefs                16                       # Sample count of references to valid blocks. (Count)
system.cpu0.icache.tags.avgRefs             12.500000                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.icache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.icache.tags.occupancies::cpu0.inst         1024                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.icache.tags.avgOccs::cpu0.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.avgOccs::total              1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu0.icache.tags.ageTaskId_1024::2            5                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::3         1009                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::4           10                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.icache.tags.tagAccesses             20048                       # Number of tag accesses (Count)
system.cpu0.icache.tags.dataAccesses            20048                       # Number of data accesses (Count)
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    439238500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu0.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    439238500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.itb_walker_cache.tags.tagsInUse           14                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.itb_walker_cache.tags.occupancies::cpu0.mmu.itb.walker           14                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.itb_walker_cache.tags.avgOccs::cpu0.mmu.itb.walker     0.875000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.itb_walker_cache.tags.avgOccs::total     0.875000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.itb_walker_cache.tags.occupanciesTaskId::1024           14                       # Occupied blocks per task id (Count)
system.cpu0.itb_walker_cache.tags.ageTaskId_1024::3           14                       # Occupied blocks per task id, per block age (Count)
system.cpu0.itb_walker_cache.tags.ratioOccsTaskId::1024     0.875000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    439238500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.dtb.rdAccesses                   2624                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses                   1528                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    439238500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses                  10016                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    439238500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.numTransitions             16                       # Number of power state transitions (Count)
system.cpu0.power_state.ticksClkGated::samples            9                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::mean 47704277.777778                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::stdev 132908489.098964                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::min_value       666000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::max_value    402116000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::total            9                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON      9900000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::CLK_GATED    429338500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu1.numCycles                          524412                       # Number of cpu cycles simulated (Cycle)
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.dcache.demandHits::cpu1.data        49168                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.demandHits::total            49168                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.overallHits::cpu1.data        49168                       # number of overall hits (Count)
system.cpu1.dcache.overallHits::total           49168                       # number of overall hits (Count)
system.cpu1.dcache.demandMisses::cpu1.data          533                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.demandMisses::total            533                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.overallMisses::cpu1.data          533                       # number of overall misses (Count)
system.cpu1.dcache.overallMisses::total           533                       # number of overall misses (Count)
system.cpu1.dcache.demandAccesses::cpu1.data        49701                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.demandAccesses::total        49701                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::cpu1.data        49701                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::total        49701                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.demandMissRate::cpu1.data     0.010724                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.demandMissRate::total     0.010724                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.overallMissRate::cpu1.data     0.010724                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.overallMissRate::total     0.010724                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.writebacks::writebacks            7                       # number of writebacks (Count)
system.cpu1.dcache.writebacks::total                7                       # number of writebacks (Count)
system.cpu1.dcache.replacements                     9                       # number of replacements (Count)
system.cpu1.dcache.LockedRMWReadReq.hits::cpu1.data           79                       # number of LockedRMWReadReq hits (Count)
system.cpu1.dcache.LockedRMWReadReq.hits::total           79                       # number of LockedRMWReadReq hits (Count)
system.cpu1.dcache.LockedRMWReadReq.misses::cpu1.data           73                       # number of LockedRMWReadReq misses (Count)
system.cpu1.dcache.LockedRMWReadReq.misses::total           73                       # number of LockedRMWReadReq misses (Count)
system.cpu1.dcache.LockedRMWReadReq.accesses::cpu1.data          152                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWReadReq.accesses::total          152                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWReadReq.missRate::cpu1.data     0.480263                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.missRate::total     0.480263                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWWriteReq.hits::cpu1.data          152                       # number of LockedRMWWriteReq hits (Count)
system.cpu1.dcache.LockedRMWWriteReq.hits::total          152                       # number of LockedRMWWriteReq hits (Count)
system.cpu1.dcache.LockedRMWWriteReq.accesses::cpu1.data          152                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWWriteReq.accesses::total          152                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.hits::cpu1.data        34397                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.hits::total          34397                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.misses::cpu1.data          244                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.misses::total          244                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.accesses::cpu1.data        34641                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.accesses::total        34641                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.missRate::cpu1.data     0.007044                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.missRate::total     0.007044                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.WriteReq.hits::cpu1.data        14771                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.hits::total         14771                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.misses::cpu1.data          289                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.misses::total          289                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.accesses::cpu1.data        15060                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.accesses::total        15060                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.missRate::cpu1.data     0.019190                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.missRate::total     0.019190                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    439238500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.tags.tagsInUse        11336.876362                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dcache.tags.totalRefs                7212                       # Total number of references to valid blocks. (Count)
system.cpu1.dcache.tags.sampledRefs               600                       # Sample count of references to valid blocks. (Count)
system.cpu1.dcache.tags.avgRefs             12.020000                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dcache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dcache.tags.occupancies::cpu1.data 11336.876362                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dcache.tags.avgOccs::cpu1.data     0.691948                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.avgOccs::total       0.691948                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.occupanciesTaskId::1024        11371                       # Occupied blocks per task id (Count)
system.cpu1.dcache.tags.ageTaskId_1024::2          231                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::3         3730                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::4         7410                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ratioOccsTaskId::1024     0.694031                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.dcache.tags.tagAccesses            400553                       # Number of tag accesses (Count)
system.cpu1.dcache.tags.dataAccesses           400553                       # Number of data accesses (Count)
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    439238500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dtb_walker_cache.demandHits::cpu1.mmu.dtb.walker           73                       # number of demand (read+write) hits (Count)
system.cpu1.dtb_walker_cache.demandHits::total           73                       # number of demand (read+write) hits (Count)
system.cpu1.dtb_walker_cache.overallHits::cpu1.mmu.dtb.walker           73                       # number of overall hits (Count)
system.cpu1.dtb_walker_cache.overallHits::total           73                       # number of overall hits (Count)
system.cpu1.dtb_walker_cache.demandMisses::cpu1.mmu.dtb.walker           95                       # number of demand (read+write) misses (Count)
system.cpu1.dtb_walker_cache.demandMisses::total           95                       # number of demand (read+write) misses (Count)
system.cpu1.dtb_walker_cache.overallMisses::cpu1.mmu.dtb.walker           95                       # number of overall misses (Count)
system.cpu1.dtb_walker_cache.overallMisses::total           95                       # number of overall misses (Count)
system.cpu1.dtb_walker_cache.demandAccesses::cpu1.mmu.dtb.walker          168                       # number of demand (read+write) accesses (Count)
system.cpu1.dtb_walker_cache.demandAccesses::total          168                       # number of demand (read+write) accesses (Count)
system.cpu1.dtb_walker_cache.overallAccesses::cpu1.mmu.dtb.walker          168                       # number of overall (read+write) accesses (Count)
system.cpu1.dtb_walker_cache.overallAccesses::total          168                       # number of overall (read+write) accesses (Count)
system.cpu1.dtb_walker_cache.demandMissRate::cpu1.mmu.dtb.walker     0.565476                       # miss rate for demand accesses (Ratio)
system.cpu1.dtb_walker_cache.demandMissRate::total     0.565476                       # miss rate for demand accesses (Ratio)
system.cpu1.dtb_walker_cache.overallMissRate::cpu1.mmu.dtb.walker     0.565476                       # miss rate for overall accesses (Ratio)
system.cpu1.dtb_walker_cache.overallMissRate::total     0.565476                       # miss rate for overall accesses (Ratio)
system.cpu1.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.replacements           90                       # number of replacements (Count)
system.cpu1.dtb_walker_cache.ReadReq.hits::cpu1.mmu.dtb.walker           73                       # number of ReadReq hits (Count)
system.cpu1.dtb_walker_cache.ReadReq.hits::total           73                       # number of ReadReq hits (Count)
system.cpu1.dtb_walker_cache.ReadReq.misses::cpu1.mmu.dtb.walker           95                       # number of ReadReq misses (Count)
system.cpu1.dtb_walker_cache.ReadReq.misses::total           95                       # number of ReadReq misses (Count)
system.cpu1.dtb_walker_cache.ReadReq.accesses::cpu1.mmu.dtb.walker          168                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dtb_walker_cache.ReadReq.accesses::total          168                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dtb_walker_cache.ReadReq.missRate::cpu1.mmu.dtb.walker     0.565476                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dtb_walker_cache.ReadReq.missRate::total     0.565476                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    439238500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dtb_walker_cache.tags.tagsInUse     7.675088                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dtb_walker_cache.tags.totalRefs          102                       # Total number of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.sampledRefs           92                       # Sample count of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.avgRefs     1.108696                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dtb_walker_cache.tags.occupancies::cpu1.mmu.dtb.walker     7.675088                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dtb_walker_cache.tags.avgOccs::cpu1.mmu.dtb.walker     0.479693                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dtb_walker_cache.tags.avgOccs::total     0.479693                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dtb_walker_cache.tags.occupanciesTaskId::1024            7                       # Occupied blocks per task id (Count)
system.cpu1.dtb_walker_cache.tags.ageTaskId_1024::2            5                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dtb_walker_cache.tags.ageTaskId_1024::3            2                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dtb_walker_cache.tags.ratioOccsTaskId::1024     0.437500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.dtb_walker_cache.tags.tagAccesses          431                       # Number of tag accesses (Count)
system.cpu1.dtb_walker_cache.tags.dataAccesses          431                       # Number of data accesses (Count)
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    439238500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.exec_context.thread_0.numInsts       154798                       # Number of instructions committed (Count)
system.cpu1.exec_context.thread_0.numOps       287800                       # Number of ops (including micro ops) committed (Count)
system.cpu1.exec_context.thread_0.numIntAluAccesses       172588                       # Number of integer alu accesses (Count)
system.cpu1.exec_context.thread_0.numFpAluAccesses       146100                       # Number of float alu accesses (Count)
system.cpu1.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu1.exec_context.thread_0.numCallsReturns         6098                       # Number of times a function call or return occured (Count)
system.cpu1.exec_context.thread_0.numCondCtrlInsts        11266                       # Number of instructions that are conditional controls (Count)
system.cpu1.exec_context.thread_0.numIntInsts       172588                       # Number of integer instructions (Count)
system.cpu1.exec_context.thread_0.numFpInsts       146100                       # Number of float instructions (Count)
system.cpu1.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu1.exec_context.thread_0.numIntRegReads       184039                       # Number of times the integer registers were read (Count)
system.cpu1.exec_context.thread_0.numIntRegWrites       109504                       # Number of times the integer registers were written (Count)
system.cpu1.exec_context.thread_0.numFpRegReads       224700                       # Number of times the floating registers were read (Count)
system.cpu1.exec_context.thread_0.numFpRegWrites       134200                       # Number of times the floating registers were written (Count)
system.cpu1.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu1.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu1.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu1.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu1.exec_context.thread_0.numCCRegReads        76956                       # Number of times the CC registers were read (Count)
system.cpu1.exec_context.thread_0.numCCRegWrites        56829                       # Number of times the CC registers were written (Count)
system.cpu1.exec_context.thread_0.numMiscRegReads        95222                       # Number of times the Misc registers were read (Count)
system.cpu1.exec_context.thread_0.numMiscRegWrites          524                       # Number of times the Misc registers were written (Count)
system.cpu1.exec_context.thread_0.numMemRefs        50022                       # Number of memory refs (Count)
system.cpu1.exec_context.thread_0.numLoadInsts        34807                       # Number of load instructions (Count)
system.cpu1.exec_context.thread_0.numStoreInsts        15215                       # Number of store instructions (Count)
system.cpu1.exec_context.thread_0.numIdleCycles 312392.378778                       # Number of idle cycles (Cycle)
system.cpu1.exec_context.thread_0.numBusyCycles 212019.621222                       # Number of busy cycles (Cycle)
system.cpu1.exec_context.thread_0.notIdleFraction     0.404300                       # Percentage of non-idle cycles (Ratio)
system.cpu1.exec_context.thread_0.idleFraction     0.595700                       # Percentage of idle cycles (Ratio)
system.cpu1.exec_context.thread_0.numBranches        17800                       # Number of branches fetched (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::No_OpClass           46      0.02%      0.02% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::IntAlu       152917     53.13%     53.15% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::IntMult           18      0.01%     53.16% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::IntDiv            7      0.00%     53.16% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatAdd        24000      8.34%     61.50% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatCmp            0      0.00%     61.50% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatCvt            0      0.00%     61.50% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMult            0      0.00%     61.50% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0      0.00%     61.50% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatDiv            0      0.00%     61.50% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMisc            0      0.00%     61.50% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     61.50% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAdd            0      0.00%     61.50% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     61.50% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAlu         2000      0.69%     62.19% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdCmp            0      0.00%     62.19% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdCvt            0      0.00%     62.19% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdMisc         7600      2.64%     64.83% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     64.83% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0      0.00%     64.83% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdShift            0      0.00%     64.83% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     64.83% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     64.83% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     64.83% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatAdd        15600      5.42%     70.25% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     70.25% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0      0.00%     70.25% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatCvt        16800      5.84%     76.09% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatDiv         1000      0.35%     76.44% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     76.44% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatMult        17600      6.12%     82.55% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     82.55% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt          200      0.07%     82.62% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     82.62% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     82.62% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     82.62% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     82.62% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     82.62% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     82.62% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     82.62% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     82.62% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     82.62% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     82.62% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     82.62% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     82.62% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     82.62% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     82.62% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::MemRead        12797      4.45%     87.07% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::MemWrite         6315      2.19%     89.26% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMemRead        22000      7.64%     96.91% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMemWrite         8900      3.09%    100.00% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::total       287800                       # Class of executed instruction. (Count)
system.cpu1.icache.demandHits::cpu1.inst       222187                       # number of demand (read+write) hits (Count)
system.cpu1.icache.demandHits::total           222187                       # number of demand (read+write) hits (Count)
system.cpu1.icache.overallHits::cpu1.inst       222187                       # number of overall hits (Count)
system.cpu1.icache.overallHits::total          222187                       # number of overall hits (Count)
system.cpu1.icache.demandMisses::cpu1.inst          326                       # number of demand (read+write) misses (Count)
system.cpu1.icache.demandMisses::total            326                       # number of demand (read+write) misses (Count)
system.cpu1.icache.overallMisses::cpu1.inst          326                       # number of overall misses (Count)
system.cpu1.icache.overallMisses::total           326                       # number of overall misses (Count)
system.cpu1.icache.demandAccesses::cpu1.inst       222513                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.demandAccesses::total       222513                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::cpu1.inst       222513                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::total       222513                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.demandMissRate::cpu1.inst     0.001465                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.demandMissRate::total     0.001465                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.overallMissRate::cpu1.inst     0.001465                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.overallMissRate::total     0.001465                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.writebacks::writebacks          326                       # number of writebacks (Count)
system.cpu1.icache.writebacks::total              326                       # number of writebacks (Count)
system.cpu1.icache.replacements                   326                       # number of replacements (Count)
system.cpu1.icache.ReadReq.hits::cpu1.inst       222187                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.hits::total         222187                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.misses::cpu1.inst          326                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.misses::total          326                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.accesses::cpu1.inst       222513                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.accesses::total       222513                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.missRate::cpu1.inst     0.001465                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.missRate::total     0.001465                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED    439238500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.icache.tags.tagsInUse                1024                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.icache.tags.totalRefs               77192                       # Total number of references to valid blocks. (Count)
system.cpu1.icache.tags.sampledRefs               326                       # Sample count of references to valid blocks. (Count)
system.cpu1.icache.tags.avgRefs            236.785276                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.icache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.icache.tags.occupancies::cpu1.inst         1024                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.icache.tags.avgOccs::cpu1.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.avgOccs::total              1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu1.icache.tags.ageTaskId_1024::2          513                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::3          504                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::4            7                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.icache.tags.tagAccesses            445352                       # Number of tag accesses (Count)
system.cpu1.icache.tags.dataAccesses           445352                       # Number of data accesses (Count)
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    439238500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu1.itb_walker_cache.demandHits::cpu1.mmu.itb.walker           22                       # number of demand (read+write) hits (Count)
system.cpu1.itb_walker_cache.demandHits::total           22                       # number of demand (read+write) hits (Count)
system.cpu1.itb_walker_cache.overallHits::cpu1.mmu.itb.walker           22                       # number of overall hits (Count)
system.cpu1.itb_walker_cache.overallHits::total           22                       # number of overall hits (Count)
system.cpu1.itb_walker_cache.demandMisses::cpu1.mmu.itb.walker           58                       # number of demand (read+write) misses (Count)
system.cpu1.itb_walker_cache.demandMisses::total           58                       # number of demand (read+write) misses (Count)
system.cpu1.itb_walker_cache.overallMisses::cpu1.mmu.itb.walker           58                       # number of overall misses (Count)
system.cpu1.itb_walker_cache.overallMisses::total           58                       # number of overall misses (Count)
system.cpu1.itb_walker_cache.demandAccesses::cpu1.mmu.itb.walker           80                       # number of demand (read+write) accesses (Count)
system.cpu1.itb_walker_cache.demandAccesses::total           80                       # number of demand (read+write) accesses (Count)
system.cpu1.itb_walker_cache.overallAccesses::cpu1.mmu.itb.walker           80                       # number of overall (read+write) accesses (Count)
system.cpu1.itb_walker_cache.overallAccesses::total           80                       # number of overall (read+write) accesses (Count)
system.cpu1.itb_walker_cache.demandMissRate::cpu1.mmu.itb.walker     0.725000                       # miss rate for demand accesses (Ratio)
system.cpu1.itb_walker_cache.demandMissRate::total     0.725000                       # miss rate for demand accesses (Ratio)
system.cpu1.itb_walker_cache.overallMissRate::cpu1.mmu.itb.walker     0.725000                       # miss rate for overall accesses (Ratio)
system.cpu1.itb_walker_cache.overallMissRate::total     0.725000                       # miss rate for overall accesses (Ratio)
system.cpu1.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.replacements           52                       # number of replacements (Count)
system.cpu1.itb_walker_cache.ReadReq.hits::cpu1.mmu.itb.walker           22                       # number of ReadReq hits (Count)
system.cpu1.itb_walker_cache.ReadReq.hits::total           22                       # number of ReadReq hits (Count)
system.cpu1.itb_walker_cache.ReadReq.misses::cpu1.mmu.itb.walker           58                       # number of ReadReq misses (Count)
system.cpu1.itb_walker_cache.ReadReq.misses::total           58                       # number of ReadReq misses (Count)
system.cpu1.itb_walker_cache.ReadReq.accesses::cpu1.mmu.itb.walker           80                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.itb_walker_cache.ReadReq.accesses::total           80                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.itb_walker_cache.ReadReq.missRate::cpu1.mmu.itb.walker     0.725000                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.itb_walker_cache.ReadReq.missRate::total     0.725000                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    439238500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.itb_walker_cache.tags.tagsInUse     8.547239                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.itb_walker_cache.tags.totalRefs           52                       # Total number of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.sampledRefs           52                       # Sample count of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.avgRefs            1                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.itb_walker_cache.tags.occupancies::cpu1.mmu.itb.walker     8.547239                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.itb_walker_cache.tags.avgOccs::cpu1.mmu.itb.walker     0.534202                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.itb_walker_cache.tags.avgOccs::total     0.534202                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.itb_walker_cache.tags.occupanciesTaskId::1024           10                       # Occupied blocks per task id (Count)
system.cpu1.itb_walker_cache.tags.ageTaskId_1024::2            7                       # Occupied blocks per task id, per block age (Count)
system.cpu1.itb_walker_cache.tags.ageTaskId_1024::3            3                       # Occupied blocks per task id, per block age (Count)
system.cpu1.itb_walker_cache.tags.ratioOccsTaskId::1024     0.625000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.itb_walker_cache.tags.tagAccesses          218                       # Number of tag accesses (Count)
system.cpu1.itb_walker_cache.tags.dataAccesses          218                       # Number of data accesses (Count)
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    439238500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.dtb.rdAccesses                  34803                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses                  15224                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                       36                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                        6                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    439238500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses                 222513                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                       20                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    439238500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.numTransitions             20                       # Number of power state transitions (Count)
system.cpu1.power_state.ticksClkGated::samples           11                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::mean 23786772.727273                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::stdev 52717912.381070                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::1000-5e+10           11    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::min_value      1384000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::max_value    179418500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::total           11                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON    177584000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::CLK_GATED    261654500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu2.numCycles                          523266                       # Number of cpu cycles simulated (Cycle)
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.dcache.demandHits::cpu2.data        48867                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.demandHits::total            48867                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.overallHits::cpu2.data        48867                       # number of overall hits (Count)
system.cpu2.dcache.overallHits::total           48867                       # number of overall hits (Count)
system.cpu2.dcache.demandMisses::cpu2.data          526                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.demandMisses::total            526                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.overallMisses::cpu2.data          526                       # number of overall misses (Count)
system.cpu2.dcache.overallMisses::total           526                       # number of overall misses (Count)
system.cpu2.dcache.demandAccesses::cpu2.data        49393                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.demandAccesses::total        49393                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::cpu2.data        49393                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::total        49393                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.demandMissRate::cpu2.data     0.010649                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.demandMissRate::total     0.010649                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.overallMissRate::cpu2.data     0.010649                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.overallMissRate::total     0.010649                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.writebacks::writebacks           13                       # number of writebacks (Count)
system.cpu2.dcache.writebacks::total               13                       # number of writebacks (Count)
system.cpu2.dcache.replacements                    20                       # number of replacements (Count)
system.cpu2.dcache.LockedRMWReadReq.hits::cpu2.data           94                       # number of LockedRMWReadReq hits (Count)
system.cpu2.dcache.LockedRMWReadReq.hits::total           94                       # number of LockedRMWReadReq hits (Count)
system.cpu2.dcache.LockedRMWReadReq.misses::cpu2.data           72                       # number of LockedRMWReadReq misses (Count)
system.cpu2.dcache.LockedRMWReadReq.misses::total           72                       # number of LockedRMWReadReq misses (Count)
system.cpu2.dcache.LockedRMWReadReq.accesses::cpu2.data          166                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWReadReq.accesses::total          166                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWReadReq.missRate::cpu2.data     0.433735                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.missRate::total     0.433735                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWWriteReq.hits::cpu2.data          166                       # number of LockedRMWWriteReq hits (Count)
system.cpu2.dcache.LockedRMWWriteReq.hits::total          166                       # number of LockedRMWWriteReq hits (Count)
system.cpu2.dcache.LockedRMWWriteReq.accesses::cpu2.data          166                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWWriteReq.accesses::total          166                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.hits::cpu2.data        34208                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.hits::total          34208                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.misses::cpu2.data          227                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.misses::total          227                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.accesses::cpu2.data        34435                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.accesses::total        34435                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.missRate::cpu2.data     0.006592                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.missRate::total     0.006592                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.WriteReq.hits::cpu2.data        14659                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.hits::total         14659                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.misses::cpu2.data          299                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.misses::total          299                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.accesses::cpu2.data        14958                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.accesses::total        14958                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.missRate::cpu2.data     0.019989                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.missRate::total     0.019989                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    439238500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dcache.tags.tagsInUse        13958.676215                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dcache.tags.totalRefs               16813                       # Total number of references to valid blocks. (Count)
system.cpu2.dcache.tags.sampledRefs              1035                       # Sample count of references to valid blocks. (Count)
system.cpu2.dcache.tags.avgRefs             16.244444                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dcache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dcache.tags.occupancies::cpu2.data 13958.676215                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.dcache.tags.avgOccs::cpu2.data     0.851970                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.avgOccs::total       0.851970                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.occupanciesTaskId::1024        13837                       # Occupied blocks per task id (Count)
system.cpu2.dcache.tags.ageTaskId_1024::2          262                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ageTaskId_1024::3         7039                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ageTaskId_1024::4         6536                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ratioOccsTaskId::1024     0.844543                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.dcache.tags.tagAccesses            398308                       # Number of tag accesses (Count)
system.cpu2.dcache.tags.dataAccesses           398308                       # Number of data accesses (Count)
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    439238500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dtb_walker_cache.demandHits::cpu2.mmu.dtb.walker           61                       # number of demand (read+write) hits (Count)
system.cpu2.dtb_walker_cache.demandHits::total           61                       # number of demand (read+write) hits (Count)
system.cpu2.dtb_walker_cache.overallHits::cpu2.mmu.dtb.walker           61                       # number of overall hits (Count)
system.cpu2.dtb_walker_cache.overallHits::total           61                       # number of overall hits (Count)
system.cpu2.dtb_walker_cache.demandMisses::cpu2.mmu.dtb.walker           71                       # number of demand (read+write) misses (Count)
system.cpu2.dtb_walker_cache.demandMisses::total           71                       # number of demand (read+write) misses (Count)
system.cpu2.dtb_walker_cache.overallMisses::cpu2.mmu.dtb.walker           71                       # number of overall misses (Count)
system.cpu2.dtb_walker_cache.overallMisses::total           71                       # number of overall misses (Count)
system.cpu2.dtb_walker_cache.demandAccesses::cpu2.mmu.dtb.walker          132                       # number of demand (read+write) accesses (Count)
system.cpu2.dtb_walker_cache.demandAccesses::total          132                       # number of demand (read+write) accesses (Count)
system.cpu2.dtb_walker_cache.overallAccesses::cpu2.mmu.dtb.walker          132                       # number of overall (read+write) accesses (Count)
system.cpu2.dtb_walker_cache.overallAccesses::total          132                       # number of overall (read+write) accesses (Count)
system.cpu2.dtb_walker_cache.demandMissRate::cpu2.mmu.dtb.walker     0.537879                       # miss rate for demand accesses (Ratio)
system.cpu2.dtb_walker_cache.demandMissRate::total     0.537879                       # miss rate for demand accesses (Ratio)
system.cpu2.dtb_walker_cache.overallMissRate::cpu2.mmu.dtb.walker     0.537879                       # miss rate for overall accesses (Ratio)
system.cpu2.dtb_walker_cache.overallMissRate::total     0.537879                       # miss rate for overall accesses (Ratio)
system.cpu2.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dtb_walker_cache.replacements           66                       # number of replacements (Count)
system.cpu2.dtb_walker_cache.ReadReq.hits::cpu2.mmu.dtb.walker           61                       # number of ReadReq hits (Count)
system.cpu2.dtb_walker_cache.ReadReq.hits::total           61                       # number of ReadReq hits (Count)
system.cpu2.dtb_walker_cache.ReadReq.misses::cpu2.mmu.dtb.walker           71                       # number of ReadReq misses (Count)
system.cpu2.dtb_walker_cache.ReadReq.misses::total           71                       # number of ReadReq misses (Count)
system.cpu2.dtb_walker_cache.ReadReq.accesses::cpu2.mmu.dtb.walker          132                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dtb_walker_cache.ReadReq.accesses::total          132                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dtb_walker_cache.ReadReq.missRate::cpu2.mmu.dtb.walker     0.537879                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dtb_walker_cache.ReadReq.missRate::total     0.537879                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    439238500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dtb_walker_cache.tags.tagsInUse    11.043442                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dtb_walker_cache.tags.totalRefs           71                       # Total number of references to valid blocks. (Count)
system.cpu2.dtb_walker_cache.tags.sampledRefs           68                       # Sample count of references to valid blocks. (Count)
system.cpu2.dtb_walker_cache.tags.avgRefs     1.044118                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dtb_walker_cache.tags.occupancies::cpu2.mmu.dtb.walker    11.043442                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.dtb_walker_cache.tags.avgOccs::cpu2.mmu.dtb.walker     0.690215                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dtb_walker_cache.tags.avgOccs::total     0.690215                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dtb_walker_cache.tags.occupanciesTaskId::1024           12                       # Occupied blocks per task id (Count)
system.cpu2.dtb_walker_cache.tags.ageTaskId_1024::2            8                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dtb_walker_cache.tags.ageTaskId_1024::3            4                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dtb_walker_cache.tags.ratioOccsTaskId::1024     0.750000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.dtb_walker_cache.tags.tagAccesses          335                       # Number of tag accesses (Count)
system.cpu2.dtb_walker_cache.tags.dataAccesses          335                       # Number of data accesses (Count)
system.cpu2.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    439238500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.exec_context.thread_0.numInsts       153920                       # Number of instructions committed (Count)
system.cpu2.exec_context.thread_0.numOps       286013                       # Number of ops (including micro ops) committed (Count)
system.cpu2.exec_context.thread_0.numIntAluAccesses       171988                       # Number of integer alu accesses (Count)
system.cpu2.exec_context.thread_0.numFpAluAccesses       144600                       # Number of float alu accesses (Count)
system.cpu2.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu2.exec_context.thread_0.numCallsReturns         6102                       # Number of times a function call or return occured (Count)
system.cpu2.exec_context.thread_0.numCondCtrlInsts        11271                       # Number of instructions that are conditional controls (Count)
system.cpu2.exec_context.thread_0.numIntInsts       171988                       # Number of integer instructions (Count)
system.cpu2.exec_context.thread_0.numFpInsts       144600                       # Number of float instructions (Count)
system.cpu2.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu2.exec_context.thread_0.numIntRegReads       183890                       # Number of times the integer registers were read (Count)
system.cpu2.exec_context.thread_0.numIntRegWrites       109295                       # Number of times the integer registers were written (Count)
system.cpu2.exec_context.thread_0.numFpRegReads       222000                       # Number of times the floating registers were read (Count)
system.cpu2.exec_context.thread_0.numFpRegWrites       132800                       # Number of times the floating registers were written (Count)
system.cpu2.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu2.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu2.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu2.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu2.exec_context.thread_0.numCCRegReads        77104                       # Number of times the CC registers were read (Count)
system.cpu2.exec_context.thread_0.numCCRegWrites        57106                       # Number of times the CC registers were written (Count)
system.cpu2.exec_context.thread_0.numMiscRegReads        94734                       # Number of times the Misc registers were read (Count)
system.cpu2.exec_context.thread_0.numMiscRegWrites          499                       # Number of times the Misc registers were written (Count)
system.cpu2.exec_context.thread_0.numMemRefs        49741                       # Number of memory refs (Count)
system.cpu2.exec_context.thread_0.numLoadInsts        34615                       # Number of load instructions (Count)
system.cpu2.exec_context.thread_0.numStoreInsts        15126                       # Number of store instructions (Count)
system.cpu2.exec_context.thread_0.numIdleCycles 313119.612962                       # Number of idle cycles (Cycle)
system.cpu2.exec_context.thread_0.numBusyCycles 210146.387038                       # Number of busy cycles (Cycle)
system.cpu2.exec_context.thread_0.notIdleFraction     0.401605                       # Percentage of non-idle cycles (Ratio)
system.cpu2.exec_context.thread_0.idleFraction     0.598395                       # Percentage of idle cycles (Ratio)
system.cpu2.exec_context.thread_0.numBranches        17704                       # Number of branches fetched (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::No_OpClass           45      0.02%      0.02% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::IntAlu       152008     53.15%     53.16% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::IntMult           22      0.01%     53.17% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::IntDiv            7      0.00%     53.17% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatAdd        24000      8.39%     61.56% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatCmp            0      0.00%     61.56% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatCvt            0      0.00%     61.56% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMult            0      0.00%     61.56% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0      0.00%     61.56% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatDiv            0      0.00%     61.56% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMisc            0      0.00%     61.56% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     61.56% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAdd            0      0.00%     61.56% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     61.56% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAlu         1600      0.56%     62.12% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdCmp            0      0.00%     62.12% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdCvt            0      0.00%     62.12% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdMisc         7600      2.66%     64.78% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     64.78% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0      0.00%     64.78% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdShift            0      0.00%     64.78% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     64.78% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     64.78% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     64.78% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatAdd        15400      5.38%     70.17% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     70.17% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0      0.00%     70.17% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatCvt        16800      5.87%     76.04% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatDiv         1000      0.35%     76.39% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     76.39% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatMult        17600      6.15%     82.54% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     82.54% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt          200      0.07%     82.61% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     82.61% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     82.61% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     82.61% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     82.61% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     82.61% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     82.61% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     82.61% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     82.61% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     82.61% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     82.61% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     82.61% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     82.61% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     82.61% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     82.61% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::MemRead        12805      4.48%     87.09% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::MemWrite         6326      2.21%     89.30% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMemRead        21800      7.62%     96.92% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMemWrite         8800      3.08%    100.00% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::total       286013                       # Class of executed instruction. (Count)
system.cpu2.icache.demandHits::cpu2.inst       220764                       # number of demand (read+write) hits (Count)
system.cpu2.icache.demandHits::total           220764                       # number of demand (read+write) hits (Count)
system.cpu2.icache.overallHits::cpu2.inst       220764                       # number of overall hits (Count)
system.cpu2.icache.overallHits::total          220764                       # number of overall hits (Count)
system.cpu2.icache.demandMisses::cpu2.inst          319                       # number of demand (read+write) misses (Count)
system.cpu2.icache.demandMisses::total            319                       # number of demand (read+write) misses (Count)
system.cpu2.icache.overallMisses::cpu2.inst          319                       # number of overall misses (Count)
system.cpu2.icache.overallMisses::total           319                       # number of overall misses (Count)
system.cpu2.icache.demandAccesses::cpu2.inst       221083                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.demandAccesses::total       221083                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::cpu2.inst       221083                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::total       221083                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.demandMissRate::cpu2.inst     0.001443                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.demandMissRate::total     0.001443                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.overallMissRate::cpu2.inst     0.001443                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.overallMissRate::total     0.001443                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.writebacks::writebacks          319                       # number of writebacks (Count)
system.cpu2.icache.writebacks::total              319                       # number of writebacks (Count)
system.cpu2.icache.replacements                   319                       # number of replacements (Count)
system.cpu2.icache.ReadReq.hits::cpu2.inst       220764                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.hits::total         220764                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.misses::cpu2.inst          319                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.misses::total          319                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.accesses::cpu2.inst       221083                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.accesses::total       221083                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.missRate::cpu2.inst     0.001443                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.missRate::total     0.001443                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED    439238500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.icache.tags.tagsInUse                1024                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.icache.tags.totalRefs               64247                       # Total number of references to valid blocks. (Count)
system.cpu2.icache.tags.sampledRefs               319                       # Sample count of references to valid blocks. (Count)
system.cpu2.icache.tags.avgRefs            201.401254                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.icache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.icache.tags.occupancies::cpu2.inst         1024                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.icache.tags.avgOccs::cpu2.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.avgOccs::total              1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu2.icache.tags.ageTaskId_1024::2          595                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ageTaskId_1024::3          427                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ageTaskId_1024::4            2                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.icache.tags.tagAccesses            442485                       # Number of tag accesses (Count)
system.cpu2.icache.tags.dataAccesses           442485                       # Number of data accesses (Count)
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    439238500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu2.itb_walker_cache.demandHits::cpu2.mmu.itb.walker           21                       # number of demand (read+write) hits (Count)
system.cpu2.itb_walker_cache.demandHits::total           21                       # number of demand (read+write) hits (Count)
system.cpu2.itb_walker_cache.overallHits::cpu2.mmu.itb.walker           21                       # number of overall hits (Count)
system.cpu2.itb_walker_cache.overallHits::total           21                       # number of overall hits (Count)
system.cpu2.itb_walker_cache.demandMisses::cpu2.mmu.itb.walker           47                       # number of demand (read+write) misses (Count)
system.cpu2.itb_walker_cache.demandMisses::total           47                       # number of demand (read+write) misses (Count)
system.cpu2.itb_walker_cache.overallMisses::cpu2.mmu.itb.walker           47                       # number of overall misses (Count)
system.cpu2.itb_walker_cache.overallMisses::total           47                       # number of overall misses (Count)
system.cpu2.itb_walker_cache.demandAccesses::cpu2.mmu.itb.walker           68                       # number of demand (read+write) accesses (Count)
system.cpu2.itb_walker_cache.demandAccesses::total           68                       # number of demand (read+write) accesses (Count)
system.cpu2.itb_walker_cache.overallAccesses::cpu2.mmu.itb.walker           68                       # number of overall (read+write) accesses (Count)
system.cpu2.itb_walker_cache.overallAccesses::total           68                       # number of overall (read+write) accesses (Count)
system.cpu2.itb_walker_cache.demandMissRate::cpu2.mmu.itb.walker     0.691176                       # miss rate for demand accesses (Ratio)
system.cpu2.itb_walker_cache.demandMissRate::total     0.691176                       # miss rate for demand accesses (Ratio)
system.cpu2.itb_walker_cache.overallMissRate::cpu2.mmu.itb.walker     0.691176                       # miss rate for overall accesses (Ratio)
system.cpu2.itb_walker_cache.overallMissRate::total     0.691176                       # miss rate for overall accesses (Ratio)
system.cpu2.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.itb_walker_cache.replacements           43                       # number of replacements (Count)
system.cpu2.itb_walker_cache.ReadReq.hits::cpu2.mmu.itb.walker           21                       # number of ReadReq hits (Count)
system.cpu2.itb_walker_cache.ReadReq.hits::total           21                       # number of ReadReq hits (Count)
system.cpu2.itb_walker_cache.ReadReq.misses::cpu2.mmu.itb.walker           47                       # number of ReadReq misses (Count)
system.cpu2.itb_walker_cache.ReadReq.misses::total           47                       # number of ReadReq misses (Count)
system.cpu2.itb_walker_cache.ReadReq.accesses::cpu2.mmu.itb.walker           68                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.itb_walker_cache.ReadReq.accesses::total           68                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.itb_walker_cache.ReadReq.missRate::cpu2.mmu.itb.walker     0.691176                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.itb_walker_cache.ReadReq.missRate::total     0.691176                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    439238500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.itb_walker_cache.tags.tagsInUse    12.036693                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.itb_walker_cache.tags.totalRefs           43                       # Total number of references to valid blocks. (Count)
system.cpu2.itb_walker_cache.tags.sampledRefs           43                       # Sample count of references to valid blocks. (Count)
system.cpu2.itb_walker_cache.tags.avgRefs            1                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.itb_walker_cache.tags.occupancies::cpu2.mmu.itb.walker    12.036693                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.itb_walker_cache.tags.avgOccs::cpu2.mmu.itb.walker     0.752293                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.itb_walker_cache.tags.avgOccs::total     0.752293                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.itb_walker_cache.tags.occupanciesTaskId::1024           13                       # Occupied blocks per task id (Count)
system.cpu2.itb_walker_cache.tags.ageTaskId_1024::2            7                       # Occupied blocks per task id, per block age (Count)
system.cpu2.itb_walker_cache.tags.ageTaskId_1024::3            6                       # Occupied blocks per task id, per block age (Count)
system.cpu2.itb_walker_cache.tags.ratioOccsTaskId::1024     0.812500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.itb_walker_cache.tags.tagAccesses          183                       # Number of tag accesses (Count)
system.cpu2.itb_walker_cache.tags.dataAccesses          183                       # Number of data accesses (Count)
system.cpu2.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    439238500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.dtb.rdAccesses                  34611                       # TLB accesses on read requests (Count)
system.cpu2.mmu.dtb.wrAccesses                  15135                       # TLB accesses on write requests (Count)
system.cpu2.mmu.dtb.rdMisses                       29                       # TLB misses on read requests (Count)
system.cpu2.mmu.dtb.wrMisses                        4                       # TLB misses on write requests (Count)
system.cpu2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    439238500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.itb.wrAccesses                 221083                       # TLB accesses on write requests (Count)
system.cpu2.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.itb.wrMisses                       17                       # TLB misses on write requests (Count)
system.cpu2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    439238500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.numTransitions             20                       # Number of power state transitions (Count)
system.cpu2.power_state.ticksClkGated::samples           11                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::mean 23894363.636364                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::stdev 52455244.459010                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::1000-5e+10           11    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::min_value      2102000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::max_value    179418500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::total           11                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::ON    176400500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::CLK_GATED    262838000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu3.numCycles                          521796                       # Number of cpu cycles simulated (Cycle)
system.cpu3.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu3.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu3.dcache.demandHits::cpu3.data        48546                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.demandHits::total            48546                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.overallHits::cpu3.data        48547                       # number of overall hits (Count)
system.cpu3.dcache.overallHits::total           48547                       # number of overall hits (Count)
system.cpu3.dcache.demandMisses::cpu3.data          563                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.demandMisses::total            563                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.overallMisses::cpu3.data          563                       # number of overall misses (Count)
system.cpu3.dcache.overallMisses::total           563                       # number of overall misses (Count)
system.cpu3.dcache.demandAccesses::cpu3.data        49109                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.demandAccesses::total        49109                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::cpu3.data        49110                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::total        49110                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.demandMissRate::cpu3.data     0.011464                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.demandMissRate::total     0.011464                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.overallMissRate::cpu3.data     0.011464                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.overallMissRate::total     0.011464                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.writebacks::writebacks            2                       # number of writebacks (Count)
system.cpu3.dcache.writebacks::total                2                       # number of writebacks (Count)
system.cpu3.dcache.replacements                     5                       # number of replacements (Count)
system.cpu3.dcache.LockedRMWReadReq.hits::cpu3.data           78                       # number of LockedRMWReadReq hits (Count)
system.cpu3.dcache.LockedRMWReadReq.hits::total           78                       # number of LockedRMWReadReq hits (Count)
system.cpu3.dcache.LockedRMWReadReq.misses::cpu3.data           73                       # number of LockedRMWReadReq misses (Count)
system.cpu3.dcache.LockedRMWReadReq.misses::total           73                       # number of LockedRMWReadReq misses (Count)
system.cpu3.dcache.LockedRMWReadReq.accesses::cpu3.data          151                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWReadReq.accesses::total          151                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWReadReq.missRate::cpu3.data     0.483444                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.missRate::total     0.483444                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWWriteReq.hits::cpu3.data          151                       # number of LockedRMWWriteReq hits (Count)
system.cpu3.dcache.LockedRMWWriteReq.hits::total          151                       # number of LockedRMWWriteReq hits (Count)
system.cpu3.dcache.LockedRMWWriteReq.accesses::cpu3.data          151                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWWriteReq.accesses::total          151                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.hits::cpu3.data        33447                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.hits::total          33447                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.misses::cpu3.data          255                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.misses::total          255                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.accesses::cpu3.data        33702                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.accesses::total        33702                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.missRate::cpu3.data     0.007566                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.missRate::total     0.007566                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.SoftPFReq.hits::cpu3.data            1                       # number of SoftPFReq hits (Count)
system.cpu3.dcache.SoftPFReq.hits::total            1                       # number of SoftPFReq hits (Count)
system.cpu3.dcache.SoftPFReq.accesses::cpu3.data            1                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu3.dcache.SoftPFReq.accesses::total            1                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.hits::cpu3.data        15099                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.hits::total         15099                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.misses::cpu3.data          308                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.misses::total          308                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.accesses::cpu3.data        15407                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.accesses::total        15407                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.missRate::cpu3.data     0.019991                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.missRate::total     0.019991                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    439238500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dcache.tags.tagsInUse         7906.065977                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dcache.tags.totalRefs                3484                       # Total number of references to valid blocks. (Count)
system.cpu3.dcache.tags.sampledRefs               393                       # Sample count of references to valid blocks. (Count)
system.cpu3.dcache.tags.avgRefs              8.865140                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dcache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dcache.tags.occupancies::cpu3.data  7906.065977                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.dcache.tags.avgOccs::cpu3.data     0.482548                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.avgOccs::total       0.482548                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.occupanciesTaskId::1024         7964                       # Occupied blocks per task id (Count)
system.cpu3.dcache.tags.ageTaskId_1024::2          354                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ageTaskId_1024::3         4367                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ageTaskId_1024::4         3243                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ratioOccsTaskId::1024     0.486084                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.dcache.tags.tagAccesses            395838                       # Number of tag accesses (Count)
system.cpu3.dcache.tags.dataAccesses           395838                       # Number of data accesses (Count)
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    439238500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dtb_walker_cache.demandHits::cpu3.mmu.dtb.walker           38                       # number of demand (read+write) hits (Count)
system.cpu3.dtb_walker_cache.demandHits::total           38                       # number of demand (read+write) hits (Count)
system.cpu3.dtb_walker_cache.overallHits::cpu3.mmu.dtb.walker           38                       # number of overall hits (Count)
system.cpu3.dtb_walker_cache.overallHits::total           38                       # number of overall hits (Count)
system.cpu3.dtb_walker_cache.demandMisses::cpu3.mmu.dtb.walker           51                       # number of demand (read+write) misses (Count)
system.cpu3.dtb_walker_cache.demandMisses::total           51                       # number of demand (read+write) misses (Count)
system.cpu3.dtb_walker_cache.overallMisses::cpu3.mmu.dtb.walker           51                       # number of overall misses (Count)
system.cpu3.dtb_walker_cache.overallMisses::total           51                       # number of overall misses (Count)
system.cpu3.dtb_walker_cache.demandAccesses::cpu3.mmu.dtb.walker           89                       # number of demand (read+write) accesses (Count)
system.cpu3.dtb_walker_cache.demandAccesses::total           89                       # number of demand (read+write) accesses (Count)
system.cpu3.dtb_walker_cache.overallAccesses::cpu3.mmu.dtb.walker           89                       # number of overall (read+write) accesses (Count)
system.cpu3.dtb_walker_cache.overallAccesses::total           89                       # number of overall (read+write) accesses (Count)
system.cpu3.dtb_walker_cache.demandMissRate::cpu3.mmu.dtb.walker     0.573034                       # miss rate for demand accesses (Ratio)
system.cpu3.dtb_walker_cache.demandMissRate::total     0.573034                       # miss rate for demand accesses (Ratio)
system.cpu3.dtb_walker_cache.overallMissRate::cpu3.mmu.dtb.walker     0.573034                       # miss rate for overall accesses (Ratio)
system.cpu3.dtb_walker_cache.overallMissRate::total     0.573034                       # miss rate for overall accesses (Ratio)
system.cpu3.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dtb_walker_cache.replacements           46                       # number of replacements (Count)
system.cpu3.dtb_walker_cache.ReadReq.hits::cpu3.mmu.dtb.walker           38                       # number of ReadReq hits (Count)
system.cpu3.dtb_walker_cache.ReadReq.hits::total           38                       # number of ReadReq hits (Count)
system.cpu3.dtb_walker_cache.ReadReq.misses::cpu3.mmu.dtb.walker           51                       # number of ReadReq misses (Count)
system.cpu3.dtb_walker_cache.ReadReq.misses::total           51                       # number of ReadReq misses (Count)
system.cpu3.dtb_walker_cache.ReadReq.accesses::cpu3.mmu.dtb.walker           89                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dtb_walker_cache.ReadReq.accesses::total           89                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dtb_walker_cache.ReadReq.missRate::cpu3.mmu.dtb.walker     0.573034                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dtb_walker_cache.ReadReq.missRate::total     0.573034                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    439238500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dtb_walker_cache.tags.tagsInUse     8.827664                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dtb_walker_cache.tags.totalRefs           51                       # Total number of references to valid blocks. (Count)
system.cpu3.dtb_walker_cache.tags.sampledRefs           48                       # Sample count of references to valid blocks. (Count)
system.cpu3.dtb_walker_cache.tags.avgRefs     1.062500                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dtb_walker_cache.tags.occupancies::cpu3.mmu.dtb.walker     8.827664                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.dtb_walker_cache.tags.avgOccs::cpu3.mmu.dtb.walker     0.551729                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dtb_walker_cache.tags.avgOccs::total     0.551729                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dtb_walker_cache.tags.occupanciesTaskId::1024           10                       # Occupied blocks per task id (Count)
system.cpu3.dtb_walker_cache.tags.ageTaskId_1024::2           10                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dtb_walker_cache.tags.ratioOccsTaskId::1024     0.625000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.dtb_walker_cache.tags.tagAccesses          229                       # Number of tag accesses (Count)
system.cpu3.dtb_walker_cache.tags.dataAccesses          229                       # Number of data accesses (Count)
system.cpu3.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    439238500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.exec_context.thread_0.numInsts       150774                       # Number of instructions committed (Count)
system.cpu3.exec_context.thread_0.numOps       281304                       # Number of ops (including micro ops) committed (Count)
system.cpu3.exec_context.thread_0.numIntAluAccesses       174044                       # Number of integer alu accesses (Count)
system.cpu3.exec_context.thread_0.numFpAluAccesses       136000                       # Number of float alu accesses (Count)
system.cpu3.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu3.exec_context.thread_0.numCallsReturns         6262                       # Number of times a function call or return occured (Count)
system.cpu3.exec_context.thread_0.numCondCtrlInsts        11846                       # Number of instructions that are conditional controls (Count)
system.cpu3.exec_context.thread_0.numIntInsts       174044                       # Number of integer instructions (Count)
system.cpu3.exec_context.thread_0.numFpInsts       136000                       # Number of float instructions (Count)
system.cpu3.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu3.exec_context.thread_0.numIntRegReads       188698                       # Number of times the integer registers were read (Count)
system.cpu3.exec_context.thread_0.numIntRegWrites       111585                       # Number of times the integer registers were written (Count)
system.cpu3.exec_context.thread_0.numFpRegReads       206600                       # Number of times the floating registers were read (Count)
system.cpu3.exec_context.thread_0.numFpRegWrites       124000                       # Number of times the floating registers were written (Count)
system.cpu3.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu3.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu3.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu3.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu3.exec_context.thread_0.numCCRegReads        81733                       # Number of times the CC registers were read (Count)
system.cpu3.exec_context.thread_0.numCCRegWrites        58545                       # Number of times the CC registers were written (Count)
system.cpu3.exec_context.thread_0.numMiscRegReads        94382                       # Number of times the Misc registers were read (Count)
system.cpu3.exec_context.thread_0.numMiscRegWrites          518                       # Number of times the Misc registers were written (Count)
system.cpu3.exec_context.thread_0.numMemRefs        49425                       # Number of memory refs (Count)
system.cpu3.exec_context.thread_0.numLoadInsts        33867                       # Number of load instructions (Count)
system.cpu3.exec_context.thread_0.numStoreInsts        15558                       # Number of store instructions (Count)
system.cpu3.exec_context.thread_0.numIdleCycles 315348.259518                       # Number of idle cycles (Cycle)
system.cpu3.exec_context.thread_0.numBusyCycles 206447.740482                       # Number of busy cycles (Cycle)
system.cpu3.exec_context.thread_0.notIdleFraction     0.395648                       # Percentage of non-idle cycles (Ratio)
system.cpu3.exec_context.thread_0.idleFraction     0.604352                       # Percentage of idle cycles (Ratio)
system.cpu3.exec_context.thread_0.numBranches        18504                       # Number of branches fetched (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::No_OpClass           58      0.02%      0.02% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::IntAlu       152562     54.23%     54.25% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::IntMult           35      0.01%     54.27% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::IntDiv           35      0.01%     54.28% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatAdd        22800      8.11%     62.38% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatCmp            0      0.00%     62.38% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatCvt            0      0.00%     62.38% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMult            0      0.00%     62.38% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0      0.00%     62.38% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatDiv            0      0.00%     62.38% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMisc            0      0.00%     62.38% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     62.38% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAdd            0      0.00%     62.38% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     62.38% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAlu         2000      0.71%     63.10% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdCmp            0      0.00%     63.10% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdCvt            0      0.00%     63.10% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdMisc         7400      2.63%     65.73% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     65.73% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0      0.00%     65.73% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdShift            0      0.00%     65.73% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     65.73% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     65.73% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     65.73% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatAdd        13600      4.83%     70.56% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     70.56% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0      0.00%     70.56% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatCvt        16800      5.97%     76.53% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatDiv          800      0.28%     76.82% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     76.82% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatMult        15600      5.55%     82.36% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     82.36% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt          200      0.07%     82.43% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     82.43% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     82.43% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     82.43% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     82.43% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     82.43% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     82.43% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     82.43% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     82.43% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     82.43% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     82.43% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     82.43% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     82.43% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     82.43% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     82.43% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::MemRead        13656      4.85%     87.29% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::MemWrite         6758      2.40%     89.69% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMemRead        20200      7.18%     96.87% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMemWrite         8800      3.13%    100.00% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::total       281304                       # Class of executed instruction. (Count)
system.cpu3.icache.demandHits::cpu3.inst       216934                       # number of demand (read+write) hits (Count)
system.cpu3.icache.demandHits::total           216934                       # number of demand (read+write) hits (Count)
system.cpu3.icache.overallHits::cpu3.inst       216934                       # number of overall hits (Count)
system.cpu3.icache.overallHits::total          216934                       # number of overall hits (Count)
system.cpu3.icache.demandMisses::cpu3.inst          449                       # number of demand (read+write) misses (Count)
system.cpu3.icache.demandMisses::total            449                       # number of demand (read+write) misses (Count)
system.cpu3.icache.overallMisses::cpu3.inst          449                       # number of overall misses (Count)
system.cpu3.icache.overallMisses::total           449                       # number of overall misses (Count)
system.cpu3.icache.demandAccesses::cpu3.inst       217383                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.demandAccesses::total       217383                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::cpu3.inst       217383                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::total       217383                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.demandMissRate::cpu3.inst     0.002065                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.demandMissRate::total     0.002065                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.overallMissRate::cpu3.inst     0.002065                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.overallMissRate::total     0.002065                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.writebacks::writebacks          449                       # number of writebacks (Count)
system.cpu3.icache.writebacks::total              449                       # number of writebacks (Count)
system.cpu3.icache.replacements                   449                       # number of replacements (Count)
system.cpu3.icache.ReadReq.hits::cpu3.inst       216934                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.hits::total         216934                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.misses::cpu3.inst          449                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.misses::total          449                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.accesses::cpu3.inst       217383                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.accesses::total       217383                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.missRate::cpu3.inst     0.002065                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.missRate::total     0.002065                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED    439238500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.icache.tags.tagsInUse                1024                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.icache.tags.totalRefs               71691                       # Total number of references to valid blocks. (Count)
system.cpu3.icache.tags.sampledRefs               449                       # Sample count of references to valid blocks. (Count)
system.cpu3.icache.tags.avgRefs            159.668151                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.icache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.icache.tags.occupancies::cpu3.inst         1024                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.icache.tags.avgOccs::cpu3.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.avgOccs::total              1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu3.icache.tags.ageTaskId_1024::2          650                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ageTaskId_1024::3          370                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ageTaskId_1024::4            4                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.icache.tags.tagAccesses            435215                       # Number of tag accesses (Count)
system.cpu3.icache.tags.dataAccesses           435215                       # Number of data accesses (Count)
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    439238500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu3.itb_walker_cache.demandHits::cpu3.mmu.itb.walker           18                       # number of demand (read+write) hits (Count)
system.cpu3.itb_walker_cache.demandHits::total           18                       # number of demand (read+write) hits (Count)
system.cpu3.itb_walker_cache.overallHits::cpu3.mmu.itb.walker           18                       # number of overall hits (Count)
system.cpu3.itb_walker_cache.overallHits::total           18                       # number of overall hits (Count)
system.cpu3.itb_walker_cache.demandMisses::cpu3.mmu.itb.walker           38                       # number of demand (read+write) misses (Count)
system.cpu3.itb_walker_cache.demandMisses::total           38                       # number of demand (read+write) misses (Count)
system.cpu3.itb_walker_cache.overallMisses::cpu3.mmu.itb.walker           38                       # number of overall misses (Count)
system.cpu3.itb_walker_cache.overallMisses::total           38                       # number of overall misses (Count)
system.cpu3.itb_walker_cache.demandAccesses::cpu3.mmu.itb.walker           56                       # number of demand (read+write) accesses (Count)
system.cpu3.itb_walker_cache.demandAccesses::total           56                       # number of demand (read+write) accesses (Count)
system.cpu3.itb_walker_cache.overallAccesses::cpu3.mmu.itb.walker           56                       # number of overall (read+write) accesses (Count)
system.cpu3.itb_walker_cache.overallAccesses::total           56                       # number of overall (read+write) accesses (Count)
system.cpu3.itb_walker_cache.demandMissRate::cpu3.mmu.itb.walker     0.678571                       # miss rate for demand accesses (Ratio)
system.cpu3.itb_walker_cache.demandMissRate::total     0.678571                       # miss rate for demand accesses (Ratio)
system.cpu3.itb_walker_cache.overallMissRate::cpu3.mmu.itb.walker     0.678571                       # miss rate for overall accesses (Ratio)
system.cpu3.itb_walker_cache.overallMissRate::total     0.678571                       # miss rate for overall accesses (Ratio)
system.cpu3.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.itb_walker_cache.replacements           35                       # number of replacements (Count)
system.cpu3.itb_walker_cache.ReadReq.hits::cpu3.mmu.itb.walker           18                       # number of ReadReq hits (Count)
system.cpu3.itb_walker_cache.ReadReq.hits::total           18                       # number of ReadReq hits (Count)
system.cpu3.itb_walker_cache.ReadReq.misses::cpu3.mmu.itb.walker           38                       # number of ReadReq misses (Count)
system.cpu3.itb_walker_cache.ReadReq.misses::total           38                       # number of ReadReq misses (Count)
system.cpu3.itb_walker_cache.ReadReq.accesses::cpu3.mmu.itb.walker           56                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.itb_walker_cache.ReadReq.accesses::total           56                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.itb_walker_cache.ReadReq.missRate::cpu3.mmu.itb.walker     0.678571                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.itb_walker_cache.ReadReq.missRate::total     0.678571                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    439238500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.itb_walker_cache.tags.tagsInUse     8.454474                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.itb_walker_cache.tags.totalRefs           38                       # Total number of references to valid blocks. (Count)
system.cpu3.itb_walker_cache.tags.sampledRefs           35                       # Sample count of references to valid blocks. (Count)
system.cpu3.itb_walker_cache.tags.avgRefs     1.085714                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.itb_walker_cache.tags.occupancies::cpu3.mmu.itb.walker     8.454474                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.itb_walker_cache.tags.avgOccs::cpu3.mmu.itb.walker     0.528405                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.itb_walker_cache.tags.avgOccs::total     0.528405                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.itb_walker_cache.tags.occupanciesTaskId::1024            9                       # Occupied blocks per task id (Count)
system.cpu3.itb_walker_cache.tags.ageTaskId_1024::2            9                       # Occupied blocks per task id, per block age (Count)
system.cpu3.itb_walker_cache.tags.ratioOccsTaskId::1024     0.562500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.itb_walker_cache.tags.tagAccesses          150                       # Number of tag accesses (Count)
system.cpu3.itb_walker_cache.tags.dataAccesses          150                       # Number of data accesses (Count)
system.cpu3.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    439238500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.dtb.rdAccesses                  33866                       # TLB accesses on read requests (Count)
system.cpu3.mmu.dtb.wrAccesses                  15569                       # TLB accesses on write requests (Count)
system.cpu3.mmu.dtb.rdMisses                       19                       # TLB misses on read requests (Count)
system.cpu3.mmu.dtb.wrMisses                        4                       # TLB misses on write requests (Count)
system.cpu3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    439238500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.itb.wrAccesses                 217383                       # TLB accesses on write requests (Count)
system.cpu3.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.itb.wrMisses                       14                       # TLB misses on write requests (Count)
system.cpu3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    439238500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.numTransitions             22                       # Number of power state transitions (Count)
system.cpu3.power_state.ticksClkGated::samples           12                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::mean 22121208.333333                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::stdev 50007326.417081                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::1000-5e+10           12    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::min_value      2820000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::max_value    179418500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::total           12                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::ON    173784000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::CLK_GATED    265454500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu3.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu3.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu4.numCycles                          880179                       # Number of cpu cycles simulated (Cycle)
system.cpu4.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu4.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu4.dcache.demandHits::cpu4.data        97798                       # number of demand (read+write) hits (Count)
system.cpu4.dcache.demandHits::total            97798                       # number of demand (read+write) hits (Count)
system.cpu4.dcache.overallHits::cpu4.data        98627                       # number of overall hits (Count)
system.cpu4.dcache.overallHits::total           98627                       # number of overall hits (Count)
system.cpu4.dcache.demandMisses::cpu4.data         2369                       # number of demand (read+write) misses (Count)
system.cpu4.dcache.demandMisses::total           2369                       # number of demand (read+write) misses (Count)
system.cpu4.dcache.overallMisses::cpu4.data         2404                       # number of overall misses (Count)
system.cpu4.dcache.overallMisses::total          2404                       # number of overall misses (Count)
system.cpu4.dcache.demandAccesses::cpu4.data       100167                       # number of demand (read+write) accesses (Count)
system.cpu4.dcache.demandAccesses::total       100167                       # number of demand (read+write) accesses (Count)
system.cpu4.dcache.overallAccesses::cpu4.data       101031                       # number of overall (read+write) accesses (Count)
system.cpu4.dcache.overallAccesses::total       101031                       # number of overall (read+write) accesses (Count)
system.cpu4.dcache.demandMissRate::cpu4.data     0.023651                       # miss rate for demand accesses (Ratio)
system.cpu4.dcache.demandMissRate::total     0.023651                       # miss rate for demand accesses (Ratio)
system.cpu4.dcache.overallMissRate::cpu4.data     0.023795                       # miss rate for overall accesses (Ratio)
system.cpu4.dcache.overallMissRate::total     0.023795                       # miss rate for overall accesses (Ratio)
system.cpu4.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu4.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu4.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu4.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu4.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dcache.writebacks::writebacks           18                       # number of writebacks (Count)
system.cpu4.dcache.writebacks::total               18                       # number of writebacks (Count)
system.cpu4.dcache.replacements                    40                       # number of replacements (Count)
system.cpu4.dcache.LockedRMWReadReq.hits::cpu4.data          623                       # number of LockedRMWReadReq hits (Count)
system.cpu4.dcache.LockedRMWReadReq.hits::total          623                       # number of LockedRMWReadReq hits (Count)
system.cpu4.dcache.LockedRMWReadReq.misses::cpu4.data          140                       # number of LockedRMWReadReq misses (Count)
system.cpu4.dcache.LockedRMWReadReq.misses::total          140                       # number of LockedRMWReadReq misses (Count)
system.cpu4.dcache.LockedRMWReadReq.accesses::cpu4.data          763                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.LockedRMWReadReq.accesses::total          763                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.LockedRMWReadReq.missRate::cpu4.data     0.183486                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu4.dcache.LockedRMWReadReq.missRate::total     0.183486                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu4.dcache.LockedRMWWriteReq.hits::cpu4.data          763                       # number of LockedRMWWriteReq hits (Count)
system.cpu4.dcache.LockedRMWWriteReq.hits::total          763                       # number of LockedRMWWriteReq hits (Count)
system.cpu4.dcache.LockedRMWWriteReq.accesses::cpu4.data          763                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.LockedRMWWriteReq.accesses::total          763                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.ReadReq.hits::cpu4.data        58663                       # number of ReadReq hits (Count)
system.cpu4.dcache.ReadReq.hits::total          58663                       # number of ReadReq hits (Count)
system.cpu4.dcache.ReadReq.misses::cpu4.data          344                       # number of ReadReq misses (Count)
system.cpu4.dcache.ReadReq.misses::total          344                       # number of ReadReq misses (Count)
system.cpu4.dcache.ReadReq.accesses::cpu4.data        59007                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.ReadReq.accesses::total        59007                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.ReadReq.missRate::cpu4.data     0.005830                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.dcache.ReadReq.missRate::total     0.005830                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.dcache.SoftPFReq.hits::cpu4.data          829                       # number of SoftPFReq hits (Count)
system.cpu4.dcache.SoftPFReq.hits::total          829                       # number of SoftPFReq hits (Count)
system.cpu4.dcache.SoftPFReq.misses::cpu4.data           35                       # number of SoftPFReq misses (Count)
system.cpu4.dcache.SoftPFReq.misses::total           35                       # number of SoftPFReq misses (Count)
system.cpu4.dcache.SoftPFReq.accesses::cpu4.data          864                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu4.dcache.SoftPFReq.accesses::total          864                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu4.dcache.SoftPFReq.missRate::cpu4.data     0.040509                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu4.dcache.SoftPFReq.missRate::total     0.040509                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu4.dcache.WriteReq.hits::cpu4.data        39135                       # number of WriteReq hits (Count)
system.cpu4.dcache.WriteReq.hits::total         39135                       # number of WriteReq hits (Count)
system.cpu4.dcache.WriteReq.misses::cpu4.data         2025                       # number of WriteReq misses (Count)
system.cpu4.dcache.WriteReq.misses::total         2025                       # number of WriteReq misses (Count)
system.cpu4.dcache.WriteReq.accesses::cpu4.data        41160                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.WriteReq.accesses::total        41160                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.WriteReq.missRate::cpu4.data     0.049198                       # miss rate for WriteReq accesses (Ratio)
system.cpu4.dcache.WriteReq.missRate::total     0.049198                       # miss rate for WriteReq accesses (Ratio)
system.cpu4.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    439238500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.dcache.tags.tagsInUse        10351.253702                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.dcache.tags.totalRefs               19808                       # Total number of references to valid blocks. (Count)
system.cpu4.dcache.tags.sampledRefs               770                       # Sample count of references to valid blocks. (Count)
system.cpu4.dcache.tags.avgRefs             25.724675                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.dcache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.dcache.tags.occupancies::cpu4.data 10351.253702                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu4.dcache.tags.avgOccs::cpu4.data     0.631790                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.dcache.tags.avgOccs::total       0.631790                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.dcache.tags.occupanciesTaskId::1024        10553                       # Occupied blocks per task id (Count)
system.cpu4.dcache.tags.ageTaskId_1024::0            4                       # Occupied blocks per task id, per block age (Count)
system.cpu4.dcache.tags.ageTaskId_1024::1           14                       # Occupied blocks per task id, per block age (Count)
system.cpu4.dcache.tags.ageTaskId_1024::2         1961                       # Occupied blocks per task id, per block age (Count)
system.cpu4.dcache.tags.ageTaskId_1024::3         7522                       # Occupied blocks per task id, per block age (Count)
system.cpu4.dcache.tags.ageTaskId_1024::4         1052                       # Occupied blocks per task id, per block age (Count)
system.cpu4.dcache.tags.ratioOccsTaskId::1024     0.644104                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu4.dcache.tags.tagAccesses            822316                       # Number of tag accesses (Count)
system.cpu4.dcache.tags.dataAccesses           822316                       # Number of data accesses (Count)
system.cpu4.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    439238500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.dtb_walker_cache.demandHits::cpu4.mmu.dtb.walker          275                       # number of demand (read+write) hits (Count)
system.cpu4.dtb_walker_cache.demandHits::total          275                       # number of demand (read+write) hits (Count)
system.cpu4.dtb_walker_cache.overallHits::cpu4.mmu.dtb.walker          275                       # number of overall hits (Count)
system.cpu4.dtb_walker_cache.overallHits::total          275                       # number of overall hits (Count)
system.cpu4.dtb_walker_cache.demandMisses::cpu4.mmu.dtb.walker          386                       # number of demand (read+write) misses (Count)
system.cpu4.dtb_walker_cache.demandMisses::total          386                       # number of demand (read+write) misses (Count)
system.cpu4.dtb_walker_cache.overallMisses::cpu4.mmu.dtb.walker          386                       # number of overall misses (Count)
system.cpu4.dtb_walker_cache.overallMisses::total          386                       # number of overall misses (Count)
system.cpu4.dtb_walker_cache.demandAccesses::cpu4.mmu.dtb.walker          661                       # number of demand (read+write) accesses (Count)
system.cpu4.dtb_walker_cache.demandAccesses::total          661                       # number of demand (read+write) accesses (Count)
system.cpu4.dtb_walker_cache.overallAccesses::cpu4.mmu.dtb.walker          661                       # number of overall (read+write) accesses (Count)
system.cpu4.dtb_walker_cache.overallAccesses::total          661                       # number of overall (read+write) accesses (Count)
system.cpu4.dtb_walker_cache.demandMissRate::cpu4.mmu.dtb.walker     0.583964                       # miss rate for demand accesses (Ratio)
system.cpu4.dtb_walker_cache.demandMissRate::total     0.583964                       # miss rate for demand accesses (Ratio)
system.cpu4.dtb_walker_cache.overallMissRate::cpu4.mmu.dtb.walker     0.583964                       # miss rate for overall accesses (Ratio)
system.cpu4.dtb_walker_cache.overallMissRate::total     0.583964                       # miss rate for overall accesses (Ratio)
system.cpu4.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu4.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu4.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu4.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu4.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dtb_walker_cache.replacements          368                       # number of replacements (Count)
system.cpu4.dtb_walker_cache.ReadReq.hits::cpu4.mmu.dtb.walker          275                       # number of ReadReq hits (Count)
system.cpu4.dtb_walker_cache.ReadReq.hits::total          275                       # number of ReadReq hits (Count)
system.cpu4.dtb_walker_cache.ReadReq.misses::cpu4.mmu.dtb.walker          386                       # number of ReadReq misses (Count)
system.cpu4.dtb_walker_cache.ReadReq.misses::total          386                       # number of ReadReq misses (Count)
system.cpu4.dtb_walker_cache.ReadReq.accesses::cpu4.mmu.dtb.walker          661                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.dtb_walker_cache.ReadReq.accesses::total          661                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.dtb_walker_cache.ReadReq.missRate::cpu4.mmu.dtb.walker     0.583964                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.dtb_walker_cache.ReadReq.missRate::total     0.583964                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    439238500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.dtb_walker_cache.tags.tagsInUse    14.635729                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.dtb_walker_cache.tags.totalRefs          437                       # Total number of references to valid blocks. (Count)
system.cpu4.dtb_walker_cache.tags.sampledRefs          385                       # Sample count of references to valid blocks. (Count)
system.cpu4.dtb_walker_cache.tags.avgRefs     1.135065                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.dtb_walker_cache.tags.occupancies::cpu4.mmu.dtb.walker    14.635729                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu4.dtb_walker_cache.tags.avgOccs::cpu4.mmu.dtb.walker     0.914733                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.dtb_walker_cache.tags.avgOccs::total     0.914733                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.dtb_walker_cache.tags.occupanciesTaskId::1024           15                       # Occupied blocks per task id (Count)
system.cpu4.dtb_walker_cache.tags.ageTaskId_1024::0            3                       # Occupied blocks per task id, per block age (Count)
system.cpu4.dtb_walker_cache.tags.ageTaskId_1024::1            1                       # Occupied blocks per task id, per block age (Count)
system.cpu4.dtb_walker_cache.tags.ageTaskId_1024::2           10                       # Occupied blocks per task id, per block age (Count)
system.cpu4.dtb_walker_cache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu4.dtb_walker_cache.tags.ratioOccsTaskId::1024     0.937500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu4.dtb_walker_cache.tags.tagAccesses         1708                       # Number of tag accesses (Count)
system.cpu4.dtb_walker_cache.tags.dataAccesses         1708                       # Number of data accesses (Count)
system.cpu4.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    439238500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.exec_context.thread_0.numInsts       265916                       # Number of instructions committed (Count)
system.cpu4.exec_context.thread_0.numOps       495765                       # Number of ops (including micro ops) committed (Count)
system.cpu4.exec_context.thread_0.numIntAluAccesses       379747                       # Number of integer alu accesses (Count)
system.cpu4.exec_context.thread_0.numFpAluAccesses       141800                       # Number of float alu accesses (Count)
system.cpu4.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu4.exec_context.thread_0.numCallsReturns         9868                       # Number of times a function call or return occured (Count)
system.cpu4.exec_context.thread_0.numCondCtrlInsts        30555                       # Number of instructions that are conditional controls (Count)
system.cpu4.exec_context.thread_0.numIntInsts       379747                       # Number of integer instructions (Count)
system.cpu4.exec_context.thread_0.numFpInsts       141800                       # Number of float instructions (Count)
system.cpu4.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu4.exec_context.thread_0.numIntRegReads       452872                       # Number of times the integer registers were read (Count)
system.cpu4.exec_context.thread_0.numIntRegWrites       250016                       # Number of times the integer registers were written (Count)
system.cpu4.exec_context.thread_0.numFpRegReads       217000                       # Number of times the floating registers were read (Count)
system.cpu4.exec_context.thread_0.numFpRegWrites       129800                       # Number of times the floating registers were written (Count)
system.cpu4.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu4.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu4.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu4.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu4.exec_context.thread_0.numCCRegReads       203273                       # Number of times the CC registers were read (Count)
system.cpu4.exec_context.thread_0.numCCRegWrites       128855                       # Number of times the CC registers were written (Count)
system.cpu4.exec_context.thread_0.numMiscRegReads       192900                       # Number of times the Misc registers were read (Count)
system.cpu4.exec_context.thread_0.numMiscRegWrites         1818                       # Number of times the Misc registers were written (Count)
system.cpu4.exec_context.thread_0.numMemRefs       102647                       # Number of memory refs (Count)
system.cpu4.exec_context.thread_0.numLoadInsts        60675                       # Number of load instructions (Count)
system.cpu4.exec_context.thread_0.numStoreInsts        41972                       # Number of store instructions (Count)
system.cpu4.exec_context.thread_0.numIdleCycles 275570.870098                       # Number of idle cycles (Cycle)
system.cpu4.exec_context.thread_0.numBusyCycles 604608.129902                       # Number of busy cycles (Cycle)
system.cpu4.exec_context.thread_0.notIdleFraction     0.686915                       # Percentage of non-idle cycles (Ratio)
system.cpu4.exec_context.thread_0.idleFraction     0.313085                       # Percentage of idle cycles (Ratio)
system.cpu4.exec_context.thread_0.numBranches        42523                       # Number of branches fetched (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::No_OpClass          441      0.09%      0.09% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::IntAlu       309841     62.50%     62.58% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::IntMult          416      0.08%     62.67% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::IntDiv          137      0.03%     62.70% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::FloatAdd        23400      4.72%     67.42% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::FloatCmp            0      0.00%     67.42% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::FloatCvt            0      0.00%     67.42% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::FloatMult            0      0.00%     67.42% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0      0.00%     67.42% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::FloatDiv            0      0.00%     67.42% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::FloatMisc            0      0.00%     67.42% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     67.42% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdAdd            0      0.00%     67.42% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     67.42% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdAlu         2200      0.44%     67.86% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdCmp            0      0.00%     67.86% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdCvt            0      0.00%     67.86% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdMisc         7500      1.51%     69.37% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     69.37% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0      0.00%     69.37% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdShift            0      0.00%     69.37% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     69.37% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     69.37% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     69.37% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdFloatAdd        14700      2.97%     72.34% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     72.34% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0      0.00%     72.34% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdFloatCvt        16800      3.39%     75.73% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdFloatDiv          900      0.18%     75.91% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     75.91% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdFloatMult        16600      3.35%     79.26% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     79.26% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt          200      0.04%     79.30% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     79.30% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     79.30% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     79.30% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     79.30% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     79.30% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     79.30% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     79.30% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     79.30% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     79.30% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     79.30% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     79.30% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     79.30% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     79.30% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     79.30% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::MemRead        39474      7.96%     87.26% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::MemWrite        33072      6.67%     93.93% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::FloatMemRead        21200      4.28%     98.20% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::FloatMemWrite         8900      1.80%    100.00% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu4.exec_context.thread_0.statExecutedInstType::total       495781                       # Class of executed instruction. (Count)
system.cpu4.icache.demandHits::cpu4.inst       373275                       # number of demand (read+write) hits (Count)
system.cpu4.icache.demandHits::total           373275                       # number of demand (read+write) hits (Count)
system.cpu4.icache.overallHits::cpu4.inst       373275                       # number of overall hits (Count)
system.cpu4.icache.overallHits::total          373275                       # number of overall hits (Count)
system.cpu4.icache.demandMisses::cpu4.inst         1989                       # number of demand (read+write) misses (Count)
system.cpu4.icache.demandMisses::total           1989                       # number of demand (read+write) misses (Count)
system.cpu4.icache.overallMisses::cpu4.inst         1989                       # number of overall misses (Count)
system.cpu4.icache.overallMisses::total          1989                       # number of overall misses (Count)
system.cpu4.icache.demandAccesses::cpu4.inst       375264                       # number of demand (read+write) accesses (Count)
system.cpu4.icache.demandAccesses::total       375264                       # number of demand (read+write) accesses (Count)
system.cpu4.icache.overallAccesses::cpu4.inst       375264                       # number of overall (read+write) accesses (Count)
system.cpu4.icache.overallAccesses::total       375264                       # number of overall (read+write) accesses (Count)
system.cpu4.icache.demandMissRate::cpu4.inst     0.005300                       # miss rate for demand accesses (Ratio)
system.cpu4.icache.demandMissRate::total     0.005300                       # miss rate for demand accesses (Ratio)
system.cpu4.icache.overallMissRate::cpu4.inst     0.005300                       # miss rate for overall accesses (Ratio)
system.cpu4.icache.overallMissRate::total     0.005300                       # miss rate for overall accesses (Ratio)
system.cpu4.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu4.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu4.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu4.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu4.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.icache.writebacks::writebacks         1988                       # number of writebacks (Count)
system.cpu4.icache.writebacks::total             1988                       # number of writebacks (Count)
system.cpu4.icache.replacements                  1988                       # number of replacements (Count)
system.cpu4.icache.ReadReq.hits::cpu4.inst       373275                       # number of ReadReq hits (Count)
system.cpu4.icache.ReadReq.hits::total         373275                       # number of ReadReq hits (Count)
system.cpu4.icache.ReadReq.misses::cpu4.inst         1989                       # number of ReadReq misses (Count)
system.cpu4.icache.ReadReq.misses::total         1989                       # number of ReadReq misses (Count)
system.cpu4.icache.ReadReq.accesses::cpu4.inst       375264                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.icache.ReadReq.accesses::total       375264                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.icache.ReadReq.missRate::cpu4.inst     0.005300                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.icache.ReadReq.missRate::total     0.005300                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.icache.power_state.pwrStateResidencyTicks::UNDEFINED    439238500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.icache.tags.tagsInUse         1023.995597                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.icache.tags.totalRefs              368552                       # Total number of references to valid blocks. (Count)
system.cpu4.icache.tags.sampledRefs              1988                       # Sample count of references to valid blocks. (Count)
system.cpu4.icache.tags.avgRefs            185.388330                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.icache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.icache.tags.occupancies::cpu4.inst  1023.995597                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu4.icache.tags.avgOccs::cpu4.inst     0.999996                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.icache.tags.avgOccs::total       0.999996                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.icache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu4.icache.tags.ageTaskId_1024::0           14                       # Occupied blocks per task id, per block age (Count)
system.cpu4.icache.tags.ageTaskId_1024::1           10                       # Occupied blocks per task id, per block age (Count)
system.cpu4.icache.tags.ageTaskId_1024::2          925                       # Occupied blocks per task id, per block age (Count)
system.cpu4.icache.tags.ageTaskId_1024::3           62                       # Occupied blocks per task id, per block age (Count)
system.cpu4.icache.tags.ageTaskId_1024::4           13                       # Occupied blocks per task id, per block age (Count)
system.cpu4.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu4.icache.tags.tagAccesses            752517                       # Number of tag accesses (Count)
system.cpu4.icache.tags.dataAccesses           752517                       # Number of data accesses (Count)
system.cpu4.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    439238500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu4.itb_walker_cache.demandHits::cpu4.mmu.itb.walker          205                       # number of demand (read+write) hits (Count)
system.cpu4.itb_walker_cache.demandHits::total          205                       # number of demand (read+write) hits (Count)
system.cpu4.itb_walker_cache.overallHits::cpu4.mmu.itb.walker          205                       # number of overall hits (Count)
system.cpu4.itb_walker_cache.overallHits::total          205                       # number of overall hits (Count)
system.cpu4.itb_walker_cache.demandMisses::cpu4.mmu.itb.walker          243                       # number of demand (read+write) misses (Count)
system.cpu4.itb_walker_cache.demandMisses::total          243                       # number of demand (read+write) misses (Count)
system.cpu4.itb_walker_cache.overallMisses::cpu4.mmu.itb.walker          243                       # number of overall misses (Count)
system.cpu4.itb_walker_cache.overallMisses::total          243                       # number of overall misses (Count)
system.cpu4.itb_walker_cache.demandAccesses::cpu4.mmu.itb.walker          448                       # number of demand (read+write) accesses (Count)
system.cpu4.itb_walker_cache.demandAccesses::total          448                       # number of demand (read+write) accesses (Count)
system.cpu4.itb_walker_cache.overallAccesses::cpu4.mmu.itb.walker          448                       # number of overall (read+write) accesses (Count)
system.cpu4.itb_walker_cache.overallAccesses::total          448                       # number of overall (read+write) accesses (Count)
system.cpu4.itb_walker_cache.demandMissRate::cpu4.mmu.itb.walker     0.542411                       # miss rate for demand accesses (Ratio)
system.cpu4.itb_walker_cache.demandMissRate::total     0.542411                       # miss rate for demand accesses (Ratio)
system.cpu4.itb_walker_cache.overallMissRate::cpu4.mmu.itb.walker     0.542411                       # miss rate for overall accesses (Ratio)
system.cpu4.itb_walker_cache.overallMissRate::total     0.542411                       # miss rate for overall accesses (Ratio)
system.cpu4.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu4.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu4.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu4.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu4.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.itb_walker_cache.replacements          241                       # number of replacements (Count)
system.cpu4.itb_walker_cache.ReadReq.hits::cpu4.mmu.itb.walker          205                       # number of ReadReq hits (Count)
system.cpu4.itb_walker_cache.ReadReq.hits::total          205                       # number of ReadReq hits (Count)
system.cpu4.itb_walker_cache.ReadReq.misses::cpu4.mmu.itb.walker          243                       # number of ReadReq misses (Count)
system.cpu4.itb_walker_cache.ReadReq.misses::total          243                       # number of ReadReq misses (Count)
system.cpu4.itb_walker_cache.ReadReq.accesses::cpu4.mmu.itb.walker          448                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.itb_walker_cache.ReadReq.accesses::total          448                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.itb_walker_cache.ReadReq.missRate::cpu4.mmu.itb.walker     0.542411                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.itb_walker_cache.ReadReq.missRate::total     0.542411                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    439238500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.itb_walker_cache.tags.tagsInUse    14.999086                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.itb_walker_cache.tags.totalRefs          333                       # Total number of references to valid blocks. (Count)
system.cpu4.itb_walker_cache.tags.sampledRefs          243                       # Sample count of references to valid blocks. (Count)
system.cpu4.itb_walker_cache.tags.avgRefs     1.370370                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.itb_walker_cache.tags.occupancies::cpu4.mmu.itb.walker    14.999086                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu4.itb_walker_cache.tags.avgOccs::cpu4.mmu.itb.walker     0.937443                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.itb_walker_cache.tags.avgOccs::total     0.937443                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.itb_walker_cache.tags.occupanciesTaskId::1024           15                       # Occupied blocks per task id (Count)
system.cpu4.itb_walker_cache.tags.ageTaskId_1024::0            1                       # Occupied blocks per task id, per block age (Count)
system.cpu4.itb_walker_cache.tags.ageTaskId_1024::2           14                       # Occupied blocks per task id, per block age (Count)
system.cpu4.itb_walker_cache.tags.ratioOccsTaskId::1024     0.937500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu4.itb_walker_cache.tags.tagAccesses         1139                       # Number of tag accesses (Count)
system.cpu4.itb_walker_cache.tags.dataAccesses         1139                       # Number of data accesses (Count)
system.cpu4.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    439238500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.mmu.dtb.rdAccesses                  60645                       # TLB accesses on read requests (Count)
system.cpu4.mmu.dtb.wrAccesses                  41964                       # TLB accesses on write requests (Count)
system.cpu4.mmu.dtb.rdMisses                      104                       # TLB misses on read requests (Count)
system.cpu4.mmu.dtb.wrMisses                       63                       # TLB misses on write requests (Count)
system.cpu4.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    439238500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu4.mmu.itb.wrAccesses                 375266                       # TLB accesses on write requests (Count)
system.cpu4.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu4.mmu.itb.wrMisses                      112                       # TLB misses on write requests (Count)
system.cpu4.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    439238500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.power_state.numTransitions              2                       # Number of power state transitions (Count)
system.cpu4.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::mean    137519000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::min_value    137519000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::max_value    137519000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.pwrStateResidencyTicks::ON    301719500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.power_state.pwrStateResidencyTicks::CLK_GATED    137519000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu4.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu4.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu5.numCycles                          877077                       # Number of cpu cycles simulated (Cycle)
system.cpu5.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu5.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu5.dcache.demandHits::cpu5.data        97019                       # number of demand (read+write) hits (Count)
system.cpu5.dcache.demandHits::total            97019                       # number of demand (read+write) hits (Count)
system.cpu5.dcache.overallHits::cpu5.data        97024                       # number of overall hits (Count)
system.cpu5.dcache.overallHits::total           97024                       # number of overall hits (Count)
system.cpu5.dcache.demandMisses::cpu5.data          802                       # number of demand (read+write) misses (Count)
system.cpu5.dcache.demandMisses::total            802                       # number of demand (read+write) misses (Count)
system.cpu5.dcache.overallMisses::cpu5.data          803                       # number of overall misses (Count)
system.cpu5.dcache.overallMisses::total           803                       # number of overall misses (Count)
system.cpu5.dcache.demandAccesses::cpu5.data        97821                       # number of demand (read+write) accesses (Count)
system.cpu5.dcache.demandAccesses::total        97821                       # number of demand (read+write) accesses (Count)
system.cpu5.dcache.overallAccesses::cpu5.data        97827                       # number of overall (read+write) accesses (Count)
system.cpu5.dcache.overallAccesses::total        97827                       # number of overall (read+write) accesses (Count)
system.cpu5.dcache.demandMissRate::cpu5.data     0.008199                       # miss rate for demand accesses (Ratio)
system.cpu5.dcache.demandMissRate::total     0.008199                       # miss rate for demand accesses (Ratio)
system.cpu5.dcache.overallMissRate::cpu5.data     0.008208                       # miss rate for overall accesses (Ratio)
system.cpu5.dcache.overallMissRate::total     0.008208                       # miss rate for overall accesses (Ratio)
system.cpu5.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu5.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu5.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu5.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu5.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dcache.writebacks::writebacks            5                       # number of writebacks (Count)
system.cpu5.dcache.writebacks::total                5                       # number of writebacks (Count)
system.cpu5.dcache.replacements                    10                       # number of replacements (Count)
system.cpu5.dcache.LockedRMWReadReq.hits::cpu5.data          165                       # number of LockedRMWReadReq hits (Count)
system.cpu5.dcache.LockedRMWReadReq.hits::total          165                       # number of LockedRMWReadReq hits (Count)
system.cpu5.dcache.LockedRMWReadReq.misses::cpu5.data          134                       # number of LockedRMWReadReq misses (Count)
system.cpu5.dcache.LockedRMWReadReq.misses::total          134                       # number of LockedRMWReadReq misses (Count)
system.cpu5.dcache.LockedRMWReadReq.accesses::cpu5.data          299                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.LockedRMWReadReq.accesses::total          299                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.LockedRMWReadReq.missRate::cpu5.data     0.448161                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu5.dcache.LockedRMWReadReq.missRate::total     0.448161                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu5.dcache.LockedRMWWriteReq.hits::cpu5.data          299                       # number of LockedRMWWriteReq hits (Count)
system.cpu5.dcache.LockedRMWWriteReq.hits::total          299                       # number of LockedRMWWriteReq hits (Count)
system.cpu5.dcache.LockedRMWWriteReq.accesses::cpu5.data          299                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.LockedRMWWriteReq.accesses::total          299                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.ReadReq.hits::cpu5.data        67833                       # number of ReadReq hits (Count)
system.cpu5.dcache.ReadReq.hits::total          67833                       # number of ReadReq hits (Count)
system.cpu5.dcache.ReadReq.misses::cpu5.data          401                       # number of ReadReq misses (Count)
system.cpu5.dcache.ReadReq.misses::total          401                       # number of ReadReq misses (Count)
system.cpu5.dcache.ReadReq.accesses::cpu5.data        68234                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.ReadReq.accesses::total        68234                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.ReadReq.missRate::cpu5.data     0.005877                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.dcache.ReadReq.missRate::total     0.005877                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.dcache.SoftPFReq.hits::cpu5.data            5                       # number of SoftPFReq hits (Count)
system.cpu5.dcache.SoftPFReq.hits::total            5                       # number of SoftPFReq hits (Count)
system.cpu5.dcache.SoftPFReq.misses::cpu5.data            1                       # number of SoftPFReq misses (Count)
system.cpu5.dcache.SoftPFReq.misses::total            1                       # number of SoftPFReq misses (Count)
system.cpu5.dcache.SoftPFReq.accesses::cpu5.data            6                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu5.dcache.SoftPFReq.accesses::total            6                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu5.dcache.SoftPFReq.missRate::cpu5.data     0.166667                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu5.dcache.SoftPFReq.missRate::total     0.166667                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu5.dcache.WriteReq.hits::cpu5.data        29186                       # number of WriteReq hits (Count)
system.cpu5.dcache.WriteReq.hits::total         29186                       # number of WriteReq hits (Count)
system.cpu5.dcache.WriteReq.misses::cpu5.data          401                       # number of WriteReq misses (Count)
system.cpu5.dcache.WriteReq.misses::total          401                       # number of WriteReq misses (Count)
system.cpu5.dcache.WriteReq.accesses::cpu5.data        29587                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.WriteReq.accesses::total        29587                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.WriteReq.missRate::cpu5.data     0.013553                       # miss rate for WriteReq accesses (Ratio)
system.cpu5.dcache.WriteReq.missRate::total     0.013553                       # miss rate for WriteReq accesses (Ratio)
system.cpu5.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    439238500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.dcache.tags.tagsInUse         9036.136869                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.dcache.tags.totalRefs                4464                       # Total number of references to valid blocks. (Count)
system.cpu5.dcache.tags.sampledRefs               444                       # Sample count of references to valid blocks. (Count)
system.cpu5.dcache.tags.avgRefs             10.054054                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.dcache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.dcache.tags.occupancies::cpu5.data  9036.136869                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu5.dcache.tags.avgOccs::cpu5.data     0.551522                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.dcache.tags.avgOccs::total       0.551522                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.dcache.tags.occupanciesTaskId::1024         9214                       # Occupied blocks per task id (Count)
system.cpu5.dcache.tags.ageTaskId_1024::0           21                       # Occupied blocks per task id, per block age (Count)
system.cpu5.dcache.tags.ageTaskId_1024::1           95                       # Occupied blocks per task id, per block age (Count)
system.cpu5.dcache.tags.ageTaskId_1024::2          365                       # Occupied blocks per task id, per block age (Count)
system.cpu5.dcache.tags.ageTaskId_1024::3         3367                       # Occupied blocks per task id, per block age (Count)
system.cpu5.dcache.tags.ageTaskId_1024::4         5366                       # Occupied blocks per task id, per block age (Count)
system.cpu5.dcache.tags.ratioOccsTaskId::1024     0.562378                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu5.dcache.tags.tagAccesses            788154                       # Number of tag accesses (Count)
system.cpu5.dcache.tags.dataAccesses           788154                       # Number of data accesses (Count)
system.cpu5.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    439238500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.dtb_walker_cache.demandHits::cpu5.mmu.dtb.walker          171                       # number of demand (read+write) hits (Count)
system.cpu5.dtb_walker_cache.demandHits::total          171                       # number of demand (read+write) hits (Count)
system.cpu5.dtb_walker_cache.overallHits::cpu5.mmu.dtb.walker          171                       # number of overall hits (Count)
system.cpu5.dtb_walker_cache.overallHits::total          171                       # number of overall hits (Count)
system.cpu5.dtb_walker_cache.demandMisses::cpu5.mmu.dtb.walker          217                       # number of demand (read+write) misses (Count)
system.cpu5.dtb_walker_cache.demandMisses::total          217                       # number of demand (read+write) misses (Count)
system.cpu5.dtb_walker_cache.overallMisses::cpu5.mmu.dtb.walker          217                       # number of overall misses (Count)
system.cpu5.dtb_walker_cache.overallMisses::total          217                       # number of overall misses (Count)
system.cpu5.dtb_walker_cache.demandAccesses::cpu5.mmu.dtb.walker          388                       # number of demand (read+write) accesses (Count)
system.cpu5.dtb_walker_cache.demandAccesses::total          388                       # number of demand (read+write) accesses (Count)
system.cpu5.dtb_walker_cache.overallAccesses::cpu5.mmu.dtb.walker          388                       # number of overall (read+write) accesses (Count)
system.cpu5.dtb_walker_cache.overallAccesses::total          388                       # number of overall (read+write) accesses (Count)
system.cpu5.dtb_walker_cache.demandMissRate::cpu5.mmu.dtb.walker     0.559278                       # miss rate for demand accesses (Ratio)
system.cpu5.dtb_walker_cache.demandMissRate::total     0.559278                       # miss rate for demand accesses (Ratio)
system.cpu5.dtb_walker_cache.overallMissRate::cpu5.mmu.dtb.walker     0.559278                       # miss rate for overall accesses (Ratio)
system.cpu5.dtb_walker_cache.overallMissRate::total     0.559278                       # miss rate for overall accesses (Ratio)
system.cpu5.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu5.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu5.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu5.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu5.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dtb_walker_cache.replacements          207                       # number of replacements (Count)
system.cpu5.dtb_walker_cache.ReadReq.hits::cpu5.mmu.dtb.walker          171                       # number of ReadReq hits (Count)
system.cpu5.dtb_walker_cache.ReadReq.hits::total          171                       # number of ReadReq hits (Count)
system.cpu5.dtb_walker_cache.ReadReq.misses::cpu5.mmu.dtb.walker          217                       # number of ReadReq misses (Count)
system.cpu5.dtb_walker_cache.ReadReq.misses::total          217                       # number of ReadReq misses (Count)
system.cpu5.dtb_walker_cache.ReadReq.accesses::cpu5.mmu.dtb.walker          388                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.dtb_walker_cache.ReadReq.accesses::total          388                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.dtb_walker_cache.ReadReq.missRate::cpu5.mmu.dtb.walker     0.559278                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.dtb_walker_cache.ReadReq.missRate::total     0.559278                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    439238500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.dtb_walker_cache.tags.tagsInUse    10.206348                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.dtb_walker_cache.tags.totalRefs          224                       # Total number of references to valid blocks. (Count)
system.cpu5.dtb_walker_cache.tags.sampledRefs          211                       # Sample count of references to valid blocks. (Count)
system.cpu5.dtb_walker_cache.tags.avgRefs     1.061611                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.dtb_walker_cache.tags.occupancies::cpu5.mmu.dtb.walker    10.206348                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu5.dtb_walker_cache.tags.avgOccs::cpu5.mmu.dtb.walker     0.637897                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.dtb_walker_cache.tags.avgOccs::total     0.637897                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.dtb_walker_cache.tags.occupanciesTaskId::1024           12                       # Occupied blocks per task id (Count)
system.cpu5.dtb_walker_cache.tags.ageTaskId_1024::1            1                       # Occupied blocks per task id, per block age (Count)
system.cpu5.dtb_walker_cache.tags.ageTaskId_1024::2            9                       # Occupied blocks per task id, per block age (Count)
system.cpu5.dtb_walker_cache.tags.ageTaskId_1024::3            2                       # Occupied blocks per task id, per block age (Count)
system.cpu5.dtb_walker_cache.tags.ratioOccsTaskId::1024     0.750000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu5.dtb_walker_cache.tags.tagAccesses          993                       # Number of tag accesses (Count)
system.cpu5.dtb_walker_cache.tags.dataAccesses          993                       # Number of data accesses (Count)
system.cpu5.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    439238500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.exec_context.thread_0.numInsts       305024                       # Number of instructions committed (Count)
system.cpu5.exec_context.thread_0.numOps       564452                       # Number of ops (including micro ops) committed (Count)
system.cpu5.exec_context.thread_0.numIntAluAccesses       334550                       # Number of integer alu accesses (Count)
system.cpu5.exec_context.thread_0.numFpAluAccesses       291809                       # Number of float alu accesses (Count)
system.cpu5.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu5.exec_context.thread_0.numCallsReturns        11928                       # Number of times a function call or return occured (Count)
system.cpu5.exec_context.thread_0.numCondCtrlInsts        21585                       # Number of instructions that are conditional controls (Count)
system.cpu5.exec_context.thread_0.numIntInsts       334550                       # Number of integer instructions (Count)
system.cpu5.exec_context.thread_0.numFpInsts       291809                       # Number of float instructions (Count)
system.cpu5.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu5.exec_context.thread_0.numIntRegReads       356885                       # Number of times the integer registers were read (Count)
system.cpu5.exec_context.thread_0.numIntRegWrites       211257                       # Number of times the integer registers were written (Count)
system.cpu5.exec_context.thread_0.numFpRegReads       449200                       # Number of times the floating registers were read (Count)
system.cpu5.exec_context.thread_0.numFpRegWrites       268105                       # Number of times the floating registers were written (Count)
system.cpu5.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu5.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu5.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu5.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu5.exec_context.thread_0.numCCRegReads       148215                       # Number of times the CC registers were read (Count)
system.cpu5.exec_context.thread_0.numCCRegWrites       109725                       # Number of times the CC registers were written (Count)
system.cpu5.exec_context.thread_0.numMiscRegReads       186290                       # Number of times the Misc registers were read (Count)
system.cpu5.exec_context.thread_0.numMiscRegWrites         1014                       # Number of times the Misc registers were written (Count)
system.cpu5.exec_context.thread_0.numMemRefs        98461                       # Number of memory refs (Count)
system.cpu5.exec_context.thread_0.numLoadInsts        68561                       # Number of load instructions (Count)
system.cpu5.exec_context.thread_0.numStoreInsts        29900                       # Number of store instructions (Count)
system.cpu5.exec_context.thread_0.numIdleCycles 180842.339048                       # Number of idle cycles (Cycle)
system.cpu5.exec_context.thread_0.numBusyCycles 696234.660952                       # Number of busy cycles (Cycle)
system.cpu5.exec_context.thread_0.notIdleFraction     0.793812                       # Percentage of non-idle cycles (Ratio)
system.cpu5.exec_context.thread_0.idleFraction     0.206188                       # Percentage of idle cycles (Ratio)
system.cpu5.exec_context.thread_0.numBranches        34208                       # Number of branches fetched (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::No_OpClass           83      0.01%      0.01% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::IntAlu       296537     52.54%     52.55% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::IntMult           54      0.01%     52.56% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::IntDiv           26      0.00%     52.56% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::FloatAdd        47805      8.47%     61.03% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::FloatCmp            0      0.00%     61.03% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::FloatCvt            0      0.00%     61.03% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::FloatMult            0      0.00%     61.03% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0      0.00%     61.03% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::FloatDiv            0      0.00%     61.03% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::FloatMisc            0      0.00%     61.03% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     61.03% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdAdd            0      0.00%     61.03% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     61.03% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdAlu         3800      0.67%     61.71% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdCmp            0      0.00%     61.71% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdCvt            0      0.00%     61.71% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdMisc        15200      2.69%     64.40% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     64.40% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0      0.00%     64.40% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdShift            0      0.00%     64.40% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     64.40% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     64.40% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     64.40% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdFloatAdd        31300      5.55%     69.94% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     69.94% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0      0.00%     69.94% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdFloatCvt        33600      5.95%     75.90% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdFloatDiv         2000      0.35%     76.25% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     76.25% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdFloatMult        35200      6.24%     82.49% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     82.49% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt          400      0.07%     82.56% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     82.56% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     82.56% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     82.56% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     82.56% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     82.56% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     82.56% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     82.56% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     82.56% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     82.56% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     82.56% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     82.56% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     82.56% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     82.56% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     82.56% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::MemRead        24547      4.35%     86.91% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::MemWrite        12200      2.16%     89.07% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::FloatMemRead        44004      7.80%     96.86% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::FloatMemWrite        17700      3.14%    100.00% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu5.exec_context.thread_0.statExecutedInstType::total       564456                       # Class of executed instruction. (Count)
system.cpu5.icache.demandHits::cpu5.inst       438110                       # number of demand (read+write) hits (Count)
system.cpu5.icache.demandHits::total           438110                       # number of demand (read+write) hits (Count)
system.cpu5.icache.overallHits::cpu5.inst       438110                       # number of overall hits (Count)
system.cpu5.icache.overallHits::total          438110                       # number of overall hits (Count)
system.cpu5.icache.demandMisses::cpu5.inst          472                       # number of demand (read+write) misses (Count)
system.cpu5.icache.demandMisses::total            472                       # number of demand (read+write) misses (Count)
system.cpu5.icache.overallMisses::cpu5.inst          472                       # number of overall misses (Count)
system.cpu5.icache.overallMisses::total           472                       # number of overall misses (Count)
system.cpu5.icache.demandAccesses::cpu5.inst       438582                       # number of demand (read+write) accesses (Count)
system.cpu5.icache.demandAccesses::total       438582                       # number of demand (read+write) accesses (Count)
system.cpu5.icache.overallAccesses::cpu5.inst       438582                       # number of overall (read+write) accesses (Count)
system.cpu5.icache.overallAccesses::total       438582                       # number of overall (read+write) accesses (Count)
system.cpu5.icache.demandMissRate::cpu5.inst     0.001076                       # miss rate for demand accesses (Ratio)
system.cpu5.icache.demandMissRate::total     0.001076                       # miss rate for demand accesses (Ratio)
system.cpu5.icache.overallMissRate::cpu5.inst     0.001076                       # miss rate for overall accesses (Ratio)
system.cpu5.icache.overallMissRate::total     0.001076                       # miss rate for overall accesses (Ratio)
system.cpu5.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu5.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu5.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu5.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu5.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.icache.writebacks::writebacks          472                       # number of writebacks (Count)
system.cpu5.icache.writebacks::total              472                       # number of writebacks (Count)
system.cpu5.icache.replacements                   472                       # number of replacements (Count)
system.cpu5.icache.ReadReq.hits::cpu5.inst       438110                       # number of ReadReq hits (Count)
system.cpu5.icache.ReadReq.hits::total         438110                       # number of ReadReq hits (Count)
system.cpu5.icache.ReadReq.misses::cpu5.inst          472                       # number of ReadReq misses (Count)
system.cpu5.icache.ReadReq.misses::total          472                       # number of ReadReq misses (Count)
system.cpu5.icache.ReadReq.accesses::cpu5.inst       438582                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.icache.ReadReq.accesses::total       438582                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.icache.ReadReq.missRate::cpu5.inst     0.001076                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.icache.ReadReq.missRate::total     0.001076                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.icache.power_state.pwrStateResidencyTicks::UNDEFINED    439238500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.icache.tags.tagsInUse                1024                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.icache.tags.totalRefs              134128                       # Total number of references to valid blocks. (Count)
system.cpu5.icache.tags.sampledRefs               472                       # Sample count of references to valid blocks. (Count)
system.cpu5.icache.tags.avgRefs            284.169492                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.icache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.icache.tags.occupancies::cpu5.inst         1024                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu5.icache.tags.avgOccs::cpu5.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.icache.tags.avgOccs::total              1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.icache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu5.icache.tags.ageTaskId_1024::0           29                       # Occupied blocks per task id, per block age (Count)
system.cpu5.icache.tags.ageTaskId_1024::1           40                       # Occupied blocks per task id, per block age (Count)
system.cpu5.icache.tags.ageTaskId_1024::2          459                       # Occupied blocks per task id, per block age (Count)
system.cpu5.icache.tags.ageTaskId_1024::3          490                       # Occupied blocks per task id, per block age (Count)
system.cpu5.icache.tags.ageTaskId_1024::4            6                       # Occupied blocks per task id, per block age (Count)
system.cpu5.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu5.icache.tags.tagAccesses            877636                       # Number of tag accesses (Count)
system.cpu5.icache.tags.dataAccesses           877636                       # Number of data accesses (Count)
system.cpu5.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    439238500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu5.itb_walker_cache.demandHits::cpu5.mmu.itb.walker           55                       # number of demand (read+write) hits (Count)
system.cpu5.itb_walker_cache.demandHits::total           55                       # number of demand (read+write) hits (Count)
system.cpu5.itb_walker_cache.overallHits::cpu5.mmu.itb.walker           55                       # number of overall hits (Count)
system.cpu5.itb_walker_cache.overallHits::total           55                       # number of overall hits (Count)
system.cpu5.itb_walker_cache.demandMisses::cpu5.mmu.itb.walker          125                       # number of demand (read+write) misses (Count)
system.cpu5.itb_walker_cache.demandMisses::total          125                       # number of demand (read+write) misses (Count)
system.cpu5.itb_walker_cache.overallMisses::cpu5.mmu.itb.walker          125                       # number of overall misses (Count)
system.cpu5.itb_walker_cache.overallMisses::total          125                       # number of overall misses (Count)
system.cpu5.itb_walker_cache.demandAccesses::cpu5.mmu.itb.walker          180                       # number of demand (read+write) accesses (Count)
system.cpu5.itb_walker_cache.demandAccesses::total          180                       # number of demand (read+write) accesses (Count)
system.cpu5.itb_walker_cache.overallAccesses::cpu5.mmu.itb.walker          180                       # number of overall (read+write) accesses (Count)
system.cpu5.itb_walker_cache.overallAccesses::total          180                       # number of overall (read+write) accesses (Count)
system.cpu5.itb_walker_cache.demandMissRate::cpu5.mmu.itb.walker     0.694444                       # miss rate for demand accesses (Ratio)
system.cpu5.itb_walker_cache.demandMissRate::total     0.694444                       # miss rate for demand accesses (Ratio)
system.cpu5.itb_walker_cache.overallMissRate::cpu5.mmu.itb.walker     0.694444                       # miss rate for overall accesses (Ratio)
system.cpu5.itb_walker_cache.overallMissRate::total     0.694444                       # miss rate for overall accesses (Ratio)
system.cpu5.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu5.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu5.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu5.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu5.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.itb_walker_cache.replacements          117                       # number of replacements (Count)
system.cpu5.itb_walker_cache.ReadReq.hits::cpu5.mmu.itb.walker           55                       # number of ReadReq hits (Count)
system.cpu5.itb_walker_cache.ReadReq.hits::total           55                       # number of ReadReq hits (Count)
system.cpu5.itb_walker_cache.ReadReq.misses::cpu5.mmu.itb.walker          125                       # number of ReadReq misses (Count)
system.cpu5.itb_walker_cache.ReadReq.misses::total          125                       # number of ReadReq misses (Count)
system.cpu5.itb_walker_cache.ReadReq.accesses::cpu5.mmu.itb.walker          180                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.itb_walker_cache.ReadReq.accesses::total          180                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.itb_walker_cache.ReadReq.missRate::cpu5.mmu.itb.walker     0.694444                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.itb_walker_cache.ReadReq.missRate::total     0.694444                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    439238500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.itb_walker_cache.tags.tagsInUse     8.955225                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.itb_walker_cache.tags.totalRefs          119                       # Total number of references to valid blocks. (Count)
system.cpu5.itb_walker_cache.tags.sampledRefs          119                       # Sample count of references to valid blocks. (Count)
system.cpu5.itb_walker_cache.tags.avgRefs            1                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.itb_walker_cache.tags.occupancies::cpu5.mmu.itb.walker     8.955225                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu5.itb_walker_cache.tags.avgOccs::cpu5.mmu.itb.walker     0.559702                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.itb_walker_cache.tags.avgOccs::total     0.559702                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.itb_walker_cache.tags.occupanciesTaskId::1024           10                       # Occupied blocks per task id (Count)
system.cpu5.itb_walker_cache.tags.ageTaskId_1024::1            1                       # Occupied blocks per task id, per block age (Count)
system.cpu5.itb_walker_cache.tags.ageTaskId_1024::2            7                       # Occupied blocks per task id, per block age (Count)
system.cpu5.itb_walker_cache.tags.ageTaskId_1024::3            2                       # Occupied blocks per task id, per block age (Count)
system.cpu5.itb_walker_cache.tags.ratioOccsTaskId::1024     0.625000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu5.itb_walker_cache.tags.tagAccesses          485                       # Number of tag accesses (Count)
system.cpu5.itb_walker_cache.tags.dataAccesses          485                       # Number of data accesses (Count)
system.cpu5.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    439238500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.mmu.dtb.rdAccesses                  68553                       # TLB accesses on read requests (Count)
system.cpu5.mmu.dtb.wrAccesses                  29903                       # TLB accesses on write requests (Count)
system.cpu5.mmu.dtb.rdMisses                       82                       # TLB misses on read requests (Count)
system.cpu5.mmu.dtb.wrMisses                       15                       # TLB misses on write requests (Count)
system.cpu5.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    439238500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu5.mmu.itb.wrAccesses                 438584                       # TLB accesses on write requests (Count)
system.cpu5.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu5.mmu.itb.wrMisses                       45                       # TLB misses on write requests (Count)
system.cpu5.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    439238500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.power_state.numTransitions             19                       # Number of power state transitions (Count)
system.cpu5.power_state.ticksClkGated::samples           10                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::mean      9056550                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::stdev 18475751.511478                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::1000-5e+10           10    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::min_value        41000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::max_value     61251500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::total           10                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.pwrStateResidencyTicks::ON    348673000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.power_state.pwrStateResidencyTicks::CLK_GATED     90565500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu5.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu5.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu6.numCycles                          520056                       # Number of cpu cycles simulated (Cycle)
system.cpu6.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu6.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu6.dcache.demandHits::cpu6.data        48287                       # number of demand (read+write) hits (Count)
system.cpu6.dcache.demandHits::total            48287                       # number of demand (read+write) hits (Count)
system.cpu6.dcache.overallHits::cpu6.data        48287                       # number of overall hits (Count)
system.cpu6.dcache.overallHits::total           48287                       # number of overall hits (Count)
system.cpu6.dcache.demandMisses::cpu6.data          529                       # number of demand (read+write) misses (Count)
system.cpu6.dcache.demandMisses::total            529                       # number of demand (read+write) misses (Count)
system.cpu6.dcache.overallMisses::cpu6.data          529                       # number of overall misses (Count)
system.cpu6.dcache.overallMisses::total           529                       # number of overall misses (Count)
system.cpu6.dcache.demandAccesses::cpu6.data        48816                       # number of demand (read+write) accesses (Count)
system.cpu6.dcache.demandAccesses::total        48816                       # number of demand (read+write) accesses (Count)
system.cpu6.dcache.overallAccesses::cpu6.data        48816                       # number of overall (read+write) accesses (Count)
system.cpu6.dcache.overallAccesses::total        48816                       # number of overall (read+write) accesses (Count)
system.cpu6.dcache.demandMissRate::cpu6.data     0.010837                       # miss rate for demand accesses (Ratio)
system.cpu6.dcache.demandMissRate::total     0.010837                       # miss rate for demand accesses (Ratio)
system.cpu6.dcache.overallMissRate::cpu6.data     0.010837                       # miss rate for overall accesses (Ratio)
system.cpu6.dcache.overallMissRate::total     0.010837                       # miss rate for overall accesses (Ratio)
system.cpu6.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu6.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu6.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu6.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu6.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dcache.writebacks::writebacks           37                       # number of writebacks (Count)
system.cpu6.dcache.writebacks::total               37                       # number of writebacks (Count)
system.cpu6.dcache.replacements                    54                       # number of replacements (Count)
system.cpu6.dcache.LockedRMWReadReq.hits::cpu6.data           97                       # number of LockedRMWReadReq hits (Count)
system.cpu6.dcache.LockedRMWReadReq.hits::total           97                       # number of LockedRMWReadReq hits (Count)
system.cpu6.dcache.LockedRMWReadReq.misses::cpu6.data           78                       # number of LockedRMWReadReq misses (Count)
system.cpu6.dcache.LockedRMWReadReq.misses::total           78                       # number of LockedRMWReadReq misses (Count)
system.cpu6.dcache.LockedRMWReadReq.accesses::cpu6.data          175                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.LockedRMWReadReq.accesses::total          175                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.LockedRMWReadReq.missRate::cpu6.data     0.445714                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu6.dcache.LockedRMWReadReq.missRate::total     0.445714                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu6.dcache.LockedRMWWriteReq.hits::cpu6.data          175                       # number of LockedRMWWriteReq hits (Count)
system.cpu6.dcache.LockedRMWWriteReq.hits::total          175                       # number of LockedRMWWriteReq hits (Count)
system.cpu6.dcache.LockedRMWWriteReq.accesses::cpu6.data          175                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.LockedRMWWriteReq.accesses::total          175                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.ReadReq.hits::cpu6.data        33250                       # number of ReadReq hits (Count)
system.cpu6.dcache.ReadReq.hits::total          33250                       # number of ReadReq hits (Count)
system.cpu6.dcache.ReadReq.misses::cpu6.data          230                       # number of ReadReq misses (Count)
system.cpu6.dcache.ReadReq.misses::total          230                       # number of ReadReq misses (Count)
system.cpu6.dcache.ReadReq.accesses::cpu6.data        33480                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.ReadReq.accesses::total        33480                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.ReadReq.missRate::cpu6.data     0.006870                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.dcache.ReadReq.missRate::total     0.006870                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.dcache.WriteReq.hits::cpu6.data        15037                       # number of WriteReq hits (Count)
system.cpu6.dcache.WriteReq.hits::total         15037                       # number of WriteReq hits (Count)
system.cpu6.dcache.WriteReq.misses::cpu6.data          299                       # number of WriteReq misses (Count)
system.cpu6.dcache.WriteReq.misses::total          299                       # number of WriteReq misses (Count)
system.cpu6.dcache.WriteReq.accesses::cpu6.data        15336                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.WriteReq.accesses::total        15336                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.WriteReq.missRate::cpu6.data     0.019497                       # miss rate for WriteReq accesses (Ratio)
system.cpu6.dcache.WriteReq.missRate::total     0.019497                       # miss rate for WriteReq accesses (Ratio)
system.cpu6.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    439238500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.dcache.tags.tagsInUse        13263.562855                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.dcache.tags.totalRefs               13186                       # Total number of references to valid blocks. (Count)
system.cpu6.dcache.tags.sampledRefs               907                       # Sample count of references to valid blocks. (Count)
system.cpu6.dcache.tags.avgRefs             14.538037                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.dcache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.dcache.tags.occupancies::cpu6.data 13263.562855                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu6.dcache.tags.avgOccs::cpu6.data     0.809544                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.dcache.tags.avgOccs::total       0.809544                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.dcache.tags.occupanciesTaskId::1024        13249                       # Occupied blocks per task id (Count)
system.cpu6.dcache.tags.ageTaskId_1024::2          487                       # Occupied blocks per task id, per block age (Count)
system.cpu6.dcache.tags.ageTaskId_1024::3         5621                       # Occupied blocks per task id, per block age (Count)
system.cpu6.dcache.tags.ageTaskId_1024::4         7141                       # Occupied blocks per task id, per block age (Count)
system.cpu6.dcache.tags.ratioOccsTaskId::1024     0.808655                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu6.dcache.tags.tagAccesses            393836                       # Number of tag accesses (Count)
system.cpu6.dcache.tags.dataAccesses           393836                       # Number of data accesses (Count)
system.cpu6.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    439238500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.dtb_walker_cache.demandHits::cpu6.mmu.dtb.walker           80                       # number of demand (read+write) hits (Count)
system.cpu6.dtb_walker_cache.demandHits::total           80                       # number of demand (read+write) hits (Count)
system.cpu6.dtb_walker_cache.overallHits::cpu6.mmu.dtb.walker           80                       # number of overall hits (Count)
system.cpu6.dtb_walker_cache.overallHits::total           80                       # number of overall hits (Count)
system.cpu6.dtb_walker_cache.demandMisses::cpu6.mmu.dtb.walker          104                       # number of demand (read+write) misses (Count)
system.cpu6.dtb_walker_cache.demandMisses::total          104                       # number of demand (read+write) misses (Count)
system.cpu6.dtb_walker_cache.overallMisses::cpu6.mmu.dtb.walker          104                       # number of overall misses (Count)
system.cpu6.dtb_walker_cache.overallMisses::total          104                       # number of overall misses (Count)
system.cpu6.dtb_walker_cache.demandAccesses::cpu6.mmu.dtb.walker          184                       # number of demand (read+write) accesses (Count)
system.cpu6.dtb_walker_cache.demandAccesses::total          184                       # number of demand (read+write) accesses (Count)
system.cpu6.dtb_walker_cache.overallAccesses::cpu6.mmu.dtb.walker          184                       # number of overall (read+write) accesses (Count)
system.cpu6.dtb_walker_cache.overallAccesses::total          184                       # number of overall (read+write) accesses (Count)
system.cpu6.dtb_walker_cache.demandMissRate::cpu6.mmu.dtb.walker     0.565217                       # miss rate for demand accesses (Ratio)
system.cpu6.dtb_walker_cache.demandMissRate::total     0.565217                       # miss rate for demand accesses (Ratio)
system.cpu6.dtb_walker_cache.overallMissRate::cpu6.mmu.dtb.walker     0.565217                       # miss rate for overall accesses (Ratio)
system.cpu6.dtb_walker_cache.overallMissRate::total     0.565217                       # miss rate for overall accesses (Ratio)
system.cpu6.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu6.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu6.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu6.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu6.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dtb_walker_cache.replacements          101                       # number of replacements (Count)
system.cpu6.dtb_walker_cache.ReadReq.hits::cpu6.mmu.dtb.walker           80                       # number of ReadReq hits (Count)
system.cpu6.dtb_walker_cache.ReadReq.hits::total           80                       # number of ReadReq hits (Count)
system.cpu6.dtb_walker_cache.ReadReq.misses::cpu6.mmu.dtb.walker          104                       # number of ReadReq misses (Count)
system.cpu6.dtb_walker_cache.ReadReq.misses::total          104                       # number of ReadReq misses (Count)
system.cpu6.dtb_walker_cache.ReadReq.accesses::cpu6.mmu.dtb.walker          184                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.dtb_walker_cache.ReadReq.accesses::total          184                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.dtb_walker_cache.ReadReq.missRate::cpu6.mmu.dtb.walker     0.565217                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.dtb_walker_cache.ReadReq.missRate::total     0.565217                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    439238500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.dtb_walker_cache.tags.tagsInUse    10.770864                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.dtb_walker_cache.tags.totalRefs          117                       # Total number of references to valid blocks. (Count)
system.cpu6.dtb_walker_cache.tags.sampledRefs          105                       # Sample count of references to valid blocks. (Count)
system.cpu6.dtb_walker_cache.tags.avgRefs     1.114286                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.dtb_walker_cache.tags.occupancies::cpu6.mmu.dtb.walker    10.770864                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu6.dtb_walker_cache.tags.avgOccs::cpu6.mmu.dtb.walker     0.673179                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.dtb_walker_cache.tags.avgOccs::total     0.673179                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.dtb_walker_cache.tags.occupanciesTaskId::1024           10                       # Occupied blocks per task id (Count)
system.cpu6.dtb_walker_cache.tags.ageTaskId_1024::2            8                       # Occupied blocks per task id, per block age (Count)
system.cpu6.dtb_walker_cache.tags.ageTaskId_1024::3            2                       # Occupied blocks per task id, per block age (Count)
system.cpu6.dtb_walker_cache.tags.ratioOccsTaskId::1024     0.625000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu6.dtb_walker_cache.tags.tagAccesses          472                       # Number of tag accesses (Count)
system.cpu6.dtb_walker_cache.tags.dataAccesses          472                       # Number of data accesses (Count)
system.cpu6.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    439238500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.exec_context.thread_0.numInsts       150392                       # Number of instructions committed (Count)
system.cpu6.exec_context.thread_0.numOps       280662                       # Number of ops (including micro ops) committed (Count)
system.cpu6.exec_context.thread_0.numIntAluAccesses       173138                       # Number of integer alu accesses (Count)
system.cpu6.exec_context.thread_0.numFpAluAccesses       136200                       # Number of float alu accesses (Count)
system.cpu6.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu6.exec_context.thread_0.numCallsReturns         6212                       # Number of times a function call or return occured (Count)
system.cpu6.exec_context.thread_0.numCondCtrlInsts        11772                       # Number of instructions that are conditional controls (Count)
system.cpu6.exec_context.thread_0.numIntInsts       173138                       # Number of integer instructions (Count)
system.cpu6.exec_context.thread_0.numFpInsts       136200                       # Number of float instructions (Count)
system.cpu6.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu6.exec_context.thread_0.numIntRegReads       187433                       # Number of times the integer registers were read (Count)
system.cpu6.exec_context.thread_0.numIntRegWrites       110793                       # Number of times the integer registers were written (Count)
system.cpu6.exec_context.thread_0.numFpRegReads       207600                       # Number of times the floating registers were read (Count)
system.cpu6.exec_context.thread_0.numFpRegWrites       124200                       # Number of times the floating registers were written (Count)
system.cpu6.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu6.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu6.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu6.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu6.exec_context.thread_0.numCCRegReads        80704                       # Number of times the CC registers were read (Count)
system.cpu6.exec_context.thread_0.numCCRegWrites        58414                       # Number of times the CC registers were written (Count)
system.cpu6.exec_context.thread_0.numMiscRegReads        93877                       # Number of times the Misc registers were read (Count)
system.cpu6.exec_context.thread_0.numMiscRegWrites          594                       # Number of times the Misc registers were written (Count)
system.cpu6.exec_context.thread_0.numMemRefs        49191                       # Number of memory refs (Count)
system.cpu6.exec_context.thread_0.numLoadInsts        33673                       # Number of load instructions (Count)
system.cpu6.exec_context.thread_0.numStoreInsts        15518                       # Number of store instructions (Count)
system.cpu6.exec_context.thread_0.numIdleCycles 314982.812547                       # Number of idle cycles (Cycle)
system.cpu6.exec_context.thread_0.numBusyCycles 205073.187453                       # Number of busy cycles (Cycle)
system.cpu6.exec_context.thread_0.notIdleFraction     0.394329                       # Percentage of non-idle cycles (Ratio)
system.cpu6.exec_context.thread_0.idleFraction     0.605671                       # Percentage of idle cycles (Ratio)
system.cpu6.exec_context.thread_0.numBranches        18362                       # Number of branches fetched (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::No_OpClass           50      0.02%      0.02% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::IntAlu       152186     54.22%     54.24% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::IntMult           38      0.01%     54.26% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::IntDiv            7      0.00%     54.26% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::FloatAdd        22600      8.05%     62.31% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::FloatCmp            0      0.00%     62.31% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::FloatCvt            0      0.00%     62.31% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::FloatMult            0      0.00%     62.31% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0      0.00%     62.31% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::FloatDiv            0      0.00%     62.31% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::FloatMisc            0      0.00%     62.31% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     62.31% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdAdd            0      0.00%     62.31% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     62.31% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdAlu         2000      0.71%     63.02% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdCmp            0      0.00%     63.02% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdCvt            0      0.00%     63.02% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdMisc         7400      2.64%     65.66% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     65.66% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0      0.00%     65.66% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdShift            0      0.00%     65.66% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     65.66% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     65.66% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     65.66% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdFloatAdd        13800      4.92%     70.58% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     70.58% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0      0.00%     70.58% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdFloatCvt        16800      5.99%     76.56% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdFloatDiv          800      0.29%     76.85% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     76.85% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdFloatMult        15600      5.56%     82.41% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     82.41% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt          200      0.07%     82.48% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     82.48% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     82.48% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     82.48% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     82.48% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     82.48% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     82.48% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     82.48% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     82.48% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     82.48% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     82.48% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     82.48% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     82.48% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     82.48% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     82.48% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::MemRead        13463      4.80%     87.27% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::MemWrite         6718      2.39%     89.67% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::FloatMemRead        20200      7.20%     96.86% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::FloatMemWrite         8800      3.14%    100.00% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu6.exec_context.thread_0.statExecutedInstType::total       280662                       # Class of executed instruction. (Count)
system.cpu6.icache.demandHits::cpu6.inst       216195                       # number of demand (read+write) hits (Count)
system.cpu6.icache.demandHits::total           216195                       # number of demand (read+write) hits (Count)
system.cpu6.icache.overallHits::cpu6.inst       216195                       # number of overall hits (Count)
system.cpu6.icache.overallHits::total          216195                       # number of overall hits (Count)
system.cpu6.icache.demandMisses::cpu6.inst          347                       # number of demand (read+write) misses (Count)
system.cpu6.icache.demandMisses::total            347                       # number of demand (read+write) misses (Count)
system.cpu6.icache.overallMisses::cpu6.inst          347                       # number of overall misses (Count)
system.cpu6.icache.overallMisses::total           347                       # number of overall misses (Count)
system.cpu6.icache.demandAccesses::cpu6.inst       216542                       # number of demand (read+write) accesses (Count)
system.cpu6.icache.demandAccesses::total       216542                       # number of demand (read+write) accesses (Count)
system.cpu6.icache.overallAccesses::cpu6.inst       216542                       # number of overall (read+write) accesses (Count)
system.cpu6.icache.overallAccesses::total       216542                       # number of overall (read+write) accesses (Count)
system.cpu6.icache.demandMissRate::cpu6.inst     0.001602                       # miss rate for demand accesses (Ratio)
system.cpu6.icache.demandMissRate::total     0.001602                       # miss rate for demand accesses (Ratio)
system.cpu6.icache.overallMissRate::cpu6.inst     0.001602                       # miss rate for overall accesses (Ratio)
system.cpu6.icache.overallMissRate::total     0.001602                       # miss rate for overall accesses (Ratio)
system.cpu6.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu6.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu6.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu6.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu6.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.icache.writebacks::writebacks          347                       # number of writebacks (Count)
system.cpu6.icache.writebacks::total              347                       # number of writebacks (Count)
system.cpu6.icache.replacements                   347                       # number of replacements (Count)
system.cpu6.icache.ReadReq.hits::cpu6.inst       216195                       # number of ReadReq hits (Count)
system.cpu6.icache.ReadReq.hits::total         216195                       # number of ReadReq hits (Count)
system.cpu6.icache.ReadReq.misses::cpu6.inst          347                       # number of ReadReq misses (Count)
system.cpu6.icache.ReadReq.misses::total          347                       # number of ReadReq misses (Count)
system.cpu6.icache.ReadReq.accesses::cpu6.inst       216542                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.icache.ReadReq.accesses::total       216542                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.icache.ReadReq.missRate::cpu6.inst     0.001602                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.icache.ReadReq.missRate::total     0.001602                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.icache.power_state.pwrStateResidencyTicks::UNDEFINED    439238500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.icache.tags.tagsInUse                1024                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.icache.tags.totalRefs               64377                       # Total number of references to valid blocks. (Count)
system.cpu6.icache.tags.sampledRefs               347                       # Sample count of references to valid blocks. (Count)
system.cpu6.icache.tags.avgRefs            185.524496                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.icache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.icache.tags.occupancies::cpu6.inst         1024                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu6.icache.tags.avgOccs::cpu6.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.icache.tags.avgOccs::total              1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.icache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu6.icache.tags.ageTaskId_1024::2          832                       # Occupied blocks per task id, per block age (Count)
system.cpu6.icache.tags.ageTaskId_1024::3          191                       # Occupied blocks per task id, per block age (Count)
system.cpu6.icache.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
system.cpu6.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu6.icache.tags.tagAccesses            433431                       # Number of tag accesses (Count)
system.cpu6.icache.tags.dataAccesses           433431                       # Number of data accesses (Count)
system.cpu6.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    439238500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu6.itb_walker_cache.demandHits::cpu6.mmu.itb.walker           28                       # number of demand (read+write) hits (Count)
system.cpu6.itb_walker_cache.demandHits::total           28                       # number of demand (read+write) hits (Count)
system.cpu6.itb_walker_cache.overallHits::cpu6.mmu.itb.walker           28                       # number of overall hits (Count)
system.cpu6.itb_walker_cache.overallHits::total           28                       # number of overall hits (Count)
system.cpu6.itb_walker_cache.demandMisses::cpu6.mmu.itb.walker           64                       # number of demand (read+write) misses (Count)
system.cpu6.itb_walker_cache.demandMisses::total           64                       # number of demand (read+write) misses (Count)
system.cpu6.itb_walker_cache.overallMisses::cpu6.mmu.itb.walker           64                       # number of overall misses (Count)
system.cpu6.itb_walker_cache.overallMisses::total           64                       # number of overall misses (Count)
system.cpu6.itb_walker_cache.demandAccesses::cpu6.mmu.itb.walker           92                       # number of demand (read+write) accesses (Count)
system.cpu6.itb_walker_cache.demandAccesses::total           92                       # number of demand (read+write) accesses (Count)
system.cpu6.itb_walker_cache.overallAccesses::cpu6.mmu.itb.walker           92                       # number of overall (read+write) accesses (Count)
system.cpu6.itb_walker_cache.overallAccesses::total           92                       # number of overall (read+write) accesses (Count)
system.cpu6.itb_walker_cache.demandMissRate::cpu6.mmu.itb.walker     0.695652                       # miss rate for demand accesses (Ratio)
system.cpu6.itb_walker_cache.demandMissRate::total     0.695652                       # miss rate for demand accesses (Ratio)
system.cpu6.itb_walker_cache.overallMissRate::cpu6.mmu.itb.walker     0.695652                       # miss rate for overall accesses (Ratio)
system.cpu6.itb_walker_cache.overallMissRate::total     0.695652                       # miss rate for overall accesses (Ratio)
system.cpu6.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu6.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu6.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu6.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu6.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.itb_walker_cache.replacements           61                       # number of replacements (Count)
system.cpu6.itb_walker_cache.ReadReq.hits::cpu6.mmu.itb.walker           28                       # number of ReadReq hits (Count)
system.cpu6.itb_walker_cache.ReadReq.hits::total           28                       # number of ReadReq hits (Count)
system.cpu6.itb_walker_cache.ReadReq.misses::cpu6.mmu.itb.walker           64                       # number of ReadReq misses (Count)
system.cpu6.itb_walker_cache.ReadReq.misses::total           64                       # number of ReadReq misses (Count)
system.cpu6.itb_walker_cache.ReadReq.accesses::cpu6.mmu.itb.walker           92                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.itb_walker_cache.ReadReq.accesses::total           92                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.itb_walker_cache.ReadReq.missRate::cpu6.mmu.itb.walker     0.695652                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.itb_walker_cache.ReadReq.missRate::total     0.695652                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    439238500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.itb_walker_cache.tags.tagsInUse    12.392069                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.itb_walker_cache.tags.totalRefs           62                       # Total number of references to valid blocks. (Count)
system.cpu6.itb_walker_cache.tags.sampledRefs           62                       # Sample count of references to valid blocks. (Count)
system.cpu6.itb_walker_cache.tags.avgRefs            1                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.itb_walker_cache.tags.occupancies::cpu6.mmu.itb.walker    12.392069                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu6.itb_walker_cache.tags.avgOccs::cpu6.mmu.itb.walker     0.774504                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.itb_walker_cache.tags.avgOccs::total     0.774504                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.itb_walker_cache.tags.occupanciesTaskId::1024           13                       # Occupied blocks per task id (Count)
system.cpu6.itb_walker_cache.tags.ageTaskId_1024::2           10                       # Occupied blocks per task id, per block age (Count)
system.cpu6.itb_walker_cache.tags.ageTaskId_1024::3            3                       # Occupied blocks per task id, per block age (Count)
system.cpu6.itb_walker_cache.tags.ratioOccsTaskId::1024     0.812500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu6.itb_walker_cache.tags.tagAccesses          248                       # Number of tag accesses (Count)
system.cpu6.itb_walker_cache.tags.dataAccesses          248                       # Number of data accesses (Count)
system.cpu6.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    439238500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.mmu.dtb.rdAccesses                  33665                       # TLB accesses on read requests (Count)
system.cpu6.mmu.dtb.wrAccesses                  15525                       # TLB accesses on write requests (Count)
system.cpu6.mmu.dtb.rdMisses                       38                       # TLB misses on read requests (Count)
system.cpu6.mmu.dtb.wrMisses                        8                       # TLB misses on write requests (Count)
system.cpu6.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    439238500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu6.mmu.itb.wrAccesses                 216542                       # TLB accesses on write requests (Count)
system.cpu6.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu6.mmu.itb.wrMisses                       23                       # TLB misses on write requests (Count)
system.cpu6.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    439238500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.power_state.numTransitions             19                       # Number of power state transitions (Count)
system.cpu6.power_state.ticksClkGated::samples           10                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::mean     26603400                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::stdev 56328333.719364                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::1000-5e+10           10    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::min_value      2299500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::max_value    179418500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::total           10                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.pwrStateResidencyTicks::ON    173204500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.power_state.pwrStateResidencyTicks::CLK_GATED    266034000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu6.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu6.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.transDist::ReadReq                   228                       # Transaction distribution (Count)
system.iobus.transDist::ReadResp                  228                       # Transaction distribution (Count)
system.iobus.transDist::WriteReq                  114                       # Transaction distribution (Count)
system.iobus.transDist::WriteResp                 114                       # Transaction distribution (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.pc.com_1.pio          572                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::total          572                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.pc.south_bridge.io_apic.int_request::system.apicbridge.cpu_side_port          112                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.pc.south_bridge.io_apic.int_request::total          112                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount::total                      684                       # Packet count per connected requestor and responder (Count)
system.iobus.pktSize_system.bridge.mem_side_port::system.pc.com_1.pio          286                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::total          286                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.pc.south_bridge.io_apic.int_request::system.apicbridge.cpu_side_port          224                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.pc.south_bridge.io_apic.int_request::total          224                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize::total                       510                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED    439238500                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED    439238500                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                      16                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.occupancies::pc.south_bridge.ide           16                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.iocache.tags.avgOccs::pc.south_bridge.ide            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.iocache.tags.avgOccs::total                  1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.iocache.tags.occupanciesTaskId::1023           16                       # Occupied blocks per task id (Count)
system.iocache.tags.ageTaskId_1023::2              16                       # Occupied blocks per task id, per block age (Count)
system.iocache.tags.ratioOccsTaskId::1023            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    439238500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.demandHits::cpu0.inst                    16                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu1.inst                   283                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu1.data                     9                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu2.inst                   255                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu2.data                    11                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu3.inst                   307                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu3.data                    12                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu4.inst                   686                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu4.data                     9                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu5.inst                    84                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu5.data                     1                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu6.inst                   280                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu6.data                    10                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                      1963                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu0.inst                   16                       # number of overall hits (Count)
system.l2.overallHits::cpu1.inst                  283                       # number of overall hits (Count)
system.l2.overallHits::cpu1.data                    9                       # number of overall hits (Count)
system.l2.overallHits::cpu2.inst                  255                       # number of overall hits (Count)
system.l2.overallHits::cpu2.data                   11                       # number of overall hits (Count)
system.l2.overallHits::cpu3.inst                  307                       # number of overall hits (Count)
system.l2.overallHits::cpu3.data                   12                       # number of overall hits (Count)
system.l2.overallHits::cpu4.inst                  686                       # number of overall hits (Count)
system.l2.overallHits::cpu4.data                    9                       # number of overall hits (Count)
system.l2.overallHits::cpu5.inst                   84                       # number of overall hits (Count)
system.l2.overallHits::cpu5.data                    1                       # number of overall hits (Count)
system.l2.overallHits::cpu6.inst                  280                       # number of overall hits (Count)
system.l2.overallHits::cpu6.data                   10                       # number of overall hits (Count)
system.l2.overallHits::total                     1963                       # number of overall hits (Count)
system.l2.demandMisses::cpu1.inst                  43                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu1.data                  30                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu2.inst                  64                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu2.data                  24                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu3.mmu.dtb.walker            1                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu3.inst                 142                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu3.data                  23                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu4.inst                1303                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu4.data                 533                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu5.inst                 388                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu5.data                  66                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu6.inst                  67                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu6.data                  22                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                    2706                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu1.inst                 43                       # number of overall misses (Count)
system.l2.overallMisses::cpu1.data                 30                       # number of overall misses (Count)
system.l2.overallMisses::cpu2.inst                 64                       # number of overall misses (Count)
system.l2.overallMisses::cpu2.data                 24                       # number of overall misses (Count)
system.l2.overallMisses::cpu3.mmu.dtb.walker            1                       # number of overall misses (Count)
system.l2.overallMisses::cpu3.inst                142                       # number of overall misses (Count)
system.l2.overallMisses::cpu3.data                 23                       # number of overall misses (Count)
system.l2.overallMisses::cpu4.inst               1303                       # number of overall misses (Count)
system.l2.overallMisses::cpu4.data                533                       # number of overall misses (Count)
system.l2.overallMisses::cpu5.inst                388                       # number of overall misses (Count)
system.l2.overallMisses::cpu5.data                 66                       # number of overall misses (Count)
system.l2.overallMisses::cpu6.inst                 67                       # number of overall misses (Count)
system.l2.overallMisses::cpu6.data                 22                       # number of overall misses (Count)
system.l2.overallMisses::total                   2706                       # number of overall misses (Count)
system.l2.demandAccesses::cpu0.inst                16                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu1.inst               326                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu1.data                39                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu2.inst               319                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu2.data                35                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu3.mmu.dtb.walker            1                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu3.inst               449                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu3.data                35                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu4.inst              1989                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu4.data               542                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu5.inst               472                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu5.data                67                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu6.inst               347                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu6.data                32                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                  4669                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu0.inst               16                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu1.inst              326                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu1.data               39                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu2.inst              319                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu2.data               35                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu3.mmu.dtb.walker            1                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu3.inst              449                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu3.data               35                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu4.inst             1989                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu4.data              542                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu5.inst              472                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu5.data               67                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu6.inst              347                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu6.data               32                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                 4669                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu1.inst          0.131902                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu1.data          0.769231                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu2.inst          0.200627                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu2.data          0.685714                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu3.mmu.dtb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu3.inst          0.316258                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu3.data          0.657143                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu4.inst          0.655103                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu4.data          0.983395                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu5.inst          0.822034                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu5.data          0.985075                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu6.inst          0.193084                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu6.data          0.687500                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.579567                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu1.inst         0.131902                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu1.data         0.769231                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu2.inst         0.200627                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu2.data         0.685714                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu3.mmu.dtb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu3.inst         0.316258                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu3.data         0.657143                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu4.inst         0.655103                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu4.data         0.983395                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu5.inst         0.822034                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu5.data         0.985075                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu6.inst         0.193084                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu6.data         0.687500                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.579567                       # miss rate for overall accesses (Ratio)
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                   61                       # number of writebacks (Count)
system.l2.writebacks::total                        61                       # number of writebacks (Count)
system.l2.replacements                           3972                       # number of replacements (Count)
system.l2.ReadCleanReq.hits::cpu0.inst             16                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu1.inst            283                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu2.inst            255                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu3.inst            307                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu4.inst            686                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu5.inst             84                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu6.inst            280                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total               1911                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu1.inst           43                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu2.inst           64                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu3.inst          142                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu4.inst         1303                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu5.inst          388                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu6.inst           67                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             2007                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.accesses::cpu0.inst           16                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu1.inst          326                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu2.inst          319                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu3.inst          449                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu4.inst         1989                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu5.inst          472                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu6.inst          347                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           3918                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu1.inst     0.131902                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu2.inst     0.200627                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu3.inst     0.316258                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu4.inst     0.655103                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu5.inst     0.822034                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu6.inst     0.193084                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.512251                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadExReq.misses::cpu1.data               7                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu2.data               8                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu3.data              11                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu4.data             482                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu5.data              31                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu6.data              13                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                 552                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.accesses::cpu1.data             7                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu2.data             8                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu3.data            11                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu4.data           482                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu5.data            31                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu6.data            13                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total               552                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu1.data             1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu2.data             1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu3.data             1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu4.data             1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu5.data             1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu6.data             1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total                 1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadSharedReq.hits::cpu1.data             9                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu2.data            11                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu3.data            12                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu4.data             9                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu5.data             1                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu6.data            10                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total                52                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu1.data           23                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu2.data           16                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu3.mmu.dtb.walker            1                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu3.data           12                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu4.data           51                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu5.data           35                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu6.data            9                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total             147                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.accesses::cpu1.data           32                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu2.data           27                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu3.mmu.dtb.walker            1                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu3.data           24                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu4.data           60                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu5.data           36                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu6.data           19                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total           199                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu1.data     0.718750                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu2.data     0.592593                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu3.mmu.dtb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu3.data     0.500000                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu4.data     0.850000                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu5.data     0.972222                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu6.data     0.473684                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.738693                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.UpgradeReq.hits::cpu4.data               13                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu5.data                1                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::total                   14                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.misses::cpu0.data              2                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::cpu1.data             10                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::cpu2.data              8                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::cpu3.data             12                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::cpu4.data            488                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::cpu5.data             26                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::cpu6.data             10                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::total                556                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.accesses::cpu0.data            2                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu1.data           10                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu2.data            8                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu3.data           12                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu4.data          501                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu5.data           27                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu6.data           10                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::total              570                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.missRate::cpu0.data            1                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::cpu1.data            1                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::cpu2.data            1                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::cpu3.data            1                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::cpu4.data     0.974052                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::cpu5.data     0.962963                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::cpu6.data            1                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::total         0.975439                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.WritebackClean.hits::writebacks         1396                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total             1396                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks         1396                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total         1396                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks           82                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total               82                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks           82                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total           82                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    439238500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                         1024                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                         5875                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                       3972                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.479104                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks     268.654056                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu1.inst        8.444086                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu1.data        9.347408                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu2.inst       12.057222                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu2.data        6.896033                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu3.mmu.dtb.walker     0.489208                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu3.inst       47.197657                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu3.data        7.897152                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu4.mmu.itb.walker     0.082810                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu4.inst      296.270992                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu4.data      214.843760                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu5.inst       94.160085                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu5.data       17.150931                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu6.inst       32.837454                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu6.data        7.671148                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.262357                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu1.inst            0.008246                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu1.data            0.009128                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu2.inst            0.011775                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu2.data            0.006734                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu3.mmu.dtb.walker     0.000478                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu3.inst            0.046091                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu3.data            0.007712                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu4.mmu.itb.walker     0.000081                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu4.inst            0.289327                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu4.data            0.209808                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu5.inst            0.091953                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu5.data            0.016749                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu6.inst            0.032068                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu6.data            0.007491                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                       1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           1024                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                   40                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                   62                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                  913                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                    9                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                      17450                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                     17450                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    439238500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.priorityMinLatency      0.000000000000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000000000000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState                   0                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                         0                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys                0.00000000                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys                0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                             0                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                           nan                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu1.inst         2752                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.data         1920                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu2.inst         4096                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu2.data         1536                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu3.mmu.dtb.walker           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu3.inst         9088                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu3.data         1472                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu4.inst        83392                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu4.data        34112                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu5.inst        24832                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu5.data         4224                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu6.inst         4288                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu6.data         1408                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total         173184                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu1.inst         2752                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu2.inst         4096                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu3.inst         9088                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu4.inst        83392                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu5.inst        24832                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu6.inst         4288                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total       128448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks         3904                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total         3904                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu1.inst           43                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.data           30                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu2.inst           64                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu2.data           24                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu3.mmu.dtb.walker            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu3.inst          142                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu3.data           23                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu4.inst         1303                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu4.data          533                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu5.inst          388                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu5.data           66                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu6.inst           67                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu6.data           22                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total            2706                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks           61                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total             61                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu1.inst       6265389                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.data       4371202                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu2.inst       9325230                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu2.data       3496961                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu3.mmu.dtb.walker       145707                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu3.inst      20690354                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu3.data       3351255                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu4.inst     189855853                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu4.data      77661680                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu5.inst      56534206                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu5.data       9616643                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu6.inst       9762350                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu6.data       3205548                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         394282377                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu1.inst      6265389                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu2.inst      9325230                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu3.inst     20690354                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu4.inst    189855853                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu5.inst     56534206                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu6.inst      9762350                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total     292433382                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks      8888110                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total          8888110                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks      8888110                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.inst      6265389                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.data      4371202                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu2.inst      9325230                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu2.data      3496961                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu3.mmu.dtb.walker       145707                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu3.inst     20690354                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu3.data      3351255                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu4.inst    189855853                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu4.data     77661680                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu5.inst     56534206                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu5.data      9616643                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu6.inst      9762350                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu6.data      3205548                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        403170487                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                    0                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat                       0                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat                     0                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat                  0                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                     nan                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat                   nan                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat                nan                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                   0                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate              nan                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesRead                     0                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten                  0                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW                       0                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    0.00                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.00                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate                 nan                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED    439238500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy               0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy               0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy              0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy    168667680                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy     168667680                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   384.000219                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    439238500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy               0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy               0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy              0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy    168667680                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy     168667680                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   384.000219                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    439238500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    439238500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq                  237                       # Transaction distribution (Count)
system.membus.transDist::ReadResp                2391                       # Transaction distribution (Count)
system.membus.transDist::WriteReq                 236                       # Transaction distribution (Count)
system.membus.transDist::WriteResp                236                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty            61                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict               972                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq              1271                       # Transaction distribution (Count)
system.membus.transDist::UpgradeResp              556                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                613                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp               552                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           2154                       # Transaction distribution (Count)
system.membus.pktCount_system.apicbridge.mem_side_port::system.cpu0.interrupts.int_responder           16                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.apicbridge.mem_side_port::system.cpu1.interrupts.int_responder           16                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.apicbridge.mem_side_port::system.cpu2.interrupts.int_responder           16                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.apicbridge.mem_side_port::system.cpu3.interrupts.int_responder           16                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.apicbridge.mem_side_port::system.cpu4.interrupts.int_responder           16                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.apicbridge.mem_side_port::system.cpu5.interrupts.int_responder           16                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.apicbridge.mem_side_port::system.cpu6.interrupts.int_responder           16                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.apicbridge.mem_side_port::total          112                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.bridge.cpu_side_port          572                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.cpu0.interrupts.pio           16                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.cpu1.interrupts.pio           24                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.cpu2.interrupts.pio           22                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.cpu3.interrupts.pio           22                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.cpu4.interrupts.pio           70                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.cpu5.interrupts.pio           34                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.cpu6.interrupts.pio           28                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port         8333                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total         9121                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.interrupts.int_requestor::system.cpu1.interrupts.int_responder            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.interrupts.int_requestor::system.cpu2.interrupts.int_responder            6                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.interrupts.int_requestor::system.cpu3.interrupts.int_responder            4                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.interrupts.int_requestor::system.cpu5.interrupts.int_responder           18                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.interrupts.int_requestor::system.cpu6.interrupts.int_responder           10                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.interrupts.int_requestor::total           46                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                    9279                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.apicbridge.mem_side_port::system.cpu0.interrupts.int_responder           32                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.apicbridge.mem_side_port::system.cpu1.interrupts.int_responder           32                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.apicbridge.mem_side_port::system.cpu2.interrupts.int_responder           32                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.apicbridge.mem_side_port::system.cpu3.interrupts.int_responder           32                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.apicbridge.mem_side_port::system.cpu4.interrupts.int_responder           32                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.apicbridge.mem_side_port::system.cpu5.interrupts.int_responder           32                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.apicbridge.mem_side_port::system.cpu6.interrupts.int_responder           32                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.apicbridge.mem_side_port::total          224                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.bridge.cpu_side_port          286                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.cpu0.interrupts.pio           32                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.cpu1.interrupts.pio           48                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.cpu2.interrupts.pio           44                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.cpu3.interrupts.pio           44                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.cpu4.interrupts.pio          140                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.cpu5.interrupts.pio           68                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.cpu6.interrupts.pio           56                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port       177088                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total       177806                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.interrupts.int_requestor::system.cpu1.interrupts.int_responder           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.interrupts.int_requestor::system.cpu2.interrupts.int_responder           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.interrupts.int_requestor::system.cpu3.interrupts.int_responder            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.interrupts.int_requestor::system.cpu5.interrupts.int_responder           36                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.interrupts.int_requestor::system.cpu6.interrupts.int_responder           20                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.interrupts.int_requestor::total           92                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   178122                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples               4511                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                     4511    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                 4511                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED    439238500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    439238500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.snoop_filter.totRequests           5071                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests         3567                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.pc.bad_addr.power_state.pwrStateResidencyTicks::UNDEFINED    439238500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED    439238500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.default_bus.power_state.pwrStateResidencyTicks::UNDEFINED    439238500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.empty_isa.power_state.pwrStateResidencyTicks::UNDEFINED    439238500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED    439238500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED    439238500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED    439238500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED    439238500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED    439238500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED    439238500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED    439238500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadFullPages            0                       # Number of full page size DMA reads (not PRD). (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadBytes            0                       # Number of bytes transfered via DMA reads (not PRD). (Byte)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadTxs            0                       # Number of DMA read transactions (not PRD). (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteFullPages            0                       # Number of full page size DMA writes. (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteBytes            0                       # Number of bytes transfered via DMA writes. (Byte)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteTxs            0                       # Number of DMA write transactions. (Count)
system.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED    439238500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED    439238500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED    439238500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED    439238500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED    439238500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED    439238500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED    439238500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.numCycles                       0                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus0.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus0.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus0.exec_context.thread_0.numInsts            0                       # Number of instructions committed (Count)
system.switch_cpus0.exec_context.thread_0.numOps            0                       # Number of ops (including micro ops) committed (Count)
system.switch_cpus0.exec_context.thread_0.numIntAluAccesses            0                       # Number of integer alu accesses (Count)
system.switch_cpus0.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.switch_cpus0.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus0.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.switch_cpus0.exec_context.thread_0.numCondCtrlInsts            0                       # Number of instructions that are conditional controls (Count)
system.switch_cpus0.exec_context.thread_0.numIntInsts            0                       # Number of integer instructions (Count)
system.switch_cpus0.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.switch_cpus0.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus0.exec_context.thread_0.numIntRegReads            0                       # Number of times the integer registers were read (Count)
system.switch_cpus0.exec_context.thread_0.numIntRegWrites            0                       # Number of times the integer registers were written (Count)
system.switch_cpus0.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.switch_cpus0.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.switch_cpus0.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.switch_cpus0.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.switch_cpus0.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.switch_cpus0.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.switch_cpus0.exec_context.thread_0.numMiscRegReads            0                       # Number of times the Misc registers were read (Count)
system.switch_cpus0.exec_context.thread_0.numMiscRegWrites            0                       # Number of times the Misc registers were written (Count)
system.switch_cpus0.exec_context.thread_0.numMemRefs            0                       # Number of memory refs (Count)
system.switch_cpus0.exec_context.thread_0.numLoadInsts            0                       # Number of load instructions (Count)
system.switch_cpus0.exec_context.thread_0.numStoreInsts            0                       # Number of store instructions (Count)
system.switch_cpus0.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.switch_cpus0.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.switch_cpus0.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus0.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.switch_cpus0.exec_context.thread_0.statExecutedInstType::No_OpClass            0                       # Class of executed instruction. (Count)
system.switch_cpus0.exec_context.thread_0.statExecutedInstType::IntAlu            0                       # Class of executed instruction. (Count)
system.switch_cpus0.exec_context.thread_0.statExecutedInstType::IntMult            0                       # Class of executed instruction. (Count)
system.switch_cpus0.exec_context.thread_0.statExecutedInstType::IntDiv            0                       # Class of executed instruction. (Count)
system.switch_cpus0.exec_context.thread_0.statExecutedInstType::FloatAdd            0                       # Class of executed instruction. (Count)
system.switch_cpus0.exec_context.thread_0.statExecutedInstType::FloatCmp            0                       # Class of executed instruction. (Count)
system.switch_cpus0.exec_context.thread_0.statExecutedInstType::FloatCvt            0                       # Class of executed instruction. (Count)
system.switch_cpus0.exec_context.thread_0.statExecutedInstType::FloatMult            0                       # Class of executed instruction. (Count)
system.switch_cpus0.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0                       # Class of executed instruction. (Count)
system.switch_cpus0.exec_context.thread_0.statExecutedInstType::FloatDiv            0                       # Class of executed instruction. (Count)
system.switch_cpus0.exec_context.thread_0.statExecutedInstType::FloatMisc            0                       # Class of executed instruction. (Count)
system.switch_cpus0.exec_context.thread_0.statExecutedInstType::FloatSqrt            0                       # Class of executed instruction. (Count)
system.switch_cpus0.exec_context.thread_0.statExecutedInstType::SimdAdd            0                       # Class of executed instruction. (Count)
system.switch_cpus0.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0                       # Class of executed instruction. (Count)
system.switch_cpus0.exec_context.thread_0.statExecutedInstType::SimdAlu            0                       # Class of executed instruction. (Count)
system.switch_cpus0.exec_context.thread_0.statExecutedInstType::SimdCmp            0                       # Class of executed instruction. (Count)
system.switch_cpus0.exec_context.thread_0.statExecutedInstType::SimdCvt            0                       # Class of executed instruction. (Count)
system.switch_cpus0.exec_context.thread_0.statExecutedInstType::SimdMisc            0                       # Class of executed instruction. (Count)
system.switch_cpus0.exec_context.thread_0.statExecutedInstType::SimdMult            0                       # Class of executed instruction. (Count)
system.switch_cpus0.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0                       # Class of executed instruction. (Count)
system.switch_cpus0.exec_context.thread_0.statExecutedInstType::SimdShift            0                       # Class of executed instruction. (Count)
system.switch_cpus0.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0                       # Class of executed instruction. (Count)
system.switch_cpus0.exec_context.thread_0.statExecutedInstType::SimdDiv            0                       # Class of executed instruction. (Count)
system.switch_cpus0.exec_context.thread_0.statExecutedInstType::SimdSqrt            0                       # Class of executed instruction. (Count)
system.switch_cpus0.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0                       # Class of executed instruction. (Count)
system.switch_cpus0.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0                       # Class of executed instruction. (Count)
system.switch_cpus0.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0                       # Class of executed instruction. (Count)
system.switch_cpus0.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0                       # Class of executed instruction. (Count)
system.switch_cpus0.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0                       # Class of executed instruction. (Count)
system.switch_cpus0.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0                       # Class of executed instruction. (Count)
system.switch_cpus0.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0                       # Class of executed instruction. (Count)
system.switch_cpus0.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0                       # Class of executed instruction. (Count)
system.switch_cpus0.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0                       # Class of executed instruction. (Count)
system.switch_cpus0.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0                       # Class of executed instruction. (Count)
system.switch_cpus0.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0                       # Class of executed instruction. (Count)
system.switch_cpus0.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0                       # Class of executed instruction. (Count)
system.switch_cpus0.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0                       # Class of executed instruction. (Count)
system.switch_cpus0.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0                       # Class of executed instruction. (Count)
system.switch_cpus0.exec_context.thread_0.statExecutedInstType::SimdAes            0                       # Class of executed instruction. (Count)
system.switch_cpus0.exec_context.thread_0.statExecutedInstType::SimdAesMix            0                       # Class of executed instruction. (Count)
system.switch_cpus0.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0                       # Class of executed instruction. (Count)
system.switch_cpus0.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0                       # Class of executed instruction. (Count)
system.switch_cpus0.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0                       # Class of executed instruction. (Count)
system.switch_cpus0.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0                       # Class of executed instruction. (Count)
system.switch_cpus0.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0                       # Class of executed instruction. (Count)
system.switch_cpus0.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0                       # Class of executed instruction. (Count)
system.switch_cpus0.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0                       # Class of executed instruction. (Count)
system.switch_cpus0.exec_context.thread_0.statExecutedInstType::MemRead            0                       # Class of executed instruction. (Count)
system.switch_cpus0.exec_context.thread_0.statExecutedInstType::MemWrite            0                       # Class of executed instruction. (Count)
system.switch_cpus0.exec_context.thread_0.statExecutedInstType::FloatMemRead            0                       # Class of executed instruction. (Count)
system.switch_cpus0.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0                       # Class of executed instruction. (Count)
system.switch_cpus0.exec_context.thread_0.statExecutedInstType::IprAccess            0                       # Class of executed instruction. (Count)
system.switch_cpus0.exec_context.thread_0.statExecutedInstType::InstPrefetch            0                       # Class of executed instruction. (Count)
system.switch_cpus0.exec_context.thread_0.statExecutedInstType::total            0                       # Class of executed instruction. (Count)
system.switch_cpus0.mmu.dtb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus0.mmu.dtb.wrAccesses              0                       # TLB accesses on write requests (Count)
system.switch_cpus0.mmu.dtb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus0.mmu.dtb.wrMisses                0                       # TLB misses on write requests (Count)
system.switch_cpus0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    439238500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus0.mmu.itb.wrAccesses              0                       # TLB accesses on write requests (Count)
system.switch_cpus0.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus0.mmu.itb.wrMisses                0                       # TLB misses on write requests (Count)
system.switch_cpus0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    439238500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF    439238500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus0.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus0.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus1.numCycles                       0                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus1.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus1.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus1.exec_context.thread_0.numInsts            0                       # Number of instructions committed (Count)
system.switch_cpus1.exec_context.thread_0.numOps            0                       # Number of ops (including micro ops) committed (Count)
system.switch_cpus1.exec_context.thread_0.numIntAluAccesses            0                       # Number of integer alu accesses (Count)
system.switch_cpus1.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.switch_cpus1.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus1.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.switch_cpus1.exec_context.thread_0.numCondCtrlInsts            0                       # Number of instructions that are conditional controls (Count)
system.switch_cpus1.exec_context.thread_0.numIntInsts            0                       # Number of integer instructions (Count)
system.switch_cpus1.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.switch_cpus1.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus1.exec_context.thread_0.numIntRegReads            0                       # Number of times the integer registers were read (Count)
system.switch_cpus1.exec_context.thread_0.numIntRegWrites            0                       # Number of times the integer registers were written (Count)
system.switch_cpus1.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.switch_cpus1.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.switch_cpus1.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.switch_cpus1.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.switch_cpus1.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.switch_cpus1.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.switch_cpus1.exec_context.thread_0.numMiscRegReads            0                       # Number of times the Misc registers were read (Count)
system.switch_cpus1.exec_context.thread_0.numMiscRegWrites            0                       # Number of times the Misc registers were written (Count)
system.switch_cpus1.exec_context.thread_0.numMemRefs            0                       # Number of memory refs (Count)
system.switch_cpus1.exec_context.thread_0.numLoadInsts            0                       # Number of load instructions (Count)
system.switch_cpus1.exec_context.thread_0.numStoreInsts            0                       # Number of store instructions (Count)
system.switch_cpus1.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.switch_cpus1.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.switch_cpus1.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus1.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.switch_cpus1.exec_context.thread_0.statExecutedInstType::No_OpClass            0                       # Class of executed instruction. (Count)
system.switch_cpus1.exec_context.thread_0.statExecutedInstType::IntAlu            0                       # Class of executed instruction. (Count)
system.switch_cpus1.exec_context.thread_0.statExecutedInstType::IntMult            0                       # Class of executed instruction. (Count)
system.switch_cpus1.exec_context.thread_0.statExecutedInstType::IntDiv            0                       # Class of executed instruction. (Count)
system.switch_cpus1.exec_context.thread_0.statExecutedInstType::FloatAdd            0                       # Class of executed instruction. (Count)
system.switch_cpus1.exec_context.thread_0.statExecutedInstType::FloatCmp            0                       # Class of executed instruction. (Count)
system.switch_cpus1.exec_context.thread_0.statExecutedInstType::FloatCvt            0                       # Class of executed instruction. (Count)
system.switch_cpus1.exec_context.thread_0.statExecutedInstType::FloatMult            0                       # Class of executed instruction. (Count)
system.switch_cpus1.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0                       # Class of executed instruction. (Count)
system.switch_cpus1.exec_context.thread_0.statExecutedInstType::FloatDiv            0                       # Class of executed instruction. (Count)
system.switch_cpus1.exec_context.thread_0.statExecutedInstType::FloatMisc            0                       # Class of executed instruction. (Count)
system.switch_cpus1.exec_context.thread_0.statExecutedInstType::FloatSqrt            0                       # Class of executed instruction. (Count)
system.switch_cpus1.exec_context.thread_0.statExecutedInstType::SimdAdd            0                       # Class of executed instruction. (Count)
system.switch_cpus1.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0                       # Class of executed instruction. (Count)
system.switch_cpus1.exec_context.thread_0.statExecutedInstType::SimdAlu            0                       # Class of executed instruction. (Count)
system.switch_cpus1.exec_context.thread_0.statExecutedInstType::SimdCmp            0                       # Class of executed instruction. (Count)
system.switch_cpus1.exec_context.thread_0.statExecutedInstType::SimdCvt            0                       # Class of executed instruction. (Count)
system.switch_cpus1.exec_context.thread_0.statExecutedInstType::SimdMisc            0                       # Class of executed instruction. (Count)
system.switch_cpus1.exec_context.thread_0.statExecutedInstType::SimdMult            0                       # Class of executed instruction. (Count)
system.switch_cpus1.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0                       # Class of executed instruction. (Count)
system.switch_cpus1.exec_context.thread_0.statExecutedInstType::SimdShift            0                       # Class of executed instruction. (Count)
system.switch_cpus1.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0                       # Class of executed instruction. (Count)
system.switch_cpus1.exec_context.thread_0.statExecutedInstType::SimdDiv            0                       # Class of executed instruction. (Count)
system.switch_cpus1.exec_context.thread_0.statExecutedInstType::SimdSqrt            0                       # Class of executed instruction. (Count)
system.switch_cpus1.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0                       # Class of executed instruction. (Count)
system.switch_cpus1.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0                       # Class of executed instruction. (Count)
system.switch_cpus1.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0                       # Class of executed instruction. (Count)
system.switch_cpus1.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0                       # Class of executed instruction. (Count)
system.switch_cpus1.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0                       # Class of executed instruction. (Count)
system.switch_cpus1.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0                       # Class of executed instruction. (Count)
system.switch_cpus1.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0                       # Class of executed instruction. (Count)
system.switch_cpus1.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0                       # Class of executed instruction. (Count)
system.switch_cpus1.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0                       # Class of executed instruction. (Count)
system.switch_cpus1.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0                       # Class of executed instruction. (Count)
system.switch_cpus1.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0                       # Class of executed instruction. (Count)
system.switch_cpus1.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0                       # Class of executed instruction. (Count)
system.switch_cpus1.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0                       # Class of executed instruction. (Count)
system.switch_cpus1.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0                       # Class of executed instruction. (Count)
system.switch_cpus1.exec_context.thread_0.statExecutedInstType::SimdAes            0                       # Class of executed instruction. (Count)
system.switch_cpus1.exec_context.thread_0.statExecutedInstType::SimdAesMix            0                       # Class of executed instruction. (Count)
system.switch_cpus1.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0                       # Class of executed instruction. (Count)
system.switch_cpus1.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0                       # Class of executed instruction. (Count)
system.switch_cpus1.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0                       # Class of executed instruction. (Count)
system.switch_cpus1.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0                       # Class of executed instruction. (Count)
system.switch_cpus1.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0                       # Class of executed instruction. (Count)
system.switch_cpus1.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0                       # Class of executed instruction. (Count)
system.switch_cpus1.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0                       # Class of executed instruction. (Count)
system.switch_cpus1.exec_context.thread_0.statExecutedInstType::MemRead            0                       # Class of executed instruction. (Count)
system.switch_cpus1.exec_context.thread_0.statExecutedInstType::MemWrite            0                       # Class of executed instruction. (Count)
system.switch_cpus1.exec_context.thread_0.statExecutedInstType::FloatMemRead            0                       # Class of executed instruction. (Count)
system.switch_cpus1.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0                       # Class of executed instruction. (Count)
system.switch_cpus1.exec_context.thread_0.statExecutedInstType::IprAccess            0                       # Class of executed instruction. (Count)
system.switch_cpus1.exec_context.thread_0.statExecutedInstType::InstPrefetch            0                       # Class of executed instruction. (Count)
system.switch_cpus1.exec_context.thread_0.statExecutedInstType::total            0                       # Class of executed instruction. (Count)
system.switch_cpus1.mmu.dtb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus1.mmu.dtb.wrAccesses              0                       # TLB accesses on write requests (Count)
system.switch_cpus1.mmu.dtb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus1.mmu.dtb.wrMisses                0                       # TLB misses on write requests (Count)
system.switch_cpus1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    439238500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus1.mmu.itb.wrAccesses              0                       # TLB accesses on write requests (Count)
system.switch_cpus1.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus1.mmu.itb.wrMisses                0                       # TLB misses on write requests (Count)
system.switch_cpus1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    439238500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF    439238500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus1.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus1.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus2.numCycles                       0                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus2.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus2.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus2.exec_context.thread_0.numInsts            0                       # Number of instructions committed (Count)
system.switch_cpus2.exec_context.thread_0.numOps            0                       # Number of ops (including micro ops) committed (Count)
system.switch_cpus2.exec_context.thread_0.numIntAluAccesses            0                       # Number of integer alu accesses (Count)
system.switch_cpus2.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.switch_cpus2.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus2.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.switch_cpus2.exec_context.thread_0.numCondCtrlInsts            0                       # Number of instructions that are conditional controls (Count)
system.switch_cpus2.exec_context.thread_0.numIntInsts            0                       # Number of integer instructions (Count)
system.switch_cpus2.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.switch_cpus2.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus2.exec_context.thread_0.numIntRegReads            0                       # Number of times the integer registers were read (Count)
system.switch_cpus2.exec_context.thread_0.numIntRegWrites            0                       # Number of times the integer registers were written (Count)
system.switch_cpus2.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.switch_cpus2.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.switch_cpus2.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.switch_cpus2.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.switch_cpus2.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.switch_cpus2.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.switch_cpus2.exec_context.thread_0.numMiscRegReads            0                       # Number of times the Misc registers were read (Count)
system.switch_cpus2.exec_context.thread_0.numMiscRegWrites            0                       # Number of times the Misc registers were written (Count)
system.switch_cpus2.exec_context.thread_0.numMemRefs            0                       # Number of memory refs (Count)
system.switch_cpus2.exec_context.thread_0.numLoadInsts            0                       # Number of load instructions (Count)
system.switch_cpus2.exec_context.thread_0.numStoreInsts            0                       # Number of store instructions (Count)
system.switch_cpus2.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.switch_cpus2.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.switch_cpus2.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus2.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.switch_cpus2.exec_context.thread_0.statExecutedInstType::No_OpClass            0                       # Class of executed instruction. (Count)
system.switch_cpus2.exec_context.thread_0.statExecutedInstType::IntAlu            0                       # Class of executed instruction. (Count)
system.switch_cpus2.exec_context.thread_0.statExecutedInstType::IntMult            0                       # Class of executed instruction. (Count)
system.switch_cpus2.exec_context.thread_0.statExecutedInstType::IntDiv            0                       # Class of executed instruction. (Count)
system.switch_cpus2.exec_context.thread_0.statExecutedInstType::FloatAdd            0                       # Class of executed instruction. (Count)
system.switch_cpus2.exec_context.thread_0.statExecutedInstType::FloatCmp            0                       # Class of executed instruction. (Count)
system.switch_cpus2.exec_context.thread_0.statExecutedInstType::FloatCvt            0                       # Class of executed instruction. (Count)
system.switch_cpus2.exec_context.thread_0.statExecutedInstType::FloatMult            0                       # Class of executed instruction. (Count)
system.switch_cpus2.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0                       # Class of executed instruction. (Count)
system.switch_cpus2.exec_context.thread_0.statExecutedInstType::FloatDiv            0                       # Class of executed instruction. (Count)
system.switch_cpus2.exec_context.thread_0.statExecutedInstType::FloatMisc            0                       # Class of executed instruction. (Count)
system.switch_cpus2.exec_context.thread_0.statExecutedInstType::FloatSqrt            0                       # Class of executed instruction. (Count)
system.switch_cpus2.exec_context.thread_0.statExecutedInstType::SimdAdd            0                       # Class of executed instruction. (Count)
system.switch_cpus2.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0                       # Class of executed instruction. (Count)
system.switch_cpus2.exec_context.thread_0.statExecutedInstType::SimdAlu            0                       # Class of executed instruction. (Count)
system.switch_cpus2.exec_context.thread_0.statExecutedInstType::SimdCmp            0                       # Class of executed instruction. (Count)
system.switch_cpus2.exec_context.thread_0.statExecutedInstType::SimdCvt            0                       # Class of executed instruction. (Count)
system.switch_cpus2.exec_context.thread_0.statExecutedInstType::SimdMisc            0                       # Class of executed instruction. (Count)
system.switch_cpus2.exec_context.thread_0.statExecutedInstType::SimdMult            0                       # Class of executed instruction. (Count)
system.switch_cpus2.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0                       # Class of executed instruction. (Count)
system.switch_cpus2.exec_context.thread_0.statExecutedInstType::SimdShift            0                       # Class of executed instruction. (Count)
system.switch_cpus2.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0                       # Class of executed instruction. (Count)
system.switch_cpus2.exec_context.thread_0.statExecutedInstType::SimdDiv            0                       # Class of executed instruction. (Count)
system.switch_cpus2.exec_context.thread_0.statExecutedInstType::SimdSqrt            0                       # Class of executed instruction. (Count)
system.switch_cpus2.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0                       # Class of executed instruction. (Count)
system.switch_cpus2.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0                       # Class of executed instruction. (Count)
system.switch_cpus2.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0                       # Class of executed instruction. (Count)
system.switch_cpus2.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0                       # Class of executed instruction. (Count)
system.switch_cpus2.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0                       # Class of executed instruction. (Count)
system.switch_cpus2.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0                       # Class of executed instruction. (Count)
system.switch_cpus2.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0                       # Class of executed instruction. (Count)
system.switch_cpus2.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0                       # Class of executed instruction. (Count)
system.switch_cpus2.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0                       # Class of executed instruction. (Count)
system.switch_cpus2.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0                       # Class of executed instruction. (Count)
system.switch_cpus2.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0                       # Class of executed instruction. (Count)
system.switch_cpus2.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0                       # Class of executed instruction. (Count)
system.switch_cpus2.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0                       # Class of executed instruction. (Count)
system.switch_cpus2.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0                       # Class of executed instruction. (Count)
system.switch_cpus2.exec_context.thread_0.statExecutedInstType::SimdAes            0                       # Class of executed instruction. (Count)
system.switch_cpus2.exec_context.thread_0.statExecutedInstType::SimdAesMix            0                       # Class of executed instruction. (Count)
system.switch_cpus2.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0                       # Class of executed instruction. (Count)
system.switch_cpus2.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0                       # Class of executed instruction. (Count)
system.switch_cpus2.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0                       # Class of executed instruction. (Count)
system.switch_cpus2.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0                       # Class of executed instruction. (Count)
system.switch_cpus2.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0                       # Class of executed instruction. (Count)
system.switch_cpus2.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0                       # Class of executed instruction. (Count)
system.switch_cpus2.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0                       # Class of executed instruction. (Count)
system.switch_cpus2.exec_context.thread_0.statExecutedInstType::MemRead            0                       # Class of executed instruction. (Count)
system.switch_cpus2.exec_context.thread_0.statExecutedInstType::MemWrite            0                       # Class of executed instruction. (Count)
system.switch_cpus2.exec_context.thread_0.statExecutedInstType::FloatMemRead            0                       # Class of executed instruction. (Count)
system.switch_cpus2.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0                       # Class of executed instruction. (Count)
system.switch_cpus2.exec_context.thread_0.statExecutedInstType::IprAccess            0                       # Class of executed instruction. (Count)
system.switch_cpus2.exec_context.thread_0.statExecutedInstType::InstPrefetch            0                       # Class of executed instruction. (Count)
system.switch_cpus2.exec_context.thread_0.statExecutedInstType::total            0                       # Class of executed instruction. (Count)
system.switch_cpus2.mmu.dtb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus2.mmu.dtb.wrAccesses              0                       # TLB accesses on write requests (Count)
system.switch_cpus2.mmu.dtb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus2.mmu.dtb.wrMisses                0                       # TLB misses on write requests (Count)
system.switch_cpus2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    439238500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus2.mmu.itb.wrAccesses              0                       # TLB accesses on write requests (Count)
system.switch_cpus2.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus2.mmu.itb.wrMisses                0                       # TLB misses on write requests (Count)
system.switch_cpus2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    439238500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF    439238500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus2.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus2.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus3.numCycles                       0                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus3.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus3.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus3.exec_context.thread_0.numInsts            0                       # Number of instructions committed (Count)
system.switch_cpus3.exec_context.thread_0.numOps            0                       # Number of ops (including micro ops) committed (Count)
system.switch_cpus3.exec_context.thread_0.numIntAluAccesses            0                       # Number of integer alu accesses (Count)
system.switch_cpus3.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.switch_cpus3.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus3.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.switch_cpus3.exec_context.thread_0.numCondCtrlInsts            0                       # Number of instructions that are conditional controls (Count)
system.switch_cpus3.exec_context.thread_0.numIntInsts            0                       # Number of integer instructions (Count)
system.switch_cpus3.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.switch_cpus3.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus3.exec_context.thread_0.numIntRegReads            0                       # Number of times the integer registers were read (Count)
system.switch_cpus3.exec_context.thread_0.numIntRegWrites            0                       # Number of times the integer registers were written (Count)
system.switch_cpus3.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.switch_cpus3.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.switch_cpus3.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.switch_cpus3.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.switch_cpus3.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.switch_cpus3.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.switch_cpus3.exec_context.thread_0.numMiscRegReads            0                       # Number of times the Misc registers were read (Count)
system.switch_cpus3.exec_context.thread_0.numMiscRegWrites            0                       # Number of times the Misc registers were written (Count)
system.switch_cpus3.exec_context.thread_0.numMemRefs            0                       # Number of memory refs (Count)
system.switch_cpus3.exec_context.thread_0.numLoadInsts            0                       # Number of load instructions (Count)
system.switch_cpus3.exec_context.thread_0.numStoreInsts            0                       # Number of store instructions (Count)
system.switch_cpus3.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.switch_cpus3.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.switch_cpus3.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus3.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.switch_cpus3.exec_context.thread_0.statExecutedInstType::No_OpClass            0                       # Class of executed instruction. (Count)
system.switch_cpus3.exec_context.thread_0.statExecutedInstType::IntAlu            0                       # Class of executed instruction. (Count)
system.switch_cpus3.exec_context.thread_0.statExecutedInstType::IntMult            0                       # Class of executed instruction. (Count)
system.switch_cpus3.exec_context.thread_0.statExecutedInstType::IntDiv            0                       # Class of executed instruction. (Count)
system.switch_cpus3.exec_context.thread_0.statExecutedInstType::FloatAdd            0                       # Class of executed instruction. (Count)
system.switch_cpus3.exec_context.thread_0.statExecutedInstType::FloatCmp            0                       # Class of executed instruction. (Count)
system.switch_cpus3.exec_context.thread_0.statExecutedInstType::FloatCvt            0                       # Class of executed instruction. (Count)
system.switch_cpus3.exec_context.thread_0.statExecutedInstType::FloatMult            0                       # Class of executed instruction. (Count)
system.switch_cpus3.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0                       # Class of executed instruction. (Count)
system.switch_cpus3.exec_context.thread_0.statExecutedInstType::FloatDiv            0                       # Class of executed instruction. (Count)
system.switch_cpus3.exec_context.thread_0.statExecutedInstType::FloatMisc            0                       # Class of executed instruction. (Count)
system.switch_cpus3.exec_context.thread_0.statExecutedInstType::FloatSqrt            0                       # Class of executed instruction. (Count)
system.switch_cpus3.exec_context.thread_0.statExecutedInstType::SimdAdd            0                       # Class of executed instruction. (Count)
system.switch_cpus3.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0                       # Class of executed instruction. (Count)
system.switch_cpus3.exec_context.thread_0.statExecutedInstType::SimdAlu            0                       # Class of executed instruction. (Count)
system.switch_cpus3.exec_context.thread_0.statExecutedInstType::SimdCmp            0                       # Class of executed instruction. (Count)
system.switch_cpus3.exec_context.thread_0.statExecutedInstType::SimdCvt            0                       # Class of executed instruction. (Count)
system.switch_cpus3.exec_context.thread_0.statExecutedInstType::SimdMisc            0                       # Class of executed instruction. (Count)
system.switch_cpus3.exec_context.thread_0.statExecutedInstType::SimdMult            0                       # Class of executed instruction. (Count)
system.switch_cpus3.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0                       # Class of executed instruction. (Count)
system.switch_cpus3.exec_context.thread_0.statExecutedInstType::SimdShift            0                       # Class of executed instruction. (Count)
system.switch_cpus3.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0                       # Class of executed instruction. (Count)
system.switch_cpus3.exec_context.thread_0.statExecutedInstType::SimdDiv            0                       # Class of executed instruction. (Count)
system.switch_cpus3.exec_context.thread_0.statExecutedInstType::SimdSqrt            0                       # Class of executed instruction. (Count)
system.switch_cpus3.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0                       # Class of executed instruction. (Count)
system.switch_cpus3.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0                       # Class of executed instruction. (Count)
system.switch_cpus3.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0                       # Class of executed instruction. (Count)
system.switch_cpus3.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0                       # Class of executed instruction. (Count)
system.switch_cpus3.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0                       # Class of executed instruction. (Count)
system.switch_cpus3.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0                       # Class of executed instruction. (Count)
system.switch_cpus3.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0                       # Class of executed instruction. (Count)
system.switch_cpus3.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0                       # Class of executed instruction. (Count)
system.switch_cpus3.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0                       # Class of executed instruction. (Count)
system.switch_cpus3.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0                       # Class of executed instruction. (Count)
system.switch_cpus3.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0                       # Class of executed instruction. (Count)
system.switch_cpus3.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0                       # Class of executed instruction. (Count)
system.switch_cpus3.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0                       # Class of executed instruction. (Count)
system.switch_cpus3.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0                       # Class of executed instruction. (Count)
system.switch_cpus3.exec_context.thread_0.statExecutedInstType::SimdAes            0                       # Class of executed instruction. (Count)
system.switch_cpus3.exec_context.thread_0.statExecutedInstType::SimdAesMix            0                       # Class of executed instruction. (Count)
system.switch_cpus3.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0                       # Class of executed instruction. (Count)
system.switch_cpus3.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0                       # Class of executed instruction. (Count)
system.switch_cpus3.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0                       # Class of executed instruction. (Count)
system.switch_cpus3.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0                       # Class of executed instruction. (Count)
system.switch_cpus3.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0                       # Class of executed instruction. (Count)
system.switch_cpus3.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0                       # Class of executed instruction. (Count)
system.switch_cpus3.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0                       # Class of executed instruction. (Count)
system.switch_cpus3.exec_context.thread_0.statExecutedInstType::MemRead            0                       # Class of executed instruction. (Count)
system.switch_cpus3.exec_context.thread_0.statExecutedInstType::MemWrite            0                       # Class of executed instruction. (Count)
system.switch_cpus3.exec_context.thread_0.statExecutedInstType::FloatMemRead            0                       # Class of executed instruction. (Count)
system.switch_cpus3.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0                       # Class of executed instruction. (Count)
system.switch_cpus3.exec_context.thread_0.statExecutedInstType::IprAccess            0                       # Class of executed instruction. (Count)
system.switch_cpus3.exec_context.thread_0.statExecutedInstType::InstPrefetch            0                       # Class of executed instruction. (Count)
system.switch_cpus3.exec_context.thread_0.statExecutedInstType::total            0                       # Class of executed instruction. (Count)
system.switch_cpus3.mmu.dtb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus3.mmu.dtb.wrAccesses              0                       # TLB accesses on write requests (Count)
system.switch_cpus3.mmu.dtb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus3.mmu.dtb.wrMisses                0                       # TLB misses on write requests (Count)
system.switch_cpus3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    439238500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus3.mmu.itb.wrAccesses              0                       # TLB accesses on write requests (Count)
system.switch_cpus3.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus3.mmu.itb.wrMisses                0                       # TLB misses on write requests (Count)
system.switch_cpus3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    439238500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF    439238500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus3.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus3.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus4.numCycles                       0                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus4.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus4.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus4.exec_context.thread_0.numInsts            0                       # Number of instructions committed (Count)
system.switch_cpus4.exec_context.thread_0.numOps            0                       # Number of ops (including micro ops) committed (Count)
system.switch_cpus4.exec_context.thread_0.numIntAluAccesses            0                       # Number of integer alu accesses (Count)
system.switch_cpus4.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.switch_cpus4.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus4.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.switch_cpus4.exec_context.thread_0.numCondCtrlInsts            0                       # Number of instructions that are conditional controls (Count)
system.switch_cpus4.exec_context.thread_0.numIntInsts            0                       # Number of integer instructions (Count)
system.switch_cpus4.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.switch_cpus4.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus4.exec_context.thread_0.numIntRegReads            0                       # Number of times the integer registers were read (Count)
system.switch_cpus4.exec_context.thread_0.numIntRegWrites            0                       # Number of times the integer registers were written (Count)
system.switch_cpus4.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.switch_cpus4.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.switch_cpus4.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.switch_cpus4.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.switch_cpus4.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.switch_cpus4.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.switch_cpus4.exec_context.thread_0.numMiscRegReads            0                       # Number of times the Misc registers were read (Count)
system.switch_cpus4.exec_context.thread_0.numMiscRegWrites            0                       # Number of times the Misc registers were written (Count)
system.switch_cpus4.exec_context.thread_0.numMemRefs            0                       # Number of memory refs (Count)
system.switch_cpus4.exec_context.thread_0.numLoadInsts            0                       # Number of load instructions (Count)
system.switch_cpus4.exec_context.thread_0.numStoreInsts            0                       # Number of store instructions (Count)
system.switch_cpus4.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.switch_cpus4.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.switch_cpus4.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus4.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.switch_cpus4.exec_context.thread_0.statExecutedInstType::No_OpClass            0                       # Class of executed instruction. (Count)
system.switch_cpus4.exec_context.thread_0.statExecutedInstType::IntAlu            0                       # Class of executed instruction. (Count)
system.switch_cpus4.exec_context.thread_0.statExecutedInstType::IntMult            0                       # Class of executed instruction. (Count)
system.switch_cpus4.exec_context.thread_0.statExecutedInstType::IntDiv            0                       # Class of executed instruction. (Count)
system.switch_cpus4.exec_context.thread_0.statExecutedInstType::FloatAdd            0                       # Class of executed instruction. (Count)
system.switch_cpus4.exec_context.thread_0.statExecutedInstType::FloatCmp            0                       # Class of executed instruction. (Count)
system.switch_cpus4.exec_context.thread_0.statExecutedInstType::FloatCvt            0                       # Class of executed instruction. (Count)
system.switch_cpus4.exec_context.thread_0.statExecutedInstType::FloatMult            0                       # Class of executed instruction. (Count)
system.switch_cpus4.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0                       # Class of executed instruction. (Count)
system.switch_cpus4.exec_context.thread_0.statExecutedInstType::FloatDiv            0                       # Class of executed instruction. (Count)
system.switch_cpus4.exec_context.thread_0.statExecutedInstType::FloatMisc            0                       # Class of executed instruction. (Count)
system.switch_cpus4.exec_context.thread_0.statExecutedInstType::FloatSqrt            0                       # Class of executed instruction. (Count)
system.switch_cpus4.exec_context.thread_0.statExecutedInstType::SimdAdd            0                       # Class of executed instruction. (Count)
system.switch_cpus4.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0                       # Class of executed instruction. (Count)
system.switch_cpus4.exec_context.thread_0.statExecutedInstType::SimdAlu            0                       # Class of executed instruction. (Count)
system.switch_cpus4.exec_context.thread_0.statExecutedInstType::SimdCmp            0                       # Class of executed instruction. (Count)
system.switch_cpus4.exec_context.thread_0.statExecutedInstType::SimdCvt            0                       # Class of executed instruction. (Count)
system.switch_cpus4.exec_context.thread_0.statExecutedInstType::SimdMisc            0                       # Class of executed instruction. (Count)
system.switch_cpus4.exec_context.thread_0.statExecutedInstType::SimdMult            0                       # Class of executed instruction. (Count)
system.switch_cpus4.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0                       # Class of executed instruction. (Count)
system.switch_cpus4.exec_context.thread_0.statExecutedInstType::SimdShift            0                       # Class of executed instruction. (Count)
system.switch_cpus4.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0                       # Class of executed instruction. (Count)
system.switch_cpus4.exec_context.thread_0.statExecutedInstType::SimdDiv            0                       # Class of executed instruction. (Count)
system.switch_cpus4.exec_context.thread_0.statExecutedInstType::SimdSqrt            0                       # Class of executed instruction. (Count)
system.switch_cpus4.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0                       # Class of executed instruction. (Count)
system.switch_cpus4.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0                       # Class of executed instruction. (Count)
system.switch_cpus4.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0                       # Class of executed instruction. (Count)
system.switch_cpus4.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0                       # Class of executed instruction. (Count)
system.switch_cpus4.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0                       # Class of executed instruction. (Count)
system.switch_cpus4.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0                       # Class of executed instruction. (Count)
system.switch_cpus4.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0                       # Class of executed instruction. (Count)
system.switch_cpus4.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0                       # Class of executed instruction. (Count)
system.switch_cpus4.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0                       # Class of executed instruction. (Count)
system.switch_cpus4.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0                       # Class of executed instruction. (Count)
system.switch_cpus4.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0                       # Class of executed instruction. (Count)
system.switch_cpus4.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0                       # Class of executed instruction. (Count)
system.switch_cpus4.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0                       # Class of executed instruction. (Count)
system.switch_cpus4.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0                       # Class of executed instruction. (Count)
system.switch_cpus4.exec_context.thread_0.statExecutedInstType::SimdAes            0                       # Class of executed instruction. (Count)
system.switch_cpus4.exec_context.thread_0.statExecutedInstType::SimdAesMix            0                       # Class of executed instruction. (Count)
system.switch_cpus4.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0                       # Class of executed instruction. (Count)
system.switch_cpus4.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0                       # Class of executed instruction. (Count)
system.switch_cpus4.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0                       # Class of executed instruction. (Count)
system.switch_cpus4.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0                       # Class of executed instruction. (Count)
system.switch_cpus4.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0                       # Class of executed instruction. (Count)
system.switch_cpus4.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0                       # Class of executed instruction. (Count)
system.switch_cpus4.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0                       # Class of executed instruction. (Count)
system.switch_cpus4.exec_context.thread_0.statExecutedInstType::MemRead            0                       # Class of executed instruction. (Count)
system.switch_cpus4.exec_context.thread_0.statExecutedInstType::MemWrite            0                       # Class of executed instruction. (Count)
system.switch_cpus4.exec_context.thread_0.statExecutedInstType::FloatMemRead            0                       # Class of executed instruction. (Count)
system.switch_cpus4.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0                       # Class of executed instruction. (Count)
system.switch_cpus4.exec_context.thread_0.statExecutedInstType::IprAccess            0                       # Class of executed instruction. (Count)
system.switch_cpus4.exec_context.thread_0.statExecutedInstType::InstPrefetch            0                       # Class of executed instruction. (Count)
system.switch_cpus4.exec_context.thread_0.statExecutedInstType::total            0                       # Class of executed instruction. (Count)
system.switch_cpus4.mmu.dtb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus4.mmu.dtb.wrAccesses              0                       # TLB accesses on write requests (Count)
system.switch_cpus4.mmu.dtb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus4.mmu.dtb.wrMisses                0                       # TLB misses on write requests (Count)
system.switch_cpus4.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    439238500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus4.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus4.mmu.itb.wrAccesses              0                       # TLB accesses on write requests (Count)
system.switch_cpus4.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus4.mmu.itb.wrMisses                0                       # TLB misses on write requests (Count)
system.switch_cpus4.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    439238500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus4.power_state.pwrStateResidencyTicks::OFF    439238500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus4.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus4.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus4.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus5.numCycles                       0                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus5.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus5.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus5.exec_context.thread_0.numInsts            0                       # Number of instructions committed (Count)
system.switch_cpus5.exec_context.thread_0.numOps            0                       # Number of ops (including micro ops) committed (Count)
system.switch_cpus5.exec_context.thread_0.numIntAluAccesses            0                       # Number of integer alu accesses (Count)
system.switch_cpus5.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.switch_cpus5.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus5.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.switch_cpus5.exec_context.thread_0.numCondCtrlInsts            0                       # Number of instructions that are conditional controls (Count)
system.switch_cpus5.exec_context.thread_0.numIntInsts            0                       # Number of integer instructions (Count)
system.switch_cpus5.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.switch_cpus5.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus5.exec_context.thread_0.numIntRegReads            0                       # Number of times the integer registers were read (Count)
system.switch_cpus5.exec_context.thread_0.numIntRegWrites            0                       # Number of times the integer registers were written (Count)
system.switch_cpus5.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.switch_cpus5.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.switch_cpus5.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.switch_cpus5.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.switch_cpus5.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.switch_cpus5.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.switch_cpus5.exec_context.thread_0.numMiscRegReads            0                       # Number of times the Misc registers were read (Count)
system.switch_cpus5.exec_context.thread_0.numMiscRegWrites            0                       # Number of times the Misc registers were written (Count)
system.switch_cpus5.exec_context.thread_0.numMemRefs            0                       # Number of memory refs (Count)
system.switch_cpus5.exec_context.thread_0.numLoadInsts            0                       # Number of load instructions (Count)
system.switch_cpus5.exec_context.thread_0.numStoreInsts            0                       # Number of store instructions (Count)
system.switch_cpus5.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.switch_cpus5.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.switch_cpus5.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus5.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.switch_cpus5.exec_context.thread_0.statExecutedInstType::No_OpClass            0                       # Class of executed instruction. (Count)
system.switch_cpus5.exec_context.thread_0.statExecutedInstType::IntAlu            0                       # Class of executed instruction. (Count)
system.switch_cpus5.exec_context.thread_0.statExecutedInstType::IntMult            0                       # Class of executed instruction. (Count)
system.switch_cpus5.exec_context.thread_0.statExecutedInstType::IntDiv            0                       # Class of executed instruction. (Count)
system.switch_cpus5.exec_context.thread_0.statExecutedInstType::FloatAdd            0                       # Class of executed instruction. (Count)
system.switch_cpus5.exec_context.thread_0.statExecutedInstType::FloatCmp            0                       # Class of executed instruction. (Count)
system.switch_cpus5.exec_context.thread_0.statExecutedInstType::FloatCvt            0                       # Class of executed instruction. (Count)
system.switch_cpus5.exec_context.thread_0.statExecutedInstType::FloatMult            0                       # Class of executed instruction. (Count)
system.switch_cpus5.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0                       # Class of executed instruction. (Count)
system.switch_cpus5.exec_context.thread_0.statExecutedInstType::FloatDiv            0                       # Class of executed instruction. (Count)
system.switch_cpus5.exec_context.thread_0.statExecutedInstType::FloatMisc            0                       # Class of executed instruction. (Count)
system.switch_cpus5.exec_context.thread_0.statExecutedInstType::FloatSqrt            0                       # Class of executed instruction. (Count)
system.switch_cpus5.exec_context.thread_0.statExecutedInstType::SimdAdd            0                       # Class of executed instruction. (Count)
system.switch_cpus5.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0                       # Class of executed instruction. (Count)
system.switch_cpus5.exec_context.thread_0.statExecutedInstType::SimdAlu            0                       # Class of executed instruction. (Count)
system.switch_cpus5.exec_context.thread_0.statExecutedInstType::SimdCmp            0                       # Class of executed instruction. (Count)
system.switch_cpus5.exec_context.thread_0.statExecutedInstType::SimdCvt            0                       # Class of executed instruction. (Count)
system.switch_cpus5.exec_context.thread_0.statExecutedInstType::SimdMisc            0                       # Class of executed instruction. (Count)
system.switch_cpus5.exec_context.thread_0.statExecutedInstType::SimdMult            0                       # Class of executed instruction. (Count)
system.switch_cpus5.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0                       # Class of executed instruction. (Count)
system.switch_cpus5.exec_context.thread_0.statExecutedInstType::SimdShift            0                       # Class of executed instruction. (Count)
system.switch_cpus5.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0                       # Class of executed instruction. (Count)
system.switch_cpus5.exec_context.thread_0.statExecutedInstType::SimdDiv            0                       # Class of executed instruction. (Count)
system.switch_cpus5.exec_context.thread_0.statExecutedInstType::SimdSqrt            0                       # Class of executed instruction. (Count)
system.switch_cpus5.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0                       # Class of executed instruction. (Count)
system.switch_cpus5.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0                       # Class of executed instruction. (Count)
system.switch_cpus5.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0                       # Class of executed instruction. (Count)
system.switch_cpus5.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0                       # Class of executed instruction. (Count)
system.switch_cpus5.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0                       # Class of executed instruction. (Count)
system.switch_cpus5.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0                       # Class of executed instruction. (Count)
system.switch_cpus5.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0                       # Class of executed instruction. (Count)
system.switch_cpus5.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0                       # Class of executed instruction. (Count)
system.switch_cpus5.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0                       # Class of executed instruction. (Count)
system.switch_cpus5.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0                       # Class of executed instruction. (Count)
system.switch_cpus5.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0                       # Class of executed instruction. (Count)
system.switch_cpus5.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0                       # Class of executed instruction. (Count)
system.switch_cpus5.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0                       # Class of executed instruction. (Count)
system.switch_cpus5.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0                       # Class of executed instruction. (Count)
system.switch_cpus5.exec_context.thread_0.statExecutedInstType::SimdAes            0                       # Class of executed instruction. (Count)
system.switch_cpus5.exec_context.thread_0.statExecutedInstType::SimdAesMix            0                       # Class of executed instruction. (Count)
system.switch_cpus5.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0                       # Class of executed instruction. (Count)
system.switch_cpus5.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0                       # Class of executed instruction. (Count)
system.switch_cpus5.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0                       # Class of executed instruction. (Count)
system.switch_cpus5.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0                       # Class of executed instruction. (Count)
system.switch_cpus5.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0                       # Class of executed instruction. (Count)
system.switch_cpus5.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0                       # Class of executed instruction. (Count)
system.switch_cpus5.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0                       # Class of executed instruction. (Count)
system.switch_cpus5.exec_context.thread_0.statExecutedInstType::MemRead            0                       # Class of executed instruction. (Count)
system.switch_cpus5.exec_context.thread_0.statExecutedInstType::MemWrite            0                       # Class of executed instruction. (Count)
system.switch_cpus5.exec_context.thread_0.statExecutedInstType::FloatMemRead            0                       # Class of executed instruction. (Count)
system.switch_cpus5.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0                       # Class of executed instruction. (Count)
system.switch_cpus5.exec_context.thread_0.statExecutedInstType::IprAccess            0                       # Class of executed instruction. (Count)
system.switch_cpus5.exec_context.thread_0.statExecutedInstType::InstPrefetch            0                       # Class of executed instruction. (Count)
system.switch_cpus5.exec_context.thread_0.statExecutedInstType::total            0                       # Class of executed instruction. (Count)
system.switch_cpus5.mmu.dtb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus5.mmu.dtb.wrAccesses              0                       # TLB accesses on write requests (Count)
system.switch_cpus5.mmu.dtb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus5.mmu.dtb.wrMisses                0                       # TLB misses on write requests (Count)
system.switch_cpus5.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    439238500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus5.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus5.mmu.itb.wrAccesses              0                       # TLB accesses on write requests (Count)
system.switch_cpus5.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus5.mmu.itb.wrMisses                0                       # TLB misses on write requests (Count)
system.switch_cpus5.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    439238500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus5.power_state.pwrStateResidencyTicks::OFF    439238500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus5.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus5.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus5.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus6.numCycles                       0                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus6.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus6.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus6.exec_context.thread_0.numInsts            0                       # Number of instructions committed (Count)
system.switch_cpus6.exec_context.thread_0.numOps            0                       # Number of ops (including micro ops) committed (Count)
system.switch_cpus6.exec_context.thread_0.numIntAluAccesses            0                       # Number of integer alu accesses (Count)
system.switch_cpus6.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.switch_cpus6.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus6.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.switch_cpus6.exec_context.thread_0.numCondCtrlInsts            0                       # Number of instructions that are conditional controls (Count)
system.switch_cpus6.exec_context.thread_0.numIntInsts            0                       # Number of integer instructions (Count)
system.switch_cpus6.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.switch_cpus6.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus6.exec_context.thread_0.numIntRegReads            0                       # Number of times the integer registers were read (Count)
system.switch_cpus6.exec_context.thread_0.numIntRegWrites            0                       # Number of times the integer registers were written (Count)
system.switch_cpus6.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.switch_cpus6.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.switch_cpus6.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.switch_cpus6.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.switch_cpus6.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.switch_cpus6.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.switch_cpus6.exec_context.thread_0.numMiscRegReads            0                       # Number of times the Misc registers were read (Count)
system.switch_cpus6.exec_context.thread_0.numMiscRegWrites            0                       # Number of times the Misc registers were written (Count)
system.switch_cpus6.exec_context.thread_0.numMemRefs            0                       # Number of memory refs (Count)
system.switch_cpus6.exec_context.thread_0.numLoadInsts            0                       # Number of load instructions (Count)
system.switch_cpus6.exec_context.thread_0.numStoreInsts            0                       # Number of store instructions (Count)
system.switch_cpus6.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.switch_cpus6.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.switch_cpus6.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus6.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.switch_cpus6.exec_context.thread_0.statExecutedInstType::No_OpClass            0                       # Class of executed instruction. (Count)
system.switch_cpus6.exec_context.thread_0.statExecutedInstType::IntAlu            0                       # Class of executed instruction. (Count)
system.switch_cpus6.exec_context.thread_0.statExecutedInstType::IntMult            0                       # Class of executed instruction. (Count)
system.switch_cpus6.exec_context.thread_0.statExecutedInstType::IntDiv            0                       # Class of executed instruction. (Count)
system.switch_cpus6.exec_context.thread_0.statExecutedInstType::FloatAdd            0                       # Class of executed instruction. (Count)
system.switch_cpus6.exec_context.thread_0.statExecutedInstType::FloatCmp            0                       # Class of executed instruction. (Count)
system.switch_cpus6.exec_context.thread_0.statExecutedInstType::FloatCvt            0                       # Class of executed instruction. (Count)
system.switch_cpus6.exec_context.thread_0.statExecutedInstType::FloatMult            0                       # Class of executed instruction. (Count)
system.switch_cpus6.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0                       # Class of executed instruction. (Count)
system.switch_cpus6.exec_context.thread_0.statExecutedInstType::FloatDiv            0                       # Class of executed instruction. (Count)
system.switch_cpus6.exec_context.thread_0.statExecutedInstType::FloatMisc            0                       # Class of executed instruction. (Count)
system.switch_cpus6.exec_context.thread_0.statExecutedInstType::FloatSqrt            0                       # Class of executed instruction. (Count)
system.switch_cpus6.exec_context.thread_0.statExecutedInstType::SimdAdd            0                       # Class of executed instruction. (Count)
system.switch_cpus6.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0                       # Class of executed instruction. (Count)
system.switch_cpus6.exec_context.thread_0.statExecutedInstType::SimdAlu            0                       # Class of executed instruction. (Count)
system.switch_cpus6.exec_context.thread_0.statExecutedInstType::SimdCmp            0                       # Class of executed instruction. (Count)
system.switch_cpus6.exec_context.thread_0.statExecutedInstType::SimdCvt            0                       # Class of executed instruction. (Count)
system.switch_cpus6.exec_context.thread_0.statExecutedInstType::SimdMisc            0                       # Class of executed instruction. (Count)
system.switch_cpus6.exec_context.thread_0.statExecutedInstType::SimdMult            0                       # Class of executed instruction. (Count)
system.switch_cpus6.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0                       # Class of executed instruction. (Count)
system.switch_cpus6.exec_context.thread_0.statExecutedInstType::SimdShift            0                       # Class of executed instruction. (Count)
system.switch_cpus6.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0                       # Class of executed instruction. (Count)
system.switch_cpus6.exec_context.thread_0.statExecutedInstType::SimdDiv            0                       # Class of executed instruction. (Count)
system.switch_cpus6.exec_context.thread_0.statExecutedInstType::SimdSqrt            0                       # Class of executed instruction. (Count)
system.switch_cpus6.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0                       # Class of executed instruction. (Count)
system.switch_cpus6.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0                       # Class of executed instruction. (Count)
system.switch_cpus6.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0                       # Class of executed instruction. (Count)
system.switch_cpus6.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0                       # Class of executed instruction. (Count)
system.switch_cpus6.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0                       # Class of executed instruction. (Count)
system.switch_cpus6.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0                       # Class of executed instruction. (Count)
system.switch_cpus6.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0                       # Class of executed instruction. (Count)
system.switch_cpus6.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0                       # Class of executed instruction. (Count)
system.switch_cpus6.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0                       # Class of executed instruction. (Count)
system.switch_cpus6.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0                       # Class of executed instruction. (Count)
system.switch_cpus6.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0                       # Class of executed instruction. (Count)
system.switch_cpus6.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0                       # Class of executed instruction. (Count)
system.switch_cpus6.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0                       # Class of executed instruction. (Count)
system.switch_cpus6.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0                       # Class of executed instruction. (Count)
system.switch_cpus6.exec_context.thread_0.statExecutedInstType::SimdAes            0                       # Class of executed instruction. (Count)
system.switch_cpus6.exec_context.thread_0.statExecutedInstType::SimdAesMix            0                       # Class of executed instruction. (Count)
system.switch_cpus6.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0                       # Class of executed instruction. (Count)
system.switch_cpus6.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0                       # Class of executed instruction. (Count)
system.switch_cpus6.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0                       # Class of executed instruction. (Count)
system.switch_cpus6.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0                       # Class of executed instruction. (Count)
system.switch_cpus6.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0                       # Class of executed instruction. (Count)
system.switch_cpus6.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0                       # Class of executed instruction. (Count)
system.switch_cpus6.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0                       # Class of executed instruction. (Count)
system.switch_cpus6.exec_context.thread_0.statExecutedInstType::MemRead            0                       # Class of executed instruction. (Count)
system.switch_cpus6.exec_context.thread_0.statExecutedInstType::MemWrite            0                       # Class of executed instruction. (Count)
system.switch_cpus6.exec_context.thread_0.statExecutedInstType::FloatMemRead            0                       # Class of executed instruction. (Count)
system.switch_cpus6.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0                       # Class of executed instruction. (Count)
system.switch_cpus6.exec_context.thread_0.statExecutedInstType::IprAccess            0                       # Class of executed instruction. (Count)
system.switch_cpus6.exec_context.thread_0.statExecutedInstType::InstPrefetch            0                       # Class of executed instruction. (Count)
system.switch_cpus6.exec_context.thread_0.statExecutedInstType::total            0                       # Class of executed instruction. (Count)
system.switch_cpus6.mmu.dtb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus6.mmu.dtb.wrAccesses              0                       # TLB accesses on write requests (Count)
system.switch_cpus6.mmu.dtb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus6.mmu.dtb.wrMisses                0                       # TLB misses on write requests (Count)
system.switch_cpus6.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    439238500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus6.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus6.mmu.itb.wrAccesses              0                       # TLB accesses on write requests (Count)
system.switch_cpus6.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus6.mmu.itb.wrMisses                0                       # TLB misses on write requests (Count)
system.switch_cpus6.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    439238500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus6.power_state.pwrStateResidencyTicks::OFF    439238500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus6.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus6.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus6.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.tol2bus.transDist::ReadReq                 237                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadResp               7433                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteReq                157                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteResp               157                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty           82                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean         3917                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict             1483                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeReq             1285                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeResp            1285                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq              2972                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp             2972                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           3918                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq          3278                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu0.icache.mem_side_port::system.l2.cpu_side_port           48                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu0.dcache.mem_side_port::system.l2.cpu_side_port          312                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu1.icache.mem_side_port::system.l2.cpu_side_port          978                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu1.dcache.mem_side_port::system.l2.cpu_side_port         1325                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu1.itb_walker_cache.mem_side_port::system.l2.cpu_side_port          168                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu1.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port          280                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu2.icache.mem_side_port::system.l2.cpu_side_port          957                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu2.dcache.mem_side_port::system.l2.cpu_side_port         1318                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu2.itb_walker_cache.mem_side_port::system.l2.cpu_side_port          137                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu2.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port          208                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu3.icache.mem_side_port::system.l2.cpu_side_port         1347                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu3.dcache.mem_side_port::system.l2.cpu_side_port         1379                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu3.itb_walker_cache.mem_side_port::system.l2.cpu_side_port          111                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu3.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port          148                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu4.icache.mem_side_port::system.l2.cpu_side_port         5966                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu4.dcache.mem_side_port::system.l2.cpu_side_port         5278                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu4.itb_walker_cache.mem_side_port::system.l2.cpu_side_port          727                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu4.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port         1140                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu5.icache.mem_side_port::system.l2.cpu_side_port         1416                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu5.dcache.mem_side_port::system.l2.cpu_side_port         1998                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu5.itb_walker_cache.mem_side_port::system.l2.cpu_side_port          367                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu5.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port          641                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu6.icache.mem_side_port::system.l2.cpu_side_port         1041                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu6.dcache.mem_side_port::system.l2.cpu_side_port         1388                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu6.itb_walker_cache.mem_side_port::system.l2.cpu_side_port          189                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu6.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port          309                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                  29176                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu0.icache.mem_side_port::system.l2.cpu_side_port         2048                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu0.dcache.mem_side_port::system.l2.cpu_side_port         4296                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu1.icache.mem_side_port::system.l2.cpu_side_port        41728                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu1.dcache.mem_side_port::system.l2.cpu_side_port        33368                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu1.itb_walker_cache.mem_side_port::system.l2.cpu_side_port         3712                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu1.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port         6080                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu2.icache.mem_side_port::system.l2.cpu_side_port        40832                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu2.dcache.mem_side_port::system.l2.cpu_side_port        33428                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu2.itb_walker_cache.mem_side_port::system.l2.cpu_side_port         3008                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu2.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port         4544                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu3.icache.mem_side_port::system.l2.cpu_side_port        57472                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu3.dcache.mem_side_port::system.l2.cpu_side_port        34900                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu3.itb_walker_cache.mem_side_port::system.l2.cpu_side_port         2432                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu3.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port         3264                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu4.icache.mem_side_port::system.l2.cpu_side_port       254528                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu4.dcache.mem_side_port::system.l2.cpu_side_port       120372                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu4.itb_walker_cache.mem_side_port::system.l2.cpu_side_port        15552                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu4.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port        24704                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu5.icache.mem_side_port::system.l2.cpu_side_port        60416                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu5.dcache.mem_side_port::system.l2.cpu_side_port        48684                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu5.itb_walker_cache.mem_side_port::system.l2.cpu_side_port         8000                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu5.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port        13888                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu6.icache.mem_side_port::system.l2.cpu_side_port        44416                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu6.dcache.mem_side_port::system.l2.cpu_side_port        34982                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu6.itb_walker_cache.mem_side_port::system.l2.cpu_side_port         4096                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu6.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port         6656                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                  907406                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                            3972                       # Total snoops (Count)
system.tol2bus.snoopTraffic                      3904                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples             15819                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             2.422151                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            3.174279                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                    3393     21.45%     21.45% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                    6626     41.89%     63.34% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                    1393      8.81%     72.14% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                     752      4.75%     76.89% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                     638      4.03%     80.93% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::5                     753      4.76%     85.69% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::6                     854      5.40%     91.09% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::7                     337      2.13%     93.22% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::8                       3      0.02%     93.24% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::9                      18      0.11%     93.35% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::10                     67      0.42%     93.77% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::11                    522      3.30%     97.07% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::12                    143      0.90%     97.98% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::13                    160      1.01%     98.99% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::14                     39      0.25%     99.24% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::15                     47      0.30%     99.53% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::16                     55      0.35%     99.88% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::17                     19      0.12%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::18                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::19                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::20                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::21                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::22                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::23                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::24                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::25                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::26                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::27                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::28                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value              17                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total               15819                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    439238500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.snoop_filter.totRequests         16935                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests         5703                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests         9245                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops            2961                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops         1425                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops         1536                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

