###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       158126   # Number of WRITE/WRITEP commands
num_reads_done                 =       452331   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       378021   # Number of read row buffer hits
num_read_cmds                  =       452330   # Number of READ/READP commands
num_writes_done                =       158126   # Number of read requests issued
num_write_row_hits             =       114613   # Number of write row buffer hits
num_act_cmds                   =       118179   # Number of ACT commands
num_pre_cmds                   =       118152   # Number of PRE commands
num_ondemand_pres              =        96408   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9400796   # Cyles of rank active rank.0
rank_active_cycles.1           =      9075011   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       599204   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       924989   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       562023   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         5889   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         1887   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1837   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          779   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          747   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1241   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2116   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2072   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         3605   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        28261   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           15   # Write cmd latency (cycles)
write_latency[20-39]           =          636   # Write cmd latency (cycles)
write_latency[40-59]           =         1166   # Write cmd latency (cycles)
write_latency[60-79]           =         3067   # Write cmd latency (cycles)
write_latency[80-99]           =         6095   # Write cmd latency (cycles)
write_latency[100-119]         =         8584   # Write cmd latency (cycles)
write_latency[120-139]         =        11837   # Write cmd latency (cycles)
write_latency[140-159]         =        11920   # Write cmd latency (cycles)
write_latency[160-179]         =        11660   # Write cmd latency (cycles)
write_latency[180-199]         =        11150   # Write cmd latency (cycles)
write_latency[200-]            =        91996   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       225039   # Read request latency (cycles)
read_latency[40-59]            =        69533   # Read request latency (cycles)
read_latency[60-79]            =        57482   # Read request latency (cycles)
read_latency[80-99]            =        17357   # Read request latency (cycles)
read_latency[100-119]          =        11703   # Read request latency (cycles)
read_latency[120-139]          =         9415   # Read request latency (cycles)
read_latency[140-159]          =         6669   # Read request latency (cycles)
read_latency[160-179]          =         5330   # Read request latency (cycles)
read_latency[180-199]          =         4285   # Read request latency (cycles)
read_latency[200-]             =        45517   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  7.89365e+08   # Write energy
read_energy                    =  1.82379e+09   # Read energy
act_energy                     =  3.23338e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.87618e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.43995e+08   # Precharge standby energy rank.1
act_stb_energy.0               =   5.8661e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.66281e+09   # Active standby energy rank.1
average_read_latency           =      91.4704   # Average read request latency (cycles)
average_interarrival           =       16.381   # Average request interarrival latency (cycles)
total_energy                   =  1.59017e+10   # Total energy (pJ)
average_power                  =      1590.17   # Average power (mW)
average_bandwidth              =      5.20923   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       188033   # Number of WRITE/WRITEP commands
num_reads_done                 =       482345   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       401207   # Number of read row buffer hits
num_read_cmds                  =       482344   # Number of READ/READP commands
num_writes_done                =       188038   # Number of read requests issued
num_write_row_hits             =       139648   # Number of write row buffer hits
num_act_cmds                   =       129956   # Number of ACT commands
num_pre_cmds                   =       129930   # Number of PRE commands
num_ondemand_pres              =       107630   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9289471   # Cyles of rank active rank.0
rank_active_cycles.1           =      9255814   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       710529   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       744186   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       623759   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         4332   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         1813   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1781   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          734   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          728   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1216   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2095   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2053   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         3725   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        28147   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           16   # Write cmd latency (cycles)
write_latency[20-39]           =          736   # Write cmd latency (cycles)
write_latency[40-59]           =         1353   # Write cmd latency (cycles)
write_latency[60-79]           =         3831   # Write cmd latency (cycles)
write_latency[80-99]           =         8052   # Write cmd latency (cycles)
write_latency[100-119]         =        10840   # Write cmd latency (cycles)
write_latency[120-139]         =        13683   # Write cmd latency (cycles)
write_latency[140-159]         =        13371   # Write cmd latency (cycles)
write_latency[160-179]         =        13123   # Write cmd latency (cycles)
write_latency[180-199]         =        12505   # Write cmd latency (cycles)
write_latency[200-]            =       110523   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       221769   # Read request latency (cycles)
read_latency[40-59]            =        73491   # Read request latency (cycles)
read_latency[60-79]            =        64304   # Read request latency (cycles)
read_latency[80-99]            =        21311   # Read request latency (cycles)
read_latency[100-119]          =        14352   # Read request latency (cycles)
read_latency[120-139]          =        11200   # Read request latency (cycles)
read_latency[140-159]          =         7500   # Read request latency (cycles)
read_latency[160-179]          =         6049   # Read request latency (cycles)
read_latency[180-199]          =         5062   # Read request latency (cycles)
read_latency[200-]             =        57306   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  9.38661e+08   # Write energy
read_energy                    =  1.94481e+09   # Read energy
act_energy                     =   3.5556e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.41054e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.57209e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.79663e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.77563e+09   # Active standby energy rank.1
average_read_latency           =      101.856   # Average read request latency (cycles)
average_interarrival           =      14.9167   # Average request interarrival latency (cycles)
total_energy                   =  1.62142e+10   # Total energy (pJ)
average_power                  =      1621.42   # Average power (mW)
average_bandwidth              =       5.7206   # Average bandwidth
