
---------- Begin Simulation Statistics ----------
final_tick                                14576030000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    637                       # Simulator instruction rate (inst/s)
host_mem_usage                                7776524                       # Number of bytes of host memory used
host_op_rate                                      651                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 13323.76                       # Real time elapsed on the host
host_tick_rate                                 835465                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     8487280                       # Number of instructions simulated
sim_ops                                       8672654                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011132                       # Number of seconds simulated
sim_ticks                                 11131540625                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.596641                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  426754                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               437263                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                642                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4577                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            442558                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               4076                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            5318                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1242                       # Number of indirect misses.
system.cpu.branchPred.lookups                  486925                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   16343                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          707                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2914993                       # Number of instructions committed
system.cpu.committedOps                       2951297                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.068235                       # CPI: cycles per instruction
system.cpu.discardedOps                         11299                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1606614                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            104884                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           801149                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2605737                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.325920                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      516                       # number of quiesce instructions executed
system.cpu.numCycles                          8943883                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       516                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2027041     68.68%     68.68% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2131      0.07%     68.76% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.76% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.76% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.76% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.76% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.76% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.76% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.76% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.76% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.76% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.76% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.76% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.76% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.76% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.76% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.76% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.76% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.76% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.76% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.76% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.76% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.76% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.76% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.76% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.76% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.76% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.76% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.76% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.76% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.76% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.76% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.76% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.76% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.76% # Class of committed instruction
system.cpu.op_class_0::MemRead                 106367      3.60%     72.36% # Class of committed instruction
system.cpu.op_class_0::MemWrite                815758     27.64%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2951297                       # Class of committed instruction
system.cpu.quiesceCycles                      8866582                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6338146                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          650                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        747823                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  14576030000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  14576030000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  14576030000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  14576030000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              237342                       # Transaction distribution
system.membus.trans_dist::ReadResp             237960                       # Transaction distribution
system.membus.trans_dist::WriteReq             141133                       # Transaction distribution
system.membus.trans_dist::WriteResp            141133                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          347                       # Transaction distribution
system.membus.trans_dist::WriteClean              111                       # Transaction distribution
system.membus.trans_dist::CleanEvict              169                       # Transaction distribution
system.membus.trans_dist::ReadExReq               160                       # Transaction distribution
system.membus.trans_dist::ReadExResp              160                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            307                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           311                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       373261                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        373261                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          664                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          664                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           51                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2116                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       747990                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         8312                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       758469                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       746522                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       746522                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1505655                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        19648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        19648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         4232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        57920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        11632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        75320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     23888560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     23888560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                23983528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1126009                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000022                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004712                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1125984    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      25      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1126009                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1934279662                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              17.4                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            10550375                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              593234                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2064125                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  14576030000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            8425415                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1455102920                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             13.1                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1541750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  14576030000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  14576030000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  14576030000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  14576030000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       280576                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       280576                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       485461                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       485461                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          112                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           16                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2980                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         5026                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         8312                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::total        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        20496                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        24592                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1470464                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1470464                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1532074                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio           84                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          176                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           23                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3278                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7898                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        11632                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::total       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       327852                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       393388                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     23527424                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     23527424                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     24391712                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2599912500                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             23.4                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   2080992364                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         18.7                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1327957000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         11.9                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  14576030000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  14576030000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  14576030000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       114688                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        51200                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      5887415                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4415561                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     10302976                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5887415                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4415561                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     10302976                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      5887415                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     10302976                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      4415561                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     20605953                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  14576030000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  14576030000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  14576030000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  14576030000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  14576030000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  14576030000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  14576030000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      4415561                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     10302976                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       14718538                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4415561                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1518209                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       5933770                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      4415561                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     14718538                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1518209                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      20652308                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  14576030000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       236813                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       236813                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       136448                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       136448                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         8200                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       735232                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       746522                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       262316                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     23527424                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     23888560                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       469949                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       469949    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       469949                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1104057125                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          9.9                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1320507000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         11.9                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  14576030000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0      5550432                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total      5747040                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       196608                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       131244                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       327852                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      1387608                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      1393752                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        49152                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma         4104                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        53256                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    498622085                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     17662245                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total    516284331                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     17662245                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     11790282                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     29452527                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    516284331                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     29452527                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total    545736858                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  14576030000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  14576030000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  14576030000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  14576030000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     16711680                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      8519680                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     25296896                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      9764864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     15007744                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     24772608                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.canny_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4177920                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       266240                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4446208                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2441216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       468992                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2910208                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.canny_non_max0_dma      5887415                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1501290842                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    765363959                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2272542216                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    877224845                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1348218050                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2225442896                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.canny_non_max0_dma      5887415                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2378515687                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2113582009                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4497985112                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  14576030000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  14576030000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  14576030000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  14576030000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0.system.acctest.edge_tracking0       194576                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0_dma        16384                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::total       210960                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0.system.acctest.edge_tracking0        81920                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0_dma        65536                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::total       147456                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0.system.acctest.edge_tracking0        48644                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0_dma          512                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::total        49156                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0.system.acctest.edge_tracking0        32768                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::total        34816                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0.system.acctest.edge_tracking0     17479701                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0_dma      1471854                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::total     18951555                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0.system.acctest.edge_tracking0      7359269                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0_dma      5887415                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::total     13246684                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0.system.acctest.edge_tracking0     24838970                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0_dma      7359269                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::total     32198239                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  14576030000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.bytes_read::.acctest.canny_non_max0.system.acctest.canny_non_max0       254016                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::.acctest.edge_tracking0_dma        65536                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::total       319552                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0.system.acctest.canny_non_max0        65536                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0_dma       131072                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::total       196608                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.canny_non_max0.system.acctest.canny_non_max0        63504                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.edge_tracking0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::total        65552                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0.system.acctest.canny_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0_dma         4096                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::total        20480                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.bw_read::.acctest.canny_non_max0.system.acctest.canny_non_max0     22819483                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::.acctest.edge_tracking0_dma      5887415                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::total     28706898                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0.system.acctest.canny_non_max0      5887415                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0_dma     11774830                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::total     17662245                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0.system.acctest.canny_non_max0     28706898                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0_dma     11774830                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.edge_tracking0_dma      5887415                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::total     46369143                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  14576030000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  14576030000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  14576030000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  14576030000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  14576030000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  14576030000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  14576030000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  14576030000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  14576030000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  14576030000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  14576030000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  14576030000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  14576030000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  14576030000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        19648                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1536                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        21184                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        19648                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        19648                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          307                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           24                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          331                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      1765075                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       137986                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        1903061                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      1765075                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      1765075                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      1765075                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       137986                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       1903061                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  14576030000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  14576030000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  14576030000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  14576030000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  14576030000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  14576030000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  14576030000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  14576030000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  14576030000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  14576030000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  14576030000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  14576030000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  14576030000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  14576030000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.convolution0_dma        65708                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     15007744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          28608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           15184496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        29312                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.edge_tracking0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      8519680                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8761984                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.canny_non_max0_dma         1024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         1028                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       234496                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             447                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              237260                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          458                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.edge_tracking0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       133120                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             136906                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.canny_non_max0_dma      5887415                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.convolution0_dma      5902867                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1348218050                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1518209                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2569995                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1364096535                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2633238                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     17662245                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.edge_tracking0_dma      1471854                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    765363959                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            787131296                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2633238                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.canny_non_max0_dma      5887415                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     23565112                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.edge_tracking0_dma      1471854                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2113582009                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1518209                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2569995                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2151227832                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       458.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.canny_non_max0_dma::samples      1009.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      4100.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.edge_tracking0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    367457.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       444.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001443956750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          180                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          180                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              427834                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             146474                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      237260                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     136906                       # Number of write requests accepted
system.mem_ctrls.readBursts                    237260                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   136906                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    177                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             14789                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             14841                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             14845                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             14851                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             14827                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             14833                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             14842                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             14818                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             14829                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             14815                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            14781                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            14793                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            14812                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            14791                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            14810                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            14806                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8554                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8559                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8556                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8555                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              8565                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8558                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8572                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8563                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8561                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8560                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8552                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8553                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8547                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8550                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8550                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             8551                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.42                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.73                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7667703600                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1185415000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             13891132350                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32341.85                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58591.85                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       227                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   221236                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  127440                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.32                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.09                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                237259                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               136906                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     663                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     356                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     669                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     886                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  209205                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    8362                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    8203                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    8210                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      37                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    392                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   9903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  22369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  21156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   9997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    464                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        25313                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    945.532809                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   874.847334                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   226.134866                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          550      2.17%      2.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          579      2.29%      4.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          398      1.57%      6.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          370      1.46%      7.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          420      1.66%      9.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          398      1.57%     10.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          323      1.28%     12.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          393      1.55%     13.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        21882     86.45%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        25313                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          180                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1317.127778                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    914.053750                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63             46     25.56%     25.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.56%     26.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           42     23.33%     49.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343            1      0.56%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047            4      2.22%     52.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111           79     43.89%     96.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3008-3071            3      1.67%     97.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3135            4      2.22%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           180                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          180                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     760.588889                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    472.212706                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    419.116639                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             15      8.33%      8.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             5      2.78%     11.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            12      6.67%     17.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            7      3.89%     21.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            1      0.56%     22.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            1      0.56%     22.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            2      1.11%     23.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      1.11%     25.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            5      2.78%     27.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.56%     28.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      0.56%     28.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            1      0.56%     29.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           12      6.67%     36.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          115     63.89%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           180                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               15173312                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   11328                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8761984                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                15184496                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8761984                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1363.09                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       787.13                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1364.10                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    787.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        16.80                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.65                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.15                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11130221750                       # Total gap between requests
system.mem_ctrls.avgGap                      29746.75                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.canny_non_max0_dma        64576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma        65708                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     14997568                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        28416                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        30272                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.edge_tracking0_dma        15424                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      8519680                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.canny_non_max0_dma 5801173.635837133043                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 5902866.657327587716                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1347303891.279649257660                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1518208.536385770887                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2552746.376919412054                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2719479.811447932385                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 17662245.202469445765                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.edge_tracking0_dma 1385612.335219771136                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 765363958.773676037788                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.canny_non_max0_dma         1024                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         1028                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       234496                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          447                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          458                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.edge_tracking0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       133120                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.canny_non_max0_dma     59011150                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma     59898025                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  13721417730                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     31525235                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     19280210                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  11591256190                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   2915133375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.edge_tracking0_dma     77773625                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 189943961375                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.canny_non_max0_dma     57628.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     58266.56                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58514.51                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    118963.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     43132.46                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  25308419.63                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    948936.65                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.edge_tracking0_dma    303803.22                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1426862.69                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   6097808870                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    602070000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4432589130                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  14576030000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1032                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           516                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     10739929.021318                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    19791156.598650                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          516    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value         7125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value    398284625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             516                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      9034226625                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   5541803375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  14576030000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1469231                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1469231                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1469231                       # number of overall hits
system.cpu.icache.overall_hits::total         1469231                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          307                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            307                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          307                       # number of overall misses
system.cpu.icache.overall_misses::total           307                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     13346875                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     13346875                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     13346875                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     13346875                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1469538                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1469538                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1469538                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1469538                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000209                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000209                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000209                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000209                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43475.162866                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43475.162866                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43475.162866                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43475.162866                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          307                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          307                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          307                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          307                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     12854625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     12854625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     12854625                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     12854625                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000209                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000209                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000209                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000209                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41871.742671                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41871.742671                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41871.742671                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41871.742671                       # average overall mshr miss latency
system.cpu.icache.replacements                     50                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1469231                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1469231                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          307                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           307                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     13346875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     13346875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1469538                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1469538                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000209                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000209                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43475.162866                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43475.162866                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          307                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          307                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     12854625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     12854625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000209                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000209                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41871.742671                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41871.742671                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  14576030000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           431.859756                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              296342                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                50                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           5926.840000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   431.859756                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.843476                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.843476                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          453                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          421                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.884766                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2939383                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2939383                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  14576030000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  14576030000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  14576030000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       169340                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           169340                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       169340                       # number of overall hits
system.cpu.dcache.overall_hits::total          169340                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          611                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            611                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          611                       # number of overall misses
system.cpu.dcache.overall_misses::total           611                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     46065625                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     46065625                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     46065625                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     46065625                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       169951                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       169951                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       169951                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       169951                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003595                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003595                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003595                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003595                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 75393.821604                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75393.821604                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 75393.821604                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75393.821604                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          347                       # number of writebacks
system.cpu.dcache.writebacks::total               347                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          140                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          140                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          140                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          140                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          471                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          471                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          471                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          471                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         5214                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         5214                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     34933125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     34933125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     34933125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     34933125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     11506875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     11506875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002771                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002771                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002771                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002771                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74167.993631                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74167.993631                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74167.993631                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74167.993631                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2206.918872                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2206.918872                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    466                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       105722                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          105722                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          313                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           313                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     23998000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     23998000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       106035                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       106035                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002952                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002952                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76670.926518                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76670.926518                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            2                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          311                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          311                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          529                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          529                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     23343000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     23343000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     11506875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     11506875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002933                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002933                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75057.877814                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75057.877814                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21752.126654                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21752.126654                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        63618                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          63618                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          298                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          298                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     22067625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     22067625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        63916                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        63916                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004662                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004662                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 74052.432886                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 74052.432886                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          138                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          138                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          160                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          160                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         4685                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         4685                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     11590125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     11590125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002503                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002503                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 72438.281250                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72438.281250                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       373261                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       373261                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   3885234875                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   3885234875                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10408.895853                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10408.895853                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        90650                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        90650                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       282611                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       282611                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   3768885287                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   3768885287                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 13335.946892                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 13335.946892                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  14576030000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           489.960687                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                8723                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               577                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             15.117851                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   489.960687                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.956954                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.956954                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          406                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          252                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          132                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.792969                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3666363                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3666363                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  14576030000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  14576030000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                14576301250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    637                       # Simulator instruction rate (inst/s)
host_mem_usage                                7776524                       # Number of bytes of host memory used
host_op_rate                                      651                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 13323.84                       # Real time elapsed on the host
host_tick_rate                                 835480                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     8487289                       # Number of instructions simulated
sim_ops                                       8672669                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011132                       # Number of seconds simulated
sim_ticks                                 11131811875                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.595977                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  426755                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               437267                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                643                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4579                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            442559                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               4076                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            5319                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1243                       # Number of indirect misses.
system.cpu.branchPred.lookups                  486931                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   16345                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          707                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2915002                       # Number of instructions committed
system.cpu.committedOps                       2951312                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.068374                       # CPI: cycles per instruction
system.cpu.discardedOps                         11304                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1606626                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            104885                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           801150                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2606118                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.325905                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      516                       # number of quiesce instructions executed
system.cpu.numCycles                          8944317                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       516                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2027049     68.68%     68.68% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2131      0.07%     68.76% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.76% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.76% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.76% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.76% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.76% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.76% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.76% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.76% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.76% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.76% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.76% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.76% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.76% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.76% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.76% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.76% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.76% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.76% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.76% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.76% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.76% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.76% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.76% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.76% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.76% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.76% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.76% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.76% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.76% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.76% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.76% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.76% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.76% # Class of committed instruction
system.cpu.op_class_0::MemRead                 106373      3.60%     72.36% # Class of committed instruction
system.cpu.op_class_0::MemWrite                815758     27.64%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2951312                       # Class of committed instruction
system.cpu.quiesceCycles                      8866582                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6338199                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          654                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        747831                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  14576301250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  14576301250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  14576301250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  14576301250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              237342                       # Transaction distribution
system.membus.trans_dist::ReadResp             237964                       # Transaction distribution
system.membus.trans_dist::WriteReq             141133                       # Transaction distribution
system.membus.trans_dist::WriteResp            141133                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          349                       # Transaction distribution
system.membus.trans_dist::WriteClean              111                       # Transaction distribution
system.membus.trans_dist::CleanEvict              171                       # Transaction distribution
system.membus.trans_dist::ReadExReq               160                       # Transaction distribution
system.membus.trans_dist::ReadExResp              160                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            309                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           313                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       373261                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        373261                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          670                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          670                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           51                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2116                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       747996                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         8312                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       758475                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       746522                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       746522                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1505667                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        19776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        19776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         4232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        58176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        11632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        75576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     23888560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     23888560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                23983912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1126013                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000022                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004712                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1125988    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      25      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1126013                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1934293287                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              17.4                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            10550375                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              599234                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2064125                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  14576301250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            8436915                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1455102920                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             13.1                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1551750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  14576301250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  14576301250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  14576301250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  14576301250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       280576                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       280576                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       485461                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       485461                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          112                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           16                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2980                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         5026                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         8312                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::total        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        20496                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        24592                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1470464                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1470464                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1532074                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio           84                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          176                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           23                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3278                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7898                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        11632                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::total       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       327852                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       393388                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     23527424                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     23527424                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     24391712                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2599912500                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             23.4                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   2080992364                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         18.7                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1327957000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         11.9                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  14576301250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  14576301250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  14576301250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       114688                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        51200                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      5887272                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4415454                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     10302725                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5887272                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4415454                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     10302725                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      5887272                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     10302725                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      4415454                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     20605451                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  14576301250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  14576301250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  14576301250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  14576301250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  14576301250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  14576301250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  14576301250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      4415454                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     10302725                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       14718179                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4415454                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1518172                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       5933625                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      4415454                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     14718179                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1518172                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      20651804                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  14576301250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       236813                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       236813                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       136448                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       136448                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         8200                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       735232                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       746522                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       262316                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     23527424                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     23888560                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       469949                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       469949    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       469949                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1104057125                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          9.9                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1320507000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         11.9                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  14576301250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0      5550432                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total      5747040                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       196608                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       131244                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       327852                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      1387608                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      1393752                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        49152                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma         4104                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        53256                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    498609935                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     17661815                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total    516271750                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     17661815                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     11789994                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     29451809                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    516271750                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     29451809                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total    545723559                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  14576301250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  14576301250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  14576301250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  14576301250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     16711680                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      8519680                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     25296896                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      9764864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     15007744                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     24772608                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.canny_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4177920                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       266240                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4446208                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2441216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       468992                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2910208                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.canny_non_max0_dma      5887272                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1501254260                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    765345309                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2272486841                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    877203470                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1348185198                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2225388668                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.canny_non_max0_dma      5887272                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2378457730                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2113530507                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4497875509                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  14576301250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  14576301250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  14576301250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  14576301250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0.system.acctest.edge_tracking0       194576                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0_dma        16384                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::total       210960                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0.system.acctest.edge_tracking0        81920                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0_dma        65536                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::total       147456                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0.system.acctest.edge_tracking0        48644                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0_dma          512                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::total        49156                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0.system.acctest.edge_tracking0        32768                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::total        34816                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0.system.acctest.edge_tracking0     17479275                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0_dma      1471818                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::total     18951093                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0.system.acctest.edge_tracking0      7359090                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0_dma      5887272                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::total     13246361                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0.system.acctest.edge_tracking0     24838364                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0_dma      7359090                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::total     32197454                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  14576301250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.bytes_read::.acctest.canny_non_max0.system.acctest.canny_non_max0       254016                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::.acctest.edge_tracking0_dma        65536                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::total       319552                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0.system.acctest.canny_non_max0        65536                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0_dma       131072                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::total       196608                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.canny_non_max0.system.acctest.canny_non_max0        63504                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.edge_tracking0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::total        65552                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0.system.acctest.canny_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0_dma         4096                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::total        20480                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.bw_read::.acctest.canny_non_max0.system.acctest.canny_non_max0     22818927                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::.acctest.edge_tracking0_dma      5887272                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::total     28706198                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0.system.acctest.canny_non_max0      5887272                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0_dma     11774543                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::total     17661815                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0.system.acctest.canny_non_max0     28706198                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0_dma     11774543                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.edge_tracking0_dma      5887272                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::total     46368013                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  14576301250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  14576301250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  14576301250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  14576301250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  14576301250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  14576301250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  14576301250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  14576301250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  14576301250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  14576301250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  14576301250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  14576301250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  14576301250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  14576301250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        19776                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1536                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        21312                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        19776                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        19776                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          309                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           24                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          333                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      1776530                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       137983                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        1914513                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      1776530                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      1776530                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      1776530                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       137983                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       1914513                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  14576301250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  14576301250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  14576301250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  14576301250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  14576301250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  14576301250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  14576301250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  14576301250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  14576301250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  14576301250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  14576301250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  14576301250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  14576301250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  14576301250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.convolution0_dma        65708                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     15007744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          28736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           15184624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        29440                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.edge_tracking0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      8519680                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8762112                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.canny_non_max0_dma         1024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         1028                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       234496                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             449                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              237262                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          460                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.edge_tracking0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       133120                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             136908                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.canny_non_max0_dma      5887272                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.convolution0_dma      5902723                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1348185198                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1518172                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2581431                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1364074795                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2644673                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     17661815                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.edge_tracking0_dma      1471818                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    765345309                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            787123615                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2644673                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.canny_non_max0_dma      5887272                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     23564538                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.edge_tracking0_dma      1471818                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2113530507                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1518172                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2581431                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2151198409                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       460.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.canny_non_max0_dma::samples      1009.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      4100.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.edge_tracking0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    367457.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       446.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001443956750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          180                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          180                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              427840                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             146474                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      237262                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     136908                       # Number of write requests accepted
system.mem_ctrls.readBursts                    237262                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   136908                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    177                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             14789                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             14841                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             14845                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             14851                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             14827                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             14833                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             14842                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             14818                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             14829                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             14815                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            14783                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            14793                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            14812                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            14791                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            14810                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            14806                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8554                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8559                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8556                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8555                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              8565                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8558                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8572                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8563                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8561                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8560                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8552                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8553                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8547                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8550                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8550                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             8551                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.42                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.73                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7667739600                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1185425000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             13891220850                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32341.73                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58591.73                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       227                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   221237                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  127440                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.32                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.08                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                237261                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               136908                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     665                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     356                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     669                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     886                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  209205                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    8362                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    8203                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    8210                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      37                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    392                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   9903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  22369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  21156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   9997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    464                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        25314                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    945.503042                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   874.794924                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   226.179991                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          550      2.17%      2.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          580      2.29%      4.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          398      1.57%      6.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          370      1.46%      7.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          420      1.66%      9.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          398      1.57%     10.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          323      1.28%     12.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          393      1.55%     13.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        21882     86.44%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        25314                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          180                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1317.127778                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    914.053750                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63             46     25.56%     25.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.56%     26.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           42     23.33%     49.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343            1      0.56%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047            4      2.22%     52.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111           79     43.89%     96.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3008-3071            3      1.67%     97.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3135            4      2.22%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           180                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          180                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     760.588889                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    472.212706                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    419.116639                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             15      8.33%      8.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             5      2.78%     11.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            12      6.67%     17.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            7      3.89%     21.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            1      0.56%     22.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            1      0.56%     22.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            2      1.11%     23.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      1.11%     25.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            5      2.78%     27.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.56%     28.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      0.56%     28.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            1      0.56%     29.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           12      6.67%     36.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          115     63.89%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           180                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               15173440                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   11328                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8761984                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                15184624                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8762112                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1363.07                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       787.11                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1364.07                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    787.12                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        16.80                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.65                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.15                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11131789375                       # Total gap between requests
system.mem_ctrls.avgGap                      29750.62                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.canny_non_max0_dma        64576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma        65708                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     14997568                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        28544                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        30272                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.edge_tracking0_dma        15424                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      8519680                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.canny_non_max0_dma 5801032.278045033105                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 5902722.821571218781                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1347271061.387749195099                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1518171.542042880552                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2564182.751246863045                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2719413.545604857150                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 17661814.824731756002                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.edge_tracking0_dma 1385578.571862094104                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 765345309.071709394455                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.canny_non_max0_dma         1024                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         1028                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       234496                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          449                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          460                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.edge_tracking0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       133120                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.canny_non_max0_dma     59011150                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma     59898025                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  13721417730                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     31525235                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     19368710                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  11591256190                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   2915133375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.edge_tracking0_dma     77773625                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 189943961375                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.canny_non_max0_dma     57628.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     58266.56                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58514.51                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    118963.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     43137.44                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  25198383.02                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    948936.65                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.edge_tracking0_dma    303803.22                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1426862.69                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   6097808870                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    602070000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4432860380                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  14576301250                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1032                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           516                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     10739929.021318                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    19791156.598650                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          516    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value         7125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value    398284625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             516                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      9034497875                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   5541803375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  14576301250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1469239                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1469239                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1469239                       # number of overall hits
system.cpu.icache.overall_hits::total         1469239                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          309                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            309                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          309                       # number of overall misses
system.cpu.icache.overall_misses::total           309                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     13434375                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     13434375                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     13434375                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     13434375                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1469548                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1469548                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1469548                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1469548                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000210                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000210                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000210                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000210                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43476.941748                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43476.941748                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43476.941748                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43476.941748                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          309                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          309                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          309                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          309                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     12938625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     12938625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     12938625                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     12938625                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000210                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000210                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000210                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000210                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41872.572816                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41872.572816                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41872.572816                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41872.572816                       # average overall mshr miss latency
system.cpu.icache.replacements                     52                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1469239                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1469239                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          309                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           309                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     13434375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     13434375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1469548                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1469548                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000210                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000210                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43476.941748                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43476.941748                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          309                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          309                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     12938625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     12938625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000210                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000210                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41872.572816                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41872.572816                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  14576301250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           431.860271                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2951667                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               505                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           5844.885149                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   431.860271                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.843477                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.843477                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          453                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          419                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.884766                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2939405                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2939405                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  14576301250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  14576301250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  14576301250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       169345                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           169345                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       169345                       # number of overall hits
system.cpu.dcache.overall_hits::total          169345                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          613                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            613                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          613                       # number of overall misses
system.cpu.dcache.overall_misses::total           613                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     46222500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     46222500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     46222500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     46222500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       169958                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       169958                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       169958                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       169958                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003607                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003607                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003607                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003607                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 75403.752039                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75403.752039                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 75403.752039                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75403.752039                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          349                       # number of writebacks
system.cpu.dcache.writebacks::total               349                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          140                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          140                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          140                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          140                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          473                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          473                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          473                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          473                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         5214                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         5214                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     35086625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     35086625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     35086625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     35086625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     11506875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     11506875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002783                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002783                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002783                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002783                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74178.911205                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74178.911205                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74178.911205                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74178.911205                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2206.918872                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2206.918872                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    468                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       105727                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          105727                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          315                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           315                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     24154875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     24154875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       106042                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       106042                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002971                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002971                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76682.142857                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76682.142857                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            2                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          313                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          313                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          529                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          529                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     23496500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     23496500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     11506875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     11506875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002952                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002952                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75068.690096                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75068.690096                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21752.126654                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21752.126654                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        63618                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          63618                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          298                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          298                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     22067625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     22067625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        63916                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        63916                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004662                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004662                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 74052.432886                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 74052.432886                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          138                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          138                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          160                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          160                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         4685                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         4685                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     11590125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     11590125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002503                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002503                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 72438.281250                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72438.281250                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       373261                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       373261                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   3885234875                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   3885234875                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10408.895853                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10408.895853                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        90650                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        90650                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       282611                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       282611                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   3768885287                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   3768885287                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 13335.946892                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 13335.946892                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  14576301250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           489.958641                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              173875                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               985                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            176.522843                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   489.958641                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.956950                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.956950                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          406                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          250                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          132                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.792969                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3666393                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3666393                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  14576301250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  14576301250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
