# Tool Installation
        Using the link Vivado 2020.3 was installed. Screenshots are attached.
        
# Run the sample files
        The sample files adder and addertb were provided in the drive. A project was created in Vivado 
        and adder was added in Design sources and addertb in the simulation sources.The screenshot of the 
        result is attached.

# Complete the reading
        THe given links were studied about the importance of hdl in the industries and difference between
        vhdl and also about the RTL.

# Pick a target language
        I am choosing Verilog to be my target language.

