// Seed: 698471436
module module_0 (
    input tri id_0,
    input wor id_1,
    input tri id_2,
    output tri1 id_3,
    input wor id_4,
    output supply1 id_5,
    output wor id_6,
    output tri1 id_7,
    input tri1 id_8
);
  logic id_10;
  ;
  assign module_1.id_6 = 0;
endmodule
program module_1 (
    output tri id_0,
    output wand id_1,
    output tri1 id_2,
    output tri1 id_3,
    input uwire id_4,
    output tri0 id_5,
    output logic id_6,
    input supply1 id_7,
    output uwire id_8,
    input supply0 id_9,
    output tri id_10,
    input tri id_11,
    input uwire id_12
);
  final $signed(24);
  ;
  wire id_14;
  wire id_15;
  ;
  assign id_5 = id_11 == id_9;
  final begin : LABEL_0
    id_6 <= id_0++;
  end
  module_0 modCall_1 (
      id_4,
      id_11,
      id_4,
      id_3,
      id_9,
      id_2,
      id_0,
      id_5,
      id_4
  );
endprogram
