$date
	Sat Jun 14 12:29:30 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module parity_generator_and_checker_tb $end
$scope module uut $end
$var wire 4 ! A [3:0] $end
$var wire 3 " noise [2:0] $end
$var wire 1 # x2 $end
$var wire 1 $ x1 $end
$var wire 1 % t $end
$var reg 5 & even_parity [4:0] $end
$var reg 5 ' noise_even [4:0] $end
$var reg 1 ( noise_even_detected $end
$var reg 5 ) noise_odd [4:0] $end
$var reg 1 * noise_odd_detected $end
$var reg 5 + odd_parity [4:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx +
x*
bx )
x(
bx '
bx &
x%
x$
x#
bx "
bx !
$end
#10000
1*
1(
0#
b10111 )
1$
b10110 '
b10101 +
b10100 &
b1 "
0%
b1010 !
#20000
0#
b11011 )
1$
b11010 '
b11111 +
b11110 &
b10 "
b1111 !
#30000
0#
b11 )
1$
b10 '
b1 +
b0 &
b1 "
b0 !
#40000
0#
b10111 )
1$
b10110 '
b10110 +
b10111 &
b0 "
1%
b1011 !
#50000
0#
b1001 )
1$
b1000 '
b1101 +
b1100 &
b10 "
0%
b110 !
#60000
0#
b10001 )
1$
b10000 '
b11001 +
b11000 &
b11 "
b1100 !
#70000
0#
b10111 )
1$
b10110 '
b10011 +
b10010 &
b10 "
b1001 !
#80000
0#
b101 )
1$
b100 '
b111 +
b110 &
b1 "
b11 !
