INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/minec/classes/eel4783/hw/eel4783_hw2/eel4783_hw2.srcs/sources_1/new/cctP2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cctP2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/minec/classes/eel4783/hw/eel4783_hw2/eel4783_hw2.srcs/sim_1/new/t_cctP2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module t_cctP2
WARNING: [VRFC 10-1771] potential always loop found [C:/Users/minec/classes/eel4783/hw/eel4783_hw2/eel4783_hw2.srcs/sim_1/new/t_cctP2.v:30]
