Checking out license 'RTL_Compiler_Physical'... (0 seconds elapsed)
License RTL_Compiler_Physical checkout failed
Checking out license 'RTL_Compiler_Ultra'... (0 seconds elapsed)

                                                          Cadence Encounter(R) RTL Compiler
                                                  Version v08.10-s222_1 (64-bit), built Mar 25 2009



======================================================================================================================================================
                                                     Welcome to Cadence Encounter(R) RTL Compiler

Here is a quick introduction on how to access our product information.  
If you do not want this message to appear in the future, create an 
initialization file (an empty file will do) in your home directory 
called '~/.cadence/.synth_init'.

  To access the product documentation in HTML and PDF, type 'cdnshelp'
    at the system prompt. 
  For a list of available commands, type 'help'. 
  To view a man page for a command, type 'man <commandName>'.
  To view a man page for an error message, type 'man <messageID>'.
  For a list of all possible object types, type 'get_attribute -help'.
  For a list of all available attributes by object type, type
    'get_attribute * <object_type> -help'.
  For a list of all attributes for every object type, type
    'get_attribute * * -help'
  To list only writable attributes, substitute 'get_attribute' with
    'set_attribute'.
  To get a template script to run RTL Compiler, use the 'write_template'
    command.
  To get a template script to run Conformal based on the current RTL
    Compiler session, use the 'write_do_lec' command.
  
  Obsolete attributes in the current tool version.
  To learn more, type 'get_attribute -help <attribute> <object>'.

       object  attribute
       ------  ---------
       design  checkpoint_dofile_naming_style
       design  checkpoint_netlist_naming_style
       design  multipass_mux_optimization
       design  timing_driven_muxopto
     instance  black_box
     instance  dft_inherited_dont_scan
     instance  write_positional_connections
      libcell  black_box
          net  logic0_driven
          net  logic1_driven
         root  bit_blast_constants
         root  bit_blast_mapped_ports
         root  checkpoint_flow
         root  checkpoint_gzipped_netlist
         root  degenerate_complex_seqs
         root  delayed_pragma_commands_interpreter
         root  exact_match_seqs_async_controls
         root  gen_no_negative_index
         root  gen_unconnected_port_style
         root  gen_write_empty_module_for_logic_abstract
         root  hdl_array_generator
         root  hdl_flatten_array
         root  hdl_old_reg_naming
         root  hdl_record_generator
         root  hdl_reg_naming_style_scalar
         root  hdl_reg_naming_style_vector
         root  hdl_trim_target_index
         root  hdl_vector_naming_style
         root  lbr_async_clr_pre_seqs_interchangable
         root  pqos_virtual_buffer
         root  retime_preserve_state_points
         root  wlec_env_var
         root  wlec_flat_r2n
         root  wlec_new_hier_comp
         root  wlec_no_exit
         root  wlec_save_ssion
         root  wlec_sim_lib
         root  wlec_sim_plus_lib
         root  wlec_verbose
    subdesign  multipass_mux_optimization
    subdesign  timing_driven_muxopto

Send us feedback at rc_feedback@cadence.com.
======================================================================================================================================================

Sourcing './ARM_M0.tcl' (Fri Feb 02 23:52:33 -02 2018)...
model name	: Intel(R) Core(TM) i5-3230M CPU @ 2.60GHz
model name	: Intel(R) Core(TM) i5-3230M CPU @ 2.60GHz
model name	: Intel(R) Core(TM) i5-3230M CPU @ 2.60GHz
model name	: Intel(R) Core(TM) i5-3230M CPU @ 2.60GHz
cpu MHz		: 2999.953
cpu MHz		: 2999.953
cpu MHz		: 3075.312
cpu MHz		: 3001.070
Hostname : localhost
Sourcing '/tools/cadence/soc81/tools/lib/etc/load_etc.tcl' (Fri Feb 02 23:52:33 -02 2018)...
Sourcing '/tools/cadence/soc81/tools/lib/etc/toolbox/insert_io_buffers.tcl' (Fri Feb 02 23:52:33 -02 2018)...





  Setting attribute of root '/': 'lib_search_path' = . /tools/cadence/design_kits/NandGate045/NangateOpenCellLibrary_PDKv1_3_v2009_07/liberty/ /tools/cadence/design_kits/NandGate045/NangateOpenCellLibrary_PDKv1_3_v2009_07/verilog/ /tools/cadence/design_kits/NandGate045/NangateOpenCellLibrary_PDKv1_3_v2009_07/lef/
  Setting attribute of root '/': 'script_search_path' = . ../scripts
  Setting attribute of root '/': 'hdl_search_path' = . ./
  Setting attribute of root '/': 'wireload_mode' = top
  Setting attribute of root '/': 'information_level' = 5
  Setting attribute of root '/': 'lp_power_unit' = uW
  Setting attribute of root '/': 'hdl_latch_keep_feedback' = true
    Loading library NangateOpenCellLibrary_typical_conditional_ecsm.lib
Info    : An unsupported construct was detected in this library. [LBR-40]
        : NangateOpenCellLibrary_typical_conditional_ecsm.lib:48:18: Construct 'library_features' is not supported.
        : Check to see if this construct is really needed for synthesis.  Many liberty constructs are not actually required.
Info    : An unsupported construct was detected in this library. [LBR-40]
        : NangateOpenCellLibrary_typical_conditional_ecsm.lib:63:8: Construct 'define' is not supported.
Info    : An unsupported construct was detected in this library. [LBR-40]
        : NangateOpenCellLibrary_typical_conditional_ecsm.lib:74:31: Construct 'slew_lower_threshold_pct_fall' is not supported.
Info    : An unsupported construct was detected in this library. [LBR-40]
        : NangateOpenCellLibrary_typical_conditional_ecsm.lib:75:31: Construct 'slew_lower_threshold_pct_rise' is not supported.
Info    : An unsupported construct was detected in this library. [LBR-40]
        : NangateOpenCellLibrary_typical_conditional_ecsm.lib:76:31: Construct 'slew_upper_threshold_pct_fall' is not supported.
Info    : An unsupported construct was detected in this library. [LBR-40]
        : NangateOpenCellLibrary_typical_conditional_ecsm.lib:77:31: Construct 'slew_upper_threshold_pct_rise' is not supported.
Info    : An unsupported construct was detected in this library. [LBR-40]
        : NangateOpenCellLibrary_typical_conditional_ecsm.lib:92:14: Construct 'define_group' is not supported.
Warning : Found CCS construct in the cell. [LBR-408]
        : Found 'CCS' construct in file 'NangateOpenCellLibrary_typical_conditional_ecsm.lib', at line 281, column 27.
        : Currently, CCS constructs are only parsed & ignored.
Info    : Found 'statetable' group in cell. [LBR-83]
        : The 'statetable' group in cell 'CLKGATETST_X1', in file 'NangateOpenCellLibrary_typical_conditional_ecsm.lib', at line 123004, column 22.
        : Currently, state tables are only supported for scan cells for the clocked LSSD scan style and for clock-gating cells whose Liberty attribute 'clock_gating_integrated_cell' is set to 'generic'.
Info    : Found 'statetable' group in cell. [LBR-83]
        : The 'statetable' group in cell 'CLKGATETST_X2', in file 'NangateOpenCellLibrary_typical_conditional_ecsm.lib', at line 123767, column 22.
Info    : Found 'statetable' group in cell. [LBR-83]
        : The 'statetable' group in cell 'CLKGATETST_X4', in file 'NangateOpenCellLibrary_typical_conditional_ecsm.lib', at line 124530, column 22.
Info    : Found 'statetable' group in cell. [LBR-83]
        : The 'statetable' group in cell 'CLKGATETST_X8', in file 'NangateOpenCellLibrary_typical_conditional_ecsm.lib', at line 125293, column 22.
Info    : Found 'statetable' group in cell. [LBR-83]
        : The 'statetable' group in cell 'CLKGATE_X1', in file 'NangateOpenCellLibrary_typical_conditional_ecsm.lib', at line 126056, column 19.
Info    : Found 'statetable' group in cell. [LBR-83]
        : The 'statetable' group in cell 'CLKGATE_X2', in file 'NangateOpenCellLibrary_typical_conditional_ecsm.lib', at line 126705, column 19.
Info    : Found 'statetable' group in cell. [LBR-83]
        : The 'statetable' group in cell 'CLKGATE_X4', in file 'NangateOpenCellLibrary_typical_conditional_ecsm.lib', at line 127354, column 19.
Info    : Found 'statetable' group in cell. [LBR-83]
        : The 'statetable' group in cell 'CLKGATE_X8', in file 'NangateOpenCellLibrary_typical_conditional_ecsm.lib', at line 128003, column 19.
        Cell 'ANTENNA_X1' has no outputs.
        Cell 'ANTENNA_X1' has no outputs.
        Cell 'FILLCELL_X1' has no outputs.
        Cell 'FILLCELL_X1' has no outputs.
        Cell 'FILLCELL_X16' has no outputs.
        Cell 'FILLCELL_X16' has no outputs.
        Cell 'FILLCELL_X2' has no outputs.
        Cell 'FILLCELL_X2' has no outputs.
        Cell 'FILLCELL_X32' has no outputs.
        Cell 'FILLCELL_X32' has no outputs.
        Cell 'FILLCELL_X4' has no outputs.
        Cell 'FILLCELL_X4' has no outputs.
        Cell 'FILLCELL_X8' has no outputs.
        Cell 'FILLCELL_X8' has no outputs.
  Setting attribute of root '/': 'library' =  NangateOpenCellLibrary_typical_conditional_ecsm.lib 
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_2' is non-monotonic.
        : Non-monotonic wireload models can cause problems during synthesis and/or mapping.  Raising some of the points in the curve to give it a monotonic shape.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_2' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_2' is non-monotonic.

  There are total 10 routing layers [ V(5) / H(5) ]

Warning : The variant range of wire parameters is too large. [PHYS-12]
        : The variant range (0.07, 0.8) of 'WIDTH' for layers 'metal3' and 'metal9' is too large.
        : Make sure to check the consistency of the parameters.
Warning : The variant range of wire parameters is too large. [PHYS-12]
        : The variant range (0.14, 1.6) of 'PITCH' for layers 'metal3' and 'metal9' is too large.
  Setting attribute of root '/': 'lef_library' = /tools/cadence/design_kits/NandGate045/NangateOpenCellLibrary_PDKv1_3_v2009_07/lef//NangateOpenCellLibrary.lef
  Setting attribute of root '/': 'interconnect_mode' = ple
  Setting attribute of root '/': 'hdl_track_filename_row_col' = true
Reading HDLs...
	initial begin
	      |
Warning : Ignoring unsynthesizable construct. [VLOGPT-37]
        : Initial in file '../Test_Arch/picorv32/picorv32.v' on line 189, column 8.
        : The following constructs will be ignored:
    - initial block
    - final block
    - program block
    - property block
    - sequence block
    - covergroup
    - gate drive strength
    - system task enable
    - reg declaration with initial value
    - specify block.
Elaborate Design...
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_2' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_2' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_2' is non-monotonic.
  Elaborating top-level block 'CORTEXM0INTEGRATION' from file '../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/CORTEXM0INTEGRATION.v'.
    Elaborating block 'cortexm0ds_logic' from file '../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v'.
Info    : Unused module input port. [CDFG-500]
        : Input port 'FCLK' is not used in module 'cortexm0ds_logic' in file '../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v' on line 72.
        : The value of the input port is not used within the design.
Info    : Unused module input port. [CDFG-500]
        : Input port 'nTRST' is not used in module 'cortexm0ds_logic' in file '../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v' on line 80.
Info    : Unused module input port. [CDFG-500]
        : Input port 'TDI' is not used in module 'cortexm0ds_logic' in file '../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v' on line 84.
Info    : Unused module input port. [CDFG-500]
        : Input port 'WICENREQ' is not used in module 'cortexm0ds_logic' in file '../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v' on line 91.
Info    : Unused module input port. [CDFG-500]
        : Input port 'SE' is not used in module 'cortexm0ds_logic' in file '../Test_Arch/ARM_M0/cores/cortexm0_designstart_r2p0/logical/cortexm0_integration/verilog/cortexm0ds_logic.v' on line 93.
  Done elaborating 'CORTEXM0INTEGRATION'.
Runtime & Memory after 'read_hdl'
===========================================
The RUNTIME after Elaboration is 10 secs
and the MEMORY_USAGE after Elaboration is 202.54 MB
===========================================
  Checking the design.

 	 Check Design Report
	 -------------------- 

  Unresolved References & Empty Modules
  ------------------------------------- 
No unresolved references in design 'CORTEXM0INTEGRATION'

No empty modules in design 'CORTEXM0INTEGRATION'

  Done Checking the design.
Error   : A required object parameter could not be found. [TUI-61] [external_delay]
        : An object of type 'clock' named '' could not be found.
        : Check to make sure that the object exists and is of the correct type.  The 'what_is' command can be used to determine the type of an object.
  external_delay: specifies delay that is outside the design 

Usage: external_delay  ( -input <delay {r f R F} in picoseconds> | -output <delay {r f R F} in picoseconds> ) [-mode <mode>] [-clock <clock>]
           [ -edge_rise |
             -edge_fall ] [-level_sensitive] [-accumulate] [-name <string>] <pin|port>+

    -input <delay {r f R F} in picoseconds>:
        clock to input valid time 
    -output <delay {r f R F} in picoseconds>:
        output valid to clock time 
    [-mode <mode>]:
        the mode for the external delay 
    [-clock <clock>]:
        clock object 
    [-edge_rise]:
        rise clock edge 
    [-edge_fall]:
        fall clock edge 
    [-level_sensitive]:
        external event is level-sensitive 
    [-accumulate]:
        allows more than one external delay per clock per phase (default=false) 
    [-name <string>]:
        external delay name 
    <pin|port>+:
        object(s) 
Warning : Message truncated because it exceeds the maximum length of 4K. [MESG-6]
        : Message truncated to length 4K from 7038
        : Messages should be maximum 4K in size.
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The TCL interpreter encountered the following error while processing line '11' of the SDC file './constraints.sdc': Failed on external_delay -clock {} -output 10 {{/designs/CORTEXM0INTEGRATION/ports_out/HADDR[31]} {/designs/CORTEXM0INTEGRATION/ports_out/HADDR[30]} {/designs/CORTEXM0INTEGRATION/ports_out/HADDR[29]} {/designs/CORTEXM0INTEGRATION/ports_out/HADDR[28]} {/designs/CORTEXM0INTEGRATION/ports_out/HADDR[27]} {/designs/CORTEXM0INTEGRATION/ports_out/HADDR[26]} {/designs/CORTEXM0INTEGRATION/ports_out/HADDR[25]} {/designs/CORTEXM0INTEGRATION/ports_out/HADDR[24]} {/designs/CORTEXM0INTEGRATION/ports_out/HADDR[23]} {/designs/CORTEXM0INTEGRATION/ports_out/HADDR[22]} {/designs/CORTEXM0INTEGRATION/ports_out/HADDR[21]} {/designs/CORTEXM0INTEGRATION/ports_out/HADDR[20]} {/designs/CORTEXM0INTEGRATION/ports_out/HADDR[19]} {/designs/CORTEXM0INTEGRATION/ports_out/HADDR[18]} {/designs/CORTEXM0INTEGRATION/ports_out/HADDR[17]} {/designs/CORTEXM0INTEGRATION/ports_out/HADDR[16]} {/designs/CORTEXM0INTEGRATION/ports_out/HADDR[15]} {/designs/CORTEXM0INTEGRATION/ports_out/HADDR[14]} {/designs/CORTEXM0INTEGRATION/ports_out/HADDR[13]} {/designs/CORTEXM0INTEGRATION/ports_out/HADDR[12]} {/designs/CORTEXM0INTEGRATION/ports_out/HADDR[11]} {/designs/CORTEXM0INTEGRATION/ports_out/HADDR[10]} {/designs/CORTEXM0INTEGRATION/ports_out/HADDR[9]} {/designs/CORTEXM0INTEGRATION/ports_out/HADDR[8]} {/designs/CORTEXM0INTEGRATION/ports_out/HADDR[7]} {/designs/CORTEXM0INTEGRATION/ports_out/HADDR[6]} {/designs/CORTEXM0INTEGRATION/ports_out/HADDR[5]} {/designs/CORTEXM0INTEGRATION/ports_out/HADDR[4]} {/designs/CORTEXM0INTEGRATION/ports_out/HADDR[3]} {/designs/CORTEXM0INTEGRATION/ports_out/HADDR[2]} {/designs/CORTEXM0INTEGRATION/ports_out/HADDR[1]} {/designs/CORTEXM0INTEGRATION/ports_out/HADDR[0]} {/designs/CORTEXM0INTEGRATION/ports_out/HBURST[2]} {/designs/CORTEXM0INTEGRATION/ports_out/HBURST[1]} {/designs/CORTEXM0INTEGRATION/ports_out/HBURST[0]} /designs/CORTEXM0INTEGRATION/ports_out/HMASTLOCK {/designs/CORTEXM0INTEGRATION/ports_out/HPROT[3]} {/designs/CORTEXM0INTEGRATION/ports_out/HPROT[2]} {/designs/CORTEXM0INTEGRATION/ports_out/HPROT[1]} {/designs/CORTEXM0INTEGRATION/ports_out/HPROT[0]} {/designs/CORTEXM0INTEGRATION/ports_out/HSIZE[2]} {/designs/CORTEXM0INTEGRATION/ports_out/HSIZE[1]} {/designs/CORTEXM0INTEGRATION/ports_out/HSIZE[0]} {/designs/CORTEXM0INTEGRATION/ports_out/HTRANS[1]} {/designs/CORTEXM0INTEGRATION/ports_out/HTRANS[0]} {/designs/CORTEXM0INTEGRATION/ports_out/HWDATA[31]} {/designs/CORTEXM0INTEGRATION/ports_out/HWDATA[30]} {/designs/CORTEXM0INTEGRATION/ports_out/HWDATA[29]} {/designs/CORTEXM0INTEGRATION/ports_out/HWDATA[28]} {/designs/CORTEXM0INTEGRATION/ports_out/HWDATA[27]} {/designs/CORTEXM0INTEGRATION/ports_out/HWDATA[26]} {/designs/CORTEXM0INTEGRATION/ports_out/HWDATA[25]} {/designs/CORTEXM0INTEGRATION/ports_out/HWDATA[24]} {/designs/CORTEXM0INTEGRATION/ports_out/HWDATA[23]} {/designs/CORTEXM0INTEGRATION/ports_out/HWDATA[22]} {/designs/CORTEXM0INTEGRATION/ports_out/HWDATA[21]} {/designs/CORTEXM0INTEGRATION/ports_out/HWDATA[20]} {/designs/CORTEXM0INTEGRATION/ports_out/HWDATA[19]} {/designs/CORTEXM0INTEGRATION/ports_out/HWDATA[18]} {/designs/CORTEXM0INTEGRATION/ports_out/HWDATA[17]} {/designs/CORTEXM0INTEGRATION/ports_out/HWDATA[16]} {/designs/CORTEXM0INTEGRATION/ports_out/HWDATA[15]} {/designs/CORTEXM0INTEGRATION/ports_out/HWDATA[14]} {/designs/CORTEXM0INTEGRATION/ports_out/HWDATA[13]} {/designs/CORTEXM0INTEGRATION/ports_out/HWDATA[12]} {/designs/CORTEXM0INTEGRATION/ports_out/HWDATA[11]} {/designs/CORTEXM0INTEGRATION/ports_out/HWDATA[10]} {/designs/CORTEXM0INTEGRATION/ports_out/HWDATA[9]} {/designs/CORTEXM0INTEGRATION/ports_out/HWDATA[8]} {/designs/CORTEXM0INTEGRATION/ports_out/HWDATA[7]} {/designs/CORTEXM0INTEGRATION/ports_out/HWDATA[6]} {/designs/CORTEXM0INTEGRATION/ports_out/HWDATA[5]} {/designs/CORTEXM0INTEGRATION/ports_out/HWDATA[4]} {/designs/CORTEXM0INTEGRATION/ports_out/HWDATA[3]} {/designs/CORTEXM0INTEGRATION/ports_out/HWDATA[2]} {/designs/CORTEXM0INTEGRATION/ports_out/HWDATA[1]} {/designs/CORTEXM0INTEGRATION/ports_out/HWDATA[0]} /d
        : The 'read_sdc' command encountered a problem while trying to evaluate an SDC command. This SDC command will be added to the Tcl variable $::dc::sdc_failed_commands.
Error   : A required object parameter could not be found. [TUI-61] [external_delay]
        : An object of type 'clock' named '' could not be found.
  external_delay: specifies delay that is outside the design 

Usage: external_delay  ( -input <delay {r f R F} in picoseconds> | -output <delay {r f R F} in picoseconds> ) [-mode <mode>] [-clock <clock>]
           [ -edge_rise |
             -edge_fall ] [-level_sensitive] [-accumulate] [-name <string>] <pin|port>+

    -input <delay {r f R F} in picoseconds>:
        clock to input valid time 
    -output <delay {r f R F} in picoseconds>:
        output valid to clock time 
    [-mode <mode>]:
        the mode for the external delay 
    [-clock <clock>]:
        clock object 
    [-edge_rise]:
        rise clock edge 
    [-edge_fall]:
        fall clock edge 
    [-level_sensitive]:
        external event is level-sensitive 
    [-accumulate]:
        allows more than one external delay per clock per phase (default=false) 
    [-name <string>]:
        external delay name 
    <pin|port>+:
        object(s) 
Warning : Message truncated because it exceeds the maximum length of 4K. [MESG-6]
        : Message truncated to length 4K from 7356
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The TCL interpreter encountered the following error while processing line '12' of the SDC file './constraints.sdc': Failed on external_delay -clock {} -input 10 {/designs/CORTEXM0INTEGRATION/ports_in/clk /designs/CORTEXM0INTEGRATION/ports_in/rst /designs/CORTEXM0INTEGRATION/ports_in/nTRST {/designs/CORTEXM0INTEGRATION/ports_in/HRDATA[31]} {/designs/CORTEXM0INTEGRATION/ports_in/HRDATA[30]} {/designs/CORTEXM0INTEGRATION/ports_in/HRDATA[29]} {/designs/CORTEXM0INTEGRATION/ports_in/HRDATA[28]} {/designs/CORTEXM0INTEGRATION/ports_in/HRDATA[27]} {/designs/CORTEXM0INTEGRATION/ports_in/HRDATA[26]} {/designs/CORTEXM0INTEGRATION/ports_in/HRDATA[25]} {/designs/CORTEXM0INTEGRATION/ports_in/HRDATA[24]} {/designs/CORTEXM0INTEGRATION/ports_in/HRDATA[23]} {/designs/CORTEXM0INTEGRATION/ports_in/HRDATA[22]} {/designs/CORTEXM0INTEGRATION/ports_in/HRDATA[21]} {/designs/CORTEXM0INTEGRATION/ports_in/HRDATA[20]} {/designs/CORTEXM0INTEGRATION/ports_in/HRDATA[19]} {/designs/CORTEXM0INTEGRATION/ports_in/HRDATA[18]} {/designs/CORTEXM0INTEGRATION/ports_in/HRDATA[17]} {/designs/CORTEXM0INTEGRATION/ports_in/HRDATA[16]} {/designs/CORTEXM0INTEGRATION/ports_in/HRDATA[15]} {/designs/CORTEXM0INTEGRATION/ports_in/HRDATA[14]} {/designs/CORTEXM0INTEGRATION/ports_in/HRDATA[13]} {/designs/CORTEXM0INTEGRATION/ports_in/HRDATA[12]} {/designs/CORTEXM0INTEGRATION/ports_in/HRDATA[11]} {/designs/CORTEXM0INTEGRATION/ports_in/HRDATA[10]} {/designs/CORTEXM0INTEGRATION/ports_in/HRDATA[9]} {/designs/CORTEXM0INTEGRATION/ports_in/HRDATA[8]} {/designs/CORTEXM0INTEGRATION/ports_in/HRDATA[7]} {/designs/CORTEXM0INTEGRATION/ports_in/HRDATA[6]} {/designs/CORTEXM0INTEGRATION/ports_in/HRDATA[5]} {/designs/CORTEXM0INTEGRATION/ports_in/HRDATA[4]} {/designs/CORTEXM0INTEGRATION/ports_in/HRDATA[3]} {/designs/CORTEXM0INTEGRATION/ports_in/HRDATA[2]} {/designs/CORTEXM0INTEGRATION/ports_in/HRDATA[1]} {/designs/CORTEXM0INTEGRATION/ports_in/HRDATA[0]} /designs/CORTEXM0INTEGRATION/ports_in/HREADY /designs/CORTEXM0INTEGRATION/ports_in/HRESP /designs/CORTEXM0INTEGRATION/ports_in/SWDITMS /designs/CORTEXM0INTEGRATION/ports_in/TDI /designs/CORTEXM0INTEGRATION/ports_in/DBGRESTART /designs/CORTEXM0INTEGRATION/ports_in/EDBGRQ /designs/CORTEXM0INTEGRATION/ports_in/NMI {/designs/CORTEXM0INTEGRATION/ports_in/IRQ[31]} {/designs/CORTEXM0INTEGRATION/ports_in/IRQ[30]} {/designs/CORTEXM0INTEGRATION/ports_in/IRQ[29]} {/designs/CORTEXM0INTEGRATION/ports_in/IRQ[28]} {/designs/CORTEXM0INTEGRATION/ports_in/IRQ[27]} {/designs/CORTEXM0INTEGRATION/ports_in/IRQ[26]} {/designs/CORTEXM0INTEGRATION/ports_in/IRQ[25]} {/designs/CORTEXM0INTEGRATION/ports_in/IRQ[24]} {/designs/CORTEXM0INTEGRATION/ports_in/IRQ[23]} {/designs/CORTEXM0INTEGRATION/ports_in/IRQ[22]} {/designs/CORTEXM0INTEGRATION/ports_in/IRQ[21]} {/designs/CORTEXM0INTEGRATION/ports_in/IRQ[20]} {/designs/CORTEXM0INTEGRATION/ports_in/IRQ[19]} {/designs/CORTEXM0INTEGRATION/ports_in/IRQ[18]} {/designs/CORTEXM0INTEGRATION/ports_in/IRQ[17]} {/designs/CORTEXM0INTEGRATION/ports_in/IRQ[16]} {/designs/CORTEXM0INTEGRATION/ports_in/IRQ[15]} {/designs/CORTEXM0INTEGRATION/ports_in/IRQ[14]} {/designs/CORTEXM0INTEGRATION/ports_in/IRQ[13]} {/designs/CORTEXM0INTEGRATION/ports_in/IRQ[12]} {/designs/CORTEXM0INTEGRATION/ports_in/IRQ[11]} {/designs/CORTEXM0INTEGRATION/ports_in/IRQ[10]} {/designs/CORTEXM0INTEGRATION/ports_in/IRQ[9]} {/designs/CORTEXM0INTEGRATION/ports_in/IRQ[8]} {/designs/CORTEXM0INTEGRATION/ports_in/IRQ[7]} {/designs/CORTEXM0INTEGRATION/ports_in/IRQ[6]} {/designs/CORTEXM0INTEGRATION/ports_in/IRQ[5]} {/designs/CORTEXM0INTEGRATION/ports_in/IRQ[4]} {/designs/CORTEXM0INTEGRATION/ports_in/IRQ[3]} {/designs/CORTEXM0INTEGRATION/ports_in/IRQ[2]} {/designs/CORTEXM0INTEGRATION/ports_in/IRQ[1]} {/designs/CORTEXM0INTEGRATION/ports_in/IRQ[0]} /designs/CORTEXM0INTEGRATION/ports_in/RXEV {/designs/CORTEXM0INTEGRATION/ports_in/STCALIB[25]} {/designs/CORTEXM0INTEGRATION/ports_in/STCALIB[24]} {/designs/CORTEXM0INTEGRATION/ports_in/STCALIB[23]} {/designs/CORTEXM0INTEGRATION/ports_in/STCALIB[22]} {/designs/CORTEXM0INTEGRATION/ports_in/STCALIB[21]} {/designs/CORTEXM0INTEGRATION/ports_in/ST
Statistics for commands executed by read_sdc:
 "all_inputs"              - successful      1 , failed      0 (runtime  0.00)
 "all_outputs"             - successful      1 , failed      0 (runtime  0.00)
Warning : One or more commands failed when these constraints were applied. [SDC-209]
        : The 'read_sdc' command encountered a problem while processing commands.
        : You can examine the failed commands or save them to a file by querying the Tcl variable $::dc::sdc_failed_commands.
Total runtime 0
The number of exceptions is 0
        Tracing clock networks.
        Levelizing the circuit.
        Computing net loads.
        Computing delays.
        Computing arrivals and requireds.
============================================================
  Generated by:           Encounter(R) RTL Compiler v08.10-s222_1
  Generated on:           Feb 02 2018  11:52:42 PM
  Module:                 CORTEXM0INTEGRATION
  Technology library:     NangateOpenCellLibrary revision 1.0
  Operating conditions:   typical 
  Interconnect mode:      ple
  Area mode:              physical library
============================================================

-------------------------------------------------------------------------------
The following sequential clock pins have no clock waveform driving them.  No    
timing constraints will be derived for paths leading to or from these pins.     

/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/instances_seq/A5ipw6_reg/pins_in/clk
/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/instances_seq/A6cbx6_reg/pins_in/clk
/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/instances_seq/Ahdbx6_reg/pins_in/clk
  ... 104 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
The following primary inputs have no clocked external delays.  As a result the  
timing paths leading from the ports have no timing constraints derived from     
clock waveforms.  The'external_delay' command is used to create new external    
delays.                                                                         

/designs/CORTEXM0INTEGRATION/ports_in/CDBGPWRUPACK
/designs/CORTEXM0INTEGRATION/ports_in/DBGRESTART
/designs/CORTEXM0INTEGRATION/ports_in/ECOREVNUM[0]
  ... 139 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
The following primary outputs have no clocked external delays.  As a result the 
timing paths leading to the ports have no timing constraints derived from clock 
waveforms.  The'external_delay' command is used to create new external delays.  

/designs/CORTEXM0INTEGRATION/ports_out/CDBGPWRUPREQ
/designs/CORTEXM0INTEGRATION/ports_out/CODEHINTDE[0]
/designs/CORTEXM0INTEGRATION/ports_out/CODEHINTDE[1]
  ... 131 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------


  Setting attribute of root '/': 'dp_perform_csa_operations' = false
  Setting attribute of root '/': 'dp_perform_shannon_operations' = false
  Setting attribute of root '/': 'dp_perform_sharing_operations' = false
  Setting attribute of root '/': 'dp_perform_speculation_operations' = false
 Reading VCD file  
Cannot open "./multiplication.vcd"
---------------------------------------------------------------
Asserted primary inputs in design         : 0 (0.00%)
Total connected primary inputs in design  : 143 (100.00%)
---------------------------------------------------------------
Asserted sequential outputs               : 0 (0.00%)
Total connected sequential outputs        : 1334 (100.00%)
------------------------------------------------------------------------------------
Total nets in design                      : 34028 (100.00%)
Nets asserted                             : 0 (0.00%)
Constant nets                             : 2 (0.01)
Nets with no assertions                   : 34028 (100.00%)
------------------------------------------------------------------------------------
Warning : Did not find power models for RTL power analysis. [PA-17]
        : Design /designs/CORTEXM0INTEGRATION has no power models available.
        : The RTL power analysis results are more accurate when detailed power models are used. Use command 'build_rtl_power_models' to build detailed power models.
  Setting attribute of design 'CORTEXM0INTEGRATION': 'lp_optimize_dynamic_power_first' = true
  Setting attribute of design 'CORTEXM0INTEGRATION': 'max_dynamic_power' = 0.0
Info    : Resetting power analysis results. [PA-7]
        : Power analysis effort level changed from 'medium' to 'high'.
        : All computed switching activities are removed.
  Setting attribute of root '/': 'lp_power_analysis_effort' = high
  Setting attribute of design 'CORTEXM0INTEGRATION': 'lp_power_optimization_weight' = 1.0
Warning : Did not find power models for RTL power analysis. [PA-17]
        : Design /designs/CORTEXM0INTEGRATION has no power models available.
Warning : Did not find power models for RTL power analysis. [PA-17]
        : Design /designs/CORTEXM0INTEGRATION has no power models available.
  The '-incremental' option can only be used with a
  mapped design.  Disabling '-incremental' option.
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Site size           : 1.59 um (from lef [tech+cell])

                   Capacitance  
Layer               / Length         Data source:
Name    Direction  (pF/micron)       lef_library
--------------------------------
metal1      H         0.000083  
metal2      V         0.000044  
metal3      H         0.000030  
metal4      V         0.000024  
metal5      H         0.000015  
metal6      V         0.000011  
metal7      H         0.000011  
metal8      V         0.000007  
metal9      H         0.000007  
metal10     V         0.000004  

                    Resistance   
Layer                / Length         Data source:
Name    Direction  (ohm/micron)       lef_library
---------------------------------
metal1      H          5.428571  
metal2      V          3.571429  
metal3      H          3.571429  
metal4      V          1.500000  
metal5      H          1.500000  
metal6      V          1.500000  
metal7      H          0.187500  
metal8      V          0.187500  
metal9      H          0.037500  
metal10     V          0.037500  

                        Area     
Layer                 / Length        Data source:
Name    Direction     (micron)        lef_library
---------------------------------
metal1      H          0.070000  
metal2      V          0.070000  
metal3      H          0.070000  
metal4      V          0.140000  
metal5      H          0.140000  
metal6      V          0.140000  
metal7      H          0.400000  
metal8      V          0.400000  
metal9      H          0.800000  
metal10     V          0.800000  

Info    : Deleting instances not driving any primary outputs. [GLO-32]
        : Deleting 358 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'u_logic/mux_A5ipw6_17182_6', 'u_logic/mux_A32qw6_17958_6', 
'u_logic/mux_Aa2bx6_19398_6', 'u_logic/mux_Ahlpw6_17359_6', 
'u_logic/mux_Aniax6_18610_6', 'u_logic/mux_Ar1bx6_19344_6', 
'u_logic/mux_Arnpw6_17472_6', 'u_logic/mux_At2bx6_19452_6', 
'u_logic/mux_Aujpw6_17268_6', 'u_logic/mux_Auyax6_19038_6', 
'u_logic/mux_Avzax6_19146_6', 'u_logic/mux_Aw4bx6_19668_6', 
'u_logic/mux_Awupw6_17726_6', 'u_logic/mux_Az3bx6_19572_6', 
'u_logic/mux_B3gbx6_20034_6', 'u_logic/mux_B7lpw6_17328_6', 
'u_logic/mux_Bc3bx6_19506_6', 'u_logic/mux_Bcabx6_19882_6', 
'u_logic/mux_Bciax6_18574_6', 'u_logic/mux_Bclpw6_17341_6', 
'u_logic/mux_Bfjpw6_17235_6', 'u_logic/mux_C1wpw6_17797_6', 
'u_logic/mux_C3wpw6_17803_6', 'u_logic/mux_C5gbx6_20040_6', 
'u_logic/mux_C10bx6_19164_6', 'u_logic/mux_C14bx6_19578_6', 
'u_logic/mux_C30bx6_19170_6', 'u_logic/mux_C37ax6_18082_6', 
'u_logic/mux_C50bx6_19176_6', 'u_logic/mux_Ca1bx6_19296_6', 
'u_logic/mux_Cc2bx6_19404_6', 'u_logic/mux_Cchax6_18480_6', 
'u_logic/mux_Cjqpw6_17563_6', 'u_logic/mux_Cokbx6_20263_6', 
'u_logic/mux_Cq7bx6_19779_6', 'u_logic/mux_Cwyax6_19044_6', 
'u_logic/mux_Cxzax6_19152_6', 'u_logic/mux_Cy4bx6_19674_6', 
'u_logic/mux_Czzax6_19158_6', 'u_logic/mux_D12qw6_17952_6', 
'u_logic/mux_D43qw6_18018_6', 'u_logic/mux_D70bx6_19182_6', 
'u_logic/mux_Daiax6_18568_6', 'u_logic/mux_Dg2qw6_17980_6', 
'u_logic/mux_Di3qw6_18036_6', 'u_logic/mux_Dqkbx6_20269_6', 
'u_logic/mux_Drhax6_18528_6', 'u_logic/mux_Dt1bx6_19350_6', 
'u_logic/mux_Dugax6_18420_6', 'u_logic/mux_Dv2bx6_19458_6', 
'u_logic/mux_Dxvpw6_17790_6', 'u_logic/mux_E05bx6_19680_6', 
'u_logic/mux_E34bx6_19584_6', 'u_logic/mux_E90bx6_19188_6', 
'u_logic/mux_Eafax6_18340_6', 'u_logic/mux_Ee3bx6_19512_6', 
'u_logic/mux_Efdax6_18284_6', 'u_logic/mux_Eghbx6_20109_6', 
'u_logic/mux_Ehqpw6_17557_6', 'u_logic/mux_Eliax6_18604_6', 
'u_logic/mux_Elnpw6_17459_6', 'u_logic/mux_Equpw6_17713_6', 
'u_logic/mux_Evhpw6_17151_6', 'u_logic/mux_Eyyax6_19050_6', 
'u_logic/mux_F4ibx6_20156_6', 'u_logic/mux_F9vpw6_17768_6', 
'u_logic/mux_F17ax6_18076_6', 'u_logic/mux_F26bx6_19744_6', 
'u_logic/mux_Fahax6_18474_6', 'u_logic/mux_Fb0bx6_19194_6', 
'u_logic/mux_Fc1bx6_19302_6', 'u_logic/mux_Fe2bx6_19410_6', 
'u_logic/mux_Fnnpw6_17465_6', 'u_logic/mux_G0zax6_19056_6', 
'u_logic/mux_G25bx6_19686_6', 'u_logic/mux_G54bx6_19590_6', 
'u_logic/mux_Gd0bx6_19200_6', 'u_logic/mux_Gihbx6_20115_6', 
'u_logic/mux_Gr2qw6_18001_6', 'u_logic/mux_Gv1bx6_19356_6', 
'u_logic/mux_Gx2bx6_19464_6', 'u_logic/mux_Gylpw6_17399_6', 
'u_logic/mux_Gz6ax6_18070_6', 'u_logic/mux_H4bax6_18214_6', 
'u_logic/mux_H4zax6_19068_6', 'u_logic/mux_Halax6_18733_6', 
'u_logic/mux_Hbgbx6_20048_6', 'u_logic/mux_Hdfax6_18352_6', 
'u_logic/mux_Hf0bx6_19206_6', 'u_logic/mux_Hg3bx6_19518_6', 
'u_logic/mux_Hgrpw6_17614_6', 'u_logic/mux_Hirpw6_17620_6', 
'u_logic/mux_Hmbax6_18234_6', 'u_logic/mux_Hpcbx6_19956_6', 
'u_logic/mux_Hphax6_18522_6', 'u_logic/mux_Hw8ax6_18136_6', 
'u_logic/mux_Hwhpw6_17157_6', 'u_logic/mux_I0opw6_17487_6', 
'u_logic/mux_I2zax6_19062_6', 'u_logic/mux_I5xax6_18953_6', 
'u_logic/mux_I8hax6_18468_6', 'u_logic/mux_I8lax6_18727_6', 
'u_logic/mux_I45bx6_19692_6', 'u_logic/mux_I74bx6_19596_6', 
'u_logic/mux_Ie1bx6_19308_6', 'u_logic/mux_Ig2bx6_19416_6', 
'u_logic/mux_Ih0bx6_19212_6', 'u_logic/mux_Ijiax6_18598_6', 
'u_logic/mux_Ikhbx6_20121_6', 'u_logic/mux_Irmpw6_17439_6', 
'u_logic/mux_Isjpw6_17262_6', 'u_logic/mux_J0iax6_18558_6', 
'u_logic/mux_J06bx6_19738_6', 'u_logic/mux_J6zax6_19074_6', 
'u_logic/mux_Jckax6_18696_6', 'u_logic/mux_Jdgbx6_20054_6', 
'u_logic/mux_Jflpw6_17353_6', 'u_logic/mux_Jgxpw6_17843_6', 
'u_logic/mux_Jj0bx6_19218_6', 'u_logic/mux_Jp9bx6_19821_6', 
'u_logic/mux_Jvvpw6_17784_6', 'u_logic/mux_Jx1bx6_19362_6', 
'u_logic/mux_Jxgax6_18432_6', 'u_logic/mux_Jz2bx6_19470_6', 
'u_logic/mux_K7vpw6_17762_6', 'u_logic/mux_K65bx6_19698_6', 
'u_logic/mux_K94bx6_19602_6', 'u_logic/mux_Kalpw6_17335_6', 
'u_logic/mux_Ki3bx6_19524_6', 'u_logic/mux_Kl0bx6_19224_6', 
'u_logic/mux_Knhax6_18516_6', 'u_logic/mux_Kojpw6_17250_6', 
'u_logic/mux_Kqhbx6_20129_6', 'u_logic/mux_Ksgax6_18414_6', 
'u_logic/mux_Kshbx6_20135_6', 'u_logic/mux_Kwlpw6_17393_6', 
'u_logic/mux_Kxhpw6_17163_6', 'u_logic/mux_L1bbx6_19905_6', 
'u_logic/mux_L2bax6_18208_6', 'u_logic/mux_L3bbx6_19911_6', 
'u_logic/mux_L4lax6_18715_6', 'u_logic/mux_L6hax6_18462_6', 
'u_logic/mux_L6lax6_18721_6', 'u_logic/mux_L8zax6_19080_6', 
'u_logic/mux_Le2qw6_17974_6', 'u_logic/mux_Lerpw6_17608_6', 
'u_logic/mux_Lfgbx6_20060_6', 'u_logic/mux_Lg1bx6_19314_6', 
'u_logic/mux_Li2bx6_19422_6', 'u_logic/mux_Ljcax6_18262_6', 
'u_logic/mux_Lmkbx6_20257_6', 'u_logic/mux_Ln0bx6_19230_6', 
'u_logic/mux_Lp7ax6_18104_6', 'u_logic/mux_Lqjpw6_17256_6', 
'u_logic/mux_Lr9bx6_19827_6', 'u_logic/mux_M8fax6_18334_6', 
'u_logic/mux_M13bx6_19476_6', 'u_logic/mux_M85bx6_19704_6', 
'u_logic/mux_Mb4bx6_19608_6', 'u_logic/mux_Mfyax6_18996_6', 
'u_logic/mux_Mk3bx6_19530_6', 'u_logic/mux_Mnmpw6_17432_6', 
'u_logic/mux_Mp0bx6_19236_6', 'u_logic/mux_Ms5bx6_19724_6', 
'u_logic/mux_Muhbx6_20141_6', 'u_logic/mux_Mw5bx6_19731_6', 
'u_logic/mux_Mz1bx6_19368_6', 'u_logic/mux_N4kax6_18687_6', 
'u_logic/mux_N5bbx6_19917_6', 'u_logic/mux_Nazax6_19086_6', 
'u_logic/mux_Nhgbx6_20066_6', 'u_logic/mux_Nj2qw6_17992_6', 
'u_logic/mux_Nlhax6_18510_6', 'u_logic/mux_Npypw6_17886_6', 
'u_logic/mux_Nr0bx6_19242_6', 'u_logic/mux_Nt9bx6_19833_6', 
'u_logic/mux_Nv9bx6_19839_6', 'u_logic/mux_Nxabx6_19898_6', 
'u_logic/mux_Nyhax6_18552_6', 'u_logic/mux_Nyhpw6_17169_6', 
'u_logic/mux_O4hax6_18456_6', 'u_logic/mux_Oa5bx6_19710_6', 
'u_logic/mux_Od4bx6_19614_6', 'u_logic/mux_Ohyax6_19002_6', 
'u_logic/mux_Oi1bx6_19320_6', 'u_logic/mux_Ok2bx6_19428_6', 
'u_logic/mux_Om3bx6_19536_6', 'u_logic/mux_Ot0bx6_19248_6', 
'u_logic/mux_Oulpw6_17387_6', 'u_logic/mux_Owhbx6_20147_6', 
'u_logic/mux_Oxkpw6_17313_6', 'u_logic/mux_P0bax6_18202_6', 
'u_logic/mux_P0kax6_18680_6', 'u_logic/mux_P5vpw6_17756_6', 
'u_logic/mux_P7bbx6_19923_6', 'u_logic/mux_P12bx6_19374_6', 
'u_logic/mux_P14qw6_18057_6', 'u_logic/mux_P33bx6_19482_6', 
'u_logic/mux_Pcrpw6_17602_6', 'u_logic/mux_Pczax6_19092_6', 
'u_logic/mux_Pdyax6_18990_6', 'u_logic/mux_Pe7ax6_18093_6', 
'u_logic/mux_Pexpw6_17837_6', 'u_logic/mux_Pgjbx6_20191_6', 
'u_logic/mux_Pjgbx6_20072_6', 'u_logic/mux_Pmlpw6_17377_6', 
'u_logic/mux_Pv0bx6_19254_6', 'u_logic/mux_Pz9bx6_19846_6', 
'u_logic/mux_Pzkpw6_17319_6', 'u_logic/mux_Q6fax6_18328_6', 
'u_logic/mux_Qaipw6_17190_6', 'u_logic/mux_Qakbx6_20241_6', 
'u_logic/mux_Qf4bx6_19620_6', 'u_logic/mux_Qhmpw6_17424_6', 
'u_logic/mux_Qijpw6_17242_6', 'u_logic/mux_Qjhax6_18504_6', 
'u_logic/mux_Qjyax6_19008_6', 'u_logic/mux_Qo3bx6_19542_6', 
'u_logic/mux_Qsfax6_18375_6', 'u_logic/mux_Qufax6_18381_6', 
'u_logic/mux_Qwfax6_18387_6', 'u_logic/mux_Qx0bx6_19260_6', 
'u_logic/mux_Qynpw6_17481_6', 'u_logic/mux_R1abx6_19852_6', 
'u_logic/mux_R2hax6_18450_6', 'u_logic/mux_R3vpw6_17750_6', 
'u_logic/mux_R9yax6_18978_6', 'u_logic/mux_R19ax6_18154_6', 
'u_logic/mux_Rekbx6_20248_6', 'u_logic/mux_Rezax6_19098_6', 
'u_logic/mux_Rijbx6_20197_6', 'u_logic/mux_Rilpw6_17365_6', 
'u_logic/mux_Rk1bx6_19326_6', 'u_logic/mux_Rkbax6_18228_6', 
'u_logic/mux_Rlgbx6_20078_6', 'u_logic/mux_Rm2bx6_19434_6', 
'u_logic/mux_Rwhax6_18546_6', 'u_logic/mux_Rwjax6_18673_6', 
'u_logic/mux_Ry2qw6_18010_6', 'u_logic/mux_Ryfax6_18393_6', 
'u_logic/mux_Rz0bx6_19266_6', 'u_logic/mux_S0kbx6_20216_6', 
'u_logic/mux_S3mpw6_17407_6', 'u_logic/mux_S4kbx6_20228_6', 
'u_logic/mux_S7mpw6_17414_6', 'u_logic/mux_S11bx6_19272_6', 
'u_logic/mux_S32bx6_19380_6', 'u_logic/mux_S53bx6_19488_6', 
'u_logic/mux_Sbfax6_18346_6', 'u_logic/mux_Sbyax6_18984_6', 
'u_logic/mux_Sdlpw6_17347_6', 'u_logic/mux_Sh4bx6_19626_6', 
'u_logic/mux_Skjax6_18652_6', 'u_logic/mux_Slyax6_19014_6', 
'u_logic/mux_Sn4bx6_19644_6', 'u_logic/mux_Sojax6_18659_6', 
'u_logic/mux_Sq3bx6_19548_6', 'u_logic/mux_Sqfax6_18369_6', 
'u_logic/mux_Sqwpw6_17820_6', 'u_logic/mux_Ssjax6_18666_6', 
'u_logic/mux_Sz3qw6_18051_6', 'u_logic/mux_T0ipw6_17175_6', 
'u_logic/mux_T1vpw6_17744_6', 'u_logic/mux_T2kbx6_20222_6', 
'u_logic/mux_T3abx6_19858_6', 'u_logic/mux_T8kbx6_20235_6', 
'u_logic/mux_T82qw6_17966_6', 'u_logic/mux_Tajax6_18642_6', 
'u_logic/mux_Tb3qw6_18027_6', 'u_logic/mux_Tcipw6_17196_6', 
'u_logic/mux_Tgzax6_19104_6', 'u_logic/mux_Thhax6_18498_6', 
'u_logic/mux_Thiax6_18592_6', 'u_logic/mux_Tkjbx6_20203_6', 
'u_logic/mux_Tl4bx6_19638_6', 'u_logic/mux_Tngbx6_20084_6', 
'u_logic/mux_Tyaax6_18196_6', 'u_logic/mux_U0hax6_18444_6', 
'u_logic/mux_U8jax6_18636_6', 'u_logic/mux_U9ypw6_17873_6', 
'u_logic/mux_U31bx6_19278_6', 'u_logic/mux_Ufopw6_17515_6', 
'u_logic/mux_Uh2qw6_17986_6', 'u_logic/mux_Uizax6_19110_6', 
'u_logic/mux_Uj4bx6_19632_6', 'u_logic/mux_Um1bx6_19332_6', 
'u_logic/mux_Unyax6_19020_6', 'u_logic/mux_Uo2bx6_19440_6', 
'u_logic/mux_Uofax6_18363_6', 'u_logic/mux_Up4bx6_19650_6', 
'u_logic/mux_Us3bx6_19554_6', 'u_logic/mux_Usipw6_17219_6', 
'u_logic/mux_Utqpw6_17578_6', 'u_logic/mux_V5abx6_19864_6', 
'u_logic/mux_V52bx6_19386_6', 'u_logic/mux_V73bx6_19494_6', 
'u_logic/mux_Vbkpw6_17292_6', 'u_logic/mux_Vbspw6_17645_6', 
'u_logic/mux_Vkzax6_19116_6', 'u_logic/mux_Vpgbx6_20090_6', 
'u_logic/mux_Vpkpw6_17304_6', 'u_logic/mux_Vuhax6_18540_6', 
'u_logic/mux_Vyfbx6_20022_6', 'u_logic/mux_Vygax6_18438_6', 
'u_logic/mux_Vz8ax6_18148_6', 'u_logic/mux_Vzjpw6_17281_6', 
'u_logic/mux_Vzupw6_17738_6', 'u_logic/mux_W4jax6_18629_6', 
'u_logic/mux_W5ypw6_17861_6', 'u_logic/mux_W51bx6_19284_6', 
'u_logic/mux_Wfhax6_18492_6', 'u_logic/mux_Wfspw6_17652_6', 
'u_logic/mux_Wgipw6_17203_6', 'u_logic/mux_Wkipw6_17210_6', 
'u_logic/mux_Wmzax6_19122_6', 'u_logic/mux_Woiax6_18616_6', 
'u_logic/mux_Wpyax6_19026_6', 'u_logic/mux_Wr4bx6_19656_6', 
'u_logic/mux_Wu3bx6_19560_6', 'u_logic/mux_Wvgax6_18426_6', 
'u_logic/mux_X5ibx6_20162_6', 'u_logic/mux_X5upw6_17698_6', 
'u_logic/mux_X7abx6_19870_6', 'u_logic/mux_X7ypw6_17867_6', 
'u_logic/mux_Xaeax6_18306_6', 'u_logic/mux_Xbopw6_17503_6', 
'u_logic/mux_Xfiax6_18586_6', 'u_logic/mux_Xkqpw6_17569_6', 
'u_logic/mux_Xnbax6_18240_6', 'u_logic/mux_Xo1bx6_19338_6', 
'u_logic/mux_Xozax6_19128_6', 'u_logic/mux_Xq2bx6_19446_6', 
'u_logic/mux_Xvqpw6_17584_6', 'u_logic/mux_Xxqpw6_17590_6', 
'u_logic/mux_Xxupw6_17732_6', 'u_logic/mux_Y0gbx6_20028_6', 
'u_logic/mux_Y72bx6_19392_6', 'u_logic/mux_Y93bx6_19500_6', 
'u_logic/mux_Ydopw6_17509_6', 'u_logic/mux_Yklpw6_17371_6', 
'u_logic/mux_Yqzax6_19134_6', 'u_logic/mux_Yryax6_19032_6', 
'u_logic/mux_Yt4bx6_19662_6', 'u_logic/mux_Yvjpw6_17274_6', 
'u_logic/mux_Yw3bx6_19566_6', 'u_logic/mux_Yxrpw6_17633_6', 
'u_logic/mux_Yzspw6_17667_6', 'u_logic/mux_Z9abx6_19876_6', 
'u_logic/mux_Z9opw6_17497_6', 'u_logic/mux_Z71bx6_19290_6', 
'u_logic/mux_Zdhax6_18486_6', 'u_logic/mux_Zdiax6_18580_6', 
'u_logic/mux_Zdtpw6_17679_6', 'u_logic/mux_Zm8ax6_18126_6', 
'u_logic/mux_Zshax6_18534_6', 'u_logic/mux_Zszax6_19140_6', 
'u_logic/mux_Ztupw6_17720_6', 'u_logic/mux_Zx8ax6_18142_6'.
        : To see the list of deleted instances, set the 'information_level' attribute to 2 or above.
      Timing sub_unsigned...
      Removing temporary intermediate hierarchies under CORTEXM0INTEGRATION
Mapping CORTEXM0INTEGRATION to gates.
      Mapping 'CORTEXM0INTEGRATION'...
        Preparing the circuit
          Pruning unused logic
          Analyzing hierarchical boundaries
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) CORTEXM0INTEGRATION...
          Done structuring (delay-based) CORTEXM0INTEGRATION
          Structuring (delay-based) add_unsigned_4...
          Done structuring (delay-based) add_unsigned_4
        Mapping component add_unsigned_4...
          Structuring (delay-based) cb_part...
          Done structuring (delay-based) cb_part
        Mapping component cb_part...
          Structuring (delay-based) cb_part_10324...
          Done structuring (delay-based) cb_part_10324
        Mapping component cb_part_10324...
          Structuring (delay-based) add_unsigned_6...
          Done structuring (delay-based) add_unsigned_6
        Mapping component add_unsigned_6...
          Structuring (delay-based) add_unsigned_2...
          Done structuring (delay-based) add_unsigned_2
        Mapping component add_unsigned_2...
          Structuring (delay-based) add_unsigned_2_6313...
          Done structuring (delay-based) add_unsigned_2_6313
        Mapping component add_unsigned_2_6313...
          Structuring (delay-based) cb_part_10325...
          Done structuring (delay-based) cb_part_10325
        Mapping component cb_part_10325...
        Rebalancing component 'mul_3158_20'...
          Structuring (delay-based) mult_unsigned...
          Done structuring (delay-based) mult_unsigned
        Mapping component mult_unsigned...
          Structuring (delay-based) cb_seq...
          Done structuring (delay-based) cb_seq
        Mapping component cb_seq...
 
Global mapping target info
==========================
Cost Group 'default' target slack:   149 ps
Target path end-point (Pin: u_logic/Vgjpw6_reg/d)

Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'CORTEXM0INTEGRATION'.
        : Use 'report timing -lint' for more information.
       Pin                   Type          Fanout  Load Arrival   
                                                   (fF)   (ps)    
------------------------------------------------------------------
(clock clk)        <<<  launch                                0 R 
u_logic
  cb_seqi
    Xxupw6_reg/clk                                                
    Xxupw6_reg/q   (u)  unmapped_d_flop        52 260.0           
  cb_seqi/g127360_in_1 
  cb_parti/cb_seqi_g127360_in_1 
    g136888/in_1                                                  
    g136888/z      (u)  unmapped_complex2       2  10.0           
    g136889/in_0                                                  
    g136889/z      (u)  unmapped_not           20 100.0           
  cb_parti/cb_seqi_g127360_z 
  cb_parti136057/cb_parti_cb_seqi_g127360_z 
    g149835/in_1                                                  
    g149835/z      (u)  unmapped_complex2       3  15.0           
    g149773/in_0                                                  
    g149773/z      (u)  unmapped_or2            1   5.0           
    g149396/in_0                                                  
    g149396/z      (u)  unmapped_complex2       1   5.0           
    g149081/in_1                                                  
    g149081/z      (u)  unmapped_nand2          1   5.0           
    g148296/in_1                                                  
    g148296/z      (u)  unmapped_complex2       1   5.0           
    g147990/in_1                                                  
    g147990/z      (u)  unmapped_or2            1   5.0           
    g147665/in_0                                                  
    g147665/z      (u)  unmapped_complex2       1   5.0           
    g147588/in_0                                                  
    g147588/z      (u)  unmapped_complex2      65 325.0           
    g147454/in_1                                                  
    g147454/z      (u)  unmapped_complex2      25 125.0           
    g147338/in_0                                                  
    g147338/z      (u)  unmapped_nand2          1   5.0           
    g147238/in_0                                                  
    g147238/z      (u)  unmapped_nand2          1   5.0           
    g147160/in_0                                                  
    g147160/z      (u)  unmapped_or2            1   5.0           
    g147086/in_0                                                  
    g147086/z      (u)  unmapped_or2            1   5.0           
    g147054/in_1                                                  
    g147054/z      (u)  unmapped_nand2          5  25.0           
    g149879/in_0                                                  
    g149879/z      (u)  unmapped_complex2       2  10.0           
  cb_parti136057/add_3168_41_A[1] 
  add_3168_41/A[2] 
    g1231/in_1                                                    
    g1231/z        (u)  unmapped_or2            2  10.0           
    g1615/in_1                                                    
    g1615/z        (u)  unmapped_complex2       1   5.0           
    g1582/in_1                                                    
    g1582/z        (u)  unmapped_nand2          3  15.0           
    g1571/in_1                                                    
    g1571/z        (u)  unmapped_nand2          1   5.0           
    g1569/in_1                                                    
    g1569/z        (u)  unmapped_nand2          3  15.0           
    g1567/in_1                                                    
    g1567/z        (u)  unmapped_nand2          1   5.0           
    g1563/in_1                                                    
    g1563/z        (u)  unmapped_nand2          3  15.0           
    g1562/in_1                                                    
    g1562/z        (u)  unmapped_nand2          1   5.0           
    g1558/in_1                                                    
    g1558/z        (u)  unmapped_nand2          3  15.0           
    g1557/in_1                                                    
    g1557/z        (u)  unmapped_nand2          1   5.0           
    g1553/in_0                                                    
    g1553/z        (u)  unmapped_nand2          3  15.0           
    g1552/in_1                                                    
    g1552/z        (u)  unmapped_nand2          1   5.0           
    g1548/in_1                                                    
    g1548/z        (u)  unmapped_nand2          3  15.0           
    g1544/in_1                                                    
    g1544/z        (u)  unmapped_nand2          1   5.0           
    g1543/in_1                                                    
    g1543/z        (u)  unmapped_nand2          3  15.0           
    g1539/in_0                                                    
    g1539/z        (u)  unmapped_nand2          1   5.0           
    g1538/in_1                                                    
    g1538/z        (u)  unmapped_nand2          3  15.0           
    g1537/in_1                                                    
    g1537/z        (u)  unmapped_nand2          1   5.0           
    g1533/in_1                                                    
    g1533/z        (u)  unmapped_nand2          3  15.0           
    g1529/in_0                                                    
    g1529/z        (u)  unmapped_nand2          1   5.0           
    g1528/in_1                                                    
    g1528/z        (u)  unmapped_nand2          3  15.0           
    g1527/in_1                                                    
    g1527/z        (u)  unmapped_nand2          1   5.0           
    g1523/in_1                                                    
    g1523/z        (u)  unmapped_nand2          3  15.0           
    g1522/in_0                                                    
    g1522/z        (u)  unmapped_nand2          1   5.0           
    g1518/in_1                                                    
    g1518/z        (u)  unmapped_nand2          3  15.0           
    g1514/in_1                                                    
    g1514/z        (u)  unmapped_nand2          1   5.0           
    g1513/in_1                                                    
    g1513/z        (u)  unmapped_nand2          3  15.0           
    g1509/in_0                                                    
    g1509/z        (u)  unmapped_nand2          1   5.0           
    g1508/in_1                                                    
    g1508/z        (u)  unmapped_nand2          4  20.0           
    g1506/in_1                                                    
    g1506/z        (u)  unmapped_complex2       1   5.0           
    g1502/in_1                                                    
    g1502/z        (u)  unmapped_complex2       3  15.0           
    g1497/in_1                                                    
    g1497/z        (u)  unmapped_nand2          1   5.0           
    g1493/in_1                                                    
    g1493/z        (u)  unmapped_nand2          3  15.0           
    g1489/in_0                                                    
    g1489/z        (u)  unmapped_nand2          1   5.0           
    g1488/in_1                                                    
    g1488/z        (u)  unmapped_nand2          4  20.0           
    g1487/in_1                                                    
    g1487/z        (u)  unmapped_complex2       1   5.0           
    g1482/in_1                                                    
    g1482/z        (u)  unmapped_complex2       3  15.0           
    g1474/in_1                                                    
    g1474/z        (u)  unmapped_nand2          1   5.0           
    g1473/in_1                                                    
    g1473/z        (u)  unmapped_nand2          3  15.0           
    g1469/in_0                                                    
    g1469/z        (u)  unmapped_nand2          1   5.0           
    g1468/in_1                                                    
    g1468/z        (u)  unmapped_nand2          5  25.0           
    g1462/in_1                                                    
    g1462/z        (u)  unmapped_complex2       1   5.0           
    g1461/in_1                                                    
    g1461/z        (u)  unmapped_complex2       3  15.0           
    g1449/in_0                                                    
    g1449/z        (u)  unmapped_nand2          1   5.0           
    g1448/in_1                                                    
    g1448/z        (u)  unmapped_nand2          3  15.0           
    g1444/in_1                                                    
    g1444/z        (u)  unmapped_nand2          1   5.0           
    g1443/in_1                                                    
    g1443/z        (u)  unmapped_nand2          3  15.0           
    g1439/in_0                                                    
    g1439/z        (u)  unmapped_nand2          1   5.0           
    g1438/in_1                                                    
    g1438/z        (u)  unmapped_nand2          3  15.0           
    g1434/in_1                                                    
    g1434/z        (u)  unmapped_nand2          1   5.0           
    g1433/in_1                                                    
    g1433/z        (u)  unmapped_nand2          3  15.0           
    g1429/in_0                                                    
    g1429/z        (u)  unmapped_nand2          1   5.0           
    g1428/in_1                                                    
    g1428/z        (u)  unmapped_nand2          3  15.0           
    g1425/in_0                                                    
    g1425/z        (u)  unmapped_or2            1   5.0           
    g1426/in_1                                                    
    g1426/z        (u)  unmapped_nand2          3  15.0           
  add_3168_41/Z[32] 
  add_3163_33/A[32] 
    g834/in_1                                                     
    g834/z         (u)  unmapped_or2            1   5.0           
    g835/in_1                                                     
    g835/z         (u)  unmapped_nand2          5  25.0           
  add_3163_33/Z[32] 
  cb_seqi/add_3163_33_Z[31] 
    g184638/in_1                                                  
    g184638/z      (u)  unmapped_nand2          1   5.0           
    g208594/in_0                                                  
    g208594/z      (u)  unmapped_nand2          1   5.0           
    g206402/in_1                                                  
    g206402/z      (u)  unmapped_or2            3  15.0           
    g205220/in_1                                                  
    g205220/z      (u)  unmapped_or2            1   5.0           
    g205008/in_1                                                  
    g205008/z      (u)  unmapped_or2            1   5.0           
    g204979/in_1                                                  
    g204979/z      (u)  unmapped_complex2       1   5.0           
    g204969/in_0                                                  
    g204969/z      (u)  unmapped_nand2          2  10.0           
    g204961/in_1                                                  
    g204961/z      (u)  unmapped_nand2          1   5.0           
    g204946/in_0                                                  
    g204946/z      (u)  unmapped_nand2          2  10.0           
    g204942/in_1                                                  
    g204942/z      (u)  unmapped_or2            1   5.0           
    g204931/in_1                                                  
    g204931/z      (u)  unmapped_nand2          1   5.0           
    g204911/in_0                                                  
    g204911/z      (u)  unmapped_complex2       1   5.0           
    g204892/in_1                                                  
    g204892/z      (u)  unmapped_nand2          1   5.0           
    g217235/in_0                                                  
    g217235/z      (u)  unmapped_complex2       4  20.0           
    g204872/in_1                                                  
    g204872/z      (u)  unmapped_or2            1   5.0           
    g204865/in_1                                                  
    g204865/z      (u)  unmapped_nand2          1   5.0           
    g217240/in_0                                                  
    g217240/z      (u)  unmapped_complex2       1   5.0           
    g204858/in_0                                                  
    g204858/z      (u)  unmapped_nand2          1   5.0           
    g204842/in_0                                                  
    g204842/z      (u)  unmapped_or2            1   5.0           
    g204831/in_0                                                  
    g204831/z      (u)  unmapped_nand2          1   5.0           
    g204824/in_0                                                  
    g204824/z      (u)  unmapped_complex2       1   5.0           
    g204817/in_1                                                  
    g204817/z      (u)  unmapped_or2            1   5.0           
    g215949/in_1                                                  
    g215949/z      (u)  unmapped_and2           1   5.0           
    Vgjpw6_reg/d   <<<  unmapped_d_flop                           
    Vgjpw6_reg/clk      setup                                     
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)             capture                            5000 R 
------------------------------------------------------------------
Start-point  : u_logic/cb_seqi/Xxupw6_reg/clk
End-point    : u_logic/cb_seqi/Vgjpw6_reg/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 1767ps.
 
          Restructuring (delay-based) cb_seq...
          Done restructuring (delay-based) cb_seq
        Optimizing component cb_seq...
          Restructuring (delay-based) mult_unsigned...
          Done restructuring (delay-based) mult_unsigned
        Optimizing component mult_unsigned...
        Early Area Reclamation for mult_unsigned 'very_fast' (slack=-124, area=2581)...
          Restructuring (delay-based) mult_unsigned...
          Done restructuring (delay-based) mult_unsigned
        Optimizing component mult_unsigned...
          Restructuring (delay-based) mult_unsigned...
          Done restructuring (delay-based) mult_unsigned
        Optimizing component mult_unsigned...
          Restructuring (delay-based) mult_unsigned...
          Done restructuring (delay-based) mult_unsigned
        Optimizing component mult_unsigned...
          Restructuring (delay-based) mult_unsigned...
          Done restructuring (delay-based) mult_unsigned
        Optimizing component mult_unsigned...
        Pre-mapped Exploration for mult_unsigned 'medium' (slack=150, area=2112)...
          Restructuring (delay-based) mult_unsigned...
          Done restructuring (delay-based) mult_unsigned
        Optimizing component mult_unsigned...
          Restructuring (delay-based) cb_part_10325...
          Done restructuring (delay-based) cb_part_10325
        Optimizing component cb_part_10325...
          Restructuring (delay-based) add_unsigned_2_6313...
          Done restructuring (delay-based) add_unsigned_2_6313
        Optimizing component add_unsigned_2_6313...
        Early Area Reclamation for add_unsigned_2_6313 'very_fast' (slack=504, area=87)...
          Restructuring (delay-based) add_unsigned...
          Done restructuring (delay-based) add_unsigned
        Optimizing component add_unsigned...
        Pre-mapped Exploration for add_unsigned_2_6313 'slow' (slack=429, area=87)...
          Restructuring (delay-based) add_unsigned...
          Done restructuring (delay-based) add_unsigned
        Optimizing component add_unsigned...
          Restructuring (delay-based) add_unsigned_2...
          Done restructuring (delay-based) add_unsigned_2
        Optimizing component add_unsigned_2...
        Early Area Reclamation for add_unsigned_2 'very_fast' (slack=198, area=211)...
          Restructuring (delay-based) add_unsigned...
          Done restructuring (delay-based) add_unsigned
        Optimizing component add_unsigned...
        Pre-mapped Exploration for add_unsigned_2 'slow' (slack=194, area=185)...
          Restructuring (delay-based) add_unsigned...
          Done restructuring (delay-based) add_unsigned
        Optimizing component add_unsigned...
          Restructuring (delay-based) cb_part_10324...
          Done restructuring (delay-based) cb_part_10324
        Optimizing component cb_part_10324...
          Restructuring (delay-based) add_unsigned_6...
          Done restructuring (delay-based) add_unsigned_6
        Optimizing component add_unsigned_6...
        Early Area Reclamation for add_unsigned_6 'very_fast' (slack=970, area=77)...
          Restructuring (delay-based) add_unsigned...
          Done restructuring (delay-based) add_unsigned
        Optimizing component add_unsigned...
        Pre-mapped Exploration for add_unsigned_6 'slow' (slack=742, area=76)...
          Restructuring (delay-based) cb_part...
          Done restructuring (delay-based) cb_part
        Optimizing component cb_part...
          Restructuring (delay-based) add_unsigned_4...
          Done restructuring (delay-based) add_unsigned_4
        Optimizing component add_unsigned_4...
        Early Area Reclamation for add_unsigned_4 'very_fast' (slack=1691, area=79)...
          Restructuring (delay-based) add_unsigned...
          Done restructuring (delay-based) add_unsigned
        Optimizing component add_unsigned...
          Restructuring (delay-based) add_unsigned...
          Done restructuring (delay-based) add_unsigned
        Optimizing component add_unsigned...

Scan mapping status report
==========================
    Scan mapping: converting flip-flops that pass TDRC.
    Scan mapping: bypassed.  You have to either 1) set attribute 'dft_scan_map_mode' to 'tdrc_pass' and run 'check_dft_rules' or 2) set attribute 'dft_scan_map_mode' to 'force_all'.

    Scan mapping bypassed because no TDRC data is available: either command 'check_dft_rules' has not been run or TDRC data has been subsequently invalidated.
 
Global mapping timing result
============================
        Tracing clock networks.
        Levelizing the circuit.
        Computing net loads.
        Computing delays.
        Computing arrivals and requireds.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'CORTEXM0INTEGRATION'.
      Pin               Type      Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock clk)            launch                                  0 R 
u_logic
  cb_seqi
    E05bx6_reg/CK                                0             0 R 
    E05bx6_reg/Q       SDFFR_X1        6  6.7   85  +207     207 R 
    g279207/A1                                        +0     207   
    g279207/ZN         NOR2_X2         1  2.4   25   +30     237 F 
    g279075/A1                                        +0     237   
    g279075/ZN         NOR2_X4         1  1.4   18   +29     267 R 
    g278711/A                                         +0     267   
    g278711/ZN         AOI21_X2        1  1.5   26   +25     292 F 
    g277855/C1                                        +0     292   
    g277855/ZN         OAI211_X2       4  7.0   75   +96     388 R 
    g277085/S                                         +0     388   
    g277085/Z          MUX2_X2         3  3.3   25  +151     539 F 
    g276159/C1                                        +0     539   
    g276159/ZN         OAI211_X2       1  1.3   37   +48     587 R 
    g275937/A                                         +0     587   
    g275937/ZN         OAI21_X2        1  2.6   19   +37     624 F 
    g275508/A1                                        +0     624   
    g275508/ZN         AOI22_X4        5  5.9   50   +60     684 R 
    g275131/S                                         +0     684   
    g275131/Z          MUX2_X2         2  2.0   21  +143     827 F 
    g274603/A                                         +0     827   
    g274603/ZN         AOI211_X2       1  0.8   40   +81     908 R 
    g274527/A                                         +0     908   
    g274527/ZN         AOI21_X1        1  0.8   23   +38     946 F 
    g274419/A1                                        +0     946   
    g274419/ZN         OAI22_X1        6  7.1  159  +158    1104 R 
    g274360/S                                         +0    1104   
    g274360/Z          MUX2_X1         2  1.6   24  +138    1242 F 
    g274285/A                                         +0    1242   
    g274285/ZN         OAI211_X1       1  2.1   64   +76    1318 R 
    g274284/A                                         +0    1318   
    g274284/ZN         INV_X4          1  0.7   14    +8    1326 F 
    g274262/A                                         +0    1326   
    g274262/ZN         AOI21_X1        1  0.8   43   +71    1397 R 
    g274222/A                                         +0    1397   
    g274222/ZN         AOI21_X1        1  0.7   43   +38    1435 F 
    g274206/A                                         +0    1435   
    g274206/ZN         AOI21_X1        4  4.8  105  +152    1587 R 
    g274143/A1                                        +0    1587   
    g274143/ZN         NAND2_X1        2  2.7   41   +54    1641 F 
    g274142/A                                         +0    1641   
    g274142/ZN         INV_X4          4  4.5   21   +38    1679 R 
    g274097/S                                         +0    1679   
    g274097/Z          MUX2_X1         2  1.9   25  +144    1824 F 
    g274079/A2                                        +0    1824   
    g274079/ZN         OR2_X1          1  0.9   13   +67    1891 F 
    g274064/B1                                        +0    1891   
    g274064/ZN         AOI22_X1        1  0.8   49   +75    1966 R 
    g274057/A                                         +0    1966   
    g274057/ZN         AOI21_X1        6  5.7   46   +73    2039 F 
    g274056/A                                         +0    2039   
    g274056/ZN         INV_X4          8  8.9   31   +54    2093 R 
    g274044/S                                         +0    2093   
    g274044/Z          MUX2_X1         3  2.4   27  +150    2244 F 
    g274028/A1                                        +0    2244   
    g274028/ZN         NAND2_X1        1  0.9   25   +38    2282 R 
    g274023/A1                                        +0    2282   
    g274023/ZN         NAND3_X1        1  0.8   16   +25    2307 F 
    g274021/A1                                        +0    2307   
    g274021/ZN         AND2_X1         1  0.8   11   +45    2353 F 
    g274014/B1                                        +0    2353   
    g274014/ZN         OAI21_X1        5  6.0  116  +133    2486 R 
    g274009/S                                         +0    2486   
    g274009/Z          MUX2_X1         2  1.5   23  +140    2626 F 
    g274002/A                                         +0    2626   
    g274002/ZN         AOI221_X1       2  1.7   82  +129    2755 R 
    g273997/A1                                        +0    2755   
    g273997/ZN         NAND2_X1        1  0.8   26   +29    2784 F 
    g273995/A1                                        +0    2784   
    g273995/ZN         NAND2_X1        1  0.9   25   +38    2822 R 
    g273992/A                                         +0    2822   
    g273992/ZN         OAI211_X1       2  1.5   35   +46    2869 F 
    g273988/A                                         +0    2869   
    g273988/ZN         OAI21_X1        5  5.2  104  +111    2980 R 
    g273983/A1                                        +0    2980   
    g273983/ZN         NOR3_X1         1  0.8   30   +36    3015 F 
    g273965/B                                         +0    3015   
    g273965/ZN         AOI211_X1       1  0.8   58  +100    3115 R 
    g273953/A                                         +0    3115   
    g273953/ZN         OAI21_X1        1  0.7   20   +42    3157 F 
    g273945/A                                         +0    3157   
    g273945/ZN         OAI21_X1        1  0.8   37   +51    3208 R 
    g273940/A1                                        +0    3208   
    g273940/ZN         NAND2_X1        1  2.0   22   +36    3244 F 
    g273939/A                                         +0    3244   
    g273939/ZN         INV_X4          1  1.0   10   +18    3262 R 
    g273915/C1                                        +0    3262   
    g273915/ZN         OAI211_X1       1  0.8   24   +24    3286 F 
    g273898/A1                                        +0    3286   
    g273898/ZN         NAND2_X1        2  2.1   39   +51    3337 R 
    g273890/A1                                        +0    3337   
    g273890/ZN         AND2_X1         3  2.7   38   +72    3409 R 
    g273874/B1                                        +0    3409   
    g273874/ZN         AOI21_X1        2  1.6   27   +38    3447 F 
    g273856/A2                                        +0    3447   
    g273856/ZN         OAI222_X1       5  4.3  156  +132    3579 R 
    g273843/A2                                        +0    3579   
    g273843/ZN         NAND2_X1        1  0.7   29   +32    3611 F 
    g273826/A                                         +0    3611   
    g273826/ZN         OAI21_X1        1  1.1   41   +60    3671 R 
    g273797/C2                                        +0    3671   
    g273797/ZN         AOI221_X1       3  2.6   55   +50    3721 F 
    g273781/A4                                        +0    3721   
    g273781/ZN         OR4_X1          1  0.8   17  +130    3851 F 
    g273770/A1                                        +0    3851   
    g273770/ZN         AND2_X1         9  6.4   38   +82    3934 F 
    g273749/A2                                        +0    3934   
    g273749/ZN         NAND2_X1        7  6.7   91  +119    4053 R 
    g273721/A1                                        +0    4053   
    g273721/ZN         AOI222_X1       1  0.8   53   +45    4098 F 
    g273688/A1                                        +0    4098   
    g273688/ZN         AND2_X1         3  2.3   18   +74    4172 F 
    g273533/A2                                        +0    4172   
    g273533/ZN         NAND2_X1       16 19.7  236  +263    4435 R 
    Cvpax6_reg/D  <<<  SDFF_X2                        +0    4435   
    Cvpax6_reg/CK      setup                     0  +140    4575 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)            capture                              5000 R 
-------------------------------------------------------------------
Timing slack :     425ps 
Start-point  : u_logic/cb_seqi/E05bx6_reg/CK
End-point    : u_logic/cb_seqi/Cvpax6_reg/D

 
 
Global mapping status
=====================
                         Worst  
                 Total    Neg       Switching  
Operation         Area   Slack        Power  
-------------------------------------------------------------------------------
 global_map      67145       0     1888854 
 
Global incremental target info
==============================
Cost Group 'default' target slack:    97 ps
Target path end-point (Pin: u_logic/Wjtpw6_reg/SI (SDFF_X2/SI))

Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'CORTEXM0INTEGRATION'.
      Pin               Type      Fanout Load Arrival   
                                         (fF)   (ps)    
--------------------------------------------------------
(clock clk)       <<<  launch                       0 R 
u_logic
  cb_seqi
    E05bx6_reg/CK                                       
    E05bx6_reg/Q       SDFFR_X1        6  6.7           
    g279207/A1                                          
    g279207/ZN         NOR2_X2         1  2.4           
    g279075/A1                                          
    g279075/ZN         NOR2_X4         1  1.4           
    g278711/A                                           
    g278711/ZN         AOI21_X2        1  1.5           
    g277855/C1                                          
    g277855/ZN         OAI211_X2       4  7.0           
    g277085/S                                           
    g277085/Z          MUX2_X2         3  3.3           
    g276159/C1                                          
    g276159/ZN         OAI211_X2       1  1.3           
    g275937/A                                           
    g275937/ZN         OAI21_X2        1  2.6           
    g275508/A1                                          
    g275508/ZN         AOI22_X4        5  5.9           
    g275131/S                                           
    g275131/Z          MUX2_X2         2  2.0           
    g274603/A                                           
    g274603/ZN         AOI211_X2       1  0.8           
    g274527/A                                           
    g274527/ZN         AOI21_X1        1  0.8           
    g274419/A1                                          
    g274419/ZN         OAI22_X1        6  7.1           
    g274360/S                                           
    g274360/Z          MUX2_X1         2  1.6           
    g274285/A                                           
    g274285/ZN         OAI211_X1       1  2.1           
    g274284/A                                           
    g274284/ZN         INV_X4          1  0.7           
    g274262/A                                           
    g274262/ZN         AOI21_X1        1  0.8           
    g274222/A                                           
    g274222/ZN         AOI21_X1        1  0.7           
    g274206/A                                           
    g274206/ZN         AOI21_X1        4  4.8           
    g274143/A1                                          
    g274143/ZN         NAND2_X1        2  2.7           
    g274142/A                                           
    g274142/ZN         INV_X4          4  4.5           
    g274097/S                                           
    g274097/Z          MUX2_X1         2  1.9           
    g274079/A2                                          
    g274079/ZN         OR2_X1          1  0.9           
    g274064/B1                                          
    g274064/ZN         AOI22_X1        1  0.8           
    g274057/A                                           
    g274057/ZN         AOI21_X1        6  5.7           
    g274056/A                                           
    g274056/ZN         INV_X4          8  8.9           
    g274044/S                                           
    g274044/Z          MUX2_X1         3  2.4           
    g274028/A1                                          
    g274028/ZN         NAND2_X1        1  0.9           
    g274023/A1                                          
    g274023/ZN         NAND3_X1        1  0.8           
    g274021/A1                                          
    g274021/ZN         AND2_X1         1  0.8           
    g274014/B1                                          
    g274014/ZN         OAI21_X1        5  6.0           
    g274009/S                                           
    g274009/Z          MUX2_X1         2  1.5           
    g274002/A                                           
    g274002/ZN         AOI221_X1       2  1.7           
    g273997/A1                                          
    g273997/ZN         NAND2_X1        1  0.8           
    g273995/A1                                          
    g273995/ZN         NAND2_X1        1  0.9           
    g273992/A                                           
    g273992/ZN         OAI211_X1       2  1.5           
    g273988/A                                           
    g273988/ZN         OAI21_X1        5  5.2           
    g273983/A1                                          
    g273983/ZN         NOR3_X1         1  0.8           
    g273965/B                                           
    g273965/ZN         AOI211_X1       1  0.8           
    g273953/A                                           
    g273953/ZN         OAI21_X1        1  0.7           
    g273945/A                                           
    g273945/ZN         OAI21_X1        1  0.8           
    g273940/A1                                          
    g273940/ZN         NAND2_X1        1  2.0           
    g273939/A                                           
    g273939/ZN         INV_X4          1  1.0           
    g273915/C1                                          
    g273915/ZN         OAI211_X1       1  0.8           
    g273898/A1                                          
    g273898/ZN         NAND2_X1        2  2.1           
    g273890/A1                                          
    g273890/ZN         AND2_X1         3  2.7           
    g273874/B1                                          
    g273874/ZN         AOI21_X1        2  1.6           
    g273856/A2                                          
    g273856/ZN         OAI222_X1       5  4.3           
    g273843/A2                                          
    g273843/ZN         NAND2_X1        1  0.7           
    g273826/A                                           
    g273826/ZN         OAI21_X1        1  1.1           
    g273797/C2                                          
    g273797/ZN         AOI221_X1       3  2.6           
    g273781/A4                                          
    g273781/ZN         OR4_X1          1  0.8           
    g273770/A1                                          
    g273770/ZN         AND2_X1         9  6.4           
    g273749/A2                                          
    g273749/ZN         NAND2_X1        7  6.7           
    g273721/A1                                          
    g273721/ZN         AOI222_X1       1  0.8           
    g273688/A1                                          
    g273688/ZN         AND2_X1         3  2.3           
    g273533/A2                                          
    g273533/ZN         NAND2_X1       16 19.7           
    Wjtpw6_reg/SI <<<  SDFF_X2                          
    Wjtpw6_reg/CK      setup                            
- - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)            capture                   5000 R 
--------------------------------------------------------
Start-point  : u_logic/cb_seqi/E05bx6_reg/CK
End-point    : u_logic/cb_seqi/Wjtpw6_reg/SI

The global mapper estimates a slack for this path of 241ps.
 
 
Global incremental timing result
================================
        Tracing clock networks.
        Levelizing the circuit.
        Computing net loads.
        Computing delays.
        Computing arrivals and requireds.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'CORTEXM0INTEGRATION'.
      Pin               Type      Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock clk)            launch                                  0 R 
u_logic
  cb_seqi
    E05bx6_reg/CK                                0             0 R 
    E05bx6_reg/Q       SDFFR_X1        6  6.7   85  +207     207 R 
    g279207/A1                                        +0     207   
    g279207/ZN         NOR2_X2         1  1.3   22   +22     230 F 
    g279075/A1                                        +0     230   
    g279075/ZN         NOR2_X2         1  1.4   23   +35     265 R 
    g278711/A                                         +0     265   
    g278711/ZN         AOI21_X2        1  1.5   26   +27     292 F 
    g277855/C1                                        +0     292   
    g277855/ZN         OAI211_X2       4  5.8   66   +86     378 R 
    g277085/S                                         +0     378   
    g277085/Z          MUX2_X2         3  3.3   25  +151     529 F 
    g276159/C1                                        +0     529   
    g276159/ZN         OAI211_X2       1  1.3   37   +48     578 R 
    g275937/A                                         +0     578   
    g275937/ZN         OAI21_X2        1  1.5   17   +33     610 F 
    g275508/A1                                        +0     610   
    g275508/ZN         AOI22_X2        5  5.9   72   +84     694 R 
    g275131/S                                         +0     694   
    g275131/Z          MUX2_X2         2  2.0   21  +143     837 F 
    g274603/A                                         +0     837   
    g274603/ZN         AOI211_X2       1  0.8   41   +81     918 R 
    g274527/A                                         +0     918   
    g274527/ZN         AOI21_X1        1  0.8   23   +39     957 F 
    g274419/A1                                        +0     957   
    g274419/ZN         OAI22_X1        6  7.1  159  +158    1115 R 
    g274360/S                                         +0    1115   
    g274360/Z          MUX2_X1         2  1.6   24  +138    1253 F 
    g274285/A                                         +0    1253   
    g274285/ZN         OAI211_X1       1  2.1   64   +76    1329 R 
    g274284/A                                         +0    1329   
    g274284/ZN         INV_X4          1  0.7   14    +8    1337 F 
    g274262/A                                         +0    1337   
    g274262/ZN         AOI21_X1        1  0.8   43   +71    1408 R 
    g274222/A                                         +0    1408   
    g274222/ZN         AOI21_X1        1  0.7   43   +38    1446 F 
    g274206/A                                         +0    1446   
    g274206/ZN         AOI21_X1        4  4.8  105  +152    1598 R 
    g274143/A1                                        +0    1598   
    g274143/ZN         NAND2_X1        2  2.7   41   +54    1652 F 
    g274142/A                                         +0    1652   
    g274142/ZN         INV_X4          4  4.5   21   +38    1690 R 
    g274097/S                                         +0    1690   
    g274097/Z          MUX2_X1         2  1.9   25  +144    1835 F 
    g274079/A2                                        +0    1835   
    g274079/ZN         OR2_X1          1  0.9   13   +67    1902 F 
    g274064/B1                                        +0    1902   
    g274064/ZN         AOI22_X1        1  0.8   49   +75    1977 R 
    g274057/A                                         +0    1977   
    g274057/ZN         AOI21_X1        6  5.7   46   +73    2050 F 
    g274056/A                                         +0    2050   
    g274056/ZN         INV_X4          8  8.9   31   +54    2104 R 
    g274044/S                                         +0    2104   
    g274044/Z          MUX2_X1         3  2.4   27  +150    2254 F 
    g274028/A1                                        +0    2254   
    g274028/ZN         NAND2_X1        1  0.9   25   +38    2293 R 
    g274023/A1                                        +0    2293   
    g274023/ZN         NAND3_X1        1  0.8   16   +25    2318 F 
    g274021/A1                                        +0    2318   
    g274021/ZN         AND2_X1         1  0.8   11   +45    2364 F 
    g274014/B1                                        +0    2364   
    g274014/ZN         OAI21_X1        5  6.0  116  +133    2497 R 
    g274009/S                                         +0    2497   
    g274009/Z          MUX2_X1         2  1.5   23  +140    2637 F 
    g274002/A                                         +0    2637   
    g274002/ZN         AOI221_X1       2  1.7   82  +129    2766 R 
    g273997/A1                                        +0    2766   
    g273997/ZN         NAND2_X1        1  0.8   26   +29    2795 F 
    g273995/A1                                        +0    2795   
    g273995/ZN         NAND2_X1        1  0.9   25   +38    2833 R 
    g273992/A                                         +0    2833   
    g273992/ZN         OAI211_X1       2  1.5   35   +46    2880 F 
    g273988/A                                         +0    2880   
    g273988/ZN         OAI21_X1        5  5.2  104  +111    2991 R 
    g273983/A1                                        +0    2991   
    g273983/ZN         NOR3_X1         1  0.8   30   +36    3026 F 
    g273965/B                                         +0    3026   
    g273965/ZN         AOI211_X1       1  0.8   58  +100    3126 R 
    g273953/A                                         +0    3126   
    g273953/ZN         OAI21_X1        1  0.7   20   +42    3168 F 
    g273945/A                                         +0    3168   
    g273945/ZN         OAI21_X1        1  0.8   37   +51    3219 R 
    g2/A1                                             +0    3219   
    g2/ZN              AND2_X2         1  1.0   13   +47    3266 R 
    g273915/C1                                        +0    3266   
    g273915/ZN         OAI211_X1       1  0.8   24   +25    3290 F 
    g273898/A1                                        +0    3290   
    g273898/ZN         NAND2_X1        2  2.1   39   +51    3341 R 
    g273890/A1                                        +0    3341   
    g273890/ZN         AND2_X1         3  2.7   38   +72    3413 R 
    g273874/B1                                        +0    3413   
    g273874/ZN         AOI21_X1        2  1.6   27   +38    3451 F 
    g273856/A2                                        +0    3451   
    g273856/ZN         OAI222_X1       5  4.3  156  +132    3583 R 
    g273843/A2                                        +0    3583   
    g273843/ZN         NAND2_X1        1  0.7   29   +32    3615 F 
    g273826/A                                         +0    3615   
    g273826/ZN         OAI21_X1        1  1.1   41   +60    3675 R 
    g273797/C2                                        +0    3675   
    g273797/ZN         AOI221_X1       3  2.6   55   +50    3725 F 
    g273781/A4                                        +0    3725   
    g273781/ZN         OR4_X1          1  0.8   17  +130    3856 F 
    g273770/A1                                        +0    3856   
    g273770/ZN         AND2_X1         9  6.4   38   +82    3938 F 
    g273749/A2                                        +0    3938   
    g273749/ZN         NAND2_X1        7  6.7   91  +119    4057 R 
    g273721/A1                                        +0    4057   
    g273721/ZN         AOI222_X1       1  0.8   53   +45    4102 F 
    g273688/A1                                        +0    4102   
    g273688/ZN         AND2_X1         3  2.3   18   +74    4177 F 
    g273533/A2                                        +0    4177   
    g273533/ZN         NAND2_X1       16 19.7  236  +263    4439 R 
    Cvpax6_reg/D  <<<  SDFF_X2                        +0    4439   
    Cvpax6_reg/CK      setup                     0  +140    4579 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)            capture                              5000 R 
-------------------------------------------------------------------
Timing slack :     421ps 
Start-point  : u_logic/cb_seqi/E05bx6_reg/CK
End-point    : u_logic/cb_seqi/Cvpax6_reg/D

 
 
Global incremental optimization status
======================================
                         Worst  
                 Total    Neg       Switching  
Operation         Area   Slack        Power  
-------------------------------------------------------------------------------
 global_inc      65037       0     1842652 
                         Worst  - - DRC Totals - - 
                 Total    Neg       Max       Max     Switching  
Operation         Area   Slack     Trans      Cap       Power  
-------------------------------------------------------------------------------
 simp_cc_in      64892       0         0        0    1886915 
 
Incremental optimization status
===============================
                         Worst  - - DRC Totals - - 
                 Total    Neg       Max       Max     Switching  
Operation         Area   Slack     Trans      Cap       Power  
-------------------------------------------------------------------------------
 init_delay      64892       0         0        0    1886915 
 init_drc        64892       0         0        0    1886915 
 init_power      64892       0         0        0    1886915 
 p_rem_buf       64857       0         0        0    1886365 
 p_rem_inv       64656       0         0        0    1882281 
 p_merge_bi      64475       0         0        0    1876796 
 glob_power      64475       0         0        0    1832496 
 power_down      64475       0         0        0    1821971 
 p_rem_buf       64472       0         0        0    1821901 
 p_merge_bi      64469       0         0        0    1821912 
 
Incremental optimization status
===============================
                         Worst  - - DRC Totals - - 
                 Total    Neg       Max       Max     Switching  
Operation         Area   Slack     Trans      Cap       Power  
-------------------------------------------------------------------------------
 init_delay      64469       0         0        0    1821912 
 init_drc        64469       0         0        0    1821912 
 init_power      64469       0         0        0    1821912 
 glob_power      64469       0         0        0    1821879 
 power_down      64468       0         0        0    1821840 
 
Incremental optimization status
===============================
                         Worst  - - DRC Totals - - 
                 Total    Neg       Max       Max     Switching  
Operation         Area   Slack     Trans      Cap       Power  
-------------------------------------------------------------------------------
 init_delay      64468       0         0        0    1821840 
 init_drc        64468       0         0        0    1821840 
 init_power      64468       0         0        0    1821840 
 power_down      64468       0         0        0    1821725 

  Done mapping CORTEXM0INTEGRATION
  Synthesis succeeded.
Runtime & Memory after incremental synthesis
===========================================
The RUNTIME after INCREMENTAL is 1250 secs
and the MEMORY_USAGE after INCREMENTAL is 420.86 MB
===========================================
  Checking the design.

 	 Check Design Report
	 -------------------- 

  Unresolved References & Empty Modules
  ------------------------------------- 
No unresolved references in design 'CORTEXM0INTEGRATION'

No empty modules in design 'CORTEXM0INTEGRATION'

 Unloaded Pin(s), Port(s)
 -------------------------
No unloaded sequential element in 'CORTEXM0INTEGRATION'

design 'CORTEXM0INTEGRATION' has the following unloaded port(s)
/designs/CORTEXM0INTEGRATION/ports_in/SE
/designs/CORTEXM0INTEGRATION/ports_in/TDI
/designs/CORTEXM0INTEGRATION/ports_in/WICENREQ
/designs/CORTEXM0INTEGRATION/ports_in/nTRST
Total number of unloaded ports in design 'CORTEXM0INTEGRATION' : 4

 Assigns
 ------- 
Encountered an assign statement at port '/designs/CORTEXM0INTEGRATION/ports_out/HBURST[2]' in design CORTEXM0INTEGRATION
Encountered an assign statement at port '/designs/CORTEXM0INTEGRATION/ports_out/HBURST[1]' in design CORTEXM0INTEGRATION
Encountered an assign statement at port '/designs/CORTEXM0INTEGRATION/ports_out/HBURST[0]' in design CORTEXM0INTEGRATION
Encountered an assign statement at port '/designs/CORTEXM0INTEGRATION/ports_out/HMASTLOCK' in design CORTEXM0INTEGRATION
Encountered an assign statement at port '/designs/CORTEXM0INTEGRATION/ports_out/HPROT[1]' in design CORTEXM0INTEGRATION
Encountered an assign statement at port '/designs/CORTEXM0INTEGRATION/ports_out/HSIZE[2]' in design CORTEXM0INTEGRATION
Encountered an assign statement at port '/designs/CORTEXM0INTEGRATION/ports_out/HTRANS[0]' in design CORTEXM0INTEGRATION
Encountered an assign statement at port '/designs/CORTEXM0INTEGRATION/ports_out/TDO' in design CORTEXM0INTEGRATION
Encountered an assign statement at port '/designs/CORTEXM0INTEGRATION/ports_out/nTDOEN' in design CORTEXM0INTEGRATION
Encountered an assign statement at port '/designs/CORTEXM0INTEGRATION/ports_out/WAKEUP' in design CORTEXM0INTEGRATION
Encountered an assign statement at port '/designs/CORTEXM0INTEGRATION/ports_out/WICSENSE[33]' in design CORTEXM0INTEGRATION
Encountered an assign statement at port '/designs/CORTEXM0INTEGRATION/ports_out/WICSENSE[32]' in design CORTEXM0INTEGRATION
Encountered an assign statement at port '/designs/CORTEXM0INTEGRATION/ports_out/WICSENSE[31]' in design CORTEXM0INTEGRATION
Encountered an assign statement at port '/designs/CORTEXM0INTEGRATION/ports_out/WICSENSE[30]' in design CORTEXM0INTEGRATION
Encountered an assign statement at port '/designs/CORTEXM0INTEGRATION/ports_out/WICSENSE[29]' in design CORTEXM0INTEGRATION
Encountered an assign statement at port '/designs/CORTEXM0INTEGRATION/ports_out/WICSENSE[28]' in design CORTEXM0INTEGRATION
Encountered an assign statement at port '/designs/CORTEXM0INTEGRATION/ports_out/WICSENSE[27]' in design CORTEXM0INTEGRATION
Encountered an assign statement at port '/designs/CORTEXM0INTEGRATION/ports_out/WICSENSE[26]' in design CORTEXM0INTEGRATION
Encountered an assign statement at port '/designs/CORTEXM0INTEGRATION/ports_out/WICSENSE[25]' in design CORTEXM0INTEGRATION
Encountered an assign statement at port '/designs/CORTEXM0INTEGRATION/ports_out/WICSENSE[24]' in design CORTEXM0INTEGRATION
Encountered an assign statement at port '/designs/CORTEXM0INTEGRATION/ports_out/WICSENSE[23]' in design CORTEXM0INTEGRATION
Encountered an assign statement at port '/designs/CORTEXM0INTEGRATION/ports_out/WICSENSE[22]' in design CORTEXM0INTEGRATION
Encountered an assign statement at port '/designs/CORTEXM0INTEGRATION/ports_out/WICSENSE[21]' in design CORTEXM0INTEGRATION
Encountered an assign statement at port '/designs/CORTEXM0INTEGRATION/ports_out/WICSENSE[20]' in design CORTEXM0INTEGRATION
Encountered an assign statement at port '/designs/CORTEXM0INTEGRATION/ports_out/WICSENSE[19]' in design CORTEXM0INTEGRATION
Encountered an assign statement at port '/designs/CORTEXM0INTEGRATION/ports_out/WICSENSE[18]' in design CORTEXM0INTEGRATION
Encountered an assign statement at port '/designs/CORTEXM0INTEGRATION/ports_out/WICSENSE[17]' in design CORTEXM0INTEGRATION
Encountered an assign statement at port '/designs/CORTEXM0INTEGRATION/ports_out/WICSENSE[16]' in design CORTEXM0INTEGRATION
Encountered an assign statement at port '/designs/CORTEXM0INTEGRATION/ports_out/WICSENSE[15]' in design CORTEXM0INTEGRATION
Encountered an assign statement at port '/designs/CORTEXM0INTEGRATION/ports_out/WICSENSE[14]' in design CORTEXM0INTEGRATION
Encountered an assign statement at port '/designs/CORTEXM0INTEGRATION/ports_out/WICSENSE[13]' in design CORTEXM0INTEGRATION
Encountered an assign statement at port '/designs/CORTEXM0INTEGRATION/ports_out/WICSENSE[12]' in design CORTEXM0INTEGRATION
Encountered an assign statement at port '/designs/CORTEXM0INTEGRATION/ports_out/WICSENSE[11]' in design CORTEXM0INTEGRATION
Encountered an assign statement at port '/designs/CORTEXM0INTEGRATION/ports_out/WICSENSE[10]' in design CORTEXM0INTEGRATION
Encountered an assign statement at port '/designs/CORTEXM0INTEGRATION/ports_out/WICSENSE[9]' in design CORTEXM0INTEGRATION
Encountered an assign statement at port '/designs/CORTEXM0INTEGRATION/ports_out/WICSENSE[8]' in design CORTEXM0INTEGRATION
Encountered an assign statement at port '/designs/CORTEXM0INTEGRATION/ports_out/WICSENSE[7]' in design CORTEXM0INTEGRATION
Encountered an assign statement at port '/designs/CORTEXM0INTEGRATION/ports_out/WICSENSE[6]' in design CORTEXM0INTEGRATION
Encountered an assign statement at port '/designs/CORTEXM0INTEGRATION/ports_out/WICSENSE[5]' in design CORTEXM0INTEGRATION
Encountered an assign statement at port '/designs/CORTEXM0INTEGRATION/ports_out/WICSENSE[4]' in design CORTEXM0INTEGRATION
Encountered an assign statement at port '/designs/CORTEXM0INTEGRATION/ports_out/WICSENSE[3]' in design CORTEXM0INTEGRATION
Encountered an assign statement at port '/designs/CORTEXM0INTEGRATION/ports_out/WICSENSE[2]' in design CORTEXM0INTEGRATION
Encountered an assign statement at port '/designs/CORTEXM0INTEGRATION/ports_out/WICSENSE[1]' in design CORTEXM0INTEGRATION
Encountered an assign statement at port '/designs/CORTEXM0INTEGRATION/ports_out/WICSENSE[0]' in design CORTEXM0INTEGRATION
Encountered an assign statement at port '/designs/CORTEXM0INTEGRATION/ports_out/WICENACK' in design CORTEXM0INTEGRATION
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/instances_hier/add_3168_41/subports_out/Z[0]' in subdesign add_unsigned_2
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/instances_hier/add_3163_33/subports_out/Z[0]' in subdesign add_unsigned_2_6313
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/instances_hier/add_3152_27/subports_out/Z[0]' in subdesign add_unsigned_4
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/instances_hier/add_3153_53/subports_out/Z[0]' in subdesign add_unsigned_6
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/HBURST[2]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/HBURST[1]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/HBURST[0]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/HMASTLOCK' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/HPROT[1]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/HSIZE[2]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/HTRANS[0]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/TDO' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/nTDOEN' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/WAKEUP' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/WICSENSE[33]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/WICSENSE[32]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/WICSENSE[31]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/WICSENSE[30]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/WICSENSE[29]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/WICSENSE[28]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/WICSENSE[27]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/WICSENSE[26]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/WICSENSE[25]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/WICSENSE[24]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/WICSENSE[23]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/WICSENSE[22]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/WICSENSE[21]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/WICSENSE[20]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/WICSENSE[19]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/WICSENSE[18]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/WICSENSE[17]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/WICSENSE[16]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/WICSENSE[15]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/WICSENSE[14]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/WICSENSE[13]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/WICSENSE[12]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/WICSENSE[11]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/WICSENSE[10]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/WICSENSE[9]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/WICSENSE[8]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/WICSENSE[7]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/WICSENSE[6]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/WICSENSE[5]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/WICSENSE[4]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/WICSENSE[3]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/WICSENSE[2]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/WICSENSE[1]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/WICSENSE[0]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/WICENACK' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r0_o[31]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r0_o[30]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r0_o[29]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r0_o[28]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r0_o[27]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r0_o[26]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r0_o[25]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r0_o[24]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r0_o[23]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r0_o[22]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r0_o[21]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r0_o[20]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r0_o[19]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r0_o[18]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r0_o[17]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r0_o[16]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r0_o[15]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r0_o[14]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r0_o[13]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r0_o[12]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r0_o[11]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r0_o[10]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r0_o[9]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r0_o[8]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r0_o[7]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r0_o[6]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r0_o[5]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r0_o[4]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r0_o[3]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r0_o[2]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r0_o[1]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r0_o[0]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r1_o[31]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r1_o[30]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r1_o[29]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r1_o[28]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r1_o[27]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r1_o[26]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r1_o[25]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r1_o[24]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r1_o[23]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r1_o[22]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r1_o[21]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r1_o[20]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r1_o[19]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r1_o[18]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r1_o[17]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r1_o[16]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r1_o[15]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r1_o[14]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r1_o[13]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r1_o[12]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r1_o[11]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r1_o[10]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r1_o[9]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r1_o[8]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r1_o[7]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r1_o[6]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r1_o[5]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r1_o[4]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r1_o[3]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r1_o[2]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r1_o[1]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r1_o[0]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r2_o[31]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r2_o[30]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r2_o[29]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r2_o[28]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r2_o[27]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r2_o[26]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r2_o[25]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r2_o[24]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r2_o[23]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r2_o[22]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r2_o[21]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r2_o[20]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r2_o[19]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r2_o[18]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r2_o[17]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r2_o[16]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r2_o[15]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r2_o[14]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r2_o[13]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r2_o[12]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r2_o[11]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r2_o[10]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r2_o[9]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r2_o[8]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r2_o[7]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r2_o[6]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r2_o[5]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r2_o[4]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r2_o[3]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r2_o[2]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r2_o[1]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r2_o[0]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r3_o[31]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r3_o[30]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r3_o[29]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r3_o[28]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r3_o[27]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r3_o[26]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r3_o[25]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r3_o[24]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r3_o[23]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r3_o[22]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r3_o[21]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r3_o[20]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r3_o[19]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r3_o[18]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r3_o[17]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r3_o[16]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r3_o[15]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r3_o[14]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r3_o[13]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r3_o[12]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r3_o[11]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r3_o[10]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r3_o[9]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r3_o[8]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r3_o[7]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r3_o[6]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r3_o[5]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r3_o[4]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r3_o[3]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r3_o[2]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r3_o[1]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r3_o[0]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r4_o[31]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r4_o[30]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r4_o[29]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r4_o[28]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r4_o[27]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r4_o[26]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r4_o[25]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r4_o[24]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r4_o[23]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r4_o[22]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r4_o[21]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r4_o[20]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r4_o[19]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r4_o[18]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r4_o[17]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r4_o[16]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r4_o[15]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r4_o[14]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r4_o[13]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r4_o[12]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r4_o[11]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r4_o[10]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r4_o[9]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r4_o[8]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r4_o[7]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r4_o[6]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r4_o[5]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r4_o[4]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r4_o[3]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r4_o[2]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r4_o[1]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r4_o[0]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r5_o[31]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r5_o[30]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r5_o[29]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r5_o[28]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r5_o[27]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r5_o[26]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r5_o[25]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r5_o[24]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r5_o[23]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r5_o[22]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r5_o[21]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r5_o[20]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r5_o[19]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r5_o[18]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r5_o[17]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r5_o[16]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r5_o[15]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r5_o[14]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r5_o[13]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r5_o[12]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r5_o[11]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r5_o[10]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r5_o[9]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r5_o[8]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r5_o[7]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r5_o[6]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r5_o[5]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r5_o[4]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r5_o[3]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r5_o[2]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r5_o[1]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r5_o[0]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r6_o[31]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r6_o[30]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r6_o[29]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r6_o[28]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r6_o[27]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r6_o[26]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r6_o[25]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r6_o[24]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r6_o[23]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r6_o[22]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r6_o[21]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r6_o[20]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r6_o[19]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r6_o[18]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r6_o[17]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r6_o[16]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r6_o[15]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r6_o[14]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r6_o[13]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r6_o[12]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r6_o[11]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r6_o[10]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r6_o[9]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r6_o[8]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r6_o[7]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r6_o[6]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r6_o[5]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r6_o[4]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r6_o[3]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r6_o[2]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r6_o[1]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r6_o[0]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r7_o[31]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r7_o[30]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r7_o[29]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r7_o[28]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r7_o[27]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r7_o[26]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r7_o[25]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r7_o[24]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r7_o[23]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r7_o[22]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r7_o[21]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r7_o[20]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r7_o[19]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r7_o[18]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r7_o[17]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r7_o[16]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r7_o[15]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r7_o[14]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r7_o[13]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r7_o[12]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r7_o[11]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r7_o[10]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r7_o[9]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r7_o[8]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r7_o[7]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r7_o[6]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r7_o[5]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r7_o[4]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r7_o[3]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r7_o[2]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r7_o[1]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r7_o[0]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r8_o[31]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r8_o[30]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r8_o[29]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r8_o[28]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r8_o[27]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r8_o[26]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r8_o[25]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r8_o[24]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r8_o[23]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r8_o[22]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r8_o[21]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r8_o[20]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r8_o[19]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r8_o[18]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r8_o[17]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r8_o[16]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r8_o[15]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r8_o[14]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r8_o[13]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r8_o[12]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r8_o[11]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r8_o[10]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r8_o[9]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r8_o[8]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r8_o[7]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r8_o[6]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r8_o[5]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r8_o[4]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r8_o[3]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r8_o[2]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r8_o[1]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r8_o[0]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r9_o[31]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r9_o[30]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r9_o[29]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r9_o[28]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r9_o[27]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r9_o[26]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r9_o[25]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r9_o[24]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r9_o[23]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r9_o[22]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r9_o[21]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r9_o[20]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r9_o[19]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r9_o[18]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r9_o[17]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r9_o[16]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r9_o[15]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r9_o[14]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r9_o[13]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r9_o[12]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r9_o[11]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r9_o[10]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r9_o[9]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r9_o[8]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r9_o[7]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r9_o[6]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r9_o[5]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r9_o[4]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r9_o[3]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r9_o[2]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r9_o[1]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r9_o[0]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r10_o[31]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r10_o[30]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r10_o[29]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r10_o[28]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r10_o[27]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r10_o[26]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r10_o[25]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r10_o[24]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r10_o[23]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r10_o[22]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r10_o[21]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r10_o[20]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r10_o[19]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r10_o[18]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r10_o[17]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r10_o[16]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r10_o[15]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r10_o[14]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r10_o[13]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r10_o[12]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r10_o[11]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r10_o[10]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r10_o[9]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r10_o[8]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r10_o[7]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r10_o[6]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r10_o[5]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r10_o[4]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r10_o[3]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r10_o[2]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r10_o[1]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r10_o[0]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r11_o[31]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r11_o[30]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r11_o[29]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r11_o[28]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r11_o[27]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r11_o[26]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r11_o[25]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r11_o[24]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r11_o[23]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r11_o[22]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r11_o[21]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r11_o[20]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r11_o[19]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r11_o[18]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r11_o[17]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r11_o[16]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r11_o[15]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r11_o[14]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r11_o[13]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r11_o[12]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r11_o[11]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r11_o[10]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r11_o[9]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r11_o[8]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r11_o[7]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r11_o[6]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r11_o[5]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r11_o[4]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r11_o[3]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r11_o[2]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r11_o[1]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r11_o[0]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r12_o[31]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r12_o[30]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r12_o[29]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r12_o[28]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r12_o[27]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r12_o[26]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r12_o[25]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r12_o[24]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r12_o[23]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r12_o[22]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r12_o[21]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r12_o[20]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r12_o[19]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r12_o[18]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r12_o[17]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r12_o[16]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r12_o[15]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r12_o[14]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r12_o[13]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r12_o[12]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r12_o[11]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r12_o[10]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r12_o[9]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r12_o[8]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r12_o[7]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r12_o[6]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r12_o[5]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r12_o[4]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r12_o[3]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r12_o[2]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r12_o[1]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r12_o[0]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r14_o[31]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r14_o[30]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r14_o[29]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r14_o[28]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r14_o[27]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r14_o[26]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r14_o[25]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r14_o[24]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r14_o[23]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r14_o[22]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r14_o[21]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r14_o[20]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r14_o[19]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r14_o[18]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r14_o[17]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r14_o[16]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r14_o[15]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r14_o[14]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r14_o[13]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r14_o[12]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r14_o[11]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r14_o[10]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r14_o[9]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r14_o[8]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r14_o[7]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r14_o[6]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r14_o[5]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r14_o[4]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r14_o[3]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r14_o[2]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r14_o[1]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_r14_o[0]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_msp_o[29]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_msp_o[28]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_msp_o[27]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_msp_o[26]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_msp_o[25]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_msp_o[24]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_msp_o[23]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_msp_o[22]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_msp_o[21]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_msp_o[20]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_msp_o[19]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_msp_o[18]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_msp_o[17]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_msp_o[16]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_msp_o[15]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_msp_o[14]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_msp_o[13]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_msp_o[12]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_msp_o[11]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_msp_o[10]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_msp_o[9]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_msp_o[8]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_msp_o[7]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_msp_o[6]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_msp_o[5]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_msp_o[4]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_msp_o[3]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_msp_o[2]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_msp_o[1]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_msp_o[0]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_psp_o[29]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_psp_o[28]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_psp_o[27]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_psp_o[26]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_psp_o[25]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_psp_o[24]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_psp_o[23]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_psp_o[22]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_psp_o[21]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_psp_o[20]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_psp_o[19]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_psp_o[18]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_psp_o[17]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_psp_o[16]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_psp_o[15]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_psp_o[14]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_psp_o[13]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_psp_o[12]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_psp_o[11]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_psp_o[10]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_psp_o[9]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_psp_o[8]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_psp_o[7]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_psp_o[6]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_psp_o[5]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_psp_o[4]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_psp_o[3]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_psp_o[2]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_psp_o[1]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_psp_o[0]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_pc_o[30]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_pc_o[29]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_pc_o[28]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_pc_o[27]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_pc_o[26]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_pc_o[25]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_pc_o[24]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_pc_o[23]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_pc_o[22]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_pc_o[21]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_pc_o[20]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_pc_o[19]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_pc_o[18]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_pc_o[17]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_pc_o[16]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_pc_o[15]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_pc_o[14]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_pc_o[13]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_pc_o[12]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_pc_o[11]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_pc_o[10]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_pc_o[9]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_pc_o[8]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_pc_o[7]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_pc_o[6]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_pc_o[5]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_pc_o[4]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_pc_o[3]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_pc_o[2]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_pc_o[1]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_pc_o[0]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_apsr_o[3]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_apsr_o[2]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_apsr_o[1]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_apsr_o[0]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_tbit_o' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_ipsr_o[5]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_ipsr_o[4]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_ipsr_o[3]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_ipsr_o[2]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_ipsr_o[1]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_ipsr_o[0]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_control_o' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/subports_out/vis_primask_o' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/instances_hier/add_3152_27/subports_out/Z[0]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/instances_hier/add_3153_53/subports_out/Z[0]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/instances_hier/add_3163_33/subports_out/Z[0]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/instances_hier/add_3168_41/subports_out/Z[0]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/instances_hier/mul_3158_20/subports_out/Z[63]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/instances_hier/mul_3158_20/subports_out/Z[62]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/instances_hier/mul_3158_20/subports_out/Z[61]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/instances_hier/mul_3158_20/subports_out/Z[60]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/instances_hier/mul_3158_20/subports_out/Z[59]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/instances_hier/mul_3158_20/subports_out/Z[58]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/instances_hier/mul_3158_20/subports_out/Z[57]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/instances_hier/mul_3158_20/subports_out/Z[56]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/instances_hier/mul_3158_20/subports_out/Z[55]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/instances_hier/mul_3158_20/subports_out/Z[54]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/instances_hier/mul_3158_20/subports_out/Z[53]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/instances_hier/mul_3158_20/subports_out/Z[52]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/instances_hier/mul_3158_20/subports_out/Z[51]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/instances_hier/mul_3158_20/subports_out/Z[50]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/instances_hier/mul_3158_20/subports_out/Z[49]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/instances_hier/mul_3158_20/subports_out/Z[48]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/instances_hier/mul_3158_20/subports_out/Z[47]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/instances_hier/mul_3158_20/subports_out/Z[46]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/instances_hier/mul_3158_20/subports_out/Z[45]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/instances_hier/mul_3158_20/subports_out/Z[44]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/instances_hier/mul_3158_20/subports_out/Z[43]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/instances_hier/mul_3158_20/subports_out/Z[42]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/instances_hier/mul_3158_20/subports_out/Z[41]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/instances_hier/mul_3158_20/subports_out/Z[40]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/instances_hier/mul_3158_20/subports_out/Z[39]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/instances_hier/mul_3158_20/subports_out/Z[38]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/instances_hier/mul_3158_20/subports_out/Z[37]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/instances_hier/mul_3158_20/subports_out/Z[36]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/instances_hier/mul_3158_20/subports_out/Z[35]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/instances_hier/mul_3158_20/subports_out/Z[34]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/instances_hier/mul_3158_20/subports_out/Z[33]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/instances_hier/mul_3158_20/subports_out/Z[32]' in subdesign cortexm0ds_logic
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/instances_hier/mul_3158_20/subports_out/Z[63]' in subdesign mult_unsigned
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/instances_hier/mul_3158_20/subports_out/Z[62]' in subdesign mult_unsigned
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/instances_hier/mul_3158_20/subports_out/Z[61]' in subdesign mult_unsigned
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/instances_hier/mul_3158_20/subports_out/Z[60]' in subdesign mult_unsigned
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/instances_hier/mul_3158_20/subports_out/Z[59]' in subdesign mult_unsigned
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/instances_hier/mul_3158_20/subports_out/Z[58]' in subdesign mult_unsigned
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/instances_hier/mul_3158_20/subports_out/Z[57]' in subdesign mult_unsigned
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/instances_hier/mul_3158_20/subports_out/Z[56]' in subdesign mult_unsigned
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/instances_hier/mul_3158_20/subports_out/Z[55]' in subdesign mult_unsigned
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/instances_hier/mul_3158_20/subports_out/Z[54]' in subdesign mult_unsigned
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/instances_hier/mul_3158_20/subports_out/Z[53]' in subdesign mult_unsigned
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/instances_hier/mul_3158_20/subports_out/Z[52]' in subdesign mult_unsigned
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/instances_hier/mul_3158_20/subports_out/Z[51]' in subdesign mult_unsigned
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/instances_hier/mul_3158_20/subports_out/Z[50]' in subdesign mult_unsigned
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/instances_hier/mul_3158_20/subports_out/Z[49]' in subdesign mult_unsigned
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/instances_hier/mul_3158_20/subports_out/Z[48]' in subdesign mult_unsigned
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/instances_hier/mul_3158_20/subports_out/Z[47]' in subdesign mult_unsigned
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/instances_hier/mul_3158_20/subports_out/Z[46]' in subdesign mult_unsigned
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/instances_hier/mul_3158_20/subports_out/Z[45]' in subdesign mult_unsigned
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/instances_hier/mul_3158_20/subports_out/Z[44]' in subdesign mult_unsigned
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/instances_hier/mul_3158_20/subports_out/Z[43]' in subdesign mult_unsigned
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/instances_hier/mul_3158_20/subports_out/Z[42]' in subdesign mult_unsigned
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/instances_hier/mul_3158_20/subports_out/Z[41]' in subdesign mult_unsigned
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/instances_hier/mul_3158_20/subports_out/Z[40]' in subdesign mult_unsigned
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/instances_hier/mul_3158_20/subports_out/Z[39]' in subdesign mult_unsigned
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/instances_hier/mul_3158_20/subports_out/Z[38]' in subdesign mult_unsigned
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/instances_hier/mul_3158_20/subports_out/Z[37]' in subdesign mult_unsigned
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/instances_hier/mul_3158_20/subports_out/Z[36]' in subdesign mult_unsigned
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/instances_hier/mul_3158_20/subports_out/Z[35]' in subdesign mult_unsigned
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/instances_hier/mul_3158_20/subports_out/Z[34]' in subdesign mult_unsigned
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/instances_hier/mul_3158_20/subports_out/Z[33]' in subdesign mult_unsigned
Encountered an assign statement at subport '/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/instances_hier/mul_3158_20/subports_out/Z[32]' in subdesign mult_unsigned
Total number of assign statements in design 'CORTEXM0INTEGRATION' : 714

 Undriven Port(s)/Pin(s)
 ------------------------
No undriven combinational pin in 'CORTEXM0INTEGRATION'

No undriven sequential pin in 'CORTEXM0INTEGRATION'

No undriven hierarchical pin in 'CORTEXM0INTEGRATION'

No undriven port in 'CORTEXM0INTEGRATION'

 Multidriven Port(s)/Pin(s)
--------------------------

No multidriven combinational pin in 'CORTEXM0INTEGRATION'

No multidriven sequential pin in 'CORTEXM0INTEGRATION'

No multidriven hierarchical pin in 'CORTEXM0INTEGRATION'

No multidriven ports in 'CORTEXM0INTEGRATION'

  Constant Pin(s)
  ----------------
design 'CORTEXM0INTEGRATION' has the following constant input combinational pin(s)
/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/instances_comb/g168158/pins_in/A2
Total number of constant combinational pins in design 'CORTEXM0INTEGRATION' : 1

design 'CORTEXM0INTEGRATION' has the following constant input sequential pin(s)
/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/instances_seq/Evhpw6_reg/pins_in/D
Total number of constant sequential pins in design 'CORTEXM0INTEGRATION' : 1

design 'CORTEXM0INTEGRATION' has the following constant input hierarchical pin(s)
/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/instances_hier/add_3152_27/pins_in/B
/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/instances_hier/add_3153_53/pins_in/B
/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/instances_hier/add_3163_33/pins_in/A[0]
/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/instances_hier/add_3163_33/pins_in/B[0]
/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/instances_hier/add_3163_33/pins_in/B[10]
/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/instances_hier/add_3163_33/pins_in/B[11]
/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/instances_hier/add_3163_33/pins_in/B[12]
/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/instances_hier/add_3163_33/pins_in/B[13]
/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/instances_hier/add_3163_33/pins_in/B[14]
/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/instances_hier/add_3163_33/pins_in/B[15]
/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/instances_hier/add_3163_33/pins_in/B[16]
/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/instances_hier/add_3163_33/pins_in/B[17]
/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/instances_hier/add_3163_33/pins_in/B[18]
/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/instances_hier/add_3163_33/pins_in/B[19]
/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/instances_hier/add_3163_33/pins_in/B[20]
/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/instances_hier/add_3163_33/pins_in/B[21]
/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/instances_hier/add_3163_33/pins_in/B[22]
/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/instances_hier/add_3163_33/pins_in/B[23]
/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/instances_hier/add_3163_33/pins_in/B[24]
/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/instances_hier/add_3163_33/pins_in/B[25]
/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/instances_hier/add_3163_33/pins_in/B[26]
/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/instances_hier/add_3163_33/pins_in/B[27]
/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/instances_hier/add_3163_33/pins_in/B[28]
/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/instances_hier/add_3163_33/pins_in/B[29]
/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/instances_hier/add_3163_33/pins_in/B[2]
/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/instances_hier/add_3163_33/pins_in/B[30]
/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/instances_hier/add_3163_33/pins_in/B[31]
/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/instances_hier/add_3163_33/pins_in/B[32]
/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/instances_hier/add_3163_33/pins_in/B[33]
/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/instances_hier/add_3163_33/pins_in/B[3]
/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/instances_hier/add_3163_33/pins_in/B[4]
/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/instances_hier/add_3163_33/pins_in/B[5]
/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/instances_hier/add_3163_33/pins_in/B[6]
/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/instances_hier/add_3163_33/pins_in/B[7]
/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/instances_hier/add_3163_33/pins_in/B[8]
/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/instances_hier/add_3163_33/pins_in/B[9]
/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/instances_hier/add_3168_41/pins_in/A[0]
/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/instances_hier/add_3168_41/pins_in/A[33]
/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/instances_hier/add_3168_41/pins_in/B[0]
/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/instances_hier/add_3168_41/pins_in/B[33]
/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/pins_in/DBGRESETn
/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/pins_in/FCLK
/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/pins_in/HCLK
/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/pins_in/HRESETn
/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/pins_in/PORESETn
/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/pins_in/SCLK
/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/pins_in/SE
/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/pins_in/TDI
/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/pins_in/WICENREQ
/designs/CORTEXM0INTEGRATION/instances_hier/u_logic/pins_in/nTRST
Total number of constant hierarchical pins in design 'CORTEXM0INTEGRATION' : 50

design 'CORTEXM0INTEGRATION' has the following constant port(s)
/designs/CORTEXM0INTEGRATION/ports_out/HBURST[0]
/designs/CORTEXM0INTEGRATION/ports_out/HBURST[1]
/designs/CORTEXM0INTEGRATION/ports_out/HBURST[2]
/designs/CORTEXM0INTEGRATION/ports_out/HMASTLOCK
/designs/CORTEXM0INTEGRATION/ports_out/HSIZE[2]
/designs/CORTEXM0INTEGRATION/ports_out/HTRANS[0]
/designs/CORTEXM0INTEGRATION/ports_out/TDO
/designs/CORTEXM0INTEGRATION/ports_out/WAKEUP
/designs/CORTEXM0INTEGRATION/ports_out/WICENACK
/designs/CORTEXM0INTEGRATION/ports_out/WICSENSE[0]
/designs/CORTEXM0INTEGRATION/ports_out/WICSENSE[10]
/designs/CORTEXM0INTEGRATION/ports_out/WICSENSE[11]
/designs/CORTEXM0INTEGRATION/ports_out/WICSENSE[12]
/designs/CORTEXM0INTEGRATION/ports_out/WICSENSE[13]
/designs/CORTEXM0INTEGRATION/ports_out/WICSENSE[14]
/designs/CORTEXM0INTEGRATION/ports_out/WICSENSE[15]
/designs/CORTEXM0INTEGRATION/ports_out/WICSENSE[16]
/designs/CORTEXM0INTEGRATION/ports_out/WICSENSE[17]
/designs/CORTEXM0INTEGRATION/ports_out/WICSENSE[18]
/designs/CORTEXM0INTEGRATION/ports_out/WICSENSE[19]
/designs/CORTEXM0INTEGRATION/ports_out/WICSENSE[1]
/designs/CORTEXM0INTEGRATION/ports_out/WICSENSE[20]
/designs/CORTEXM0INTEGRATION/ports_out/WICSENSE[21]
/designs/CORTEXM0INTEGRATION/ports_out/WICSENSE[22]
/designs/CORTEXM0INTEGRATION/ports_out/WICSENSE[23]
/designs/CORTEXM0INTEGRATION/ports_out/WICSENSE[24]
/designs/CORTEXM0INTEGRATION/ports_out/WICSENSE[25]
/designs/CORTEXM0INTEGRATION/ports_out/WICSENSE[26]
/designs/CORTEXM0INTEGRATION/ports_out/WICSENSE[27]
/designs/CORTEXM0INTEGRATION/ports_out/WICSENSE[28]
/designs/CORTEXM0INTEGRATION/ports_out/WICSENSE[29]
/designs/CORTEXM0INTEGRATION/ports_out/WICSENSE[2]
/designs/CORTEXM0INTEGRATION/ports_out/WICSENSE[30]
/designs/CORTEXM0INTEGRATION/ports_out/WICSENSE[31]
/designs/CORTEXM0INTEGRATION/ports_out/WICSENSE[32]
/designs/CORTEXM0INTEGRATION/ports_out/WICSENSE[33]
/designs/CORTEXM0INTEGRATION/ports_out/WICSENSE[3]
/designs/CORTEXM0INTEGRATION/ports_out/WICSENSE[4]
/designs/CORTEXM0INTEGRATION/ports_out/WICSENSE[5]
/designs/CORTEXM0INTEGRATION/ports_out/WICSENSE[6]
/designs/CORTEXM0INTEGRATION/ports_out/WICSENSE[7]
/designs/CORTEXM0INTEGRATION/ports_out/WICSENSE[8]
/designs/CORTEXM0INTEGRATION/ports_out/WICSENSE[9]
/designs/CORTEXM0INTEGRATION/ports_out/nTDOEN
{/designs/CORTEXM0INTEGRATION/ports_out/HPROT[1]}
Total number of constant port(s) in design 'CORTEXM0INTEGRATION' : 45

  Preserved instances(s)
  ----------------
No preserved combinational instance(s) in design 'CORTEXM0INTEGRATION'
No preserved sequential instance(s) in design 'CORTEXM0INTEGRATION'
No preserved hierarchical instance(s) in design 'CORTEXM0INTEGRATION'

Libcells with no corresponding LEF
----------------------------------
No libcell(s) found.

LEF cells with no corresponding libcell
---------------------------------------

No physical (LEF) cells found.

 Summary
 ------- 

                Name                 Total 
-------------------------------------------
Unresolved References                    0 
Empty Modules                            0 
Unloaded Port(s)                         4 
Unloaded Sequential Pin(s)               0 
Assigns                                714 
Undriven Port(s)                         0 
Undriven Leaf Pin(s)                     0 
Undriven hierarchical pin(s)             0 
Multidriven Port(s)                      0 
Multidriven Leaf Pin(s)                  0 
Multidriven hierarchical Pin(s)          0 
Constant Port(s)                        45 
Constant Leaf Pin(s)                     2 
Constant hierarchical Pin(s)            50 
Preserved leaf instance(s)               0 
Preserved hierarchical instance(s)       0 
Libcells with no LEF cell                0 
Physical (LEF) cells with no libcell     0 

  Done Checking the design.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'CORTEXM0INTEGRATION'.
============================================================
  Generated by:           Encounter(R) RTL Compiler v08.10-s222_1
  Generated on:           Feb 03 2018  12:13:26 AM
  Module:                 CORTEXM0INTEGRATION
  Technology library:     NangateOpenCellLibrary revision 1.0
  Operating conditions:   typical 
  Interconnect mode:      ple
  Area mode:              physical library
============================================================

Timing
------

  Cost    Critical       Violating 
 Group   Path Slack TNS    Paths   
-----------------------------------
default         6.1   0          0 
-----------------------------------
Total                 0          0 

Instance Count
--------------

Leaf Instance Count            10333 
Sequential Instance Count       1334 
Combinational Instance Count    8999 
Hierarchical Instance Count        6 

Area & Power
------------
Total Area                         64468.424
Cell Area                          18898.502
Leakage Power                      158.129 uW
Dynamic Power                      2300.380 uW
Total Power                        2458.509 uW


Max Fanout                         1227 (clk)
Min Fanout                         0 (u_logic/add_3152_27/Z[0])
Average Fanout                     2.8
Terms to net ratio                 3.6
Terms to instance ratio            4.1
Runtime                            1255 seconds
Hostname                           localhost
Final Runtime & Memory.
===========================================
The RUNTIME after FINAL is 1255 secs
and the MEMORY_USAGE after FINAL is 420.86 MB
===========================================
============================
Synthesis Finished .........
============================
============================================================
  Generated by:           Encounter(R) RTL Compiler v08.10-s222_1
  Generated on:           Feb 03 2018  12:13:27 AM
  Module:                 CORTEXM0INTEGRATION
  Technology library:     NangateOpenCellLibrary revision 1.0
  Operating conditions:   typical 
  Interconnect mode:      ple
  Area mode:              physical library
============================================================

                           Leakage   Dynamic    Total   
      Instance      Cells Power(uW) Power(uW) Power(uW) 
--------------------------------------------------------
CORTEXM0INTEGRATION 10333   158.129  2300.380  2458.509 
  u_logic           10333   158.129  2010.420  2168.549 

