<dec f='llvm/llvm/include/llvm/CodeGen/MachineInstr.h' l='1406' type='bool llvm::MachineInstr::hasOrderedMemoryRef() const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineInstr.h' l='1402'>/// Return true if this instruction may have an ordered
  /// or volatile memory reference, or if the information describing the memory
  /// reference is not available. Return false if it is known to have no
  /// ordered or volatile memory references.</doc>
<use f='llvm/llvm/lib/CodeGen/MachineInstr.cpp' l='1175' u='c' c='_ZNK4llvm12MachineInstr12isSafeToMoveEPNS_9AAResultsERb'/>
<def f='llvm/llvm/lib/CodeGen/MachineInstr.cpp' l='1293' ll='1310' type='bool llvm::MachineInstr::hasOrderedMemoryRef() const'/>
<doc f='llvm/llvm/lib/CodeGen/MachineInstr.cpp' l='1289'>/// hasOrderedMemoryRef - Return true if this instruction may have an ordered
/// or volatile memory reference, or if the information describing the memory
/// reference is not available. Return false if it is known to have no ordered
/// memory references.</doc>
<use f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='587' u='c' c='_ZL19isDependenceBarrierRN4llvm12MachineInstrEPNS_9AAResultsE'/>
<use f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='3251' u='c' c='_ZN4llvm17SwingSchedulerDAG16isLoopCarriedDepEPNS_5SUnitERKNS_4SDepEb'/>
<use f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='3251' u='c' c='_ZN4llvm17SwingSchedulerDAG16isLoopCarriedDepEPNS_5SUnitERKNS_4SDepEb'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='519' u='c' c='_ZL20isGlobalMemoryObjectPN4llvm9AAResultsEPNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp' l='943' u='c' c='_ZNK4llvm16AArch64InstrInfo31areMemAccessesTriviallyDisjointERKNS_12MachineInstrES3_PNS_9AAResultsE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp' l='943' u='c' c='_ZNK4llvm16AArch64InstrInfo31areMemAccessesTriviallyDisjointERKNS_12MachineInstrES3_PNS_9AAResultsE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp' l='1906' u='c' c='_ZNK4llvm16AArch64InstrInfo24isCandidateToMergeOrPairERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64LoadStoreOptimizer.cpp' l='1103' u='c' c='_ZL26areCandidatesToMergeOrPairRN4llvm12MachineInstrES1_RN12_GLOBAL__N_113LdStPairFlagsEPKNS_16AArch64InstrInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64LoadStoreOptimizer.cpp' l='1107' u='c' c='_ZL26areCandidatesToMergeOrPairRN4llvm12MachineInstrES1_RN12_GLOBAL__N_113LdStPairFlagsEPKNS_16AArch64InstrInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64LoadStoreOptimizer.cpp' l='1540' u='c' c='_ZN12_GLOBAL__N_119AArch64LoadStoreOpt25tryToPromoteLoadFromStoreERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='2286' u='c' c='_ZNK4llvm11SIInstrInfo31areMemAccessesTriviallyDisjointERKNS_12MachineInstrES3_PNS_9AAResultsE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='2286' u='c' c='_ZNK4llvm11SIInstrInfo31areMemAccessesTriviallyDisjointERKNS_12MachineInstrES3_PNS_9AAResultsE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILoadStoreOptimizer.cpp' l='589' u='c' c='_ZN12_GLOBAL__N_120SILoadStoreOptimizer16findMatchingInstERNS0_11CombineInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILoadStoreOptimizer.cpp' l='1439' u='c' c='_ZN12_GLOBAL__N_120SILoadStoreOptimizer13optimizeBlockERN4llvm17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIOptimizeExecMaskingPreRA.cpp' l='337' u='c' c='_ZN12_GLOBAL__N_126SIOptimizeExecMaskingPreRA20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonExpandCondsets.cpp' l='831' u='c' c='_ZN12_GLOBAL__N_121HexagonExpandCondsets12canMoveMemToERN4llvm12MachineInstrES3_b'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonExpandCondsets.cpp' l='841' u='c' c='_ZN12_GLOBAL__N_121HexagonExpandCondsets12canMoveMemToERN4llvm12MachineInstrES3_b'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp' l='1862' u='c' c='_ZNK4llvm16HexagonInstrInfo31areMemAccessesTriviallyDisjointERKNS_12MachineInstrES3_PNS_9AAResultsE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp' l='1862' u='c' c='_ZNK4llvm16HexagonInstrInfo31areMemAccessesTriviallyDisjointERKNS_12MachineInstrES3_PNS_9AAResultsE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonStoreWidening.cpp' l='274' u='c' c='_ZN12_GLOBAL__N_120HexagonStoreWidening16createStoreGroupEPN4llvm12MachineInstrEN9__gnu_cxx17__normal_iteratorIPS3_St6vectorIS3_SaIS3_EEEESA_RS9_'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonVLIWPacketizer.cpp' l='1507' u='c' c='_ZN4llvm21HexagonPacketizerList26isLegalToPacketizeTogetherEPNS_5SUnitES2_'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonVLIWPacketizer.cpp' l='1507' u='c' c='_ZN4llvm21HexagonPacketizerList26isLegalToPacketizeTogetherEPNS_5SUnitES2_'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFDeadCode.cpp' l='60' u='c' c='_ZNK4llvm3rdf19DeadCodeElimination11isLiveInstrEPKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Lanai/LanaiInstrInfo.cpp' l='95' u='c' c='_ZNK4llvm14LanaiInstrInfo31areMemAccessesTriviallyDisjointERKNS_12MachineInstrES3_PNS_9AAResultsE'/>
<use f='llvm/llvm/lib/Target/Lanai/LanaiInstrInfo.cpp' l='95' u='c' c='_ZNK4llvm14LanaiInstrInfo31areMemAccessesTriviallyDisjointERKNS_12MachineInstrES3_PNS_9AAResultsE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsDelaySlotFiller.cpp' l='485' u='c' c='_ZN12_GLOBAL__N_115InspectMemInstr9hasHazardERKN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyRegStackify.cpp' l='184' u='c' c='_ZL5queryRKN4llvm12MachineInstrERNS_9AAResultsERbS5_S5_S5_'/>
