###############################################################
#  Generated by:      Cadence Encounter 14.25-s034_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Sun Nov  8 19:21:55 2015
#  Design:            DacCtrl
#  Command:           timeDesign -postCTS -expandedViews
###############################################################
Path 1: MET Setup Check with Pin count_reg[4]/CP 
Endpoint:   count_reg[4]/SE (^) checked with  leading edge of 'Clk'
Beginpoint: count_reg[2]/Q  (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time          0.000
- Setup                         0.328
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                24.573
- Arrival Time                  2.279
= Slack Time                   22.294
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                 |       |          |           |       |  Time   |   Time   | 
     |-----------------+-------+----------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |           |       |   0.000 |   22.294 | 
     | count_reg[2]/CP |   ^   | Clk      | DFCSX2_HV | 0.000 |   0.000 |   22.294 | 
     | count_reg[2]/Q  |   ^   | count[2] | DFCSX2_HV | 0.565 |   0.566 |   22.859 | 
     | g1205/A         |   ^   | count[2] | INVXL_HV  | 0.000 |   0.566 |   22.859 | 
     | g1205/Q         |   v   | n_6      | INVXL_HV  | 0.371 |   0.937 |   23.231 | 
     | g1189/B         |   v   | n_6      | NOR2XL_HV | 0.000 |   0.937 |   23.231 | 
     | g1189/Q         |   ^   | n_21     | NOR2XL_HV | 1.027 |   1.964 |   24.258 | 
     | g1162/A         |   ^   | n_21     | HAX3_HV   | 0.000 |   1.965 |   24.258 | 
     | g1162/CO        |   ^   | n_34     | HAX3_HV   | 0.314 |   2.279 |   24.572 | 
     | count_reg[4]/SE |   ^   | n_34     | DFCSX2_HV | 0.000 |   2.279 |   24.573 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                 |       |       |           |       |  Time   |   Time   | 
     |-----------------+-------+-------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |           |       |   0.000 |  -22.294 | 
     | count_reg[4]/CP |   ^   | Clk   | DFCSX2_HV | 0.000 |   0.000 |  -22.293 | 
     +--------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin count_reg[3]/CP 
Endpoint:   count_reg[3]/D (v) checked with  leading edge of 'Clk'
Beginpoint: count_reg[2]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time          0.000
- Setup                         0.173
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                24.727
- Arrival Time                  2.365
= Slack Time                   22.362
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                 |       |          |           |       |  Time   |   Time   | 
     |-----------------+-------+----------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |           |       |   0.000 |   22.362 | 
     | count_reg[2]/CP |   ^   | Clk      | DFCSX2_HV | 0.000 |   0.000 |   22.362 | 
     | count_reg[2]/Q  |   ^   | count[2] | DFCSX2_HV | 0.565 |   0.566 |   22.928 | 
     | g1205/A         |   ^   | count[2] | INVXL_HV  | 0.000 |   0.566 |   22.928 | 
     | g1205/Q         |   v   | n_6      | INVXL_HV  | 0.371 |   0.937 |   23.299 | 
     | g1189/B         |   v   | n_6      | NOR2XL_HV | 0.000 |   0.937 |   23.299 | 
     | g1189/Q         |   ^   | n_21     | NOR2XL_HV | 1.027 |   1.964 |   24.327 | 
     | g1162/A         |   ^   | n_21     | HAX3_HV   | 0.000 |   1.965 |   24.327 | 
     | g1162/SUM       |   v   | n_22     | HAX3_HV   | 0.400 |   2.365 |   24.727 | 
     | count_reg[3]/D  |   v   | n_22     | DFCX1_HV  | 0.000 |   2.365 |   24.727 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |          |       |   0.000 |  -22.362 | 
     | count_reg[3]/CP |   ^   | Clk   | DFCX1_HV | 0.000 |   0.000 |  -22.362 | 
     +-------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin count_reg[2]/CP 
Endpoint:   count_reg[2]/SE (^) checked with  leading edge of 'Clk'
Beginpoint: count_reg[0]/Q  (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time          0.000
- Setup                         0.397
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                24.503
- Arrival Time                  1.351
= Slack Time                   23.153
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |    Cell    | Delay | Arrival | Required | 
     |                 |       |          |            |       |  Time   |   Time   | 
     |-----------------+-------+----------+------------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |            |       |   0.000 |   23.153 | 
     | count_reg[0]/CP |   ^   | Clk      | DFCX1_HV   | 0.000 |   0.000 |   23.153 | 
     | count_reg[0]/Q  |   ^   | count[0] | DFCX1_HV   | 0.668 |   0.669 |   23.821 | 
     | g1202/B         |   ^   | count[0] | NAND2XL_HV | 0.000 |   0.669 |   23.822 | 
     | g1202/Q         |   v   | n_1      | NAND2XL_HV | 0.134 |   0.803 |   23.955 | 
     | g1201/A         |   v   | n_1      | INVXL_HV   | 0.000 |   0.803 |   23.955 | 
     | g1201/Q         |   ^   | n_38     | INVXL_HV   | 0.548 |   1.351 |   24.503 | 
     | count_reg[2]/SE |   ^   | n_38     | DFCSX2_HV  | 0.000 |   1.351 |   24.503 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                 |       |       |           |       |  Time   |   Time   | 
     |-----------------+-------+-------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |           |       |   0.000 |  -23.153 | 
     | count_reg[2]/CP |   ^   | Clk   | DFCSX2_HV | 0.000 |   0.000 |  -23.152 | 
     +--------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin count_reg[1]/CP 
Endpoint:   count_reg[1]/D (^) checked with  leading edge of 'Clk'
Beginpoint: count_reg[0]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time          0.000
- Setup                         0.223
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                24.677
- Arrival Time                  1.406
= Slack Time                   23.271
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                 |       |          |           |       |  Time   |   Time   | 
     |-----------------+-------+----------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |           |       |   0.000 |   23.271 | 
     | count_reg[0]/CP |   ^   | Clk      | DFCX1_HV  | 0.000 |   0.000 |   23.271 | 
     | count_reg[0]/Q  |   v   | count[0] | DFCX1_HV  | 0.531 |   0.532 |   23.803 | 
     | g1204/B         |   v   | count[0] | NOR2XL_HV | 0.000 |   0.532 |   23.803 | 
     | g1204/Q         |   ^   | n_9      | NOR2XL_HV | 0.675 |   1.207 |   24.478 | 
     | g1191/B1        |   ^   | n_9      | AO21X3_HV | 0.000 |   1.207 |   24.479 | 
     | g1191/Q         |   ^   | n_10     | AO21X3_HV | 0.199 |   1.406 |   24.677 | 
     | count_reg[1]/D  |   ^   | n_10     | DFCX1_HV  | 0.000 |   1.406 |   24.677 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |          |       |   0.000 |  -23.271 | 
     | count_reg[1]/CP |   ^   | Clk   | DFCX1_HV | 0.000 |   0.000 |  -23.271 | 
     +-------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin count_reg[2]/CP 
Endpoint:   count_reg[2]/SI (^) checked with  leading edge of 'Clk'
Beginpoint: count_reg[2]/Q  (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time          0.000
- Setup                         0.401
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                24.500
- Arrival Time                  1.210
= Slack Time                   23.289
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                 |       |          |           |       |  Time   |   Time   | 
     |-----------------+-------+----------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |           |       |   0.000 |   23.289 | 
     | count_reg[2]/CP |   ^   | Clk      | DFCSX2_HV | 0.000 |   0.000 |   23.289 | 
     | count_reg[2]/Q  |   v   | count[2] | DFCSX2_HV | 0.471 |   0.471 |   23.760 | 
     | g1205/A         |   v   | count[2] | INVXL_HV  | 0.000 |   0.471 |   23.760 | 
     | g1205/Q         |   ^   | n_6      | INVXL_HV  | 0.739 |   1.210 |   24.499 | 
     | count_reg[2]/SI |   ^   | n_6      | DFCSX2_HV | 0.000 |   1.210 |   24.500 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                 |       |       |           |       |  Time   |   Time   | 
     |-----------------+-------+-------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |           |       |   0.000 |  -23.289 | 
     | count_reg[2]/CP |   ^   | Clk   | DFCSX2_HV | 0.000 |   0.000 |  -23.289 | 
     +--------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin count_reg[4]/CP 
Endpoint:   count_reg[4]/SI (v) checked with  leading edge of 'Clk'
Beginpoint: count_reg[4]/Q  (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time          0.000
- Setup                         0.508
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                24.392
- Arrival Time                  0.966
= Slack Time                   23.426
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                 |       |          |           |       |  Time   |   Time   | 
     |-----------------+-------+----------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |           |       |   0.000 |   23.426 | 
     | count_reg[4]/CP |   ^   | Clk      | DFCSX2_HV | 0.000 |   0.000 |   23.426 | 
     | count_reg[4]/Q  |   ^   | count[4] | DFCSX2_HV | 0.724 |   0.724 |   24.150 | 
     | g1208/A         |   ^   | count[4] | INVX3_HV  | 0.001 |   0.725 |   24.151 | 
     | g1208/Q         |   v   | n_54     | INVX3_HV  | 0.240 |   0.965 |   24.391 | 
     | count_reg[4]/SI |   v   | n_54     | DFCSX2_HV | 0.001 |   0.966 |   24.392 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                 |       |       |           |       |  Time   |   Time   | 
     |-----------------+-------+-------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |           |       |   0.000 |  -23.426 | 
     | count_reg[4]/CP |   ^   | Clk   | DFCSX2_HV | 0.000 |   0.000 |  -23.426 | 
     +--------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin count_reg[4]/CP 
Endpoint:   count_reg[4]/D (^) checked with  leading edge of 'Clk'
Beginpoint: count_reg[4]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time          0.000
- Setup                         0.410
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                24.490
- Arrival Time                  0.725
= Slack Time                   23.766
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                 |       |          |           |       |  Time   |   Time   | 
     |-----------------+-------+----------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |           |       |   0.000 |   23.766 | 
     | count_reg[4]/CP |   ^   | Clk      | DFCSX2_HV | 0.000 |   0.000 |   23.766 | 
     | count_reg[4]/Q  |   ^   | count[4] | DFCSX2_HV | 0.724 |   0.724 |   24.490 | 
     | count_reg[4]/D  |   ^   | count[4] | DFCSX2_HV | 0.001 |   0.725 |   24.490 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                 |       |       |           |       |  Time   |   Time   | 
     |-----------------+-------+-------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |           |       |   0.000 |  -23.766 | 
     | count_reg[4]/CP |   ^   | Clk   | DFCSX2_HV | 0.000 |   0.000 |  -23.766 | 
     +--------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin count_reg[2]/CP 
Endpoint:   count_reg[2]/D (^) checked with  leading edge of 'Clk'
Beginpoint: count_reg[2]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time          0.000
- Setup                         0.378
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                24.523
- Arrival Time                  0.566
= Slack Time                   23.957
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                 |       |          |           |       |  Time   |   Time   | 
     |-----------------+-------+----------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |           |       |   0.000 |   23.957 | 
     | count_reg[2]/CP |   ^   | Clk      | DFCSX2_HV | 0.000 |   0.000 |   23.957 | 
     | count_reg[2]/Q  |   ^   | count[2] | DFCSX2_HV | 0.565 |   0.566 |   24.522 | 
     | count_reg[2]/D  |   ^   | count[2] | DFCSX2_HV | 0.000 |   0.566 |   24.523 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                 |       |       |           |       |  Time   |   Time   | 
     |-----------------+-------+-------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |           |       |   0.000 |  -23.957 | 
     | count_reg[2]/CP |   ^   | Clk   | DFCSX2_HV | 0.000 |   0.000 |  -23.957 | 
     +--------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin count_reg[0]/CP 
Endpoint:   count_reg[0]/D  (^) checked with  leading edge of 'Clk'
Beginpoint: count_reg[0]/QN (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_max
Other End Arrival Time          0.000
- Setup                         0.261
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                24.639
- Arrival Time                  0.586
= Slack Time                   24.053
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |          |       |   0.000 |   24.053 | 
     | count_reg[0]/CP |   ^   | Clk   | DFCX1_HV | 0.000 |   0.000 |   24.053 | 
     | count_reg[0]/QN |   ^   | n_17  | DFCX1_HV | 0.585 |   0.586 |   24.639 | 
     | count_reg[0]/D  |   ^   | n_17  | DFCX1_HV | 0.000 |   0.586 |   24.639 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |          |       |   0.000 |  -24.053 | 
     | count_reg[0]/CP |   ^   | Clk   | DFCX1_HV | 0.000 |   0.000 |  -24.053 | 
     +-------------------------------------------------------------------------+ 

