Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Wed Apr 23 12:42:34 2025
| Host         : P1-05 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Wrapper_timing_summary_routed.rpt -pb Wrapper_timing_summary_routed.pb -rpx Wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-14  Critical Warning  LUT on the clock tree                                             1           
LUTAR-1    Warning           LUT drives async reset alert                                      1           
SYNTH-6    Warning           Timing of a RAM block might be sub-optimal                        1           
SYNTH-10   Warning           Wide multiplier                                                   4           
SYNTH-11   Warning           DSP output not registered                                         1           
TIMING-16  Warning           Large setup violation                                             920         
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (7)
6. checking no_output_delay (9)
7. checking multiple_clock (1906)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (1906)
---------------------------------
 There are 1906 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -36.892    -3882.308                   1712                 4107        0.049        0.000                      0                 4107        3.000        0.000                       0                  1910  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
CLK100MHZ               {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        -36.892    -3857.699                   1655                 4049        0.132        0.000                      0                 4049        9.500        0.000                       0                  1906  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1      -36.890    -3854.362                   1651                 4049        0.132        0.000                      0                 4049        9.500        0.000                       0                  1906  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0        -36.892    -3857.699                   1655                 4049        0.049        0.000                      0                 4049  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1      -36.892    -3857.699                   1655                 4049        0.049        0.000                      0                 4049  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0         -0.692      -24.609                     57                   58        0.868        0.000                      0                   58  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         -0.692      -24.609                     57                   58        0.784        0.000                      0                   58  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       -0.692      -24.609                     57                   58        0.784        0.000                      0                   58  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0_1       -0.690      -24.494                     57                   58        0.868        0.000                      0                   58  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :         1655  Failing Endpoints,  Worst Slack      -36.892ns,  Total Violation    -3857.699ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -36.892ns  (required time - arrival time)
  Source:                 tone_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            audioCont/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        56.079ns  (logic 35.964ns (64.131%)  route 20.115ns (35.869%))
  Logic Levels:           123  (CARRY4=102 LUT4=2 LUT5=15 LUT6=4)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 18.472 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.622    -0.918    clock
    SLICE_X29Y74         FDRE                                         r  tone_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.462 r  tone_reg[2]_replica/Q
                         net (fo=26, routed)          0.883     0.421    audioCont/tone[2]_repN_alias
    SLICE_X29Y73         LUT4 (Prop_lut4_I1_O)        0.124     0.545 r  audioCont/CounterLimit1__10_carry__0_i_7/O
                         net (fo=1, routed)           0.000     0.545    audioCont/CounterLimit1__10_carry__0_i_7_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.095 r  audioCont/CounterLimit1__10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.095    audioCont/CounterLimit1__10_carry__0_n_0
    SLICE_X29Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.209 r  audioCont/CounterLimit1__10_carry__1/CO[3]
                         net (fo=14, routed)          1.066     2.275    audioCont/CounterLimit1__10_carry__1_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     2.870 r  audioCont/counter1_carry__1_i_82/CO[3]
                         net (fo=1, routed)           0.000     2.870    audioCont/counter1_carry__1_i_82_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  audioCont/counter1_carry__1_i_77/CO[3]
                         net (fo=1, routed)           0.000     2.987    audioCont/counter1_carry__1_i_77_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  audioCont/counter1_carry__1_i_76/CO[3]
                         net (fo=1, routed)           0.009     3.113    audioCont/counter1_carry__1_i_76_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.367 r  audioCont/counter1_carry__1_i_44/CO[0]
                         net (fo=14, routed)          0.730     4.097    audioCont_n_13
    SLICE_X31Y73         LUT6 (Prop_lut6_I0_O)        0.367     4.464 r  counter1_carry__1_i_110/O
                         net (fo=1, routed)           0.000     4.464    counter1_carry__1_i_110_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.865 r  counter1_carry__1_i_71/CO[3]
                         net (fo=1, routed)           0.000     4.865    counter1_carry__1_i_71_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.979 r  counter1_carry__1_i_39/CO[3]
                         net (fo=1, routed)           0.009     4.988    counter1_carry__1_i_39_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.102 r  counter1_carry__1_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.102    counter1_carry__1_i_38_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.373 r  counter1_carry__1_i_25/CO[0]
                         net (fo=15, routed)          0.835     6.208    CounterLimit0[22]
    SLICE_X28Y75         LUT6 (Prop_lut6_I0_O)        0.373     6.581 r  counter1_carry__1_i_75/O
                         net (fo=1, routed)           0.000     6.581    counter1_carry__1_i_75_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.113 r  counter1_carry__1_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.113    counter1_carry__1_i_37_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.227 r  counter1_carry__1_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.227    counter1_carry__1_i_24_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.498 r  counter1_carry__1_i_11/CO[0]
                         net (fo=16, routed)          0.686     8.184    CounterLimit0[21]
    SLICE_X29Y76         LUT5 (Prop_lut5_I4_O)        0.373     8.557 r  counter1_carry__1_i_126/O
                         net (fo=1, routed)           0.000     8.557    counter1_carry__1_i_126_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.107 r  counter1_carry__1_i_88/CO[3]
                         net (fo=1, routed)           0.000     9.107    counter1_carry__1_i_88_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.221 r  counter1_carry__1_i_46/CO[3]
                         net (fo=1, routed)           0.000     9.221    counter1_carry__1_i_46_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.335 r  counter1_carry__1_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.335    counter1_carry__1_i_27_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.606 r  counter1_carry__1_i_12/CO[0]
                         net (fo=16, routed)          0.764    10.369    CounterLimit0[20]
    SLICE_X30Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    11.213 r  counter1_carry__1_i_93/CO[3]
                         net (fo=1, routed)           0.000    11.213    counter1_carry__1_i_93_n_0
    SLICE_X30Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.330 r  counter1_carry__1_i_51/CO[3]
                         net (fo=1, routed)           0.000    11.330    counter1_carry__1_i_51_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.447 r  counter1_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.447    counter1_carry__1_i_29_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.701 r  counter1_carry__1_i_16/CO[0]
                         net (fo=17, routed)          0.670    12.371    CounterLimit0[19]
    SLICE_X31Y79         LUT5 (Prop_lut5_I4_O)        0.367    12.738 r  counter1_carry__1_i_133/O
                         net (fo=1, routed)           0.000    12.738    counter1_carry__1_i_133_n_0
    SLICE_X31Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.288 r  counter1_carry__1_i_98/CO[3]
                         net (fo=1, routed)           0.000    13.288    counter1_carry__1_i_98_n_0
    SLICE_X31Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.402 r  counter1_carry__1_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.402    counter1_carry__1_i_56_n_0
    SLICE_X31Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.516 r  counter1_carry__1_i_31/CO[3]
                         net (fo=1, routed)           0.000    13.516    counter1_carry__1_i_31_n_0
    SLICE_X31Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.787 r  counter1_carry__1_i_17/CO[0]
                         net (fo=16, routed)          0.583    14.370    CounterLimit0[18]
    SLICE_X30Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    15.214 r  counter1_carry__0_i_89/CO[3]
                         net (fo=1, routed)           0.000    15.214    counter1_carry__0_i_89_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.331 r  counter1_carry__1_i_61/CO[3]
                         net (fo=1, routed)           0.000    15.331    counter1_carry__1_i_61_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.448 r  counter1_carry__1_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.448    counter1_carry__1_i_33_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.702 r  counter1_carry__1_i_18/CO[0]
                         net (fo=17, routed)          0.672    16.374    CounterLimit0[17]
    SLICE_X31Y83         LUT5 (Prop_lut5_I4_O)        0.367    16.741 r  counter1_carry__0_i_129/O
                         net (fo=1, routed)           0.000    16.741    counter1_carry__0_i_129_n_0
    SLICE_X31Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.291 r  counter1_carry__0_i_84/CO[3]
                         net (fo=1, routed)           0.000    17.291    counter1_carry__0_i_84_n_0
    SLICE_X31Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.405 r  counter1_carry__0_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.405    counter1_carry__0_i_44_n_0
    SLICE_X31Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.519 r  counter1_carry__1_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.519    counter1_carry__1_i_35_n_0
    SLICE_X31Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.790 r  counter1_carry__1_i_19/CO[0]
                         net (fo=16, routed)          0.583    18.373    CounterLimit0[16]
    SLICE_X30Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    19.217 r  counter1_carry__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    19.217    counter1_carry__0_i_83_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.334 r  counter1_carry__0_i_43/CO[3]
                         net (fo=1, routed)           0.000    19.334    counter1_carry__0_i_43_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.451 r  counter1_carry__0_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.451    counter1_carry__0_i_27_n_0
    SLICE_X30Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.705 r  counter1_carry__0_i_11/CO[0]
                         net (fo=16, routed)          0.661    20.366    CounterLimit0[15]
    SLICE_X29Y88         LUT6 (Prop_lut6_I0_O)        0.367    20.733 r  counter1_carry__0_i_97/O
                         net (fo=1, routed)           0.000    20.733    counter1_carry__0_i_97_n_0
    SLICE_X29Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.283 r  counter1_carry__0_i_49/CO[3]
                         net (fo=1, routed)           0.000    21.283    counter1_carry__0_i_49_n_0
    SLICE_X29Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.397 r  counter1_carry__0_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.397    counter1_carry__0_i_29_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.668 r  counter1_carry__0_i_12/CO[0]
                         net (fo=16, routed)          0.755    22.423    CounterLimit0[14]
    SLICE_X28Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    23.252 r  counter1_carry__0_i_99/CO[3]
                         net (fo=1, routed)           0.000    23.252    counter1_carry__0_i_99_n_0
    SLICE_X28Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.366 r  counter1_carry__0_i_54/CO[3]
                         net (fo=1, routed)           0.000    23.366    counter1_carry__0_i_54_n_0
    SLICE_X28Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.480 r  counter1_carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.480    counter1_carry__0_i_31_n_0
    SLICE_X28Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.751 r  counter1_carry__0_i_13/CO[0]
                         net (fo=16, routed)          0.557    24.308    CounterLimit0[13]
    SLICE_X29Y91         LUT5 (Prop_lut5_I4_O)        0.373    24.681 r  counter1_carry__0_i_141/O
                         net (fo=1, routed)           0.000    24.681    counter1_carry__0_i_141_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.231 r  counter1_carry__0_i_104/CO[3]
                         net (fo=1, routed)           0.000    25.231    counter1_carry__0_i_104_n_0
    SLICE_X29Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.345 r  counter1_carry__0_i_59/CO[3]
                         net (fo=1, routed)           0.000    25.345    counter1_carry__0_i_59_n_0
    SLICE_X29Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.459 r  counter1_carry__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    25.459    counter1_carry__0_i_33_n_0
    SLICE_X29Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.730 r  counter1_carry__0_i_14/CO[0]
                         net (fo=17, routed)          0.815    26.545    CounterLimit0[12]
    SLICE_X30Y92         LUT5 (Prop_lut5_I4_O)        0.373    26.918 r  counter1_carry__0_i_145/O
                         net (fo=1, routed)           0.000    26.918    counter1_carry__0_i_145_n_0
    SLICE_X30Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.451 r  counter1_carry__0_i_109/CO[3]
                         net (fo=1, routed)           0.000    27.451    counter1_carry__0_i_109_n_0
    SLICE_X30Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.568 r  counter1_carry__0_i_64/CO[3]
                         net (fo=1, routed)           0.000    27.568    counter1_carry__0_i_64_n_0
    SLICE_X30Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.685 r  counter1_carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    27.685    counter1_carry__0_i_35_n_0
    SLICE_X30Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    27.939 r  counter1_carry__0_i_19/CO[0]
                         net (fo=17, routed)          0.648    28.587    CounterLimit0[11]
    SLICE_X29Y95         LUT5 (Prop_lut5_I4_O)        0.367    28.954 r  counter1_carry__0_i_149/O
                         net (fo=1, routed)           0.000    28.954    counter1_carry__0_i_149_n_0
    SLICE_X29Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.504 r  counter1_carry__0_i_114/CO[3]
                         net (fo=1, routed)           0.000    29.504    counter1_carry__0_i_114_n_0
    SLICE_X29Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.618 r  counter1_carry__0_i_69/CO[3]
                         net (fo=1, routed)           0.000    29.618    counter1_carry__0_i_69_n_0
    SLICE_X29Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.732 r  counter1_carry__0_i_37/CO[3]
                         net (fo=1, routed)           0.000    29.732    counter1_carry__0_i_37_n_0
    SLICE_X29Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.003 r  counter1_carry__0_i_20/CO[0]
                         net (fo=17, routed)          0.790    30.794    CounterLimit0[10]
    SLICE_X30Y96         LUT5 (Prop_lut5_I4_O)        0.373    31.167 r  counter1_carry_i_69/O
                         net (fo=1, routed)           0.000    31.167    counter1_carry_i_69_n_0
    SLICE_X30Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.700 r  counter1_carry_i_50/CO[3]
                         net (fo=1, routed)           0.000    31.700    counter1_carry_i_50_n_0
    SLICE_X30Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.817 r  counter1_carry__0_i_74/CO[3]
                         net (fo=1, routed)           0.000    31.817    counter1_carry__0_i_74_n_0
    SLICE_X30Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.934 r  counter1_carry__0_i_39/CO[3]
                         net (fo=1, routed)           0.000    31.934    counter1_carry__0_i_39_n_0
    SLICE_X30Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.188 r  counter1_carry__0_i_21/CO[0]
                         net (fo=17, routed)          0.810    32.997    CounterLimit0[9]
    SLICE_X28Y96         LUT5 (Prop_lut5_I4_O)        0.367    33.364 r  counter1_carry_i_65/O
                         net (fo=1, routed)           0.000    33.364    counter1_carry_i_65_n_0
    SLICE_X28Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.914 r  counter1_carry_i_45/CO[3]
                         net (fo=1, routed)           0.000    33.914    counter1_carry_i_45_n_0
    SLICE_X28Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.028 r  counter1_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.028    counter1_carry_i_30_n_0
    SLICE_X28Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.142 r  counter1_carry__0_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.142    counter1_carry__0_i_41_n_0
    SLICE_X28Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.413 r  counter1_carry__0_i_22/CO[0]
                         net (fo=16, routed)          0.784    35.197    CounterLimit0[8]
    SLICE_X28Y100        LUT6 (Prop_lut6_I0_O)        0.373    35.570 r  counter1_carry_i_60/O
                         net (fo=1, routed)           0.000    35.570    counter1_carry_i_60_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    35.968 r  counter1_carry_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.968    counter1_carry_i_44_n_0
    SLICE_X28Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.082 r  counter1_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.082    counter1_carry_i_29_n_0
    SLICE_X28Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.196 r  counter1_carry_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.196    counter1_carry_i_22_n_0
    SLICE_X28Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.467 r  counter1_carry_i_11/CO[0]
                         net (fo=17, routed)          0.737    37.204    CounterLimit0[7]
    SLICE_X29Y101        LUT5 (Prop_lut5_I4_O)        0.373    37.577 r  CounterLimit1__1090_carry_i_41/O
                         net (fo=1, routed)           0.000    37.577    CounterLimit1__1090_carry_i_41_n_0
    SLICE_X29Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.127 r  CounterLimit1__1090_carry_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.127    CounterLimit1__1090_carry_i_33_n_0
    SLICE_X29Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.241 r  counter1_carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    38.241    counter1_carry_i_35_n_0
    SLICE_X29Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.355 r  counter1_carry_i_24/CO[3]
                         net (fo=1, routed)           0.000    38.355    counter1_carry_i_24_n_0
    SLICE_X29Y104        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    38.626 r  counter1_carry_i_12/CO[0]
                         net (fo=17, routed)          0.701    39.327    CounterLimit0[6]
    SLICE_X30Y103        LUT5 (Prop_lut5_I4_O)        0.373    39.700 r  CounterLimit1__1090_carry_i_37/O
                         net (fo=1, routed)           0.000    39.700    CounterLimit1__1090_carry_i_37_n_0
    SLICE_X30Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.233 r  CounterLimit1__1090_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.233    CounterLimit1__1090_carry_i_28_n_0
    SLICE_X30Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.350 r  CounterLimit1__1090_carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    40.350    CounterLimit1__1090_carry__0_i_21_n_0
    SLICE_X30Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.467 r  counter1_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    40.467    counter1_carry_i_26_n_0
    SLICE_X30Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    40.721 r  counter1_carry_i_13/CO[0]
                         net (fo=17, routed)          0.817    41.537    CounterLimit0[5]
    SLICE_X28Y104        LUT5 (Prop_lut5_I4_O)        0.367    41.904 r  CounterLimit1__1090_carry_i_32/O
                         net (fo=1, routed)           0.000    41.904    CounterLimit1__1090_carry_i_32_n_0
    SLICE_X28Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.454 r  CounterLimit1__1090_carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    42.454    CounterLimit1__1090_carry_i_23_n_0
    SLICE_X28Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.568 r  CounterLimit1__1090_carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.568    CounterLimit1__1090_carry__0_i_16_n_0
    SLICE_X28Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.682 r  CounterLimit1__1090_carry__1_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.682    CounterLimit1__1090_carry__1_i_16_n_0
    SLICE_X28Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    42.953 r  counter1_carry_i_14/CO[0]
                         net (fo=17, routed)          0.659    43.612    CounterLimit0[4]
    SLICE_X29Y106        LUT5 (Prop_lut5_I4_O)        0.373    43.985 r  CounterLimit1__1090_carry_i_27/O
                         net (fo=1, routed)           0.000    43.985    CounterLimit1__1090_carry_i_27_n_0
    SLICE_X29Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.535 r  CounterLimit1__1090_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.535    CounterLimit1__1090_carry_i_17_n_0
    SLICE_X29Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.649 r  CounterLimit1__1090_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.649    CounterLimit1__1090_carry__0_i_11_n_0
    SLICE_X29Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.763 r  CounterLimit1__1090_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.763    CounterLimit1__1090_carry__1_i_11_n_0
    SLICE_X29Y109        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.034 r  CounterLimit1__1090_carry_i_15/CO[0]
                         net (fo=17, routed)          0.487    45.522    CounterLimit0[3]
    SLICE_X31Y109        LUT5 (Prop_lut5_I4_O)        0.373    45.895 r  CounterLimit1__1090_carry_i_21/O
                         net (fo=1, routed)           0.000    45.895    CounterLimit1__1090_carry_i_21_n_0
    SLICE_X31Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.445 r  CounterLimit1__1090_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.445    CounterLimit1__1090_carry_i_10_n_0
    SLICE_X31Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.559 r  CounterLimit1__1090_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.559    CounterLimit1__1090_carry__0_i_6_n_0
    SLICE_X31Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.673 r  CounterLimit1__1090_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.673    CounterLimit1__1090_carry__1_i_6_n_0
    SLICE_X31Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    46.944 r  CounterLimit1__1090_carry_i_8/CO[0]
                         net (fo=17, routed)          0.818    47.762    audioCont/counter1_carry__1_i_6_0[0]
    SLICE_X30Y109        LUT5 (Prop_lut5_I4_O)        0.373    48.135 r  audioCont/CounterLimit1__1090_carry_i_14/O
                         net (fo=1, routed)           0.000    48.135    audioCont/CounterLimit1__1090_carry_i_14_n_0
    SLICE_X30Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.668 r  audioCont/CounterLimit1__1090_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.668    audioCont/CounterLimit1__1090_carry_i_2_n_0
    SLICE_X30Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.785 r  audioCont/CounterLimit1__1090_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.785    audioCont/CounterLimit1__1090_carry__0_i_1_n_0
    SLICE_X30Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.902 r  audioCont/CounterLimit1__1090_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.902    audioCont/CounterLimit1__1090_carry__1_i_1_n_0
    SLICE_X30Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    49.156 r  audioCont/CounterLimit1__1090_carry_i_1/CO[0]
                         net (fo=17, routed)          0.835    49.991    audioCont/CounterLimit0[1]
    SLICE_X29Y110        LUT5 (Prop_lut5_I4_O)        0.367    50.358 r  audioCont/CounterLimit1__1090_carry_i_7/O
                         net (fo=1, routed)           0.000    50.358    audioCont/CounterLimit1__1090_carry_i_7_n_0
    SLICE_X29Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.890 r  audioCont/CounterLimit1__1090_carry/CO[3]
                         net (fo=1, routed)           0.000    50.890    audioCont/CounterLimit1__1090_carry_n_0
    SLICE_X29Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.004 r  audioCont/CounterLimit1__1090_carry__0/CO[3]
                         net (fo=1, routed)           0.000    51.004    audioCont/CounterLimit1__1090_carry__0_n_0
    SLICE_X29Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.118 r  audioCont/CounterLimit1__1090_carry__1/CO[3]
                         net (fo=3, routed)           0.654    51.772    audioCont/CounterLimit0[0]
    SLICE_X29Y113        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    52.352 r  audioCont/counter1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.352    audioCont/counter1_carry_i_10_n_0
    SLICE_X29Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.466 r  audioCont/counter1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.466    audioCont/counter1_carry_i_9_n_0
    SLICE_X29Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.580 r  audioCont/counter1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.580    audioCont/counter1_carry__0_i_10_n_0
    SLICE_X29Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.694 r  audioCont/counter1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.694    audioCont/counter1_carry__0_i_9_n_0
    SLICE_X29Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    53.028 r  audioCont/counter1_carry__1_i_10/O[1]
                         net (fo=2, routed)           0.569    53.596    audioCont/CounterLimit[17]
    SLICE_X30Y117        LUT4 (Prop_lut4_I2_O)        0.303    53.899 r  audioCont/counter1_carry__1_i_8/O
                         net (fo=1, routed)           0.000    53.899    audioCont/counter1_carry__1_i_8_n_0
    SLICE_X30Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    54.412 r  audioCont/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    54.412    audioCont/counter1
    SLICE_X30Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    54.631 r  audioCont/counter1_carry__2/O[0]
                         net (fo=24, routed)          0.530    55.161    audioCont/clear
    SLICE_X31Y120        FDRE                                         r  audioCont/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.493    18.472    audioCont/clk_out1
    SLICE_X31Y120        FDRE                                         r  audioCont/counter_reg[17]/C
                         clock pessimism              0.480    18.953    
                         clock uncertainty           -0.084    18.869    
    SLICE_X31Y120        FDRE (Setup_fdre_C_R)       -0.600    18.269    audioCont/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         18.269    
                         arrival time                         -55.161    
  -------------------------------------------------------------------
                         slack                                -36.892    

Slack (VIOLATED) :        -36.892ns  (required time - arrival time)
  Source:                 tone_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            audioCont/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        56.079ns  (logic 35.964ns (64.131%)  route 20.115ns (35.869%))
  Logic Levels:           123  (CARRY4=102 LUT4=2 LUT5=15 LUT6=4)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 18.472 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.622    -0.918    clock
    SLICE_X29Y74         FDRE                                         r  tone_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.462 r  tone_reg[2]_replica/Q
                         net (fo=26, routed)          0.883     0.421    audioCont/tone[2]_repN_alias
    SLICE_X29Y73         LUT4 (Prop_lut4_I1_O)        0.124     0.545 r  audioCont/CounterLimit1__10_carry__0_i_7/O
                         net (fo=1, routed)           0.000     0.545    audioCont/CounterLimit1__10_carry__0_i_7_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.095 r  audioCont/CounterLimit1__10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.095    audioCont/CounterLimit1__10_carry__0_n_0
    SLICE_X29Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.209 r  audioCont/CounterLimit1__10_carry__1/CO[3]
                         net (fo=14, routed)          1.066     2.275    audioCont/CounterLimit1__10_carry__1_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     2.870 r  audioCont/counter1_carry__1_i_82/CO[3]
                         net (fo=1, routed)           0.000     2.870    audioCont/counter1_carry__1_i_82_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  audioCont/counter1_carry__1_i_77/CO[3]
                         net (fo=1, routed)           0.000     2.987    audioCont/counter1_carry__1_i_77_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  audioCont/counter1_carry__1_i_76/CO[3]
                         net (fo=1, routed)           0.009     3.113    audioCont/counter1_carry__1_i_76_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.367 r  audioCont/counter1_carry__1_i_44/CO[0]
                         net (fo=14, routed)          0.730     4.097    audioCont_n_13
    SLICE_X31Y73         LUT6 (Prop_lut6_I0_O)        0.367     4.464 r  counter1_carry__1_i_110/O
                         net (fo=1, routed)           0.000     4.464    counter1_carry__1_i_110_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.865 r  counter1_carry__1_i_71/CO[3]
                         net (fo=1, routed)           0.000     4.865    counter1_carry__1_i_71_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.979 r  counter1_carry__1_i_39/CO[3]
                         net (fo=1, routed)           0.009     4.988    counter1_carry__1_i_39_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.102 r  counter1_carry__1_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.102    counter1_carry__1_i_38_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.373 r  counter1_carry__1_i_25/CO[0]
                         net (fo=15, routed)          0.835     6.208    CounterLimit0[22]
    SLICE_X28Y75         LUT6 (Prop_lut6_I0_O)        0.373     6.581 r  counter1_carry__1_i_75/O
                         net (fo=1, routed)           0.000     6.581    counter1_carry__1_i_75_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.113 r  counter1_carry__1_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.113    counter1_carry__1_i_37_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.227 r  counter1_carry__1_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.227    counter1_carry__1_i_24_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.498 r  counter1_carry__1_i_11/CO[0]
                         net (fo=16, routed)          0.686     8.184    CounterLimit0[21]
    SLICE_X29Y76         LUT5 (Prop_lut5_I4_O)        0.373     8.557 r  counter1_carry__1_i_126/O
                         net (fo=1, routed)           0.000     8.557    counter1_carry__1_i_126_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.107 r  counter1_carry__1_i_88/CO[3]
                         net (fo=1, routed)           0.000     9.107    counter1_carry__1_i_88_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.221 r  counter1_carry__1_i_46/CO[3]
                         net (fo=1, routed)           0.000     9.221    counter1_carry__1_i_46_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.335 r  counter1_carry__1_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.335    counter1_carry__1_i_27_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.606 r  counter1_carry__1_i_12/CO[0]
                         net (fo=16, routed)          0.764    10.369    CounterLimit0[20]
    SLICE_X30Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    11.213 r  counter1_carry__1_i_93/CO[3]
                         net (fo=1, routed)           0.000    11.213    counter1_carry__1_i_93_n_0
    SLICE_X30Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.330 r  counter1_carry__1_i_51/CO[3]
                         net (fo=1, routed)           0.000    11.330    counter1_carry__1_i_51_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.447 r  counter1_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.447    counter1_carry__1_i_29_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.701 r  counter1_carry__1_i_16/CO[0]
                         net (fo=17, routed)          0.670    12.371    CounterLimit0[19]
    SLICE_X31Y79         LUT5 (Prop_lut5_I4_O)        0.367    12.738 r  counter1_carry__1_i_133/O
                         net (fo=1, routed)           0.000    12.738    counter1_carry__1_i_133_n_0
    SLICE_X31Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.288 r  counter1_carry__1_i_98/CO[3]
                         net (fo=1, routed)           0.000    13.288    counter1_carry__1_i_98_n_0
    SLICE_X31Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.402 r  counter1_carry__1_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.402    counter1_carry__1_i_56_n_0
    SLICE_X31Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.516 r  counter1_carry__1_i_31/CO[3]
                         net (fo=1, routed)           0.000    13.516    counter1_carry__1_i_31_n_0
    SLICE_X31Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.787 r  counter1_carry__1_i_17/CO[0]
                         net (fo=16, routed)          0.583    14.370    CounterLimit0[18]
    SLICE_X30Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    15.214 r  counter1_carry__0_i_89/CO[3]
                         net (fo=1, routed)           0.000    15.214    counter1_carry__0_i_89_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.331 r  counter1_carry__1_i_61/CO[3]
                         net (fo=1, routed)           0.000    15.331    counter1_carry__1_i_61_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.448 r  counter1_carry__1_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.448    counter1_carry__1_i_33_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.702 r  counter1_carry__1_i_18/CO[0]
                         net (fo=17, routed)          0.672    16.374    CounterLimit0[17]
    SLICE_X31Y83         LUT5 (Prop_lut5_I4_O)        0.367    16.741 r  counter1_carry__0_i_129/O
                         net (fo=1, routed)           0.000    16.741    counter1_carry__0_i_129_n_0
    SLICE_X31Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.291 r  counter1_carry__0_i_84/CO[3]
                         net (fo=1, routed)           0.000    17.291    counter1_carry__0_i_84_n_0
    SLICE_X31Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.405 r  counter1_carry__0_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.405    counter1_carry__0_i_44_n_0
    SLICE_X31Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.519 r  counter1_carry__1_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.519    counter1_carry__1_i_35_n_0
    SLICE_X31Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.790 r  counter1_carry__1_i_19/CO[0]
                         net (fo=16, routed)          0.583    18.373    CounterLimit0[16]
    SLICE_X30Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    19.217 r  counter1_carry__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    19.217    counter1_carry__0_i_83_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.334 r  counter1_carry__0_i_43/CO[3]
                         net (fo=1, routed)           0.000    19.334    counter1_carry__0_i_43_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.451 r  counter1_carry__0_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.451    counter1_carry__0_i_27_n_0
    SLICE_X30Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.705 r  counter1_carry__0_i_11/CO[0]
                         net (fo=16, routed)          0.661    20.366    CounterLimit0[15]
    SLICE_X29Y88         LUT6 (Prop_lut6_I0_O)        0.367    20.733 r  counter1_carry__0_i_97/O
                         net (fo=1, routed)           0.000    20.733    counter1_carry__0_i_97_n_0
    SLICE_X29Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.283 r  counter1_carry__0_i_49/CO[3]
                         net (fo=1, routed)           0.000    21.283    counter1_carry__0_i_49_n_0
    SLICE_X29Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.397 r  counter1_carry__0_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.397    counter1_carry__0_i_29_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.668 r  counter1_carry__0_i_12/CO[0]
                         net (fo=16, routed)          0.755    22.423    CounterLimit0[14]
    SLICE_X28Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    23.252 r  counter1_carry__0_i_99/CO[3]
                         net (fo=1, routed)           0.000    23.252    counter1_carry__0_i_99_n_0
    SLICE_X28Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.366 r  counter1_carry__0_i_54/CO[3]
                         net (fo=1, routed)           0.000    23.366    counter1_carry__0_i_54_n_0
    SLICE_X28Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.480 r  counter1_carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.480    counter1_carry__0_i_31_n_0
    SLICE_X28Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.751 r  counter1_carry__0_i_13/CO[0]
                         net (fo=16, routed)          0.557    24.308    CounterLimit0[13]
    SLICE_X29Y91         LUT5 (Prop_lut5_I4_O)        0.373    24.681 r  counter1_carry__0_i_141/O
                         net (fo=1, routed)           0.000    24.681    counter1_carry__0_i_141_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.231 r  counter1_carry__0_i_104/CO[3]
                         net (fo=1, routed)           0.000    25.231    counter1_carry__0_i_104_n_0
    SLICE_X29Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.345 r  counter1_carry__0_i_59/CO[3]
                         net (fo=1, routed)           0.000    25.345    counter1_carry__0_i_59_n_0
    SLICE_X29Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.459 r  counter1_carry__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    25.459    counter1_carry__0_i_33_n_0
    SLICE_X29Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.730 r  counter1_carry__0_i_14/CO[0]
                         net (fo=17, routed)          0.815    26.545    CounterLimit0[12]
    SLICE_X30Y92         LUT5 (Prop_lut5_I4_O)        0.373    26.918 r  counter1_carry__0_i_145/O
                         net (fo=1, routed)           0.000    26.918    counter1_carry__0_i_145_n_0
    SLICE_X30Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.451 r  counter1_carry__0_i_109/CO[3]
                         net (fo=1, routed)           0.000    27.451    counter1_carry__0_i_109_n_0
    SLICE_X30Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.568 r  counter1_carry__0_i_64/CO[3]
                         net (fo=1, routed)           0.000    27.568    counter1_carry__0_i_64_n_0
    SLICE_X30Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.685 r  counter1_carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    27.685    counter1_carry__0_i_35_n_0
    SLICE_X30Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    27.939 r  counter1_carry__0_i_19/CO[0]
                         net (fo=17, routed)          0.648    28.587    CounterLimit0[11]
    SLICE_X29Y95         LUT5 (Prop_lut5_I4_O)        0.367    28.954 r  counter1_carry__0_i_149/O
                         net (fo=1, routed)           0.000    28.954    counter1_carry__0_i_149_n_0
    SLICE_X29Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.504 r  counter1_carry__0_i_114/CO[3]
                         net (fo=1, routed)           0.000    29.504    counter1_carry__0_i_114_n_0
    SLICE_X29Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.618 r  counter1_carry__0_i_69/CO[3]
                         net (fo=1, routed)           0.000    29.618    counter1_carry__0_i_69_n_0
    SLICE_X29Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.732 r  counter1_carry__0_i_37/CO[3]
                         net (fo=1, routed)           0.000    29.732    counter1_carry__0_i_37_n_0
    SLICE_X29Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.003 r  counter1_carry__0_i_20/CO[0]
                         net (fo=17, routed)          0.790    30.794    CounterLimit0[10]
    SLICE_X30Y96         LUT5 (Prop_lut5_I4_O)        0.373    31.167 r  counter1_carry_i_69/O
                         net (fo=1, routed)           0.000    31.167    counter1_carry_i_69_n_0
    SLICE_X30Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.700 r  counter1_carry_i_50/CO[3]
                         net (fo=1, routed)           0.000    31.700    counter1_carry_i_50_n_0
    SLICE_X30Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.817 r  counter1_carry__0_i_74/CO[3]
                         net (fo=1, routed)           0.000    31.817    counter1_carry__0_i_74_n_0
    SLICE_X30Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.934 r  counter1_carry__0_i_39/CO[3]
                         net (fo=1, routed)           0.000    31.934    counter1_carry__0_i_39_n_0
    SLICE_X30Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.188 r  counter1_carry__0_i_21/CO[0]
                         net (fo=17, routed)          0.810    32.997    CounterLimit0[9]
    SLICE_X28Y96         LUT5 (Prop_lut5_I4_O)        0.367    33.364 r  counter1_carry_i_65/O
                         net (fo=1, routed)           0.000    33.364    counter1_carry_i_65_n_0
    SLICE_X28Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.914 r  counter1_carry_i_45/CO[3]
                         net (fo=1, routed)           0.000    33.914    counter1_carry_i_45_n_0
    SLICE_X28Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.028 r  counter1_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.028    counter1_carry_i_30_n_0
    SLICE_X28Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.142 r  counter1_carry__0_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.142    counter1_carry__0_i_41_n_0
    SLICE_X28Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.413 r  counter1_carry__0_i_22/CO[0]
                         net (fo=16, routed)          0.784    35.197    CounterLimit0[8]
    SLICE_X28Y100        LUT6 (Prop_lut6_I0_O)        0.373    35.570 r  counter1_carry_i_60/O
                         net (fo=1, routed)           0.000    35.570    counter1_carry_i_60_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    35.968 r  counter1_carry_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.968    counter1_carry_i_44_n_0
    SLICE_X28Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.082 r  counter1_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.082    counter1_carry_i_29_n_0
    SLICE_X28Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.196 r  counter1_carry_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.196    counter1_carry_i_22_n_0
    SLICE_X28Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.467 r  counter1_carry_i_11/CO[0]
                         net (fo=17, routed)          0.737    37.204    CounterLimit0[7]
    SLICE_X29Y101        LUT5 (Prop_lut5_I4_O)        0.373    37.577 r  CounterLimit1__1090_carry_i_41/O
                         net (fo=1, routed)           0.000    37.577    CounterLimit1__1090_carry_i_41_n_0
    SLICE_X29Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.127 r  CounterLimit1__1090_carry_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.127    CounterLimit1__1090_carry_i_33_n_0
    SLICE_X29Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.241 r  counter1_carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    38.241    counter1_carry_i_35_n_0
    SLICE_X29Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.355 r  counter1_carry_i_24/CO[3]
                         net (fo=1, routed)           0.000    38.355    counter1_carry_i_24_n_0
    SLICE_X29Y104        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    38.626 r  counter1_carry_i_12/CO[0]
                         net (fo=17, routed)          0.701    39.327    CounterLimit0[6]
    SLICE_X30Y103        LUT5 (Prop_lut5_I4_O)        0.373    39.700 r  CounterLimit1__1090_carry_i_37/O
                         net (fo=1, routed)           0.000    39.700    CounterLimit1__1090_carry_i_37_n_0
    SLICE_X30Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.233 r  CounterLimit1__1090_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.233    CounterLimit1__1090_carry_i_28_n_0
    SLICE_X30Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.350 r  CounterLimit1__1090_carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    40.350    CounterLimit1__1090_carry__0_i_21_n_0
    SLICE_X30Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.467 r  counter1_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    40.467    counter1_carry_i_26_n_0
    SLICE_X30Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    40.721 r  counter1_carry_i_13/CO[0]
                         net (fo=17, routed)          0.817    41.537    CounterLimit0[5]
    SLICE_X28Y104        LUT5 (Prop_lut5_I4_O)        0.367    41.904 r  CounterLimit1__1090_carry_i_32/O
                         net (fo=1, routed)           0.000    41.904    CounterLimit1__1090_carry_i_32_n_0
    SLICE_X28Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.454 r  CounterLimit1__1090_carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    42.454    CounterLimit1__1090_carry_i_23_n_0
    SLICE_X28Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.568 r  CounterLimit1__1090_carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.568    CounterLimit1__1090_carry__0_i_16_n_0
    SLICE_X28Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.682 r  CounterLimit1__1090_carry__1_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.682    CounterLimit1__1090_carry__1_i_16_n_0
    SLICE_X28Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    42.953 r  counter1_carry_i_14/CO[0]
                         net (fo=17, routed)          0.659    43.612    CounterLimit0[4]
    SLICE_X29Y106        LUT5 (Prop_lut5_I4_O)        0.373    43.985 r  CounterLimit1__1090_carry_i_27/O
                         net (fo=1, routed)           0.000    43.985    CounterLimit1__1090_carry_i_27_n_0
    SLICE_X29Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.535 r  CounterLimit1__1090_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.535    CounterLimit1__1090_carry_i_17_n_0
    SLICE_X29Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.649 r  CounterLimit1__1090_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.649    CounterLimit1__1090_carry__0_i_11_n_0
    SLICE_X29Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.763 r  CounterLimit1__1090_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.763    CounterLimit1__1090_carry__1_i_11_n_0
    SLICE_X29Y109        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.034 r  CounterLimit1__1090_carry_i_15/CO[0]
                         net (fo=17, routed)          0.487    45.522    CounterLimit0[3]
    SLICE_X31Y109        LUT5 (Prop_lut5_I4_O)        0.373    45.895 r  CounterLimit1__1090_carry_i_21/O
                         net (fo=1, routed)           0.000    45.895    CounterLimit1__1090_carry_i_21_n_0
    SLICE_X31Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.445 r  CounterLimit1__1090_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.445    CounterLimit1__1090_carry_i_10_n_0
    SLICE_X31Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.559 r  CounterLimit1__1090_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.559    CounterLimit1__1090_carry__0_i_6_n_0
    SLICE_X31Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.673 r  CounterLimit1__1090_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.673    CounterLimit1__1090_carry__1_i_6_n_0
    SLICE_X31Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    46.944 r  CounterLimit1__1090_carry_i_8/CO[0]
                         net (fo=17, routed)          0.818    47.762    audioCont/counter1_carry__1_i_6_0[0]
    SLICE_X30Y109        LUT5 (Prop_lut5_I4_O)        0.373    48.135 r  audioCont/CounterLimit1__1090_carry_i_14/O
                         net (fo=1, routed)           0.000    48.135    audioCont/CounterLimit1__1090_carry_i_14_n_0
    SLICE_X30Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.668 r  audioCont/CounterLimit1__1090_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.668    audioCont/CounterLimit1__1090_carry_i_2_n_0
    SLICE_X30Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.785 r  audioCont/CounterLimit1__1090_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.785    audioCont/CounterLimit1__1090_carry__0_i_1_n_0
    SLICE_X30Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.902 r  audioCont/CounterLimit1__1090_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.902    audioCont/CounterLimit1__1090_carry__1_i_1_n_0
    SLICE_X30Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    49.156 r  audioCont/CounterLimit1__1090_carry_i_1/CO[0]
                         net (fo=17, routed)          0.835    49.991    audioCont/CounterLimit0[1]
    SLICE_X29Y110        LUT5 (Prop_lut5_I4_O)        0.367    50.358 r  audioCont/CounterLimit1__1090_carry_i_7/O
                         net (fo=1, routed)           0.000    50.358    audioCont/CounterLimit1__1090_carry_i_7_n_0
    SLICE_X29Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.890 r  audioCont/CounterLimit1__1090_carry/CO[3]
                         net (fo=1, routed)           0.000    50.890    audioCont/CounterLimit1__1090_carry_n_0
    SLICE_X29Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.004 r  audioCont/CounterLimit1__1090_carry__0/CO[3]
                         net (fo=1, routed)           0.000    51.004    audioCont/CounterLimit1__1090_carry__0_n_0
    SLICE_X29Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.118 r  audioCont/CounterLimit1__1090_carry__1/CO[3]
                         net (fo=3, routed)           0.654    51.772    audioCont/CounterLimit0[0]
    SLICE_X29Y113        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    52.352 r  audioCont/counter1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.352    audioCont/counter1_carry_i_10_n_0
    SLICE_X29Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.466 r  audioCont/counter1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.466    audioCont/counter1_carry_i_9_n_0
    SLICE_X29Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.580 r  audioCont/counter1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.580    audioCont/counter1_carry__0_i_10_n_0
    SLICE_X29Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.694 r  audioCont/counter1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.694    audioCont/counter1_carry__0_i_9_n_0
    SLICE_X29Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    53.028 r  audioCont/counter1_carry__1_i_10/O[1]
                         net (fo=2, routed)           0.569    53.596    audioCont/CounterLimit[17]
    SLICE_X30Y117        LUT4 (Prop_lut4_I2_O)        0.303    53.899 r  audioCont/counter1_carry__1_i_8/O
                         net (fo=1, routed)           0.000    53.899    audioCont/counter1_carry__1_i_8_n_0
    SLICE_X30Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    54.412 r  audioCont/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    54.412    audioCont/counter1
    SLICE_X30Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    54.631 r  audioCont/counter1_carry__2/O[0]
                         net (fo=24, routed)          0.530    55.161    audioCont/clear
    SLICE_X31Y120        FDRE                                         r  audioCont/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.493    18.472    audioCont/clk_out1
    SLICE_X31Y120        FDRE                                         r  audioCont/counter_reg[18]/C
                         clock pessimism              0.480    18.953    
                         clock uncertainty           -0.084    18.869    
    SLICE_X31Y120        FDRE (Setup_fdre_C_R)       -0.600    18.269    audioCont/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         18.269    
                         arrival time                         -55.161    
  -------------------------------------------------------------------
                         slack                                -36.892    

Slack (VIOLATED) :        -36.892ns  (required time - arrival time)
  Source:                 tone_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            audioCont/counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        56.079ns  (logic 35.964ns (64.131%)  route 20.115ns (35.869%))
  Logic Levels:           123  (CARRY4=102 LUT4=2 LUT5=15 LUT6=4)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 18.472 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.622    -0.918    clock
    SLICE_X29Y74         FDRE                                         r  tone_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.462 r  tone_reg[2]_replica/Q
                         net (fo=26, routed)          0.883     0.421    audioCont/tone[2]_repN_alias
    SLICE_X29Y73         LUT4 (Prop_lut4_I1_O)        0.124     0.545 r  audioCont/CounterLimit1__10_carry__0_i_7/O
                         net (fo=1, routed)           0.000     0.545    audioCont/CounterLimit1__10_carry__0_i_7_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.095 r  audioCont/CounterLimit1__10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.095    audioCont/CounterLimit1__10_carry__0_n_0
    SLICE_X29Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.209 r  audioCont/CounterLimit1__10_carry__1/CO[3]
                         net (fo=14, routed)          1.066     2.275    audioCont/CounterLimit1__10_carry__1_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     2.870 r  audioCont/counter1_carry__1_i_82/CO[3]
                         net (fo=1, routed)           0.000     2.870    audioCont/counter1_carry__1_i_82_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  audioCont/counter1_carry__1_i_77/CO[3]
                         net (fo=1, routed)           0.000     2.987    audioCont/counter1_carry__1_i_77_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  audioCont/counter1_carry__1_i_76/CO[3]
                         net (fo=1, routed)           0.009     3.113    audioCont/counter1_carry__1_i_76_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.367 r  audioCont/counter1_carry__1_i_44/CO[0]
                         net (fo=14, routed)          0.730     4.097    audioCont_n_13
    SLICE_X31Y73         LUT6 (Prop_lut6_I0_O)        0.367     4.464 r  counter1_carry__1_i_110/O
                         net (fo=1, routed)           0.000     4.464    counter1_carry__1_i_110_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.865 r  counter1_carry__1_i_71/CO[3]
                         net (fo=1, routed)           0.000     4.865    counter1_carry__1_i_71_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.979 r  counter1_carry__1_i_39/CO[3]
                         net (fo=1, routed)           0.009     4.988    counter1_carry__1_i_39_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.102 r  counter1_carry__1_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.102    counter1_carry__1_i_38_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.373 r  counter1_carry__1_i_25/CO[0]
                         net (fo=15, routed)          0.835     6.208    CounterLimit0[22]
    SLICE_X28Y75         LUT6 (Prop_lut6_I0_O)        0.373     6.581 r  counter1_carry__1_i_75/O
                         net (fo=1, routed)           0.000     6.581    counter1_carry__1_i_75_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.113 r  counter1_carry__1_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.113    counter1_carry__1_i_37_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.227 r  counter1_carry__1_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.227    counter1_carry__1_i_24_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.498 r  counter1_carry__1_i_11/CO[0]
                         net (fo=16, routed)          0.686     8.184    CounterLimit0[21]
    SLICE_X29Y76         LUT5 (Prop_lut5_I4_O)        0.373     8.557 r  counter1_carry__1_i_126/O
                         net (fo=1, routed)           0.000     8.557    counter1_carry__1_i_126_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.107 r  counter1_carry__1_i_88/CO[3]
                         net (fo=1, routed)           0.000     9.107    counter1_carry__1_i_88_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.221 r  counter1_carry__1_i_46/CO[3]
                         net (fo=1, routed)           0.000     9.221    counter1_carry__1_i_46_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.335 r  counter1_carry__1_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.335    counter1_carry__1_i_27_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.606 r  counter1_carry__1_i_12/CO[0]
                         net (fo=16, routed)          0.764    10.369    CounterLimit0[20]
    SLICE_X30Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    11.213 r  counter1_carry__1_i_93/CO[3]
                         net (fo=1, routed)           0.000    11.213    counter1_carry__1_i_93_n_0
    SLICE_X30Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.330 r  counter1_carry__1_i_51/CO[3]
                         net (fo=1, routed)           0.000    11.330    counter1_carry__1_i_51_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.447 r  counter1_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.447    counter1_carry__1_i_29_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.701 r  counter1_carry__1_i_16/CO[0]
                         net (fo=17, routed)          0.670    12.371    CounterLimit0[19]
    SLICE_X31Y79         LUT5 (Prop_lut5_I4_O)        0.367    12.738 r  counter1_carry__1_i_133/O
                         net (fo=1, routed)           0.000    12.738    counter1_carry__1_i_133_n_0
    SLICE_X31Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.288 r  counter1_carry__1_i_98/CO[3]
                         net (fo=1, routed)           0.000    13.288    counter1_carry__1_i_98_n_0
    SLICE_X31Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.402 r  counter1_carry__1_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.402    counter1_carry__1_i_56_n_0
    SLICE_X31Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.516 r  counter1_carry__1_i_31/CO[3]
                         net (fo=1, routed)           0.000    13.516    counter1_carry__1_i_31_n_0
    SLICE_X31Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.787 r  counter1_carry__1_i_17/CO[0]
                         net (fo=16, routed)          0.583    14.370    CounterLimit0[18]
    SLICE_X30Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    15.214 r  counter1_carry__0_i_89/CO[3]
                         net (fo=1, routed)           0.000    15.214    counter1_carry__0_i_89_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.331 r  counter1_carry__1_i_61/CO[3]
                         net (fo=1, routed)           0.000    15.331    counter1_carry__1_i_61_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.448 r  counter1_carry__1_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.448    counter1_carry__1_i_33_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.702 r  counter1_carry__1_i_18/CO[0]
                         net (fo=17, routed)          0.672    16.374    CounterLimit0[17]
    SLICE_X31Y83         LUT5 (Prop_lut5_I4_O)        0.367    16.741 r  counter1_carry__0_i_129/O
                         net (fo=1, routed)           0.000    16.741    counter1_carry__0_i_129_n_0
    SLICE_X31Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.291 r  counter1_carry__0_i_84/CO[3]
                         net (fo=1, routed)           0.000    17.291    counter1_carry__0_i_84_n_0
    SLICE_X31Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.405 r  counter1_carry__0_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.405    counter1_carry__0_i_44_n_0
    SLICE_X31Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.519 r  counter1_carry__1_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.519    counter1_carry__1_i_35_n_0
    SLICE_X31Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.790 r  counter1_carry__1_i_19/CO[0]
                         net (fo=16, routed)          0.583    18.373    CounterLimit0[16]
    SLICE_X30Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    19.217 r  counter1_carry__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    19.217    counter1_carry__0_i_83_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.334 r  counter1_carry__0_i_43/CO[3]
                         net (fo=1, routed)           0.000    19.334    counter1_carry__0_i_43_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.451 r  counter1_carry__0_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.451    counter1_carry__0_i_27_n_0
    SLICE_X30Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.705 r  counter1_carry__0_i_11/CO[0]
                         net (fo=16, routed)          0.661    20.366    CounterLimit0[15]
    SLICE_X29Y88         LUT6 (Prop_lut6_I0_O)        0.367    20.733 r  counter1_carry__0_i_97/O
                         net (fo=1, routed)           0.000    20.733    counter1_carry__0_i_97_n_0
    SLICE_X29Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.283 r  counter1_carry__0_i_49/CO[3]
                         net (fo=1, routed)           0.000    21.283    counter1_carry__0_i_49_n_0
    SLICE_X29Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.397 r  counter1_carry__0_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.397    counter1_carry__0_i_29_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.668 r  counter1_carry__0_i_12/CO[0]
                         net (fo=16, routed)          0.755    22.423    CounterLimit0[14]
    SLICE_X28Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    23.252 r  counter1_carry__0_i_99/CO[3]
                         net (fo=1, routed)           0.000    23.252    counter1_carry__0_i_99_n_0
    SLICE_X28Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.366 r  counter1_carry__0_i_54/CO[3]
                         net (fo=1, routed)           0.000    23.366    counter1_carry__0_i_54_n_0
    SLICE_X28Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.480 r  counter1_carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.480    counter1_carry__0_i_31_n_0
    SLICE_X28Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.751 r  counter1_carry__0_i_13/CO[0]
                         net (fo=16, routed)          0.557    24.308    CounterLimit0[13]
    SLICE_X29Y91         LUT5 (Prop_lut5_I4_O)        0.373    24.681 r  counter1_carry__0_i_141/O
                         net (fo=1, routed)           0.000    24.681    counter1_carry__0_i_141_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.231 r  counter1_carry__0_i_104/CO[3]
                         net (fo=1, routed)           0.000    25.231    counter1_carry__0_i_104_n_0
    SLICE_X29Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.345 r  counter1_carry__0_i_59/CO[3]
                         net (fo=1, routed)           0.000    25.345    counter1_carry__0_i_59_n_0
    SLICE_X29Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.459 r  counter1_carry__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    25.459    counter1_carry__0_i_33_n_0
    SLICE_X29Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.730 r  counter1_carry__0_i_14/CO[0]
                         net (fo=17, routed)          0.815    26.545    CounterLimit0[12]
    SLICE_X30Y92         LUT5 (Prop_lut5_I4_O)        0.373    26.918 r  counter1_carry__0_i_145/O
                         net (fo=1, routed)           0.000    26.918    counter1_carry__0_i_145_n_0
    SLICE_X30Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.451 r  counter1_carry__0_i_109/CO[3]
                         net (fo=1, routed)           0.000    27.451    counter1_carry__0_i_109_n_0
    SLICE_X30Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.568 r  counter1_carry__0_i_64/CO[3]
                         net (fo=1, routed)           0.000    27.568    counter1_carry__0_i_64_n_0
    SLICE_X30Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.685 r  counter1_carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    27.685    counter1_carry__0_i_35_n_0
    SLICE_X30Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    27.939 r  counter1_carry__0_i_19/CO[0]
                         net (fo=17, routed)          0.648    28.587    CounterLimit0[11]
    SLICE_X29Y95         LUT5 (Prop_lut5_I4_O)        0.367    28.954 r  counter1_carry__0_i_149/O
                         net (fo=1, routed)           0.000    28.954    counter1_carry__0_i_149_n_0
    SLICE_X29Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.504 r  counter1_carry__0_i_114/CO[3]
                         net (fo=1, routed)           0.000    29.504    counter1_carry__0_i_114_n_0
    SLICE_X29Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.618 r  counter1_carry__0_i_69/CO[3]
                         net (fo=1, routed)           0.000    29.618    counter1_carry__0_i_69_n_0
    SLICE_X29Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.732 r  counter1_carry__0_i_37/CO[3]
                         net (fo=1, routed)           0.000    29.732    counter1_carry__0_i_37_n_0
    SLICE_X29Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.003 r  counter1_carry__0_i_20/CO[0]
                         net (fo=17, routed)          0.790    30.794    CounterLimit0[10]
    SLICE_X30Y96         LUT5 (Prop_lut5_I4_O)        0.373    31.167 r  counter1_carry_i_69/O
                         net (fo=1, routed)           0.000    31.167    counter1_carry_i_69_n_0
    SLICE_X30Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.700 r  counter1_carry_i_50/CO[3]
                         net (fo=1, routed)           0.000    31.700    counter1_carry_i_50_n_0
    SLICE_X30Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.817 r  counter1_carry__0_i_74/CO[3]
                         net (fo=1, routed)           0.000    31.817    counter1_carry__0_i_74_n_0
    SLICE_X30Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.934 r  counter1_carry__0_i_39/CO[3]
                         net (fo=1, routed)           0.000    31.934    counter1_carry__0_i_39_n_0
    SLICE_X30Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.188 r  counter1_carry__0_i_21/CO[0]
                         net (fo=17, routed)          0.810    32.997    CounterLimit0[9]
    SLICE_X28Y96         LUT5 (Prop_lut5_I4_O)        0.367    33.364 r  counter1_carry_i_65/O
                         net (fo=1, routed)           0.000    33.364    counter1_carry_i_65_n_0
    SLICE_X28Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.914 r  counter1_carry_i_45/CO[3]
                         net (fo=1, routed)           0.000    33.914    counter1_carry_i_45_n_0
    SLICE_X28Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.028 r  counter1_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.028    counter1_carry_i_30_n_0
    SLICE_X28Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.142 r  counter1_carry__0_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.142    counter1_carry__0_i_41_n_0
    SLICE_X28Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.413 r  counter1_carry__0_i_22/CO[0]
                         net (fo=16, routed)          0.784    35.197    CounterLimit0[8]
    SLICE_X28Y100        LUT6 (Prop_lut6_I0_O)        0.373    35.570 r  counter1_carry_i_60/O
                         net (fo=1, routed)           0.000    35.570    counter1_carry_i_60_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    35.968 r  counter1_carry_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.968    counter1_carry_i_44_n_0
    SLICE_X28Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.082 r  counter1_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.082    counter1_carry_i_29_n_0
    SLICE_X28Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.196 r  counter1_carry_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.196    counter1_carry_i_22_n_0
    SLICE_X28Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.467 r  counter1_carry_i_11/CO[0]
                         net (fo=17, routed)          0.737    37.204    CounterLimit0[7]
    SLICE_X29Y101        LUT5 (Prop_lut5_I4_O)        0.373    37.577 r  CounterLimit1__1090_carry_i_41/O
                         net (fo=1, routed)           0.000    37.577    CounterLimit1__1090_carry_i_41_n_0
    SLICE_X29Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.127 r  CounterLimit1__1090_carry_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.127    CounterLimit1__1090_carry_i_33_n_0
    SLICE_X29Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.241 r  counter1_carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    38.241    counter1_carry_i_35_n_0
    SLICE_X29Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.355 r  counter1_carry_i_24/CO[3]
                         net (fo=1, routed)           0.000    38.355    counter1_carry_i_24_n_0
    SLICE_X29Y104        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    38.626 r  counter1_carry_i_12/CO[0]
                         net (fo=17, routed)          0.701    39.327    CounterLimit0[6]
    SLICE_X30Y103        LUT5 (Prop_lut5_I4_O)        0.373    39.700 r  CounterLimit1__1090_carry_i_37/O
                         net (fo=1, routed)           0.000    39.700    CounterLimit1__1090_carry_i_37_n_0
    SLICE_X30Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.233 r  CounterLimit1__1090_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.233    CounterLimit1__1090_carry_i_28_n_0
    SLICE_X30Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.350 r  CounterLimit1__1090_carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    40.350    CounterLimit1__1090_carry__0_i_21_n_0
    SLICE_X30Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.467 r  counter1_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    40.467    counter1_carry_i_26_n_0
    SLICE_X30Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    40.721 r  counter1_carry_i_13/CO[0]
                         net (fo=17, routed)          0.817    41.537    CounterLimit0[5]
    SLICE_X28Y104        LUT5 (Prop_lut5_I4_O)        0.367    41.904 r  CounterLimit1__1090_carry_i_32/O
                         net (fo=1, routed)           0.000    41.904    CounterLimit1__1090_carry_i_32_n_0
    SLICE_X28Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.454 r  CounterLimit1__1090_carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    42.454    CounterLimit1__1090_carry_i_23_n_0
    SLICE_X28Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.568 r  CounterLimit1__1090_carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.568    CounterLimit1__1090_carry__0_i_16_n_0
    SLICE_X28Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.682 r  CounterLimit1__1090_carry__1_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.682    CounterLimit1__1090_carry__1_i_16_n_0
    SLICE_X28Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    42.953 r  counter1_carry_i_14/CO[0]
                         net (fo=17, routed)          0.659    43.612    CounterLimit0[4]
    SLICE_X29Y106        LUT5 (Prop_lut5_I4_O)        0.373    43.985 r  CounterLimit1__1090_carry_i_27/O
                         net (fo=1, routed)           0.000    43.985    CounterLimit1__1090_carry_i_27_n_0
    SLICE_X29Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.535 r  CounterLimit1__1090_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.535    CounterLimit1__1090_carry_i_17_n_0
    SLICE_X29Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.649 r  CounterLimit1__1090_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.649    CounterLimit1__1090_carry__0_i_11_n_0
    SLICE_X29Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.763 r  CounterLimit1__1090_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.763    CounterLimit1__1090_carry__1_i_11_n_0
    SLICE_X29Y109        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.034 r  CounterLimit1__1090_carry_i_15/CO[0]
                         net (fo=17, routed)          0.487    45.522    CounterLimit0[3]
    SLICE_X31Y109        LUT5 (Prop_lut5_I4_O)        0.373    45.895 r  CounterLimit1__1090_carry_i_21/O
                         net (fo=1, routed)           0.000    45.895    CounterLimit1__1090_carry_i_21_n_0
    SLICE_X31Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.445 r  CounterLimit1__1090_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.445    CounterLimit1__1090_carry_i_10_n_0
    SLICE_X31Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.559 r  CounterLimit1__1090_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.559    CounterLimit1__1090_carry__0_i_6_n_0
    SLICE_X31Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.673 r  CounterLimit1__1090_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.673    CounterLimit1__1090_carry__1_i_6_n_0
    SLICE_X31Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    46.944 r  CounterLimit1__1090_carry_i_8/CO[0]
                         net (fo=17, routed)          0.818    47.762    audioCont/counter1_carry__1_i_6_0[0]
    SLICE_X30Y109        LUT5 (Prop_lut5_I4_O)        0.373    48.135 r  audioCont/CounterLimit1__1090_carry_i_14/O
                         net (fo=1, routed)           0.000    48.135    audioCont/CounterLimit1__1090_carry_i_14_n_0
    SLICE_X30Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.668 r  audioCont/CounterLimit1__1090_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.668    audioCont/CounterLimit1__1090_carry_i_2_n_0
    SLICE_X30Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.785 r  audioCont/CounterLimit1__1090_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.785    audioCont/CounterLimit1__1090_carry__0_i_1_n_0
    SLICE_X30Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.902 r  audioCont/CounterLimit1__1090_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.902    audioCont/CounterLimit1__1090_carry__1_i_1_n_0
    SLICE_X30Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    49.156 r  audioCont/CounterLimit1__1090_carry_i_1/CO[0]
                         net (fo=17, routed)          0.835    49.991    audioCont/CounterLimit0[1]
    SLICE_X29Y110        LUT5 (Prop_lut5_I4_O)        0.367    50.358 r  audioCont/CounterLimit1__1090_carry_i_7/O
                         net (fo=1, routed)           0.000    50.358    audioCont/CounterLimit1__1090_carry_i_7_n_0
    SLICE_X29Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.890 r  audioCont/CounterLimit1__1090_carry/CO[3]
                         net (fo=1, routed)           0.000    50.890    audioCont/CounterLimit1__1090_carry_n_0
    SLICE_X29Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.004 r  audioCont/CounterLimit1__1090_carry__0/CO[3]
                         net (fo=1, routed)           0.000    51.004    audioCont/CounterLimit1__1090_carry__0_n_0
    SLICE_X29Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.118 r  audioCont/CounterLimit1__1090_carry__1/CO[3]
                         net (fo=3, routed)           0.654    51.772    audioCont/CounterLimit0[0]
    SLICE_X29Y113        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    52.352 r  audioCont/counter1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.352    audioCont/counter1_carry_i_10_n_0
    SLICE_X29Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.466 r  audioCont/counter1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.466    audioCont/counter1_carry_i_9_n_0
    SLICE_X29Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.580 r  audioCont/counter1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.580    audioCont/counter1_carry__0_i_10_n_0
    SLICE_X29Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.694 r  audioCont/counter1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.694    audioCont/counter1_carry__0_i_9_n_0
    SLICE_X29Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    53.028 r  audioCont/counter1_carry__1_i_10/O[1]
                         net (fo=2, routed)           0.569    53.596    audioCont/CounterLimit[17]
    SLICE_X30Y117        LUT4 (Prop_lut4_I2_O)        0.303    53.899 r  audioCont/counter1_carry__1_i_8/O
                         net (fo=1, routed)           0.000    53.899    audioCont/counter1_carry__1_i_8_n_0
    SLICE_X30Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    54.412 r  audioCont/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    54.412    audioCont/counter1
    SLICE_X30Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    54.631 r  audioCont/counter1_carry__2/O[0]
                         net (fo=24, routed)          0.530    55.161    audioCont/clear
    SLICE_X31Y120        FDRE                                         r  audioCont/counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.493    18.472    audioCont/clk_out1
    SLICE_X31Y120        FDRE                                         r  audioCont/counter_reg[19]/C
                         clock pessimism              0.480    18.953    
                         clock uncertainty           -0.084    18.869    
    SLICE_X31Y120        FDRE (Setup_fdre_C_R)       -0.600    18.269    audioCont/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         18.269    
                         arrival time                         -55.161    
  -------------------------------------------------------------------
                         slack                                -36.892    

Slack (VIOLATED) :        -36.875ns  (required time - arrival time)
  Source:                 tone_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            audioCont/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        56.064ns  (logic 35.964ns (64.148%)  route 20.100ns (35.852%))
  Logic Levels:           123  (CARRY4=102 LUT4=2 LUT5=15 LUT6=4)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 18.475 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.622    -0.918    clock
    SLICE_X29Y74         FDRE                                         r  tone_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.462 r  tone_reg[2]_replica/Q
                         net (fo=26, routed)          0.883     0.421    audioCont/tone[2]_repN_alias
    SLICE_X29Y73         LUT4 (Prop_lut4_I1_O)        0.124     0.545 r  audioCont/CounterLimit1__10_carry__0_i_7/O
                         net (fo=1, routed)           0.000     0.545    audioCont/CounterLimit1__10_carry__0_i_7_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.095 r  audioCont/CounterLimit1__10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.095    audioCont/CounterLimit1__10_carry__0_n_0
    SLICE_X29Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.209 r  audioCont/CounterLimit1__10_carry__1/CO[3]
                         net (fo=14, routed)          1.066     2.275    audioCont/CounterLimit1__10_carry__1_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     2.870 r  audioCont/counter1_carry__1_i_82/CO[3]
                         net (fo=1, routed)           0.000     2.870    audioCont/counter1_carry__1_i_82_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  audioCont/counter1_carry__1_i_77/CO[3]
                         net (fo=1, routed)           0.000     2.987    audioCont/counter1_carry__1_i_77_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  audioCont/counter1_carry__1_i_76/CO[3]
                         net (fo=1, routed)           0.009     3.113    audioCont/counter1_carry__1_i_76_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.367 r  audioCont/counter1_carry__1_i_44/CO[0]
                         net (fo=14, routed)          0.730     4.097    audioCont_n_13
    SLICE_X31Y73         LUT6 (Prop_lut6_I0_O)        0.367     4.464 r  counter1_carry__1_i_110/O
                         net (fo=1, routed)           0.000     4.464    counter1_carry__1_i_110_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.865 r  counter1_carry__1_i_71/CO[3]
                         net (fo=1, routed)           0.000     4.865    counter1_carry__1_i_71_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.979 r  counter1_carry__1_i_39/CO[3]
                         net (fo=1, routed)           0.009     4.988    counter1_carry__1_i_39_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.102 r  counter1_carry__1_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.102    counter1_carry__1_i_38_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.373 r  counter1_carry__1_i_25/CO[0]
                         net (fo=15, routed)          0.835     6.208    CounterLimit0[22]
    SLICE_X28Y75         LUT6 (Prop_lut6_I0_O)        0.373     6.581 r  counter1_carry__1_i_75/O
                         net (fo=1, routed)           0.000     6.581    counter1_carry__1_i_75_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.113 r  counter1_carry__1_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.113    counter1_carry__1_i_37_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.227 r  counter1_carry__1_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.227    counter1_carry__1_i_24_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.498 r  counter1_carry__1_i_11/CO[0]
                         net (fo=16, routed)          0.686     8.184    CounterLimit0[21]
    SLICE_X29Y76         LUT5 (Prop_lut5_I4_O)        0.373     8.557 r  counter1_carry__1_i_126/O
                         net (fo=1, routed)           0.000     8.557    counter1_carry__1_i_126_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.107 r  counter1_carry__1_i_88/CO[3]
                         net (fo=1, routed)           0.000     9.107    counter1_carry__1_i_88_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.221 r  counter1_carry__1_i_46/CO[3]
                         net (fo=1, routed)           0.000     9.221    counter1_carry__1_i_46_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.335 r  counter1_carry__1_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.335    counter1_carry__1_i_27_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.606 r  counter1_carry__1_i_12/CO[0]
                         net (fo=16, routed)          0.764    10.369    CounterLimit0[20]
    SLICE_X30Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    11.213 r  counter1_carry__1_i_93/CO[3]
                         net (fo=1, routed)           0.000    11.213    counter1_carry__1_i_93_n_0
    SLICE_X30Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.330 r  counter1_carry__1_i_51/CO[3]
                         net (fo=1, routed)           0.000    11.330    counter1_carry__1_i_51_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.447 r  counter1_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.447    counter1_carry__1_i_29_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.701 r  counter1_carry__1_i_16/CO[0]
                         net (fo=17, routed)          0.670    12.371    CounterLimit0[19]
    SLICE_X31Y79         LUT5 (Prop_lut5_I4_O)        0.367    12.738 r  counter1_carry__1_i_133/O
                         net (fo=1, routed)           0.000    12.738    counter1_carry__1_i_133_n_0
    SLICE_X31Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.288 r  counter1_carry__1_i_98/CO[3]
                         net (fo=1, routed)           0.000    13.288    counter1_carry__1_i_98_n_0
    SLICE_X31Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.402 r  counter1_carry__1_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.402    counter1_carry__1_i_56_n_0
    SLICE_X31Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.516 r  counter1_carry__1_i_31/CO[3]
                         net (fo=1, routed)           0.000    13.516    counter1_carry__1_i_31_n_0
    SLICE_X31Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.787 r  counter1_carry__1_i_17/CO[0]
                         net (fo=16, routed)          0.583    14.370    CounterLimit0[18]
    SLICE_X30Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    15.214 r  counter1_carry__0_i_89/CO[3]
                         net (fo=1, routed)           0.000    15.214    counter1_carry__0_i_89_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.331 r  counter1_carry__1_i_61/CO[3]
                         net (fo=1, routed)           0.000    15.331    counter1_carry__1_i_61_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.448 r  counter1_carry__1_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.448    counter1_carry__1_i_33_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.702 r  counter1_carry__1_i_18/CO[0]
                         net (fo=17, routed)          0.672    16.374    CounterLimit0[17]
    SLICE_X31Y83         LUT5 (Prop_lut5_I4_O)        0.367    16.741 r  counter1_carry__0_i_129/O
                         net (fo=1, routed)           0.000    16.741    counter1_carry__0_i_129_n_0
    SLICE_X31Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.291 r  counter1_carry__0_i_84/CO[3]
                         net (fo=1, routed)           0.000    17.291    counter1_carry__0_i_84_n_0
    SLICE_X31Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.405 r  counter1_carry__0_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.405    counter1_carry__0_i_44_n_0
    SLICE_X31Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.519 r  counter1_carry__1_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.519    counter1_carry__1_i_35_n_0
    SLICE_X31Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.790 r  counter1_carry__1_i_19/CO[0]
                         net (fo=16, routed)          0.583    18.373    CounterLimit0[16]
    SLICE_X30Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    19.217 r  counter1_carry__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    19.217    counter1_carry__0_i_83_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.334 r  counter1_carry__0_i_43/CO[3]
                         net (fo=1, routed)           0.000    19.334    counter1_carry__0_i_43_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.451 r  counter1_carry__0_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.451    counter1_carry__0_i_27_n_0
    SLICE_X30Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.705 r  counter1_carry__0_i_11/CO[0]
                         net (fo=16, routed)          0.661    20.366    CounterLimit0[15]
    SLICE_X29Y88         LUT6 (Prop_lut6_I0_O)        0.367    20.733 r  counter1_carry__0_i_97/O
                         net (fo=1, routed)           0.000    20.733    counter1_carry__0_i_97_n_0
    SLICE_X29Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.283 r  counter1_carry__0_i_49/CO[3]
                         net (fo=1, routed)           0.000    21.283    counter1_carry__0_i_49_n_0
    SLICE_X29Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.397 r  counter1_carry__0_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.397    counter1_carry__0_i_29_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.668 r  counter1_carry__0_i_12/CO[0]
                         net (fo=16, routed)          0.755    22.423    CounterLimit0[14]
    SLICE_X28Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    23.252 r  counter1_carry__0_i_99/CO[3]
                         net (fo=1, routed)           0.000    23.252    counter1_carry__0_i_99_n_0
    SLICE_X28Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.366 r  counter1_carry__0_i_54/CO[3]
                         net (fo=1, routed)           0.000    23.366    counter1_carry__0_i_54_n_0
    SLICE_X28Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.480 r  counter1_carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.480    counter1_carry__0_i_31_n_0
    SLICE_X28Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.751 r  counter1_carry__0_i_13/CO[0]
                         net (fo=16, routed)          0.557    24.308    CounterLimit0[13]
    SLICE_X29Y91         LUT5 (Prop_lut5_I4_O)        0.373    24.681 r  counter1_carry__0_i_141/O
                         net (fo=1, routed)           0.000    24.681    counter1_carry__0_i_141_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.231 r  counter1_carry__0_i_104/CO[3]
                         net (fo=1, routed)           0.000    25.231    counter1_carry__0_i_104_n_0
    SLICE_X29Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.345 r  counter1_carry__0_i_59/CO[3]
                         net (fo=1, routed)           0.000    25.345    counter1_carry__0_i_59_n_0
    SLICE_X29Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.459 r  counter1_carry__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    25.459    counter1_carry__0_i_33_n_0
    SLICE_X29Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.730 r  counter1_carry__0_i_14/CO[0]
                         net (fo=17, routed)          0.815    26.545    CounterLimit0[12]
    SLICE_X30Y92         LUT5 (Prop_lut5_I4_O)        0.373    26.918 r  counter1_carry__0_i_145/O
                         net (fo=1, routed)           0.000    26.918    counter1_carry__0_i_145_n_0
    SLICE_X30Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.451 r  counter1_carry__0_i_109/CO[3]
                         net (fo=1, routed)           0.000    27.451    counter1_carry__0_i_109_n_0
    SLICE_X30Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.568 r  counter1_carry__0_i_64/CO[3]
                         net (fo=1, routed)           0.000    27.568    counter1_carry__0_i_64_n_0
    SLICE_X30Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.685 r  counter1_carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    27.685    counter1_carry__0_i_35_n_0
    SLICE_X30Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    27.939 r  counter1_carry__0_i_19/CO[0]
                         net (fo=17, routed)          0.648    28.587    CounterLimit0[11]
    SLICE_X29Y95         LUT5 (Prop_lut5_I4_O)        0.367    28.954 r  counter1_carry__0_i_149/O
                         net (fo=1, routed)           0.000    28.954    counter1_carry__0_i_149_n_0
    SLICE_X29Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.504 r  counter1_carry__0_i_114/CO[3]
                         net (fo=1, routed)           0.000    29.504    counter1_carry__0_i_114_n_0
    SLICE_X29Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.618 r  counter1_carry__0_i_69/CO[3]
                         net (fo=1, routed)           0.000    29.618    counter1_carry__0_i_69_n_0
    SLICE_X29Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.732 r  counter1_carry__0_i_37/CO[3]
                         net (fo=1, routed)           0.000    29.732    counter1_carry__0_i_37_n_0
    SLICE_X29Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.003 r  counter1_carry__0_i_20/CO[0]
                         net (fo=17, routed)          0.790    30.794    CounterLimit0[10]
    SLICE_X30Y96         LUT5 (Prop_lut5_I4_O)        0.373    31.167 r  counter1_carry_i_69/O
                         net (fo=1, routed)           0.000    31.167    counter1_carry_i_69_n_0
    SLICE_X30Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.700 r  counter1_carry_i_50/CO[3]
                         net (fo=1, routed)           0.000    31.700    counter1_carry_i_50_n_0
    SLICE_X30Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.817 r  counter1_carry__0_i_74/CO[3]
                         net (fo=1, routed)           0.000    31.817    counter1_carry__0_i_74_n_0
    SLICE_X30Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.934 r  counter1_carry__0_i_39/CO[3]
                         net (fo=1, routed)           0.000    31.934    counter1_carry__0_i_39_n_0
    SLICE_X30Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.188 r  counter1_carry__0_i_21/CO[0]
                         net (fo=17, routed)          0.810    32.997    CounterLimit0[9]
    SLICE_X28Y96         LUT5 (Prop_lut5_I4_O)        0.367    33.364 r  counter1_carry_i_65/O
                         net (fo=1, routed)           0.000    33.364    counter1_carry_i_65_n_0
    SLICE_X28Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.914 r  counter1_carry_i_45/CO[3]
                         net (fo=1, routed)           0.000    33.914    counter1_carry_i_45_n_0
    SLICE_X28Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.028 r  counter1_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.028    counter1_carry_i_30_n_0
    SLICE_X28Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.142 r  counter1_carry__0_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.142    counter1_carry__0_i_41_n_0
    SLICE_X28Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.413 r  counter1_carry__0_i_22/CO[0]
                         net (fo=16, routed)          0.784    35.197    CounterLimit0[8]
    SLICE_X28Y100        LUT6 (Prop_lut6_I0_O)        0.373    35.570 r  counter1_carry_i_60/O
                         net (fo=1, routed)           0.000    35.570    counter1_carry_i_60_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    35.968 r  counter1_carry_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.968    counter1_carry_i_44_n_0
    SLICE_X28Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.082 r  counter1_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.082    counter1_carry_i_29_n_0
    SLICE_X28Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.196 r  counter1_carry_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.196    counter1_carry_i_22_n_0
    SLICE_X28Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.467 r  counter1_carry_i_11/CO[0]
                         net (fo=17, routed)          0.737    37.204    CounterLimit0[7]
    SLICE_X29Y101        LUT5 (Prop_lut5_I4_O)        0.373    37.577 r  CounterLimit1__1090_carry_i_41/O
                         net (fo=1, routed)           0.000    37.577    CounterLimit1__1090_carry_i_41_n_0
    SLICE_X29Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.127 r  CounterLimit1__1090_carry_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.127    CounterLimit1__1090_carry_i_33_n_0
    SLICE_X29Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.241 r  counter1_carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    38.241    counter1_carry_i_35_n_0
    SLICE_X29Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.355 r  counter1_carry_i_24/CO[3]
                         net (fo=1, routed)           0.000    38.355    counter1_carry_i_24_n_0
    SLICE_X29Y104        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    38.626 r  counter1_carry_i_12/CO[0]
                         net (fo=17, routed)          0.701    39.327    CounterLimit0[6]
    SLICE_X30Y103        LUT5 (Prop_lut5_I4_O)        0.373    39.700 r  CounterLimit1__1090_carry_i_37/O
                         net (fo=1, routed)           0.000    39.700    CounterLimit1__1090_carry_i_37_n_0
    SLICE_X30Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.233 r  CounterLimit1__1090_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.233    CounterLimit1__1090_carry_i_28_n_0
    SLICE_X30Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.350 r  CounterLimit1__1090_carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    40.350    CounterLimit1__1090_carry__0_i_21_n_0
    SLICE_X30Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.467 r  counter1_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    40.467    counter1_carry_i_26_n_0
    SLICE_X30Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    40.721 r  counter1_carry_i_13/CO[0]
                         net (fo=17, routed)          0.817    41.537    CounterLimit0[5]
    SLICE_X28Y104        LUT5 (Prop_lut5_I4_O)        0.367    41.904 r  CounterLimit1__1090_carry_i_32/O
                         net (fo=1, routed)           0.000    41.904    CounterLimit1__1090_carry_i_32_n_0
    SLICE_X28Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.454 r  CounterLimit1__1090_carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    42.454    CounterLimit1__1090_carry_i_23_n_0
    SLICE_X28Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.568 r  CounterLimit1__1090_carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.568    CounterLimit1__1090_carry__0_i_16_n_0
    SLICE_X28Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.682 r  CounterLimit1__1090_carry__1_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.682    CounterLimit1__1090_carry__1_i_16_n_0
    SLICE_X28Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    42.953 r  counter1_carry_i_14/CO[0]
                         net (fo=17, routed)          0.659    43.612    CounterLimit0[4]
    SLICE_X29Y106        LUT5 (Prop_lut5_I4_O)        0.373    43.985 r  CounterLimit1__1090_carry_i_27/O
                         net (fo=1, routed)           0.000    43.985    CounterLimit1__1090_carry_i_27_n_0
    SLICE_X29Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.535 r  CounterLimit1__1090_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.535    CounterLimit1__1090_carry_i_17_n_0
    SLICE_X29Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.649 r  CounterLimit1__1090_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.649    CounterLimit1__1090_carry__0_i_11_n_0
    SLICE_X29Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.763 r  CounterLimit1__1090_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.763    CounterLimit1__1090_carry__1_i_11_n_0
    SLICE_X29Y109        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.034 r  CounterLimit1__1090_carry_i_15/CO[0]
                         net (fo=17, routed)          0.487    45.522    CounterLimit0[3]
    SLICE_X31Y109        LUT5 (Prop_lut5_I4_O)        0.373    45.895 r  CounterLimit1__1090_carry_i_21/O
                         net (fo=1, routed)           0.000    45.895    CounterLimit1__1090_carry_i_21_n_0
    SLICE_X31Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.445 r  CounterLimit1__1090_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.445    CounterLimit1__1090_carry_i_10_n_0
    SLICE_X31Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.559 r  CounterLimit1__1090_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.559    CounterLimit1__1090_carry__0_i_6_n_0
    SLICE_X31Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.673 r  CounterLimit1__1090_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.673    CounterLimit1__1090_carry__1_i_6_n_0
    SLICE_X31Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    46.944 r  CounterLimit1__1090_carry_i_8/CO[0]
                         net (fo=17, routed)          0.818    47.762    audioCont/counter1_carry__1_i_6_0[0]
    SLICE_X30Y109        LUT5 (Prop_lut5_I4_O)        0.373    48.135 r  audioCont/CounterLimit1__1090_carry_i_14/O
                         net (fo=1, routed)           0.000    48.135    audioCont/CounterLimit1__1090_carry_i_14_n_0
    SLICE_X30Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.668 r  audioCont/CounterLimit1__1090_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.668    audioCont/CounterLimit1__1090_carry_i_2_n_0
    SLICE_X30Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.785 r  audioCont/CounterLimit1__1090_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.785    audioCont/CounterLimit1__1090_carry__0_i_1_n_0
    SLICE_X30Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.902 r  audioCont/CounterLimit1__1090_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.902    audioCont/CounterLimit1__1090_carry__1_i_1_n_0
    SLICE_X30Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    49.156 r  audioCont/CounterLimit1__1090_carry_i_1/CO[0]
                         net (fo=17, routed)          0.835    49.991    audioCont/CounterLimit0[1]
    SLICE_X29Y110        LUT5 (Prop_lut5_I4_O)        0.367    50.358 r  audioCont/CounterLimit1__1090_carry_i_7/O
                         net (fo=1, routed)           0.000    50.358    audioCont/CounterLimit1__1090_carry_i_7_n_0
    SLICE_X29Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.890 r  audioCont/CounterLimit1__1090_carry/CO[3]
                         net (fo=1, routed)           0.000    50.890    audioCont/CounterLimit1__1090_carry_n_0
    SLICE_X29Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.004 r  audioCont/CounterLimit1__1090_carry__0/CO[3]
                         net (fo=1, routed)           0.000    51.004    audioCont/CounterLimit1__1090_carry__0_n_0
    SLICE_X29Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.118 r  audioCont/CounterLimit1__1090_carry__1/CO[3]
                         net (fo=3, routed)           0.654    51.772    audioCont/CounterLimit0[0]
    SLICE_X29Y113        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    52.352 r  audioCont/counter1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.352    audioCont/counter1_carry_i_10_n_0
    SLICE_X29Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.466 r  audioCont/counter1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.466    audioCont/counter1_carry_i_9_n_0
    SLICE_X29Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.580 r  audioCont/counter1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.580    audioCont/counter1_carry__0_i_10_n_0
    SLICE_X29Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.694 r  audioCont/counter1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.694    audioCont/counter1_carry__0_i_9_n_0
    SLICE_X29Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    53.028 r  audioCont/counter1_carry__1_i_10/O[1]
                         net (fo=2, routed)           0.569    53.596    audioCont/CounterLimit[17]
    SLICE_X30Y117        LUT4 (Prop_lut4_I2_O)        0.303    53.899 r  audioCont/counter1_carry__1_i_8/O
                         net (fo=1, routed)           0.000    53.899    audioCont/counter1_carry__1_i_8_n_0
    SLICE_X30Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    54.412 r  audioCont/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    54.412    audioCont/counter1
    SLICE_X30Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    54.631 r  audioCont/counter1_carry__2/O[0]
                         net (fo=24, routed)          0.515    55.147    audioCont/clear
    SLICE_X31Y117        FDRE                                         r  audioCont/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.496    18.475    audioCont/clk_out1
    SLICE_X31Y117        FDRE                                         r  audioCont/counter_reg[4]/C
                         clock pessimism              0.480    18.956    
                         clock uncertainty           -0.084    18.872    
    SLICE_X31Y117        FDRE (Setup_fdre_C_R)       -0.600    18.272    audioCont/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         18.272    
                         arrival time                         -55.147    
  -------------------------------------------------------------------
                         slack                                -36.875    

Slack (VIOLATED) :        -36.875ns  (required time - arrival time)
  Source:                 tone_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            audioCont/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        56.064ns  (logic 35.964ns (64.148%)  route 20.100ns (35.852%))
  Logic Levels:           123  (CARRY4=102 LUT4=2 LUT5=15 LUT6=4)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 18.475 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.622    -0.918    clock
    SLICE_X29Y74         FDRE                                         r  tone_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.462 r  tone_reg[2]_replica/Q
                         net (fo=26, routed)          0.883     0.421    audioCont/tone[2]_repN_alias
    SLICE_X29Y73         LUT4 (Prop_lut4_I1_O)        0.124     0.545 r  audioCont/CounterLimit1__10_carry__0_i_7/O
                         net (fo=1, routed)           0.000     0.545    audioCont/CounterLimit1__10_carry__0_i_7_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.095 r  audioCont/CounterLimit1__10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.095    audioCont/CounterLimit1__10_carry__0_n_0
    SLICE_X29Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.209 r  audioCont/CounterLimit1__10_carry__1/CO[3]
                         net (fo=14, routed)          1.066     2.275    audioCont/CounterLimit1__10_carry__1_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     2.870 r  audioCont/counter1_carry__1_i_82/CO[3]
                         net (fo=1, routed)           0.000     2.870    audioCont/counter1_carry__1_i_82_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  audioCont/counter1_carry__1_i_77/CO[3]
                         net (fo=1, routed)           0.000     2.987    audioCont/counter1_carry__1_i_77_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  audioCont/counter1_carry__1_i_76/CO[3]
                         net (fo=1, routed)           0.009     3.113    audioCont/counter1_carry__1_i_76_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.367 r  audioCont/counter1_carry__1_i_44/CO[0]
                         net (fo=14, routed)          0.730     4.097    audioCont_n_13
    SLICE_X31Y73         LUT6 (Prop_lut6_I0_O)        0.367     4.464 r  counter1_carry__1_i_110/O
                         net (fo=1, routed)           0.000     4.464    counter1_carry__1_i_110_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.865 r  counter1_carry__1_i_71/CO[3]
                         net (fo=1, routed)           0.000     4.865    counter1_carry__1_i_71_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.979 r  counter1_carry__1_i_39/CO[3]
                         net (fo=1, routed)           0.009     4.988    counter1_carry__1_i_39_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.102 r  counter1_carry__1_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.102    counter1_carry__1_i_38_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.373 r  counter1_carry__1_i_25/CO[0]
                         net (fo=15, routed)          0.835     6.208    CounterLimit0[22]
    SLICE_X28Y75         LUT6 (Prop_lut6_I0_O)        0.373     6.581 r  counter1_carry__1_i_75/O
                         net (fo=1, routed)           0.000     6.581    counter1_carry__1_i_75_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.113 r  counter1_carry__1_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.113    counter1_carry__1_i_37_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.227 r  counter1_carry__1_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.227    counter1_carry__1_i_24_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.498 r  counter1_carry__1_i_11/CO[0]
                         net (fo=16, routed)          0.686     8.184    CounterLimit0[21]
    SLICE_X29Y76         LUT5 (Prop_lut5_I4_O)        0.373     8.557 r  counter1_carry__1_i_126/O
                         net (fo=1, routed)           0.000     8.557    counter1_carry__1_i_126_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.107 r  counter1_carry__1_i_88/CO[3]
                         net (fo=1, routed)           0.000     9.107    counter1_carry__1_i_88_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.221 r  counter1_carry__1_i_46/CO[3]
                         net (fo=1, routed)           0.000     9.221    counter1_carry__1_i_46_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.335 r  counter1_carry__1_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.335    counter1_carry__1_i_27_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.606 r  counter1_carry__1_i_12/CO[0]
                         net (fo=16, routed)          0.764    10.369    CounterLimit0[20]
    SLICE_X30Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    11.213 r  counter1_carry__1_i_93/CO[3]
                         net (fo=1, routed)           0.000    11.213    counter1_carry__1_i_93_n_0
    SLICE_X30Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.330 r  counter1_carry__1_i_51/CO[3]
                         net (fo=1, routed)           0.000    11.330    counter1_carry__1_i_51_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.447 r  counter1_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.447    counter1_carry__1_i_29_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.701 r  counter1_carry__1_i_16/CO[0]
                         net (fo=17, routed)          0.670    12.371    CounterLimit0[19]
    SLICE_X31Y79         LUT5 (Prop_lut5_I4_O)        0.367    12.738 r  counter1_carry__1_i_133/O
                         net (fo=1, routed)           0.000    12.738    counter1_carry__1_i_133_n_0
    SLICE_X31Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.288 r  counter1_carry__1_i_98/CO[3]
                         net (fo=1, routed)           0.000    13.288    counter1_carry__1_i_98_n_0
    SLICE_X31Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.402 r  counter1_carry__1_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.402    counter1_carry__1_i_56_n_0
    SLICE_X31Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.516 r  counter1_carry__1_i_31/CO[3]
                         net (fo=1, routed)           0.000    13.516    counter1_carry__1_i_31_n_0
    SLICE_X31Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.787 r  counter1_carry__1_i_17/CO[0]
                         net (fo=16, routed)          0.583    14.370    CounterLimit0[18]
    SLICE_X30Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    15.214 r  counter1_carry__0_i_89/CO[3]
                         net (fo=1, routed)           0.000    15.214    counter1_carry__0_i_89_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.331 r  counter1_carry__1_i_61/CO[3]
                         net (fo=1, routed)           0.000    15.331    counter1_carry__1_i_61_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.448 r  counter1_carry__1_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.448    counter1_carry__1_i_33_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.702 r  counter1_carry__1_i_18/CO[0]
                         net (fo=17, routed)          0.672    16.374    CounterLimit0[17]
    SLICE_X31Y83         LUT5 (Prop_lut5_I4_O)        0.367    16.741 r  counter1_carry__0_i_129/O
                         net (fo=1, routed)           0.000    16.741    counter1_carry__0_i_129_n_0
    SLICE_X31Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.291 r  counter1_carry__0_i_84/CO[3]
                         net (fo=1, routed)           0.000    17.291    counter1_carry__0_i_84_n_0
    SLICE_X31Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.405 r  counter1_carry__0_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.405    counter1_carry__0_i_44_n_0
    SLICE_X31Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.519 r  counter1_carry__1_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.519    counter1_carry__1_i_35_n_0
    SLICE_X31Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.790 r  counter1_carry__1_i_19/CO[0]
                         net (fo=16, routed)          0.583    18.373    CounterLimit0[16]
    SLICE_X30Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    19.217 r  counter1_carry__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    19.217    counter1_carry__0_i_83_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.334 r  counter1_carry__0_i_43/CO[3]
                         net (fo=1, routed)           0.000    19.334    counter1_carry__0_i_43_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.451 r  counter1_carry__0_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.451    counter1_carry__0_i_27_n_0
    SLICE_X30Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.705 r  counter1_carry__0_i_11/CO[0]
                         net (fo=16, routed)          0.661    20.366    CounterLimit0[15]
    SLICE_X29Y88         LUT6 (Prop_lut6_I0_O)        0.367    20.733 r  counter1_carry__0_i_97/O
                         net (fo=1, routed)           0.000    20.733    counter1_carry__0_i_97_n_0
    SLICE_X29Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.283 r  counter1_carry__0_i_49/CO[3]
                         net (fo=1, routed)           0.000    21.283    counter1_carry__0_i_49_n_0
    SLICE_X29Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.397 r  counter1_carry__0_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.397    counter1_carry__0_i_29_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.668 r  counter1_carry__0_i_12/CO[0]
                         net (fo=16, routed)          0.755    22.423    CounterLimit0[14]
    SLICE_X28Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    23.252 r  counter1_carry__0_i_99/CO[3]
                         net (fo=1, routed)           0.000    23.252    counter1_carry__0_i_99_n_0
    SLICE_X28Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.366 r  counter1_carry__0_i_54/CO[3]
                         net (fo=1, routed)           0.000    23.366    counter1_carry__0_i_54_n_0
    SLICE_X28Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.480 r  counter1_carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.480    counter1_carry__0_i_31_n_0
    SLICE_X28Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.751 r  counter1_carry__0_i_13/CO[0]
                         net (fo=16, routed)          0.557    24.308    CounterLimit0[13]
    SLICE_X29Y91         LUT5 (Prop_lut5_I4_O)        0.373    24.681 r  counter1_carry__0_i_141/O
                         net (fo=1, routed)           0.000    24.681    counter1_carry__0_i_141_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.231 r  counter1_carry__0_i_104/CO[3]
                         net (fo=1, routed)           0.000    25.231    counter1_carry__0_i_104_n_0
    SLICE_X29Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.345 r  counter1_carry__0_i_59/CO[3]
                         net (fo=1, routed)           0.000    25.345    counter1_carry__0_i_59_n_0
    SLICE_X29Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.459 r  counter1_carry__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    25.459    counter1_carry__0_i_33_n_0
    SLICE_X29Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.730 r  counter1_carry__0_i_14/CO[0]
                         net (fo=17, routed)          0.815    26.545    CounterLimit0[12]
    SLICE_X30Y92         LUT5 (Prop_lut5_I4_O)        0.373    26.918 r  counter1_carry__0_i_145/O
                         net (fo=1, routed)           0.000    26.918    counter1_carry__0_i_145_n_0
    SLICE_X30Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.451 r  counter1_carry__0_i_109/CO[3]
                         net (fo=1, routed)           0.000    27.451    counter1_carry__0_i_109_n_0
    SLICE_X30Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.568 r  counter1_carry__0_i_64/CO[3]
                         net (fo=1, routed)           0.000    27.568    counter1_carry__0_i_64_n_0
    SLICE_X30Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.685 r  counter1_carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    27.685    counter1_carry__0_i_35_n_0
    SLICE_X30Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    27.939 r  counter1_carry__0_i_19/CO[0]
                         net (fo=17, routed)          0.648    28.587    CounterLimit0[11]
    SLICE_X29Y95         LUT5 (Prop_lut5_I4_O)        0.367    28.954 r  counter1_carry__0_i_149/O
                         net (fo=1, routed)           0.000    28.954    counter1_carry__0_i_149_n_0
    SLICE_X29Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.504 r  counter1_carry__0_i_114/CO[3]
                         net (fo=1, routed)           0.000    29.504    counter1_carry__0_i_114_n_0
    SLICE_X29Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.618 r  counter1_carry__0_i_69/CO[3]
                         net (fo=1, routed)           0.000    29.618    counter1_carry__0_i_69_n_0
    SLICE_X29Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.732 r  counter1_carry__0_i_37/CO[3]
                         net (fo=1, routed)           0.000    29.732    counter1_carry__0_i_37_n_0
    SLICE_X29Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.003 r  counter1_carry__0_i_20/CO[0]
                         net (fo=17, routed)          0.790    30.794    CounterLimit0[10]
    SLICE_X30Y96         LUT5 (Prop_lut5_I4_O)        0.373    31.167 r  counter1_carry_i_69/O
                         net (fo=1, routed)           0.000    31.167    counter1_carry_i_69_n_0
    SLICE_X30Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.700 r  counter1_carry_i_50/CO[3]
                         net (fo=1, routed)           0.000    31.700    counter1_carry_i_50_n_0
    SLICE_X30Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.817 r  counter1_carry__0_i_74/CO[3]
                         net (fo=1, routed)           0.000    31.817    counter1_carry__0_i_74_n_0
    SLICE_X30Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.934 r  counter1_carry__0_i_39/CO[3]
                         net (fo=1, routed)           0.000    31.934    counter1_carry__0_i_39_n_0
    SLICE_X30Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.188 r  counter1_carry__0_i_21/CO[0]
                         net (fo=17, routed)          0.810    32.997    CounterLimit0[9]
    SLICE_X28Y96         LUT5 (Prop_lut5_I4_O)        0.367    33.364 r  counter1_carry_i_65/O
                         net (fo=1, routed)           0.000    33.364    counter1_carry_i_65_n_0
    SLICE_X28Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.914 r  counter1_carry_i_45/CO[3]
                         net (fo=1, routed)           0.000    33.914    counter1_carry_i_45_n_0
    SLICE_X28Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.028 r  counter1_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.028    counter1_carry_i_30_n_0
    SLICE_X28Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.142 r  counter1_carry__0_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.142    counter1_carry__0_i_41_n_0
    SLICE_X28Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.413 r  counter1_carry__0_i_22/CO[0]
                         net (fo=16, routed)          0.784    35.197    CounterLimit0[8]
    SLICE_X28Y100        LUT6 (Prop_lut6_I0_O)        0.373    35.570 r  counter1_carry_i_60/O
                         net (fo=1, routed)           0.000    35.570    counter1_carry_i_60_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    35.968 r  counter1_carry_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.968    counter1_carry_i_44_n_0
    SLICE_X28Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.082 r  counter1_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.082    counter1_carry_i_29_n_0
    SLICE_X28Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.196 r  counter1_carry_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.196    counter1_carry_i_22_n_0
    SLICE_X28Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.467 r  counter1_carry_i_11/CO[0]
                         net (fo=17, routed)          0.737    37.204    CounterLimit0[7]
    SLICE_X29Y101        LUT5 (Prop_lut5_I4_O)        0.373    37.577 r  CounterLimit1__1090_carry_i_41/O
                         net (fo=1, routed)           0.000    37.577    CounterLimit1__1090_carry_i_41_n_0
    SLICE_X29Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.127 r  CounterLimit1__1090_carry_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.127    CounterLimit1__1090_carry_i_33_n_0
    SLICE_X29Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.241 r  counter1_carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    38.241    counter1_carry_i_35_n_0
    SLICE_X29Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.355 r  counter1_carry_i_24/CO[3]
                         net (fo=1, routed)           0.000    38.355    counter1_carry_i_24_n_0
    SLICE_X29Y104        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    38.626 r  counter1_carry_i_12/CO[0]
                         net (fo=17, routed)          0.701    39.327    CounterLimit0[6]
    SLICE_X30Y103        LUT5 (Prop_lut5_I4_O)        0.373    39.700 r  CounterLimit1__1090_carry_i_37/O
                         net (fo=1, routed)           0.000    39.700    CounterLimit1__1090_carry_i_37_n_0
    SLICE_X30Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.233 r  CounterLimit1__1090_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.233    CounterLimit1__1090_carry_i_28_n_0
    SLICE_X30Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.350 r  CounterLimit1__1090_carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    40.350    CounterLimit1__1090_carry__0_i_21_n_0
    SLICE_X30Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.467 r  counter1_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    40.467    counter1_carry_i_26_n_0
    SLICE_X30Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    40.721 r  counter1_carry_i_13/CO[0]
                         net (fo=17, routed)          0.817    41.537    CounterLimit0[5]
    SLICE_X28Y104        LUT5 (Prop_lut5_I4_O)        0.367    41.904 r  CounterLimit1__1090_carry_i_32/O
                         net (fo=1, routed)           0.000    41.904    CounterLimit1__1090_carry_i_32_n_0
    SLICE_X28Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.454 r  CounterLimit1__1090_carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    42.454    CounterLimit1__1090_carry_i_23_n_0
    SLICE_X28Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.568 r  CounterLimit1__1090_carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.568    CounterLimit1__1090_carry__0_i_16_n_0
    SLICE_X28Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.682 r  CounterLimit1__1090_carry__1_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.682    CounterLimit1__1090_carry__1_i_16_n_0
    SLICE_X28Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    42.953 r  counter1_carry_i_14/CO[0]
                         net (fo=17, routed)          0.659    43.612    CounterLimit0[4]
    SLICE_X29Y106        LUT5 (Prop_lut5_I4_O)        0.373    43.985 r  CounterLimit1__1090_carry_i_27/O
                         net (fo=1, routed)           0.000    43.985    CounterLimit1__1090_carry_i_27_n_0
    SLICE_X29Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.535 r  CounterLimit1__1090_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.535    CounterLimit1__1090_carry_i_17_n_0
    SLICE_X29Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.649 r  CounterLimit1__1090_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.649    CounterLimit1__1090_carry__0_i_11_n_0
    SLICE_X29Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.763 r  CounterLimit1__1090_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.763    CounterLimit1__1090_carry__1_i_11_n_0
    SLICE_X29Y109        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.034 r  CounterLimit1__1090_carry_i_15/CO[0]
                         net (fo=17, routed)          0.487    45.522    CounterLimit0[3]
    SLICE_X31Y109        LUT5 (Prop_lut5_I4_O)        0.373    45.895 r  CounterLimit1__1090_carry_i_21/O
                         net (fo=1, routed)           0.000    45.895    CounterLimit1__1090_carry_i_21_n_0
    SLICE_X31Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.445 r  CounterLimit1__1090_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.445    CounterLimit1__1090_carry_i_10_n_0
    SLICE_X31Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.559 r  CounterLimit1__1090_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.559    CounterLimit1__1090_carry__0_i_6_n_0
    SLICE_X31Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.673 r  CounterLimit1__1090_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.673    CounterLimit1__1090_carry__1_i_6_n_0
    SLICE_X31Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    46.944 r  CounterLimit1__1090_carry_i_8/CO[0]
                         net (fo=17, routed)          0.818    47.762    audioCont/counter1_carry__1_i_6_0[0]
    SLICE_X30Y109        LUT5 (Prop_lut5_I4_O)        0.373    48.135 r  audioCont/CounterLimit1__1090_carry_i_14/O
                         net (fo=1, routed)           0.000    48.135    audioCont/CounterLimit1__1090_carry_i_14_n_0
    SLICE_X30Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.668 r  audioCont/CounterLimit1__1090_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.668    audioCont/CounterLimit1__1090_carry_i_2_n_0
    SLICE_X30Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.785 r  audioCont/CounterLimit1__1090_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.785    audioCont/CounterLimit1__1090_carry__0_i_1_n_0
    SLICE_X30Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.902 r  audioCont/CounterLimit1__1090_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.902    audioCont/CounterLimit1__1090_carry__1_i_1_n_0
    SLICE_X30Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    49.156 r  audioCont/CounterLimit1__1090_carry_i_1/CO[0]
                         net (fo=17, routed)          0.835    49.991    audioCont/CounterLimit0[1]
    SLICE_X29Y110        LUT5 (Prop_lut5_I4_O)        0.367    50.358 r  audioCont/CounterLimit1__1090_carry_i_7/O
                         net (fo=1, routed)           0.000    50.358    audioCont/CounterLimit1__1090_carry_i_7_n_0
    SLICE_X29Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.890 r  audioCont/CounterLimit1__1090_carry/CO[3]
                         net (fo=1, routed)           0.000    50.890    audioCont/CounterLimit1__1090_carry_n_0
    SLICE_X29Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.004 r  audioCont/CounterLimit1__1090_carry__0/CO[3]
                         net (fo=1, routed)           0.000    51.004    audioCont/CounterLimit1__1090_carry__0_n_0
    SLICE_X29Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.118 r  audioCont/CounterLimit1__1090_carry__1/CO[3]
                         net (fo=3, routed)           0.654    51.772    audioCont/CounterLimit0[0]
    SLICE_X29Y113        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    52.352 r  audioCont/counter1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.352    audioCont/counter1_carry_i_10_n_0
    SLICE_X29Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.466 r  audioCont/counter1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.466    audioCont/counter1_carry_i_9_n_0
    SLICE_X29Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.580 r  audioCont/counter1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.580    audioCont/counter1_carry__0_i_10_n_0
    SLICE_X29Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.694 r  audioCont/counter1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.694    audioCont/counter1_carry__0_i_9_n_0
    SLICE_X29Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    53.028 r  audioCont/counter1_carry__1_i_10/O[1]
                         net (fo=2, routed)           0.569    53.596    audioCont/CounterLimit[17]
    SLICE_X30Y117        LUT4 (Prop_lut4_I2_O)        0.303    53.899 r  audioCont/counter1_carry__1_i_8/O
                         net (fo=1, routed)           0.000    53.899    audioCont/counter1_carry__1_i_8_n_0
    SLICE_X30Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    54.412 r  audioCont/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    54.412    audioCont/counter1
    SLICE_X30Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    54.631 r  audioCont/counter1_carry__2/O[0]
                         net (fo=24, routed)          0.515    55.147    audioCont/clear
    SLICE_X31Y117        FDRE                                         r  audioCont/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.496    18.475    audioCont/clk_out1
    SLICE_X31Y117        FDRE                                         r  audioCont/counter_reg[5]/C
                         clock pessimism              0.480    18.956    
                         clock uncertainty           -0.084    18.872    
    SLICE_X31Y117        FDRE (Setup_fdre_C_R)       -0.600    18.272    audioCont/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         18.272    
                         arrival time                         -55.147    
  -------------------------------------------------------------------
                         slack                                -36.875    

Slack (VIOLATED) :        -36.875ns  (required time - arrival time)
  Source:                 tone_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            audioCont/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        56.064ns  (logic 35.964ns (64.148%)  route 20.100ns (35.852%))
  Logic Levels:           123  (CARRY4=102 LUT4=2 LUT5=15 LUT6=4)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 18.475 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.622    -0.918    clock
    SLICE_X29Y74         FDRE                                         r  tone_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.462 r  tone_reg[2]_replica/Q
                         net (fo=26, routed)          0.883     0.421    audioCont/tone[2]_repN_alias
    SLICE_X29Y73         LUT4 (Prop_lut4_I1_O)        0.124     0.545 r  audioCont/CounterLimit1__10_carry__0_i_7/O
                         net (fo=1, routed)           0.000     0.545    audioCont/CounterLimit1__10_carry__0_i_7_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.095 r  audioCont/CounterLimit1__10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.095    audioCont/CounterLimit1__10_carry__0_n_0
    SLICE_X29Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.209 r  audioCont/CounterLimit1__10_carry__1/CO[3]
                         net (fo=14, routed)          1.066     2.275    audioCont/CounterLimit1__10_carry__1_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     2.870 r  audioCont/counter1_carry__1_i_82/CO[3]
                         net (fo=1, routed)           0.000     2.870    audioCont/counter1_carry__1_i_82_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  audioCont/counter1_carry__1_i_77/CO[3]
                         net (fo=1, routed)           0.000     2.987    audioCont/counter1_carry__1_i_77_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  audioCont/counter1_carry__1_i_76/CO[3]
                         net (fo=1, routed)           0.009     3.113    audioCont/counter1_carry__1_i_76_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.367 r  audioCont/counter1_carry__1_i_44/CO[0]
                         net (fo=14, routed)          0.730     4.097    audioCont_n_13
    SLICE_X31Y73         LUT6 (Prop_lut6_I0_O)        0.367     4.464 r  counter1_carry__1_i_110/O
                         net (fo=1, routed)           0.000     4.464    counter1_carry__1_i_110_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.865 r  counter1_carry__1_i_71/CO[3]
                         net (fo=1, routed)           0.000     4.865    counter1_carry__1_i_71_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.979 r  counter1_carry__1_i_39/CO[3]
                         net (fo=1, routed)           0.009     4.988    counter1_carry__1_i_39_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.102 r  counter1_carry__1_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.102    counter1_carry__1_i_38_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.373 r  counter1_carry__1_i_25/CO[0]
                         net (fo=15, routed)          0.835     6.208    CounterLimit0[22]
    SLICE_X28Y75         LUT6 (Prop_lut6_I0_O)        0.373     6.581 r  counter1_carry__1_i_75/O
                         net (fo=1, routed)           0.000     6.581    counter1_carry__1_i_75_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.113 r  counter1_carry__1_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.113    counter1_carry__1_i_37_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.227 r  counter1_carry__1_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.227    counter1_carry__1_i_24_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.498 r  counter1_carry__1_i_11/CO[0]
                         net (fo=16, routed)          0.686     8.184    CounterLimit0[21]
    SLICE_X29Y76         LUT5 (Prop_lut5_I4_O)        0.373     8.557 r  counter1_carry__1_i_126/O
                         net (fo=1, routed)           0.000     8.557    counter1_carry__1_i_126_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.107 r  counter1_carry__1_i_88/CO[3]
                         net (fo=1, routed)           0.000     9.107    counter1_carry__1_i_88_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.221 r  counter1_carry__1_i_46/CO[3]
                         net (fo=1, routed)           0.000     9.221    counter1_carry__1_i_46_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.335 r  counter1_carry__1_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.335    counter1_carry__1_i_27_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.606 r  counter1_carry__1_i_12/CO[0]
                         net (fo=16, routed)          0.764    10.369    CounterLimit0[20]
    SLICE_X30Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    11.213 r  counter1_carry__1_i_93/CO[3]
                         net (fo=1, routed)           0.000    11.213    counter1_carry__1_i_93_n_0
    SLICE_X30Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.330 r  counter1_carry__1_i_51/CO[3]
                         net (fo=1, routed)           0.000    11.330    counter1_carry__1_i_51_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.447 r  counter1_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.447    counter1_carry__1_i_29_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.701 r  counter1_carry__1_i_16/CO[0]
                         net (fo=17, routed)          0.670    12.371    CounterLimit0[19]
    SLICE_X31Y79         LUT5 (Prop_lut5_I4_O)        0.367    12.738 r  counter1_carry__1_i_133/O
                         net (fo=1, routed)           0.000    12.738    counter1_carry__1_i_133_n_0
    SLICE_X31Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.288 r  counter1_carry__1_i_98/CO[3]
                         net (fo=1, routed)           0.000    13.288    counter1_carry__1_i_98_n_0
    SLICE_X31Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.402 r  counter1_carry__1_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.402    counter1_carry__1_i_56_n_0
    SLICE_X31Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.516 r  counter1_carry__1_i_31/CO[3]
                         net (fo=1, routed)           0.000    13.516    counter1_carry__1_i_31_n_0
    SLICE_X31Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.787 r  counter1_carry__1_i_17/CO[0]
                         net (fo=16, routed)          0.583    14.370    CounterLimit0[18]
    SLICE_X30Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    15.214 r  counter1_carry__0_i_89/CO[3]
                         net (fo=1, routed)           0.000    15.214    counter1_carry__0_i_89_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.331 r  counter1_carry__1_i_61/CO[3]
                         net (fo=1, routed)           0.000    15.331    counter1_carry__1_i_61_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.448 r  counter1_carry__1_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.448    counter1_carry__1_i_33_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.702 r  counter1_carry__1_i_18/CO[0]
                         net (fo=17, routed)          0.672    16.374    CounterLimit0[17]
    SLICE_X31Y83         LUT5 (Prop_lut5_I4_O)        0.367    16.741 r  counter1_carry__0_i_129/O
                         net (fo=1, routed)           0.000    16.741    counter1_carry__0_i_129_n_0
    SLICE_X31Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.291 r  counter1_carry__0_i_84/CO[3]
                         net (fo=1, routed)           0.000    17.291    counter1_carry__0_i_84_n_0
    SLICE_X31Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.405 r  counter1_carry__0_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.405    counter1_carry__0_i_44_n_0
    SLICE_X31Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.519 r  counter1_carry__1_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.519    counter1_carry__1_i_35_n_0
    SLICE_X31Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.790 r  counter1_carry__1_i_19/CO[0]
                         net (fo=16, routed)          0.583    18.373    CounterLimit0[16]
    SLICE_X30Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    19.217 r  counter1_carry__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    19.217    counter1_carry__0_i_83_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.334 r  counter1_carry__0_i_43/CO[3]
                         net (fo=1, routed)           0.000    19.334    counter1_carry__0_i_43_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.451 r  counter1_carry__0_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.451    counter1_carry__0_i_27_n_0
    SLICE_X30Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.705 r  counter1_carry__0_i_11/CO[0]
                         net (fo=16, routed)          0.661    20.366    CounterLimit0[15]
    SLICE_X29Y88         LUT6 (Prop_lut6_I0_O)        0.367    20.733 r  counter1_carry__0_i_97/O
                         net (fo=1, routed)           0.000    20.733    counter1_carry__0_i_97_n_0
    SLICE_X29Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.283 r  counter1_carry__0_i_49/CO[3]
                         net (fo=1, routed)           0.000    21.283    counter1_carry__0_i_49_n_0
    SLICE_X29Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.397 r  counter1_carry__0_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.397    counter1_carry__0_i_29_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.668 r  counter1_carry__0_i_12/CO[0]
                         net (fo=16, routed)          0.755    22.423    CounterLimit0[14]
    SLICE_X28Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    23.252 r  counter1_carry__0_i_99/CO[3]
                         net (fo=1, routed)           0.000    23.252    counter1_carry__0_i_99_n_0
    SLICE_X28Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.366 r  counter1_carry__0_i_54/CO[3]
                         net (fo=1, routed)           0.000    23.366    counter1_carry__0_i_54_n_0
    SLICE_X28Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.480 r  counter1_carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.480    counter1_carry__0_i_31_n_0
    SLICE_X28Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.751 r  counter1_carry__0_i_13/CO[0]
                         net (fo=16, routed)          0.557    24.308    CounterLimit0[13]
    SLICE_X29Y91         LUT5 (Prop_lut5_I4_O)        0.373    24.681 r  counter1_carry__0_i_141/O
                         net (fo=1, routed)           0.000    24.681    counter1_carry__0_i_141_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.231 r  counter1_carry__0_i_104/CO[3]
                         net (fo=1, routed)           0.000    25.231    counter1_carry__0_i_104_n_0
    SLICE_X29Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.345 r  counter1_carry__0_i_59/CO[3]
                         net (fo=1, routed)           0.000    25.345    counter1_carry__0_i_59_n_0
    SLICE_X29Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.459 r  counter1_carry__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    25.459    counter1_carry__0_i_33_n_0
    SLICE_X29Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.730 r  counter1_carry__0_i_14/CO[0]
                         net (fo=17, routed)          0.815    26.545    CounterLimit0[12]
    SLICE_X30Y92         LUT5 (Prop_lut5_I4_O)        0.373    26.918 r  counter1_carry__0_i_145/O
                         net (fo=1, routed)           0.000    26.918    counter1_carry__0_i_145_n_0
    SLICE_X30Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.451 r  counter1_carry__0_i_109/CO[3]
                         net (fo=1, routed)           0.000    27.451    counter1_carry__0_i_109_n_0
    SLICE_X30Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.568 r  counter1_carry__0_i_64/CO[3]
                         net (fo=1, routed)           0.000    27.568    counter1_carry__0_i_64_n_0
    SLICE_X30Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.685 r  counter1_carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    27.685    counter1_carry__0_i_35_n_0
    SLICE_X30Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    27.939 r  counter1_carry__0_i_19/CO[0]
                         net (fo=17, routed)          0.648    28.587    CounterLimit0[11]
    SLICE_X29Y95         LUT5 (Prop_lut5_I4_O)        0.367    28.954 r  counter1_carry__0_i_149/O
                         net (fo=1, routed)           0.000    28.954    counter1_carry__0_i_149_n_0
    SLICE_X29Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.504 r  counter1_carry__0_i_114/CO[3]
                         net (fo=1, routed)           0.000    29.504    counter1_carry__0_i_114_n_0
    SLICE_X29Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.618 r  counter1_carry__0_i_69/CO[3]
                         net (fo=1, routed)           0.000    29.618    counter1_carry__0_i_69_n_0
    SLICE_X29Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.732 r  counter1_carry__0_i_37/CO[3]
                         net (fo=1, routed)           0.000    29.732    counter1_carry__0_i_37_n_0
    SLICE_X29Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.003 r  counter1_carry__0_i_20/CO[0]
                         net (fo=17, routed)          0.790    30.794    CounterLimit0[10]
    SLICE_X30Y96         LUT5 (Prop_lut5_I4_O)        0.373    31.167 r  counter1_carry_i_69/O
                         net (fo=1, routed)           0.000    31.167    counter1_carry_i_69_n_0
    SLICE_X30Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.700 r  counter1_carry_i_50/CO[3]
                         net (fo=1, routed)           0.000    31.700    counter1_carry_i_50_n_0
    SLICE_X30Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.817 r  counter1_carry__0_i_74/CO[3]
                         net (fo=1, routed)           0.000    31.817    counter1_carry__0_i_74_n_0
    SLICE_X30Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.934 r  counter1_carry__0_i_39/CO[3]
                         net (fo=1, routed)           0.000    31.934    counter1_carry__0_i_39_n_0
    SLICE_X30Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.188 r  counter1_carry__0_i_21/CO[0]
                         net (fo=17, routed)          0.810    32.997    CounterLimit0[9]
    SLICE_X28Y96         LUT5 (Prop_lut5_I4_O)        0.367    33.364 r  counter1_carry_i_65/O
                         net (fo=1, routed)           0.000    33.364    counter1_carry_i_65_n_0
    SLICE_X28Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.914 r  counter1_carry_i_45/CO[3]
                         net (fo=1, routed)           0.000    33.914    counter1_carry_i_45_n_0
    SLICE_X28Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.028 r  counter1_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.028    counter1_carry_i_30_n_0
    SLICE_X28Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.142 r  counter1_carry__0_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.142    counter1_carry__0_i_41_n_0
    SLICE_X28Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.413 r  counter1_carry__0_i_22/CO[0]
                         net (fo=16, routed)          0.784    35.197    CounterLimit0[8]
    SLICE_X28Y100        LUT6 (Prop_lut6_I0_O)        0.373    35.570 r  counter1_carry_i_60/O
                         net (fo=1, routed)           0.000    35.570    counter1_carry_i_60_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    35.968 r  counter1_carry_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.968    counter1_carry_i_44_n_0
    SLICE_X28Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.082 r  counter1_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.082    counter1_carry_i_29_n_0
    SLICE_X28Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.196 r  counter1_carry_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.196    counter1_carry_i_22_n_0
    SLICE_X28Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.467 r  counter1_carry_i_11/CO[0]
                         net (fo=17, routed)          0.737    37.204    CounterLimit0[7]
    SLICE_X29Y101        LUT5 (Prop_lut5_I4_O)        0.373    37.577 r  CounterLimit1__1090_carry_i_41/O
                         net (fo=1, routed)           0.000    37.577    CounterLimit1__1090_carry_i_41_n_0
    SLICE_X29Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.127 r  CounterLimit1__1090_carry_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.127    CounterLimit1__1090_carry_i_33_n_0
    SLICE_X29Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.241 r  counter1_carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    38.241    counter1_carry_i_35_n_0
    SLICE_X29Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.355 r  counter1_carry_i_24/CO[3]
                         net (fo=1, routed)           0.000    38.355    counter1_carry_i_24_n_0
    SLICE_X29Y104        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    38.626 r  counter1_carry_i_12/CO[0]
                         net (fo=17, routed)          0.701    39.327    CounterLimit0[6]
    SLICE_X30Y103        LUT5 (Prop_lut5_I4_O)        0.373    39.700 r  CounterLimit1__1090_carry_i_37/O
                         net (fo=1, routed)           0.000    39.700    CounterLimit1__1090_carry_i_37_n_0
    SLICE_X30Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.233 r  CounterLimit1__1090_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.233    CounterLimit1__1090_carry_i_28_n_0
    SLICE_X30Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.350 r  CounterLimit1__1090_carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    40.350    CounterLimit1__1090_carry__0_i_21_n_0
    SLICE_X30Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.467 r  counter1_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    40.467    counter1_carry_i_26_n_0
    SLICE_X30Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    40.721 r  counter1_carry_i_13/CO[0]
                         net (fo=17, routed)          0.817    41.537    CounterLimit0[5]
    SLICE_X28Y104        LUT5 (Prop_lut5_I4_O)        0.367    41.904 r  CounterLimit1__1090_carry_i_32/O
                         net (fo=1, routed)           0.000    41.904    CounterLimit1__1090_carry_i_32_n_0
    SLICE_X28Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.454 r  CounterLimit1__1090_carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    42.454    CounterLimit1__1090_carry_i_23_n_0
    SLICE_X28Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.568 r  CounterLimit1__1090_carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.568    CounterLimit1__1090_carry__0_i_16_n_0
    SLICE_X28Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.682 r  CounterLimit1__1090_carry__1_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.682    CounterLimit1__1090_carry__1_i_16_n_0
    SLICE_X28Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    42.953 r  counter1_carry_i_14/CO[0]
                         net (fo=17, routed)          0.659    43.612    CounterLimit0[4]
    SLICE_X29Y106        LUT5 (Prop_lut5_I4_O)        0.373    43.985 r  CounterLimit1__1090_carry_i_27/O
                         net (fo=1, routed)           0.000    43.985    CounterLimit1__1090_carry_i_27_n_0
    SLICE_X29Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.535 r  CounterLimit1__1090_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.535    CounterLimit1__1090_carry_i_17_n_0
    SLICE_X29Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.649 r  CounterLimit1__1090_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.649    CounterLimit1__1090_carry__0_i_11_n_0
    SLICE_X29Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.763 r  CounterLimit1__1090_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.763    CounterLimit1__1090_carry__1_i_11_n_0
    SLICE_X29Y109        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.034 r  CounterLimit1__1090_carry_i_15/CO[0]
                         net (fo=17, routed)          0.487    45.522    CounterLimit0[3]
    SLICE_X31Y109        LUT5 (Prop_lut5_I4_O)        0.373    45.895 r  CounterLimit1__1090_carry_i_21/O
                         net (fo=1, routed)           0.000    45.895    CounterLimit1__1090_carry_i_21_n_0
    SLICE_X31Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.445 r  CounterLimit1__1090_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.445    CounterLimit1__1090_carry_i_10_n_0
    SLICE_X31Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.559 r  CounterLimit1__1090_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.559    CounterLimit1__1090_carry__0_i_6_n_0
    SLICE_X31Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.673 r  CounterLimit1__1090_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.673    CounterLimit1__1090_carry__1_i_6_n_0
    SLICE_X31Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    46.944 r  CounterLimit1__1090_carry_i_8/CO[0]
                         net (fo=17, routed)          0.818    47.762    audioCont/counter1_carry__1_i_6_0[0]
    SLICE_X30Y109        LUT5 (Prop_lut5_I4_O)        0.373    48.135 r  audioCont/CounterLimit1__1090_carry_i_14/O
                         net (fo=1, routed)           0.000    48.135    audioCont/CounterLimit1__1090_carry_i_14_n_0
    SLICE_X30Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.668 r  audioCont/CounterLimit1__1090_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.668    audioCont/CounterLimit1__1090_carry_i_2_n_0
    SLICE_X30Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.785 r  audioCont/CounterLimit1__1090_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.785    audioCont/CounterLimit1__1090_carry__0_i_1_n_0
    SLICE_X30Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.902 r  audioCont/CounterLimit1__1090_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.902    audioCont/CounterLimit1__1090_carry__1_i_1_n_0
    SLICE_X30Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    49.156 r  audioCont/CounterLimit1__1090_carry_i_1/CO[0]
                         net (fo=17, routed)          0.835    49.991    audioCont/CounterLimit0[1]
    SLICE_X29Y110        LUT5 (Prop_lut5_I4_O)        0.367    50.358 r  audioCont/CounterLimit1__1090_carry_i_7/O
                         net (fo=1, routed)           0.000    50.358    audioCont/CounterLimit1__1090_carry_i_7_n_0
    SLICE_X29Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.890 r  audioCont/CounterLimit1__1090_carry/CO[3]
                         net (fo=1, routed)           0.000    50.890    audioCont/CounterLimit1__1090_carry_n_0
    SLICE_X29Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.004 r  audioCont/CounterLimit1__1090_carry__0/CO[3]
                         net (fo=1, routed)           0.000    51.004    audioCont/CounterLimit1__1090_carry__0_n_0
    SLICE_X29Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.118 r  audioCont/CounterLimit1__1090_carry__1/CO[3]
                         net (fo=3, routed)           0.654    51.772    audioCont/CounterLimit0[0]
    SLICE_X29Y113        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    52.352 r  audioCont/counter1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.352    audioCont/counter1_carry_i_10_n_0
    SLICE_X29Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.466 r  audioCont/counter1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.466    audioCont/counter1_carry_i_9_n_0
    SLICE_X29Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.580 r  audioCont/counter1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.580    audioCont/counter1_carry__0_i_10_n_0
    SLICE_X29Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.694 r  audioCont/counter1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.694    audioCont/counter1_carry__0_i_9_n_0
    SLICE_X29Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    53.028 r  audioCont/counter1_carry__1_i_10/O[1]
                         net (fo=2, routed)           0.569    53.596    audioCont/CounterLimit[17]
    SLICE_X30Y117        LUT4 (Prop_lut4_I2_O)        0.303    53.899 r  audioCont/counter1_carry__1_i_8/O
                         net (fo=1, routed)           0.000    53.899    audioCont/counter1_carry__1_i_8_n_0
    SLICE_X30Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    54.412 r  audioCont/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    54.412    audioCont/counter1
    SLICE_X30Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    54.631 r  audioCont/counter1_carry__2/O[0]
                         net (fo=24, routed)          0.515    55.147    audioCont/clear
    SLICE_X31Y117        FDRE                                         r  audioCont/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.496    18.475    audioCont/clk_out1
    SLICE_X31Y117        FDRE                                         r  audioCont/counter_reg[6]/C
                         clock pessimism              0.480    18.956    
                         clock uncertainty           -0.084    18.872    
    SLICE_X31Y117        FDRE (Setup_fdre_C_R)       -0.600    18.272    audioCont/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         18.272    
                         arrival time                         -55.147    
  -------------------------------------------------------------------
                         slack                                -36.875    

Slack (VIOLATED) :        -36.875ns  (required time - arrival time)
  Source:                 tone_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            audioCont/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        56.064ns  (logic 35.964ns (64.148%)  route 20.100ns (35.852%))
  Logic Levels:           123  (CARRY4=102 LUT4=2 LUT5=15 LUT6=4)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 18.475 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.622    -0.918    clock
    SLICE_X29Y74         FDRE                                         r  tone_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.462 r  tone_reg[2]_replica/Q
                         net (fo=26, routed)          0.883     0.421    audioCont/tone[2]_repN_alias
    SLICE_X29Y73         LUT4 (Prop_lut4_I1_O)        0.124     0.545 r  audioCont/CounterLimit1__10_carry__0_i_7/O
                         net (fo=1, routed)           0.000     0.545    audioCont/CounterLimit1__10_carry__0_i_7_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.095 r  audioCont/CounterLimit1__10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.095    audioCont/CounterLimit1__10_carry__0_n_0
    SLICE_X29Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.209 r  audioCont/CounterLimit1__10_carry__1/CO[3]
                         net (fo=14, routed)          1.066     2.275    audioCont/CounterLimit1__10_carry__1_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     2.870 r  audioCont/counter1_carry__1_i_82/CO[3]
                         net (fo=1, routed)           0.000     2.870    audioCont/counter1_carry__1_i_82_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  audioCont/counter1_carry__1_i_77/CO[3]
                         net (fo=1, routed)           0.000     2.987    audioCont/counter1_carry__1_i_77_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  audioCont/counter1_carry__1_i_76/CO[3]
                         net (fo=1, routed)           0.009     3.113    audioCont/counter1_carry__1_i_76_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.367 r  audioCont/counter1_carry__1_i_44/CO[0]
                         net (fo=14, routed)          0.730     4.097    audioCont_n_13
    SLICE_X31Y73         LUT6 (Prop_lut6_I0_O)        0.367     4.464 r  counter1_carry__1_i_110/O
                         net (fo=1, routed)           0.000     4.464    counter1_carry__1_i_110_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.865 r  counter1_carry__1_i_71/CO[3]
                         net (fo=1, routed)           0.000     4.865    counter1_carry__1_i_71_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.979 r  counter1_carry__1_i_39/CO[3]
                         net (fo=1, routed)           0.009     4.988    counter1_carry__1_i_39_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.102 r  counter1_carry__1_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.102    counter1_carry__1_i_38_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.373 r  counter1_carry__1_i_25/CO[0]
                         net (fo=15, routed)          0.835     6.208    CounterLimit0[22]
    SLICE_X28Y75         LUT6 (Prop_lut6_I0_O)        0.373     6.581 r  counter1_carry__1_i_75/O
                         net (fo=1, routed)           0.000     6.581    counter1_carry__1_i_75_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.113 r  counter1_carry__1_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.113    counter1_carry__1_i_37_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.227 r  counter1_carry__1_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.227    counter1_carry__1_i_24_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.498 r  counter1_carry__1_i_11/CO[0]
                         net (fo=16, routed)          0.686     8.184    CounterLimit0[21]
    SLICE_X29Y76         LUT5 (Prop_lut5_I4_O)        0.373     8.557 r  counter1_carry__1_i_126/O
                         net (fo=1, routed)           0.000     8.557    counter1_carry__1_i_126_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.107 r  counter1_carry__1_i_88/CO[3]
                         net (fo=1, routed)           0.000     9.107    counter1_carry__1_i_88_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.221 r  counter1_carry__1_i_46/CO[3]
                         net (fo=1, routed)           0.000     9.221    counter1_carry__1_i_46_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.335 r  counter1_carry__1_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.335    counter1_carry__1_i_27_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.606 r  counter1_carry__1_i_12/CO[0]
                         net (fo=16, routed)          0.764    10.369    CounterLimit0[20]
    SLICE_X30Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    11.213 r  counter1_carry__1_i_93/CO[3]
                         net (fo=1, routed)           0.000    11.213    counter1_carry__1_i_93_n_0
    SLICE_X30Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.330 r  counter1_carry__1_i_51/CO[3]
                         net (fo=1, routed)           0.000    11.330    counter1_carry__1_i_51_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.447 r  counter1_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.447    counter1_carry__1_i_29_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.701 r  counter1_carry__1_i_16/CO[0]
                         net (fo=17, routed)          0.670    12.371    CounterLimit0[19]
    SLICE_X31Y79         LUT5 (Prop_lut5_I4_O)        0.367    12.738 r  counter1_carry__1_i_133/O
                         net (fo=1, routed)           0.000    12.738    counter1_carry__1_i_133_n_0
    SLICE_X31Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.288 r  counter1_carry__1_i_98/CO[3]
                         net (fo=1, routed)           0.000    13.288    counter1_carry__1_i_98_n_0
    SLICE_X31Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.402 r  counter1_carry__1_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.402    counter1_carry__1_i_56_n_0
    SLICE_X31Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.516 r  counter1_carry__1_i_31/CO[3]
                         net (fo=1, routed)           0.000    13.516    counter1_carry__1_i_31_n_0
    SLICE_X31Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.787 r  counter1_carry__1_i_17/CO[0]
                         net (fo=16, routed)          0.583    14.370    CounterLimit0[18]
    SLICE_X30Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    15.214 r  counter1_carry__0_i_89/CO[3]
                         net (fo=1, routed)           0.000    15.214    counter1_carry__0_i_89_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.331 r  counter1_carry__1_i_61/CO[3]
                         net (fo=1, routed)           0.000    15.331    counter1_carry__1_i_61_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.448 r  counter1_carry__1_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.448    counter1_carry__1_i_33_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.702 r  counter1_carry__1_i_18/CO[0]
                         net (fo=17, routed)          0.672    16.374    CounterLimit0[17]
    SLICE_X31Y83         LUT5 (Prop_lut5_I4_O)        0.367    16.741 r  counter1_carry__0_i_129/O
                         net (fo=1, routed)           0.000    16.741    counter1_carry__0_i_129_n_0
    SLICE_X31Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.291 r  counter1_carry__0_i_84/CO[3]
                         net (fo=1, routed)           0.000    17.291    counter1_carry__0_i_84_n_0
    SLICE_X31Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.405 r  counter1_carry__0_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.405    counter1_carry__0_i_44_n_0
    SLICE_X31Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.519 r  counter1_carry__1_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.519    counter1_carry__1_i_35_n_0
    SLICE_X31Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.790 r  counter1_carry__1_i_19/CO[0]
                         net (fo=16, routed)          0.583    18.373    CounterLimit0[16]
    SLICE_X30Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    19.217 r  counter1_carry__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    19.217    counter1_carry__0_i_83_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.334 r  counter1_carry__0_i_43/CO[3]
                         net (fo=1, routed)           0.000    19.334    counter1_carry__0_i_43_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.451 r  counter1_carry__0_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.451    counter1_carry__0_i_27_n_0
    SLICE_X30Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.705 r  counter1_carry__0_i_11/CO[0]
                         net (fo=16, routed)          0.661    20.366    CounterLimit0[15]
    SLICE_X29Y88         LUT6 (Prop_lut6_I0_O)        0.367    20.733 r  counter1_carry__0_i_97/O
                         net (fo=1, routed)           0.000    20.733    counter1_carry__0_i_97_n_0
    SLICE_X29Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.283 r  counter1_carry__0_i_49/CO[3]
                         net (fo=1, routed)           0.000    21.283    counter1_carry__0_i_49_n_0
    SLICE_X29Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.397 r  counter1_carry__0_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.397    counter1_carry__0_i_29_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.668 r  counter1_carry__0_i_12/CO[0]
                         net (fo=16, routed)          0.755    22.423    CounterLimit0[14]
    SLICE_X28Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    23.252 r  counter1_carry__0_i_99/CO[3]
                         net (fo=1, routed)           0.000    23.252    counter1_carry__0_i_99_n_0
    SLICE_X28Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.366 r  counter1_carry__0_i_54/CO[3]
                         net (fo=1, routed)           0.000    23.366    counter1_carry__0_i_54_n_0
    SLICE_X28Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.480 r  counter1_carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.480    counter1_carry__0_i_31_n_0
    SLICE_X28Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.751 r  counter1_carry__0_i_13/CO[0]
                         net (fo=16, routed)          0.557    24.308    CounterLimit0[13]
    SLICE_X29Y91         LUT5 (Prop_lut5_I4_O)        0.373    24.681 r  counter1_carry__0_i_141/O
                         net (fo=1, routed)           0.000    24.681    counter1_carry__0_i_141_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.231 r  counter1_carry__0_i_104/CO[3]
                         net (fo=1, routed)           0.000    25.231    counter1_carry__0_i_104_n_0
    SLICE_X29Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.345 r  counter1_carry__0_i_59/CO[3]
                         net (fo=1, routed)           0.000    25.345    counter1_carry__0_i_59_n_0
    SLICE_X29Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.459 r  counter1_carry__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    25.459    counter1_carry__0_i_33_n_0
    SLICE_X29Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.730 r  counter1_carry__0_i_14/CO[0]
                         net (fo=17, routed)          0.815    26.545    CounterLimit0[12]
    SLICE_X30Y92         LUT5 (Prop_lut5_I4_O)        0.373    26.918 r  counter1_carry__0_i_145/O
                         net (fo=1, routed)           0.000    26.918    counter1_carry__0_i_145_n_0
    SLICE_X30Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.451 r  counter1_carry__0_i_109/CO[3]
                         net (fo=1, routed)           0.000    27.451    counter1_carry__0_i_109_n_0
    SLICE_X30Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.568 r  counter1_carry__0_i_64/CO[3]
                         net (fo=1, routed)           0.000    27.568    counter1_carry__0_i_64_n_0
    SLICE_X30Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.685 r  counter1_carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    27.685    counter1_carry__0_i_35_n_0
    SLICE_X30Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    27.939 r  counter1_carry__0_i_19/CO[0]
                         net (fo=17, routed)          0.648    28.587    CounterLimit0[11]
    SLICE_X29Y95         LUT5 (Prop_lut5_I4_O)        0.367    28.954 r  counter1_carry__0_i_149/O
                         net (fo=1, routed)           0.000    28.954    counter1_carry__0_i_149_n_0
    SLICE_X29Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.504 r  counter1_carry__0_i_114/CO[3]
                         net (fo=1, routed)           0.000    29.504    counter1_carry__0_i_114_n_0
    SLICE_X29Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.618 r  counter1_carry__0_i_69/CO[3]
                         net (fo=1, routed)           0.000    29.618    counter1_carry__0_i_69_n_0
    SLICE_X29Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.732 r  counter1_carry__0_i_37/CO[3]
                         net (fo=1, routed)           0.000    29.732    counter1_carry__0_i_37_n_0
    SLICE_X29Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.003 r  counter1_carry__0_i_20/CO[0]
                         net (fo=17, routed)          0.790    30.794    CounterLimit0[10]
    SLICE_X30Y96         LUT5 (Prop_lut5_I4_O)        0.373    31.167 r  counter1_carry_i_69/O
                         net (fo=1, routed)           0.000    31.167    counter1_carry_i_69_n_0
    SLICE_X30Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.700 r  counter1_carry_i_50/CO[3]
                         net (fo=1, routed)           0.000    31.700    counter1_carry_i_50_n_0
    SLICE_X30Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.817 r  counter1_carry__0_i_74/CO[3]
                         net (fo=1, routed)           0.000    31.817    counter1_carry__0_i_74_n_0
    SLICE_X30Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.934 r  counter1_carry__0_i_39/CO[3]
                         net (fo=1, routed)           0.000    31.934    counter1_carry__0_i_39_n_0
    SLICE_X30Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.188 r  counter1_carry__0_i_21/CO[0]
                         net (fo=17, routed)          0.810    32.997    CounterLimit0[9]
    SLICE_X28Y96         LUT5 (Prop_lut5_I4_O)        0.367    33.364 r  counter1_carry_i_65/O
                         net (fo=1, routed)           0.000    33.364    counter1_carry_i_65_n_0
    SLICE_X28Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.914 r  counter1_carry_i_45/CO[3]
                         net (fo=1, routed)           0.000    33.914    counter1_carry_i_45_n_0
    SLICE_X28Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.028 r  counter1_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.028    counter1_carry_i_30_n_0
    SLICE_X28Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.142 r  counter1_carry__0_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.142    counter1_carry__0_i_41_n_0
    SLICE_X28Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.413 r  counter1_carry__0_i_22/CO[0]
                         net (fo=16, routed)          0.784    35.197    CounterLimit0[8]
    SLICE_X28Y100        LUT6 (Prop_lut6_I0_O)        0.373    35.570 r  counter1_carry_i_60/O
                         net (fo=1, routed)           0.000    35.570    counter1_carry_i_60_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    35.968 r  counter1_carry_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.968    counter1_carry_i_44_n_0
    SLICE_X28Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.082 r  counter1_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.082    counter1_carry_i_29_n_0
    SLICE_X28Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.196 r  counter1_carry_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.196    counter1_carry_i_22_n_0
    SLICE_X28Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.467 r  counter1_carry_i_11/CO[0]
                         net (fo=17, routed)          0.737    37.204    CounterLimit0[7]
    SLICE_X29Y101        LUT5 (Prop_lut5_I4_O)        0.373    37.577 r  CounterLimit1__1090_carry_i_41/O
                         net (fo=1, routed)           0.000    37.577    CounterLimit1__1090_carry_i_41_n_0
    SLICE_X29Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.127 r  CounterLimit1__1090_carry_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.127    CounterLimit1__1090_carry_i_33_n_0
    SLICE_X29Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.241 r  counter1_carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    38.241    counter1_carry_i_35_n_0
    SLICE_X29Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.355 r  counter1_carry_i_24/CO[3]
                         net (fo=1, routed)           0.000    38.355    counter1_carry_i_24_n_0
    SLICE_X29Y104        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    38.626 r  counter1_carry_i_12/CO[0]
                         net (fo=17, routed)          0.701    39.327    CounterLimit0[6]
    SLICE_X30Y103        LUT5 (Prop_lut5_I4_O)        0.373    39.700 r  CounterLimit1__1090_carry_i_37/O
                         net (fo=1, routed)           0.000    39.700    CounterLimit1__1090_carry_i_37_n_0
    SLICE_X30Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.233 r  CounterLimit1__1090_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.233    CounterLimit1__1090_carry_i_28_n_0
    SLICE_X30Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.350 r  CounterLimit1__1090_carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    40.350    CounterLimit1__1090_carry__0_i_21_n_0
    SLICE_X30Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.467 r  counter1_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    40.467    counter1_carry_i_26_n_0
    SLICE_X30Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    40.721 r  counter1_carry_i_13/CO[0]
                         net (fo=17, routed)          0.817    41.537    CounterLimit0[5]
    SLICE_X28Y104        LUT5 (Prop_lut5_I4_O)        0.367    41.904 r  CounterLimit1__1090_carry_i_32/O
                         net (fo=1, routed)           0.000    41.904    CounterLimit1__1090_carry_i_32_n_0
    SLICE_X28Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.454 r  CounterLimit1__1090_carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    42.454    CounterLimit1__1090_carry_i_23_n_0
    SLICE_X28Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.568 r  CounterLimit1__1090_carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.568    CounterLimit1__1090_carry__0_i_16_n_0
    SLICE_X28Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.682 r  CounterLimit1__1090_carry__1_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.682    CounterLimit1__1090_carry__1_i_16_n_0
    SLICE_X28Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    42.953 r  counter1_carry_i_14/CO[0]
                         net (fo=17, routed)          0.659    43.612    CounterLimit0[4]
    SLICE_X29Y106        LUT5 (Prop_lut5_I4_O)        0.373    43.985 r  CounterLimit1__1090_carry_i_27/O
                         net (fo=1, routed)           0.000    43.985    CounterLimit1__1090_carry_i_27_n_0
    SLICE_X29Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.535 r  CounterLimit1__1090_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.535    CounterLimit1__1090_carry_i_17_n_0
    SLICE_X29Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.649 r  CounterLimit1__1090_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.649    CounterLimit1__1090_carry__0_i_11_n_0
    SLICE_X29Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.763 r  CounterLimit1__1090_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.763    CounterLimit1__1090_carry__1_i_11_n_0
    SLICE_X29Y109        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.034 r  CounterLimit1__1090_carry_i_15/CO[0]
                         net (fo=17, routed)          0.487    45.522    CounterLimit0[3]
    SLICE_X31Y109        LUT5 (Prop_lut5_I4_O)        0.373    45.895 r  CounterLimit1__1090_carry_i_21/O
                         net (fo=1, routed)           0.000    45.895    CounterLimit1__1090_carry_i_21_n_0
    SLICE_X31Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.445 r  CounterLimit1__1090_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.445    CounterLimit1__1090_carry_i_10_n_0
    SLICE_X31Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.559 r  CounterLimit1__1090_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.559    CounterLimit1__1090_carry__0_i_6_n_0
    SLICE_X31Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.673 r  CounterLimit1__1090_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.673    CounterLimit1__1090_carry__1_i_6_n_0
    SLICE_X31Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    46.944 r  CounterLimit1__1090_carry_i_8/CO[0]
                         net (fo=17, routed)          0.818    47.762    audioCont/counter1_carry__1_i_6_0[0]
    SLICE_X30Y109        LUT5 (Prop_lut5_I4_O)        0.373    48.135 r  audioCont/CounterLimit1__1090_carry_i_14/O
                         net (fo=1, routed)           0.000    48.135    audioCont/CounterLimit1__1090_carry_i_14_n_0
    SLICE_X30Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.668 r  audioCont/CounterLimit1__1090_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.668    audioCont/CounterLimit1__1090_carry_i_2_n_0
    SLICE_X30Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.785 r  audioCont/CounterLimit1__1090_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.785    audioCont/CounterLimit1__1090_carry__0_i_1_n_0
    SLICE_X30Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.902 r  audioCont/CounterLimit1__1090_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.902    audioCont/CounterLimit1__1090_carry__1_i_1_n_0
    SLICE_X30Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    49.156 r  audioCont/CounterLimit1__1090_carry_i_1/CO[0]
                         net (fo=17, routed)          0.835    49.991    audioCont/CounterLimit0[1]
    SLICE_X29Y110        LUT5 (Prop_lut5_I4_O)        0.367    50.358 r  audioCont/CounterLimit1__1090_carry_i_7/O
                         net (fo=1, routed)           0.000    50.358    audioCont/CounterLimit1__1090_carry_i_7_n_0
    SLICE_X29Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.890 r  audioCont/CounterLimit1__1090_carry/CO[3]
                         net (fo=1, routed)           0.000    50.890    audioCont/CounterLimit1__1090_carry_n_0
    SLICE_X29Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.004 r  audioCont/CounterLimit1__1090_carry__0/CO[3]
                         net (fo=1, routed)           0.000    51.004    audioCont/CounterLimit1__1090_carry__0_n_0
    SLICE_X29Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.118 r  audioCont/CounterLimit1__1090_carry__1/CO[3]
                         net (fo=3, routed)           0.654    51.772    audioCont/CounterLimit0[0]
    SLICE_X29Y113        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    52.352 r  audioCont/counter1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.352    audioCont/counter1_carry_i_10_n_0
    SLICE_X29Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.466 r  audioCont/counter1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.466    audioCont/counter1_carry_i_9_n_0
    SLICE_X29Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.580 r  audioCont/counter1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.580    audioCont/counter1_carry__0_i_10_n_0
    SLICE_X29Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.694 r  audioCont/counter1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.694    audioCont/counter1_carry__0_i_9_n_0
    SLICE_X29Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    53.028 r  audioCont/counter1_carry__1_i_10/O[1]
                         net (fo=2, routed)           0.569    53.596    audioCont/CounterLimit[17]
    SLICE_X30Y117        LUT4 (Prop_lut4_I2_O)        0.303    53.899 r  audioCont/counter1_carry__1_i_8/O
                         net (fo=1, routed)           0.000    53.899    audioCont/counter1_carry__1_i_8_n_0
    SLICE_X30Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    54.412 r  audioCont/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    54.412    audioCont/counter1
    SLICE_X30Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    54.631 r  audioCont/counter1_carry__2/O[0]
                         net (fo=24, routed)          0.515    55.147    audioCont/clear
    SLICE_X31Y117        FDRE                                         r  audioCont/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.496    18.475    audioCont/clk_out1
    SLICE_X31Y117        FDRE                                         r  audioCont/counter_reg[7]/C
                         clock pessimism              0.480    18.956    
                         clock uncertainty           -0.084    18.872    
    SLICE_X31Y117        FDRE (Setup_fdre_C_R)       -0.600    18.272    audioCont/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         18.272    
                         arrival time                         -55.147    
  -------------------------------------------------------------------
                         slack                                -36.875    

Slack (VIOLATED) :        -36.849ns  (required time - arrival time)
  Source:                 tone_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            audioCont/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        55.940ns  (logic 35.964ns (64.290%)  route 19.976ns (35.710%))
  Logic Levels:           123  (CARRY4=102 LUT4=2 LUT5=15 LUT6=4)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 18.472 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.622    -0.918    clock
    SLICE_X29Y74         FDRE                                         r  tone_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.462 r  tone_reg[2]_replica/Q
                         net (fo=26, routed)          0.883     0.421    audioCont/tone[2]_repN_alias
    SLICE_X29Y73         LUT4 (Prop_lut4_I1_O)        0.124     0.545 r  audioCont/CounterLimit1__10_carry__0_i_7/O
                         net (fo=1, routed)           0.000     0.545    audioCont/CounterLimit1__10_carry__0_i_7_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.095 r  audioCont/CounterLimit1__10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.095    audioCont/CounterLimit1__10_carry__0_n_0
    SLICE_X29Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.209 r  audioCont/CounterLimit1__10_carry__1/CO[3]
                         net (fo=14, routed)          1.066     2.275    audioCont/CounterLimit1__10_carry__1_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     2.870 r  audioCont/counter1_carry__1_i_82/CO[3]
                         net (fo=1, routed)           0.000     2.870    audioCont/counter1_carry__1_i_82_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  audioCont/counter1_carry__1_i_77/CO[3]
                         net (fo=1, routed)           0.000     2.987    audioCont/counter1_carry__1_i_77_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  audioCont/counter1_carry__1_i_76/CO[3]
                         net (fo=1, routed)           0.009     3.113    audioCont/counter1_carry__1_i_76_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.367 r  audioCont/counter1_carry__1_i_44/CO[0]
                         net (fo=14, routed)          0.730     4.097    audioCont_n_13
    SLICE_X31Y73         LUT6 (Prop_lut6_I0_O)        0.367     4.464 r  counter1_carry__1_i_110/O
                         net (fo=1, routed)           0.000     4.464    counter1_carry__1_i_110_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.865 r  counter1_carry__1_i_71/CO[3]
                         net (fo=1, routed)           0.000     4.865    counter1_carry__1_i_71_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.979 r  counter1_carry__1_i_39/CO[3]
                         net (fo=1, routed)           0.009     4.988    counter1_carry__1_i_39_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.102 r  counter1_carry__1_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.102    counter1_carry__1_i_38_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.373 r  counter1_carry__1_i_25/CO[0]
                         net (fo=15, routed)          0.835     6.208    CounterLimit0[22]
    SLICE_X28Y75         LUT6 (Prop_lut6_I0_O)        0.373     6.581 r  counter1_carry__1_i_75/O
                         net (fo=1, routed)           0.000     6.581    counter1_carry__1_i_75_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.113 r  counter1_carry__1_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.113    counter1_carry__1_i_37_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.227 r  counter1_carry__1_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.227    counter1_carry__1_i_24_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.498 r  counter1_carry__1_i_11/CO[0]
                         net (fo=16, routed)          0.686     8.184    CounterLimit0[21]
    SLICE_X29Y76         LUT5 (Prop_lut5_I4_O)        0.373     8.557 r  counter1_carry__1_i_126/O
                         net (fo=1, routed)           0.000     8.557    counter1_carry__1_i_126_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.107 r  counter1_carry__1_i_88/CO[3]
                         net (fo=1, routed)           0.000     9.107    counter1_carry__1_i_88_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.221 r  counter1_carry__1_i_46/CO[3]
                         net (fo=1, routed)           0.000     9.221    counter1_carry__1_i_46_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.335 r  counter1_carry__1_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.335    counter1_carry__1_i_27_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.606 r  counter1_carry__1_i_12/CO[0]
                         net (fo=16, routed)          0.764    10.369    CounterLimit0[20]
    SLICE_X30Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    11.213 r  counter1_carry__1_i_93/CO[3]
                         net (fo=1, routed)           0.000    11.213    counter1_carry__1_i_93_n_0
    SLICE_X30Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.330 r  counter1_carry__1_i_51/CO[3]
                         net (fo=1, routed)           0.000    11.330    counter1_carry__1_i_51_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.447 r  counter1_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.447    counter1_carry__1_i_29_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.701 r  counter1_carry__1_i_16/CO[0]
                         net (fo=17, routed)          0.670    12.371    CounterLimit0[19]
    SLICE_X31Y79         LUT5 (Prop_lut5_I4_O)        0.367    12.738 r  counter1_carry__1_i_133/O
                         net (fo=1, routed)           0.000    12.738    counter1_carry__1_i_133_n_0
    SLICE_X31Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.288 r  counter1_carry__1_i_98/CO[3]
                         net (fo=1, routed)           0.000    13.288    counter1_carry__1_i_98_n_0
    SLICE_X31Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.402 r  counter1_carry__1_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.402    counter1_carry__1_i_56_n_0
    SLICE_X31Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.516 r  counter1_carry__1_i_31/CO[3]
                         net (fo=1, routed)           0.000    13.516    counter1_carry__1_i_31_n_0
    SLICE_X31Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.787 r  counter1_carry__1_i_17/CO[0]
                         net (fo=16, routed)          0.583    14.370    CounterLimit0[18]
    SLICE_X30Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    15.214 r  counter1_carry__0_i_89/CO[3]
                         net (fo=1, routed)           0.000    15.214    counter1_carry__0_i_89_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.331 r  counter1_carry__1_i_61/CO[3]
                         net (fo=1, routed)           0.000    15.331    counter1_carry__1_i_61_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.448 r  counter1_carry__1_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.448    counter1_carry__1_i_33_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.702 r  counter1_carry__1_i_18/CO[0]
                         net (fo=17, routed)          0.672    16.374    CounterLimit0[17]
    SLICE_X31Y83         LUT5 (Prop_lut5_I4_O)        0.367    16.741 r  counter1_carry__0_i_129/O
                         net (fo=1, routed)           0.000    16.741    counter1_carry__0_i_129_n_0
    SLICE_X31Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.291 r  counter1_carry__0_i_84/CO[3]
                         net (fo=1, routed)           0.000    17.291    counter1_carry__0_i_84_n_0
    SLICE_X31Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.405 r  counter1_carry__0_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.405    counter1_carry__0_i_44_n_0
    SLICE_X31Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.519 r  counter1_carry__1_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.519    counter1_carry__1_i_35_n_0
    SLICE_X31Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.790 r  counter1_carry__1_i_19/CO[0]
                         net (fo=16, routed)          0.583    18.373    CounterLimit0[16]
    SLICE_X30Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    19.217 r  counter1_carry__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    19.217    counter1_carry__0_i_83_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.334 r  counter1_carry__0_i_43/CO[3]
                         net (fo=1, routed)           0.000    19.334    counter1_carry__0_i_43_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.451 r  counter1_carry__0_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.451    counter1_carry__0_i_27_n_0
    SLICE_X30Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.705 r  counter1_carry__0_i_11/CO[0]
                         net (fo=16, routed)          0.661    20.366    CounterLimit0[15]
    SLICE_X29Y88         LUT6 (Prop_lut6_I0_O)        0.367    20.733 r  counter1_carry__0_i_97/O
                         net (fo=1, routed)           0.000    20.733    counter1_carry__0_i_97_n_0
    SLICE_X29Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.283 r  counter1_carry__0_i_49/CO[3]
                         net (fo=1, routed)           0.000    21.283    counter1_carry__0_i_49_n_0
    SLICE_X29Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.397 r  counter1_carry__0_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.397    counter1_carry__0_i_29_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.668 r  counter1_carry__0_i_12/CO[0]
                         net (fo=16, routed)          0.755    22.423    CounterLimit0[14]
    SLICE_X28Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    23.252 r  counter1_carry__0_i_99/CO[3]
                         net (fo=1, routed)           0.000    23.252    counter1_carry__0_i_99_n_0
    SLICE_X28Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.366 r  counter1_carry__0_i_54/CO[3]
                         net (fo=1, routed)           0.000    23.366    counter1_carry__0_i_54_n_0
    SLICE_X28Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.480 r  counter1_carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.480    counter1_carry__0_i_31_n_0
    SLICE_X28Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.751 r  counter1_carry__0_i_13/CO[0]
                         net (fo=16, routed)          0.557    24.308    CounterLimit0[13]
    SLICE_X29Y91         LUT5 (Prop_lut5_I4_O)        0.373    24.681 r  counter1_carry__0_i_141/O
                         net (fo=1, routed)           0.000    24.681    counter1_carry__0_i_141_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.231 r  counter1_carry__0_i_104/CO[3]
                         net (fo=1, routed)           0.000    25.231    counter1_carry__0_i_104_n_0
    SLICE_X29Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.345 r  counter1_carry__0_i_59/CO[3]
                         net (fo=1, routed)           0.000    25.345    counter1_carry__0_i_59_n_0
    SLICE_X29Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.459 r  counter1_carry__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    25.459    counter1_carry__0_i_33_n_0
    SLICE_X29Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.730 r  counter1_carry__0_i_14/CO[0]
                         net (fo=17, routed)          0.815    26.545    CounterLimit0[12]
    SLICE_X30Y92         LUT5 (Prop_lut5_I4_O)        0.373    26.918 r  counter1_carry__0_i_145/O
                         net (fo=1, routed)           0.000    26.918    counter1_carry__0_i_145_n_0
    SLICE_X30Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.451 r  counter1_carry__0_i_109/CO[3]
                         net (fo=1, routed)           0.000    27.451    counter1_carry__0_i_109_n_0
    SLICE_X30Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.568 r  counter1_carry__0_i_64/CO[3]
                         net (fo=1, routed)           0.000    27.568    counter1_carry__0_i_64_n_0
    SLICE_X30Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.685 r  counter1_carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    27.685    counter1_carry__0_i_35_n_0
    SLICE_X30Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    27.939 r  counter1_carry__0_i_19/CO[0]
                         net (fo=17, routed)          0.648    28.587    CounterLimit0[11]
    SLICE_X29Y95         LUT5 (Prop_lut5_I4_O)        0.367    28.954 r  counter1_carry__0_i_149/O
                         net (fo=1, routed)           0.000    28.954    counter1_carry__0_i_149_n_0
    SLICE_X29Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.504 r  counter1_carry__0_i_114/CO[3]
                         net (fo=1, routed)           0.000    29.504    counter1_carry__0_i_114_n_0
    SLICE_X29Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.618 r  counter1_carry__0_i_69/CO[3]
                         net (fo=1, routed)           0.000    29.618    counter1_carry__0_i_69_n_0
    SLICE_X29Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.732 r  counter1_carry__0_i_37/CO[3]
                         net (fo=1, routed)           0.000    29.732    counter1_carry__0_i_37_n_0
    SLICE_X29Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.003 r  counter1_carry__0_i_20/CO[0]
                         net (fo=17, routed)          0.790    30.794    CounterLimit0[10]
    SLICE_X30Y96         LUT5 (Prop_lut5_I4_O)        0.373    31.167 r  counter1_carry_i_69/O
                         net (fo=1, routed)           0.000    31.167    counter1_carry_i_69_n_0
    SLICE_X30Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.700 r  counter1_carry_i_50/CO[3]
                         net (fo=1, routed)           0.000    31.700    counter1_carry_i_50_n_0
    SLICE_X30Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.817 r  counter1_carry__0_i_74/CO[3]
                         net (fo=1, routed)           0.000    31.817    counter1_carry__0_i_74_n_0
    SLICE_X30Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.934 r  counter1_carry__0_i_39/CO[3]
                         net (fo=1, routed)           0.000    31.934    counter1_carry__0_i_39_n_0
    SLICE_X30Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.188 r  counter1_carry__0_i_21/CO[0]
                         net (fo=17, routed)          0.810    32.997    CounterLimit0[9]
    SLICE_X28Y96         LUT5 (Prop_lut5_I4_O)        0.367    33.364 r  counter1_carry_i_65/O
                         net (fo=1, routed)           0.000    33.364    counter1_carry_i_65_n_0
    SLICE_X28Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.914 r  counter1_carry_i_45/CO[3]
                         net (fo=1, routed)           0.000    33.914    counter1_carry_i_45_n_0
    SLICE_X28Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.028 r  counter1_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.028    counter1_carry_i_30_n_0
    SLICE_X28Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.142 r  counter1_carry__0_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.142    counter1_carry__0_i_41_n_0
    SLICE_X28Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.413 r  counter1_carry__0_i_22/CO[0]
                         net (fo=16, routed)          0.784    35.197    CounterLimit0[8]
    SLICE_X28Y100        LUT6 (Prop_lut6_I0_O)        0.373    35.570 r  counter1_carry_i_60/O
                         net (fo=1, routed)           0.000    35.570    counter1_carry_i_60_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    35.968 r  counter1_carry_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.968    counter1_carry_i_44_n_0
    SLICE_X28Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.082 r  counter1_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.082    counter1_carry_i_29_n_0
    SLICE_X28Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.196 r  counter1_carry_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.196    counter1_carry_i_22_n_0
    SLICE_X28Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.467 r  counter1_carry_i_11/CO[0]
                         net (fo=17, routed)          0.737    37.204    CounterLimit0[7]
    SLICE_X29Y101        LUT5 (Prop_lut5_I4_O)        0.373    37.577 r  CounterLimit1__1090_carry_i_41/O
                         net (fo=1, routed)           0.000    37.577    CounterLimit1__1090_carry_i_41_n_0
    SLICE_X29Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.127 r  CounterLimit1__1090_carry_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.127    CounterLimit1__1090_carry_i_33_n_0
    SLICE_X29Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.241 r  counter1_carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    38.241    counter1_carry_i_35_n_0
    SLICE_X29Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.355 r  counter1_carry_i_24/CO[3]
                         net (fo=1, routed)           0.000    38.355    counter1_carry_i_24_n_0
    SLICE_X29Y104        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    38.626 r  counter1_carry_i_12/CO[0]
                         net (fo=17, routed)          0.701    39.327    CounterLimit0[6]
    SLICE_X30Y103        LUT5 (Prop_lut5_I4_O)        0.373    39.700 r  CounterLimit1__1090_carry_i_37/O
                         net (fo=1, routed)           0.000    39.700    CounterLimit1__1090_carry_i_37_n_0
    SLICE_X30Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.233 r  CounterLimit1__1090_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.233    CounterLimit1__1090_carry_i_28_n_0
    SLICE_X30Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.350 r  CounterLimit1__1090_carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    40.350    CounterLimit1__1090_carry__0_i_21_n_0
    SLICE_X30Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.467 r  counter1_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    40.467    counter1_carry_i_26_n_0
    SLICE_X30Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    40.721 r  counter1_carry_i_13/CO[0]
                         net (fo=17, routed)          0.817    41.537    CounterLimit0[5]
    SLICE_X28Y104        LUT5 (Prop_lut5_I4_O)        0.367    41.904 r  CounterLimit1__1090_carry_i_32/O
                         net (fo=1, routed)           0.000    41.904    CounterLimit1__1090_carry_i_32_n_0
    SLICE_X28Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.454 r  CounterLimit1__1090_carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    42.454    CounterLimit1__1090_carry_i_23_n_0
    SLICE_X28Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.568 r  CounterLimit1__1090_carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.568    CounterLimit1__1090_carry__0_i_16_n_0
    SLICE_X28Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.682 r  CounterLimit1__1090_carry__1_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.682    CounterLimit1__1090_carry__1_i_16_n_0
    SLICE_X28Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    42.953 r  counter1_carry_i_14/CO[0]
                         net (fo=17, routed)          0.659    43.612    CounterLimit0[4]
    SLICE_X29Y106        LUT5 (Prop_lut5_I4_O)        0.373    43.985 r  CounterLimit1__1090_carry_i_27/O
                         net (fo=1, routed)           0.000    43.985    CounterLimit1__1090_carry_i_27_n_0
    SLICE_X29Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.535 r  CounterLimit1__1090_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.535    CounterLimit1__1090_carry_i_17_n_0
    SLICE_X29Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.649 r  CounterLimit1__1090_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.649    CounterLimit1__1090_carry__0_i_11_n_0
    SLICE_X29Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.763 r  CounterLimit1__1090_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.763    CounterLimit1__1090_carry__1_i_11_n_0
    SLICE_X29Y109        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.034 r  CounterLimit1__1090_carry_i_15/CO[0]
                         net (fo=17, routed)          0.487    45.522    CounterLimit0[3]
    SLICE_X31Y109        LUT5 (Prop_lut5_I4_O)        0.373    45.895 r  CounterLimit1__1090_carry_i_21/O
                         net (fo=1, routed)           0.000    45.895    CounterLimit1__1090_carry_i_21_n_0
    SLICE_X31Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.445 r  CounterLimit1__1090_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.445    CounterLimit1__1090_carry_i_10_n_0
    SLICE_X31Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.559 r  CounterLimit1__1090_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.559    CounterLimit1__1090_carry__0_i_6_n_0
    SLICE_X31Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.673 r  CounterLimit1__1090_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.673    CounterLimit1__1090_carry__1_i_6_n_0
    SLICE_X31Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    46.944 r  CounterLimit1__1090_carry_i_8/CO[0]
                         net (fo=17, routed)          0.818    47.762    audioCont/counter1_carry__1_i_6_0[0]
    SLICE_X30Y109        LUT5 (Prop_lut5_I4_O)        0.373    48.135 r  audioCont/CounterLimit1__1090_carry_i_14/O
                         net (fo=1, routed)           0.000    48.135    audioCont/CounterLimit1__1090_carry_i_14_n_0
    SLICE_X30Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.668 r  audioCont/CounterLimit1__1090_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.668    audioCont/CounterLimit1__1090_carry_i_2_n_0
    SLICE_X30Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.785 r  audioCont/CounterLimit1__1090_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.785    audioCont/CounterLimit1__1090_carry__0_i_1_n_0
    SLICE_X30Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.902 r  audioCont/CounterLimit1__1090_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.902    audioCont/CounterLimit1__1090_carry__1_i_1_n_0
    SLICE_X30Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    49.156 r  audioCont/CounterLimit1__1090_carry_i_1/CO[0]
                         net (fo=17, routed)          0.835    49.991    audioCont/CounterLimit0[1]
    SLICE_X29Y110        LUT5 (Prop_lut5_I4_O)        0.367    50.358 r  audioCont/CounterLimit1__1090_carry_i_7/O
                         net (fo=1, routed)           0.000    50.358    audioCont/CounterLimit1__1090_carry_i_7_n_0
    SLICE_X29Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.890 r  audioCont/CounterLimit1__1090_carry/CO[3]
                         net (fo=1, routed)           0.000    50.890    audioCont/CounterLimit1__1090_carry_n_0
    SLICE_X29Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.004 r  audioCont/CounterLimit1__1090_carry__0/CO[3]
                         net (fo=1, routed)           0.000    51.004    audioCont/CounterLimit1__1090_carry__0_n_0
    SLICE_X29Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.118 r  audioCont/CounterLimit1__1090_carry__1/CO[3]
                         net (fo=3, routed)           0.654    51.772    audioCont/CounterLimit0[0]
    SLICE_X29Y113        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    52.352 r  audioCont/counter1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.352    audioCont/counter1_carry_i_10_n_0
    SLICE_X29Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.466 r  audioCont/counter1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.466    audioCont/counter1_carry_i_9_n_0
    SLICE_X29Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.580 r  audioCont/counter1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.580    audioCont/counter1_carry__0_i_10_n_0
    SLICE_X29Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.694 r  audioCont/counter1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.694    audioCont/counter1_carry__0_i_9_n_0
    SLICE_X29Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    53.028 r  audioCont/counter1_carry__1_i_10/O[1]
                         net (fo=2, routed)           0.569    53.596    audioCont/CounterLimit[17]
    SLICE_X30Y117        LUT4 (Prop_lut4_I2_O)        0.303    53.899 r  audioCont/counter1_carry__1_i_8/O
                         net (fo=1, routed)           0.000    53.899    audioCont/counter1_carry__1_i_8_n_0
    SLICE_X30Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    54.412 r  audioCont/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    54.412    audioCont/counter1
    SLICE_X30Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    54.631 r  audioCont/counter1_carry__2/O[0]
                         net (fo=24, routed)          0.392    55.023    audioCont/clear
    SLICE_X30Y119        FDRE                                         r  audioCont/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.493    18.472    audioCont/clk_out1
    SLICE_X30Y119        FDRE                                         r  audioCont/counter_reg[0]/C
                         clock pessimism              0.480    18.953    
                         clock uncertainty           -0.084    18.869    
    SLICE_X30Y119        FDRE (Setup_fdre_C_R)       -0.695    18.174    audioCont/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         18.174    
                         arrival time                         -55.023    
  -------------------------------------------------------------------
                         slack                                -36.849    

Slack (VIOLATED) :        -36.849ns  (required time - arrival time)
  Source:                 tone_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            audioCont/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        55.940ns  (logic 35.964ns (64.290%)  route 19.976ns (35.710%))
  Logic Levels:           123  (CARRY4=102 LUT4=2 LUT5=15 LUT6=4)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 18.472 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.622    -0.918    clock
    SLICE_X29Y74         FDRE                                         r  tone_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.462 r  tone_reg[2]_replica/Q
                         net (fo=26, routed)          0.883     0.421    audioCont/tone[2]_repN_alias
    SLICE_X29Y73         LUT4 (Prop_lut4_I1_O)        0.124     0.545 r  audioCont/CounterLimit1__10_carry__0_i_7/O
                         net (fo=1, routed)           0.000     0.545    audioCont/CounterLimit1__10_carry__0_i_7_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.095 r  audioCont/CounterLimit1__10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.095    audioCont/CounterLimit1__10_carry__0_n_0
    SLICE_X29Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.209 r  audioCont/CounterLimit1__10_carry__1/CO[3]
                         net (fo=14, routed)          1.066     2.275    audioCont/CounterLimit1__10_carry__1_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     2.870 r  audioCont/counter1_carry__1_i_82/CO[3]
                         net (fo=1, routed)           0.000     2.870    audioCont/counter1_carry__1_i_82_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  audioCont/counter1_carry__1_i_77/CO[3]
                         net (fo=1, routed)           0.000     2.987    audioCont/counter1_carry__1_i_77_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  audioCont/counter1_carry__1_i_76/CO[3]
                         net (fo=1, routed)           0.009     3.113    audioCont/counter1_carry__1_i_76_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.367 r  audioCont/counter1_carry__1_i_44/CO[0]
                         net (fo=14, routed)          0.730     4.097    audioCont_n_13
    SLICE_X31Y73         LUT6 (Prop_lut6_I0_O)        0.367     4.464 r  counter1_carry__1_i_110/O
                         net (fo=1, routed)           0.000     4.464    counter1_carry__1_i_110_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.865 r  counter1_carry__1_i_71/CO[3]
                         net (fo=1, routed)           0.000     4.865    counter1_carry__1_i_71_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.979 r  counter1_carry__1_i_39/CO[3]
                         net (fo=1, routed)           0.009     4.988    counter1_carry__1_i_39_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.102 r  counter1_carry__1_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.102    counter1_carry__1_i_38_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.373 r  counter1_carry__1_i_25/CO[0]
                         net (fo=15, routed)          0.835     6.208    CounterLimit0[22]
    SLICE_X28Y75         LUT6 (Prop_lut6_I0_O)        0.373     6.581 r  counter1_carry__1_i_75/O
                         net (fo=1, routed)           0.000     6.581    counter1_carry__1_i_75_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.113 r  counter1_carry__1_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.113    counter1_carry__1_i_37_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.227 r  counter1_carry__1_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.227    counter1_carry__1_i_24_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.498 r  counter1_carry__1_i_11/CO[0]
                         net (fo=16, routed)          0.686     8.184    CounterLimit0[21]
    SLICE_X29Y76         LUT5 (Prop_lut5_I4_O)        0.373     8.557 r  counter1_carry__1_i_126/O
                         net (fo=1, routed)           0.000     8.557    counter1_carry__1_i_126_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.107 r  counter1_carry__1_i_88/CO[3]
                         net (fo=1, routed)           0.000     9.107    counter1_carry__1_i_88_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.221 r  counter1_carry__1_i_46/CO[3]
                         net (fo=1, routed)           0.000     9.221    counter1_carry__1_i_46_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.335 r  counter1_carry__1_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.335    counter1_carry__1_i_27_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.606 r  counter1_carry__1_i_12/CO[0]
                         net (fo=16, routed)          0.764    10.369    CounterLimit0[20]
    SLICE_X30Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    11.213 r  counter1_carry__1_i_93/CO[3]
                         net (fo=1, routed)           0.000    11.213    counter1_carry__1_i_93_n_0
    SLICE_X30Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.330 r  counter1_carry__1_i_51/CO[3]
                         net (fo=1, routed)           0.000    11.330    counter1_carry__1_i_51_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.447 r  counter1_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.447    counter1_carry__1_i_29_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.701 r  counter1_carry__1_i_16/CO[0]
                         net (fo=17, routed)          0.670    12.371    CounterLimit0[19]
    SLICE_X31Y79         LUT5 (Prop_lut5_I4_O)        0.367    12.738 r  counter1_carry__1_i_133/O
                         net (fo=1, routed)           0.000    12.738    counter1_carry__1_i_133_n_0
    SLICE_X31Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.288 r  counter1_carry__1_i_98/CO[3]
                         net (fo=1, routed)           0.000    13.288    counter1_carry__1_i_98_n_0
    SLICE_X31Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.402 r  counter1_carry__1_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.402    counter1_carry__1_i_56_n_0
    SLICE_X31Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.516 r  counter1_carry__1_i_31/CO[3]
                         net (fo=1, routed)           0.000    13.516    counter1_carry__1_i_31_n_0
    SLICE_X31Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.787 r  counter1_carry__1_i_17/CO[0]
                         net (fo=16, routed)          0.583    14.370    CounterLimit0[18]
    SLICE_X30Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    15.214 r  counter1_carry__0_i_89/CO[3]
                         net (fo=1, routed)           0.000    15.214    counter1_carry__0_i_89_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.331 r  counter1_carry__1_i_61/CO[3]
                         net (fo=1, routed)           0.000    15.331    counter1_carry__1_i_61_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.448 r  counter1_carry__1_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.448    counter1_carry__1_i_33_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.702 r  counter1_carry__1_i_18/CO[0]
                         net (fo=17, routed)          0.672    16.374    CounterLimit0[17]
    SLICE_X31Y83         LUT5 (Prop_lut5_I4_O)        0.367    16.741 r  counter1_carry__0_i_129/O
                         net (fo=1, routed)           0.000    16.741    counter1_carry__0_i_129_n_0
    SLICE_X31Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.291 r  counter1_carry__0_i_84/CO[3]
                         net (fo=1, routed)           0.000    17.291    counter1_carry__0_i_84_n_0
    SLICE_X31Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.405 r  counter1_carry__0_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.405    counter1_carry__0_i_44_n_0
    SLICE_X31Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.519 r  counter1_carry__1_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.519    counter1_carry__1_i_35_n_0
    SLICE_X31Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.790 r  counter1_carry__1_i_19/CO[0]
                         net (fo=16, routed)          0.583    18.373    CounterLimit0[16]
    SLICE_X30Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    19.217 r  counter1_carry__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    19.217    counter1_carry__0_i_83_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.334 r  counter1_carry__0_i_43/CO[3]
                         net (fo=1, routed)           0.000    19.334    counter1_carry__0_i_43_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.451 r  counter1_carry__0_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.451    counter1_carry__0_i_27_n_0
    SLICE_X30Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.705 r  counter1_carry__0_i_11/CO[0]
                         net (fo=16, routed)          0.661    20.366    CounterLimit0[15]
    SLICE_X29Y88         LUT6 (Prop_lut6_I0_O)        0.367    20.733 r  counter1_carry__0_i_97/O
                         net (fo=1, routed)           0.000    20.733    counter1_carry__0_i_97_n_0
    SLICE_X29Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.283 r  counter1_carry__0_i_49/CO[3]
                         net (fo=1, routed)           0.000    21.283    counter1_carry__0_i_49_n_0
    SLICE_X29Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.397 r  counter1_carry__0_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.397    counter1_carry__0_i_29_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.668 r  counter1_carry__0_i_12/CO[0]
                         net (fo=16, routed)          0.755    22.423    CounterLimit0[14]
    SLICE_X28Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    23.252 r  counter1_carry__0_i_99/CO[3]
                         net (fo=1, routed)           0.000    23.252    counter1_carry__0_i_99_n_0
    SLICE_X28Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.366 r  counter1_carry__0_i_54/CO[3]
                         net (fo=1, routed)           0.000    23.366    counter1_carry__0_i_54_n_0
    SLICE_X28Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.480 r  counter1_carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.480    counter1_carry__0_i_31_n_0
    SLICE_X28Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.751 r  counter1_carry__0_i_13/CO[0]
                         net (fo=16, routed)          0.557    24.308    CounterLimit0[13]
    SLICE_X29Y91         LUT5 (Prop_lut5_I4_O)        0.373    24.681 r  counter1_carry__0_i_141/O
                         net (fo=1, routed)           0.000    24.681    counter1_carry__0_i_141_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.231 r  counter1_carry__0_i_104/CO[3]
                         net (fo=1, routed)           0.000    25.231    counter1_carry__0_i_104_n_0
    SLICE_X29Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.345 r  counter1_carry__0_i_59/CO[3]
                         net (fo=1, routed)           0.000    25.345    counter1_carry__0_i_59_n_0
    SLICE_X29Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.459 r  counter1_carry__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    25.459    counter1_carry__0_i_33_n_0
    SLICE_X29Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.730 r  counter1_carry__0_i_14/CO[0]
                         net (fo=17, routed)          0.815    26.545    CounterLimit0[12]
    SLICE_X30Y92         LUT5 (Prop_lut5_I4_O)        0.373    26.918 r  counter1_carry__0_i_145/O
                         net (fo=1, routed)           0.000    26.918    counter1_carry__0_i_145_n_0
    SLICE_X30Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.451 r  counter1_carry__0_i_109/CO[3]
                         net (fo=1, routed)           0.000    27.451    counter1_carry__0_i_109_n_0
    SLICE_X30Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.568 r  counter1_carry__0_i_64/CO[3]
                         net (fo=1, routed)           0.000    27.568    counter1_carry__0_i_64_n_0
    SLICE_X30Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.685 r  counter1_carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    27.685    counter1_carry__0_i_35_n_0
    SLICE_X30Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    27.939 r  counter1_carry__0_i_19/CO[0]
                         net (fo=17, routed)          0.648    28.587    CounterLimit0[11]
    SLICE_X29Y95         LUT5 (Prop_lut5_I4_O)        0.367    28.954 r  counter1_carry__0_i_149/O
                         net (fo=1, routed)           0.000    28.954    counter1_carry__0_i_149_n_0
    SLICE_X29Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.504 r  counter1_carry__0_i_114/CO[3]
                         net (fo=1, routed)           0.000    29.504    counter1_carry__0_i_114_n_0
    SLICE_X29Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.618 r  counter1_carry__0_i_69/CO[3]
                         net (fo=1, routed)           0.000    29.618    counter1_carry__0_i_69_n_0
    SLICE_X29Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.732 r  counter1_carry__0_i_37/CO[3]
                         net (fo=1, routed)           0.000    29.732    counter1_carry__0_i_37_n_0
    SLICE_X29Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.003 r  counter1_carry__0_i_20/CO[0]
                         net (fo=17, routed)          0.790    30.794    CounterLimit0[10]
    SLICE_X30Y96         LUT5 (Prop_lut5_I4_O)        0.373    31.167 r  counter1_carry_i_69/O
                         net (fo=1, routed)           0.000    31.167    counter1_carry_i_69_n_0
    SLICE_X30Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.700 r  counter1_carry_i_50/CO[3]
                         net (fo=1, routed)           0.000    31.700    counter1_carry_i_50_n_0
    SLICE_X30Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.817 r  counter1_carry__0_i_74/CO[3]
                         net (fo=1, routed)           0.000    31.817    counter1_carry__0_i_74_n_0
    SLICE_X30Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.934 r  counter1_carry__0_i_39/CO[3]
                         net (fo=1, routed)           0.000    31.934    counter1_carry__0_i_39_n_0
    SLICE_X30Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.188 r  counter1_carry__0_i_21/CO[0]
                         net (fo=17, routed)          0.810    32.997    CounterLimit0[9]
    SLICE_X28Y96         LUT5 (Prop_lut5_I4_O)        0.367    33.364 r  counter1_carry_i_65/O
                         net (fo=1, routed)           0.000    33.364    counter1_carry_i_65_n_0
    SLICE_X28Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.914 r  counter1_carry_i_45/CO[3]
                         net (fo=1, routed)           0.000    33.914    counter1_carry_i_45_n_0
    SLICE_X28Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.028 r  counter1_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.028    counter1_carry_i_30_n_0
    SLICE_X28Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.142 r  counter1_carry__0_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.142    counter1_carry__0_i_41_n_0
    SLICE_X28Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.413 r  counter1_carry__0_i_22/CO[0]
                         net (fo=16, routed)          0.784    35.197    CounterLimit0[8]
    SLICE_X28Y100        LUT6 (Prop_lut6_I0_O)        0.373    35.570 r  counter1_carry_i_60/O
                         net (fo=1, routed)           0.000    35.570    counter1_carry_i_60_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    35.968 r  counter1_carry_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.968    counter1_carry_i_44_n_0
    SLICE_X28Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.082 r  counter1_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.082    counter1_carry_i_29_n_0
    SLICE_X28Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.196 r  counter1_carry_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.196    counter1_carry_i_22_n_0
    SLICE_X28Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.467 r  counter1_carry_i_11/CO[0]
                         net (fo=17, routed)          0.737    37.204    CounterLimit0[7]
    SLICE_X29Y101        LUT5 (Prop_lut5_I4_O)        0.373    37.577 r  CounterLimit1__1090_carry_i_41/O
                         net (fo=1, routed)           0.000    37.577    CounterLimit1__1090_carry_i_41_n_0
    SLICE_X29Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.127 r  CounterLimit1__1090_carry_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.127    CounterLimit1__1090_carry_i_33_n_0
    SLICE_X29Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.241 r  counter1_carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    38.241    counter1_carry_i_35_n_0
    SLICE_X29Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.355 r  counter1_carry_i_24/CO[3]
                         net (fo=1, routed)           0.000    38.355    counter1_carry_i_24_n_0
    SLICE_X29Y104        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    38.626 r  counter1_carry_i_12/CO[0]
                         net (fo=17, routed)          0.701    39.327    CounterLimit0[6]
    SLICE_X30Y103        LUT5 (Prop_lut5_I4_O)        0.373    39.700 r  CounterLimit1__1090_carry_i_37/O
                         net (fo=1, routed)           0.000    39.700    CounterLimit1__1090_carry_i_37_n_0
    SLICE_X30Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.233 r  CounterLimit1__1090_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.233    CounterLimit1__1090_carry_i_28_n_0
    SLICE_X30Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.350 r  CounterLimit1__1090_carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    40.350    CounterLimit1__1090_carry__0_i_21_n_0
    SLICE_X30Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.467 r  counter1_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    40.467    counter1_carry_i_26_n_0
    SLICE_X30Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    40.721 r  counter1_carry_i_13/CO[0]
                         net (fo=17, routed)          0.817    41.537    CounterLimit0[5]
    SLICE_X28Y104        LUT5 (Prop_lut5_I4_O)        0.367    41.904 r  CounterLimit1__1090_carry_i_32/O
                         net (fo=1, routed)           0.000    41.904    CounterLimit1__1090_carry_i_32_n_0
    SLICE_X28Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.454 r  CounterLimit1__1090_carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    42.454    CounterLimit1__1090_carry_i_23_n_0
    SLICE_X28Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.568 r  CounterLimit1__1090_carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.568    CounterLimit1__1090_carry__0_i_16_n_0
    SLICE_X28Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.682 r  CounterLimit1__1090_carry__1_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.682    CounterLimit1__1090_carry__1_i_16_n_0
    SLICE_X28Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    42.953 r  counter1_carry_i_14/CO[0]
                         net (fo=17, routed)          0.659    43.612    CounterLimit0[4]
    SLICE_X29Y106        LUT5 (Prop_lut5_I4_O)        0.373    43.985 r  CounterLimit1__1090_carry_i_27/O
                         net (fo=1, routed)           0.000    43.985    CounterLimit1__1090_carry_i_27_n_0
    SLICE_X29Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.535 r  CounterLimit1__1090_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.535    CounterLimit1__1090_carry_i_17_n_0
    SLICE_X29Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.649 r  CounterLimit1__1090_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.649    CounterLimit1__1090_carry__0_i_11_n_0
    SLICE_X29Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.763 r  CounterLimit1__1090_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.763    CounterLimit1__1090_carry__1_i_11_n_0
    SLICE_X29Y109        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.034 r  CounterLimit1__1090_carry_i_15/CO[0]
                         net (fo=17, routed)          0.487    45.522    CounterLimit0[3]
    SLICE_X31Y109        LUT5 (Prop_lut5_I4_O)        0.373    45.895 r  CounterLimit1__1090_carry_i_21/O
                         net (fo=1, routed)           0.000    45.895    CounterLimit1__1090_carry_i_21_n_0
    SLICE_X31Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.445 r  CounterLimit1__1090_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.445    CounterLimit1__1090_carry_i_10_n_0
    SLICE_X31Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.559 r  CounterLimit1__1090_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.559    CounterLimit1__1090_carry__0_i_6_n_0
    SLICE_X31Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.673 r  CounterLimit1__1090_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.673    CounterLimit1__1090_carry__1_i_6_n_0
    SLICE_X31Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    46.944 r  CounterLimit1__1090_carry_i_8/CO[0]
                         net (fo=17, routed)          0.818    47.762    audioCont/counter1_carry__1_i_6_0[0]
    SLICE_X30Y109        LUT5 (Prop_lut5_I4_O)        0.373    48.135 r  audioCont/CounterLimit1__1090_carry_i_14/O
                         net (fo=1, routed)           0.000    48.135    audioCont/CounterLimit1__1090_carry_i_14_n_0
    SLICE_X30Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.668 r  audioCont/CounterLimit1__1090_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.668    audioCont/CounterLimit1__1090_carry_i_2_n_0
    SLICE_X30Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.785 r  audioCont/CounterLimit1__1090_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.785    audioCont/CounterLimit1__1090_carry__0_i_1_n_0
    SLICE_X30Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.902 r  audioCont/CounterLimit1__1090_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.902    audioCont/CounterLimit1__1090_carry__1_i_1_n_0
    SLICE_X30Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    49.156 r  audioCont/CounterLimit1__1090_carry_i_1/CO[0]
                         net (fo=17, routed)          0.835    49.991    audioCont/CounterLimit0[1]
    SLICE_X29Y110        LUT5 (Prop_lut5_I4_O)        0.367    50.358 r  audioCont/CounterLimit1__1090_carry_i_7/O
                         net (fo=1, routed)           0.000    50.358    audioCont/CounterLimit1__1090_carry_i_7_n_0
    SLICE_X29Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.890 r  audioCont/CounterLimit1__1090_carry/CO[3]
                         net (fo=1, routed)           0.000    50.890    audioCont/CounterLimit1__1090_carry_n_0
    SLICE_X29Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.004 r  audioCont/CounterLimit1__1090_carry__0/CO[3]
                         net (fo=1, routed)           0.000    51.004    audioCont/CounterLimit1__1090_carry__0_n_0
    SLICE_X29Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.118 r  audioCont/CounterLimit1__1090_carry__1/CO[3]
                         net (fo=3, routed)           0.654    51.772    audioCont/CounterLimit0[0]
    SLICE_X29Y113        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    52.352 r  audioCont/counter1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.352    audioCont/counter1_carry_i_10_n_0
    SLICE_X29Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.466 r  audioCont/counter1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.466    audioCont/counter1_carry_i_9_n_0
    SLICE_X29Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.580 r  audioCont/counter1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.580    audioCont/counter1_carry__0_i_10_n_0
    SLICE_X29Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.694 r  audioCont/counter1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.694    audioCont/counter1_carry__0_i_9_n_0
    SLICE_X29Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    53.028 r  audioCont/counter1_carry__1_i_10/O[1]
                         net (fo=2, routed)           0.569    53.596    audioCont/CounterLimit[17]
    SLICE_X30Y117        LUT4 (Prop_lut4_I2_O)        0.303    53.899 r  audioCont/counter1_carry__1_i_8/O
                         net (fo=1, routed)           0.000    53.899    audioCont/counter1_carry__1_i_8_n_0
    SLICE_X30Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    54.412 r  audioCont/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    54.412    audioCont/counter1
    SLICE_X30Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    54.631 r  audioCont/counter1_carry__2/O[0]
                         net (fo=24, routed)          0.392    55.023    audioCont/clear
    SLICE_X30Y119        FDRE                                         r  audioCont/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.493    18.472    audioCont/clk_out1
    SLICE_X30Y119        FDRE                                         r  audioCont/counter_reg[10]/C
                         clock pessimism              0.480    18.953    
                         clock uncertainty           -0.084    18.869    
    SLICE_X30Y119        FDRE (Setup_fdre_C_R)       -0.695    18.174    audioCont/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         18.174    
                         arrival time                         -55.023    
  -------------------------------------------------------------------
                         slack                                -36.849    

Slack (VIOLATED) :        -36.849ns  (required time - arrival time)
  Source:                 tone_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            audioCont/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        55.940ns  (logic 35.964ns (64.290%)  route 19.976ns (35.710%))
  Logic Levels:           123  (CARRY4=102 LUT4=2 LUT5=15 LUT6=4)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 18.472 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.622    -0.918    clock
    SLICE_X29Y74         FDRE                                         r  tone_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.462 r  tone_reg[2]_replica/Q
                         net (fo=26, routed)          0.883     0.421    audioCont/tone[2]_repN_alias
    SLICE_X29Y73         LUT4 (Prop_lut4_I1_O)        0.124     0.545 r  audioCont/CounterLimit1__10_carry__0_i_7/O
                         net (fo=1, routed)           0.000     0.545    audioCont/CounterLimit1__10_carry__0_i_7_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.095 r  audioCont/CounterLimit1__10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.095    audioCont/CounterLimit1__10_carry__0_n_0
    SLICE_X29Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.209 r  audioCont/CounterLimit1__10_carry__1/CO[3]
                         net (fo=14, routed)          1.066     2.275    audioCont/CounterLimit1__10_carry__1_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     2.870 r  audioCont/counter1_carry__1_i_82/CO[3]
                         net (fo=1, routed)           0.000     2.870    audioCont/counter1_carry__1_i_82_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  audioCont/counter1_carry__1_i_77/CO[3]
                         net (fo=1, routed)           0.000     2.987    audioCont/counter1_carry__1_i_77_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  audioCont/counter1_carry__1_i_76/CO[3]
                         net (fo=1, routed)           0.009     3.113    audioCont/counter1_carry__1_i_76_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.367 r  audioCont/counter1_carry__1_i_44/CO[0]
                         net (fo=14, routed)          0.730     4.097    audioCont_n_13
    SLICE_X31Y73         LUT6 (Prop_lut6_I0_O)        0.367     4.464 r  counter1_carry__1_i_110/O
                         net (fo=1, routed)           0.000     4.464    counter1_carry__1_i_110_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.865 r  counter1_carry__1_i_71/CO[3]
                         net (fo=1, routed)           0.000     4.865    counter1_carry__1_i_71_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.979 r  counter1_carry__1_i_39/CO[3]
                         net (fo=1, routed)           0.009     4.988    counter1_carry__1_i_39_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.102 r  counter1_carry__1_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.102    counter1_carry__1_i_38_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.373 r  counter1_carry__1_i_25/CO[0]
                         net (fo=15, routed)          0.835     6.208    CounterLimit0[22]
    SLICE_X28Y75         LUT6 (Prop_lut6_I0_O)        0.373     6.581 r  counter1_carry__1_i_75/O
                         net (fo=1, routed)           0.000     6.581    counter1_carry__1_i_75_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.113 r  counter1_carry__1_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.113    counter1_carry__1_i_37_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.227 r  counter1_carry__1_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.227    counter1_carry__1_i_24_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.498 r  counter1_carry__1_i_11/CO[0]
                         net (fo=16, routed)          0.686     8.184    CounterLimit0[21]
    SLICE_X29Y76         LUT5 (Prop_lut5_I4_O)        0.373     8.557 r  counter1_carry__1_i_126/O
                         net (fo=1, routed)           0.000     8.557    counter1_carry__1_i_126_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.107 r  counter1_carry__1_i_88/CO[3]
                         net (fo=1, routed)           0.000     9.107    counter1_carry__1_i_88_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.221 r  counter1_carry__1_i_46/CO[3]
                         net (fo=1, routed)           0.000     9.221    counter1_carry__1_i_46_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.335 r  counter1_carry__1_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.335    counter1_carry__1_i_27_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.606 r  counter1_carry__1_i_12/CO[0]
                         net (fo=16, routed)          0.764    10.369    CounterLimit0[20]
    SLICE_X30Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    11.213 r  counter1_carry__1_i_93/CO[3]
                         net (fo=1, routed)           0.000    11.213    counter1_carry__1_i_93_n_0
    SLICE_X30Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.330 r  counter1_carry__1_i_51/CO[3]
                         net (fo=1, routed)           0.000    11.330    counter1_carry__1_i_51_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.447 r  counter1_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.447    counter1_carry__1_i_29_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.701 r  counter1_carry__1_i_16/CO[0]
                         net (fo=17, routed)          0.670    12.371    CounterLimit0[19]
    SLICE_X31Y79         LUT5 (Prop_lut5_I4_O)        0.367    12.738 r  counter1_carry__1_i_133/O
                         net (fo=1, routed)           0.000    12.738    counter1_carry__1_i_133_n_0
    SLICE_X31Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.288 r  counter1_carry__1_i_98/CO[3]
                         net (fo=1, routed)           0.000    13.288    counter1_carry__1_i_98_n_0
    SLICE_X31Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.402 r  counter1_carry__1_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.402    counter1_carry__1_i_56_n_0
    SLICE_X31Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.516 r  counter1_carry__1_i_31/CO[3]
                         net (fo=1, routed)           0.000    13.516    counter1_carry__1_i_31_n_0
    SLICE_X31Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.787 r  counter1_carry__1_i_17/CO[0]
                         net (fo=16, routed)          0.583    14.370    CounterLimit0[18]
    SLICE_X30Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    15.214 r  counter1_carry__0_i_89/CO[3]
                         net (fo=1, routed)           0.000    15.214    counter1_carry__0_i_89_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.331 r  counter1_carry__1_i_61/CO[3]
                         net (fo=1, routed)           0.000    15.331    counter1_carry__1_i_61_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.448 r  counter1_carry__1_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.448    counter1_carry__1_i_33_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.702 r  counter1_carry__1_i_18/CO[0]
                         net (fo=17, routed)          0.672    16.374    CounterLimit0[17]
    SLICE_X31Y83         LUT5 (Prop_lut5_I4_O)        0.367    16.741 r  counter1_carry__0_i_129/O
                         net (fo=1, routed)           0.000    16.741    counter1_carry__0_i_129_n_0
    SLICE_X31Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.291 r  counter1_carry__0_i_84/CO[3]
                         net (fo=1, routed)           0.000    17.291    counter1_carry__0_i_84_n_0
    SLICE_X31Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.405 r  counter1_carry__0_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.405    counter1_carry__0_i_44_n_0
    SLICE_X31Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.519 r  counter1_carry__1_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.519    counter1_carry__1_i_35_n_0
    SLICE_X31Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.790 r  counter1_carry__1_i_19/CO[0]
                         net (fo=16, routed)          0.583    18.373    CounterLimit0[16]
    SLICE_X30Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    19.217 r  counter1_carry__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    19.217    counter1_carry__0_i_83_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.334 r  counter1_carry__0_i_43/CO[3]
                         net (fo=1, routed)           0.000    19.334    counter1_carry__0_i_43_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.451 r  counter1_carry__0_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.451    counter1_carry__0_i_27_n_0
    SLICE_X30Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.705 r  counter1_carry__0_i_11/CO[0]
                         net (fo=16, routed)          0.661    20.366    CounterLimit0[15]
    SLICE_X29Y88         LUT6 (Prop_lut6_I0_O)        0.367    20.733 r  counter1_carry__0_i_97/O
                         net (fo=1, routed)           0.000    20.733    counter1_carry__0_i_97_n_0
    SLICE_X29Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.283 r  counter1_carry__0_i_49/CO[3]
                         net (fo=1, routed)           0.000    21.283    counter1_carry__0_i_49_n_0
    SLICE_X29Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.397 r  counter1_carry__0_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.397    counter1_carry__0_i_29_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.668 r  counter1_carry__0_i_12/CO[0]
                         net (fo=16, routed)          0.755    22.423    CounterLimit0[14]
    SLICE_X28Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    23.252 r  counter1_carry__0_i_99/CO[3]
                         net (fo=1, routed)           0.000    23.252    counter1_carry__0_i_99_n_0
    SLICE_X28Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.366 r  counter1_carry__0_i_54/CO[3]
                         net (fo=1, routed)           0.000    23.366    counter1_carry__0_i_54_n_0
    SLICE_X28Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.480 r  counter1_carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.480    counter1_carry__0_i_31_n_0
    SLICE_X28Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.751 r  counter1_carry__0_i_13/CO[0]
                         net (fo=16, routed)          0.557    24.308    CounterLimit0[13]
    SLICE_X29Y91         LUT5 (Prop_lut5_I4_O)        0.373    24.681 r  counter1_carry__0_i_141/O
                         net (fo=1, routed)           0.000    24.681    counter1_carry__0_i_141_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.231 r  counter1_carry__0_i_104/CO[3]
                         net (fo=1, routed)           0.000    25.231    counter1_carry__0_i_104_n_0
    SLICE_X29Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.345 r  counter1_carry__0_i_59/CO[3]
                         net (fo=1, routed)           0.000    25.345    counter1_carry__0_i_59_n_0
    SLICE_X29Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.459 r  counter1_carry__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    25.459    counter1_carry__0_i_33_n_0
    SLICE_X29Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.730 r  counter1_carry__0_i_14/CO[0]
                         net (fo=17, routed)          0.815    26.545    CounterLimit0[12]
    SLICE_X30Y92         LUT5 (Prop_lut5_I4_O)        0.373    26.918 r  counter1_carry__0_i_145/O
                         net (fo=1, routed)           0.000    26.918    counter1_carry__0_i_145_n_0
    SLICE_X30Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.451 r  counter1_carry__0_i_109/CO[3]
                         net (fo=1, routed)           0.000    27.451    counter1_carry__0_i_109_n_0
    SLICE_X30Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.568 r  counter1_carry__0_i_64/CO[3]
                         net (fo=1, routed)           0.000    27.568    counter1_carry__0_i_64_n_0
    SLICE_X30Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.685 r  counter1_carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    27.685    counter1_carry__0_i_35_n_0
    SLICE_X30Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    27.939 r  counter1_carry__0_i_19/CO[0]
                         net (fo=17, routed)          0.648    28.587    CounterLimit0[11]
    SLICE_X29Y95         LUT5 (Prop_lut5_I4_O)        0.367    28.954 r  counter1_carry__0_i_149/O
                         net (fo=1, routed)           0.000    28.954    counter1_carry__0_i_149_n_0
    SLICE_X29Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.504 r  counter1_carry__0_i_114/CO[3]
                         net (fo=1, routed)           0.000    29.504    counter1_carry__0_i_114_n_0
    SLICE_X29Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.618 r  counter1_carry__0_i_69/CO[3]
                         net (fo=1, routed)           0.000    29.618    counter1_carry__0_i_69_n_0
    SLICE_X29Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.732 r  counter1_carry__0_i_37/CO[3]
                         net (fo=1, routed)           0.000    29.732    counter1_carry__0_i_37_n_0
    SLICE_X29Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.003 r  counter1_carry__0_i_20/CO[0]
                         net (fo=17, routed)          0.790    30.794    CounterLimit0[10]
    SLICE_X30Y96         LUT5 (Prop_lut5_I4_O)        0.373    31.167 r  counter1_carry_i_69/O
                         net (fo=1, routed)           0.000    31.167    counter1_carry_i_69_n_0
    SLICE_X30Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.700 r  counter1_carry_i_50/CO[3]
                         net (fo=1, routed)           0.000    31.700    counter1_carry_i_50_n_0
    SLICE_X30Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.817 r  counter1_carry__0_i_74/CO[3]
                         net (fo=1, routed)           0.000    31.817    counter1_carry__0_i_74_n_0
    SLICE_X30Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.934 r  counter1_carry__0_i_39/CO[3]
                         net (fo=1, routed)           0.000    31.934    counter1_carry__0_i_39_n_0
    SLICE_X30Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.188 r  counter1_carry__0_i_21/CO[0]
                         net (fo=17, routed)          0.810    32.997    CounterLimit0[9]
    SLICE_X28Y96         LUT5 (Prop_lut5_I4_O)        0.367    33.364 r  counter1_carry_i_65/O
                         net (fo=1, routed)           0.000    33.364    counter1_carry_i_65_n_0
    SLICE_X28Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.914 r  counter1_carry_i_45/CO[3]
                         net (fo=1, routed)           0.000    33.914    counter1_carry_i_45_n_0
    SLICE_X28Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.028 r  counter1_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.028    counter1_carry_i_30_n_0
    SLICE_X28Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.142 r  counter1_carry__0_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.142    counter1_carry__0_i_41_n_0
    SLICE_X28Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.413 r  counter1_carry__0_i_22/CO[0]
                         net (fo=16, routed)          0.784    35.197    CounterLimit0[8]
    SLICE_X28Y100        LUT6 (Prop_lut6_I0_O)        0.373    35.570 r  counter1_carry_i_60/O
                         net (fo=1, routed)           0.000    35.570    counter1_carry_i_60_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    35.968 r  counter1_carry_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.968    counter1_carry_i_44_n_0
    SLICE_X28Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.082 r  counter1_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.082    counter1_carry_i_29_n_0
    SLICE_X28Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.196 r  counter1_carry_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.196    counter1_carry_i_22_n_0
    SLICE_X28Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.467 r  counter1_carry_i_11/CO[0]
                         net (fo=17, routed)          0.737    37.204    CounterLimit0[7]
    SLICE_X29Y101        LUT5 (Prop_lut5_I4_O)        0.373    37.577 r  CounterLimit1__1090_carry_i_41/O
                         net (fo=1, routed)           0.000    37.577    CounterLimit1__1090_carry_i_41_n_0
    SLICE_X29Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.127 r  CounterLimit1__1090_carry_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.127    CounterLimit1__1090_carry_i_33_n_0
    SLICE_X29Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.241 r  counter1_carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    38.241    counter1_carry_i_35_n_0
    SLICE_X29Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.355 r  counter1_carry_i_24/CO[3]
                         net (fo=1, routed)           0.000    38.355    counter1_carry_i_24_n_0
    SLICE_X29Y104        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    38.626 r  counter1_carry_i_12/CO[0]
                         net (fo=17, routed)          0.701    39.327    CounterLimit0[6]
    SLICE_X30Y103        LUT5 (Prop_lut5_I4_O)        0.373    39.700 r  CounterLimit1__1090_carry_i_37/O
                         net (fo=1, routed)           0.000    39.700    CounterLimit1__1090_carry_i_37_n_0
    SLICE_X30Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.233 r  CounterLimit1__1090_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.233    CounterLimit1__1090_carry_i_28_n_0
    SLICE_X30Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.350 r  CounterLimit1__1090_carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    40.350    CounterLimit1__1090_carry__0_i_21_n_0
    SLICE_X30Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.467 r  counter1_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    40.467    counter1_carry_i_26_n_0
    SLICE_X30Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    40.721 r  counter1_carry_i_13/CO[0]
                         net (fo=17, routed)          0.817    41.537    CounterLimit0[5]
    SLICE_X28Y104        LUT5 (Prop_lut5_I4_O)        0.367    41.904 r  CounterLimit1__1090_carry_i_32/O
                         net (fo=1, routed)           0.000    41.904    CounterLimit1__1090_carry_i_32_n_0
    SLICE_X28Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.454 r  CounterLimit1__1090_carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    42.454    CounterLimit1__1090_carry_i_23_n_0
    SLICE_X28Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.568 r  CounterLimit1__1090_carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.568    CounterLimit1__1090_carry__0_i_16_n_0
    SLICE_X28Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.682 r  CounterLimit1__1090_carry__1_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.682    CounterLimit1__1090_carry__1_i_16_n_0
    SLICE_X28Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    42.953 r  counter1_carry_i_14/CO[0]
                         net (fo=17, routed)          0.659    43.612    CounterLimit0[4]
    SLICE_X29Y106        LUT5 (Prop_lut5_I4_O)        0.373    43.985 r  CounterLimit1__1090_carry_i_27/O
                         net (fo=1, routed)           0.000    43.985    CounterLimit1__1090_carry_i_27_n_0
    SLICE_X29Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.535 r  CounterLimit1__1090_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.535    CounterLimit1__1090_carry_i_17_n_0
    SLICE_X29Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.649 r  CounterLimit1__1090_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.649    CounterLimit1__1090_carry__0_i_11_n_0
    SLICE_X29Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.763 r  CounterLimit1__1090_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.763    CounterLimit1__1090_carry__1_i_11_n_0
    SLICE_X29Y109        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.034 r  CounterLimit1__1090_carry_i_15/CO[0]
                         net (fo=17, routed)          0.487    45.522    CounterLimit0[3]
    SLICE_X31Y109        LUT5 (Prop_lut5_I4_O)        0.373    45.895 r  CounterLimit1__1090_carry_i_21/O
                         net (fo=1, routed)           0.000    45.895    CounterLimit1__1090_carry_i_21_n_0
    SLICE_X31Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.445 r  CounterLimit1__1090_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.445    CounterLimit1__1090_carry_i_10_n_0
    SLICE_X31Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.559 r  CounterLimit1__1090_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.559    CounterLimit1__1090_carry__0_i_6_n_0
    SLICE_X31Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.673 r  CounterLimit1__1090_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.673    CounterLimit1__1090_carry__1_i_6_n_0
    SLICE_X31Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    46.944 r  CounterLimit1__1090_carry_i_8/CO[0]
                         net (fo=17, routed)          0.818    47.762    audioCont/counter1_carry__1_i_6_0[0]
    SLICE_X30Y109        LUT5 (Prop_lut5_I4_O)        0.373    48.135 r  audioCont/CounterLimit1__1090_carry_i_14/O
                         net (fo=1, routed)           0.000    48.135    audioCont/CounterLimit1__1090_carry_i_14_n_0
    SLICE_X30Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.668 r  audioCont/CounterLimit1__1090_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.668    audioCont/CounterLimit1__1090_carry_i_2_n_0
    SLICE_X30Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.785 r  audioCont/CounterLimit1__1090_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.785    audioCont/CounterLimit1__1090_carry__0_i_1_n_0
    SLICE_X30Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.902 r  audioCont/CounterLimit1__1090_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.902    audioCont/CounterLimit1__1090_carry__1_i_1_n_0
    SLICE_X30Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    49.156 r  audioCont/CounterLimit1__1090_carry_i_1/CO[0]
                         net (fo=17, routed)          0.835    49.991    audioCont/CounterLimit0[1]
    SLICE_X29Y110        LUT5 (Prop_lut5_I4_O)        0.367    50.358 r  audioCont/CounterLimit1__1090_carry_i_7/O
                         net (fo=1, routed)           0.000    50.358    audioCont/CounterLimit1__1090_carry_i_7_n_0
    SLICE_X29Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.890 r  audioCont/CounterLimit1__1090_carry/CO[3]
                         net (fo=1, routed)           0.000    50.890    audioCont/CounterLimit1__1090_carry_n_0
    SLICE_X29Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.004 r  audioCont/CounterLimit1__1090_carry__0/CO[3]
                         net (fo=1, routed)           0.000    51.004    audioCont/CounterLimit1__1090_carry__0_n_0
    SLICE_X29Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.118 r  audioCont/CounterLimit1__1090_carry__1/CO[3]
                         net (fo=3, routed)           0.654    51.772    audioCont/CounterLimit0[0]
    SLICE_X29Y113        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    52.352 r  audioCont/counter1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.352    audioCont/counter1_carry_i_10_n_0
    SLICE_X29Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.466 r  audioCont/counter1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.466    audioCont/counter1_carry_i_9_n_0
    SLICE_X29Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.580 r  audioCont/counter1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.580    audioCont/counter1_carry__0_i_10_n_0
    SLICE_X29Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.694 r  audioCont/counter1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.694    audioCont/counter1_carry__0_i_9_n_0
    SLICE_X29Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    53.028 r  audioCont/counter1_carry__1_i_10/O[1]
                         net (fo=2, routed)           0.569    53.596    audioCont/CounterLimit[17]
    SLICE_X30Y117        LUT4 (Prop_lut4_I2_O)        0.303    53.899 r  audioCont/counter1_carry__1_i_8/O
                         net (fo=1, routed)           0.000    53.899    audioCont/counter1_carry__1_i_8_n_0
    SLICE_X30Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    54.412 r  audioCont/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    54.412    audioCont/counter1
    SLICE_X30Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    54.631 r  audioCont/counter1_carry__2/O[0]
                         net (fo=24, routed)          0.392    55.023    audioCont/clear
    SLICE_X30Y119        FDRE                                         r  audioCont/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.493    18.472    audioCont/clk_out1
    SLICE_X30Y119        FDRE                                         r  audioCont/counter_reg[11]/C
                         clock pessimism              0.480    18.953    
                         clock uncertainty           -0.084    18.869    
    SLICE_X30Y119        FDRE (Setup_fdre_C_R)       -0.695    18.174    audioCont/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         18.174    
                         arrival time                         -55.023    
  -------------------------------------------------------------------
                         slack                                -36.849    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 CPU/md_ALU/div/Q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md_ALU/div/Q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.141ns (67.004%)  route 0.069ns (32.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.569    -0.595    CPU/md_ALU/div/clk_out1
    SLICE_X31Y89         FDRE                                         r  CPU/md_ALU/div/Q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  CPU/md_ALU/div/Q_reg[4]/Q
                         net (fo=2, routed)           0.069    -0.385    CPU/md_ALU/div/Q_2[4]
    SLICE_X31Y89         FDRE                                         r  CPU/md_ALU/div/Q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.840    -0.833    CPU/md_ALU/div/clk_out1
    SLICE_X31Y89         FDRE                                         r  CPU/md_ALU/div/Q_reg[5]/C
                         clock pessimism              0.238    -0.595    
    SLICE_X31Y89         FDRE (Hold_fdre_C_D)         0.078    -0.517    CPU/md_ALU/div/Q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.385    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 CPU/id_pcplusone_reg/register[21]/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/ex_pcplusone/register[21]/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.684ns = ( 10.684 - 10.000 ) 
    Source Clock Delay      (SCD):    0.546ns = ( 10.546 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.789     9.626    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.044     9.670 r  q_reg_i_5/O
                         net (fo=1, routed)           0.220     9.889    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     9.982 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.564    10.546    CPU/id_pcplusone_reg/register[21]/negClock
    SLICE_X59Y94         FDCE                                         r  CPU/id_pcplusone_reg/register[21]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y94         FDCE (Prop_fdce_C_Q)         0.141    10.687 r  CPU/id_pcplusone_reg/register[21]/q_reg/Q
                         net (fo=1, routed)           0.087    10.774    CPU/id_pcplusone_reg/register[21]/q_reg_n_0
    SLICE_X58Y94         LUT2 (Prop_lut2_I0_O)        0.045    10.819 r  CPU/id_pcplusone_reg/register[21]/q_i_1__209/O
                         net (fo=1, routed)           0.000    10.819    CPU/ex_pcplusone/register[21]/q_reg_3
    SLICE_X58Y94         FDCE                                         r  CPU/ex_pcplusone/register[21]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.110     9.437    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.055     9.492 r  q_reg_i_5/O
                         net (fo=1, routed)           0.244     9.736    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.849 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.835    10.684    CPU/ex_pcplusone/register[21]/negClock
    SLICE_X58Y94         FDCE                                         r  CPU/ex_pcplusone/register[21]/q_reg/C
                         clock pessimism             -0.125    10.559    
    SLICE_X58Y94         FDCE (Hold_fdce_C_D)         0.120    10.679    CPU/ex_pcplusone/register[21]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.679    
                         arrival time                          10.819    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 CPU/id_pcplusone_reg/register[27]/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/ex_pcplusone/register[27]/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.684ns = ( 10.684 - 10.000 ) 
    Source Clock Delay      (SCD):    0.546ns = ( 10.546 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.789     9.626    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.044     9.670 r  q_reg_i_5/O
                         net (fo=1, routed)           0.220     9.889    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     9.982 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.564    10.546    CPU/id_pcplusone_reg/register[27]/negClock
    SLICE_X61Y93         FDCE                                         r  CPU/id_pcplusone_reg/register[27]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y93         FDCE (Prop_fdce_C_Q)         0.141    10.687 r  CPU/id_pcplusone_reg/register[27]/q_reg/Q
                         net (fo=1, routed)           0.087    10.774    CPU/id_pcplusone_reg/register[27]/q_reg_n_0
    SLICE_X60Y93         LUT2 (Prop_lut2_I0_O)        0.045    10.819 r  CPU/id_pcplusone_reg/register[27]/q_i_1__215/O
                         net (fo=1, routed)           0.000    10.819    CPU/ex_pcplusone/register[27]/q_reg_0
    SLICE_X60Y93         FDCE                                         r  CPU/ex_pcplusone/register[27]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.110     9.437    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.055     9.492 r  q_reg_i_5/O
                         net (fo=1, routed)           0.244     9.736    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.849 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.835    10.684    CPU/ex_pcplusone/register[27]/negClock
    SLICE_X60Y93         FDCE                                         r  CPU/ex_pcplusone/register[27]/q_reg/C
                         clock pessimism             -0.125    10.559    
    SLICE_X60Y93         FDCE (Hold_fdce_C_D)         0.120    10.679    CPU/ex_pcplusone/register[27]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.679    
                         arrival time                          10.819    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 CPU/id_pcplusone_reg/register[30]/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/ex_pcplusone/register[30]/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.684ns = ( 10.684 - 10.000 ) 
    Source Clock Delay      (SCD):    0.546ns = ( 10.546 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.789     9.626    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.044     9.670 r  q_reg_i_5/O
                         net (fo=1, routed)           0.220     9.889    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     9.982 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.564    10.546    CPU/id_pcplusone_reg/register[30]/negClock
    SLICE_X61Y95         FDCE                                         r  CPU/id_pcplusone_reg/register[30]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y95         FDCE (Prop_fdce_C_Q)         0.141    10.687 r  CPU/id_pcplusone_reg/register[30]/q_reg/Q
                         net (fo=1, routed)           0.087    10.774    CPU/id_pcplusone_reg/register[30]/q_reg_n_0
    SLICE_X60Y95         LUT2 (Prop_lut2_I0_O)        0.045    10.819 r  CPU/id_pcplusone_reg/register[30]/q_i_1__218/O
                         net (fo=1, routed)           0.000    10.819    CPU/ex_pcplusone/register[30]/q_reg_1
    SLICE_X60Y95         FDCE                                         r  CPU/ex_pcplusone/register[30]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.110     9.437    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.055     9.492 r  q_reg_i_5/O
                         net (fo=1, routed)           0.244     9.736    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.849 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.835    10.684    CPU/ex_pcplusone/register[30]/negClock
    SLICE_X60Y95         FDCE                                         r  CPU/ex_pcplusone/register[30]/q_reg/C
                         clock pessimism             -0.125    10.559    
    SLICE_X60Y95         FDCE (Hold_fdce_C_D)         0.120    10.679    CPU/ex_pcplusone/register[30]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.679    
                         arrival time                          10.819    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 CPU/id_pcplusone_reg/register[31]/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/ex_pcplusone/register[31]/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.684ns = ( 10.684 - 10.000 ) 
    Source Clock Delay      (SCD):    0.546ns = ( 10.546 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.789     9.626    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.044     9.670 r  q_reg_i_5/O
                         net (fo=1, routed)           0.220     9.889    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     9.982 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.564    10.546    CPU/id_pcplusone_reg/register[31]/negClock
    SLICE_X59Y95         FDCE                                         r  CPU/id_pcplusone_reg/register[31]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y95         FDCE (Prop_fdce_C_Q)         0.141    10.687 r  CPU/id_pcplusone_reg/register[31]/q_reg/Q
                         net (fo=1, routed)           0.087    10.774    CPU/id_pcplusone_reg/register[31]/q_reg_n_0
    SLICE_X58Y95         LUT2 (Prop_lut2_I0_O)        0.045    10.819 r  CPU/id_pcplusone_reg/register[31]/q_i_1__219/O
                         net (fo=1, routed)           0.000    10.819    CPU/ex_pcplusone/register[31]/q_reg_1
    SLICE_X58Y95         FDCE                                         r  CPU/ex_pcplusone/register[31]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.110     9.437    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.055     9.492 r  q_reg_i_5/O
                         net (fo=1, routed)           0.244     9.736    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.849 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.835    10.684    CPU/ex_pcplusone/register[31]/negClock
    SLICE_X58Y95         FDCE                                         r  CPU/ex_pcplusone/register[31]/q_reg/C
                         clock pessimism             -0.125    10.559    
    SLICE_X58Y95         FDCE (Hold_fdce_C_D)         0.120    10.679    CPU/ex_pcplusone/register[31]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.679    
                         arrival time                          10.819    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 CPU/id_pcplusone_reg/register[24]/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/ex_pcplusone/register[24]/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.683ns = ( 10.683 - 10.000 ) 
    Source Clock Delay      (SCD):    0.545ns = ( 10.545 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.789     9.626    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.044     9.670 r  q_reg_i_5/O
                         net (fo=1, routed)           0.220     9.889    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     9.982 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.563    10.545    CPU/id_pcplusone_reg/register[24]/negClock
    SLICE_X61Y91         FDCE                                         r  CPU/id_pcplusone_reg/register[24]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y91         FDCE (Prop_fdce_C_Q)         0.141    10.686 r  CPU/id_pcplusone_reg/register[24]/q_reg/Q
                         net (fo=1, routed)           0.091    10.777    CPU/id_pcplusone_reg/register[24]/q_reg_n_0
    SLICE_X60Y91         LUT2 (Prop_lut2_I0_O)        0.045    10.822 r  CPU/id_pcplusone_reg/register[24]/q_i_1__212/O
                         net (fo=1, routed)           0.000    10.822    CPU/ex_pcplusone/register[24]/q_reg_4
    SLICE_X60Y91         FDCE                                         r  CPU/ex_pcplusone/register[24]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.110     9.437    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.055     9.492 r  q_reg_i_5/O
                         net (fo=1, routed)           0.244     9.736    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.849 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.834    10.683    CPU/ex_pcplusone/register[24]/negClock
    SLICE_X60Y91         FDCE                                         r  CPU/ex_pcplusone/register[24]/q_reg/C
                         clock pessimism             -0.125    10.558    
    SLICE_X60Y91         FDCE (Hold_fdce_C_D)         0.121    10.679    CPU/ex_pcplusone/register[24]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.679    
                         arrival time                          10.822    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 CPU/id_pcplusone_reg/register[2]/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/ex_pcplusone/register[2]/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.683ns = ( 10.683 - 10.000 ) 
    Source Clock Delay      (SCD):    0.546ns = ( 10.546 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.124ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.789     9.626    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.044     9.670 r  q_reg_i_5/O
                         net (fo=1, routed)           0.220     9.889    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     9.982 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.564    10.546    CPU/id_pcplusone_reg/register[2]/negClock
    SLICE_X35Y86         FDCE                                         r  CPU/id_pcplusone_reg/register[2]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y86         FDCE (Prop_fdce_C_Q)         0.141    10.687 r  CPU/id_pcplusone_reg/register[2]/q_reg/Q
                         net (fo=1, routed)           0.091    10.778    CPU/id_pcplusone_reg/register[2]/q_reg_n_0
    SLICE_X34Y86         LUT2 (Prop_lut2_I0_O)        0.045    10.823 r  CPU/id_pcplusone_reg/register[2]/q_i_1__190/O
                         net (fo=1, routed)           0.000    10.823    CPU/ex_pcplusone/register[2]/q_reg_1
    SLICE_X34Y86         FDCE                                         r  CPU/ex_pcplusone/register[2]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.110     9.437    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.055     9.492 r  q_reg_i_5/O
                         net (fo=1, routed)           0.244     9.736    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.849 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.834    10.683    CPU/ex_pcplusone/register[2]/negClock
    SLICE_X34Y86         FDCE                                         r  CPU/ex_pcplusone/register[2]/q_reg/C
                         clock pessimism             -0.124    10.559    
    SLICE_X34Y86         FDCE (Hold_fdce_C_D)         0.121    10.680    CPU/ex_pcplusone/register[2]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.680    
                         arrival time                          10.823    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 CPU/mem_pcplusone/register[29]/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/wb_pcplusone/register[29]/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.684ns = ( 10.684 - 10.000 ) 
    Source Clock Delay      (SCD):    0.546ns = ( 10.546 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.789     9.626    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.044     9.670 r  q_reg_i_5/O
                         net (fo=1, routed)           0.220     9.889    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     9.982 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.564    10.546    CPU/mem_pcplusone/register[29]/negClock
    SLICE_X58Y95         FDCE                                         r  CPU/mem_pcplusone/register[29]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y95         FDCE (Prop_fdce_C_Q)         0.164    10.710 r  CPU/mem_pcplusone/register[29]/q_reg/Q
                         net (fo=1, routed)           0.056    10.766    CPU/wb_pcplusone/register[29]/q_reg_1
    SLICE_X58Y95         FDCE                                         r  CPU/wb_pcplusone/register[29]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.110     9.437    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.055     9.492 r  q_reg_i_5/O
                         net (fo=1, routed)           0.244     9.736    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.849 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.835    10.684    CPU/wb_pcplusone/register[29]/negClock
    SLICE_X58Y95         FDCE                                         r  CPU/wb_pcplusone/register[29]/q_reg/C
                         clock pessimism             -0.138    10.546    
    SLICE_X58Y95         FDCE (Hold_fdce_C_D)         0.064    10.610    CPU/wb_pcplusone/register[29]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.610    
                         arrival time                          10.766    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 CPU/ex_pcplusone/register[8]/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/mem_pcplusone/register[8]/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.119%)  route 0.130ns (47.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.680ns = ( 10.680 - 10.000 ) 
    Source Clock Delay      (SCD):    0.544ns = ( 10.544 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.101ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.789     9.626    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.044     9.670 r  q_reg_i_5/O
                         net (fo=1, routed)           0.220     9.889    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     9.982 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.562    10.544    CPU/ex_pcplusone/register[8]/negClock
    SLICE_X57Y92         FDCE                                         r  CPU/ex_pcplusone/register[8]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y92         FDCE (Prop_fdce_C_Q)         0.141    10.685 r  CPU/ex_pcplusone/register[8]/q_reg/Q
                         net (fo=7, routed)           0.130    10.814    CPU/mem_pcplusone/register[8]/EX_pcPlusOne[0]
    SLICE_X55Y91         FDCE                                         r  CPU/mem_pcplusone/register[8]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.110     9.437    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.055     9.492 r  q_reg_i_5/O
                         net (fo=1, routed)           0.244     9.736    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.849 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.831    10.680    CPU/mem_pcplusone/register[8]/negClock
    SLICE_X55Y91         FDCE                                         r  CPU/mem_pcplusone/register[8]/q_reg/C
                         clock pessimism             -0.101    10.579    
    SLICE_X55Y91         FDCE (Hold_fdce_C_D)         0.075    10.654    CPU/mem_pcplusone/register[8]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.654    
                         arrival time                          10.814    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 CPU/mem_pcplusone/register[28]/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/wb_pcplusone/register[28]/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.684ns = ( 10.684 - 10.000 ) 
    Source Clock Delay      (SCD):    0.546ns = ( 10.546 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.789     9.626    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.044     9.670 r  q_reg_i_5/O
                         net (fo=1, routed)           0.220     9.889    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     9.982 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.564    10.546    CPU/mem_pcplusone/register[28]/negClock
    SLICE_X58Y95         FDCE                                         r  CPU/mem_pcplusone/register[28]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y95         FDCE (Prop_fdce_C_Q)         0.164    10.710 r  CPU/mem_pcplusone/register[28]/q_reg/Q
                         net (fo=1, routed)           0.056    10.766    CPU/wb_pcplusone/register[28]/q_reg_1
    SLICE_X58Y95         FDCE                                         r  CPU/wb_pcplusone/register[28]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.110     9.437    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.055     9.492 r  q_reg_i_5/O
                         net (fo=1, routed)           0.244     9.736    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.849 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.835    10.684    CPU/wb_pcplusone/register[28]/negClock
    SLICE_X58Y95         FDCE                                         r  CPU/wb_pcplusone/register[28]/q_reg/C
                         clock pessimism             -0.138    10.546    
    SLICE_X58Y95         FDCE (Hold_fdce_C_D)         0.053    10.599    CPU/wb_pcplusone/register[28]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.599    
                         arrival time                          10.766    
  -------------------------------------------------------------------
                         slack                                  0.167    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y16     InstMem/dataOut_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y17     InstMem/dataOut_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y18     InstMem/dataOut_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y38     ProcMem/MemoryArray_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    q_reg_i_3__0/I
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16   pll/inst/clkout1_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         20.000      17.846     DSP48_X0Y37      CPU/md_ALU/mult/real_prod_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         20.000      17.846     DSP48_X0Y35      CPU/md_ALU/mult/real_prod_reg__0/CLK
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X10Y111    LED_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y111    LED_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y111    LED_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y101     LED_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y101     LED_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y111    LED_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y111    LED_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y83      LED_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y83      LED_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y95     button_press_1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y95     button_press_1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y111    LED_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y111    LED_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y101     LED_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y101     LED_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y111    LED_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y111    LED_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y83      LED_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y83      LED_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y95     button_press_1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y95     button_press_1_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   pll/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :         1651  Failing Endpoints,  Worst Slack      -36.890ns,  Total Violation    -3854.362ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -36.890ns  (required time - arrival time)
  Source:                 tone_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            audioCont/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        56.079ns  (logic 35.964ns (64.131%)  route 20.115ns (35.869%))
  Logic Levels:           123  (CARRY4=102 LUT4=2 LUT5=15 LUT6=4)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 18.472 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.622    -0.918    clock
    SLICE_X29Y74         FDRE                                         r  tone_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.462 r  tone_reg[2]_replica/Q
                         net (fo=26, routed)          0.883     0.421    audioCont/tone[2]_repN_alias
    SLICE_X29Y73         LUT4 (Prop_lut4_I1_O)        0.124     0.545 r  audioCont/CounterLimit1__10_carry__0_i_7/O
                         net (fo=1, routed)           0.000     0.545    audioCont/CounterLimit1__10_carry__0_i_7_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.095 r  audioCont/CounterLimit1__10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.095    audioCont/CounterLimit1__10_carry__0_n_0
    SLICE_X29Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.209 r  audioCont/CounterLimit1__10_carry__1/CO[3]
                         net (fo=14, routed)          1.066     2.275    audioCont/CounterLimit1__10_carry__1_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     2.870 r  audioCont/counter1_carry__1_i_82/CO[3]
                         net (fo=1, routed)           0.000     2.870    audioCont/counter1_carry__1_i_82_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  audioCont/counter1_carry__1_i_77/CO[3]
                         net (fo=1, routed)           0.000     2.987    audioCont/counter1_carry__1_i_77_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  audioCont/counter1_carry__1_i_76/CO[3]
                         net (fo=1, routed)           0.009     3.113    audioCont/counter1_carry__1_i_76_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.367 r  audioCont/counter1_carry__1_i_44/CO[0]
                         net (fo=14, routed)          0.730     4.097    audioCont_n_13
    SLICE_X31Y73         LUT6 (Prop_lut6_I0_O)        0.367     4.464 r  counter1_carry__1_i_110/O
                         net (fo=1, routed)           0.000     4.464    counter1_carry__1_i_110_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.865 r  counter1_carry__1_i_71/CO[3]
                         net (fo=1, routed)           0.000     4.865    counter1_carry__1_i_71_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.979 r  counter1_carry__1_i_39/CO[3]
                         net (fo=1, routed)           0.009     4.988    counter1_carry__1_i_39_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.102 r  counter1_carry__1_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.102    counter1_carry__1_i_38_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.373 r  counter1_carry__1_i_25/CO[0]
                         net (fo=15, routed)          0.835     6.208    CounterLimit0[22]
    SLICE_X28Y75         LUT6 (Prop_lut6_I0_O)        0.373     6.581 r  counter1_carry__1_i_75/O
                         net (fo=1, routed)           0.000     6.581    counter1_carry__1_i_75_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.113 r  counter1_carry__1_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.113    counter1_carry__1_i_37_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.227 r  counter1_carry__1_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.227    counter1_carry__1_i_24_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.498 r  counter1_carry__1_i_11/CO[0]
                         net (fo=16, routed)          0.686     8.184    CounterLimit0[21]
    SLICE_X29Y76         LUT5 (Prop_lut5_I4_O)        0.373     8.557 r  counter1_carry__1_i_126/O
                         net (fo=1, routed)           0.000     8.557    counter1_carry__1_i_126_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.107 r  counter1_carry__1_i_88/CO[3]
                         net (fo=1, routed)           0.000     9.107    counter1_carry__1_i_88_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.221 r  counter1_carry__1_i_46/CO[3]
                         net (fo=1, routed)           0.000     9.221    counter1_carry__1_i_46_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.335 r  counter1_carry__1_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.335    counter1_carry__1_i_27_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.606 r  counter1_carry__1_i_12/CO[0]
                         net (fo=16, routed)          0.764    10.369    CounterLimit0[20]
    SLICE_X30Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    11.213 r  counter1_carry__1_i_93/CO[3]
                         net (fo=1, routed)           0.000    11.213    counter1_carry__1_i_93_n_0
    SLICE_X30Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.330 r  counter1_carry__1_i_51/CO[3]
                         net (fo=1, routed)           0.000    11.330    counter1_carry__1_i_51_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.447 r  counter1_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.447    counter1_carry__1_i_29_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.701 r  counter1_carry__1_i_16/CO[0]
                         net (fo=17, routed)          0.670    12.371    CounterLimit0[19]
    SLICE_X31Y79         LUT5 (Prop_lut5_I4_O)        0.367    12.738 r  counter1_carry__1_i_133/O
                         net (fo=1, routed)           0.000    12.738    counter1_carry__1_i_133_n_0
    SLICE_X31Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.288 r  counter1_carry__1_i_98/CO[3]
                         net (fo=1, routed)           0.000    13.288    counter1_carry__1_i_98_n_0
    SLICE_X31Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.402 r  counter1_carry__1_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.402    counter1_carry__1_i_56_n_0
    SLICE_X31Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.516 r  counter1_carry__1_i_31/CO[3]
                         net (fo=1, routed)           0.000    13.516    counter1_carry__1_i_31_n_0
    SLICE_X31Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.787 r  counter1_carry__1_i_17/CO[0]
                         net (fo=16, routed)          0.583    14.370    CounterLimit0[18]
    SLICE_X30Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    15.214 r  counter1_carry__0_i_89/CO[3]
                         net (fo=1, routed)           0.000    15.214    counter1_carry__0_i_89_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.331 r  counter1_carry__1_i_61/CO[3]
                         net (fo=1, routed)           0.000    15.331    counter1_carry__1_i_61_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.448 r  counter1_carry__1_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.448    counter1_carry__1_i_33_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.702 r  counter1_carry__1_i_18/CO[0]
                         net (fo=17, routed)          0.672    16.374    CounterLimit0[17]
    SLICE_X31Y83         LUT5 (Prop_lut5_I4_O)        0.367    16.741 r  counter1_carry__0_i_129/O
                         net (fo=1, routed)           0.000    16.741    counter1_carry__0_i_129_n_0
    SLICE_X31Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.291 r  counter1_carry__0_i_84/CO[3]
                         net (fo=1, routed)           0.000    17.291    counter1_carry__0_i_84_n_0
    SLICE_X31Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.405 r  counter1_carry__0_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.405    counter1_carry__0_i_44_n_0
    SLICE_X31Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.519 r  counter1_carry__1_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.519    counter1_carry__1_i_35_n_0
    SLICE_X31Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.790 r  counter1_carry__1_i_19/CO[0]
                         net (fo=16, routed)          0.583    18.373    CounterLimit0[16]
    SLICE_X30Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    19.217 r  counter1_carry__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    19.217    counter1_carry__0_i_83_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.334 r  counter1_carry__0_i_43/CO[3]
                         net (fo=1, routed)           0.000    19.334    counter1_carry__0_i_43_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.451 r  counter1_carry__0_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.451    counter1_carry__0_i_27_n_0
    SLICE_X30Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.705 r  counter1_carry__0_i_11/CO[0]
                         net (fo=16, routed)          0.661    20.366    CounterLimit0[15]
    SLICE_X29Y88         LUT6 (Prop_lut6_I0_O)        0.367    20.733 r  counter1_carry__0_i_97/O
                         net (fo=1, routed)           0.000    20.733    counter1_carry__0_i_97_n_0
    SLICE_X29Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.283 r  counter1_carry__0_i_49/CO[3]
                         net (fo=1, routed)           0.000    21.283    counter1_carry__0_i_49_n_0
    SLICE_X29Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.397 r  counter1_carry__0_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.397    counter1_carry__0_i_29_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.668 r  counter1_carry__0_i_12/CO[0]
                         net (fo=16, routed)          0.755    22.423    CounterLimit0[14]
    SLICE_X28Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    23.252 r  counter1_carry__0_i_99/CO[3]
                         net (fo=1, routed)           0.000    23.252    counter1_carry__0_i_99_n_0
    SLICE_X28Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.366 r  counter1_carry__0_i_54/CO[3]
                         net (fo=1, routed)           0.000    23.366    counter1_carry__0_i_54_n_0
    SLICE_X28Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.480 r  counter1_carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.480    counter1_carry__0_i_31_n_0
    SLICE_X28Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.751 r  counter1_carry__0_i_13/CO[0]
                         net (fo=16, routed)          0.557    24.308    CounterLimit0[13]
    SLICE_X29Y91         LUT5 (Prop_lut5_I4_O)        0.373    24.681 r  counter1_carry__0_i_141/O
                         net (fo=1, routed)           0.000    24.681    counter1_carry__0_i_141_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.231 r  counter1_carry__0_i_104/CO[3]
                         net (fo=1, routed)           0.000    25.231    counter1_carry__0_i_104_n_0
    SLICE_X29Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.345 r  counter1_carry__0_i_59/CO[3]
                         net (fo=1, routed)           0.000    25.345    counter1_carry__0_i_59_n_0
    SLICE_X29Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.459 r  counter1_carry__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    25.459    counter1_carry__0_i_33_n_0
    SLICE_X29Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.730 r  counter1_carry__0_i_14/CO[0]
                         net (fo=17, routed)          0.815    26.545    CounterLimit0[12]
    SLICE_X30Y92         LUT5 (Prop_lut5_I4_O)        0.373    26.918 r  counter1_carry__0_i_145/O
                         net (fo=1, routed)           0.000    26.918    counter1_carry__0_i_145_n_0
    SLICE_X30Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.451 r  counter1_carry__0_i_109/CO[3]
                         net (fo=1, routed)           0.000    27.451    counter1_carry__0_i_109_n_0
    SLICE_X30Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.568 r  counter1_carry__0_i_64/CO[3]
                         net (fo=1, routed)           0.000    27.568    counter1_carry__0_i_64_n_0
    SLICE_X30Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.685 r  counter1_carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    27.685    counter1_carry__0_i_35_n_0
    SLICE_X30Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    27.939 r  counter1_carry__0_i_19/CO[0]
                         net (fo=17, routed)          0.648    28.587    CounterLimit0[11]
    SLICE_X29Y95         LUT5 (Prop_lut5_I4_O)        0.367    28.954 r  counter1_carry__0_i_149/O
                         net (fo=1, routed)           0.000    28.954    counter1_carry__0_i_149_n_0
    SLICE_X29Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.504 r  counter1_carry__0_i_114/CO[3]
                         net (fo=1, routed)           0.000    29.504    counter1_carry__0_i_114_n_0
    SLICE_X29Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.618 r  counter1_carry__0_i_69/CO[3]
                         net (fo=1, routed)           0.000    29.618    counter1_carry__0_i_69_n_0
    SLICE_X29Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.732 r  counter1_carry__0_i_37/CO[3]
                         net (fo=1, routed)           0.000    29.732    counter1_carry__0_i_37_n_0
    SLICE_X29Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.003 r  counter1_carry__0_i_20/CO[0]
                         net (fo=17, routed)          0.790    30.794    CounterLimit0[10]
    SLICE_X30Y96         LUT5 (Prop_lut5_I4_O)        0.373    31.167 r  counter1_carry_i_69/O
                         net (fo=1, routed)           0.000    31.167    counter1_carry_i_69_n_0
    SLICE_X30Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.700 r  counter1_carry_i_50/CO[3]
                         net (fo=1, routed)           0.000    31.700    counter1_carry_i_50_n_0
    SLICE_X30Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.817 r  counter1_carry__0_i_74/CO[3]
                         net (fo=1, routed)           0.000    31.817    counter1_carry__0_i_74_n_0
    SLICE_X30Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.934 r  counter1_carry__0_i_39/CO[3]
                         net (fo=1, routed)           0.000    31.934    counter1_carry__0_i_39_n_0
    SLICE_X30Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.188 r  counter1_carry__0_i_21/CO[0]
                         net (fo=17, routed)          0.810    32.997    CounterLimit0[9]
    SLICE_X28Y96         LUT5 (Prop_lut5_I4_O)        0.367    33.364 r  counter1_carry_i_65/O
                         net (fo=1, routed)           0.000    33.364    counter1_carry_i_65_n_0
    SLICE_X28Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.914 r  counter1_carry_i_45/CO[3]
                         net (fo=1, routed)           0.000    33.914    counter1_carry_i_45_n_0
    SLICE_X28Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.028 r  counter1_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.028    counter1_carry_i_30_n_0
    SLICE_X28Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.142 r  counter1_carry__0_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.142    counter1_carry__0_i_41_n_0
    SLICE_X28Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.413 r  counter1_carry__0_i_22/CO[0]
                         net (fo=16, routed)          0.784    35.197    CounterLimit0[8]
    SLICE_X28Y100        LUT6 (Prop_lut6_I0_O)        0.373    35.570 r  counter1_carry_i_60/O
                         net (fo=1, routed)           0.000    35.570    counter1_carry_i_60_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    35.968 r  counter1_carry_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.968    counter1_carry_i_44_n_0
    SLICE_X28Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.082 r  counter1_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.082    counter1_carry_i_29_n_0
    SLICE_X28Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.196 r  counter1_carry_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.196    counter1_carry_i_22_n_0
    SLICE_X28Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.467 r  counter1_carry_i_11/CO[0]
                         net (fo=17, routed)          0.737    37.204    CounterLimit0[7]
    SLICE_X29Y101        LUT5 (Prop_lut5_I4_O)        0.373    37.577 r  CounterLimit1__1090_carry_i_41/O
                         net (fo=1, routed)           0.000    37.577    CounterLimit1__1090_carry_i_41_n_0
    SLICE_X29Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.127 r  CounterLimit1__1090_carry_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.127    CounterLimit1__1090_carry_i_33_n_0
    SLICE_X29Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.241 r  counter1_carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    38.241    counter1_carry_i_35_n_0
    SLICE_X29Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.355 r  counter1_carry_i_24/CO[3]
                         net (fo=1, routed)           0.000    38.355    counter1_carry_i_24_n_0
    SLICE_X29Y104        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    38.626 r  counter1_carry_i_12/CO[0]
                         net (fo=17, routed)          0.701    39.327    CounterLimit0[6]
    SLICE_X30Y103        LUT5 (Prop_lut5_I4_O)        0.373    39.700 r  CounterLimit1__1090_carry_i_37/O
                         net (fo=1, routed)           0.000    39.700    CounterLimit1__1090_carry_i_37_n_0
    SLICE_X30Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.233 r  CounterLimit1__1090_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.233    CounterLimit1__1090_carry_i_28_n_0
    SLICE_X30Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.350 r  CounterLimit1__1090_carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    40.350    CounterLimit1__1090_carry__0_i_21_n_0
    SLICE_X30Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.467 r  counter1_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    40.467    counter1_carry_i_26_n_0
    SLICE_X30Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    40.721 r  counter1_carry_i_13/CO[0]
                         net (fo=17, routed)          0.817    41.537    CounterLimit0[5]
    SLICE_X28Y104        LUT5 (Prop_lut5_I4_O)        0.367    41.904 r  CounterLimit1__1090_carry_i_32/O
                         net (fo=1, routed)           0.000    41.904    CounterLimit1__1090_carry_i_32_n_0
    SLICE_X28Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.454 r  CounterLimit1__1090_carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    42.454    CounterLimit1__1090_carry_i_23_n_0
    SLICE_X28Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.568 r  CounterLimit1__1090_carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.568    CounterLimit1__1090_carry__0_i_16_n_0
    SLICE_X28Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.682 r  CounterLimit1__1090_carry__1_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.682    CounterLimit1__1090_carry__1_i_16_n_0
    SLICE_X28Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    42.953 r  counter1_carry_i_14/CO[0]
                         net (fo=17, routed)          0.659    43.612    CounterLimit0[4]
    SLICE_X29Y106        LUT5 (Prop_lut5_I4_O)        0.373    43.985 r  CounterLimit1__1090_carry_i_27/O
                         net (fo=1, routed)           0.000    43.985    CounterLimit1__1090_carry_i_27_n_0
    SLICE_X29Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.535 r  CounterLimit1__1090_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.535    CounterLimit1__1090_carry_i_17_n_0
    SLICE_X29Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.649 r  CounterLimit1__1090_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.649    CounterLimit1__1090_carry__0_i_11_n_0
    SLICE_X29Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.763 r  CounterLimit1__1090_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.763    CounterLimit1__1090_carry__1_i_11_n_0
    SLICE_X29Y109        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.034 r  CounterLimit1__1090_carry_i_15/CO[0]
                         net (fo=17, routed)          0.487    45.522    CounterLimit0[3]
    SLICE_X31Y109        LUT5 (Prop_lut5_I4_O)        0.373    45.895 r  CounterLimit1__1090_carry_i_21/O
                         net (fo=1, routed)           0.000    45.895    CounterLimit1__1090_carry_i_21_n_0
    SLICE_X31Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.445 r  CounterLimit1__1090_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.445    CounterLimit1__1090_carry_i_10_n_0
    SLICE_X31Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.559 r  CounterLimit1__1090_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.559    CounterLimit1__1090_carry__0_i_6_n_0
    SLICE_X31Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.673 r  CounterLimit1__1090_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.673    CounterLimit1__1090_carry__1_i_6_n_0
    SLICE_X31Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    46.944 r  CounterLimit1__1090_carry_i_8/CO[0]
                         net (fo=17, routed)          0.818    47.762    audioCont/counter1_carry__1_i_6_0[0]
    SLICE_X30Y109        LUT5 (Prop_lut5_I4_O)        0.373    48.135 r  audioCont/CounterLimit1__1090_carry_i_14/O
                         net (fo=1, routed)           0.000    48.135    audioCont/CounterLimit1__1090_carry_i_14_n_0
    SLICE_X30Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.668 r  audioCont/CounterLimit1__1090_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.668    audioCont/CounterLimit1__1090_carry_i_2_n_0
    SLICE_X30Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.785 r  audioCont/CounterLimit1__1090_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.785    audioCont/CounterLimit1__1090_carry__0_i_1_n_0
    SLICE_X30Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.902 r  audioCont/CounterLimit1__1090_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.902    audioCont/CounterLimit1__1090_carry__1_i_1_n_0
    SLICE_X30Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    49.156 r  audioCont/CounterLimit1__1090_carry_i_1/CO[0]
                         net (fo=17, routed)          0.835    49.991    audioCont/CounterLimit0[1]
    SLICE_X29Y110        LUT5 (Prop_lut5_I4_O)        0.367    50.358 r  audioCont/CounterLimit1__1090_carry_i_7/O
                         net (fo=1, routed)           0.000    50.358    audioCont/CounterLimit1__1090_carry_i_7_n_0
    SLICE_X29Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.890 r  audioCont/CounterLimit1__1090_carry/CO[3]
                         net (fo=1, routed)           0.000    50.890    audioCont/CounterLimit1__1090_carry_n_0
    SLICE_X29Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.004 r  audioCont/CounterLimit1__1090_carry__0/CO[3]
                         net (fo=1, routed)           0.000    51.004    audioCont/CounterLimit1__1090_carry__0_n_0
    SLICE_X29Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.118 r  audioCont/CounterLimit1__1090_carry__1/CO[3]
                         net (fo=3, routed)           0.654    51.772    audioCont/CounterLimit0[0]
    SLICE_X29Y113        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    52.352 r  audioCont/counter1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.352    audioCont/counter1_carry_i_10_n_0
    SLICE_X29Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.466 r  audioCont/counter1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.466    audioCont/counter1_carry_i_9_n_0
    SLICE_X29Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.580 r  audioCont/counter1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.580    audioCont/counter1_carry__0_i_10_n_0
    SLICE_X29Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.694 r  audioCont/counter1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.694    audioCont/counter1_carry__0_i_9_n_0
    SLICE_X29Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    53.028 r  audioCont/counter1_carry__1_i_10/O[1]
                         net (fo=2, routed)           0.569    53.596    audioCont/CounterLimit[17]
    SLICE_X30Y117        LUT4 (Prop_lut4_I2_O)        0.303    53.899 r  audioCont/counter1_carry__1_i_8/O
                         net (fo=1, routed)           0.000    53.899    audioCont/counter1_carry__1_i_8_n_0
    SLICE_X30Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    54.412 r  audioCont/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    54.412    audioCont/counter1
    SLICE_X30Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    54.631 r  audioCont/counter1_carry__2/O[0]
                         net (fo=24, routed)          0.530    55.161    audioCont/clear
    SLICE_X31Y120        FDRE                                         r  audioCont/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.493    18.472    audioCont/clk_out1
    SLICE_X31Y120        FDRE                                         r  audioCont/counter_reg[17]/C
                         clock pessimism              0.480    18.953    
                         clock uncertainty           -0.082    18.871    
    SLICE_X31Y120        FDRE (Setup_fdre_C_R)       -0.600    18.271    audioCont/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         18.271    
                         arrival time                         -55.161    
  -------------------------------------------------------------------
                         slack                                -36.890    

Slack (VIOLATED) :        -36.890ns  (required time - arrival time)
  Source:                 tone_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            audioCont/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        56.079ns  (logic 35.964ns (64.131%)  route 20.115ns (35.869%))
  Logic Levels:           123  (CARRY4=102 LUT4=2 LUT5=15 LUT6=4)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 18.472 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.622    -0.918    clock
    SLICE_X29Y74         FDRE                                         r  tone_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.462 r  tone_reg[2]_replica/Q
                         net (fo=26, routed)          0.883     0.421    audioCont/tone[2]_repN_alias
    SLICE_X29Y73         LUT4 (Prop_lut4_I1_O)        0.124     0.545 r  audioCont/CounterLimit1__10_carry__0_i_7/O
                         net (fo=1, routed)           0.000     0.545    audioCont/CounterLimit1__10_carry__0_i_7_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.095 r  audioCont/CounterLimit1__10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.095    audioCont/CounterLimit1__10_carry__0_n_0
    SLICE_X29Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.209 r  audioCont/CounterLimit1__10_carry__1/CO[3]
                         net (fo=14, routed)          1.066     2.275    audioCont/CounterLimit1__10_carry__1_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     2.870 r  audioCont/counter1_carry__1_i_82/CO[3]
                         net (fo=1, routed)           0.000     2.870    audioCont/counter1_carry__1_i_82_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  audioCont/counter1_carry__1_i_77/CO[3]
                         net (fo=1, routed)           0.000     2.987    audioCont/counter1_carry__1_i_77_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  audioCont/counter1_carry__1_i_76/CO[3]
                         net (fo=1, routed)           0.009     3.113    audioCont/counter1_carry__1_i_76_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.367 r  audioCont/counter1_carry__1_i_44/CO[0]
                         net (fo=14, routed)          0.730     4.097    audioCont_n_13
    SLICE_X31Y73         LUT6 (Prop_lut6_I0_O)        0.367     4.464 r  counter1_carry__1_i_110/O
                         net (fo=1, routed)           0.000     4.464    counter1_carry__1_i_110_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.865 r  counter1_carry__1_i_71/CO[3]
                         net (fo=1, routed)           0.000     4.865    counter1_carry__1_i_71_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.979 r  counter1_carry__1_i_39/CO[3]
                         net (fo=1, routed)           0.009     4.988    counter1_carry__1_i_39_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.102 r  counter1_carry__1_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.102    counter1_carry__1_i_38_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.373 r  counter1_carry__1_i_25/CO[0]
                         net (fo=15, routed)          0.835     6.208    CounterLimit0[22]
    SLICE_X28Y75         LUT6 (Prop_lut6_I0_O)        0.373     6.581 r  counter1_carry__1_i_75/O
                         net (fo=1, routed)           0.000     6.581    counter1_carry__1_i_75_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.113 r  counter1_carry__1_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.113    counter1_carry__1_i_37_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.227 r  counter1_carry__1_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.227    counter1_carry__1_i_24_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.498 r  counter1_carry__1_i_11/CO[0]
                         net (fo=16, routed)          0.686     8.184    CounterLimit0[21]
    SLICE_X29Y76         LUT5 (Prop_lut5_I4_O)        0.373     8.557 r  counter1_carry__1_i_126/O
                         net (fo=1, routed)           0.000     8.557    counter1_carry__1_i_126_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.107 r  counter1_carry__1_i_88/CO[3]
                         net (fo=1, routed)           0.000     9.107    counter1_carry__1_i_88_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.221 r  counter1_carry__1_i_46/CO[3]
                         net (fo=1, routed)           0.000     9.221    counter1_carry__1_i_46_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.335 r  counter1_carry__1_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.335    counter1_carry__1_i_27_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.606 r  counter1_carry__1_i_12/CO[0]
                         net (fo=16, routed)          0.764    10.369    CounterLimit0[20]
    SLICE_X30Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    11.213 r  counter1_carry__1_i_93/CO[3]
                         net (fo=1, routed)           0.000    11.213    counter1_carry__1_i_93_n_0
    SLICE_X30Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.330 r  counter1_carry__1_i_51/CO[3]
                         net (fo=1, routed)           0.000    11.330    counter1_carry__1_i_51_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.447 r  counter1_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.447    counter1_carry__1_i_29_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.701 r  counter1_carry__1_i_16/CO[0]
                         net (fo=17, routed)          0.670    12.371    CounterLimit0[19]
    SLICE_X31Y79         LUT5 (Prop_lut5_I4_O)        0.367    12.738 r  counter1_carry__1_i_133/O
                         net (fo=1, routed)           0.000    12.738    counter1_carry__1_i_133_n_0
    SLICE_X31Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.288 r  counter1_carry__1_i_98/CO[3]
                         net (fo=1, routed)           0.000    13.288    counter1_carry__1_i_98_n_0
    SLICE_X31Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.402 r  counter1_carry__1_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.402    counter1_carry__1_i_56_n_0
    SLICE_X31Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.516 r  counter1_carry__1_i_31/CO[3]
                         net (fo=1, routed)           0.000    13.516    counter1_carry__1_i_31_n_0
    SLICE_X31Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.787 r  counter1_carry__1_i_17/CO[0]
                         net (fo=16, routed)          0.583    14.370    CounterLimit0[18]
    SLICE_X30Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    15.214 r  counter1_carry__0_i_89/CO[3]
                         net (fo=1, routed)           0.000    15.214    counter1_carry__0_i_89_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.331 r  counter1_carry__1_i_61/CO[3]
                         net (fo=1, routed)           0.000    15.331    counter1_carry__1_i_61_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.448 r  counter1_carry__1_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.448    counter1_carry__1_i_33_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.702 r  counter1_carry__1_i_18/CO[0]
                         net (fo=17, routed)          0.672    16.374    CounterLimit0[17]
    SLICE_X31Y83         LUT5 (Prop_lut5_I4_O)        0.367    16.741 r  counter1_carry__0_i_129/O
                         net (fo=1, routed)           0.000    16.741    counter1_carry__0_i_129_n_0
    SLICE_X31Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.291 r  counter1_carry__0_i_84/CO[3]
                         net (fo=1, routed)           0.000    17.291    counter1_carry__0_i_84_n_0
    SLICE_X31Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.405 r  counter1_carry__0_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.405    counter1_carry__0_i_44_n_0
    SLICE_X31Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.519 r  counter1_carry__1_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.519    counter1_carry__1_i_35_n_0
    SLICE_X31Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.790 r  counter1_carry__1_i_19/CO[0]
                         net (fo=16, routed)          0.583    18.373    CounterLimit0[16]
    SLICE_X30Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    19.217 r  counter1_carry__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    19.217    counter1_carry__0_i_83_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.334 r  counter1_carry__0_i_43/CO[3]
                         net (fo=1, routed)           0.000    19.334    counter1_carry__0_i_43_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.451 r  counter1_carry__0_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.451    counter1_carry__0_i_27_n_0
    SLICE_X30Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.705 r  counter1_carry__0_i_11/CO[0]
                         net (fo=16, routed)          0.661    20.366    CounterLimit0[15]
    SLICE_X29Y88         LUT6 (Prop_lut6_I0_O)        0.367    20.733 r  counter1_carry__0_i_97/O
                         net (fo=1, routed)           0.000    20.733    counter1_carry__0_i_97_n_0
    SLICE_X29Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.283 r  counter1_carry__0_i_49/CO[3]
                         net (fo=1, routed)           0.000    21.283    counter1_carry__0_i_49_n_0
    SLICE_X29Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.397 r  counter1_carry__0_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.397    counter1_carry__0_i_29_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.668 r  counter1_carry__0_i_12/CO[0]
                         net (fo=16, routed)          0.755    22.423    CounterLimit0[14]
    SLICE_X28Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    23.252 r  counter1_carry__0_i_99/CO[3]
                         net (fo=1, routed)           0.000    23.252    counter1_carry__0_i_99_n_0
    SLICE_X28Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.366 r  counter1_carry__0_i_54/CO[3]
                         net (fo=1, routed)           0.000    23.366    counter1_carry__0_i_54_n_0
    SLICE_X28Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.480 r  counter1_carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.480    counter1_carry__0_i_31_n_0
    SLICE_X28Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.751 r  counter1_carry__0_i_13/CO[0]
                         net (fo=16, routed)          0.557    24.308    CounterLimit0[13]
    SLICE_X29Y91         LUT5 (Prop_lut5_I4_O)        0.373    24.681 r  counter1_carry__0_i_141/O
                         net (fo=1, routed)           0.000    24.681    counter1_carry__0_i_141_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.231 r  counter1_carry__0_i_104/CO[3]
                         net (fo=1, routed)           0.000    25.231    counter1_carry__0_i_104_n_0
    SLICE_X29Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.345 r  counter1_carry__0_i_59/CO[3]
                         net (fo=1, routed)           0.000    25.345    counter1_carry__0_i_59_n_0
    SLICE_X29Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.459 r  counter1_carry__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    25.459    counter1_carry__0_i_33_n_0
    SLICE_X29Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.730 r  counter1_carry__0_i_14/CO[0]
                         net (fo=17, routed)          0.815    26.545    CounterLimit0[12]
    SLICE_X30Y92         LUT5 (Prop_lut5_I4_O)        0.373    26.918 r  counter1_carry__0_i_145/O
                         net (fo=1, routed)           0.000    26.918    counter1_carry__0_i_145_n_0
    SLICE_X30Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.451 r  counter1_carry__0_i_109/CO[3]
                         net (fo=1, routed)           0.000    27.451    counter1_carry__0_i_109_n_0
    SLICE_X30Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.568 r  counter1_carry__0_i_64/CO[3]
                         net (fo=1, routed)           0.000    27.568    counter1_carry__0_i_64_n_0
    SLICE_X30Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.685 r  counter1_carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    27.685    counter1_carry__0_i_35_n_0
    SLICE_X30Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    27.939 r  counter1_carry__0_i_19/CO[0]
                         net (fo=17, routed)          0.648    28.587    CounterLimit0[11]
    SLICE_X29Y95         LUT5 (Prop_lut5_I4_O)        0.367    28.954 r  counter1_carry__0_i_149/O
                         net (fo=1, routed)           0.000    28.954    counter1_carry__0_i_149_n_0
    SLICE_X29Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.504 r  counter1_carry__0_i_114/CO[3]
                         net (fo=1, routed)           0.000    29.504    counter1_carry__0_i_114_n_0
    SLICE_X29Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.618 r  counter1_carry__0_i_69/CO[3]
                         net (fo=1, routed)           0.000    29.618    counter1_carry__0_i_69_n_0
    SLICE_X29Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.732 r  counter1_carry__0_i_37/CO[3]
                         net (fo=1, routed)           0.000    29.732    counter1_carry__0_i_37_n_0
    SLICE_X29Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.003 r  counter1_carry__0_i_20/CO[0]
                         net (fo=17, routed)          0.790    30.794    CounterLimit0[10]
    SLICE_X30Y96         LUT5 (Prop_lut5_I4_O)        0.373    31.167 r  counter1_carry_i_69/O
                         net (fo=1, routed)           0.000    31.167    counter1_carry_i_69_n_0
    SLICE_X30Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.700 r  counter1_carry_i_50/CO[3]
                         net (fo=1, routed)           0.000    31.700    counter1_carry_i_50_n_0
    SLICE_X30Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.817 r  counter1_carry__0_i_74/CO[3]
                         net (fo=1, routed)           0.000    31.817    counter1_carry__0_i_74_n_0
    SLICE_X30Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.934 r  counter1_carry__0_i_39/CO[3]
                         net (fo=1, routed)           0.000    31.934    counter1_carry__0_i_39_n_0
    SLICE_X30Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.188 r  counter1_carry__0_i_21/CO[0]
                         net (fo=17, routed)          0.810    32.997    CounterLimit0[9]
    SLICE_X28Y96         LUT5 (Prop_lut5_I4_O)        0.367    33.364 r  counter1_carry_i_65/O
                         net (fo=1, routed)           0.000    33.364    counter1_carry_i_65_n_0
    SLICE_X28Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.914 r  counter1_carry_i_45/CO[3]
                         net (fo=1, routed)           0.000    33.914    counter1_carry_i_45_n_0
    SLICE_X28Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.028 r  counter1_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.028    counter1_carry_i_30_n_0
    SLICE_X28Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.142 r  counter1_carry__0_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.142    counter1_carry__0_i_41_n_0
    SLICE_X28Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.413 r  counter1_carry__0_i_22/CO[0]
                         net (fo=16, routed)          0.784    35.197    CounterLimit0[8]
    SLICE_X28Y100        LUT6 (Prop_lut6_I0_O)        0.373    35.570 r  counter1_carry_i_60/O
                         net (fo=1, routed)           0.000    35.570    counter1_carry_i_60_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    35.968 r  counter1_carry_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.968    counter1_carry_i_44_n_0
    SLICE_X28Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.082 r  counter1_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.082    counter1_carry_i_29_n_0
    SLICE_X28Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.196 r  counter1_carry_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.196    counter1_carry_i_22_n_0
    SLICE_X28Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.467 r  counter1_carry_i_11/CO[0]
                         net (fo=17, routed)          0.737    37.204    CounterLimit0[7]
    SLICE_X29Y101        LUT5 (Prop_lut5_I4_O)        0.373    37.577 r  CounterLimit1__1090_carry_i_41/O
                         net (fo=1, routed)           0.000    37.577    CounterLimit1__1090_carry_i_41_n_0
    SLICE_X29Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.127 r  CounterLimit1__1090_carry_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.127    CounterLimit1__1090_carry_i_33_n_0
    SLICE_X29Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.241 r  counter1_carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    38.241    counter1_carry_i_35_n_0
    SLICE_X29Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.355 r  counter1_carry_i_24/CO[3]
                         net (fo=1, routed)           0.000    38.355    counter1_carry_i_24_n_0
    SLICE_X29Y104        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    38.626 r  counter1_carry_i_12/CO[0]
                         net (fo=17, routed)          0.701    39.327    CounterLimit0[6]
    SLICE_X30Y103        LUT5 (Prop_lut5_I4_O)        0.373    39.700 r  CounterLimit1__1090_carry_i_37/O
                         net (fo=1, routed)           0.000    39.700    CounterLimit1__1090_carry_i_37_n_0
    SLICE_X30Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.233 r  CounterLimit1__1090_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.233    CounterLimit1__1090_carry_i_28_n_0
    SLICE_X30Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.350 r  CounterLimit1__1090_carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    40.350    CounterLimit1__1090_carry__0_i_21_n_0
    SLICE_X30Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.467 r  counter1_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    40.467    counter1_carry_i_26_n_0
    SLICE_X30Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    40.721 r  counter1_carry_i_13/CO[0]
                         net (fo=17, routed)          0.817    41.537    CounterLimit0[5]
    SLICE_X28Y104        LUT5 (Prop_lut5_I4_O)        0.367    41.904 r  CounterLimit1__1090_carry_i_32/O
                         net (fo=1, routed)           0.000    41.904    CounterLimit1__1090_carry_i_32_n_0
    SLICE_X28Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.454 r  CounterLimit1__1090_carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    42.454    CounterLimit1__1090_carry_i_23_n_0
    SLICE_X28Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.568 r  CounterLimit1__1090_carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.568    CounterLimit1__1090_carry__0_i_16_n_0
    SLICE_X28Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.682 r  CounterLimit1__1090_carry__1_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.682    CounterLimit1__1090_carry__1_i_16_n_0
    SLICE_X28Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    42.953 r  counter1_carry_i_14/CO[0]
                         net (fo=17, routed)          0.659    43.612    CounterLimit0[4]
    SLICE_X29Y106        LUT5 (Prop_lut5_I4_O)        0.373    43.985 r  CounterLimit1__1090_carry_i_27/O
                         net (fo=1, routed)           0.000    43.985    CounterLimit1__1090_carry_i_27_n_0
    SLICE_X29Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.535 r  CounterLimit1__1090_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.535    CounterLimit1__1090_carry_i_17_n_0
    SLICE_X29Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.649 r  CounterLimit1__1090_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.649    CounterLimit1__1090_carry__0_i_11_n_0
    SLICE_X29Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.763 r  CounterLimit1__1090_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.763    CounterLimit1__1090_carry__1_i_11_n_0
    SLICE_X29Y109        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.034 r  CounterLimit1__1090_carry_i_15/CO[0]
                         net (fo=17, routed)          0.487    45.522    CounterLimit0[3]
    SLICE_X31Y109        LUT5 (Prop_lut5_I4_O)        0.373    45.895 r  CounterLimit1__1090_carry_i_21/O
                         net (fo=1, routed)           0.000    45.895    CounterLimit1__1090_carry_i_21_n_0
    SLICE_X31Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.445 r  CounterLimit1__1090_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.445    CounterLimit1__1090_carry_i_10_n_0
    SLICE_X31Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.559 r  CounterLimit1__1090_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.559    CounterLimit1__1090_carry__0_i_6_n_0
    SLICE_X31Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.673 r  CounterLimit1__1090_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.673    CounterLimit1__1090_carry__1_i_6_n_0
    SLICE_X31Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    46.944 r  CounterLimit1__1090_carry_i_8/CO[0]
                         net (fo=17, routed)          0.818    47.762    audioCont/counter1_carry__1_i_6_0[0]
    SLICE_X30Y109        LUT5 (Prop_lut5_I4_O)        0.373    48.135 r  audioCont/CounterLimit1__1090_carry_i_14/O
                         net (fo=1, routed)           0.000    48.135    audioCont/CounterLimit1__1090_carry_i_14_n_0
    SLICE_X30Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.668 r  audioCont/CounterLimit1__1090_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.668    audioCont/CounterLimit1__1090_carry_i_2_n_0
    SLICE_X30Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.785 r  audioCont/CounterLimit1__1090_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.785    audioCont/CounterLimit1__1090_carry__0_i_1_n_0
    SLICE_X30Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.902 r  audioCont/CounterLimit1__1090_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.902    audioCont/CounterLimit1__1090_carry__1_i_1_n_0
    SLICE_X30Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    49.156 r  audioCont/CounterLimit1__1090_carry_i_1/CO[0]
                         net (fo=17, routed)          0.835    49.991    audioCont/CounterLimit0[1]
    SLICE_X29Y110        LUT5 (Prop_lut5_I4_O)        0.367    50.358 r  audioCont/CounterLimit1__1090_carry_i_7/O
                         net (fo=1, routed)           0.000    50.358    audioCont/CounterLimit1__1090_carry_i_7_n_0
    SLICE_X29Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.890 r  audioCont/CounterLimit1__1090_carry/CO[3]
                         net (fo=1, routed)           0.000    50.890    audioCont/CounterLimit1__1090_carry_n_0
    SLICE_X29Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.004 r  audioCont/CounterLimit1__1090_carry__0/CO[3]
                         net (fo=1, routed)           0.000    51.004    audioCont/CounterLimit1__1090_carry__0_n_0
    SLICE_X29Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.118 r  audioCont/CounterLimit1__1090_carry__1/CO[3]
                         net (fo=3, routed)           0.654    51.772    audioCont/CounterLimit0[0]
    SLICE_X29Y113        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    52.352 r  audioCont/counter1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.352    audioCont/counter1_carry_i_10_n_0
    SLICE_X29Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.466 r  audioCont/counter1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.466    audioCont/counter1_carry_i_9_n_0
    SLICE_X29Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.580 r  audioCont/counter1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.580    audioCont/counter1_carry__0_i_10_n_0
    SLICE_X29Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.694 r  audioCont/counter1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.694    audioCont/counter1_carry__0_i_9_n_0
    SLICE_X29Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    53.028 r  audioCont/counter1_carry__1_i_10/O[1]
                         net (fo=2, routed)           0.569    53.596    audioCont/CounterLimit[17]
    SLICE_X30Y117        LUT4 (Prop_lut4_I2_O)        0.303    53.899 r  audioCont/counter1_carry__1_i_8/O
                         net (fo=1, routed)           0.000    53.899    audioCont/counter1_carry__1_i_8_n_0
    SLICE_X30Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    54.412 r  audioCont/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    54.412    audioCont/counter1
    SLICE_X30Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    54.631 r  audioCont/counter1_carry__2/O[0]
                         net (fo=24, routed)          0.530    55.161    audioCont/clear
    SLICE_X31Y120        FDRE                                         r  audioCont/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.493    18.472    audioCont/clk_out1
    SLICE_X31Y120        FDRE                                         r  audioCont/counter_reg[18]/C
                         clock pessimism              0.480    18.953    
                         clock uncertainty           -0.082    18.871    
    SLICE_X31Y120        FDRE (Setup_fdre_C_R)       -0.600    18.271    audioCont/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         18.271    
                         arrival time                         -55.161    
  -------------------------------------------------------------------
                         slack                                -36.890    

Slack (VIOLATED) :        -36.890ns  (required time - arrival time)
  Source:                 tone_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            audioCont/counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        56.079ns  (logic 35.964ns (64.131%)  route 20.115ns (35.869%))
  Logic Levels:           123  (CARRY4=102 LUT4=2 LUT5=15 LUT6=4)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 18.472 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.622    -0.918    clock
    SLICE_X29Y74         FDRE                                         r  tone_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.462 r  tone_reg[2]_replica/Q
                         net (fo=26, routed)          0.883     0.421    audioCont/tone[2]_repN_alias
    SLICE_X29Y73         LUT4 (Prop_lut4_I1_O)        0.124     0.545 r  audioCont/CounterLimit1__10_carry__0_i_7/O
                         net (fo=1, routed)           0.000     0.545    audioCont/CounterLimit1__10_carry__0_i_7_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.095 r  audioCont/CounterLimit1__10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.095    audioCont/CounterLimit1__10_carry__0_n_0
    SLICE_X29Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.209 r  audioCont/CounterLimit1__10_carry__1/CO[3]
                         net (fo=14, routed)          1.066     2.275    audioCont/CounterLimit1__10_carry__1_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     2.870 r  audioCont/counter1_carry__1_i_82/CO[3]
                         net (fo=1, routed)           0.000     2.870    audioCont/counter1_carry__1_i_82_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  audioCont/counter1_carry__1_i_77/CO[3]
                         net (fo=1, routed)           0.000     2.987    audioCont/counter1_carry__1_i_77_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  audioCont/counter1_carry__1_i_76/CO[3]
                         net (fo=1, routed)           0.009     3.113    audioCont/counter1_carry__1_i_76_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.367 r  audioCont/counter1_carry__1_i_44/CO[0]
                         net (fo=14, routed)          0.730     4.097    audioCont_n_13
    SLICE_X31Y73         LUT6 (Prop_lut6_I0_O)        0.367     4.464 r  counter1_carry__1_i_110/O
                         net (fo=1, routed)           0.000     4.464    counter1_carry__1_i_110_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.865 r  counter1_carry__1_i_71/CO[3]
                         net (fo=1, routed)           0.000     4.865    counter1_carry__1_i_71_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.979 r  counter1_carry__1_i_39/CO[3]
                         net (fo=1, routed)           0.009     4.988    counter1_carry__1_i_39_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.102 r  counter1_carry__1_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.102    counter1_carry__1_i_38_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.373 r  counter1_carry__1_i_25/CO[0]
                         net (fo=15, routed)          0.835     6.208    CounterLimit0[22]
    SLICE_X28Y75         LUT6 (Prop_lut6_I0_O)        0.373     6.581 r  counter1_carry__1_i_75/O
                         net (fo=1, routed)           0.000     6.581    counter1_carry__1_i_75_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.113 r  counter1_carry__1_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.113    counter1_carry__1_i_37_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.227 r  counter1_carry__1_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.227    counter1_carry__1_i_24_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.498 r  counter1_carry__1_i_11/CO[0]
                         net (fo=16, routed)          0.686     8.184    CounterLimit0[21]
    SLICE_X29Y76         LUT5 (Prop_lut5_I4_O)        0.373     8.557 r  counter1_carry__1_i_126/O
                         net (fo=1, routed)           0.000     8.557    counter1_carry__1_i_126_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.107 r  counter1_carry__1_i_88/CO[3]
                         net (fo=1, routed)           0.000     9.107    counter1_carry__1_i_88_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.221 r  counter1_carry__1_i_46/CO[3]
                         net (fo=1, routed)           0.000     9.221    counter1_carry__1_i_46_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.335 r  counter1_carry__1_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.335    counter1_carry__1_i_27_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.606 r  counter1_carry__1_i_12/CO[0]
                         net (fo=16, routed)          0.764    10.369    CounterLimit0[20]
    SLICE_X30Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    11.213 r  counter1_carry__1_i_93/CO[3]
                         net (fo=1, routed)           0.000    11.213    counter1_carry__1_i_93_n_0
    SLICE_X30Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.330 r  counter1_carry__1_i_51/CO[3]
                         net (fo=1, routed)           0.000    11.330    counter1_carry__1_i_51_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.447 r  counter1_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.447    counter1_carry__1_i_29_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.701 r  counter1_carry__1_i_16/CO[0]
                         net (fo=17, routed)          0.670    12.371    CounterLimit0[19]
    SLICE_X31Y79         LUT5 (Prop_lut5_I4_O)        0.367    12.738 r  counter1_carry__1_i_133/O
                         net (fo=1, routed)           0.000    12.738    counter1_carry__1_i_133_n_0
    SLICE_X31Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.288 r  counter1_carry__1_i_98/CO[3]
                         net (fo=1, routed)           0.000    13.288    counter1_carry__1_i_98_n_0
    SLICE_X31Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.402 r  counter1_carry__1_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.402    counter1_carry__1_i_56_n_0
    SLICE_X31Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.516 r  counter1_carry__1_i_31/CO[3]
                         net (fo=1, routed)           0.000    13.516    counter1_carry__1_i_31_n_0
    SLICE_X31Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.787 r  counter1_carry__1_i_17/CO[0]
                         net (fo=16, routed)          0.583    14.370    CounterLimit0[18]
    SLICE_X30Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    15.214 r  counter1_carry__0_i_89/CO[3]
                         net (fo=1, routed)           0.000    15.214    counter1_carry__0_i_89_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.331 r  counter1_carry__1_i_61/CO[3]
                         net (fo=1, routed)           0.000    15.331    counter1_carry__1_i_61_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.448 r  counter1_carry__1_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.448    counter1_carry__1_i_33_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.702 r  counter1_carry__1_i_18/CO[0]
                         net (fo=17, routed)          0.672    16.374    CounterLimit0[17]
    SLICE_X31Y83         LUT5 (Prop_lut5_I4_O)        0.367    16.741 r  counter1_carry__0_i_129/O
                         net (fo=1, routed)           0.000    16.741    counter1_carry__0_i_129_n_0
    SLICE_X31Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.291 r  counter1_carry__0_i_84/CO[3]
                         net (fo=1, routed)           0.000    17.291    counter1_carry__0_i_84_n_0
    SLICE_X31Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.405 r  counter1_carry__0_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.405    counter1_carry__0_i_44_n_0
    SLICE_X31Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.519 r  counter1_carry__1_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.519    counter1_carry__1_i_35_n_0
    SLICE_X31Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.790 r  counter1_carry__1_i_19/CO[0]
                         net (fo=16, routed)          0.583    18.373    CounterLimit0[16]
    SLICE_X30Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    19.217 r  counter1_carry__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    19.217    counter1_carry__0_i_83_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.334 r  counter1_carry__0_i_43/CO[3]
                         net (fo=1, routed)           0.000    19.334    counter1_carry__0_i_43_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.451 r  counter1_carry__0_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.451    counter1_carry__0_i_27_n_0
    SLICE_X30Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.705 r  counter1_carry__0_i_11/CO[0]
                         net (fo=16, routed)          0.661    20.366    CounterLimit0[15]
    SLICE_X29Y88         LUT6 (Prop_lut6_I0_O)        0.367    20.733 r  counter1_carry__0_i_97/O
                         net (fo=1, routed)           0.000    20.733    counter1_carry__0_i_97_n_0
    SLICE_X29Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.283 r  counter1_carry__0_i_49/CO[3]
                         net (fo=1, routed)           0.000    21.283    counter1_carry__0_i_49_n_0
    SLICE_X29Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.397 r  counter1_carry__0_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.397    counter1_carry__0_i_29_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.668 r  counter1_carry__0_i_12/CO[0]
                         net (fo=16, routed)          0.755    22.423    CounterLimit0[14]
    SLICE_X28Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    23.252 r  counter1_carry__0_i_99/CO[3]
                         net (fo=1, routed)           0.000    23.252    counter1_carry__0_i_99_n_0
    SLICE_X28Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.366 r  counter1_carry__0_i_54/CO[3]
                         net (fo=1, routed)           0.000    23.366    counter1_carry__0_i_54_n_0
    SLICE_X28Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.480 r  counter1_carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.480    counter1_carry__0_i_31_n_0
    SLICE_X28Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.751 r  counter1_carry__0_i_13/CO[0]
                         net (fo=16, routed)          0.557    24.308    CounterLimit0[13]
    SLICE_X29Y91         LUT5 (Prop_lut5_I4_O)        0.373    24.681 r  counter1_carry__0_i_141/O
                         net (fo=1, routed)           0.000    24.681    counter1_carry__0_i_141_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.231 r  counter1_carry__0_i_104/CO[3]
                         net (fo=1, routed)           0.000    25.231    counter1_carry__0_i_104_n_0
    SLICE_X29Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.345 r  counter1_carry__0_i_59/CO[3]
                         net (fo=1, routed)           0.000    25.345    counter1_carry__0_i_59_n_0
    SLICE_X29Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.459 r  counter1_carry__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    25.459    counter1_carry__0_i_33_n_0
    SLICE_X29Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.730 r  counter1_carry__0_i_14/CO[0]
                         net (fo=17, routed)          0.815    26.545    CounterLimit0[12]
    SLICE_X30Y92         LUT5 (Prop_lut5_I4_O)        0.373    26.918 r  counter1_carry__0_i_145/O
                         net (fo=1, routed)           0.000    26.918    counter1_carry__0_i_145_n_0
    SLICE_X30Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.451 r  counter1_carry__0_i_109/CO[3]
                         net (fo=1, routed)           0.000    27.451    counter1_carry__0_i_109_n_0
    SLICE_X30Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.568 r  counter1_carry__0_i_64/CO[3]
                         net (fo=1, routed)           0.000    27.568    counter1_carry__0_i_64_n_0
    SLICE_X30Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.685 r  counter1_carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    27.685    counter1_carry__0_i_35_n_0
    SLICE_X30Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    27.939 r  counter1_carry__0_i_19/CO[0]
                         net (fo=17, routed)          0.648    28.587    CounterLimit0[11]
    SLICE_X29Y95         LUT5 (Prop_lut5_I4_O)        0.367    28.954 r  counter1_carry__0_i_149/O
                         net (fo=1, routed)           0.000    28.954    counter1_carry__0_i_149_n_0
    SLICE_X29Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.504 r  counter1_carry__0_i_114/CO[3]
                         net (fo=1, routed)           0.000    29.504    counter1_carry__0_i_114_n_0
    SLICE_X29Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.618 r  counter1_carry__0_i_69/CO[3]
                         net (fo=1, routed)           0.000    29.618    counter1_carry__0_i_69_n_0
    SLICE_X29Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.732 r  counter1_carry__0_i_37/CO[3]
                         net (fo=1, routed)           0.000    29.732    counter1_carry__0_i_37_n_0
    SLICE_X29Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.003 r  counter1_carry__0_i_20/CO[0]
                         net (fo=17, routed)          0.790    30.794    CounterLimit0[10]
    SLICE_X30Y96         LUT5 (Prop_lut5_I4_O)        0.373    31.167 r  counter1_carry_i_69/O
                         net (fo=1, routed)           0.000    31.167    counter1_carry_i_69_n_0
    SLICE_X30Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.700 r  counter1_carry_i_50/CO[3]
                         net (fo=1, routed)           0.000    31.700    counter1_carry_i_50_n_0
    SLICE_X30Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.817 r  counter1_carry__0_i_74/CO[3]
                         net (fo=1, routed)           0.000    31.817    counter1_carry__0_i_74_n_0
    SLICE_X30Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.934 r  counter1_carry__0_i_39/CO[3]
                         net (fo=1, routed)           0.000    31.934    counter1_carry__0_i_39_n_0
    SLICE_X30Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.188 r  counter1_carry__0_i_21/CO[0]
                         net (fo=17, routed)          0.810    32.997    CounterLimit0[9]
    SLICE_X28Y96         LUT5 (Prop_lut5_I4_O)        0.367    33.364 r  counter1_carry_i_65/O
                         net (fo=1, routed)           0.000    33.364    counter1_carry_i_65_n_0
    SLICE_X28Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.914 r  counter1_carry_i_45/CO[3]
                         net (fo=1, routed)           0.000    33.914    counter1_carry_i_45_n_0
    SLICE_X28Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.028 r  counter1_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.028    counter1_carry_i_30_n_0
    SLICE_X28Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.142 r  counter1_carry__0_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.142    counter1_carry__0_i_41_n_0
    SLICE_X28Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.413 r  counter1_carry__0_i_22/CO[0]
                         net (fo=16, routed)          0.784    35.197    CounterLimit0[8]
    SLICE_X28Y100        LUT6 (Prop_lut6_I0_O)        0.373    35.570 r  counter1_carry_i_60/O
                         net (fo=1, routed)           0.000    35.570    counter1_carry_i_60_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    35.968 r  counter1_carry_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.968    counter1_carry_i_44_n_0
    SLICE_X28Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.082 r  counter1_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.082    counter1_carry_i_29_n_0
    SLICE_X28Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.196 r  counter1_carry_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.196    counter1_carry_i_22_n_0
    SLICE_X28Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.467 r  counter1_carry_i_11/CO[0]
                         net (fo=17, routed)          0.737    37.204    CounterLimit0[7]
    SLICE_X29Y101        LUT5 (Prop_lut5_I4_O)        0.373    37.577 r  CounterLimit1__1090_carry_i_41/O
                         net (fo=1, routed)           0.000    37.577    CounterLimit1__1090_carry_i_41_n_0
    SLICE_X29Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.127 r  CounterLimit1__1090_carry_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.127    CounterLimit1__1090_carry_i_33_n_0
    SLICE_X29Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.241 r  counter1_carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    38.241    counter1_carry_i_35_n_0
    SLICE_X29Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.355 r  counter1_carry_i_24/CO[3]
                         net (fo=1, routed)           0.000    38.355    counter1_carry_i_24_n_0
    SLICE_X29Y104        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    38.626 r  counter1_carry_i_12/CO[0]
                         net (fo=17, routed)          0.701    39.327    CounterLimit0[6]
    SLICE_X30Y103        LUT5 (Prop_lut5_I4_O)        0.373    39.700 r  CounterLimit1__1090_carry_i_37/O
                         net (fo=1, routed)           0.000    39.700    CounterLimit1__1090_carry_i_37_n_0
    SLICE_X30Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.233 r  CounterLimit1__1090_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.233    CounterLimit1__1090_carry_i_28_n_0
    SLICE_X30Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.350 r  CounterLimit1__1090_carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    40.350    CounterLimit1__1090_carry__0_i_21_n_0
    SLICE_X30Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.467 r  counter1_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    40.467    counter1_carry_i_26_n_0
    SLICE_X30Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    40.721 r  counter1_carry_i_13/CO[0]
                         net (fo=17, routed)          0.817    41.537    CounterLimit0[5]
    SLICE_X28Y104        LUT5 (Prop_lut5_I4_O)        0.367    41.904 r  CounterLimit1__1090_carry_i_32/O
                         net (fo=1, routed)           0.000    41.904    CounterLimit1__1090_carry_i_32_n_0
    SLICE_X28Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.454 r  CounterLimit1__1090_carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    42.454    CounterLimit1__1090_carry_i_23_n_0
    SLICE_X28Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.568 r  CounterLimit1__1090_carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.568    CounterLimit1__1090_carry__0_i_16_n_0
    SLICE_X28Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.682 r  CounterLimit1__1090_carry__1_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.682    CounterLimit1__1090_carry__1_i_16_n_0
    SLICE_X28Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    42.953 r  counter1_carry_i_14/CO[0]
                         net (fo=17, routed)          0.659    43.612    CounterLimit0[4]
    SLICE_X29Y106        LUT5 (Prop_lut5_I4_O)        0.373    43.985 r  CounterLimit1__1090_carry_i_27/O
                         net (fo=1, routed)           0.000    43.985    CounterLimit1__1090_carry_i_27_n_0
    SLICE_X29Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.535 r  CounterLimit1__1090_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.535    CounterLimit1__1090_carry_i_17_n_0
    SLICE_X29Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.649 r  CounterLimit1__1090_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.649    CounterLimit1__1090_carry__0_i_11_n_0
    SLICE_X29Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.763 r  CounterLimit1__1090_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.763    CounterLimit1__1090_carry__1_i_11_n_0
    SLICE_X29Y109        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.034 r  CounterLimit1__1090_carry_i_15/CO[0]
                         net (fo=17, routed)          0.487    45.522    CounterLimit0[3]
    SLICE_X31Y109        LUT5 (Prop_lut5_I4_O)        0.373    45.895 r  CounterLimit1__1090_carry_i_21/O
                         net (fo=1, routed)           0.000    45.895    CounterLimit1__1090_carry_i_21_n_0
    SLICE_X31Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.445 r  CounterLimit1__1090_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.445    CounterLimit1__1090_carry_i_10_n_0
    SLICE_X31Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.559 r  CounterLimit1__1090_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.559    CounterLimit1__1090_carry__0_i_6_n_0
    SLICE_X31Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.673 r  CounterLimit1__1090_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.673    CounterLimit1__1090_carry__1_i_6_n_0
    SLICE_X31Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    46.944 r  CounterLimit1__1090_carry_i_8/CO[0]
                         net (fo=17, routed)          0.818    47.762    audioCont/counter1_carry__1_i_6_0[0]
    SLICE_X30Y109        LUT5 (Prop_lut5_I4_O)        0.373    48.135 r  audioCont/CounterLimit1__1090_carry_i_14/O
                         net (fo=1, routed)           0.000    48.135    audioCont/CounterLimit1__1090_carry_i_14_n_0
    SLICE_X30Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.668 r  audioCont/CounterLimit1__1090_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.668    audioCont/CounterLimit1__1090_carry_i_2_n_0
    SLICE_X30Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.785 r  audioCont/CounterLimit1__1090_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.785    audioCont/CounterLimit1__1090_carry__0_i_1_n_0
    SLICE_X30Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.902 r  audioCont/CounterLimit1__1090_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.902    audioCont/CounterLimit1__1090_carry__1_i_1_n_0
    SLICE_X30Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    49.156 r  audioCont/CounterLimit1__1090_carry_i_1/CO[0]
                         net (fo=17, routed)          0.835    49.991    audioCont/CounterLimit0[1]
    SLICE_X29Y110        LUT5 (Prop_lut5_I4_O)        0.367    50.358 r  audioCont/CounterLimit1__1090_carry_i_7/O
                         net (fo=1, routed)           0.000    50.358    audioCont/CounterLimit1__1090_carry_i_7_n_0
    SLICE_X29Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.890 r  audioCont/CounterLimit1__1090_carry/CO[3]
                         net (fo=1, routed)           0.000    50.890    audioCont/CounterLimit1__1090_carry_n_0
    SLICE_X29Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.004 r  audioCont/CounterLimit1__1090_carry__0/CO[3]
                         net (fo=1, routed)           0.000    51.004    audioCont/CounterLimit1__1090_carry__0_n_0
    SLICE_X29Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.118 r  audioCont/CounterLimit1__1090_carry__1/CO[3]
                         net (fo=3, routed)           0.654    51.772    audioCont/CounterLimit0[0]
    SLICE_X29Y113        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    52.352 r  audioCont/counter1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.352    audioCont/counter1_carry_i_10_n_0
    SLICE_X29Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.466 r  audioCont/counter1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.466    audioCont/counter1_carry_i_9_n_0
    SLICE_X29Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.580 r  audioCont/counter1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.580    audioCont/counter1_carry__0_i_10_n_0
    SLICE_X29Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.694 r  audioCont/counter1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.694    audioCont/counter1_carry__0_i_9_n_0
    SLICE_X29Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    53.028 r  audioCont/counter1_carry__1_i_10/O[1]
                         net (fo=2, routed)           0.569    53.596    audioCont/CounterLimit[17]
    SLICE_X30Y117        LUT4 (Prop_lut4_I2_O)        0.303    53.899 r  audioCont/counter1_carry__1_i_8/O
                         net (fo=1, routed)           0.000    53.899    audioCont/counter1_carry__1_i_8_n_0
    SLICE_X30Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    54.412 r  audioCont/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    54.412    audioCont/counter1
    SLICE_X30Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    54.631 r  audioCont/counter1_carry__2/O[0]
                         net (fo=24, routed)          0.530    55.161    audioCont/clear
    SLICE_X31Y120        FDRE                                         r  audioCont/counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.493    18.472    audioCont/clk_out1
    SLICE_X31Y120        FDRE                                         r  audioCont/counter_reg[19]/C
                         clock pessimism              0.480    18.953    
                         clock uncertainty           -0.082    18.871    
    SLICE_X31Y120        FDRE (Setup_fdre_C_R)       -0.600    18.271    audioCont/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         18.271    
                         arrival time                         -55.161    
  -------------------------------------------------------------------
                         slack                                -36.890    

Slack (VIOLATED) :        -36.873ns  (required time - arrival time)
  Source:                 tone_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            audioCont/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        56.064ns  (logic 35.964ns (64.148%)  route 20.100ns (35.852%))
  Logic Levels:           123  (CARRY4=102 LUT4=2 LUT5=15 LUT6=4)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 18.475 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.622    -0.918    clock
    SLICE_X29Y74         FDRE                                         r  tone_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.462 r  tone_reg[2]_replica/Q
                         net (fo=26, routed)          0.883     0.421    audioCont/tone[2]_repN_alias
    SLICE_X29Y73         LUT4 (Prop_lut4_I1_O)        0.124     0.545 r  audioCont/CounterLimit1__10_carry__0_i_7/O
                         net (fo=1, routed)           0.000     0.545    audioCont/CounterLimit1__10_carry__0_i_7_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.095 r  audioCont/CounterLimit1__10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.095    audioCont/CounterLimit1__10_carry__0_n_0
    SLICE_X29Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.209 r  audioCont/CounterLimit1__10_carry__1/CO[3]
                         net (fo=14, routed)          1.066     2.275    audioCont/CounterLimit1__10_carry__1_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     2.870 r  audioCont/counter1_carry__1_i_82/CO[3]
                         net (fo=1, routed)           0.000     2.870    audioCont/counter1_carry__1_i_82_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  audioCont/counter1_carry__1_i_77/CO[3]
                         net (fo=1, routed)           0.000     2.987    audioCont/counter1_carry__1_i_77_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  audioCont/counter1_carry__1_i_76/CO[3]
                         net (fo=1, routed)           0.009     3.113    audioCont/counter1_carry__1_i_76_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.367 r  audioCont/counter1_carry__1_i_44/CO[0]
                         net (fo=14, routed)          0.730     4.097    audioCont_n_13
    SLICE_X31Y73         LUT6 (Prop_lut6_I0_O)        0.367     4.464 r  counter1_carry__1_i_110/O
                         net (fo=1, routed)           0.000     4.464    counter1_carry__1_i_110_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.865 r  counter1_carry__1_i_71/CO[3]
                         net (fo=1, routed)           0.000     4.865    counter1_carry__1_i_71_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.979 r  counter1_carry__1_i_39/CO[3]
                         net (fo=1, routed)           0.009     4.988    counter1_carry__1_i_39_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.102 r  counter1_carry__1_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.102    counter1_carry__1_i_38_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.373 r  counter1_carry__1_i_25/CO[0]
                         net (fo=15, routed)          0.835     6.208    CounterLimit0[22]
    SLICE_X28Y75         LUT6 (Prop_lut6_I0_O)        0.373     6.581 r  counter1_carry__1_i_75/O
                         net (fo=1, routed)           0.000     6.581    counter1_carry__1_i_75_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.113 r  counter1_carry__1_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.113    counter1_carry__1_i_37_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.227 r  counter1_carry__1_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.227    counter1_carry__1_i_24_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.498 r  counter1_carry__1_i_11/CO[0]
                         net (fo=16, routed)          0.686     8.184    CounterLimit0[21]
    SLICE_X29Y76         LUT5 (Prop_lut5_I4_O)        0.373     8.557 r  counter1_carry__1_i_126/O
                         net (fo=1, routed)           0.000     8.557    counter1_carry__1_i_126_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.107 r  counter1_carry__1_i_88/CO[3]
                         net (fo=1, routed)           0.000     9.107    counter1_carry__1_i_88_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.221 r  counter1_carry__1_i_46/CO[3]
                         net (fo=1, routed)           0.000     9.221    counter1_carry__1_i_46_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.335 r  counter1_carry__1_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.335    counter1_carry__1_i_27_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.606 r  counter1_carry__1_i_12/CO[0]
                         net (fo=16, routed)          0.764    10.369    CounterLimit0[20]
    SLICE_X30Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    11.213 r  counter1_carry__1_i_93/CO[3]
                         net (fo=1, routed)           0.000    11.213    counter1_carry__1_i_93_n_0
    SLICE_X30Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.330 r  counter1_carry__1_i_51/CO[3]
                         net (fo=1, routed)           0.000    11.330    counter1_carry__1_i_51_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.447 r  counter1_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.447    counter1_carry__1_i_29_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.701 r  counter1_carry__1_i_16/CO[0]
                         net (fo=17, routed)          0.670    12.371    CounterLimit0[19]
    SLICE_X31Y79         LUT5 (Prop_lut5_I4_O)        0.367    12.738 r  counter1_carry__1_i_133/O
                         net (fo=1, routed)           0.000    12.738    counter1_carry__1_i_133_n_0
    SLICE_X31Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.288 r  counter1_carry__1_i_98/CO[3]
                         net (fo=1, routed)           0.000    13.288    counter1_carry__1_i_98_n_0
    SLICE_X31Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.402 r  counter1_carry__1_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.402    counter1_carry__1_i_56_n_0
    SLICE_X31Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.516 r  counter1_carry__1_i_31/CO[3]
                         net (fo=1, routed)           0.000    13.516    counter1_carry__1_i_31_n_0
    SLICE_X31Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.787 r  counter1_carry__1_i_17/CO[0]
                         net (fo=16, routed)          0.583    14.370    CounterLimit0[18]
    SLICE_X30Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    15.214 r  counter1_carry__0_i_89/CO[3]
                         net (fo=1, routed)           0.000    15.214    counter1_carry__0_i_89_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.331 r  counter1_carry__1_i_61/CO[3]
                         net (fo=1, routed)           0.000    15.331    counter1_carry__1_i_61_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.448 r  counter1_carry__1_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.448    counter1_carry__1_i_33_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.702 r  counter1_carry__1_i_18/CO[0]
                         net (fo=17, routed)          0.672    16.374    CounterLimit0[17]
    SLICE_X31Y83         LUT5 (Prop_lut5_I4_O)        0.367    16.741 r  counter1_carry__0_i_129/O
                         net (fo=1, routed)           0.000    16.741    counter1_carry__0_i_129_n_0
    SLICE_X31Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.291 r  counter1_carry__0_i_84/CO[3]
                         net (fo=1, routed)           0.000    17.291    counter1_carry__0_i_84_n_0
    SLICE_X31Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.405 r  counter1_carry__0_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.405    counter1_carry__0_i_44_n_0
    SLICE_X31Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.519 r  counter1_carry__1_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.519    counter1_carry__1_i_35_n_0
    SLICE_X31Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.790 r  counter1_carry__1_i_19/CO[0]
                         net (fo=16, routed)          0.583    18.373    CounterLimit0[16]
    SLICE_X30Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    19.217 r  counter1_carry__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    19.217    counter1_carry__0_i_83_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.334 r  counter1_carry__0_i_43/CO[3]
                         net (fo=1, routed)           0.000    19.334    counter1_carry__0_i_43_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.451 r  counter1_carry__0_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.451    counter1_carry__0_i_27_n_0
    SLICE_X30Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.705 r  counter1_carry__0_i_11/CO[0]
                         net (fo=16, routed)          0.661    20.366    CounterLimit0[15]
    SLICE_X29Y88         LUT6 (Prop_lut6_I0_O)        0.367    20.733 r  counter1_carry__0_i_97/O
                         net (fo=1, routed)           0.000    20.733    counter1_carry__0_i_97_n_0
    SLICE_X29Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.283 r  counter1_carry__0_i_49/CO[3]
                         net (fo=1, routed)           0.000    21.283    counter1_carry__0_i_49_n_0
    SLICE_X29Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.397 r  counter1_carry__0_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.397    counter1_carry__0_i_29_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.668 r  counter1_carry__0_i_12/CO[0]
                         net (fo=16, routed)          0.755    22.423    CounterLimit0[14]
    SLICE_X28Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    23.252 r  counter1_carry__0_i_99/CO[3]
                         net (fo=1, routed)           0.000    23.252    counter1_carry__0_i_99_n_0
    SLICE_X28Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.366 r  counter1_carry__0_i_54/CO[3]
                         net (fo=1, routed)           0.000    23.366    counter1_carry__0_i_54_n_0
    SLICE_X28Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.480 r  counter1_carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.480    counter1_carry__0_i_31_n_0
    SLICE_X28Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.751 r  counter1_carry__0_i_13/CO[0]
                         net (fo=16, routed)          0.557    24.308    CounterLimit0[13]
    SLICE_X29Y91         LUT5 (Prop_lut5_I4_O)        0.373    24.681 r  counter1_carry__0_i_141/O
                         net (fo=1, routed)           0.000    24.681    counter1_carry__0_i_141_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.231 r  counter1_carry__0_i_104/CO[3]
                         net (fo=1, routed)           0.000    25.231    counter1_carry__0_i_104_n_0
    SLICE_X29Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.345 r  counter1_carry__0_i_59/CO[3]
                         net (fo=1, routed)           0.000    25.345    counter1_carry__0_i_59_n_0
    SLICE_X29Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.459 r  counter1_carry__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    25.459    counter1_carry__0_i_33_n_0
    SLICE_X29Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.730 r  counter1_carry__0_i_14/CO[0]
                         net (fo=17, routed)          0.815    26.545    CounterLimit0[12]
    SLICE_X30Y92         LUT5 (Prop_lut5_I4_O)        0.373    26.918 r  counter1_carry__0_i_145/O
                         net (fo=1, routed)           0.000    26.918    counter1_carry__0_i_145_n_0
    SLICE_X30Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.451 r  counter1_carry__0_i_109/CO[3]
                         net (fo=1, routed)           0.000    27.451    counter1_carry__0_i_109_n_0
    SLICE_X30Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.568 r  counter1_carry__0_i_64/CO[3]
                         net (fo=1, routed)           0.000    27.568    counter1_carry__0_i_64_n_0
    SLICE_X30Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.685 r  counter1_carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    27.685    counter1_carry__0_i_35_n_0
    SLICE_X30Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    27.939 r  counter1_carry__0_i_19/CO[0]
                         net (fo=17, routed)          0.648    28.587    CounterLimit0[11]
    SLICE_X29Y95         LUT5 (Prop_lut5_I4_O)        0.367    28.954 r  counter1_carry__0_i_149/O
                         net (fo=1, routed)           0.000    28.954    counter1_carry__0_i_149_n_0
    SLICE_X29Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.504 r  counter1_carry__0_i_114/CO[3]
                         net (fo=1, routed)           0.000    29.504    counter1_carry__0_i_114_n_0
    SLICE_X29Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.618 r  counter1_carry__0_i_69/CO[3]
                         net (fo=1, routed)           0.000    29.618    counter1_carry__0_i_69_n_0
    SLICE_X29Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.732 r  counter1_carry__0_i_37/CO[3]
                         net (fo=1, routed)           0.000    29.732    counter1_carry__0_i_37_n_0
    SLICE_X29Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.003 r  counter1_carry__0_i_20/CO[0]
                         net (fo=17, routed)          0.790    30.794    CounterLimit0[10]
    SLICE_X30Y96         LUT5 (Prop_lut5_I4_O)        0.373    31.167 r  counter1_carry_i_69/O
                         net (fo=1, routed)           0.000    31.167    counter1_carry_i_69_n_0
    SLICE_X30Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.700 r  counter1_carry_i_50/CO[3]
                         net (fo=1, routed)           0.000    31.700    counter1_carry_i_50_n_0
    SLICE_X30Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.817 r  counter1_carry__0_i_74/CO[3]
                         net (fo=1, routed)           0.000    31.817    counter1_carry__0_i_74_n_0
    SLICE_X30Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.934 r  counter1_carry__0_i_39/CO[3]
                         net (fo=1, routed)           0.000    31.934    counter1_carry__0_i_39_n_0
    SLICE_X30Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.188 r  counter1_carry__0_i_21/CO[0]
                         net (fo=17, routed)          0.810    32.997    CounterLimit0[9]
    SLICE_X28Y96         LUT5 (Prop_lut5_I4_O)        0.367    33.364 r  counter1_carry_i_65/O
                         net (fo=1, routed)           0.000    33.364    counter1_carry_i_65_n_0
    SLICE_X28Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.914 r  counter1_carry_i_45/CO[3]
                         net (fo=1, routed)           0.000    33.914    counter1_carry_i_45_n_0
    SLICE_X28Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.028 r  counter1_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.028    counter1_carry_i_30_n_0
    SLICE_X28Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.142 r  counter1_carry__0_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.142    counter1_carry__0_i_41_n_0
    SLICE_X28Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.413 r  counter1_carry__0_i_22/CO[0]
                         net (fo=16, routed)          0.784    35.197    CounterLimit0[8]
    SLICE_X28Y100        LUT6 (Prop_lut6_I0_O)        0.373    35.570 r  counter1_carry_i_60/O
                         net (fo=1, routed)           0.000    35.570    counter1_carry_i_60_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    35.968 r  counter1_carry_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.968    counter1_carry_i_44_n_0
    SLICE_X28Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.082 r  counter1_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.082    counter1_carry_i_29_n_0
    SLICE_X28Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.196 r  counter1_carry_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.196    counter1_carry_i_22_n_0
    SLICE_X28Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.467 r  counter1_carry_i_11/CO[0]
                         net (fo=17, routed)          0.737    37.204    CounterLimit0[7]
    SLICE_X29Y101        LUT5 (Prop_lut5_I4_O)        0.373    37.577 r  CounterLimit1__1090_carry_i_41/O
                         net (fo=1, routed)           0.000    37.577    CounterLimit1__1090_carry_i_41_n_0
    SLICE_X29Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.127 r  CounterLimit1__1090_carry_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.127    CounterLimit1__1090_carry_i_33_n_0
    SLICE_X29Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.241 r  counter1_carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    38.241    counter1_carry_i_35_n_0
    SLICE_X29Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.355 r  counter1_carry_i_24/CO[3]
                         net (fo=1, routed)           0.000    38.355    counter1_carry_i_24_n_0
    SLICE_X29Y104        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    38.626 r  counter1_carry_i_12/CO[0]
                         net (fo=17, routed)          0.701    39.327    CounterLimit0[6]
    SLICE_X30Y103        LUT5 (Prop_lut5_I4_O)        0.373    39.700 r  CounterLimit1__1090_carry_i_37/O
                         net (fo=1, routed)           0.000    39.700    CounterLimit1__1090_carry_i_37_n_0
    SLICE_X30Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.233 r  CounterLimit1__1090_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.233    CounterLimit1__1090_carry_i_28_n_0
    SLICE_X30Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.350 r  CounterLimit1__1090_carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    40.350    CounterLimit1__1090_carry__0_i_21_n_0
    SLICE_X30Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.467 r  counter1_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    40.467    counter1_carry_i_26_n_0
    SLICE_X30Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    40.721 r  counter1_carry_i_13/CO[0]
                         net (fo=17, routed)          0.817    41.537    CounterLimit0[5]
    SLICE_X28Y104        LUT5 (Prop_lut5_I4_O)        0.367    41.904 r  CounterLimit1__1090_carry_i_32/O
                         net (fo=1, routed)           0.000    41.904    CounterLimit1__1090_carry_i_32_n_0
    SLICE_X28Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.454 r  CounterLimit1__1090_carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    42.454    CounterLimit1__1090_carry_i_23_n_0
    SLICE_X28Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.568 r  CounterLimit1__1090_carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.568    CounterLimit1__1090_carry__0_i_16_n_0
    SLICE_X28Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.682 r  CounterLimit1__1090_carry__1_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.682    CounterLimit1__1090_carry__1_i_16_n_0
    SLICE_X28Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    42.953 r  counter1_carry_i_14/CO[0]
                         net (fo=17, routed)          0.659    43.612    CounterLimit0[4]
    SLICE_X29Y106        LUT5 (Prop_lut5_I4_O)        0.373    43.985 r  CounterLimit1__1090_carry_i_27/O
                         net (fo=1, routed)           0.000    43.985    CounterLimit1__1090_carry_i_27_n_0
    SLICE_X29Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.535 r  CounterLimit1__1090_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.535    CounterLimit1__1090_carry_i_17_n_0
    SLICE_X29Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.649 r  CounterLimit1__1090_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.649    CounterLimit1__1090_carry__0_i_11_n_0
    SLICE_X29Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.763 r  CounterLimit1__1090_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.763    CounterLimit1__1090_carry__1_i_11_n_0
    SLICE_X29Y109        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.034 r  CounterLimit1__1090_carry_i_15/CO[0]
                         net (fo=17, routed)          0.487    45.522    CounterLimit0[3]
    SLICE_X31Y109        LUT5 (Prop_lut5_I4_O)        0.373    45.895 r  CounterLimit1__1090_carry_i_21/O
                         net (fo=1, routed)           0.000    45.895    CounterLimit1__1090_carry_i_21_n_0
    SLICE_X31Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.445 r  CounterLimit1__1090_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.445    CounterLimit1__1090_carry_i_10_n_0
    SLICE_X31Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.559 r  CounterLimit1__1090_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.559    CounterLimit1__1090_carry__0_i_6_n_0
    SLICE_X31Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.673 r  CounterLimit1__1090_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.673    CounterLimit1__1090_carry__1_i_6_n_0
    SLICE_X31Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    46.944 r  CounterLimit1__1090_carry_i_8/CO[0]
                         net (fo=17, routed)          0.818    47.762    audioCont/counter1_carry__1_i_6_0[0]
    SLICE_X30Y109        LUT5 (Prop_lut5_I4_O)        0.373    48.135 r  audioCont/CounterLimit1__1090_carry_i_14/O
                         net (fo=1, routed)           0.000    48.135    audioCont/CounterLimit1__1090_carry_i_14_n_0
    SLICE_X30Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.668 r  audioCont/CounterLimit1__1090_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.668    audioCont/CounterLimit1__1090_carry_i_2_n_0
    SLICE_X30Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.785 r  audioCont/CounterLimit1__1090_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.785    audioCont/CounterLimit1__1090_carry__0_i_1_n_0
    SLICE_X30Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.902 r  audioCont/CounterLimit1__1090_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.902    audioCont/CounterLimit1__1090_carry__1_i_1_n_0
    SLICE_X30Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    49.156 r  audioCont/CounterLimit1__1090_carry_i_1/CO[0]
                         net (fo=17, routed)          0.835    49.991    audioCont/CounterLimit0[1]
    SLICE_X29Y110        LUT5 (Prop_lut5_I4_O)        0.367    50.358 r  audioCont/CounterLimit1__1090_carry_i_7/O
                         net (fo=1, routed)           0.000    50.358    audioCont/CounterLimit1__1090_carry_i_7_n_0
    SLICE_X29Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.890 r  audioCont/CounterLimit1__1090_carry/CO[3]
                         net (fo=1, routed)           0.000    50.890    audioCont/CounterLimit1__1090_carry_n_0
    SLICE_X29Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.004 r  audioCont/CounterLimit1__1090_carry__0/CO[3]
                         net (fo=1, routed)           0.000    51.004    audioCont/CounterLimit1__1090_carry__0_n_0
    SLICE_X29Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.118 r  audioCont/CounterLimit1__1090_carry__1/CO[3]
                         net (fo=3, routed)           0.654    51.772    audioCont/CounterLimit0[0]
    SLICE_X29Y113        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    52.352 r  audioCont/counter1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.352    audioCont/counter1_carry_i_10_n_0
    SLICE_X29Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.466 r  audioCont/counter1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.466    audioCont/counter1_carry_i_9_n_0
    SLICE_X29Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.580 r  audioCont/counter1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.580    audioCont/counter1_carry__0_i_10_n_0
    SLICE_X29Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.694 r  audioCont/counter1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.694    audioCont/counter1_carry__0_i_9_n_0
    SLICE_X29Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    53.028 r  audioCont/counter1_carry__1_i_10/O[1]
                         net (fo=2, routed)           0.569    53.596    audioCont/CounterLimit[17]
    SLICE_X30Y117        LUT4 (Prop_lut4_I2_O)        0.303    53.899 r  audioCont/counter1_carry__1_i_8/O
                         net (fo=1, routed)           0.000    53.899    audioCont/counter1_carry__1_i_8_n_0
    SLICE_X30Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    54.412 r  audioCont/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    54.412    audioCont/counter1
    SLICE_X30Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    54.631 r  audioCont/counter1_carry__2/O[0]
                         net (fo=24, routed)          0.515    55.147    audioCont/clear
    SLICE_X31Y117        FDRE                                         r  audioCont/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.496    18.475    audioCont/clk_out1
    SLICE_X31Y117        FDRE                                         r  audioCont/counter_reg[4]/C
                         clock pessimism              0.480    18.956    
                         clock uncertainty           -0.082    18.874    
    SLICE_X31Y117        FDRE (Setup_fdre_C_R)       -0.600    18.274    audioCont/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         18.274    
                         arrival time                         -55.147    
  -------------------------------------------------------------------
                         slack                                -36.873    

Slack (VIOLATED) :        -36.873ns  (required time - arrival time)
  Source:                 tone_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            audioCont/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        56.064ns  (logic 35.964ns (64.148%)  route 20.100ns (35.852%))
  Logic Levels:           123  (CARRY4=102 LUT4=2 LUT5=15 LUT6=4)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 18.475 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.622    -0.918    clock
    SLICE_X29Y74         FDRE                                         r  tone_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.462 r  tone_reg[2]_replica/Q
                         net (fo=26, routed)          0.883     0.421    audioCont/tone[2]_repN_alias
    SLICE_X29Y73         LUT4 (Prop_lut4_I1_O)        0.124     0.545 r  audioCont/CounterLimit1__10_carry__0_i_7/O
                         net (fo=1, routed)           0.000     0.545    audioCont/CounterLimit1__10_carry__0_i_7_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.095 r  audioCont/CounterLimit1__10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.095    audioCont/CounterLimit1__10_carry__0_n_0
    SLICE_X29Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.209 r  audioCont/CounterLimit1__10_carry__1/CO[3]
                         net (fo=14, routed)          1.066     2.275    audioCont/CounterLimit1__10_carry__1_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     2.870 r  audioCont/counter1_carry__1_i_82/CO[3]
                         net (fo=1, routed)           0.000     2.870    audioCont/counter1_carry__1_i_82_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  audioCont/counter1_carry__1_i_77/CO[3]
                         net (fo=1, routed)           0.000     2.987    audioCont/counter1_carry__1_i_77_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  audioCont/counter1_carry__1_i_76/CO[3]
                         net (fo=1, routed)           0.009     3.113    audioCont/counter1_carry__1_i_76_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.367 r  audioCont/counter1_carry__1_i_44/CO[0]
                         net (fo=14, routed)          0.730     4.097    audioCont_n_13
    SLICE_X31Y73         LUT6 (Prop_lut6_I0_O)        0.367     4.464 r  counter1_carry__1_i_110/O
                         net (fo=1, routed)           0.000     4.464    counter1_carry__1_i_110_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.865 r  counter1_carry__1_i_71/CO[3]
                         net (fo=1, routed)           0.000     4.865    counter1_carry__1_i_71_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.979 r  counter1_carry__1_i_39/CO[3]
                         net (fo=1, routed)           0.009     4.988    counter1_carry__1_i_39_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.102 r  counter1_carry__1_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.102    counter1_carry__1_i_38_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.373 r  counter1_carry__1_i_25/CO[0]
                         net (fo=15, routed)          0.835     6.208    CounterLimit0[22]
    SLICE_X28Y75         LUT6 (Prop_lut6_I0_O)        0.373     6.581 r  counter1_carry__1_i_75/O
                         net (fo=1, routed)           0.000     6.581    counter1_carry__1_i_75_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.113 r  counter1_carry__1_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.113    counter1_carry__1_i_37_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.227 r  counter1_carry__1_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.227    counter1_carry__1_i_24_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.498 r  counter1_carry__1_i_11/CO[0]
                         net (fo=16, routed)          0.686     8.184    CounterLimit0[21]
    SLICE_X29Y76         LUT5 (Prop_lut5_I4_O)        0.373     8.557 r  counter1_carry__1_i_126/O
                         net (fo=1, routed)           0.000     8.557    counter1_carry__1_i_126_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.107 r  counter1_carry__1_i_88/CO[3]
                         net (fo=1, routed)           0.000     9.107    counter1_carry__1_i_88_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.221 r  counter1_carry__1_i_46/CO[3]
                         net (fo=1, routed)           0.000     9.221    counter1_carry__1_i_46_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.335 r  counter1_carry__1_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.335    counter1_carry__1_i_27_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.606 r  counter1_carry__1_i_12/CO[0]
                         net (fo=16, routed)          0.764    10.369    CounterLimit0[20]
    SLICE_X30Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    11.213 r  counter1_carry__1_i_93/CO[3]
                         net (fo=1, routed)           0.000    11.213    counter1_carry__1_i_93_n_0
    SLICE_X30Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.330 r  counter1_carry__1_i_51/CO[3]
                         net (fo=1, routed)           0.000    11.330    counter1_carry__1_i_51_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.447 r  counter1_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.447    counter1_carry__1_i_29_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.701 r  counter1_carry__1_i_16/CO[0]
                         net (fo=17, routed)          0.670    12.371    CounterLimit0[19]
    SLICE_X31Y79         LUT5 (Prop_lut5_I4_O)        0.367    12.738 r  counter1_carry__1_i_133/O
                         net (fo=1, routed)           0.000    12.738    counter1_carry__1_i_133_n_0
    SLICE_X31Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.288 r  counter1_carry__1_i_98/CO[3]
                         net (fo=1, routed)           0.000    13.288    counter1_carry__1_i_98_n_0
    SLICE_X31Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.402 r  counter1_carry__1_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.402    counter1_carry__1_i_56_n_0
    SLICE_X31Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.516 r  counter1_carry__1_i_31/CO[3]
                         net (fo=1, routed)           0.000    13.516    counter1_carry__1_i_31_n_0
    SLICE_X31Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.787 r  counter1_carry__1_i_17/CO[0]
                         net (fo=16, routed)          0.583    14.370    CounterLimit0[18]
    SLICE_X30Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    15.214 r  counter1_carry__0_i_89/CO[3]
                         net (fo=1, routed)           0.000    15.214    counter1_carry__0_i_89_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.331 r  counter1_carry__1_i_61/CO[3]
                         net (fo=1, routed)           0.000    15.331    counter1_carry__1_i_61_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.448 r  counter1_carry__1_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.448    counter1_carry__1_i_33_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.702 r  counter1_carry__1_i_18/CO[0]
                         net (fo=17, routed)          0.672    16.374    CounterLimit0[17]
    SLICE_X31Y83         LUT5 (Prop_lut5_I4_O)        0.367    16.741 r  counter1_carry__0_i_129/O
                         net (fo=1, routed)           0.000    16.741    counter1_carry__0_i_129_n_0
    SLICE_X31Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.291 r  counter1_carry__0_i_84/CO[3]
                         net (fo=1, routed)           0.000    17.291    counter1_carry__0_i_84_n_0
    SLICE_X31Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.405 r  counter1_carry__0_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.405    counter1_carry__0_i_44_n_0
    SLICE_X31Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.519 r  counter1_carry__1_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.519    counter1_carry__1_i_35_n_0
    SLICE_X31Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.790 r  counter1_carry__1_i_19/CO[0]
                         net (fo=16, routed)          0.583    18.373    CounterLimit0[16]
    SLICE_X30Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    19.217 r  counter1_carry__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    19.217    counter1_carry__0_i_83_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.334 r  counter1_carry__0_i_43/CO[3]
                         net (fo=1, routed)           0.000    19.334    counter1_carry__0_i_43_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.451 r  counter1_carry__0_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.451    counter1_carry__0_i_27_n_0
    SLICE_X30Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.705 r  counter1_carry__0_i_11/CO[0]
                         net (fo=16, routed)          0.661    20.366    CounterLimit0[15]
    SLICE_X29Y88         LUT6 (Prop_lut6_I0_O)        0.367    20.733 r  counter1_carry__0_i_97/O
                         net (fo=1, routed)           0.000    20.733    counter1_carry__0_i_97_n_0
    SLICE_X29Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.283 r  counter1_carry__0_i_49/CO[3]
                         net (fo=1, routed)           0.000    21.283    counter1_carry__0_i_49_n_0
    SLICE_X29Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.397 r  counter1_carry__0_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.397    counter1_carry__0_i_29_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.668 r  counter1_carry__0_i_12/CO[0]
                         net (fo=16, routed)          0.755    22.423    CounterLimit0[14]
    SLICE_X28Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    23.252 r  counter1_carry__0_i_99/CO[3]
                         net (fo=1, routed)           0.000    23.252    counter1_carry__0_i_99_n_0
    SLICE_X28Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.366 r  counter1_carry__0_i_54/CO[3]
                         net (fo=1, routed)           0.000    23.366    counter1_carry__0_i_54_n_0
    SLICE_X28Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.480 r  counter1_carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.480    counter1_carry__0_i_31_n_0
    SLICE_X28Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.751 r  counter1_carry__0_i_13/CO[0]
                         net (fo=16, routed)          0.557    24.308    CounterLimit0[13]
    SLICE_X29Y91         LUT5 (Prop_lut5_I4_O)        0.373    24.681 r  counter1_carry__0_i_141/O
                         net (fo=1, routed)           0.000    24.681    counter1_carry__0_i_141_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.231 r  counter1_carry__0_i_104/CO[3]
                         net (fo=1, routed)           0.000    25.231    counter1_carry__0_i_104_n_0
    SLICE_X29Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.345 r  counter1_carry__0_i_59/CO[3]
                         net (fo=1, routed)           0.000    25.345    counter1_carry__0_i_59_n_0
    SLICE_X29Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.459 r  counter1_carry__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    25.459    counter1_carry__0_i_33_n_0
    SLICE_X29Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.730 r  counter1_carry__0_i_14/CO[0]
                         net (fo=17, routed)          0.815    26.545    CounterLimit0[12]
    SLICE_X30Y92         LUT5 (Prop_lut5_I4_O)        0.373    26.918 r  counter1_carry__0_i_145/O
                         net (fo=1, routed)           0.000    26.918    counter1_carry__0_i_145_n_0
    SLICE_X30Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.451 r  counter1_carry__0_i_109/CO[3]
                         net (fo=1, routed)           0.000    27.451    counter1_carry__0_i_109_n_0
    SLICE_X30Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.568 r  counter1_carry__0_i_64/CO[3]
                         net (fo=1, routed)           0.000    27.568    counter1_carry__0_i_64_n_0
    SLICE_X30Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.685 r  counter1_carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    27.685    counter1_carry__0_i_35_n_0
    SLICE_X30Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    27.939 r  counter1_carry__0_i_19/CO[0]
                         net (fo=17, routed)          0.648    28.587    CounterLimit0[11]
    SLICE_X29Y95         LUT5 (Prop_lut5_I4_O)        0.367    28.954 r  counter1_carry__0_i_149/O
                         net (fo=1, routed)           0.000    28.954    counter1_carry__0_i_149_n_0
    SLICE_X29Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.504 r  counter1_carry__0_i_114/CO[3]
                         net (fo=1, routed)           0.000    29.504    counter1_carry__0_i_114_n_0
    SLICE_X29Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.618 r  counter1_carry__0_i_69/CO[3]
                         net (fo=1, routed)           0.000    29.618    counter1_carry__0_i_69_n_0
    SLICE_X29Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.732 r  counter1_carry__0_i_37/CO[3]
                         net (fo=1, routed)           0.000    29.732    counter1_carry__0_i_37_n_0
    SLICE_X29Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.003 r  counter1_carry__0_i_20/CO[0]
                         net (fo=17, routed)          0.790    30.794    CounterLimit0[10]
    SLICE_X30Y96         LUT5 (Prop_lut5_I4_O)        0.373    31.167 r  counter1_carry_i_69/O
                         net (fo=1, routed)           0.000    31.167    counter1_carry_i_69_n_0
    SLICE_X30Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.700 r  counter1_carry_i_50/CO[3]
                         net (fo=1, routed)           0.000    31.700    counter1_carry_i_50_n_0
    SLICE_X30Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.817 r  counter1_carry__0_i_74/CO[3]
                         net (fo=1, routed)           0.000    31.817    counter1_carry__0_i_74_n_0
    SLICE_X30Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.934 r  counter1_carry__0_i_39/CO[3]
                         net (fo=1, routed)           0.000    31.934    counter1_carry__0_i_39_n_0
    SLICE_X30Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.188 r  counter1_carry__0_i_21/CO[0]
                         net (fo=17, routed)          0.810    32.997    CounterLimit0[9]
    SLICE_X28Y96         LUT5 (Prop_lut5_I4_O)        0.367    33.364 r  counter1_carry_i_65/O
                         net (fo=1, routed)           0.000    33.364    counter1_carry_i_65_n_0
    SLICE_X28Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.914 r  counter1_carry_i_45/CO[3]
                         net (fo=1, routed)           0.000    33.914    counter1_carry_i_45_n_0
    SLICE_X28Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.028 r  counter1_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.028    counter1_carry_i_30_n_0
    SLICE_X28Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.142 r  counter1_carry__0_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.142    counter1_carry__0_i_41_n_0
    SLICE_X28Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.413 r  counter1_carry__0_i_22/CO[0]
                         net (fo=16, routed)          0.784    35.197    CounterLimit0[8]
    SLICE_X28Y100        LUT6 (Prop_lut6_I0_O)        0.373    35.570 r  counter1_carry_i_60/O
                         net (fo=1, routed)           0.000    35.570    counter1_carry_i_60_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    35.968 r  counter1_carry_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.968    counter1_carry_i_44_n_0
    SLICE_X28Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.082 r  counter1_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.082    counter1_carry_i_29_n_0
    SLICE_X28Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.196 r  counter1_carry_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.196    counter1_carry_i_22_n_0
    SLICE_X28Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.467 r  counter1_carry_i_11/CO[0]
                         net (fo=17, routed)          0.737    37.204    CounterLimit0[7]
    SLICE_X29Y101        LUT5 (Prop_lut5_I4_O)        0.373    37.577 r  CounterLimit1__1090_carry_i_41/O
                         net (fo=1, routed)           0.000    37.577    CounterLimit1__1090_carry_i_41_n_0
    SLICE_X29Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.127 r  CounterLimit1__1090_carry_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.127    CounterLimit1__1090_carry_i_33_n_0
    SLICE_X29Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.241 r  counter1_carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    38.241    counter1_carry_i_35_n_0
    SLICE_X29Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.355 r  counter1_carry_i_24/CO[3]
                         net (fo=1, routed)           0.000    38.355    counter1_carry_i_24_n_0
    SLICE_X29Y104        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    38.626 r  counter1_carry_i_12/CO[0]
                         net (fo=17, routed)          0.701    39.327    CounterLimit0[6]
    SLICE_X30Y103        LUT5 (Prop_lut5_I4_O)        0.373    39.700 r  CounterLimit1__1090_carry_i_37/O
                         net (fo=1, routed)           0.000    39.700    CounterLimit1__1090_carry_i_37_n_0
    SLICE_X30Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.233 r  CounterLimit1__1090_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.233    CounterLimit1__1090_carry_i_28_n_0
    SLICE_X30Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.350 r  CounterLimit1__1090_carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    40.350    CounterLimit1__1090_carry__0_i_21_n_0
    SLICE_X30Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.467 r  counter1_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    40.467    counter1_carry_i_26_n_0
    SLICE_X30Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    40.721 r  counter1_carry_i_13/CO[0]
                         net (fo=17, routed)          0.817    41.537    CounterLimit0[5]
    SLICE_X28Y104        LUT5 (Prop_lut5_I4_O)        0.367    41.904 r  CounterLimit1__1090_carry_i_32/O
                         net (fo=1, routed)           0.000    41.904    CounterLimit1__1090_carry_i_32_n_0
    SLICE_X28Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.454 r  CounterLimit1__1090_carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    42.454    CounterLimit1__1090_carry_i_23_n_0
    SLICE_X28Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.568 r  CounterLimit1__1090_carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.568    CounterLimit1__1090_carry__0_i_16_n_0
    SLICE_X28Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.682 r  CounterLimit1__1090_carry__1_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.682    CounterLimit1__1090_carry__1_i_16_n_0
    SLICE_X28Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    42.953 r  counter1_carry_i_14/CO[0]
                         net (fo=17, routed)          0.659    43.612    CounterLimit0[4]
    SLICE_X29Y106        LUT5 (Prop_lut5_I4_O)        0.373    43.985 r  CounterLimit1__1090_carry_i_27/O
                         net (fo=1, routed)           0.000    43.985    CounterLimit1__1090_carry_i_27_n_0
    SLICE_X29Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.535 r  CounterLimit1__1090_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.535    CounterLimit1__1090_carry_i_17_n_0
    SLICE_X29Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.649 r  CounterLimit1__1090_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.649    CounterLimit1__1090_carry__0_i_11_n_0
    SLICE_X29Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.763 r  CounterLimit1__1090_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.763    CounterLimit1__1090_carry__1_i_11_n_0
    SLICE_X29Y109        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.034 r  CounterLimit1__1090_carry_i_15/CO[0]
                         net (fo=17, routed)          0.487    45.522    CounterLimit0[3]
    SLICE_X31Y109        LUT5 (Prop_lut5_I4_O)        0.373    45.895 r  CounterLimit1__1090_carry_i_21/O
                         net (fo=1, routed)           0.000    45.895    CounterLimit1__1090_carry_i_21_n_0
    SLICE_X31Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.445 r  CounterLimit1__1090_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.445    CounterLimit1__1090_carry_i_10_n_0
    SLICE_X31Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.559 r  CounterLimit1__1090_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.559    CounterLimit1__1090_carry__0_i_6_n_0
    SLICE_X31Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.673 r  CounterLimit1__1090_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.673    CounterLimit1__1090_carry__1_i_6_n_0
    SLICE_X31Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    46.944 r  CounterLimit1__1090_carry_i_8/CO[0]
                         net (fo=17, routed)          0.818    47.762    audioCont/counter1_carry__1_i_6_0[0]
    SLICE_X30Y109        LUT5 (Prop_lut5_I4_O)        0.373    48.135 r  audioCont/CounterLimit1__1090_carry_i_14/O
                         net (fo=1, routed)           0.000    48.135    audioCont/CounterLimit1__1090_carry_i_14_n_0
    SLICE_X30Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.668 r  audioCont/CounterLimit1__1090_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.668    audioCont/CounterLimit1__1090_carry_i_2_n_0
    SLICE_X30Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.785 r  audioCont/CounterLimit1__1090_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.785    audioCont/CounterLimit1__1090_carry__0_i_1_n_0
    SLICE_X30Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.902 r  audioCont/CounterLimit1__1090_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.902    audioCont/CounterLimit1__1090_carry__1_i_1_n_0
    SLICE_X30Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    49.156 r  audioCont/CounterLimit1__1090_carry_i_1/CO[0]
                         net (fo=17, routed)          0.835    49.991    audioCont/CounterLimit0[1]
    SLICE_X29Y110        LUT5 (Prop_lut5_I4_O)        0.367    50.358 r  audioCont/CounterLimit1__1090_carry_i_7/O
                         net (fo=1, routed)           0.000    50.358    audioCont/CounterLimit1__1090_carry_i_7_n_0
    SLICE_X29Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.890 r  audioCont/CounterLimit1__1090_carry/CO[3]
                         net (fo=1, routed)           0.000    50.890    audioCont/CounterLimit1__1090_carry_n_0
    SLICE_X29Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.004 r  audioCont/CounterLimit1__1090_carry__0/CO[3]
                         net (fo=1, routed)           0.000    51.004    audioCont/CounterLimit1__1090_carry__0_n_0
    SLICE_X29Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.118 r  audioCont/CounterLimit1__1090_carry__1/CO[3]
                         net (fo=3, routed)           0.654    51.772    audioCont/CounterLimit0[0]
    SLICE_X29Y113        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    52.352 r  audioCont/counter1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.352    audioCont/counter1_carry_i_10_n_0
    SLICE_X29Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.466 r  audioCont/counter1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.466    audioCont/counter1_carry_i_9_n_0
    SLICE_X29Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.580 r  audioCont/counter1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.580    audioCont/counter1_carry__0_i_10_n_0
    SLICE_X29Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.694 r  audioCont/counter1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.694    audioCont/counter1_carry__0_i_9_n_0
    SLICE_X29Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    53.028 r  audioCont/counter1_carry__1_i_10/O[1]
                         net (fo=2, routed)           0.569    53.596    audioCont/CounterLimit[17]
    SLICE_X30Y117        LUT4 (Prop_lut4_I2_O)        0.303    53.899 r  audioCont/counter1_carry__1_i_8/O
                         net (fo=1, routed)           0.000    53.899    audioCont/counter1_carry__1_i_8_n_0
    SLICE_X30Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    54.412 r  audioCont/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    54.412    audioCont/counter1
    SLICE_X30Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    54.631 r  audioCont/counter1_carry__2/O[0]
                         net (fo=24, routed)          0.515    55.147    audioCont/clear
    SLICE_X31Y117        FDRE                                         r  audioCont/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.496    18.475    audioCont/clk_out1
    SLICE_X31Y117        FDRE                                         r  audioCont/counter_reg[5]/C
                         clock pessimism              0.480    18.956    
                         clock uncertainty           -0.082    18.874    
    SLICE_X31Y117        FDRE (Setup_fdre_C_R)       -0.600    18.274    audioCont/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         18.274    
                         arrival time                         -55.147    
  -------------------------------------------------------------------
                         slack                                -36.873    

Slack (VIOLATED) :        -36.873ns  (required time - arrival time)
  Source:                 tone_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            audioCont/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        56.064ns  (logic 35.964ns (64.148%)  route 20.100ns (35.852%))
  Logic Levels:           123  (CARRY4=102 LUT4=2 LUT5=15 LUT6=4)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 18.475 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.622    -0.918    clock
    SLICE_X29Y74         FDRE                                         r  tone_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.462 r  tone_reg[2]_replica/Q
                         net (fo=26, routed)          0.883     0.421    audioCont/tone[2]_repN_alias
    SLICE_X29Y73         LUT4 (Prop_lut4_I1_O)        0.124     0.545 r  audioCont/CounterLimit1__10_carry__0_i_7/O
                         net (fo=1, routed)           0.000     0.545    audioCont/CounterLimit1__10_carry__0_i_7_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.095 r  audioCont/CounterLimit1__10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.095    audioCont/CounterLimit1__10_carry__0_n_0
    SLICE_X29Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.209 r  audioCont/CounterLimit1__10_carry__1/CO[3]
                         net (fo=14, routed)          1.066     2.275    audioCont/CounterLimit1__10_carry__1_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     2.870 r  audioCont/counter1_carry__1_i_82/CO[3]
                         net (fo=1, routed)           0.000     2.870    audioCont/counter1_carry__1_i_82_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  audioCont/counter1_carry__1_i_77/CO[3]
                         net (fo=1, routed)           0.000     2.987    audioCont/counter1_carry__1_i_77_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  audioCont/counter1_carry__1_i_76/CO[3]
                         net (fo=1, routed)           0.009     3.113    audioCont/counter1_carry__1_i_76_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.367 r  audioCont/counter1_carry__1_i_44/CO[0]
                         net (fo=14, routed)          0.730     4.097    audioCont_n_13
    SLICE_X31Y73         LUT6 (Prop_lut6_I0_O)        0.367     4.464 r  counter1_carry__1_i_110/O
                         net (fo=1, routed)           0.000     4.464    counter1_carry__1_i_110_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.865 r  counter1_carry__1_i_71/CO[3]
                         net (fo=1, routed)           0.000     4.865    counter1_carry__1_i_71_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.979 r  counter1_carry__1_i_39/CO[3]
                         net (fo=1, routed)           0.009     4.988    counter1_carry__1_i_39_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.102 r  counter1_carry__1_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.102    counter1_carry__1_i_38_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.373 r  counter1_carry__1_i_25/CO[0]
                         net (fo=15, routed)          0.835     6.208    CounterLimit0[22]
    SLICE_X28Y75         LUT6 (Prop_lut6_I0_O)        0.373     6.581 r  counter1_carry__1_i_75/O
                         net (fo=1, routed)           0.000     6.581    counter1_carry__1_i_75_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.113 r  counter1_carry__1_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.113    counter1_carry__1_i_37_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.227 r  counter1_carry__1_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.227    counter1_carry__1_i_24_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.498 r  counter1_carry__1_i_11/CO[0]
                         net (fo=16, routed)          0.686     8.184    CounterLimit0[21]
    SLICE_X29Y76         LUT5 (Prop_lut5_I4_O)        0.373     8.557 r  counter1_carry__1_i_126/O
                         net (fo=1, routed)           0.000     8.557    counter1_carry__1_i_126_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.107 r  counter1_carry__1_i_88/CO[3]
                         net (fo=1, routed)           0.000     9.107    counter1_carry__1_i_88_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.221 r  counter1_carry__1_i_46/CO[3]
                         net (fo=1, routed)           0.000     9.221    counter1_carry__1_i_46_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.335 r  counter1_carry__1_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.335    counter1_carry__1_i_27_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.606 r  counter1_carry__1_i_12/CO[0]
                         net (fo=16, routed)          0.764    10.369    CounterLimit0[20]
    SLICE_X30Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    11.213 r  counter1_carry__1_i_93/CO[3]
                         net (fo=1, routed)           0.000    11.213    counter1_carry__1_i_93_n_0
    SLICE_X30Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.330 r  counter1_carry__1_i_51/CO[3]
                         net (fo=1, routed)           0.000    11.330    counter1_carry__1_i_51_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.447 r  counter1_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.447    counter1_carry__1_i_29_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.701 r  counter1_carry__1_i_16/CO[0]
                         net (fo=17, routed)          0.670    12.371    CounterLimit0[19]
    SLICE_X31Y79         LUT5 (Prop_lut5_I4_O)        0.367    12.738 r  counter1_carry__1_i_133/O
                         net (fo=1, routed)           0.000    12.738    counter1_carry__1_i_133_n_0
    SLICE_X31Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.288 r  counter1_carry__1_i_98/CO[3]
                         net (fo=1, routed)           0.000    13.288    counter1_carry__1_i_98_n_0
    SLICE_X31Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.402 r  counter1_carry__1_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.402    counter1_carry__1_i_56_n_0
    SLICE_X31Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.516 r  counter1_carry__1_i_31/CO[3]
                         net (fo=1, routed)           0.000    13.516    counter1_carry__1_i_31_n_0
    SLICE_X31Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.787 r  counter1_carry__1_i_17/CO[0]
                         net (fo=16, routed)          0.583    14.370    CounterLimit0[18]
    SLICE_X30Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    15.214 r  counter1_carry__0_i_89/CO[3]
                         net (fo=1, routed)           0.000    15.214    counter1_carry__0_i_89_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.331 r  counter1_carry__1_i_61/CO[3]
                         net (fo=1, routed)           0.000    15.331    counter1_carry__1_i_61_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.448 r  counter1_carry__1_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.448    counter1_carry__1_i_33_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.702 r  counter1_carry__1_i_18/CO[0]
                         net (fo=17, routed)          0.672    16.374    CounterLimit0[17]
    SLICE_X31Y83         LUT5 (Prop_lut5_I4_O)        0.367    16.741 r  counter1_carry__0_i_129/O
                         net (fo=1, routed)           0.000    16.741    counter1_carry__0_i_129_n_0
    SLICE_X31Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.291 r  counter1_carry__0_i_84/CO[3]
                         net (fo=1, routed)           0.000    17.291    counter1_carry__0_i_84_n_0
    SLICE_X31Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.405 r  counter1_carry__0_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.405    counter1_carry__0_i_44_n_0
    SLICE_X31Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.519 r  counter1_carry__1_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.519    counter1_carry__1_i_35_n_0
    SLICE_X31Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.790 r  counter1_carry__1_i_19/CO[0]
                         net (fo=16, routed)          0.583    18.373    CounterLimit0[16]
    SLICE_X30Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    19.217 r  counter1_carry__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    19.217    counter1_carry__0_i_83_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.334 r  counter1_carry__0_i_43/CO[3]
                         net (fo=1, routed)           0.000    19.334    counter1_carry__0_i_43_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.451 r  counter1_carry__0_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.451    counter1_carry__0_i_27_n_0
    SLICE_X30Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.705 r  counter1_carry__0_i_11/CO[0]
                         net (fo=16, routed)          0.661    20.366    CounterLimit0[15]
    SLICE_X29Y88         LUT6 (Prop_lut6_I0_O)        0.367    20.733 r  counter1_carry__0_i_97/O
                         net (fo=1, routed)           0.000    20.733    counter1_carry__0_i_97_n_0
    SLICE_X29Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.283 r  counter1_carry__0_i_49/CO[3]
                         net (fo=1, routed)           0.000    21.283    counter1_carry__0_i_49_n_0
    SLICE_X29Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.397 r  counter1_carry__0_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.397    counter1_carry__0_i_29_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.668 r  counter1_carry__0_i_12/CO[0]
                         net (fo=16, routed)          0.755    22.423    CounterLimit0[14]
    SLICE_X28Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    23.252 r  counter1_carry__0_i_99/CO[3]
                         net (fo=1, routed)           0.000    23.252    counter1_carry__0_i_99_n_0
    SLICE_X28Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.366 r  counter1_carry__0_i_54/CO[3]
                         net (fo=1, routed)           0.000    23.366    counter1_carry__0_i_54_n_0
    SLICE_X28Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.480 r  counter1_carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.480    counter1_carry__0_i_31_n_0
    SLICE_X28Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.751 r  counter1_carry__0_i_13/CO[0]
                         net (fo=16, routed)          0.557    24.308    CounterLimit0[13]
    SLICE_X29Y91         LUT5 (Prop_lut5_I4_O)        0.373    24.681 r  counter1_carry__0_i_141/O
                         net (fo=1, routed)           0.000    24.681    counter1_carry__0_i_141_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.231 r  counter1_carry__0_i_104/CO[3]
                         net (fo=1, routed)           0.000    25.231    counter1_carry__0_i_104_n_0
    SLICE_X29Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.345 r  counter1_carry__0_i_59/CO[3]
                         net (fo=1, routed)           0.000    25.345    counter1_carry__0_i_59_n_0
    SLICE_X29Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.459 r  counter1_carry__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    25.459    counter1_carry__0_i_33_n_0
    SLICE_X29Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.730 r  counter1_carry__0_i_14/CO[0]
                         net (fo=17, routed)          0.815    26.545    CounterLimit0[12]
    SLICE_X30Y92         LUT5 (Prop_lut5_I4_O)        0.373    26.918 r  counter1_carry__0_i_145/O
                         net (fo=1, routed)           0.000    26.918    counter1_carry__0_i_145_n_0
    SLICE_X30Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.451 r  counter1_carry__0_i_109/CO[3]
                         net (fo=1, routed)           0.000    27.451    counter1_carry__0_i_109_n_0
    SLICE_X30Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.568 r  counter1_carry__0_i_64/CO[3]
                         net (fo=1, routed)           0.000    27.568    counter1_carry__0_i_64_n_0
    SLICE_X30Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.685 r  counter1_carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    27.685    counter1_carry__0_i_35_n_0
    SLICE_X30Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    27.939 r  counter1_carry__0_i_19/CO[0]
                         net (fo=17, routed)          0.648    28.587    CounterLimit0[11]
    SLICE_X29Y95         LUT5 (Prop_lut5_I4_O)        0.367    28.954 r  counter1_carry__0_i_149/O
                         net (fo=1, routed)           0.000    28.954    counter1_carry__0_i_149_n_0
    SLICE_X29Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.504 r  counter1_carry__0_i_114/CO[3]
                         net (fo=1, routed)           0.000    29.504    counter1_carry__0_i_114_n_0
    SLICE_X29Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.618 r  counter1_carry__0_i_69/CO[3]
                         net (fo=1, routed)           0.000    29.618    counter1_carry__0_i_69_n_0
    SLICE_X29Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.732 r  counter1_carry__0_i_37/CO[3]
                         net (fo=1, routed)           0.000    29.732    counter1_carry__0_i_37_n_0
    SLICE_X29Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.003 r  counter1_carry__0_i_20/CO[0]
                         net (fo=17, routed)          0.790    30.794    CounterLimit0[10]
    SLICE_X30Y96         LUT5 (Prop_lut5_I4_O)        0.373    31.167 r  counter1_carry_i_69/O
                         net (fo=1, routed)           0.000    31.167    counter1_carry_i_69_n_0
    SLICE_X30Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.700 r  counter1_carry_i_50/CO[3]
                         net (fo=1, routed)           0.000    31.700    counter1_carry_i_50_n_0
    SLICE_X30Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.817 r  counter1_carry__0_i_74/CO[3]
                         net (fo=1, routed)           0.000    31.817    counter1_carry__0_i_74_n_0
    SLICE_X30Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.934 r  counter1_carry__0_i_39/CO[3]
                         net (fo=1, routed)           0.000    31.934    counter1_carry__0_i_39_n_0
    SLICE_X30Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.188 r  counter1_carry__0_i_21/CO[0]
                         net (fo=17, routed)          0.810    32.997    CounterLimit0[9]
    SLICE_X28Y96         LUT5 (Prop_lut5_I4_O)        0.367    33.364 r  counter1_carry_i_65/O
                         net (fo=1, routed)           0.000    33.364    counter1_carry_i_65_n_0
    SLICE_X28Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.914 r  counter1_carry_i_45/CO[3]
                         net (fo=1, routed)           0.000    33.914    counter1_carry_i_45_n_0
    SLICE_X28Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.028 r  counter1_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.028    counter1_carry_i_30_n_0
    SLICE_X28Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.142 r  counter1_carry__0_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.142    counter1_carry__0_i_41_n_0
    SLICE_X28Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.413 r  counter1_carry__0_i_22/CO[0]
                         net (fo=16, routed)          0.784    35.197    CounterLimit0[8]
    SLICE_X28Y100        LUT6 (Prop_lut6_I0_O)        0.373    35.570 r  counter1_carry_i_60/O
                         net (fo=1, routed)           0.000    35.570    counter1_carry_i_60_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    35.968 r  counter1_carry_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.968    counter1_carry_i_44_n_0
    SLICE_X28Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.082 r  counter1_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.082    counter1_carry_i_29_n_0
    SLICE_X28Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.196 r  counter1_carry_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.196    counter1_carry_i_22_n_0
    SLICE_X28Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.467 r  counter1_carry_i_11/CO[0]
                         net (fo=17, routed)          0.737    37.204    CounterLimit0[7]
    SLICE_X29Y101        LUT5 (Prop_lut5_I4_O)        0.373    37.577 r  CounterLimit1__1090_carry_i_41/O
                         net (fo=1, routed)           0.000    37.577    CounterLimit1__1090_carry_i_41_n_0
    SLICE_X29Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.127 r  CounterLimit1__1090_carry_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.127    CounterLimit1__1090_carry_i_33_n_0
    SLICE_X29Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.241 r  counter1_carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    38.241    counter1_carry_i_35_n_0
    SLICE_X29Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.355 r  counter1_carry_i_24/CO[3]
                         net (fo=1, routed)           0.000    38.355    counter1_carry_i_24_n_0
    SLICE_X29Y104        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    38.626 r  counter1_carry_i_12/CO[0]
                         net (fo=17, routed)          0.701    39.327    CounterLimit0[6]
    SLICE_X30Y103        LUT5 (Prop_lut5_I4_O)        0.373    39.700 r  CounterLimit1__1090_carry_i_37/O
                         net (fo=1, routed)           0.000    39.700    CounterLimit1__1090_carry_i_37_n_0
    SLICE_X30Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.233 r  CounterLimit1__1090_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.233    CounterLimit1__1090_carry_i_28_n_0
    SLICE_X30Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.350 r  CounterLimit1__1090_carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    40.350    CounterLimit1__1090_carry__0_i_21_n_0
    SLICE_X30Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.467 r  counter1_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    40.467    counter1_carry_i_26_n_0
    SLICE_X30Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    40.721 r  counter1_carry_i_13/CO[0]
                         net (fo=17, routed)          0.817    41.537    CounterLimit0[5]
    SLICE_X28Y104        LUT5 (Prop_lut5_I4_O)        0.367    41.904 r  CounterLimit1__1090_carry_i_32/O
                         net (fo=1, routed)           0.000    41.904    CounterLimit1__1090_carry_i_32_n_0
    SLICE_X28Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.454 r  CounterLimit1__1090_carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    42.454    CounterLimit1__1090_carry_i_23_n_0
    SLICE_X28Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.568 r  CounterLimit1__1090_carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.568    CounterLimit1__1090_carry__0_i_16_n_0
    SLICE_X28Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.682 r  CounterLimit1__1090_carry__1_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.682    CounterLimit1__1090_carry__1_i_16_n_0
    SLICE_X28Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    42.953 r  counter1_carry_i_14/CO[0]
                         net (fo=17, routed)          0.659    43.612    CounterLimit0[4]
    SLICE_X29Y106        LUT5 (Prop_lut5_I4_O)        0.373    43.985 r  CounterLimit1__1090_carry_i_27/O
                         net (fo=1, routed)           0.000    43.985    CounterLimit1__1090_carry_i_27_n_0
    SLICE_X29Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.535 r  CounterLimit1__1090_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.535    CounterLimit1__1090_carry_i_17_n_0
    SLICE_X29Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.649 r  CounterLimit1__1090_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.649    CounterLimit1__1090_carry__0_i_11_n_0
    SLICE_X29Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.763 r  CounterLimit1__1090_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.763    CounterLimit1__1090_carry__1_i_11_n_0
    SLICE_X29Y109        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.034 r  CounterLimit1__1090_carry_i_15/CO[0]
                         net (fo=17, routed)          0.487    45.522    CounterLimit0[3]
    SLICE_X31Y109        LUT5 (Prop_lut5_I4_O)        0.373    45.895 r  CounterLimit1__1090_carry_i_21/O
                         net (fo=1, routed)           0.000    45.895    CounterLimit1__1090_carry_i_21_n_0
    SLICE_X31Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.445 r  CounterLimit1__1090_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.445    CounterLimit1__1090_carry_i_10_n_0
    SLICE_X31Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.559 r  CounterLimit1__1090_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.559    CounterLimit1__1090_carry__0_i_6_n_0
    SLICE_X31Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.673 r  CounterLimit1__1090_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.673    CounterLimit1__1090_carry__1_i_6_n_0
    SLICE_X31Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    46.944 r  CounterLimit1__1090_carry_i_8/CO[0]
                         net (fo=17, routed)          0.818    47.762    audioCont/counter1_carry__1_i_6_0[0]
    SLICE_X30Y109        LUT5 (Prop_lut5_I4_O)        0.373    48.135 r  audioCont/CounterLimit1__1090_carry_i_14/O
                         net (fo=1, routed)           0.000    48.135    audioCont/CounterLimit1__1090_carry_i_14_n_0
    SLICE_X30Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.668 r  audioCont/CounterLimit1__1090_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.668    audioCont/CounterLimit1__1090_carry_i_2_n_0
    SLICE_X30Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.785 r  audioCont/CounterLimit1__1090_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.785    audioCont/CounterLimit1__1090_carry__0_i_1_n_0
    SLICE_X30Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.902 r  audioCont/CounterLimit1__1090_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.902    audioCont/CounterLimit1__1090_carry__1_i_1_n_0
    SLICE_X30Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    49.156 r  audioCont/CounterLimit1__1090_carry_i_1/CO[0]
                         net (fo=17, routed)          0.835    49.991    audioCont/CounterLimit0[1]
    SLICE_X29Y110        LUT5 (Prop_lut5_I4_O)        0.367    50.358 r  audioCont/CounterLimit1__1090_carry_i_7/O
                         net (fo=1, routed)           0.000    50.358    audioCont/CounterLimit1__1090_carry_i_7_n_0
    SLICE_X29Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.890 r  audioCont/CounterLimit1__1090_carry/CO[3]
                         net (fo=1, routed)           0.000    50.890    audioCont/CounterLimit1__1090_carry_n_0
    SLICE_X29Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.004 r  audioCont/CounterLimit1__1090_carry__0/CO[3]
                         net (fo=1, routed)           0.000    51.004    audioCont/CounterLimit1__1090_carry__0_n_0
    SLICE_X29Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.118 r  audioCont/CounterLimit1__1090_carry__1/CO[3]
                         net (fo=3, routed)           0.654    51.772    audioCont/CounterLimit0[0]
    SLICE_X29Y113        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    52.352 r  audioCont/counter1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.352    audioCont/counter1_carry_i_10_n_0
    SLICE_X29Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.466 r  audioCont/counter1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.466    audioCont/counter1_carry_i_9_n_0
    SLICE_X29Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.580 r  audioCont/counter1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.580    audioCont/counter1_carry__0_i_10_n_0
    SLICE_X29Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.694 r  audioCont/counter1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.694    audioCont/counter1_carry__0_i_9_n_0
    SLICE_X29Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    53.028 r  audioCont/counter1_carry__1_i_10/O[1]
                         net (fo=2, routed)           0.569    53.596    audioCont/CounterLimit[17]
    SLICE_X30Y117        LUT4 (Prop_lut4_I2_O)        0.303    53.899 r  audioCont/counter1_carry__1_i_8/O
                         net (fo=1, routed)           0.000    53.899    audioCont/counter1_carry__1_i_8_n_0
    SLICE_X30Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    54.412 r  audioCont/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    54.412    audioCont/counter1
    SLICE_X30Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    54.631 r  audioCont/counter1_carry__2/O[0]
                         net (fo=24, routed)          0.515    55.147    audioCont/clear
    SLICE_X31Y117        FDRE                                         r  audioCont/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.496    18.475    audioCont/clk_out1
    SLICE_X31Y117        FDRE                                         r  audioCont/counter_reg[6]/C
                         clock pessimism              0.480    18.956    
                         clock uncertainty           -0.082    18.874    
    SLICE_X31Y117        FDRE (Setup_fdre_C_R)       -0.600    18.274    audioCont/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         18.274    
                         arrival time                         -55.147    
  -------------------------------------------------------------------
                         slack                                -36.873    

Slack (VIOLATED) :        -36.873ns  (required time - arrival time)
  Source:                 tone_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            audioCont/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        56.064ns  (logic 35.964ns (64.148%)  route 20.100ns (35.852%))
  Logic Levels:           123  (CARRY4=102 LUT4=2 LUT5=15 LUT6=4)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 18.475 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.622    -0.918    clock
    SLICE_X29Y74         FDRE                                         r  tone_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.462 r  tone_reg[2]_replica/Q
                         net (fo=26, routed)          0.883     0.421    audioCont/tone[2]_repN_alias
    SLICE_X29Y73         LUT4 (Prop_lut4_I1_O)        0.124     0.545 r  audioCont/CounterLimit1__10_carry__0_i_7/O
                         net (fo=1, routed)           0.000     0.545    audioCont/CounterLimit1__10_carry__0_i_7_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.095 r  audioCont/CounterLimit1__10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.095    audioCont/CounterLimit1__10_carry__0_n_0
    SLICE_X29Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.209 r  audioCont/CounterLimit1__10_carry__1/CO[3]
                         net (fo=14, routed)          1.066     2.275    audioCont/CounterLimit1__10_carry__1_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     2.870 r  audioCont/counter1_carry__1_i_82/CO[3]
                         net (fo=1, routed)           0.000     2.870    audioCont/counter1_carry__1_i_82_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  audioCont/counter1_carry__1_i_77/CO[3]
                         net (fo=1, routed)           0.000     2.987    audioCont/counter1_carry__1_i_77_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  audioCont/counter1_carry__1_i_76/CO[3]
                         net (fo=1, routed)           0.009     3.113    audioCont/counter1_carry__1_i_76_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.367 r  audioCont/counter1_carry__1_i_44/CO[0]
                         net (fo=14, routed)          0.730     4.097    audioCont_n_13
    SLICE_X31Y73         LUT6 (Prop_lut6_I0_O)        0.367     4.464 r  counter1_carry__1_i_110/O
                         net (fo=1, routed)           0.000     4.464    counter1_carry__1_i_110_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.865 r  counter1_carry__1_i_71/CO[3]
                         net (fo=1, routed)           0.000     4.865    counter1_carry__1_i_71_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.979 r  counter1_carry__1_i_39/CO[3]
                         net (fo=1, routed)           0.009     4.988    counter1_carry__1_i_39_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.102 r  counter1_carry__1_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.102    counter1_carry__1_i_38_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.373 r  counter1_carry__1_i_25/CO[0]
                         net (fo=15, routed)          0.835     6.208    CounterLimit0[22]
    SLICE_X28Y75         LUT6 (Prop_lut6_I0_O)        0.373     6.581 r  counter1_carry__1_i_75/O
                         net (fo=1, routed)           0.000     6.581    counter1_carry__1_i_75_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.113 r  counter1_carry__1_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.113    counter1_carry__1_i_37_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.227 r  counter1_carry__1_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.227    counter1_carry__1_i_24_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.498 r  counter1_carry__1_i_11/CO[0]
                         net (fo=16, routed)          0.686     8.184    CounterLimit0[21]
    SLICE_X29Y76         LUT5 (Prop_lut5_I4_O)        0.373     8.557 r  counter1_carry__1_i_126/O
                         net (fo=1, routed)           0.000     8.557    counter1_carry__1_i_126_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.107 r  counter1_carry__1_i_88/CO[3]
                         net (fo=1, routed)           0.000     9.107    counter1_carry__1_i_88_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.221 r  counter1_carry__1_i_46/CO[3]
                         net (fo=1, routed)           0.000     9.221    counter1_carry__1_i_46_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.335 r  counter1_carry__1_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.335    counter1_carry__1_i_27_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.606 r  counter1_carry__1_i_12/CO[0]
                         net (fo=16, routed)          0.764    10.369    CounterLimit0[20]
    SLICE_X30Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    11.213 r  counter1_carry__1_i_93/CO[3]
                         net (fo=1, routed)           0.000    11.213    counter1_carry__1_i_93_n_0
    SLICE_X30Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.330 r  counter1_carry__1_i_51/CO[3]
                         net (fo=1, routed)           0.000    11.330    counter1_carry__1_i_51_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.447 r  counter1_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.447    counter1_carry__1_i_29_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.701 r  counter1_carry__1_i_16/CO[0]
                         net (fo=17, routed)          0.670    12.371    CounterLimit0[19]
    SLICE_X31Y79         LUT5 (Prop_lut5_I4_O)        0.367    12.738 r  counter1_carry__1_i_133/O
                         net (fo=1, routed)           0.000    12.738    counter1_carry__1_i_133_n_0
    SLICE_X31Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.288 r  counter1_carry__1_i_98/CO[3]
                         net (fo=1, routed)           0.000    13.288    counter1_carry__1_i_98_n_0
    SLICE_X31Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.402 r  counter1_carry__1_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.402    counter1_carry__1_i_56_n_0
    SLICE_X31Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.516 r  counter1_carry__1_i_31/CO[3]
                         net (fo=1, routed)           0.000    13.516    counter1_carry__1_i_31_n_0
    SLICE_X31Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.787 r  counter1_carry__1_i_17/CO[0]
                         net (fo=16, routed)          0.583    14.370    CounterLimit0[18]
    SLICE_X30Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    15.214 r  counter1_carry__0_i_89/CO[3]
                         net (fo=1, routed)           0.000    15.214    counter1_carry__0_i_89_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.331 r  counter1_carry__1_i_61/CO[3]
                         net (fo=1, routed)           0.000    15.331    counter1_carry__1_i_61_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.448 r  counter1_carry__1_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.448    counter1_carry__1_i_33_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.702 r  counter1_carry__1_i_18/CO[0]
                         net (fo=17, routed)          0.672    16.374    CounterLimit0[17]
    SLICE_X31Y83         LUT5 (Prop_lut5_I4_O)        0.367    16.741 r  counter1_carry__0_i_129/O
                         net (fo=1, routed)           0.000    16.741    counter1_carry__0_i_129_n_0
    SLICE_X31Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.291 r  counter1_carry__0_i_84/CO[3]
                         net (fo=1, routed)           0.000    17.291    counter1_carry__0_i_84_n_0
    SLICE_X31Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.405 r  counter1_carry__0_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.405    counter1_carry__0_i_44_n_0
    SLICE_X31Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.519 r  counter1_carry__1_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.519    counter1_carry__1_i_35_n_0
    SLICE_X31Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.790 r  counter1_carry__1_i_19/CO[0]
                         net (fo=16, routed)          0.583    18.373    CounterLimit0[16]
    SLICE_X30Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    19.217 r  counter1_carry__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    19.217    counter1_carry__0_i_83_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.334 r  counter1_carry__0_i_43/CO[3]
                         net (fo=1, routed)           0.000    19.334    counter1_carry__0_i_43_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.451 r  counter1_carry__0_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.451    counter1_carry__0_i_27_n_0
    SLICE_X30Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.705 r  counter1_carry__0_i_11/CO[0]
                         net (fo=16, routed)          0.661    20.366    CounterLimit0[15]
    SLICE_X29Y88         LUT6 (Prop_lut6_I0_O)        0.367    20.733 r  counter1_carry__0_i_97/O
                         net (fo=1, routed)           0.000    20.733    counter1_carry__0_i_97_n_0
    SLICE_X29Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.283 r  counter1_carry__0_i_49/CO[3]
                         net (fo=1, routed)           0.000    21.283    counter1_carry__0_i_49_n_0
    SLICE_X29Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.397 r  counter1_carry__0_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.397    counter1_carry__0_i_29_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.668 r  counter1_carry__0_i_12/CO[0]
                         net (fo=16, routed)          0.755    22.423    CounterLimit0[14]
    SLICE_X28Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    23.252 r  counter1_carry__0_i_99/CO[3]
                         net (fo=1, routed)           0.000    23.252    counter1_carry__0_i_99_n_0
    SLICE_X28Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.366 r  counter1_carry__0_i_54/CO[3]
                         net (fo=1, routed)           0.000    23.366    counter1_carry__0_i_54_n_0
    SLICE_X28Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.480 r  counter1_carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.480    counter1_carry__0_i_31_n_0
    SLICE_X28Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.751 r  counter1_carry__0_i_13/CO[0]
                         net (fo=16, routed)          0.557    24.308    CounterLimit0[13]
    SLICE_X29Y91         LUT5 (Prop_lut5_I4_O)        0.373    24.681 r  counter1_carry__0_i_141/O
                         net (fo=1, routed)           0.000    24.681    counter1_carry__0_i_141_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.231 r  counter1_carry__0_i_104/CO[3]
                         net (fo=1, routed)           0.000    25.231    counter1_carry__0_i_104_n_0
    SLICE_X29Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.345 r  counter1_carry__0_i_59/CO[3]
                         net (fo=1, routed)           0.000    25.345    counter1_carry__0_i_59_n_0
    SLICE_X29Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.459 r  counter1_carry__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    25.459    counter1_carry__0_i_33_n_0
    SLICE_X29Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.730 r  counter1_carry__0_i_14/CO[0]
                         net (fo=17, routed)          0.815    26.545    CounterLimit0[12]
    SLICE_X30Y92         LUT5 (Prop_lut5_I4_O)        0.373    26.918 r  counter1_carry__0_i_145/O
                         net (fo=1, routed)           0.000    26.918    counter1_carry__0_i_145_n_0
    SLICE_X30Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.451 r  counter1_carry__0_i_109/CO[3]
                         net (fo=1, routed)           0.000    27.451    counter1_carry__0_i_109_n_0
    SLICE_X30Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.568 r  counter1_carry__0_i_64/CO[3]
                         net (fo=1, routed)           0.000    27.568    counter1_carry__0_i_64_n_0
    SLICE_X30Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.685 r  counter1_carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    27.685    counter1_carry__0_i_35_n_0
    SLICE_X30Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    27.939 r  counter1_carry__0_i_19/CO[0]
                         net (fo=17, routed)          0.648    28.587    CounterLimit0[11]
    SLICE_X29Y95         LUT5 (Prop_lut5_I4_O)        0.367    28.954 r  counter1_carry__0_i_149/O
                         net (fo=1, routed)           0.000    28.954    counter1_carry__0_i_149_n_0
    SLICE_X29Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.504 r  counter1_carry__0_i_114/CO[3]
                         net (fo=1, routed)           0.000    29.504    counter1_carry__0_i_114_n_0
    SLICE_X29Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.618 r  counter1_carry__0_i_69/CO[3]
                         net (fo=1, routed)           0.000    29.618    counter1_carry__0_i_69_n_0
    SLICE_X29Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.732 r  counter1_carry__0_i_37/CO[3]
                         net (fo=1, routed)           0.000    29.732    counter1_carry__0_i_37_n_0
    SLICE_X29Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.003 r  counter1_carry__0_i_20/CO[0]
                         net (fo=17, routed)          0.790    30.794    CounterLimit0[10]
    SLICE_X30Y96         LUT5 (Prop_lut5_I4_O)        0.373    31.167 r  counter1_carry_i_69/O
                         net (fo=1, routed)           0.000    31.167    counter1_carry_i_69_n_0
    SLICE_X30Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.700 r  counter1_carry_i_50/CO[3]
                         net (fo=1, routed)           0.000    31.700    counter1_carry_i_50_n_0
    SLICE_X30Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.817 r  counter1_carry__0_i_74/CO[3]
                         net (fo=1, routed)           0.000    31.817    counter1_carry__0_i_74_n_0
    SLICE_X30Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.934 r  counter1_carry__0_i_39/CO[3]
                         net (fo=1, routed)           0.000    31.934    counter1_carry__0_i_39_n_0
    SLICE_X30Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.188 r  counter1_carry__0_i_21/CO[0]
                         net (fo=17, routed)          0.810    32.997    CounterLimit0[9]
    SLICE_X28Y96         LUT5 (Prop_lut5_I4_O)        0.367    33.364 r  counter1_carry_i_65/O
                         net (fo=1, routed)           0.000    33.364    counter1_carry_i_65_n_0
    SLICE_X28Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.914 r  counter1_carry_i_45/CO[3]
                         net (fo=1, routed)           0.000    33.914    counter1_carry_i_45_n_0
    SLICE_X28Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.028 r  counter1_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.028    counter1_carry_i_30_n_0
    SLICE_X28Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.142 r  counter1_carry__0_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.142    counter1_carry__0_i_41_n_0
    SLICE_X28Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.413 r  counter1_carry__0_i_22/CO[0]
                         net (fo=16, routed)          0.784    35.197    CounterLimit0[8]
    SLICE_X28Y100        LUT6 (Prop_lut6_I0_O)        0.373    35.570 r  counter1_carry_i_60/O
                         net (fo=1, routed)           0.000    35.570    counter1_carry_i_60_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    35.968 r  counter1_carry_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.968    counter1_carry_i_44_n_0
    SLICE_X28Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.082 r  counter1_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.082    counter1_carry_i_29_n_0
    SLICE_X28Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.196 r  counter1_carry_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.196    counter1_carry_i_22_n_0
    SLICE_X28Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.467 r  counter1_carry_i_11/CO[0]
                         net (fo=17, routed)          0.737    37.204    CounterLimit0[7]
    SLICE_X29Y101        LUT5 (Prop_lut5_I4_O)        0.373    37.577 r  CounterLimit1__1090_carry_i_41/O
                         net (fo=1, routed)           0.000    37.577    CounterLimit1__1090_carry_i_41_n_0
    SLICE_X29Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.127 r  CounterLimit1__1090_carry_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.127    CounterLimit1__1090_carry_i_33_n_0
    SLICE_X29Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.241 r  counter1_carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    38.241    counter1_carry_i_35_n_0
    SLICE_X29Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.355 r  counter1_carry_i_24/CO[3]
                         net (fo=1, routed)           0.000    38.355    counter1_carry_i_24_n_0
    SLICE_X29Y104        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    38.626 r  counter1_carry_i_12/CO[0]
                         net (fo=17, routed)          0.701    39.327    CounterLimit0[6]
    SLICE_X30Y103        LUT5 (Prop_lut5_I4_O)        0.373    39.700 r  CounterLimit1__1090_carry_i_37/O
                         net (fo=1, routed)           0.000    39.700    CounterLimit1__1090_carry_i_37_n_0
    SLICE_X30Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.233 r  CounterLimit1__1090_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.233    CounterLimit1__1090_carry_i_28_n_0
    SLICE_X30Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.350 r  CounterLimit1__1090_carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    40.350    CounterLimit1__1090_carry__0_i_21_n_0
    SLICE_X30Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.467 r  counter1_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    40.467    counter1_carry_i_26_n_0
    SLICE_X30Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    40.721 r  counter1_carry_i_13/CO[0]
                         net (fo=17, routed)          0.817    41.537    CounterLimit0[5]
    SLICE_X28Y104        LUT5 (Prop_lut5_I4_O)        0.367    41.904 r  CounterLimit1__1090_carry_i_32/O
                         net (fo=1, routed)           0.000    41.904    CounterLimit1__1090_carry_i_32_n_0
    SLICE_X28Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.454 r  CounterLimit1__1090_carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    42.454    CounterLimit1__1090_carry_i_23_n_0
    SLICE_X28Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.568 r  CounterLimit1__1090_carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.568    CounterLimit1__1090_carry__0_i_16_n_0
    SLICE_X28Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.682 r  CounterLimit1__1090_carry__1_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.682    CounterLimit1__1090_carry__1_i_16_n_0
    SLICE_X28Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    42.953 r  counter1_carry_i_14/CO[0]
                         net (fo=17, routed)          0.659    43.612    CounterLimit0[4]
    SLICE_X29Y106        LUT5 (Prop_lut5_I4_O)        0.373    43.985 r  CounterLimit1__1090_carry_i_27/O
                         net (fo=1, routed)           0.000    43.985    CounterLimit1__1090_carry_i_27_n_0
    SLICE_X29Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.535 r  CounterLimit1__1090_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.535    CounterLimit1__1090_carry_i_17_n_0
    SLICE_X29Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.649 r  CounterLimit1__1090_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.649    CounterLimit1__1090_carry__0_i_11_n_0
    SLICE_X29Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.763 r  CounterLimit1__1090_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.763    CounterLimit1__1090_carry__1_i_11_n_0
    SLICE_X29Y109        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.034 r  CounterLimit1__1090_carry_i_15/CO[0]
                         net (fo=17, routed)          0.487    45.522    CounterLimit0[3]
    SLICE_X31Y109        LUT5 (Prop_lut5_I4_O)        0.373    45.895 r  CounterLimit1__1090_carry_i_21/O
                         net (fo=1, routed)           0.000    45.895    CounterLimit1__1090_carry_i_21_n_0
    SLICE_X31Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.445 r  CounterLimit1__1090_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.445    CounterLimit1__1090_carry_i_10_n_0
    SLICE_X31Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.559 r  CounterLimit1__1090_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.559    CounterLimit1__1090_carry__0_i_6_n_0
    SLICE_X31Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.673 r  CounterLimit1__1090_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.673    CounterLimit1__1090_carry__1_i_6_n_0
    SLICE_X31Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    46.944 r  CounterLimit1__1090_carry_i_8/CO[0]
                         net (fo=17, routed)          0.818    47.762    audioCont/counter1_carry__1_i_6_0[0]
    SLICE_X30Y109        LUT5 (Prop_lut5_I4_O)        0.373    48.135 r  audioCont/CounterLimit1__1090_carry_i_14/O
                         net (fo=1, routed)           0.000    48.135    audioCont/CounterLimit1__1090_carry_i_14_n_0
    SLICE_X30Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.668 r  audioCont/CounterLimit1__1090_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.668    audioCont/CounterLimit1__1090_carry_i_2_n_0
    SLICE_X30Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.785 r  audioCont/CounterLimit1__1090_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.785    audioCont/CounterLimit1__1090_carry__0_i_1_n_0
    SLICE_X30Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.902 r  audioCont/CounterLimit1__1090_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.902    audioCont/CounterLimit1__1090_carry__1_i_1_n_0
    SLICE_X30Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    49.156 r  audioCont/CounterLimit1__1090_carry_i_1/CO[0]
                         net (fo=17, routed)          0.835    49.991    audioCont/CounterLimit0[1]
    SLICE_X29Y110        LUT5 (Prop_lut5_I4_O)        0.367    50.358 r  audioCont/CounterLimit1__1090_carry_i_7/O
                         net (fo=1, routed)           0.000    50.358    audioCont/CounterLimit1__1090_carry_i_7_n_0
    SLICE_X29Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.890 r  audioCont/CounterLimit1__1090_carry/CO[3]
                         net (fo=1, routed)           0.000    50.890    audioCont/CounterLimit1__1090_carry_n_0
    SLICE_X29Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.004 r  audioCont/CounterLimit1__1090_carry__0/CO[3]
                         net (fo=1, routed)           0.000    51.004    audioCont/CounterLimit1__1090_carry__0_n_0
    SLICE_X29Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.118 r  audioCont/CounterLimit1__1090_carry__1/CO[3]
                         net (fo=3, routed)           0.654    51.772    audioCont/CounterLimit0[0]
    SLICE_X29Y113        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    52.352 r  audioCont/counter1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.352    audioCont/counter1_carry_i_10_n_0
    SLICE_X29Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.466 r  audioCont/counter1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.466    audioCont/counter1_carry_i_9_n_0
    SLICE_X29Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.580 r  audioCont/counter1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.580    audioCont/counter1_carry__0_i_10_n_0
    SLICE_X29Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.694 r  audioCont/counter1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.694    audioCont/counter1_carry__0_i_9_n_0
    SLICE_X29Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    53.028 r  audioCont/counter1_carry__1_i_10/O[1]
                         net (fo=2, routed)           0.569    53.596    audioCont/CounterLimit[17]
    SLICE_X30Y117        LUT4 (Prop_lut4_I2_O)        0.303    53.899 r  audioCont/counter1_carry__1_i_8/O
                         net (fo=1, routed)           0.000    53.899    audioCont/counter1_carry__1_i_8_n_0
    SLICE_X30Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    54.412 r  audioCont/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    54.412    audioCont/counter1
    SLICE_X30Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    54.631 r  audioCont/counter1_carry__2/O[0]
                         net (fo=24, routed)          0.515    55.147    audioCont/clear
    SLICE_X31Y117        FDRE                                         r  audioCont/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.496    18.475    audioCont/clk_out1
    SLICE_X31Y117        FDRE                                         r  audioCont/counter_reg[7]/C
                         clock pessimism              0.480    18.956    
                         clock uncertainty           -0.082    18.874    
    SLICE_X31Y117        FDRE (Setup_fdre_C_R)       -0.600    18.274    audioCont/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         18.274    
                         arrival time                         -55.147    
  -------------------------------------------------------------------
                         slack                                -36.873    

Slack (VIOLATED) :        -36.847ns  (required time - arrival time)
  Source:                 tone_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            audioCont/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        55.940ns  (logic 35.964ns (64.290%)  route 19.976ns (35.710%))
  Logic Levels:           123  (CARRY4=102 LUT4=2 LUT5=15 LUT6=4)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 18.472 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.622    -0.918    clock
    SLICE_X29Y74         FDRE                                         r  tone_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.462 r  tone_reg[2]_replica/Q
                         net (fo=26, routed)          0.883     0.421    audioCont/tone[2]_repN_alias
    SLICE_X29Y73         LUT4 (Prop_lut4_I1_O)        0.124     0.545 r  audioCont/CounterLimit1__10_carry__0_i_7/O
                         net (fo=1, routed)           0.000     0.545    audioCont/CounterLimit1__10_carry__0_i_7_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.095 r  audioCont/CounterLimit1__10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.095    audioCont/CounterLimit1__10_carry__0_n_0
    SLICE_X29Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.209 r  audioCont/CounterLimit1__10_carry__1/CO[3]
                         net (fo=14, routed)          1.066     2.275    audioCont/CounterLimit1__10_carry__1_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     2.870 r  audioCont/counter1_carry__1_i_82/CO[3]
                         net (fo=1, routed)           0.000     2.870    audioCont/counter1_carry__1_i_82_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  audioCont/counter1_carry__1_i_77/CO[3]
                         net (fo=1, routed)           0.000     2.987    audioCont/counter1_carry__1_i_77_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  audioCont/counter1_carry__1_i_76/CO[3]
                         net (fo=1, routed)           0.009     3.113    audioCont/counter1_carry__1_i_76_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.367 r  audioCont/counter1_carry__1_i_44/CO[0]
                         net (fo=14, routed)          0.730     4.097    audioCont_n_13
    SLICE_X31Y73         LUT6 (Prop_lut6_I0_O)        0.367     4.464 r  counter1_carry__1_i_110/O
                         net (fo=1, routed)           0.000     4.464    counter1_carry__1_i_110_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.865 r  counter1_carry__1_i_71/CO[3]
                         net (fo=1, routed)           0.000     4.865    counter1_carry__1_i_71_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.979 r  counter1_carry__1_i_39/CO[3]
                         net (fo=1, routed)           0.009     4.988    counter1_carry__1_i_39_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.102 r  counter1_carry__1_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.102    counter1_carry__1_i_38_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.373 r  counter1_carry__1_i_25/CO[0]
                         net (fo=15, routed)          0.835     6.208    CounterLimit0[22]
    SLICE_X28Y75         LUT6 (Prop_lut6_I0_O)        0.373     6.581 r  counter1_carry__1_i_75/O
                         net (fo=1, routed)           0.000     6.581    counter1_carry__1_i_75_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.113 r  counter1_carry__1_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.113    counter1_carry__1_i_37_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.227 r  counter1_carry__1_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.227    counter1_carry__1_i_24_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.498 r  counter1_carry__1_i_11/CO[0]
                         net (fo=16, routed)          0.686     8.184    CounterLimit0[21]
    SLICE_X29Y76         LUT5 (Prop_lut5_I4_O)        0.373     8.557 r  counter1_carry__1_i_126/O
                         net (fo=1, routed)           0.000     8.557    counter1_carry__1_i_126_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.107 r  counter1_carry__1_i_88/CO[3]
                         net (fo=1, routed)           0.000     9.107    counter1_carry__1_i_88_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.221 r  counter1_carry__1_i_46/CO[3]
                         net (fo=1, routed)           0.000     9.221    counter1_carry__1_i_46_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.335 r  counter1_carry__1_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.335    counter1_carry__1_i_27_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.606 r  counter1_carry__1_i_12/CO[0]
                         net (fo=16, routed)          0.764    10.369    CounterLimit0[20]
    SLICE_X30Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    11.213 r  counter1_carry__1_i_93/CO[3]
                         net (fo=1, routed)           0.000    11.213    counter1_carry__1_i_93_n_0
    SLICE_X30Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.330 r  counter1_carry__1_i_51/CO[3]
                         net (fo=1, routed)           0.000    11.330    counter1_carry__1_i_51_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.447 r  counter1_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.447    counter1_carry__1_i_29_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.701 r  counter1_carry__1_i_16/CO[0]
                         net (fo=17, routed)          0.670    12.371    CounterLimit0[19]
    SLICE_X31Y79         LUT5 (Prop_lut5_I4_O)        0.367    12.738 r  counter1_carry__1_i_133/O
                         net (fo=1, routed)           0.000    12.738    counter1_carry__1_i_133_n_0
    SLICE_X31Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.288 r  counter1_carry__1_i_98/CO[3]
                         net (fo=1, routed)           0.000    13.288    counter1_carry__1_i_98_n_0
    SLICE_X31Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.402 r  counter1_carry__1_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.402    counter1_carry__1_i_56_n_0
    SLICE_X31Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.516 r  counter1_carry__1_i_31/CO[3]
                         net (fo=1, routed)           0.000    13.516    counter1_carry__1_i_31_n_0
    SLICE_X31Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.787 r  counter1_carry__1_i_17/CO[0]
                         net (fo=16, routed)          0.583    14.370    CounterLimit0[18]
    SLICE_X30Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    15.214 r  counter1_carry__0_i_89/CO[3]
                         net (fo=1, routed)           0.000    15.214    counter1_carry__0_i_89_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.331 r  counter1_carry__1_i_61/CO[3]
                         net (fo=1, routed)           0.000    15.331    counter1_carry__1_i_61_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.448 r  counter1_carry__1_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.448    counter1_carry__1_i_33_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.702 r  counter1_carry__1_i_18/CO[0]
                         net (fo=17, routed)          0.672    16.374    CounterLimit0[17]
    SLICE_X31Y83         LUT5 (Prop_lut5_I4_O)        0.367    16.741 r  counter1_carry__0_i_129/O
                         net (fo=1, routed)           0.000    16.741    counter1_carry__0_i_129_n_0
    SLICE_X31Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.291 r  counter1_carry__0_i_84/CO[3]
                         net (fo=1, routed)           0.000    17.291    counter1_carry__0_i_84_n_0
    SLICE_X31Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.405 r  counter1_carry__0_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.405    counter1_carry__0_i_44_n_0
    SLICE_X31Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.519 r  counter1_carry__1_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.519    counter1_carry__1_i_35_n_0
    SLICE_X31Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.790 r  counter1_carry__1_i_19/CO[0]
                         net (fo=16, routed)          0.583    18.373    CounterLimit0[16]
    SLICE_X30Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    19.217 r  counter1_carry__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    19.217    counter1_carry__0_i_83_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.334 r  counter1_carry__0_i_43/CO[3]
                         net (fo=1, routed)           0.000    19.334    counter1_carry__0_i_43_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.451 r  counter1_carry__0_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.451    counter1_carry__0_i_27_n_0
    SLICE_X30Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.705 r  counter1_carry__0_i_11/CO[0]
                         net (fo=16, routed)          0.661    20.366    CounterLimit0[15]
    SLICE_X29Y88         LUT6 (Prop_lut6_I0_O)        0.367    20.733 r  counter1_carry__0_i_97/O
                         net (fo=1, routed)           0.000    20.733    counter1_carry__0_i_97_n_0
    SLICE_X29Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.283 r  counter1_carry__0_i_49/CO[3]
                         net (fo=1, routed)           0.000    21.283    counter1_carry__0_i_49_n_0
    SLICE_X29Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.397 r  counter1_carry__0_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.397    counter1_carry__0_i_29_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.668 r  counter1_carry__0_i_12/CO[0]
                         net (fo=16, routed)          0.755    22.423    CounterLimit0[14]
    SLICE_X28Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    23.252 r  counter1_carry__0_i_99/CO[3]
                         net (fo=1, routed)           0.000    23.252    counter1_carry__0_i_99_n_0
    SLICE_X28Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.366 r  counter1_carry__0_i_54/CO[3]
                         net (fo=1, routed)           0.000    23.366    counter1_carry__0_i_54_n_0
    SLICE_X28Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.480 r  counter1_carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.480    counter1_carry__0_i_31_n_0
    SLICE_X28Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.751 r  counter1_carry__0_i_13/CO[0]
                         net (fo=16, routed)          0.557    24.308    CounterLimit0[13]
    SLICE_X29Y91         LUT5 (Prop_lut5_I4_O)        0.373    24.681 r  counter1_carry__0_i_141/O
                         net (fo=1, routed)           0.000    24.681    counter1_carry__0_i_141_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.231 r  counter1_carry__0_i_104/CO[3]
                         net (fo=1, routed)           0.000    25.231    counter1_carry__0_i_104_n_0
    SLICE_X29Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.345 r  counter1_carry__0_i_59/CO[3]
                         net (fo=1, routed)           0.000    25.345    counter1_carry__0_i_59_n_0
    SLICE_X29Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.459 r  counter1_carry__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    25.459    counter1_carry__0_i_33_n_0
    SLICE_X29Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.730 r  counter1_carry__0_i_14/CO[0]
                         net (fo=17, routed)          0.815    26.545    CounterLimit0[12]
    SLICE_X30Y92         LUT5 (Prop_lut5_I4_O)        0.373    26.918 r  counter1_carry__0_i_145/O
                         net (fo=1, routed)           0.000    26.918    counter1_carry__0_i_145_n_0
    SLICE_X30Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.451 r  counter1_carry__0_i_109/CO[3]
                         net (fo=1, routed)           0.000    27.451    counter1_carry__0_i_109_n_0
    SLICE_X30Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.568 r  counter1_carry__0_i_64/CO[3]
                         net (fo=1, routed)           0.000    27.568    counter1_carry__0_i_64_n_0
    SLICE_X30Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.685 r  counter1_carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    27.685    counter1_carry__0_i_35_n_0
    SLICE_X30Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    27.939 r  counter1_carry__0_i_19/CO[0]
                         net (fo=17, routed)          0.648    28.587    CounterLimit0[11]
    SLICE_X29Y95         LUT5 (Prop_lut5_I4_O)        0.367    28.954 r  counter1_carry__0_i_149/O
                         net (fo=1, routed)           0.000    28.954    counter1_carry__0_i_149_n_0
    SLICE_X29Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.504 r  counter1_carry__0_i_114/CO[3]
                         net (fo=1, routed)           0.000    29.504    counter1_carry__0_i_114_n_0
    SLICE_X29Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.618 r  counter1_carry__0_i_69/CO[3]
                         net (fo=1, routed)           0.000    29.618    counter1_carry__0_i_69_n_0
    SLICE_X29Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.732 r  counter1_carry__0_i_37/CO[3]
                         net (fo=1, routed)           0.000    29.732    counter1_carry__0_i_37_n_0
    SLICE_X29Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.003 r  counter1_carry__0_i_20/CO[0]
                         net (fo=17, routed)          0.790    30.794    CounterLimit0[10]
    SLICE_X30Y96         LUT5 (Prop_lut5_I4_O)        0.373    31.167 r  counter1_carry_i_69/O
                         net (fo=1, routed)           0.000    31.167    counter1_carry_i_69_n_0
    SLICE_X30Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.700 r  counter1_carry_i_50/CO[3]
                         net (fo=1, routed)           0.000    31.700    counter1_carry_i_50_n_0
    SLICE_X30Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.817 r  counter1_carry__0_i_74/CO[3]
                         net (fo=1, routed)           0.000    31.817    counter1_carry__0_i_74_n_0
    SLICE_X30Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.934 r  counter1_carry__0_i_39/CO[3]
                         net (fo=1, routed)           0.000    31.934    counter1_carry__0_i_39_n_0
    SLICE_X30Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.188 r  counter1_carry__0_i_21/CO[0]
                         net (fo=17, routed)          0.810    32.997    CounterLimit0[9]
    SLICE_X28Y96         LUT5 (Prop_lut5_I4_O)        0.367    33.364 r  counter1_carry_i_65/O
                         net (fo=1, routed)           0.000    33.364    counter1_carry_i_65_n_0
    SLICE_X28Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.914 r  counter1_carry_i_45/CO[3]
                         net (fo=1, routed)           0.000    33.914    counter1_carry_i_45_n_0
    SLICE_X28Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.028 r  counter1_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.028    counter1_carry_i_30_n_0
    SLICE_X28Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.142 r  counter1_carry__0_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.142    counter1_carry__0_i_41_n_0
    SLICE_X28Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.413 r  counter1_carry__0_i_22/CO[0]
                         net (fo=16, routed)          0.784    35.197    CounterLimit0[8]
    SLICE_X28Y100        LUT6 (Prop_lut6_I0_O)        0.373    35.570 r  counter1_carry_i_60/O
                         net (fo=1, routed)           0.000    35.570    counter1_carry_i_60_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    35.968 r  counter1_carry_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.968    counter1_carry_i_44_n_0
    SLICE_X28Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.082 r  counter1_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.082    counter1_carry_i_29_n_0
    SLICE_X28Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.196 r  counter1_carry_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.196    counter1_carry_i_22_n_0
    SLICE_X28Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.467 r  counter1_carry_i_11/CO[0]
                         net (fo=17, routed)          0.737    37.204    CounterLimit0[7]
    SLICE_X29Y101        LUT5 (Prop_lut5_I4_O)        0.373    37.577 r  CounterLimit1__1090_carry_i_41/O
                         net (fo=1, routed)           0.000    37.577    CounterLimit1__1090_carry_i_41_n_0
    SLICE_X29Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.127 r  CounterLimit1__1090_carry_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.127    CounterLimit1__1090_carry_i_33_n_0
    SLICE_X29Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.241 r  counter1_carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    38.241    counter1_carry_i_35_n_0
    SLICE_X29Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.355 r  counter1_carry_i_24/CO[3]
                         net (fo=1, routed)           0.000    38.355    counter1_carry_i_24_n_0
    SLICE_X29Y104        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    38.626 r  counter1_carry_i_12/CO[0]
                         net (fo=17, routed)          0.701    39.327    CounterLimit0[6]
    SLICE_X30Y103        LUT5 (Prop_lut5_I4_O)        0.373    39.700 r  CounterLimit1__1090_carry_i_37/O
                         net (fo=1, routed)           0.000    39.700    CounterLimit1__1090_carry_i_37_n_0
    SLICE_X30Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.233 r  CounterLimit1__1090_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.233    CounterLimit1__1090_carry_i_28_n_0
    SLICE_X30Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.350 r  CounterLimit1__1090_carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    40.350    CounterLimit1__1090_carry__0_i_21_n_0
    SLICE_X30Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.467 r  counter1_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    40.467    counter1_carry_i_26_n_0
    SLICE_X30Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    40.721 r  counter1_carry_i_13/CO[0]
                         net (fo=17, routed)          0.817    41.537    CounterLimit0[5]
    SLICE_X28Y104        LUT5 (Prop_lut5_I4_O)        0.367    41.904 r  CounterLimit1__1090_carry_i_32/O
                         net (fo=1, routed)           0.000    41.904    CounterLimit1__1090_carry_i_32_n_0
    SLICE_X28Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.454 r  CounterLimit1__1090_carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    42.454    CounterLimit1__1090_carry_i_23_n_0
    SLICE_X28Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.568 r  CounterLimit1__1090_carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.568    CounterLimit1__1090_carry__0_i_16_n_0
    SLICE_X28Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.682 r  CounterLimit1__1090_carry__1_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.682    CounterLimit1__1090_carry__1_i_16_n_0
    SLICE_X28Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    42.953 r  counter1_carry_i_14/CO[0]
                         net (fo=17, routed)          0.659    43.612    CounterLimit0[4]
    SLICE_X29Y106        LUT5 (Prop_lut5_I4_O)        0.373    43.985 r  CounterLimit1__1090_carry_i_27/O
                         net (fo=1, routed)           0.000    43.985    CounterLimit1__1090_carry_i_27_n_0
    SLICE_X29Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.535 r  CounterLimit1__1090_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.535    CounterLimit1__1090_carry_i_17_n_0
    SLICE_X29Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.649 r  CounterLimit1__1090_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.649    CounterLimit1__1090_carry__0_i_11_n_0
    SLICE_X29Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.763 r  CounterLimit1__1090_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.763    CounterLimit1__1090_carry__1_i_11_n_0
    SLICE_X29Y109        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.034 r  CounterLimit1__1090_carry_i_15/CO[0]
                         net (fo=17, routed)          0.487    45.522    CounterLimit0[3]
    SLICE_X31Y109        LUT5 (Prop_lut5_I4_O)        0.373    45.895 r  CounterLimit1__1090_carry_i_21/O
                         net (fo=1, routed)           0.000    45.895    CounterLimit1__1090_carry_i_21_n_0
    SLICE_X31Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.445 r  CounterLimit1__1090_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.445    CounterLimit1__1090_carry_i_10_n_0
    SLICE_X31Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.559 r  CounterLimit1__1090_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.559    CounterLimit1__1090_carry__0_i_6_n_0
    SLICE_X31Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.673 r  CounterLimit1__1090_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.673    CounterLimit1__1090_carry__1_i_6_n_0
    SLICE_X31Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    46.944 r  CounterLimit1__1090_carry_i_8/CO[0]
                         net (fo=17, routed)          0.818    47.762    audioCont/counter1_carry__1_i_6_0[0]
    SLICE_X30Y109        LUT5 (Prop_lut5_I4_O)        0.373    48.135 r  audioCont/CounterLimit1__1090_carry_i_14/O
                         net (fo=1, routed)           0.000    48.135    audioCont/CounterLimit1__1090_carry_i_14_n_0
    SLICE_X30Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.668 r  audioCont/CounterLimit1__1090_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.668    audioCont/CounterLimit1__1090_carry_i_2_n_0
    SLICE_X30Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.785 r  audioCont/CounterLimit1__1090_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.785    audioCont/CounterLimit1__1090_carry__0_i_1_n_0
    SLICE_X30Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.902 r  audioCont/CounterLimit1__1090_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.902    audioCont/CounterLimit1__1090_carry__1_i_1_n_0
    SLICE_X30Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    49.156 r  audioCont/CounterLimit1__1090_carry_i_1/CO[0]
                         net (fo=17, routed)          0.835    49.991    audioCont/CounterLimit0[1]
    SLICE_X29Y110        LUT5 (Prop_lut5_I4_O)        0.367    50.358 r  audioCont/CounterLimit1__1090_carry_i_7/O
                         net (fo=1, routed)           0.000    50.358    audioCont/CounterLimit1__1090_carry_i_7_n_0
    SLICE_X29Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.890 r  audioCont/CounterLimit1__1090_carry/CO[3]
                         net (fo=1, routed)           0.000    50.890    audioCont/CounterLimit1__1090_carry_n_0
    SLICE_X29Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.004 r  audioCont/CounterLimit1__1090_carry__0/CO[3]
                         net (fo=1, routed)           0.000    51.004    audioCont/CounterLimit1__1090_carry__0_n_0
    SLICE_X29Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.118 r  audioCont/CounterLimit1__1090_carry__1/CO[3]
                         net (fo=3, routed)           0.654    51.772    audioCont/CounterLimit0[0]
    SLICE_X29Y113        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    52.352 r  audioCont/counter1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.352    audioCont/counter1_carry_i_10_n_0
    SLICE_X29Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.466 r  audioCont/counter1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.466    audioCont/counter1_carry_i_9_n_0
    SLICE_X29Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.580 r  audioCont/counter1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.580    audioCont/counter1_carry__0_i_10_n_0
    SLICE_X29Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.694 r  audioCont/counter1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.694    audioCont/counter1_carry__0_i_9_n_0
    SLICE_X29Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    53.028 r  audioCont/counter1_carry__1_i_10/O[1]
                         net (fo=2, routed)           0.569    53.596    audioCont/CounterLimit[17]
    SLICE_X30Y117        LUT4 (Prop_lut4_I2_O)        0.303    53.899 r  audioCont/counter1_carry__1_i_8/O
                         net (fo=1, routed)           0.000    53.899    audioCont/counter1_carry__1_i_8_n_0
    SLICE_X30Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    54.412 r  audioCont/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    54.412    audioCont/counter1
    SLICE_X30Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    54.631 r  audioCont/counter1_carry__2/O[0]
                         net (fo=24, routed)          0.392    55.023    audioCont/clear
    SLICE_X30Y119        FDRE                                         r  audioCont/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.493    18.472    audioCont/clk_out1
    SLICE_X30Y119        FDRE                                         r  audioCont/counter_reg[0]/C
                         clock pessimism              0.480    18.953    
                         clock uncertainty           -0.082    18.871    
    SLICE_X30Y119        FDRE (Setup_fdre_C_R)       -0.695    18.176    audioCont/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         18.176    
                         arrival time                         -55.023    
  -------------------------------------------------------------------
                         slack                                -36.847    

Slack (VIOLATED) :        -36.847ns  (required time - arrival time)
  Source:                 tone_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            audioCont/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        55.940ns  (logic 35.964ns (64.290%)  route 19.976ns (35.710%))
  Logic Levels:           123  (CARRY4=102 LUT4=2 LUT5=15 LUT6=4)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 18.472 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.622    -0.918    clock
    SLICE_X29Y74         FDRE                                         r  tone_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.462 r  tone_reg[2]_replica/Q
                         net (fo=26, routed)          0.883     0.421    audioCont/tone[2]_repN_alias
    SLICE_X29Y73         LUT4 (Prop_lut4_I1_O)        0.124     0.545 r  audioCont/CounterLimit1__10_carry__0_i_7/O
                         net (fo=1, routed)           0.000     0.545    audioCont/CounterLimit1__10_carry__0_i_7_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.095 r  audioCont/CounterLimit1__10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.095    audioCont/CounterLimit1__10_carry__0_n_0
    SLICE_X29Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.209 r  audioCont/CounterLimit1__10_carry__1/CO[3]
                         net (fo=14, routed)          1.066     2.275    audioCont/CounterLimit1__10_carry__1_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     2.870 r  audioCont/counter1_carry__1_i_82/CO[3]
                         net (fo=1, routed)           0.000     2.870    audioCont/counter1_carry__1_i_82_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  audioCont/counter1_carry__1_i_77/CO[3]
                         net (fo=1, routed)           0.000     2.987    audioCont/counter1_carry__1_i_77_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  audioCont/counter1_carry__1_i_76/CO[3]
                         net (fo=1, routed)           0.009     3.113    audioCont/counter1_carry__1_i_76_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.367 r  audioCont/counter1_carry__1_i_44/CO[0]
                         net (fo=14, routed)          0.730     4.097    audioCont_n_13
    SLICE_X31Y73         LUT6 (Prop_lut6_I0_O)        0.367     4.464 r  counter1_carry__1_i_110/O
                         net (fo=1, routed)           0.000     4.464    counter1_carry__1_i_110_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.865 r  counter1_carry__1_i_71/CO[3]
                         net (fo=1, routed)           0.000     4.865    counter1_carry__1_i_71_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.979 r  counter1_carry__1_i_39/CO[3]
                         net (fo=1, routed)           0.009     4.988    counter1_carry__1_i_39_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.102 r  counter1_carry__1_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.102    counter1_carry__1_i_38_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.373 r  counter1_carry__1_i_25/CO[0]
                         net (fo=15, routed)          0.835     6.208    CounterLimit0[22]
    SLICE_X28Y75         LUT6 (Prop_lut6_I0_O)        0.373     6.581 r  counter1_carry__1_i_75/O
                         net (fo=1, routed)           0.000     6.581    counter1_carry__1_i_75_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.113 r  counter1_carry__1_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.113    counter1_carry__1_i_37_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.227 r  counter1_carry__1_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.227    counter1_carry__1_i_24_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.498 r  counter1_carry__1_i_11/CO[0]
                         net (fo=16, routed)          0.686     8.184    CounterLimit0[21]
    SLICE_X29Y76         LUT5 (Prop_lut5_I4_O)        0.373     8.557 r  counter1_carry__1_i_126/O
                         net (fo=1, routed)           0.000     8.557    counter1_carry__1_i_126_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.107 r  counter1_carry__1_i_88/CO[3]
                         net (fo=1, routed)           0.000     9.107    counter1_carry__1_i_88_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.221 r  counter1_carry__1_i_46/CO[3]
                         net (fo=1, routed)           0.000     9.221    counter1_carry__1_i_46_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.335 r  counter1_carry__1_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.335    counter1_carry__1_i_27_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.606 r  counter1_carry__1_i_12/CO[0]
                         net (fo=16, routed)          0.764    10.369    CounterLimit0[20]
    SLICE_X30Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    11.213 r  counter1_carry__1_i_93/CO[3]
                         net (fo=1, routed)           0.000    11.213    counter1_carry__1_i_93_n_0
    SLICE_X30Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.330 r  counter1_carry__1_i_51/CO[3]
                         net (fo=1, routed)           0.000    11.330    counter1_carry__1_i_51_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.447 r  counter1_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.447    counter1_carry__1_i_29_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.701 r  counter1_carry__1_i_16/CO[0]
                         net (fo=17, routed)          0.670    12.371    CounterLimit0[19]
    SLICE_X31Y79         LUT5 (Prop_lut5_I4_O)        0.367    12.738 r  counter1_carry__1_i_133/O
                         net (fo=1, routed)           0.000    12.738    counter1_carry__1_i_133_n_0
    SLICE_X31Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.288 r  counter1_carry__1_i_98/CO[3]
                         net (fo=1, routed)           0.000    13.288    counter1_carry__1_i_98_n_0
    SLICE_X31Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.402 r  counter1_carry__1_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.402    counter1_carry__1_i_56_n_0
    SLICE_X31Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.516 r  counter1_carry__1_i_31/CO[3]
                         net (fo=1, routed)           0.000    13.516    counter1_carry__1_i_31_n_0
    SLICE_X31Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.787 r  counter1_carry__1_i_17/CO[0]
                         net (fo=16, routed)          0.583    14.370    CounterLimit0[18]
    SLICE_X30Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    15.214 r  counter1_carry__0_i_89/CO[3]
                         net (fo=1, routed)           0.000    15.214    counter1_carry__0_i_89_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.331 r  counter1_carry__1_i_61/CO[3]
                         net (fo=1, routed)           0.000    15.331    counter1_carry__1_i_61_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.448 r  counter1_carry__1_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.448    counter1_carry__1_i_33_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.702 r  counter1_carry__1_i_18/CO[0]
                         net (fo=17, routed)          0.672    16.374    CounterLimit0[17]
    SLICE_X31Y83         LUT5 (Prop_lut5_I4_O)        0.367    16.741 r  counter1_carry__0_i_129/O
                         net (fo=1, routed)           0.000    16.741    counter1_carry__0_i_129_n_0
    SLICE_X31Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.291 r  counter1_carry__0_i_84/CO[3]
                         net (fo=1, routed)           0.000    17.291    counter1_carry__0_i_84_n_0
    SLICE_X31Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.405 r  counter1_carry__0_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.405    counter1_carry__0_i_44_n_0
    SLICE_X31Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.519 r  counter1_carry__1_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.519    counter1_carry__1_i_35_n_0
    SLICE_X31Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.790 r  counter1_carry__1_i_19/CO[0]
                         net (fo=16, routed)          0.583    18.373    CounterLimit0[16]
    SLICE_X30Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    19.217 r  counter1_carry__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    19.217    counter1_carry__0_i_83_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.334 r  counter1_carry__0_i_43/CO[3]
                         net (fo=1, routed)           0.000    19.334    counter1_carry__0_i_43_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.451 r  counter1_carry__0_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.451    counter1_carry__0_i_27_n_0
    SLICE_X30Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.705 r  counter1_carry__0_i_11/CO[0]
                         net (fo=16, routed)          0.661    20.366    CounterLimit0[15]
    SLICE_X29Y88         LUT6 (Prop_lut6_I0_O)        0.367    20.733 r  counter1_carry__0_i_97/O
                         net (fo=1, routed)           0.000    20.733    counter1_carry__0_i_97_n_0
    SLICE_X29Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.283 r  counter1_carry__0_i_49/CO[3]
                         net (fo=1, routed)           0.000    21.283    counter1_carry__0_i_49_n_0
    SLICE_X29Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.397 r  counter1_carry__0_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.397    counter1_carry__0_i_29_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.668 r  counter1_carry__0_i_12/CO[0]
                         net (fo=16, routed)          0.755    22.423    CounterLimit0[14]
    SLICE_X28Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    23.252 r  counter1_carry__0_i_99/CO[3]
                         net (fo=1, routed)           0.000    23.252    counter1_carry__0_i_99_n_0
    SLICE_X28Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.366 r  counter1_carry__0_i_54/CO[3]
                         net (fo=1, routed)           0.000    23.366    counter1_carry__0_i_54_n_0
    SLICE_X28Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.480 r  counter1_carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.480    counter1_carry__0_i_31_n_0
    SLICE_X28Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.751 r  counter1_carry__0_i_13/CO[0]
                         net (fo=16, routed)          0.557    24.308    CounterLimit0[13]
    SLICE_X29Y91         LUT5 (Prop_lut5_I4_O)        0.373    24.681 r  counter1_carry__0_i_141/O
                         net (fo=1, routed)           0.000    24.681    counter1_carry__0_i_141_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.231 r  counter1_carry__0_i_104/CO[3]
                         net (fo=1, routed)           0.000    25.231    counter1_carry__0_i_104_n_0
    SLICE_X29Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.345 r  counter1_carry__0_i_59/CO[3]
                         net (fo=1, routed)           0.000    25.345    counter1_carry__0_i_59_n_0
    SLICE_X29Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.459 r  counter1_carry__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    25.459    counter1_carry__0_i_33_n_0
    SLICE_X29Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.730 r  counter1_carry__0_i_14/CO[0]
                         net (fo=17, routed)          0.815    26.545    CounterLimit0[12]
    SLICE_X30Y92         LUT5 (Prop_lut5_I4_O)        0.373    26.918 r  counter1_carry__0_i_145/O
                         net (fo=1, routed)           0.000    26.918    counter1_carry__0_i_145_n_0
    SLICE_X30Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.451 r  counter1_carry__0_i_109/CO[3]
                         net (fo=1, routed)           0.000    27.451    counter1_carry__0_i_109_n_0
    SLICE_X30Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.568 r  counter1_carry__0_i_64/CO[3]
                         net (fo=1, routed)           0.000    27.568    counter1_carry__0_i_64_n_0
    SLICE_X30Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.685 r  counter1_carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    27.685    counter1_carry__0_i_35_n_0
    SLICE_X30Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    27.939 r  counter1_carry__0_i_19/CO[0]
                         net (fo=17, routed)          0.648    28.587    CounterLimit0[11]
    SLICE_X29Y95         LUT5 (Prop_lut5_I4_O)        0.367    28.954 r  counter1_carry__0_i_149/O
                         net (fo=1, routed)           0.000    28.954    counter1_carry__0_i_149_n_0
    SLICE_X29Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.504 r  counter1_carry__0_i_114/CO[3]
                         net (fo=1, routed)           0.000    29.504    counter1_carry__0_i_114_n_0
    SLICE_X29Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.618 r  counter1_carry__0_i_69/CO[3]
                         net (fo=1, routed)           0.000    29.618    counter1_carry__0_i_69_n_0
    SLICE_X29Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.732 r  counter1_carry__0_i_37/CO[3]
                         net (fo=1, routed)           0.000    29.732    counter1_carry__0_i_37_n_0
    SLICE_X29Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.003 r  counter1_carry__0_i_20/CO[0]
                         net (fo=17, routed)          0.790    30.794    CounterLimit0[10]
    SLICE_X30Y96         LUT5 (Prop_lut5_I4_O)        0.373    31.167 r  counter1_carry_i_69/O
                         net (fo=1, routed)           0.000    31.167    counter1_carry_i_69_n_0
    SLICE_X30Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.700 r  counter1_carry_i_50/CO[3]
                         net (fo=1, routed)           0.000    31.700    counter1_carry_i_50_n_0
    SLICE_X30Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.817 r  counter1_carry__0_i_74/CO[3]
                         net (fo=1, routed)           0.000    31.817    counter1_carry__0_i_74_n_0
    SLICE_X30Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.934 r  counter1_carry__0_i_39/CO[3]
                         net (fo=1, routed)           0.000    31.934    counter1_carry__0_i_39_n_0
    SLICE_X30Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.188 r  counter1_carry__0_i_21/CO[0]
                         net (fo=17, routed)          0.810    32.997    CounterLimit0[9]
    SLICE_X28Y96         LUT5 (Prop_lut5_I4_O)        0.367    33.364 r  counter1_carry_i_65/O
                         net (fo=1, routed)           0.000    33.364    counter1_carry_i_65_n_0
    SLICE_X28Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.914 r  counter1_carry_i_45/CO[3]
                         net (fo=1, routed)           0.000    33.914    counter1_carry_i_45_n_0
    SLICE_X28Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.028 r  counter1_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.028    counter1_carry_i_30_n_0
    SLICE_X28Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.142 r  counter1_carry__0_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.142    counter1_carry__0_i_41_n_0
    SLICE_X28Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.413 r  counter1_carry__0_i_22/CO[0]
                         net (fo=16, routed)          0.784    35.197    CounterLimit0[8]
    SLICE_X28Y100        LUT6 (Prop_lut6_I0_O)        0.373    35.570 r  counter1_carry_i_60/O
                         net (fo=1, routed)           0.000    35.570    counter1_carry_i_60_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    35.968 r  counter1_carry_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.968    counter1_carry_i_44_n_0
    SLICE_X28Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.082 r  counter1_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.082    counter1_carry_i_29_n_0
    SLICE_X28Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.196 r  counter1_carry_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.196    counter1_carry_i_22_n_0
    SLICE_X28Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.467 r  counter1_carry_i_11/CO[0]
                         net (fo=17, routed)          0.737    37.204    CounterLimit0[7]
    SLICE_X29Y101        LUT5 (Prop_lut5_I4_O)        0.373    37.577 r  CounterLimit1__1090_carry_i_41/O
                         net (fo=1, routed)           0.000    37.577    CounterLimit1__1090_carry_i_41_n_0
    SLICE_X29Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.127 r  CounterLimit1__1090_carry_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.127    CounterLimit1__1090_carry_i_33_n_0
    SLICE_X29Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.241 r  counter1_carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    38.241    counter1_carry_i_35_n_0
    SLICE_X29Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.355 r  counter1_carry_i_24/CO[3]
                         net (fo=1, routed)           0.000    38.355    counter1_carry_i_24_n_0
    SLICE_X29Y104        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    38.626 r  counter1_carry_i_12/CO[0]
                         net (fo=17, routed)          0.701    39.327    CounterLimit0[6]
    SLICE_X30Y103        LUT5 (Prop_lut5_I4_O)        0.373    39.700 r  CounterLimit1__1090_carry_i_37/O
                         net (fo=1, routed)           0.000    39.700    CounterLimit1__1090_carry_i_37_n_0
    SLICE_X30Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.233 r  CounterLimit1__1090_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.233    CounterLimit1__1090_carry_i_28_n_0
    SLICE_X30Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.350 r  CounterLimit1__1090_carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    40.350    CounterLimit1__1090_carry__0_i_21_n_0
    SLICE_X30Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.467 r  counter1_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    40.467    counter1_carry_i_26_n_0
    SLICE_X30Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    40.721 r  counter1_carry_i_13/CO[0]
                         net (fo=17, routed)          0.817    41.537    CounterLimit0[5]
    SLICE_X28Y104        LUT5 (Prop_lut5_I4_O)        0.367    41.904 r  CounterLimit1__1090_carry_i_32/O
                         net (fo=1, routed)           0.000    41.904    CounterLimit1__1090_carry_i_32_n_0
    SLICE_X28Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.454 r  CounterLimit1__1090_carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    42.454    CounterLimit1__1090_carry_i_23_n_0
    SLICE_X28Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.568 r  CounterLimit1__1090_carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.568    CounterLimit1__1090_carry__0_i_16_n_0
    SLICE_X28Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.682 r  CounterLimit1__1090_carry__1_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.682    CounterLimit1__1090_carry__1_i_16_n_0
    SLICE_X28Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    42.953 r  counter1_carry_i_14/CO[0]
                         net (fo=17, routed)          0.659    43.612    CounterLimit0[4]
    SLICE_X29Y106        LUT5 (Prop_lut5_I4_O)        0.373    43.985 r  CounterLimit1__1090_carry_i_27/O
                         net (fo=1, routed)           0.000    43.985    CounterLimit1__1090_carry_i_27_n_0
    SLICE_X29Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.535 r  CounterLimit1__1090_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.535    CounterLimit1__1090_carry_i_17_n_0
    SLICE_X29Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.649 r  CounterLimit1__1090_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.649    CounterLimit1__1090_carry__0_i_11_n_0
    SLICE_X29Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.763 r  CounterLimit1__1090_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.763    CounterLimit1__1090_carry__1_i_11_n_0
    SLICE_X29Y109        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.034 r  CounterLimit1__1090_carry_i_15/CO[0]
                         net (fo=17, routed)          0.487    45.522    CounterLimit0[3]
    SLICE_X31Y109        LUT5 (Prop_lut5_I4_O)        0.373    45.895 r  CounterLimit1__1090_carry_i_21/O
                         net (fo=1, routed)           0.000    45.895    CounterLimit1__1090_carry_i_21_n_0
    SLICE_X31Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.445 r  CounterLimit1__1090_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.445    CounterLimit1__1090_carry_i_10_n_0
    SLICE_X31Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.559 r  CounterLimit1__1090_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.559    CounterLimit1__1090_carry__0_i_6_n_0
    SLICE_X31Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.673 r  CounterLimit1__1090_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.673    CounterLimit1__1090_carry__1_i_6_n_0
    SLICE_X31Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    46.944 r  CounterLimit1__1090_carry_i_8/CO[0]
                         net (fo=17, routed)          0.818    47.762    audioCont/counter1_carry__1_i_6_0[0]
    SLICE_X30Y109        LUT5 (Prop_lut5_I4_O)        0.373    48.135 r  audioCont/CounterLimit1__1090_carry_i_14/O
                         net (fo=1, routed)           0.000    48.135    audioCont/CounterLimit1__1090_carry_i_14_n_0
    SLICE_X30Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.668 r  audioCont/CounterLimit1__1090_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.668    audioCont/CounterLimit1__1090_carry_i_2_n_0
    SLICE_X30Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.785 r  audioCont/CounterLimit1__1090_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.785    audioCont/CounterLimit1__1090_carry__0_i_1_n_0
    SLICE_X30Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.902 r  audioCont/CounterLimit1__1090_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.902    audioCont/CounterLimit1__1090_carry__1_i_1_n_0
    SLICE_X30Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    49.156 r  audioCont/CounterLimit1__1090_carry_i_1/CO[0]
                         net (fo=17, routed)          0.835    49.991    audioCont/CounterLimit0[1]
    SLICE_X29Y110        LUT5 (Prop_lut5_I4_O)        0.367    50.358 r  audioCont/CounterLimit1__1090_carry_i_7/O
                         net (fo=1, routed)           0.000    50.358    audioCont/CounterLimit1__1090_carry_i_7_n_0
    SLICE_X29Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.890 r  audioCont/CounterLimit1__1090_carry/CO[3]
                         net (fo=1, routed)           0.000    50.890    audioCont/CounterLimit1__1090_carry_n_0
    SLICE_X29Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.004 r  audioCont/CounterLimit1__1090_carry__0/CO[3]
                         net (fo=1, routed)           0.000    51.004    audioCont/CounterLimit1__1090_carry__0_n_0
    SLICE_X29Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.118 r  audioCont/CounterLimit1__1090_carry__1/CO[3]
                         net (fo=3, routed)           0.654    51.772    audioCont/CounterLimit0[0]
    SLICE_X29Y113        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    52.352 r  audioCont/counter1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.352    audioCont/counter1_carry_i_10_n_0
    SLICE_X29Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.466 r  audioCont/counter1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.466    audioCont/counter1_carry_i_9_n_0
    SLICE_X29Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.580 r  audioCont/counter1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.580    audioCont/counter1_carry__0_i_10_n_0
    SLICE_X29Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.694 r  audioCont/counter1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.694    audioCont/counter1_carry__0_i_9_n_0
    SLICE_X29Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    53.028 r  audioCont/counter1_carry__1_i_10/O[1]
                         net (fo=2, routed)           0.569    53.596    audioCont/CounterLimit[17]
    SLICE_X30Y117        LUT4 (Prop_lut4_I2_O)        0.303    53.899 r  audioCont/counter1_carry__1_i_8/O
                         net (fo=1, routed)           0.000    53.899    audioCont/counter1_carry__1_i_8_n_0
    SLICE_X30Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    54.412 r  audioCont/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    54.412    audioCont/counter1
    SLICE_X30Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    54.631 r  audioCont/counter1_carry__2/O[0]
                         net (fo=24, routed)          0.392    55.023    audioCont/clear
    SLICE_X30Y119        FDRE                                         r  audioCont/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.493    18.472    audioCont/clk_out1
    SLICE_X30Y119        FDRE                                         r  audioCont/counter_reg[10]/C
                         clock pessimism              0.480    18.953    
                         clock uncertainty           -0.082    18.871    
    SLICE_X30Y119        FDRE (Setup_fdre_C_R)       -0.695    18.176    audioCont/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         18.176    
                         arrival time                         -55.023    
  -------------------------------------------------------------------
                         slack                                -36.847    

Slack (VIOLATED) :        -36.847ns  (required time - arrival time)
  Source:                 tone_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            audioCont/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        55.940ns  (logic 35.964ns (64.290%)  route 19.976ns (35.710%))
  Logic Levels:           123  (CARRY4=102 LUT4=2 LUT5=15 LUT6=4)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 18.472 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.622    -0.918    clock
    SLICE_X29Y74         FDRE                                         r  tone_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.462 r  tone_reg[2]_replica/Q
                         net (fo=26, routed)          0.883     0.421    audioCont/tone[2]_repN_alias
    SLICE_X29Y73         LUT4 (Prop_lut4_I1_O)        0.124     0.545 r  audioCont/CounterLimit1__10_carry__0_i_7/O
                         net (fo=1, routed)           0.000     0.545    audioCont/CounterLimit1__10_carry__0_i_7_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.095 r  audioCont/CounterLimit1__10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.095    audioCont/CounterLimit1__10_carry__0_n_0
    SLICE_X29Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.209 r  audioCont/CounterLimit1__10_carry__1/CO[3]
                         net (fo=14, routed)          1.066     2.275    audioCont/CounterLimit1__10_carry__1_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     2.870 r  audioCont/counter1_carry__1_i_82/CO[3]
                         net (fo=1, routed)           0.000     2.870    audioCont/counter1_carry__1_i_82_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  audioCont/counter1_carry__1_i_77/CO[3]
                         net (fo=1, routed)           0.000     2.987    audioCont/counter1_carry__1_i_77_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  audioCont/counter1_carry__1_i_76/CO[3]
                         net (fo=1, routed)           0.009     3.113    audioCont/counter1_carry__1_i_76_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.367 r  audioCont/counter1_carry__1_i_44/CO[0]
                         net (fo=14, routed)          0.730     4.097    audioCont_n_13
    SLICE_X31Y73         LUT6 (Prop_lut6_I0_O)        0.367     4.464 r  counter1_carry__1_i_110/O
                         net (fo=1, routed)           0.000     4.464    counter1_carry__1_i_110_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.865 r  counter1_carry__1_i_71/CO[3]
                         net (fo=1, routed)           0.000     4.865    counter1_carry__1_i_71_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.979 r  counter1_carry__1_i_39/CO[3]
                         net (fo=1, routed)           0.009     4.988    counter1_carry__1_i_39_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.102 r  counter1_carry__1_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.102    counter1_carry__1_i_38_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.373 r  counter1_carry__1_i_25/CO[0]
                         net (fo=15, routed)          0.835     6.208    CounterLimit0[22]
    SLICE_X28Y75         LUT6 (Prop_lut6_I0_O)        0.373     6.581 r  counter1_carry__1_i_75/O
                         net (fo=1, routed)           0.000     6.581    counter1_carry__1_i_75_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.113 r  counter1_carry__1_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.113    counter1_carry__1_i_37_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.227 r  counter1_carry__1_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.227    counter1_carry__1_i_24_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.498 r  counter1_carry__1_i_11/CO[0]
                         net (fo=16, routed)          0.686     8.184    CounterLimit0[21]
    SLICE_X29Y76         LUT5 (Prop_lut5_I4_O)        0.373     8.557 r  counter1_carry__1_i_126/O
                         net (fo=1, routed)           0.000     8.557    counter1_carry__1_i_126_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.107 r  counter1_carry__1_i_88/CO[3]
                         net (fo=1, routed)           0.000     9.107    counter1_carry__1_i_88_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.221 r  counter1_carry__1_i_46/CO[3]
                         net (fo=1, routed)           0.000     9.221    counter1_carry__1_i_46_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.335 r  counter1_carry__1_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.335    counter1_carry__1_i_27_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.606 r  counter1_carry__1_i_12/CO[0]
                         net (fo=16, routed)          0.764    10.369    CounterLimit0[20]
    SLICE_X30Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    11.213 r  counter1_carry__1_i_93/CO[3]
                         net (fo=1, routed)           0.000    11.213    counter1_carry__1_i_93_n_0
    SLICE_X30Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.330 r  counter1_carry__1_i_51/CO[3]
                         net (fo=1, routed)           0.000    11.330    counter1_carry__1_i_51_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.447 r  counter1_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.447    counter1_carry__1_i_29_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.701 r  counter1_carry__1_i_16/CO[0]
                         net (fo=17, routed)          0.670    12.371    CounterLimit0[19]
    SLICE_X31Y79         LUT5 (Prop_lut5_I4_O)        0.367    12.738 r  counter1_carry__1_i_133/O
                         net (fo=1, routed)           0.000    12.738    counter1_carry__1_i_133_n_0
    SLICE_X31Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.288 r  counter1_carry__1_i_98/CO[3]
                         net (fo=1, routed)           0.000    13.288    counter1_carry__1_i_98_n_0
    SLICE_X31Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.402 r  counter1_carry__1_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.402    counter1_carry__1_i_56_n_0
    SLICE_X31Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.516 r  counter1_carry__1_i_31/CO[3]
                         net (fo=1, routed)           0.000    13.516    counter1_carry__1_i_31_n_0
    SLICE_X31Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.787 r  counter1_carry__1_i_17/CO[0]
                         net (fo=16, routed)          0.583    14.370    CounterLimit0[18]
    SLICE_X30Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    15.214 r  counter1_carry__0_i_89/CO[3]
                         net (fo=1, routed)           0.000    15.214    counter1_carry__0_i_89_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.331 r  counter1_carry__1_i_61/CO[3]
                         net (fo=1, routed)           0.000    15.331    counter1_carry__1_i_61_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.448 r  counter1_carry__1_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.448    counter1_carry__1_i_33_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.702 r  counter1_carry__1_i_18/CO[0]
                         net (fo=17, routed)          0.672    16.374    CounterLimit0[17]
    SLICE_X31Y83         LUT5 (Prop_lut5_I4_O)        0.367    16.741 r  counter1_carry__0_i_129/O
                         net (fo=1, routed)           0.000    16.741    counter1_carry__0_i_129_n_0
    SLICE_X31Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.291 r  counter1_carry__0_i_84/CO[3]
                         net (fo=1, routed)           0.000    17.291    counter1_carry__0_i_84_n_0
    SLICE_X31Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.405 r  counter1_carry__0_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.405    counter1_carry__0_i_44_n_0
    SLICE_X31Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.519 r  counter1_carry__1_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.519    counter1_carry__1_i_35_n_0
    SLICE_X31Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.790 r  counter1_carry__1_i_19/CO[0]
                         net (fo=16, routed)          0.583    18.373    CounterLimit0[16]
    SLICE_X30Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    19.217 r  counter1_carry__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    19.217    counter1_carry__0_i_83_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.334 r  counter1_carry__0_i_43/CO[3]
                         net (fo=1, routed)           0.000    19.334    counter1_carry__0_i_43_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.451 r  counter1_carry__0_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.451    counter1_carry__0_i_27_n_0
    SLICE_X30Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.705 r  counter1_carry__0_i_11/CO[0]
                         net (fo=16, routed)          0.661    20.366    CounterLimit0[15]
    SLICE_X29Y88         LUT6 (Prop_lut6_I0_O)        0.367    20.733 r  counter1_carry__0_i_97/O
                         net (fo=1, routed)           0.000    20.733    counter1_carry__0_i_97_n_0
    SLICE_X29Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.283 r  counter1_carry__0_i_49/CO[3]
                         net (fo=1, routed)           0.000    21.283    counter1_carry__0_i_49_n_0
    SLICE_X29Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.397 r  counter1_carry__0_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.397    counter1_carry__0_i_29_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.668 r  counter1_carry__0_i_12/CO[0]
                         net (fo=16, routed)          0.755    22.423    CounterLimit0[14]
    SLICE_X28Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    23.252 r  counter1_carry__0_i_99/CO[3]
                         net (fo=1, routed)           0.000    23.252    counter1_carry__0_i_99_n_0
    SLICE_X28Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.366 r  counter1_carry__0_i_54/CO[3]
                         net (fo=1, routed)           0.000    23.366    counter1_carry__0_i_54_n_0
    SLICE_X28Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.480 r  counter1_carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.480    counter1_carry__0_i_31_n_0
    SLICE_X28Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.751 r  counter1_carry__0_i_13/CO[0]
                         net (fo=16, routed)          0.557    24.308    CounterLimit0[13]
    SLICE_X29Y91         LUT5 (Prop_lut5_I4_O)        0.373    24.681 r  counter1_carry__0_i_141/O
                         net (fo=1, routed)           0.000    24.681    counter1_carry__0_i_141_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.231 r  counter1_carry__0_i_104/CO[3]
                         net (fo=1, routed)           0.000    25.231    counter1_carry__0_i_104_n_0
    SLICE_X29Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.345 r  counter1_carry__0_i_59/CO[3]
                         net (fo=1, routed)           0.000    25.345    counter1_carry__0_i_59_n_0
    SLICE_X29Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.459 r  counter1_carry__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    25.459    counter1_carry__0_i_33_n_0
    SLICE_X29Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.730 r  counter1_carry__0_i_14/CO[0]
                         net (fo=17, routed)          0.815    26.545    CounterLimit0[12]
    SLICE_X30Y92         LUT5 (Prop_lut5_I4_O)        0.373    26.918 r  counter1_carry__0_i_145/O
                         net (fo=1, routed)           0.000    26.918    counter1_carry__0_i_145_n_0
    SLICE_X30Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.451 r  counter1_carry__0_i_109/CO[3]
                         net (fo=1, routed)           0.000    27.451    counter1_carry__0_i_109_n_0
    SLICE_X30Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.568 r  counter1_carry__0_i_64/CO[3]
                         net (fo=1, routed)           0.000    27.568    counter1_carry__0_i_64_n_0
    SLICE_X30Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.685 r  counter1_carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    27.685    counter1_carry__0_i_35_n_0
    SLICE_X30Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    27.939 r  counter1_carry__0_i_19/CO[0]
                         net (fo=17, routed)          0.648    28.587    CounterLimit0[11]
    SLICE_X29Y95         LUT5 (Prop_lut5_I4_O)        0.367    28.954 r  counter1_carry__0_i_149/O
                         net (fo=1, routed)           0.000    28.954    counter1_carry__0_i_149_n_0
    SLICE_X29Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.504 r  counter1_carry__0_i_114/CO[3]
                         net (fo=1, routed)           0.000    29.504    counter1_carry__0_i_114_n_0
    SLICE_X29Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.618 r  counter1_carry__0_i_69/CO[3]
                         net (fo=1, routed)           0.000    29.618    counter1_carry__0_i_69_n_0
    SLICE_X29Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.732 r  counter1_carry__0_i_37/CO[3]
                         net (fo=1, routed)           0.000    29.732    counter1_carry__0_i_37_n_0
    SLICE_X29Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.003 r  counter1_carry__0_i_20/CO[0]
                         net (fo=17, routed)          0.790    30.794    CounterLimit0[10]
    SLICE_X30Y96         LUT5 (Prop_lut5_I4_O)        0.373    31.167 r  counter1_carry_i_69/O
                         net (fo=1, routed)           0.000    31.167    counter1_carry_i_69_n_0
    SLICE_X30Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.700 r  counter1_carry_i_50/CO[3]
                         net (fo=1, routed)           0.000    31.700    counter1_carry_i_50_n_0
    SLICE_X30Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.817 r  counter1_carry__0_i_74/CO[3]
                         net (fo=1, routed)           0.000    31.817    counter1_carry__0_i_74_n_0
    SLICE_X30Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.934 r  counter1_carry__0_i_39/CO[3]
                         net (fo=1, routed)           0.000    31.934    counter1_carry__0_i_39_n_0
    SLICE_X30Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.188 r  counter1_carry__0_i_21/CO[0]
                         net (fo=17, routed)          0.810    32.997    CounterLimit0[9]
    SLICE_X28Y96         LUT5 (Prop_lut5_I4_O)        0.367    33.364 r  counter1_carry_i_65/O
                         net (fo=1, routed)           0.000    33.364    counter1_carry_i_65_n_0
    SLICE_X28Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.914 r  counter1_carry_i_45/CO[3]
                         net (fo=1, routed)           0.000    33.914    counter1_carry_i_45_n_0
    SLICE_X28Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.028 r  counter1_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.028    counter1_carry_i_30_n_0
    SLICE_X28Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.142 r  counter1_carry__0_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.142    counter1_carry__0_i_41_n_0
    SLICE_X28Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.413 r  counter1_carry__0_i_22/CO[0]
                         net (fo=16, routed)          0.784    35.197    CounterLimit0[8]
    SLICE_X28Y100        LUT6 (Prop_lut6_I0_O)        0.373    35.570 r  counter1_carry_i_60/O
                         net (fo=1, routed)           0.000    35.570    counter1_carry_i_60_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    35.968 r  counter1_carry_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.968    counter1_carry_i_44_n_0
    SLICE_X28Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.082 r  counter1_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.082    counter1_carry_i_29_n_0
    SLICE_X28Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.196 r  counter1_carry_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.196    counter1_carry_i_22_n_0
    SLICE_X28Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.467 r  counter1_carry_i_11/CO[0]
                         net (fo=17, routed)          0.737    37.204    CounterLimit0[7]
    SLICE_X29Y101        LUT5 (Prop_lut5_I4_O)        0.373    37.577 r  CounterLimit1__1090_carry_i_41/O
                         net (fo=1, routed)           0.000    37.577    CounterLimit1__1090_carry_i_41_n_0
    SLICE_X29Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.127 r  CounterLimit1__1090_carry_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.127    CounterLimit1__1090_carry_i_33_n_0
    SLICE_X29Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.241 r  counter1_carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    38.241    counter1_carry_i_35_n_0
    SLICE_X29Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.355 r  counter1_carry_i_24/CO[3]
                         net (fo=1, routed)           0.000    38.355    counter1_carry_i_24_n_0
    SLICE_X29Y104        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    38.626 r  counter1_carry_i_12/CO[0]
                         net (fo=17, routed)          0.701    39.327    CounterLimit0[6]
    SLICE_X30Y103        LUT5 (Prop_lut5_I4_O)        0.373    39.700 r  CounterLimit1__1090_carry_i_37/O
                         net (fo=1, routed)           0.000    39.700    CounterLimit1__1090_carry_i_37_n_0
    SLICE_X30Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.233 r  CounterLimit1__1090_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.233    CounterLimit1__1090_carry_i_28_n_0
    SLICE_X30Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.350 r  CounterLimit1__1090_carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    40.350    CounterLimit1__1090_carry__0_i_21_n_0
    SLICE_X30Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.467 r  counter1_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    40.467    counter1_carry_i_26_n_0
    SLICE_X30Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    40.721 r  counter1_carry_i_13/CO[0]
                         net (fo=17, routed)          0.817    41.537    CounterLimit0[5]
    SLICE_X28Y104        LUT5 (Prop_lut5_I4_O)        0.367    41.904 r  CounterLimit1__1090_carry_i_32/O
                         net (fo=1, routed)           0.000    41.904    CounterLimit1__1090_carry_i_32_n_0
    SLICE_X28Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.454 r  CounterLimit1__1090_carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    42.454    CounterLimit1__1090_carry_i_23_n_0
    SLICE_X28Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.568 r  CounterLimit1__1090_carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.568    CounterLimit1__1090_carry__0_i_16_n_0
    SLICE_X28Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.682 r  CounterLimit1__1090_carry__1_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.682    CounterLimit1__1090_carry__1_i_16_n_0
    SLICE_X28Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    42.953 r  counter1_carry_i_14/CO[0]
                         net (fo=17, routed)          0.659    43.612    CounterLimit0[4]
    SLICE_X29Y106        LUT5 (Prop_lut5_I4_O)        0.373    43.985 r  CounterLimit1__1090_carry_i_27/O
                         net (fo=1, routed)           0.000    43.985    CounterLimit1__1090_carry_i_27_n_0
    SLICE_X29Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.535 r  CounterLimit1__1090_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.535    CounterLimit1__1090_carry_i_17_n_0
    SLICE_X29Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.649 r  CounterLimit1__1090_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.649    CounterLimit1__1090_carry__0_i_11_n_0
    SLICE_X29Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.763 r  CounterLimit1__1090_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.763    CounterLimit1__1090_carry__1_i_11_n_0
    SLICE_X29Y109        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.034 r  CounterLimit1__1090_carry_i_15/CO[0]
                         net (fo=17, routed)          0.487    45.522    CounterLimit0[3]
    SLICE_X31Y109        LUT5 (Prop_lut5_I4_O)        0.373    45.895 r  CounterLimit1__1090_carry_i_21/O
                         net (fo=1, routed)           0.000    45.895    CounterLimit1__1090_carry_i_21_n_0
    SLICE_X31Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.445 r  CounterLimit1__1090_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.445    CounterLimit1__1090_carry_i_10_n_0
    SLICE_X31Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.559 r  CounterLimit1__1090_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.559    CounterLimit1__1090_carry__0_i_6_n_0
    SLICE_X31Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.673 r  CounterLimit1__1090_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.673    CounterLimit1__1090_carry__1_i_6_n_0
    SLICE_X31Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    46.944 r  CounterLimit1__1090_carry_i_8/CO[0]
                         net (fo=17, routed)          0.818    47.762    audioCont/counter1_carry__1_i_6_0[0]
    SLICE_X30Y109        LUT5 (Prop_lut5_I4_O)        0.373    48.135 r  audioCont/CounterLimit1__1090_carry_i_14/O
                         net (fo=1, routed)           0.000    48.135    audioCont/CounterLimit1__1090_carry_i_14_n_0
    SLICE_X30Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.668 r  audioCont/CounterLimit1__1090_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.668    audioCont/CounterLimit1__1090_carry_i_2_n_0
    SLICE_X30Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.785 r  audioCont/CounterLimit1__1090_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.785    audioCont/CounterLimit1__1090_carry__0_i_1_n_0
    SLICE_X30Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.902 r  audioCont/CounterLimit1__1090_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.902    audioCont/CounterLimit1__1090_carry__1_i_1_n_0
    SLICE_X30Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    49.156 r  audioCont/CounterLimit1__1090_carry_i_1/CO[0]
                         net (fo=17, routed)          0.835    49.991    audioCont/CounterLimit0[1]
    SLICE_X29Y110        LUT5 (Prop_lut5_I4_O)        0.367    50.358 r  audioCont/CounterLimit1__1090_carry_i_7/O
                         net (fo=1, routed)           0.000    50.358    audioCont/CounterLimit1__1090_carry_i_7_n_0
    SLICE_X29Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.890 r  audioCont/CounterLimit1__1090_carry/CO[3]
                         net (fo=1, routed)           0.000    50.890    audioCont/CounterLimit1__1090_carry_n_0
    SLICE_X29Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.004 r  audioCont/CounterLimit1__1090_carry__0/CO[3]
                         net (fo=1, routed)           0.000    51.004    audioCont/CounterLimit1__1090_carry__0_n_0
    SLICE_X29Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.118 r  audioCont/CounterLimit1__1090_carry__1/CO[3]
                         net (fo=3, routed)           0.654    51.772    audioCont/CounterLimit0[0]
    SLICE_X29Y113        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    52.352 r  audioCont/counter1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.352    audioCont/counter1_carry_i_10_n_0
    SLICE_X29Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.466 r  audioCont/counter1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.466    audioCont/counter1_carry_i_9_n_0
    SLICE_X29Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.580 r  audioCont/counter1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.580    audioCont/counter1_carry__0_i_10_n_0
    SLICE_X29Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.694 r  audioCont/counter1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.694    audioCont/counter1_carry__0_i_9_n_0
    SLICE_X29Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    53.028 r  audioCont/counter1_carry__1_i_10/O[1]
                         net (fo=2, routed)           0.569    53.596    audioCont/CounterLimit[17]
    SLICE_X30Y117        LUT4 (Prop_lut4_I2_O)        0.303    53.899 r  audioCont/counter1_carry__1_i_8/O
                         net (fo=1, routed)           0.000    53.899    audioCont/counter1_carry__1_i_8_n_0
    SLICE_X30Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    54.412 r  audioCont/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    54.412    audioCont/counter1
    SLICE_X30Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    54.631 r  audioCont/counter1_carry__2/O[0]
                         net (fo=24, routed)          0.392    55.023    audioCont/clear
    SLICE_X30Y119        FDRE                                         r  audioCont/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.493    18.472    audioCont/clk_out1
    SLICE_X30Y119        FDRE                                         r  audioCont/counter_reg[11]/C
                         clock pessimism              0.480    18.953    
                         clock uncertainty           -0.082    18.871    
    SLICE_X30Y119        FDRE (Setup_fdre_C_R)       -0.695    18.176    audioCont/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         18.176    
                         arrival time                         -55.023    
  -------------------------------------------------------------------
                         slack                                -36.847    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 CPU/md_ALU/div/Q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md_ALU/div/Q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.141ns (67.004%)  route 0.069ns (32.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.569    -0.595    CPU/md_ALU/div/clk_out1
    SLICE_X31Y89         FDRE                                         r  CPU/md_ALU/div/Q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  CPU/md_ALU/div/Q_reg[4]/Q
                         net (fo=2, routed)           0.069    -0.385    CPU/md_ALU/div/Q_2[4]
    SLICE_X31Y89         FDRE                                         r  CPU/md_ALU/div/Q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.840    -0.833    CPU/md_ALU/div/clk_out1
    SLICE_X31Y89         FDRE                                         r  CPU/md_ALU/div/Q_reg[5]/C
                         clock pessimism              0.238    -0.595    
    SLICE_X31Y89         FDRE (Hold_fdre_C_D)         0.078    -0.517    CPU/md_ALU/div/Q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.385    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 CPU/id_pcplusone_reg/register[21]/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/ex_pcplusone/register[21]/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.684ns = ( 10.684 - 10.000 ) 
    Source Clock Delay      (SCD):    0.546ns = ( 10.546 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.789     9.626    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.044     9.670 r  q_reg_i_5/O
                         net (fo=1, routed)           0.220     9.889    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     9.982 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.564    10.546    CPU/id_pcplusone_reg/register[21]/negClock
    SLICE_X59Y94         FDCE                                         r  CPU/id_pcplusone_reg/register[21]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y94         FDCE (Prop_fdce_C_Q)         0.141    10.687 r  CPU/id_pcplusone_reg/register[21]/q_reg/Q
                         net (fo=1, routed)           0.087    10.774    CPU/id_pcplusone_reg/register[21]/q_reg_n_0
    SLICE_X58Y94         LUT2 (Prop_lut2_I0_O)        0.045    10.819 r  CPU/id_pcplusone_reg/register[21]/q_i_1__209/O
                         net (fo=1, routed)           0.000    10.819    CPU/ex_pcplusone/register[21]/q_reg_3
    SLICE_X58Y94         FDCE                                         r  CPU/ex_pcplusone/register[21]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.110     9.437    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.055     9.492 r  q_reg_i_5/O
                         net (fo=1, routed)           0.244     9.736    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.849 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.835    10.684    CPU/ex_pcplusone/register[21]/negClock
    SLICE_X58Y94         FDCE                                         r  CPU/ex_pcplusone/register[21]/q_reg/C
                         clock pessimism             -0.125    10.559    
    SLICE_X58Y94         FDCE (Hold_fdce_C_D)         0.120    10.679    CPU/ex_pcplusone/register[21]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.679    
                         arrival time                          10.819    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 CPU/id_pcplusone_reg/register[27]/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/ex_pcplusone/register[27]/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.684ns = ( 10.684 - 10.000 ) 
    Source Clock Delay      (SCD):    0.546ns = ( 10.546 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.789     9.626    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.044     9.670 r  q_reg_i_5/O
                         net (fo=1, routed)           0.220     9.889    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     9.982 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.564    10.546    CPU/id_pcplusone_reg/register[27]/negClock
    SLICE_X61Y93         FDCE                                         r  CPU/id_pcplusone_reg/register[27]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y93         FDCE (Prop_fdce_C_Q)         0.141    10.687 r  CPU/id_pcplusone_reg/register[27]/q_reg/Q
                         net (fo=1, routed)           0.087    10.774    CPU/id_pcplusone_reg/register[27]/q_reg_n_0
    SLICE_X60Y93         LUT2 (Prop_lut2_I0_O)        0.045    10.819 r  CPU/id_pcplusone_reg/register[27]/q_i_1__215/O
                         net (fo=1, routed)           0.000    10.819    CPU/ex_pcplusone/register[27]/q_reg_0
    SLICE_X60Y93         FDCE                                         r  CPU/ex_pcplusone/register[27]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.110     9.437    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.055     9.492 r  q_reg_i_5/O
                         net (fo=1, routed)           0.244     9.736    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.849 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.835    10.684    CPU/ex_pcplusone/register[27]/negClock
    SLICE_X60Y93         FDCE                                         r  CPU/ex_pcplusone/register[27]/q_reg/C
                         clock pessimism             -0.125    10.559    
    SLICE_X60Y93         FDCE (Hold_fdce_C_D)         0.120    10.679    CPU/ex_pcplusone/register[27]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.679    
                         arrival time                          10.819    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 CPU/id_pcplusone_reg/register[30]/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/ex_pcplusone/register[30]/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.684ns = ( 10.684 - 10.000 ) 
    Source Clock Delay      (SCD):    0.546ns = ( 10.546 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.789     9.626    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.044     9.670 r  q_reg_i_5/O
                         net (fo=1, routed)           0.220     9.889    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     9.982 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.564    10.546    CPU/id_pcplusone_reg/register[30]/negClock
    SLICE_X61Y95         FDCE                                         r  CPU/id_pcplusone_reg/register[30]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y95         FDCE (Prop_fdce_C_Q)         0.141    10.687 r  CPU/id_pcplusone_reg/register[30]/q_reg/Q
                         net (fo=1, routed)           0.087    10.774    CPU/id_pcplusone_reg/register[30]/q_reg_n_0
    SLICE_X60Y95         LUT2 (Prop_lut2_I0_O)        0.045    10.819 r  CPU/id_pcplusone_reg/register[30]/q_i_1__218/O
                         net (fo=1, routed)           0.000    10.819    CPU/ex_pcplusone/register[30]/q_reg_1
    SLICE_X60Y95         FDCE                                         r  CPU/ex_pcplusone/register[30]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.110     9.437    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.055     9.492 r  q_reg_i_5/O
                         net (fo=1, routed)           0.244     9.736    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.849 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.835    10.684    CPU/ex_pcplusone/register[30]/negClock
    SLICE_X60Y95         FDCE                                         r  CPU/ex_pcplusone/register[30]/q_reg/C
                         clock pessimism             -0.125    10.559    
    SLICE_X60Y95         FDCE (Hold_fdce_C_D)         0.120    10.679    CPU/ex_pcplusone/register[30]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.679    
                         arrival time                          10.819    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 CPU/id_pcplusone_reg/register[31]/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/ex_pcplusone/register[31]/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.684ns = ( 10.684 - 10.000 ) 
    Source Clock Delay      (SCD):    0.546ns = ( 10.546 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.789     9.626    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.044     9.670 r  q_reg_i_5/O
                         net (fo=1, routed)           0.220     9.889    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     9.982 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.564    10.546    CPU/id_pcplusone_reg/register[31]/negClock
    SLICE_X59Y95         FDCE                                         r  CPU/id_pcplusone_reg/register[31]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y95         FDCE (Prop_fdce_C_Q)         0.141    10.687 r  CPU/id_pcplusone_reg/register[31]/q_reg/Q
                         net (fo=1, routed)           0.087    10.774    CPU/id_pcplusone_reg/register[31]/q_reg_n_0
    SLICE_X58Y95         LUT2 (Prop_lut2_I0_O)        0.045    10.819 r  CPU/id_pcplusone_reg/register[31]/q_i_1__219/O
                         net (fo=1, routed)           0.000    10.819    CPU/ex_pcplusone/register[31]/q_reg_1
    SLICE_X58Y95         FDCE                                         r  CPU/ex_pcplusone/register[31]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.110     9.437    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.055     9.492 r  q_reg_i_5/O
                         net (fo=1, routed)           0.244     9.736    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.849 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.835    10.684    CPU/ex_pcplusone/register[31]/negClock
    SLICE_X58Y95         FDCE                                         r  CPU/ex_pcplusone/register[31]/q_reg/C
                         clock pessimism             -0.125    10.559    
    SLICE_X58Y95         FDCE (Hold_fdce_C_D)         0.120    10.679    CPU/ex_pcplusone/register[31]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.679    
                         arrival time                          10.819    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 CPU/id_pcplusone_reg/register[24]/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/ex_pcplusone/register[24]/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.683ns = ( 10.683 - 10.000 ) 
    Source Clock Delay      (SCD):    0.545ns = ( 10.545 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.789     9.626    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.044     9.670 r  q_reg_i_5/O
                         net (fo=1, routed)           0.220     9.889    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     9.982 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.563    10.545    CPU/id_pcplusone_reg/register[24]/negClock
    SLICE_X61Y91         FDCE                                         r  CPU/id_pcplusone_reg/register[24]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y91         FDCE (Prop_fdce_C_Q)         0.141    10.686 r  CPU/id_pcplusone_reg/register[24]/q_reg/Q
                         net (fo=1, routed)           0.091    10.777    CPU/id_pcplusone_reg/register[24]/q_reg_n_0
    SLICE_X60Y91         LUT2 (Prop_lut2_I0_O)        0.045    10.822 r  CPU/id_pcplusone_reg/register[24]/q_i_1__212/O
                         net (fo=1, routed)           0.000    10.822    CPU/ex_pcplusone/register[24]/q_reg_4
    SLICE_X60Y91         FDCE                                         r  CPU/ex_pcplusone/register[24]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.110     9.437    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.055     9.492 r  q_reg_i_5/O
                         net (fo=1, routed)           0.244     9.736    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.849 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.834    10.683    CPU/ex_pcplusone/register[24]/negClock
    SLICE_X60Y91         FDCE                                         r  CPU/ex_pcplusone/register[24]/q_reg/C
                         clock pessimism             -0.125    10.558    
    SLICE_X60Y91         FDCE (Hold_fdce_C_D)         0.121    10.679    CPU/ex_pcplusone/register[24]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.679    
                         arrival time                          10.822    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 CPU/id_pcplusone_reg/register[2]/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/ex_pcplusone/register[2]/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.683ns = ( 10.683 - 10.000 ) 
    Source Clock Delay      (SCD):    0.546ns = ( 10.546 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.124ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.789     9.626    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.044     9.670 r  q_reg_i_5/O
                         net (fo=1, routed)           0.220     9.889    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     9.982 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.564    10.546    CPU/id_pcplusone_reg/register[2]/negClock
    SLICE_X35Y86         FDCE                                         r  CPU/id_pcplusone_reg/register[2]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y86         FDCE (Prop_fdce_C_Q)         0.141    10.687 r  CPU/id_pcplusone_reg/register[2]/q_reg/Q
                         net (fo=1, routed)           0.091    10.778    CPU/id_pcplusone_reg/register[2]/q_reg_n_0
    SLICE_X34Y86         LUT2 (Prop_lut2_I0_O)        0.045    10.823 r  CPU/id_pcplusone_reg/register[2]/q_i_1__190/O
                         net (fo=1, routed)           0.000    10.823    CPU/ex_pcplusone/register[2]/q_reg_1
    SLICE_X34Y86         FDCE                                         r  CPU/ex_pcplusone/register[2]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.110     9.437    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.055     9.492 r  q_reg_i_5/O
                         net (fo=1, routed)           0.244     9.736    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.849 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.834    10.683    CPU/ex_pcplusone/register[2]/negClock
    SLICE_X34Y86         FDCE                                         r  CPU/ex_pcplusone/register[2]/q_reg/C
                         clock pessimism             -0.124    10.559    
    SLICE_X34Y86         FDCE (Hold_fdce_C_D)         0.121    10.680    CPU/ex_pcplusone/register[2]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.680    
                         arrival time                          10.823    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 CPU/mem_pcplusone/register[29]/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/wb_pcplusone/register[29]/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.684ns = ( 10.684 - 10.000 ) 
    Source Clock Delay      (SCD):    0.546ns = ( 10.546 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.789     9.626    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.044     9.670 r  q_reg_i_5/O
                         net (fo=1, routed)           0.220     9.889    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     9.982 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.564    10.546    CPU/mem_pcplusone/register[29]/negClock
    SLICE_X58Y95         FDCE                                         r  CPU/mem_pcplusone/register[29]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y95         FDCE (Prop_fdce_C_Q)         0.164    10.710 r  CPU/mem_pcplusone/register[29]/q_reg/Q
                         net (fo=1, routed)           0.056    10.766    CPU/wb_pcplusone/register[29]/q_reg_1
    SLICE_X58Y95         FDCE                                         r  CPU/wb_pcplusone/register[29]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.110     9.437    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.055     9.492 r  q_reg_i_5/O
                         net (fo=1, routed)           0.244     9.736    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.849 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.835    10.684    CPU/wb_pcplusone/register[29]/negClock
    SLICE_X58Y95         FDCE                                         r  CPU/wb_pcplusone/register[29]/q_reg/C
                         clock pessimism             -0.138    10.546    
    SLICE_X58Y95         FDCE (Hold_fdce_C_D)         0.064    10.610    CPU/wb_pcplusone/register[29]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.610    
                         arrival time                          10.766    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 CPU/ex_pcplusone/register[8]/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/mem_pcplusone/register[8]/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.119%)  route 0.130ns (47.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.680ns = ( 10.680 - 10.000 ) 
    Source Clock Delay      (SCD):    0.544ns = ( 10.544 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.101ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.789     9.626    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.044     9.670 r  q_reg_i_5/O
                         net (fo=1, routed)           0.220     9.889    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     9.982 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.562    10.544    CPU/ex_pcplusone/register[8]/negClock
    SLICE_X57Y92         FDCE                                         r  CPU/ex_pcplusone/register[8]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y92         FDCE (Prop_fdce_C_Q)         0.141    10.685 r  CPU/ex_pcplusone/register[8]/q_reg/Q
                         net (fo=7, routed)           0.130    10.814    CPU/mem_pcplusone/register[8]/EX_pcPlusOne[0]
    SLICE_X55Y91         FDCE                                         r  CPU/mem_pcplusone/register[8]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.110     9.437    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.055     9.492 r  q_reg_i_5/O
                         net (fo=1, routed)           0.244     9.736    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.849 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.831    10.680    CPU/mem_pcplusone/register[8]/negClock
    SLICE_X55Y91         FDCE                                         r  CPU/mem_pcplusone/register[8]/q_reg/C
                         clock pessimism             -0.101    10.579    
    SLICE_X55Y91         FDCE (Hold_fdce_C_D)         0.075    10.654    CPU/mem_pcplusone/register[8]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.654    
                         arrival time                          10.814    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 CPU/mem_pcplusone/register[28]/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/wb_pcplusone/register[28]/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.684ns = ( 10.684 - 10.000 ) 
    Source Clock Delay      (SCD):    0.546ns = ( 10.546 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.789     9.626    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.044     9.670 r  q_reg_i_5/O
                         net (fo=1, routed)           0.220     9.889    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     9.982 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.564    10.546    CPU/mem_pcplusone/register[28]/negClock
    SLICE_X58Y95         FDCE                                         r  CPU/mem_pcplusone/register[28]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y95         FDCE (Prop_fdce_C_Q)         0.164    10.710 r  CPU/mem_pcplusone/register[28]/q_reg/Q
                         net (fo=1, routed)           0.056    10.766    CPU/wb_pcplusone/register[28]/q_reg_1
    SLICE_X58Y95         FDCE                                         r  CPU/wb_pcplusone/register[28]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.110     9.437    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.055     9.492 r  q_reg_i_5/O
                         net (fo=1, routed)           0.244     9.736    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.849 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.835    10.684    CPU/wb_pcplusone/register[28]/negClock
    SLICE_X58Y95         FDCE                                         r  CPU/wb_pcplusone/register[28]/q_reg/C
                         clock pessimism             -0.138    10.546    
    SLICE_X58Y95         FDCE (Hold_fdce_C_D)         0.053    10.599    CPU/wb_pcplusone/register[28]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.599    
                         arrival time                          10.766    
  -------------------------------------------------------------------
                         slack                                  0.167    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y16     InstMem/dataOut_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y17     InstMem/dataOut_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y18     InstMem/dataOut_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y38     ProcMem/MemoryArray_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    q_reg_i_3__0/I
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16   pll/inst/clkout1_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         20.000      17.846     DSP48_X0Y37      CPU/md_ALU/mult/real_prod_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         20.000      17.846     DSP48_X0Y35      CPU/md_ALU/mult/real_prod_reg__0/CLK
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X10Y111    LED_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y111    LED_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y111    LED_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y101     LED_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y101     LED_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y111    LED_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y111    LED_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y83      LED_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y83      LED_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y95     button_press_1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y95     button_press_1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y111    LED_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y111    LED_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y101     LED_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y101     LED_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y111    LED_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y111    LED_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y83      LED_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y83      LED_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y95     button_press_1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y95     button_press_1_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   pll/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :         1655  Failing Endpoints,  Worst Slack      -36.892ns,  Total Violation    -3857.699ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -36.892ns  (required time - arrival time)
  Source:                 tone_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            audioCont/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        56.079ns  (logic 35.964ns (64.131%)  route 20.115ns (35.869%))
  Logic Levels:           123  (CARRY4=102 LUT4=2 LUT5=15 LUT6=4)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 18.472 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.622    -0.918    clock
    SLICE_X29Y74         FDRE                                         r  tone_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.462 r  tone_reg[2]_replica/Q
                         net (fo=26, routed)          0.883     0.421    audioCont/tone[2]_repN_alias
    SLICE_X29Y73         LUT4 (Prop_lut4_I1_O)        0.124     0.545 r  audioCont/CounterLimit1__10_carry__0_i_7/O
                         net (fo=1, routed)           0.000     0.545    audioCont/CounterLimit1__10_carry__0_i_7_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.095 r  audioCont/CounterLimit1__10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.095    audioCont/CounterLimit1__10_carry__0_n_0
    SLICE_X29Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.209 r  audioCont/CounterLimit1__10_carry__1/CO[3]
                         net (fo=14, routed)          1.066     2.275    audioCont/CounterLimit1__10_carry__1_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     2.870 r  audioCont/counter1_carry__1_i_82/CO[3]
                         net (fo=1, routed)           0.000     2.870    audioCont/counter1_carry__1_i_82_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  audioCont/counter1_carry__1_i_77/CO[3]
                         net (fo=1, routed)           0.000     2.987    audioCont/counter1_carry__1_i_77_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  audioCont/counter1_carry__1_i_76/CO[3]
                         net (fo=1, routed)           0.009     3.113    audioCont/counter1_carry__1_i_76_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.367 r  audioCont/counter1_carry__1_i_44/CO[0]
                         net (fo=14, routed)          0.730     4.097    audioCont_n_13
    SLICE_X31Y73         LUT6 (Prop_lut6_I0_O)        0.367     4.464 r  counter1_carry__1_i_110/O
                         net (fo=1, routed)           0.000     4.464    counter1_carry__1_i_110_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.865 r  counter1_carry__1_i_71/CO[3]
                         net (fo=1, routed)           0.000     4.865    counter1_carry__1_i_71_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.979 r  counter1_carry__1_i_39/CO[3]
                         net (fo=1, routed)           0.009     4.988    counter1_carry__1_i_39_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.102 r  counter1_carry__1_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.102    counter1_carry__1_i_38_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.373 r  counter1_carry__1_i_25/CO[0]
                         net (fo=15, routed)          0.835     6.208    CounterLimit0[22]
    SLICE_X28Y75         LUT6 (Prop_lut6_I0_O)        0.373     6.581 r  counter1_carry__1_i_75/O
                         net (fo=1, routed)           0.000     6.581    counter1_carry__1_i_75_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.113 r  counter1_carry__1_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.113    counter1_carry__1_i_37_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.227 r  counter1_carry__1_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.227    counter1_carry__1_i_24_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.498 r  counter1_carry__1_i_11/CO[0]
                         net (fo=16, routed)          0.686     8.184    CounterLimit0[21]
    SLICE_X29Y76         LUT5 (Prop_lut5_I4_O)        0.373     8.557 r  counter1_carry__1_i_126/O
                         net (fo=1, routed)           0.000     8.557    counter1_carry__1_i_126_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.107 r  counter1_carry__1_i_88/CO[3]
                         net (fo=1, routed)           0.000     9.107    counter1_carry__1_i_88_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.221 r  counter1_carry__1_i_46/CO[3]
                         net (fo=1, routed)           0.000     9.221    counter1_carry__1_i_46_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.335 r  counter1_carry__1_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.335    counter1_carry__1_i_27_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.606 r  counter1_carry__1_i_12/CO[0]
                         net (fo=16, routed)          0.764    10.369    CounterLimit0[20]
    SLICE_X30Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    11.213 r  counter1_carry__1_i_93/CO[3]
                         net (fo=1, routed)           0.000    11.213    counter1_carry__1_i_93_n_0
    SLICE_X30Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.330 r  counter1_carry__1_i_51/CO[3]
                         net (fo=1, routed)           0.000    11.330    counter1_carry__1_i_51_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.447 r  counter1_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.447    counter1_carry__1_i_29_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.701 r  counter1_carry__1_i_16/CO[0]
                         net (fo=17, routed)          0.670    12.371    CounterLimit0[19]
    SLICE_X31Y79         LUT5 (Prop_lut5_I4_O)        0.367    12.738 r  counter1_carry__1_i_133/O
                         net (fo=1, routed)           0.000    12.738    counter1_carry__1_i_133_n_0
    SLICE_X31Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.288 r  counter1_carry__1_i_98/CO[3]
                         net (fo=1, routed)           0.000    13.288    counter1_carry__1_i_98_n_0
    SLICE_X31Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.402 r  counter1_carry__1_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.402    counter1_carry__1_i_56_n_0
    SLICE_X31Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.516 r  counter1_carry__1_i_31/CO[3]
                         net (fo=1, routed)           0.000    13.516    counter1_carry__1_i_31_n_0
    SLICE_X31Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.787 r  counter1_carry__1_i_17/CO[0]
                         net (fo=16, routed)          0.583    14.370    CounterLimit0[18]
    SLICE_X30Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    15.214 r  counter1_carry__0_i_89/CO[3]
                         net (fo=1, routed)           0.000    15.214    counter1_carry__0_i_89_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.331 r  counter1_carry__1_i_61/CO[3]
                         net (fo=1, routed)           0.000    15.331    counter1_carry__1_i_61_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.448 r  counter1_carry__1_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.448    counter1_carry__1_i_33_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.702 r  counter1_carry__1_i_18/CO[0]
                         net (fo=17, routed)          0.672    16.374    CounterLimit0[17]
    SLICE_X31Y83         LUT5 (Prop_lut5_I4_O)        0.367    16.741 r  counter1_carry__0_i_129/O
                         net (fo=1, routed)           0.000    16.741    counter1_carry__0_i_129_n_0
    SLICE_X31Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.291 r  counter1_carry__0_i_84/CO[3]
                         net (fo=1, routed)           0.000    17.291    counter1_carry__0_i_84_n_0
    SLICE_X31Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.405 r  counter1_carry__0_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.405    counter1_carry__0_i_44_n_0
    SLICE_X31Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.519 r  counter1_carry__1_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.519    counter1_carry__1_i_35_n_0
    SLICE_X31Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.790 r  counter1_carry__1_i_19/CO[0]
                         net (fo=16, routed)          0.583    18.373    CounterLimit0[16]
    SLICE_X30Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    19.217 r  counter1_carry__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    19.217    counter1_carry__0_i_83_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.334 r  counter1_carry__0_i_43/CO[3]
                         net (fo=1, routed)           0.000    19.334    counter1_carry__0_i_43_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.451 r  counter1_carry__0_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.451    counter1_carry__0_i_27_n_0
    SLICE_X30Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.705 r  counter1_carry__0_i_11/CO[0]
                         net (fo=16, routed)          0.661    20.366    CounterLimit0[15]
    SLICE_X29Y88         LUT6 (Prop_lut6_I0_O)        0.367    20.733 r  counter1_carry__0_i_97/O
                         net (fo=1, routed)           0.000    20.733    counter1_carry__0_i_97_n_0
    SLICE_X29Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.283 r  counter1_carry__0_i_49/CO[3]
                         net (fo=1, routed)           0.000    21.283    counter1_carry__0_i_49_n_0
    SLICE_X29Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.397 r  counter1_carry__0_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.397    counter1_carry__0_i_29_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.668 r  counter1_carry__0_i_12/CO[0]
                         net (fo=16, routed)          0.755    22.423    CounterLimit0[14]
    SLICE_X28Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    23.252 r  counter1_carry__0_i_99/CO[3]
                         net (fo=1, routed)           0.000    23.252    counter1_carry__0_i_99_n_0
    SLICE_X28Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.366 r  counter1_carry__0_i_54/CO[3]
                         net (fo=1, routed)           0.000    23.366    counter1_carry__0_i_54_n_0
    SLICE_X28Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.480 r  counter1_carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.480    counter1_carry__0_i_31_n_0
    SLICE_X28Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.751 r  counter1_carry__0_i_13/CO[0]
                         net (fo=16, routed)          0.557    24.308    CounterLimit0[13]
    SLICE_X29Y91         LUT5 (Prop_lut5_I4_O)        0.373    24.681 r  counter1_carry__0_i_141/O
                         net (fo=1, routed)           0.000    24.681    counter1_carry__0_i_141_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.231 r  counter1_carry__0_i_104/CO[3]
                         net (fo=1, routed)           0.000    25.231    counter1_carry__0_i_104_n_0
    SLICE_X29Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.345 r  counter1_carry__0_i_59/CO[3]
                         net (fo=1, routed)           0.000    25.345    counter1_carry__0_i_59_n_0
    SLICE_X29Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.459 r  counter1_carry__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    25.459    counter1_carry__0_i_33_n_0
    SLICE_X29Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.730 r  counter1_carry__0_i_14/CO[0]
                         net (fo=17, routed)          0.815    26.545    CounterLimit0[12]
    SLICE_X30Y92         LUT5 (Prop_lut5_I4_O)        0.373    26.918 r  counter1_carry__0_i_145/O
                         net (fo=1, routed)           0.000    26.918    counter1_carry__0_i_145_n_0
    SLICE_X30Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.451 r  counter1_carry__0_i_109/CO[3]
                         net (fo=1, routed)           0.000    27.451    counter1_carry__0_i_109_n_0
    SLICE_X30Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.568 r  counter1_carry__0_i_64/CO[3]
                         net (fo=1, routed)           0.000    27.568    counter1_carry__0_i_64_n_0
    SLICE_X30Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.685 r  counter1_carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    27.685    counter1_carry__0_i_35_n_0
    SLICE_X30Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    27.939 r  counter1_carry__0_i_19/CO[0]
                         net (fo=17, routed)          0.648    28.587    CounterLimit0[11]
    SLICE_X29Y95         LUT5 (Prop_lut5_I4_O)        0.367    28.954 r  counter1_carry__0_i_149/O
                         net (fo=1, routed)           0.000    28.954    counter1_carry__0_i_149_n_0
    SLICE_X29Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.504 r  counter1_carry__0_i_114/CO[3]
                         net (fo=1, routed)           0.000    29.504    counter1_carry__0_i_114_n_0
    SLICE_X29Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.618 r  counter1_carry__0_i_69/CO[3]
                         net (fo=1, routed)           0.000    29.618    counter1_carry__0_i_69_n_0
    SLICE_X29Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.732 r  counter1_carry__0_i_37/CO[3]
                         net (fo=1, routed)           0.000    29.732    counter1_carry__0_i_37_n_0
    SLICE_X29Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.003 r  counter1_carry__0_i_20/CO[0]
                         net (fo=17, routed)          0.790    30.794    CounterLimit0[10]
    SLICE_X30Y96         LUT5 (Prop_lut5_I4_O)        0.373    31.167 r  counter1_carry_i_69/O
                         net (fo=1, routed)           0.000    31.167    counter1_carry_i_69_n_0
    SLICE_X30Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.700 r  counter1_carry_i_50/CO[3]
                         net (fo=1, routed)           0.000    31.700    counter1_carry_i_50_n_0
    SLICE_X30Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.817 r  counter1_carry__0_i_74/CO[3]
                         net (fo=1, routed)           0.000    31.817    counter1_carry__0_i_74_n_0
    SLICE_X30Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.934 r  counter1_carry__0_i_39/CO[3]
                         net (fo=1, routed)           0.000    31.934    counter1_carry__0_i_39_n_0
    SLICE_X30Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.188 r  counter1_carry__0_i_21/CO[0]
                         net (fo=17, routed)          0.810    32.997    CounterLimit0[9]
    SLICE_X28Y96         LUT5 (Prop_lut5_I4_O)        0.367    33.364 r  counter1_carry_i_65/O
                         net (fo=1, routed)           0.000    33.364    counter1_carry_i_65_n_0
    SLICE_X28Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.914 r  counter1_carry_i_45/CO[3]
                         net (fo=1, routed)           0.000    33.914    counter1_carry_i_45_n_0
    SLICE_X28Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.028 r  counter1_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.028    counter1_carry_i_30_n_0
    SLICE_X28Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.142 r  counter1_carry__0_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.142    counter1_carry__0_i_41_n_0
    SLICE_X28Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.413 r  counter1_carry__0_i_22/CO[0]
                         net (fo=16, routed)          0.784    35.197    CounterLimit0[8]
    SLICE_X28Y100        LUT6 (Prop_lut6_I0_O)        0.373    35.570 r  counter1_carry_i_60/O
                         net (fo=1, routed)           0.000    35.570    counter1_carry_i_60_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    35.968 r  counter1_carry_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.968    counter1_carry_i_44_n_0
    SLICE_X28Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.082 r  counter1_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.082    counter1_carry_i_29_n_0
    SLICE_X28Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.196 r  counter1_carry_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.196    counter1_carry_i_22_n_0
    SLICE_X28Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.467 r  counter1_carry_i_11/CO[0]
                         net (fo=17, routed)          0.737    37.204    CounterLimit0[7]
    SLICE_X29Y101        LUT5 (Prop_lut5_I4_O)        0.373    37.577 r  CounterLimit1__1090_carry_i_41/O
                         net (fo=1, routed)           0.000    37.577    CounterLimit1__1090_carry_i_41_n_0
    SLICE_X29Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.127 r  CounterLimit1__1090_carry_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.127    CounterLimit1__1090_carry_i_33_n_0
    SLICE_X29Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.241 r  counter1_carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    38.241    counter1_carry_i_35_n_0
    SLICE_X29Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.355 r  counter1_carry_i_24/CO[3]
                         net (fo=1, routed)           0.000    38.355    counter1_carry_i_24_n_0
    SLICE_X29Y104        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    38.626 r  counter1_carry_i_12/CO[0]
                         net (fo=17, routed)          0.701    39.327    CounterLimit0[6]
    SLICE_X30Y103        LUT5 (Prop_lut5_I4_O)        0.373    39.700 r  CounterLimit1__1090_carry_i_37/O
                         net (fo=1, routed)           0.000    39.700    CounterLimit1__1090_carry_i_37_n_0
    SLICE_X30Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.233 r  CounterLimit1__1090_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.233    CounterLimit1__1090_carry_i_28_n_0
    SLICE_X30Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.350 r  CounterLimit1__1090_carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    40.350    CounterLimit1__1090_carry__0_i_21_n_0
    SLICE_X30Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.467 r  counter1_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    40.467    counter1_carry_i_26_n_0
    SLICE_X30Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    40.721 r  counter1_carry_i_13/CO[0]
                         net (fo=17, routed)          0.817    41.537    CounterLimit0[5]
    SLICE_X28Y104        LUT5 (Prop_lut5_I4_O)        0.367    41.904 r  CounterLimit1__1090_carry_i_32/O
                         net (fo=1, routed)           0.000    41.904    CounterLimit1__1090_carry_i_32_n_0
    SLICE_X28Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.454 r  CounterLimit1__1090_carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    42.454    CounterLimit1__1090_carry_i_23_n_0
    SLICE_X28Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.568 r  CounterLimit1__1090_carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.568    CounterLimit1__1090_carry__0_i_16_n_0
    SLICE_X28Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.682 r  CounterLimit1__1090_carry__1_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.682    CounterLimit1__1090_carry__1_i_16_n_0
    SLICE_X28Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    42.953 r  counter1_carry_i_14/CO[0]
                         net (fo=17, routed)          0.659    43.612    CounterLimit0[4]
    SLICE_X29Y106        LUT5 (Prop_lut5_I4_O)        0.373    43.985 r  CounterLimit1__1090_carry_i_27/O
                         net (fo=1, routed)           0.000    43.985    CounterLimit1__1090_carry_i_27_n_0
    SLICE_X29Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.535 r  CounterLimit1__1090_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.535    CounterLimit1__1090_carry_i_17_n_0
    SLICE_X29Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.649 r  CounterLimit1__1090_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.649    CounterLimit1__1090_carry__0_i_11_n_0
    SLICE_X29Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.763 r  CounterLimit1__1090_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.763    CounterLimit1__1090_carry__1_i_11_n_0
    SLICE_X29Y109        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.034 r  CounterLimit1__1090_carry_i_15/CO[0]
                         net (fo=17, routed)          0.487    45.522    CounterLimit0[3]
    SLICE_X31Y109        LUT5 (Prop_lut5_I4_O)        0.373    45.895 r  CounterLimit1__1090_carry_i_21/O
                         net (fo=1, routed)           0.000    45.895    CounterLimit1__1090_carry_i_21_n_0
    SLICE_X31Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.445 r  CounterLimit1__1090_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.445    CounterLimit1__1090_carry_i_10_n_0
    SLICE_X31Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.559 r  CounterLimit1__1090_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.559    CounterLimit1__1090_carry__0_i_6_n_0
    SLICE_X31Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.673 r  CounterLimit1__1090_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.673    CounterLimit1__1090_carry__1_i_6_n_0
    SLICE_X31Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    46.944 r  CounterLimit1__1090_carry_i_8/CO[0]
                         net (fo=17, routed)          0.818    47.762    audioCont/counter1_carry__1_i_6_0[0]
    SLICE_X30Y109        LUT5 (Prop_lut5_I4_O)        0.373    48.135 r  audioCont/CounterLimit1__1090_carry_i_14/O
                         net (fo=1, routed)           0.000    48.135    audioCont/CounterLimit1__1090_carry_i_14_n_0
    SLICE_X30Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.668 r  audioCont/CounterLimit1__1090_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.668    audioCont/CounterLimit1__1090_carry_i_2_n_0
    SLICE_X30Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.785 r  audioCont/CounterLimit1__1090_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.785    audioCont/CounterLimit1__1090_carry__0_i_1_n_0
    SLICE_X30Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.902 r  audioCont/CounterLimit1__1090_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.902    audioCont/CounterLimit1__1090_carry__1_i_1_n_0
    SLICE_X30Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    49.156 r  audioCont/CounterLimit1__1090_carry_i_1/CO[0]
                         net (fo=17, routed)          0.835    49.991    audioCont/CounterLimit0[1]
    SLICE_X29Y110        LUT5 (Prop_lut5_I4_O)        0.367    50.358 r  audioCont/CounterLimit1__1090_carry_i_7/O
                         net (fo=1, routed)           0.000    50.358    audioCont/CounterLimit1__1090_carry_i_7_n_0
    SLICE_X29Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.890 r  audioCont/CounterLimit1__1090_carry/CO[3]
                         net (fo=1, routed)           0.000    50.890    audioCont/CounterLimit1__1090_carry_n_0
    SLICE_X29Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.004 r  audioCont/CounterLimit1__1090_carry__0/CO[3]
                         net (fo=1, routed)           0.000    51.004    audioCont/CounterLimit1__1090_carry__0_n_0
    SLICE_X29Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.118 r  audioCont/CounterLimit1__1090_carry__1/CO[3]
                         net (fo=3, routed)           0.654    51.772    audioCont/CounterLimit0[0]
    SLICE_X29Y113        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    52.352 r  audioCont/counter1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.352    audioCont/counter1_carry_i_10_n_0
    SLICE_X29Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.466 r  audioCont/counter1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.466    audioCont/counter1_carry_i_9_n_0
    SLICE_X29Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.580 r  audioCont/counter1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.580    audioCont/counter1_carry__0_i_10_n_0
    SLICE_X29Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.694 r  audioCont/counter1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.694    audioCont/counter1_carry__0_i_9_n_0
    SLICE_X29Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    53.028 r  audioCont/counter1_carry__1_i_10/O[1]
                         net (fo=2, routed)           0.569    53.596    audioCont/CounterLimit[17]
    SLICE_X30Y117        LUT4 (Prop_lut4_I2_O)        0.303    53.899 r  audioCont/counter1_carry__1_i_8/O
                         net (fo=1, routed)           0.000    53.899    audioCont/counter1_carry__1_i_8_n_0
    SLICE_X30Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    54.412 r  audioCont/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    54.412    audioCont/counter1
    SLICE_X30Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    54.631 r  audioCont/counter1_carry__2/O[0]
                         net (fo=24, routed)          0.530    55.161    audioCont/clear
    SLICE_X31Y120        FDRE                                         r  audioCont/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.493    18.472    audioCont/clk_out1
    SLICE_X31Y120        FDRE                                         r  audioCont/counter_reg[17]/C
                         clock pessimism              0.480    18.953    
                         clock uncertainty           -0.084    18.869    
    SLICE_X31Y120        FDRE (Setup_fdre_C_R)       -0.600    18.269    audioCont/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         18.269    
                         arrival time                         -55.161    
  -------------------------------------------------------------------
                         slack                                -36.892    

Slack (VIOLATED) :        -36.892ns  (required time - arrival time)
  Source:                 tone_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            audioCont/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        56.079ns  (logic 35.964ns (64.131%)  route 20.115ns (35.869%))
  Logic Levels:           123  (CARRY4=102 LUT4=2 LUT5=15 LUT6=4)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 18.472 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.622    -0.918    clock
    SLICE_X29Y74         FDRE                                         r  tone_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.462 r  tone_reg[2]_replica/Q
                         net (fo=26, routed)          0.883     0.421    audioCont/tone[2]_repN_alias
    SLICE_X29Y73         LUT4 (Prop_lut4_I1_O)        0.124     0.545 r  audioCont/CounterLimit1__10_carry__0_i_7/O
                         net (fo=1, routed)           0.000     0.545    audioCont/CounterLimit1__10_carry__0_i_7_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.095 r  audioCont/CounterLimit1__10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.095    audioCont/CounterLimit1__10_carry__0_n_0
    SLICE_X29Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.209 r  audioCont/CounterLimit1__10_carry__1/CO[3]
                         net (fo=14, routed)          1.066     2.275    audioCont/CounterLimit1__10_carry__1_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     2.870 r  audioCont/counter1_carry__1_i_82/CO[3]
                         net (fo=1, routed)           0.000     2.870    audioCont/counter1_carry__1_i_82_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  audioCont/counter1_carry__1_i_77/CO[3]
                         net (fo=1, routed)           0.000     2.987    audioCont/counter1_carry__1_i_77_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  audioCont/counter1_carry__1_i_76/CO[3]
                         net (fo=1, routed)           0.009     3.113    audioCont/counter1_carry__1_i_76_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.367 r  audioCont/counter1_carry__1_i_44/CO[0]
                         net (fo=14, routed)          0.730     4.097    audioCont_n_13
    SLICE_X31Y73         LUT6 (Prop_lut6_I0_O)        0.367     4.464 r  counter1_carry__1_i_110/O
                         net (fo=1, routed)           0.000     4.464    counter1_carry__1_i_110_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.865 r  counter1_carry__1_i_71/CO[3]
                         net (fo=1, routed)           0.000     4.865    counter1_carry__1_i_71_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.979 r  counter1_carry__1_i_39/CO[3]
                         net (fo=1, routed)           0.009     4.988    counter1_carry__1_i_39_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.102 r  counter1_carry__1_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.102    counter1_carry__1_i_38_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.373 r  counter1_carry__1_i_25/CO[0]
                         net (fo=15, routed)          0.835     6.208    CounterLimit0[22]
    SLICE_X28Y75         LUT6 (Prop_lut6_I0_O)        0.373     6.581 r  counter1_carry__1_i_75/O
                         net (fo=1, routed)           0.000     6.581    counter1_carry__1_i_75_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.113 r  counter1_carry__1_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.113    counter1_carry__1_i_37_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.227 r  counter1_carry__1_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.227    counter1_carry__1_i_24_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.498 r  counter1_carry__1_i_11/CO[0]
                         net (fo=16, routed)          0.686     8.184    CounterLimit0[21]
    SLICE_X29Y76         LUT5 (Prop_lut5_I4_O)        0.373     8.557 r  counter1_carry__1_i_126/O
                         net (fo=1, routed)           0.000     8.557    counter1_carry__1_i_126_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.107 r  counter1_carry__1_i_88/CO[3]
                         net (fo=1, routed)           0.000     9.107    counter1_carry__1_i_88_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.221 r  counter1_carry__1_i_46/CO[3]
                         net (fo=1, routed)           0.000     9.221    counter1_carry__1_i_46_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.335 r  counter1_carry__1_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.335    counter1_carry__1_i_27_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.606 r  counter1_carry__1_i_12/CO[0]
                         net (fo=16, routed)          0.764    10.369    CounterLimit0[20]
    SLICE_X30Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    11.213 r  counter1_carry__1_i_93/CO[3]
                         net (fo=1, routed)           0.000    11.213    counter1_carry__1_i_93_n_0
    SLICE_X30Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.330 r  counter1_carry__1_i_51/CO[3]
                         net (fo=1, routed)           0.000    11.330    counter1_carry__1_i_51_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.447 r  counter1_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.447    counter1_carry__1_i_29_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.701 r  counter1_carry__1_i_16/CO[0]
                         net (fo=17, routed)          0.670    12.371    CounterLimit0[19]
    SLICE_X31Y79         LUT5 (Prop_lut5_I4_O)        0.367    12.738 r  counter1_carry__1_i_133/O
                         net (fo=1, routed)           0.000    12.738    counter1_carry__1_i_133_n_0
    SLICE_X31Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.288 r  counter1_carry__1_i_98/CO[3]
                         net (fo=1, routed)           0.000    13.288    counter1_carry__1_i_98_n_0
    SLICE_X31Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.402 r  counter1_carry__1_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.402    counter1_carry__1_i_56_n_0
    SLICE_X31Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.516 r  counter1_carry__1_i_31/CO[3]
                         net (fo=1, routed)           0.000    13.516    counter1_carry__1_i_31_n_0
    SLICE_X31Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.787 r  counter1_carry__1_i_17/CO[0]
                         net (fo=16, routed)          0.583    14.370    CounterLimit0[18]
    SLICE_X30Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    15.214 r  counter1_carry__0_i_89/CO[3]
                         net (fo=1, routed)           0.000    15.214    counter1_carry__0_i_89_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.331 r  counter1_carry__1_i_61/CO[3]
                         net (fo=1, routed)           0.000    15.331    counter1_carry__1_i_61_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.448 r  counter1_carry__1_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.448    counter1_carry__1_i_33_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.702 r  counter1_carry__1_i_18/CO[0]
                         net (fo=17, routed)          0.672    16.374    CounterLimit0[17]
    SLICE_X31Y83         LUT5 (Prop_lut5_I4_O)        0.367    16.741 r  counter1_carry__0_i_129/O
                         net (fo=1, routed)           0.000    16.741    counter1_carry__0_i_129_n_0
    SLICE_X31Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.291 r  counter1_carry__0_i_84/CO[3]
                         net (fo=1, routed)           0.000    17.291    counter1_carry__0_i_84_n_0
    SLICE_X31Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.405 r  counter1_carry__0_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.405    counter1_carry__0_i_44_n_0
    SLICE_X31Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.519 r  counter1_carry__1_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.519    counter1_carry__1_i_35_n_0
    SLICE_X31Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.790 r  counter1_carry__1_i_19/CO[0]
                         net (fo=16, routed)          0.583    18.373    CounterLimit0[16]
    SLICE_X30Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    19.217 r  counter1_carry__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    19.217    counter1_carry__0_i_83_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.334 r  counter1_carry__0_i_43/CO[3]
                         net (fo=1, routed)           0.000    19.334    counter1_carry__0_i_43_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.451 r  counter1_carry__0_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.451    counter1_carry__0_i_27_n_0
    SLICE_X30Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.705 r  counter1_carry__0_i_11/CO[0]
                         net (fo=16, routed)          0.661    20.366    CounterLimit0[15]
    SLICE_X29Y88         LUT6 (Prop_lut6_I0_O)        0.367    20.733 r  counter1_carry__0_i_97/O
                         net (fo=1, routed)           0.000    20.733    counter1_carry__0_i_97_n_0
    SLICE_X29Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.283 r  counter1_carry__0_i_49/CO[3]
                         net (fo=1, routed)           0.000    21.283    counter1_carry__0_i_49_n_0
    SLICE_X29Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.397 r  counter1_carry__0_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.397    counter1_carry__0_i_29_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.668 r  counter1_carry__0_i_12/CO[0]
                         net (fo=16, routed)          0.755    22.423    CounterLimit0[14]
    SLICE_X28Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    23.252 r  counter1_carry__0_i_99/CO[3]
                         net (fo=1, routed)           0.000    23.252    counter1_carry__0_i_99_n_0
    SLICE_X28Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.366 r  counter1_carry__0_i_54/CO[3]
                         net (fo=1, routed)           0.000    23.366    counter1_carry__0_i_54_n_0
    SLICE_X28Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.480 r  counter1_carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.480    counter1_carry__0_i_31_n_0
    SLICE_X28Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.751 r  counter1_carry__0_i_13/CO[0]
                         net (fo=16, routed)          0.557    24.308    CounterLimit0[13]
    SLICE_X29Y91         LUT5 (Prop_lut5_I4_O)        0.373    24.681 r  counter1_carry__0_i_141/O
                         net (fo=1, routed)           0.000    24.681    counter1_carry__0_i_141_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.231 r  counter1_carry__0_i_104/CO[3]
                         net (fo=1, routed)           0.000    25.231    counter1_carry__0_i_104_n_0
    SLICE_X29Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.345 r  counter1_carry__0_i_59/CO[3]
                         net (fo=1, routed)           0.000    25.345    counter1_carry__0_i_59_n_0
    SLICE_X29Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.459 r  counter1_carry__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    25.459    counter1_carry__0_i_33_n_0
    SLICE_X29Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.730 r  counter1_carry__0_i_14/CO[0]
                         net (fo=17, routed)          0.815    26.545    CounterLimit0[12]
    SLICE_X30Y92         LUT5 (Prop_lut5_I4_O)        0.373    26.918 r  counter1_carry__0_i_145/O
                         net (fo=1, routed)           0.000    26.918    counter1_carry__0_i_145_n_0
    SLICE_X30Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.451 r  counter1_carry__0_i_109/CO[3]
                         net (fo=1, routed)           0.000    27.451    counter1_carry__0_i_109_n_0
    SLICE_X30Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.568 r  counter1_carry__0_i_64/CO[3]
                         net (fo=1, routed)           0.000    27.568    counter1_carry__0_i_64_n_0
    SLICE_X30Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.685 r  counter1_carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    27.685    counter1_carry__0_i_35_n_0
    SLICE_X30Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    27.939 r  counter1_carry__0_i_19/CO[0]
                         net (fo=17, routed)          0.648    28.587    CounterLimit0[11]
    SLICE_X29Y95         LUT5 (Prop_lut5_I4_O)        0.367    28.954 r  counter1_carry__0_i_149/O
                         net (fo=1, routed)           0.000    28.954    counter1_carry__0_i_149_n_0
    SLICE_X29Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.504 r  counter1_carry__0_i_114/CO[3]
                         net (fo=1, routed)           0.000    29.504    counter1_carry__0_i_114_n_0
    SLICE_X29Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.618 r  counter1_carry__0_i_69/CO[3]
                         net (fo=1, routed)           0.000    29.618    counter1_carry__0_i_69_n_0
    SLICE_X29Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.732 r  counter1_carry__0_i_37/CO[3]
                         net (fo=1, routed)           0.000    29.732    counter1_carry__0_i_37_n_0
    SLICE_X29Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.003 r  counter1_carry__0_i_20/CO[0]
                         net (fo=17, routed)          0.790    30.794    CounterLimit0[10]
    SLICE_X30Y96         LUT5 (Prop_lut5_I4_O)        0.373    31.167 r  counter1_carry_i_69/O
                         net (fo=1, routed)           0.000    31.167    counter1_carry_i_69_n_0
    SLICE_X30Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.700 r  counter1_carry_i_50/CO[3]
                         net (fo=1, routed)           0.000    31.700    counter1_carry_i_50_n_0
    SLICE_X30Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.817 r  counter1_carry__0_i_74/CO[3]
                         net (fo=1, routed)           0.000    31.817    counter1_carry__0_i_74_n_0
    SLICE_X30Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.934 r  counter1_carry__0_i_39/CO[3]
                         net (fo=1, routed)           0.000    31.934    counter1_carry__0_i_39_n_0
    SLICE_X30Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.188 r  counter1_carry__0_i_21/CO[0]
                         net (fo=17, routed)          0.810    32.997    CounterLimit0[9]
    SLICE_X28Y96         LUT5 (Prop_lut5_I4_O)        0.367    33.364 r  counter1_carry_i_65/O
                         net (fo=1, routed)           0.000    33.364    counter1_carry_i_65_n_0
    SLICE_X28Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.914 r  counter1_carry_i_45/CO[3]
                         net (fo=1, routed)           0.000    33.914    counter1_carry_i_45_n_0
    SLICE_X28Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.028 r  counter1_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.028    counter1_carry_i_30_n_0
    SLICE_X28Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.142 r  counter1_carry__0_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.142    counter1_carry__0_i_41_n_0
    SLICE_X28Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.413 r  counter1_carry__0_i_22/CO[0]
                         net (fo=16, routed)          0.784    35.197    CounterLimit0[8]
    SLICE_X28Y100        LUT6 (Prop_lut6_I0_O)        0.373    35.570 r  counter1_carry_i_60/O
                         net (fo=1, routed)           0.000    35.570    counter1_carry_i_60_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    35.968 r  counter1_carry_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.968    counter1_carry_i_44_n_0
    SLICE_X28Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.082 r  counter1_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.082    counter1_carry_i_29_n_0
    SLICE_X28Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.196 r  counter1_carry_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.196    counter1_carry_i_22_n_0
    SLICE_X28Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.467 r  counter1_carry_i_11/CO[0]
                         net (fo=17, routed)          0.737    37.204    CounterLimit0[7]
    SLICE_X29Y101        LUT5 (Prop_lut5_I4_O)        0.373    37.577 r  CounterLimit1__1090_carry_i_41/O
                         net (fo=1, routed)           0.000    37.577    CounterLimit1__1090_carry_i_41_n_0
    SLICE_X29Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.127 r  CounterLimit1__1090_carry_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.127    CounterLimit1__1090_carry_i_33_n_0
    SLICE_X29Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.241 r  counter1_carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    38.241    counter1_carry_i_35_n_0
    SLICE_X29Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.355 r  counter1_carry_i_24/CO[3]
                         net (fo=1, routed)           0.000    38.355    counter1_carry_i_24_n_0
    SLICE_X29Y104        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    38.626 r  counter1_carry_i_12/CO[0]
                         net (fo=17, routed)          0.701    39.327    CounterLimit0[6]
    SLICE_X30Y103        LUT5 (Prop_lut5_I4_O)        0.373    39.700 r  CounterLimit1__1090_carry_i_37/O
                         net (fo=1, routed)           0.000    39.700    CounterLimit1__1090_carry_i_37_n_0
    SLICE_X30Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.233 r  CounterLimit1__1090_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.233    CounterLimit1__1090_carry_i_28_n_0
    SLICE_X30Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.350 r  CounterLimit1__1090_carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    40.350    CounterLimit1__1090_carry__0_i_21_n_0
    SLICE_X30Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.467 r  counter1_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    40.467    counter1_carry_i_26_n_0
    SLICE_X30Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    40.721 r  counter1_carry_i_13/CO[0]
                         net (fo=17, routed)          0.817    41.537    CounterLimit0[5]
    SLICE_X28Y104        LUT5 (Prop_lut5_I4_O)        0.367    41.904 r  CounterLimit1__1090_carry_i_32/O
                         net (fo=1, routed)           0.000    41.904    CounterLimit1__1090_carry_i_32_n_0
    SLICE_X28Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.454 r  CounterLimit1__1090_carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    42.454    CounterLimit1__1090_carry_i_23_n_0
    SLICE_X28Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.568 r  CounterLimit1__1090_carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.568    CounterLimit1__1090_carry__0_i_16_n_0
    SLICE_X28Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.682 r  CounterLimit1__1090_carry__1_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.682    CounterLimit1__1090_carry__1_i_16_n_0
    SLICE_X28Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    42.953 r  counter1_carry_i_14/CO[0]
                         net (fo=17, routed)          0.659    43.612    CounterLimit0[4]
    SLICE_X29Y106        LUT5 (Prop_lut5_I4_O)        0.373    43.985 r  CounterLimit1__1090_carry_i_27/O
                         net (fo=1, routed)           0.000    43.985    CounterLimit1__1090_carry_i_27_n_0
    SLICE_X29Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.535 r  CounterLimit1__1090_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.535    CounterLimit1__1090_carry_i_17_n_0
    SLICE_X29Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.649 r  CounterLimit1__1090_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.649    CounterLimit1__1090_carry__0_i_11_n_0
    SLICE_X29Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.763 r  CounterLimit1__1090_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.763    CounterLimit1__1090_carry__1_i_11_n_0
    SLICE_X29Y109        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.034 r  CounterLimit1__1090_carry_i_15/CO[0]
                         net (fo=17, routed)          0.487    45.522    CounterLimit0[3]
    SLICE_X31Y109        LUT5 (Prop_lut5_I4_O)        0.373    45.895 r  CounterLimit1__1090_carry_i_21/O
                         net (fo=1, routed)           0.000    45.895    CounterLimit1__1090_carry_i_21_n_0
    SLICE_X31Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.445 r  CounterLimit1__1090_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.445    CounterLimit1__1090_carry_i_10_n_0
    SLICE_X31Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.559 r  CounterLimit1__1090_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.559    CounterLimit1__1090_carry__0_i_6_n_0
    SLICE_X31Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.673 r  CounterLimit1__1090_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.673    CounterLimit1__1090_carry__1_i_6_n_0
    SLICE_X31Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    46.944 r  CounterLimit1__1090_carry_i_8/CO[0]
                         net (fo=17, routed)          0.818    47.762    audioCont/counter1_carry__1_i_6_0[0]
    SLICE_X30Y109        LUT5 (Prop_lut5_I4_O)        0.373    48.135 r  audioCont/CounterLimit1__1090_carry_i_14/O
                         net (fo=1, routed)           0.000    48.135    audioCont/CounterLimit1__1090_carry_i_14_n_0
    SLICE_X30Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.668 r  audioCont/CounterLimit1__1090_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.668    audioCont/CounterLimit1__1090_carry_i_2_n_0
    SLICE_X30Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.785 r  audioCont/CounterLimit1__1090_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.785    audioCont/CounterLimit1__1090_carry__0_i_1_n_0
    SLICE_X30Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.902 r  audioCont/CounterLimit1__1090_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.902    audioCont/CounterLimit1__1090_carry__1_i_1_n_0
    SLICE_X30Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    49.156 r  audioCont/CounterLimit1__1090_carry_i_1/CO[0]
                         net (fo=17, routed)          0.835    49.991    audioCont/CounterLimit0[1]
    SLICE_X29Y110        LUT5 (Prop_lut5_I4_O)        0.367    50.358 r  audioCont/CounterLimit1__1090_carry_i_7/O
                         net (fo=1, routed)           0.000    50.358    audioCont/CounterLimit1__1090_carry_i_7_n_0
    SLICE_X29Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.890 r  audioCont/CounterLimit1__1090_carry/CO[3]
                         net (fo=1, routed)           0.000    50.890    audioCont/CounterLimit1__1090_carry_n_0
    SLICE_X29Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.004 r  audioCont/CounterLimit1__1090_carry__0/CO[3]
                         net (fo=1, routed)           0.000    51.004    audioCont/CounterLimit1__1090_carry__0_n_0
    SLICE_X29Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.118 r  audioCont/CounterLimit1__1090_carry__1/CO[3]
                         net (fo=3, routed)           0.654    51.772    audioCont/CounterLimit0[0]
    SLICE_X29Y113        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    52.352 r  audioCont/counter1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.352    audioCont/counter1_carry_i_10_n_0
    SLICE_X29Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.466 r  audioCont/counter1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.466    audioCont/counter1_carry_i_9_n_0
    SLICE_X29Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.580 r  audioCont/counter1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.580    audioCont/counter1_carry__0_i_10_n_0
    SLICE_X29Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.694 r  audioCont/counter1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.694    audioCont/counter1_carry__0_i_9_n_0
    SLICE_X29Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    53.028 r  audioCont/counter1_carry__1_i_10/O[1]
                         net (fo=2, routed)           0.569    53.596    audioCont/CounterLimit[17]
    SLICE_X30Y117        LUT4 (Prop_lut4_I2_O)        0.303    53.899 r  audioCont/counter1_carry__1_i_8/O
                         net (fo=1, routed)           0.000    53.899    audioCont/counter1_carry__1_i_8_n_0
    SLICE_X30Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    54.412 r  audioCont/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    54.412    audioCont/counter1
    SLICE_X30Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    54.631 r  audioCont/counter1_carry__2/O[0]
                         net (fo=24, routed)          0.530    55.161    audioCont/clear
    SLICE_X31Y120        FDRE                                         r  audioCont/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.493    18.472    audioCont/clk_out1
    SLICE_X31Y120        FDRE                                         r  audioCont/counter_reg[18]/C
                         clock pessimism              0.480    18.953    
                         clock uncertainty           -0.084    18.869    
    SLICE_X31Y120        FDRE (Setup_fdre_C_R)       -0.600    18.269    audioCont/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         18.269    
                         arrival time                         -55.161    
  -------------------------------------------------------------------
                         slack                                -36.892    

Slack (VIOLATED) :        -36.892ns  (required time - arrival time)
  Source:                 tone_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            audioCont/counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        56.079ns  (logic 35.964ns (64.131%)  route 20.115ns (35.869%))
  Logic Levels:           123  (CARRY4=102 LUT4=2 LUT5=15 LUT6=4)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 18.472 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.622    -0.918    clock
    SLICE_X29Y74         FDRE                                         r  tone_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.462 r  tone_reg[2]_replica/Q
                         net (fo=26, routed)          0.883     0.421    audioCont/tone[2]_repN_alias
    SLICE_X29Y73         LUT4 (Prop_lut4_I1_O)        0.124     0.545 r  audioCont/CounterLimit1__10_carry__0_i_7/O
                         net (fo=1, routed)           0.000     0.545    audioCont/CounterLimit1__10_carry__0_i_7_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.095 r  audioCont/CounterLimit1__10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.095    audioCont/CounterLimit1__10_carry__0_n_0
    SLICE_X29Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.209 r  audioCont/CounterLimit1__10_carry__1/CO[3]
                         net (fo=14, routed)          1.066     2.275    audioCont/CounterLimit1__10_carry__1_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     2.870 r  audioCont/counter1_carry__1_i_82/CO[3]
                         net (fo=1, routed)           0.000     2.870    audioCont/counter1_carry__1_i_82_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  audioCont/counter1_carry__1_i_77/CO[3]
                         net (fo=1, routed)           0.000     2.987    audioCont/counter1_carry__1_i_77_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  audioCont/counter1_carry__1_i_76/CO[3]
                         net (fo=1, routed)           0.009     3.113    audioCont/counter1_carry__1_i_76_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.367 r  audioCont/counter1_carry__1_i_44/CO[0]
                         net (fo=14, routed)          0.730     4.097    audioCont_n_13
    SLICE_X31Y73         LUT6 (Prop_lut6_I0_O)        0.367     4.464 r  counter1_carry__1_i_110/O
                         net (fo=1, routed)           0.000     4.464    counter1_carry__1_i_110_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.865 r  counter1_carry__1_i_71/CO[3]
                         net (fo=1, routed)           0.000     4.865    counter1_carry__1_i_71_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.979 r  counter1_carry__1_i_39/CO[3]
                         net (fo=1, routed)           0.009     4.988    counter1_carry__1_i_39_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.102 r  counter1_carry__1_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.102    counter1_carry__1_i_38_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.373 r  counter1_carry__1_i_25/CO[0]
                         net (fo=15, routed)          0.835     6.208    CounterLimit0[22]
    SLICE_X28Y75         LUT6 (Prop_lut6_I0_O)        0.373     6.581 r  counter1_carry__1_i_75/O
                         net (fo=1, routed)           0.000     6.581    counter1_carry__1_i_75_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.113 r  counter1_carry__1_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.113    counter1_carry__1_i_37_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.227 r  counter1_carry__1_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.227    counter1_carry__1_i_24_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.498 r  counter1_carry__1_i_11/CO[0]
                         net (fo=16, routed)          0.686     8.184    CounterLimit0[21]
    SLICE_X29Y76         LUT5 (Prop_lut5_I4_O)        0.373     8.557 r  counter1_carry__1_i_126/O
                         net (fo=1, routed)           0.000     8.557    counter1_carry__1_i_126_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.107 r  counter1_carry__1_i_88/CO[3]
                         net (fo=1, routed)           0.000     9.107    counter1_carry__1_i_88_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.221 r  counter1_carry__1_i_46/CO[3]
                         net (fo=1, routed)           0.000     9.221    counter1_carry__1_i_46_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.335 r  counter1_carry__1_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.335    counter1_carry__1_i_27_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.606 r  counter1_carry__1_i_12/CO[0]
                         net (fo=16, routed)          0.764    10.369    CounterLimit0[20]
    SLICE_X30Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    11.213 r  counter1_carry__1_i_93/CO[3]
                         net (fo=1, routed)           0.000    11.213    counter1_carry__1_i_93_n_0
    SLICE_X30Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.330 r  counter1_carry__1_i_51/CO[3]
                         net (fo=1, routed)           0.000    11.330    counter1_carry__1_i_51_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.447 r  counter1_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.447    counter1_carry__1_i_29_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.701 r  counter1_carry__1_i_16/CO[0]
                         net (fo=17, routed)          0.670    12.371    CounterLimit0[19]
    SLICE_X31Y79         LUT5 (Prop_lut5_I4_O)        0.367    12.738 r  counter1_carry__1_i_133/O
                         net (fo=1, routed)           0.000    12.738    counter1_carry__1_i_133_n_0
    SLICE_X31Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.288 r  counter1_carry__1_i_98/CO[3]
                         net (fo=1, routed)           0.000    13.288    counter1_carry__1_i_98_n_0
    SLICE_X31Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.402 r  counter1_carry__1_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.402    counter1_carry__1_i_56_n_0
    SLICE_X31Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.516 r  counter1_carry__1_i_31/CO[3]
                         net (fo=1, routed)           0.000    13.516    counter1_carry__1_i_31_n_0
    SLICE_X31Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.787 r  counter1_carry__1_i_17/CO[0]
                         net (fo=16, routed)          0.583    14.370    CounterLimit0[18]
    SLICE_X30Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    15.214 r  counter1_carry__0_i_89/CO[3]
                         net (fo=1, routed)           0.000    15.214    counter1_carry__0_i_89_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.331 r  counter1_carry__1_i_61/CO[3]
                         net (fo=1, routed)           0.000    15.331    counter1_carry__1_i_61_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.448 r  counter1_carry__1_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.448    counter1_carry__1_i_33_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.702 r  counter1_carry__1_i_18/CO[0]
                         net (fo=17, routed)          0.672    16.374    CounterLimit0[17]
    SLICE_X31Y83         LUT5 (Prop_lut5_I4_O)        0.367    16.741 r  counter1_carry__0_i_129/O
                         net (fo=1, routed)           0.000    16.741    counter1_carry__0_i_129_n_0
    SLICE_X31Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.291 r  counter1_carry__0_i_84/CO[3]
                         net (fo=1, routed)           0.000    17.291    counter1_carry__0_i_84_n_0
    SLICE_X31Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.405 r  counter1_carry__0_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.405    counter1_carry__0_i_44_n_0
    SLICE_X31Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.519 r  counter1_carry__1_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.519    counter1_carry__1_i_35_n_0
    SLICE_X31Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.790 r  counter1_carry__1_i_19/CO[0]
                         net (fo=16, routed)          0.583    18.373    CounterLimit0[16]
    SLICE_X30Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    19.217 r  counter1_carry__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    19.217    counter1_carry__0_i_83_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.334 r  counter1_carry__0_i_43/CO[3]
                         net (fo=1, routed)           0.000    19.334    counter1_carry__0_i_43_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.451 r  counter1_carry__0_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.451    counter1_carry__0_i_27_n_0
    SLICE_X30Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.705 r  counter1_carry__0_i_11/CO[0]
                         net (fo=16, routed)          0.661    20.366    CounterLimit0[15]
    SLICE_X29Y88         LUT6 (Prop_lut6_I0_O)        0.367    20.733 r  counter1_carry__0_i_97/O
                         net (fo=1, routed)           0.000    20.733    counter1_carry__0_i_97_n_0
    SLICE_X29Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.283 r  counter1_carry__0_i_49/CO[3]
                         net (fo=1, routed)           0.000    21.283    counter1_carry__0_i_49_n_0
    SLICE_X29Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.397 r  counter1_carry__0_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.397    counter1_carry__0_i_29_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.668 r  counter1_carry__0_i_12/CO[0]
                         net (fo=16, routed)          0.755    22.423    CounterLimit0[14]
    SLICE_X28Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    23.252 r  counter1_carry__0_i_99/CO[3]
                         net (fo=1, routed)           0.000    23.252    counter1_carry__0_i_99_n_0
    SLICE_X28Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.366 r  counter1_carry__0_i_54/CO[3]
                         net (fo=1, routed)           0.000    23.366    counter1_carry__0_i_54_n_0
    SLICE_X28Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.480 r  counter1_carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.480    counter1_carry__0_i_31_n_0
    SLICE_X28Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.751 r  counter1_carry__0_i_13/CO[0]
                         net (fo=16, routed)          0.557    24.308    CounterLimit0[13]
    SLICE_X29Y91         LUT5 (Prop_lut5_I4_O)        0.373    24.681 r  counter1_carry__0_i_141/O
                         net (fo=1, routed)           0.000    24.681    counter1_carry__0_i_141_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.231 r  counter1_carry__0_i_104/CO[3]
                         net (fo=1, routed)           0.000    25.231    counter1_carry__0_i_104_n_0
    SLICE_X29Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.345 r  counter1_carry__0_i_59/CO[3]
                         net (fo=1, routed)           0.000    25.345    counter1_carry__0_i_59_n_0
    SLICE_X29Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.459 r  counter1_carry__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    25.459    counter1_carry__0_i_33_n_0
    SLICE_X29Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.730 r  counter1_carry__0_i_14/CO[0]
                         net (fo=17, routed)          0.815    26.545    CounterLimit0[12]
    SLICE_X30Y92         LUT5 (Prop_lut5_I4_O)        0.373    26.918 r  counter1_carry__0_i_145/O
                         net (fo=1, routed)           0.000    26.918    counter1_carry__0_i_145_n_0
    SLICE_X30Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.451 r  counter1_carry__0_i_109/CO[3]
                         net (fo=1, routed)           0.000    27.451    counter1_carry__0_i_109_n_0
    SLICE_X30Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.568 r  counter1_carry__0_i_64/CO[3]
                         net (fo=1, routed)           0.000    27.568    counter1_carry__0_i_64_n_0
    SLICE_X30Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.685 r  counter1_carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    27.685    counter1_carry__0_i_35_n_0
    SLICE_X30Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    27.939 r  counter1_carry__0_i_19/CO[0]
                         net (fo=17, routed)          0.648    28.587    CounterLimit0[11]
    SLICE_X29Y95         LUT5 (Prop_lut5_I4_O)        0.367    28.954 r  counter1_carry__0_i_149/O
                         net (fo=1, routed)           0.000    28.954    counter1_carry__0_i_149_n_0
    SLICE_X29Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.504 r  counter1_carry__0_i_114/CO[3]
                         net (fo=1, routed)           0.000    29.504    counter1_carry__0_i_114_n_0
    SLICE_X29Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.618 r  counter1_carry__0_i_69/CO[3]
                         net (fo=1, routed)           0.000    29.618    counter1_carry__0_i_69_n_0
    SLICE_X29Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.732 r  counter1_carry__0_i_37/CO[3]
                         net (fo=1, routed)           0.000    29.732    counter1_carry__0_i_37_n_0
    SLICE_X29Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.003 r  counter1_carry__0_i_20/CO[0]
                         net (fo=17, routed)          0.790    30.794    CounterLimit0[10]
    SLICE_X30Y96         LUT5 (Prop_lut5_I4_O)        0.373    31.167 r  counter1_carry_i_69/O
                         net (fo=1, routed)           0.000    31.167    counter1_carry_i_69_n_0
    SLICE_X30Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.700 r  counter1_carry_i_50/CO[3]
                         net (fo=1, routed)           0.000    31.700    counter1_carry_i_50_n_0
    SLICE_X30Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.817 r  counter1_carry__0_i_74/CO[3]
                         net (fo=1, routed)           0.000    31.817    counter1_carry__0_i_74_n_0
    SLICE_X30Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.934 r  counter1_carry__0_i_39/CO[3]
                         net (fo=1, routed)           0.000    31.934    counter1_carry__0_i_39_n_0
    SLICE_X30Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.188 r  counter1_carry__0_i_21/CO[0]
                         net (fo=17, routed)          0.810    32.997    CounterLimit0[9]
    SLICE_X28Y96         LUT5 (Prop_lut5_I4_O)        0.367    33.364 r  counter1_carry_i_65/O
                         net (fo=1, routed)           0.000    33.364    counter1_carry_i_65_n_0
    SLICE_X28Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.914 r  counter1_carry_i_45/CO[3]
                         net (fo=1, routed)           0.000    33.914    counter1_carry_i_45_n_0
    SLICE_X28Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.028 r  counter1_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.028    counter1_carry_i_30_n_0
    SLICE_X28Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.142 r  counter1_carry__0_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.142    counter1_carry__0_i_41_n_0
    SLICE_X28Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.413 r  counter1_carry__0_i_22/CO[0]
                         net (fo=16, routed)          0.784    35.197    CounterLimit0[8]
    SLICE_X28Y100        LUT6 (Prop_lut6_I0_O)        0.373    35.570 r  counter1_carry_i_60/O
                         net (fo=1, routed)           0.000    35.570    counter1_carry_i_60_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    35.968 r  counter1_carry_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.968    counter1_carry_i_44_n_0
    SLICE_X28Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.082 r  counter1_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.082    counter1_carry_i_29_n_0
    SLICE_X28Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.196 r  counter1_carry_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.196    counter1_carry_i_22_n_0
    SLICE_X28Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.467 r  counter1_carry_i_11/CO[0]
                         net (fo=17, routed)          0.737    37.204    CounterLimit0[7]
    SLICE_X29Y101        LUT5 (Prop_lut5_I4_O)        0.373    37.577 r  CounterLimit1__1090_carry_i_41/O
                         net (fo=1, routed)           0.000    37.577    CounterLimit1__1090_carry_i_41_n_0
    SLICE_X29Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.127 r  CounterLimit1__1090_carry_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.127    CounterLimit1__1090_carry_i_33_n_0
    SLICE_X29Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.241 r  counter1_carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    38.241    counter1_carry_i_35_n_0
    SLICE_X29Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.355 r  counter1_carry_i_24/CO[3]
                         net (fo=1, routed)           0.000    38.355    counter1_carry_i_24_n_0
    SLICE_X29Y104        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    38.626 r  counter1_carry_i_12/CO[0]
                         net (fo=17, routed)          0.701    39.327    CounterLimit0[6]
    SLICE_X30Y103        LUT5 (Prop_lut5_I4_O)        0.373    39.700 r  CounterLimit1__1090_carry_i_37/O
                         net (fo=1, routed)           0.000    39.700    CounterLimit1__1090_carry_i_37_n_0
    SLICE_X30Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.233 r  CounterLimit1__1090_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.233    CounterLimit1__1090_carry_i_28_n_0
    SLICE_X30Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.350 r  CounterLimit1__1090_carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    40.350    CounterLimit1__1090_carry__0_i_21_n_0
    SLICE_X30Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.467 r  counter1_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    40.467    counter1_carry_i_26_n_0
    SLICE_X30Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    40.721 r  counter1_carry_i_13/CO[0]
                         net (fo=17, routed)          0.817    41.537    CounterLimit0[5]
    SLICE_X28Y104        LUT5 (Prop_lut5_I4_O)        0.367    41.904 r  CounterLimit1__1090_carry_i_32/O
                         net (fo=1, routed)           0.000    41.904    CounterLimit1__1090_carry_i_32_n_0
    SLICE_X28Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.454 r  CounterLimit1__1090_carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    42.454    CounterLimit1__1090_carry_i_23_n_0
    SLICE_X28Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.568 r  CounterLimit1__1090_carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.568    CounterLimit1__1090_carry__0_i_16_n_0
    SLICE_X28Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.682 r  CounterLimit1__1090_carry__1_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.682    CounterLimit1__1090_carry__1_i_16_n_0
    SLICE_X28Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    42.953 r  counter1_carry_i_14/CO[0]
                         net (fo=17, routed)          0.659    43.612    CounterLimit0[4]
    SLICE_X29Y106        LUT5 (Prop_lut5_I4_O)        0.373    43.985 r  CounterLimit1__1090_carry_i_27/O
                         net (fo=1, routed)           0.000    43.985    CounterLimit1__1090_carry_i_27_n_0
    SLICE_X29Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.535 r  CounterLimit1__1090_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.535    CounterLimit1__1090_carry_i_17_n_0
    SLICE_X29Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.649 r  CounterLimit1__1090_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.649    CounterLimit1__1090_carry__0_i_11_n_0
    SLICE_X29Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.763 r  CounterLimit1__1090_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.763    CounterLimit1__1090_carry__1_i_11_n_0
    SLICE_X29Y109        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.034 r  CounterLimit1__1090_carry_i_15/CO[0]
                         net (fo=17, routed)          0.487    45.522    CounterLimit0[3]
    SLICE_X31Y109        LUT5 (Prop_lut5_I4_O)        0.373    45.895 r  CounterLimit1__1090_carry_i_21/O
                         net (fo=1, routed)           0.000    45.895    CounterLimit1__1090_carry_i_21_n_0
    SLICE_X31Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.445 r  CounterLimit1__1090_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.445    CounterLimit1__1090_carry_i_10_n_0
    SLICE_X31Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.559 r  CounterLimit1__1090_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.559    CounterLimit1__1090_carry__0_i_6_n_0
    SLICE_X31Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.673 r  CounterLimit1__1090_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.673    CounterLimit1__1090_carry__1_i_6_n_0
    SLICE_X31Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    46.944 r  CounterLimit1__1090_carry_i_8/CO[0]
                         net (fo=17, routed)          0.818    47.762    audioCont/counter1_carry__1_i_6_0[0]
    SLICE_X30Y109        LUT5 (Prop_lut5_I4_O)        0.373    48.135 r  audioCont/CounterLimit1__1090_carry_i_14/O
                         net (fo=1, routed)           0.000    48.135    audioCont/CounterLimit1__1090_carry_i_14_n_0
    SLICE_X30Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.668 r  audioCont/CounterLimit1__1090_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.668    audioCont/CounterLimit1__1090_carry_i_2_n_0
    SLICE_X30Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.785 r  audioCont/CounterLimit1__1090_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.785    audioCont/CounterLimit1__1090_carry__0_i_1_n_0
    SLICE_X30Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.902 r  audioCont/CounterLimit1__1090_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.902    audioCont/CounterLimit1__1090_carry__1_i_1_n_0
    SLICE_X30Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    49.156 r  audioCont/CounterLimit1__1090_carry_i_1/CO[0]
                         net (fo=17, routed)          0.835    49.991    audioCont/CounterLimit0[1]
    SLICE_X29Y110        LUT5 (Prop_lut5_I4_O)        0.367    50.358 r  audioCont/CounterLimit1__1090_carry_i_7/O
                         net (fo=1, routed)           0.000    50.358    audioCont/CounterLimit1__1090_carry_i_7_n_0
    SLICE_X29Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.890 r  audioCont/CounterLimit1__1090_carry/CO[3]
                         net (fo=1, routed)           0.000    50.890    audioCont/CounterLimit1__1090_carry_n_0
    SLICE_X29Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.004 r  audioCont/CounterLimit1__1090_carry__0/CO[3]
                         net (fo=1, routed)           0.000    51.004    audioCont/CounterLimit1__1090_carry__0_n_0
    SLICE_X29Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.118 r  audioCont/CounterLimit1__1090_carry__1/CO[3]
                         net (fo=3, routed)           0.654    51.772    audioCont/CounterLimit0[0]
    SLICE_X29Y113        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    52.352 r  audioCont/counter1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.352    audioCont/counter1_carry_i_10_n_0
    SLICE_X29Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.466 r  audioCont/counter1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.466    audioCont/counter1_carry_i_9_n_0
    SLICE_X29Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.580 r  audioCont/counter1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.580    audioCont/counter1_carry__0_i_10_n_0
    SLICE_X29Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.694 r  audioCont/counter1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.694    audioCont/counter1_carry__0_i_9_n_0
    SLICE_X29Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    53.028 r  audioCont/counter1_carry__1_i_10/O[1]
                         net (fo=2, routed)           0.569    53.596    audioCont/CounterLimit[17]
    SLICE_X30Y117        LUT4 (Prop_lut4_I2_O)        0.303    53.899 r  audioCont/counter1_carry__1_i_8/O
                         net (fo=1, routed)           0.000    53.899    audioCont/counter1_carry__1_i_8_n_0
    SLICE_X30Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    54.412 r  audioCont/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    54.412    audioCont/counter1
    SLICE_X30Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    54.631 r  audioCont/counter1_carry__2/O[0]
                         net (fo=24, routed)          0.530    55.161    audioCont/clear
    SLICE_X31Y120        FDRE                                         r  audioCont/counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.493    18.472    audioCont/clk_out1
    SLICE_X31Y120        FDRE                                         r  audioCont/counter_reg[19]/C
                         clock pessimism              0.480    18.953    
                         clock uncertainty           -0.084    18.869    
    SLICE_X31Y120        FDRE (Setup_fdre_C_R)       -0.600    18.269    audioCont/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         18.269    
                         arrival time                         -55.161    
  -------------------------------------------------------------------
                         slack                                -36.892    

Slack (VIOLATED) :        -36.875ns  (required time - arrival time)
  Source:                 tone_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            audioCont/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        56.064ns  (logic 35.964ns (64.148%)  route 20.100ns (35.852%))
  Logic Levels:           123  (CARRY4=102 LUT4=2 LUT5=15 LUT6=4)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 18.475 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.622    -0.918    clock
    SLICE_X29Y74         FDRE                                         r  tone_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.462 r  tone_reg[2]_replica/Q
                         net (fo=26, routed)          0.883     0.421    audioCont/tone[2]_repN_alias
    SLICE_X29Y73         LUT4 (Prop_lut4_I1_O)        0.124     0.545 r  audioCont/CounterLimit1__10_carry__0_i_7/O
                         net (fo=1, routed)           0.000     0.545    audioCont/CounterLimit1__10_carry__0_i_7_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.095 r  audioCont/CounterLimit1__10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.095    audioCont/CounterLimit1__10_carry__0_n_0
    SLICE_X29Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.209 r  audioCont/CounterLimit1__10_carry__1/CO[3]
                         net (fo=14, routed)          1.066     2.275    audioCont/CounterLimit1__10_carry__1_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     2.870 r  audioCont/counter1_carry__1_i_82/CO[3]
                         net (fo=1, routed)           0.000     2.870    audioCont/counter1_carry__1_i_82_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  audioCont/counter1_carry__1_i_77/CO[3]
                         net (fo=1, routed)           0.000     2.987    audioCont/counter1_carry__1_i_77_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  audioCont/counter1_carry__1_i_76/CO[3]
                         net (fo=1, routed)           0.009     3.113    audioCont/counter1_carry__1_i_76_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.367 r  audioCont/counter1_carry__1_i_44/CO[0]
                         net (fo=14, routed)          0.730     4.097    audioCont_n_13
    SLICE_X31Y73         LUT6 (Prop_lut6_I0_O)        0.367     4.464 r  counter1_carry__1_i_110/O
                         net (fo=1, routed)           0.000     4.464    counter1_carry__1_i_110_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.865 r  counter1_carry__1_i_71/CO[3]
                         net (fo=1, routed)           0.000     4.865    counter1_carry__1_i_71_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.979 r  counter1_carry__1_i_39/CO[3]
                         net (fo=1, routed)           0.009     4.988    counter1_carry__1_i_39_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.102 r  counter1_carry__1_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.102    counter1_carry__1_i_38_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.373 r  counter1_carry__1_i_25/CO[0]
                         net (fo=15, routed)          0.835     6.208    CounterLimit0[22]
    SLICE_X28Y75         LUT6 (Prop_lut6_I0_O)        0.373     6.581 r  counter1_carry__1_i_75/O
                         net (fo=1, routed)           0.000     6.581    counter1_carry__1_i_75_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.113 r  counter1_carry__1_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.113    counter1_carry__1_i_37_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.227 r  counter1_carry__1_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.227    counter1_carry__1_i_24_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.498 r  counter1_carry__1_i_11/CO[0]
                         net (fo=16, routed)          0.686     8.184    CounterLimit0[21]
    SLICE_X29Y76         LUT5 (Prop_lut5_I4_O)        0.373     8.557 r  counter1_carry__1_i_126/O
                         net (fo=1, routed)           0.000     8.557    counter1_carry__1_i_126_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.107 r  counter1_carry__1_i_88/CO[3]
                         net (fo=1, routed)           0.000     9.107    counter1_carry__1_i_88_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.221 r  counter1_carry__1_i_46/CO[3]
                         net (fo=1, routed)           0.000     9.221    counter1_carry__1_i_46_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.335 r  counter1_carry__1_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.335    counter1_carry__1_i_27_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.606 r  counter1_carry__1_i_12/CO[0]
                         net (fo=16, routed)          0.764    10.369    CounterLimit0[20]
    SLICE_X30Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    11.213 r  counter1_carry__1_i_93/CO[3]
                         net (fo=1, routed)           0.000    11.213    counter1_carry__1_i_93_n_0
    SLICE_X30Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.330 r  counter1_carry__1_i_51/CO[3]
                         net (fo=1, routed)           0.000    11.330    counter1_carry__1_i_51_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.447 r  counter1_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.447    counter1_carry__1_i_29_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.701 r  counter1_carry__1_i_16/CO[0]
                         net (fo=17, routed)          0.670    12.371    CounterLimit0[19]
    SLICE_X31Y79         LUT5 (Prop_lut5_I4_O)        0.367    12.738 r  counter1_carry__1_i_133/O
                         net (fo=1, routed)           0.000    12.738    counter1_carry__1_i_133_n_0
    SLICE_X31Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.288 r  counter1_carry__1_i_98/CO[3]
                         net (fo=1, routed)           0.000    13.288    counter1_carry__1_i_98_n_0
    SLICE_X31Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.402 r  counter1_carry__1_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.402    counter1_carry__1_i_56_n_0
    SLICE_X31Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.516 r  counter1_carry__1_i_31/CO[3]
                         net (fo=1, routed)           0.000    13.516    counter1_carry__1_i_31_n_0
    SLICE_X31Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.787 r  counter1_carry__1_i_17/CO[0]
                         net (fo=16, routed)          0.583    14.370    CounterLimit0[18]
    SLICE_X30Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    15.214 r  counter1_carry__0_i_89/CO[3]
                         net (fo=1, routed)           0.000    15.214    counter1_carry__0_i_89_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.331 r  counter1_carry__1_i_61/CO[3]
                         net (fo=1, routed)           0.000    15.331    counter1_carry__1_i_61_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.448 r  counter1_carry__1_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.448    counter1_carry__1_i_33_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.702 r  counter1_carry__1_i_18/CO[0]
                         net (fo=17, routed)          0.672    16.374    CounterLimit0[17]
    SLICE_X31Y83         LUT5 (Prop_lut5_I4_O)        0.367    16.741 r  counter1_carry__0_i_129/O
                         net (fo=1, routed)           0.000    16.741    counter1_carry__0_i_129_n_0
    SLICE_X31Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.291 r  counter1_carry__0_i_84/CO[3]
                         net (fo=1, routed)           0.000    17.291    counter1_carry__0_i_84_n_0
    SLICE_X31Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.405 r  counter1_carry__0_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.405    counter1_carry__0_i_44_n_0
    SLICE_X31Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.519 r  counter1_carry__1_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.519    counter1_carry__1_i_35_n_0
    SLICE_X31Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.790 r  counter1_carry__1_i_19/CO[0]
                         net (fo=16, routed)          0.583    18.373    CounterLimit0[16]
    SLICE_X30Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    19.217 r  counter1_carry__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    19.217    counter1_carry__0_i_83_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.334 r  counter1_carry__0_i_43/CO[3]
                         net (fo=1, routed)           0.000    19.334    counter1_carry__0_i_43_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.451 r  counter1_carry__0_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.451    counter1_carry__0_i_27_n_0
    SLICE_X30Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.705 r  counter1_carry__0_i_11/CO[0]
                         net (fo=16, routed)          0.661    20.366    CounterLimit0[15]
    SLICE_X29Y88         LUT6 (Prop_lut6_I0_O)        0.367    20.733 r  counter1_carry__0_i_97/O
                         net (fo=1, routed)           0.000    20.733    counter1_carry__0_i_97_n_0
    SLICE_X29Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.283 r  counter1_carry__0_i_49/CO[3]
                         net (fo=1, routed)           0.000    21.283    counter1_carry__0_i_49_n_0
    SLICE_X29Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.397 r  counter1_carry__0_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.397    counter1_carry__0_i_29_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.668 r  counter1_carry__0_i_12/CO[0]
                         net (fo=16, routed)          0.755    22.423    CounterLimit0[14]
    SLICE_X28Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    23.252 r  counter1_carry__0_i_99/CO[3]
                         net (fo=1, routed)           0.000    23.252    counter1_carry__0_i_99_n_0
    SLICE_X28Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.366 r  counter1_carry__0_i_54/CO[3]
                         net (fo=1, routed)           0.000    23.366    counter1_carry__0_i_54_n_0
    SLICE_X28Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.480 r  counter1_carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.480    counter1_carry__0_i_31_n_0
    SLICE_X28Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.751 r  counter1_carry__0_i_13/CO[0]
                         net (fo=16, routed)          0.557    24.308    CounterLimit0[13]
    SLICE_X29Y91         LUT5 (Prop_lut5_I4_O)        0.373    24.681 r  counter1_carry__0_i_141/O
                         net (fo=1, routed)           0.000    24.681    counter1_carry__0_i_141_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.231 r  counter1_carry__0_i_104/CO[3]
                         net (fo=1, routed)           0.000    25.231    counter1_carry__0_i_104_n_0
    SLICE_X29Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.345 r  counter1_carry__0_i_59/CO[3]
                         net (fo=1, routed)           0.000    25.345    counter1_carry__0_i_59_n_0
    SLICE_X29Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.459 r  counter1_carry__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    25.459    counter1_carry__0_i_33_n_0
    SLICE_X29Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.730 r  counter1_carry__0_i_14/CO[0]
                         net (fo=17, routed)          0.815    26.545    CounterLimit0[12]
    SLICE_X30Y92         LUT5 (Prop_lut5_I4_O)        0.373    26.918 r  counter1_carry__0_i_145/O
                         net (fo=1, routed)           0.000    26.918    counter1_carry__0_i_145_n_0
    SLICE_X30Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.451 r  counter1_carry__0_i_109/CO[3]
                         net (fo=1, routed)           0.000    27.451    counter1_carry__0_i_109_n_0
    SLICE_X30Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.568 r  counter1_carry__0_i_64/CO[3]
                         net (fo=1, routed)           0.000    27.568    counter1_carry__0_i_64_n_0
    SLICE_X30Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.685 r  counter1_carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    27.685    counter1_carry__0_i_35_n_0
    SLICE_X30Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    27.939 r  counter1_carry__0_i_19/CO[0]
                         net (fo=17, routed)          0.648    28.587    CounterLimit0[11]
    SLICE_X29Y95         LUT5 (Prop_lut5_I4_O)        0.367    28.954 r  counter1_carry__0_i_149/O
                         net (fo=1, routed)           0.000    28.954    counter1_carry__0_i_149_n_0
    SLICE_X29Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.504 r  counter1_carry__0_i_114/CO[3]
                         net (fo=1, routed)           0.000    29.504    counter1_carry__0_i_114_n_0
    SLICE_X29Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.618 r  counter1_carry__0_i_69/CO[3]
                         net (fo=1, routed)           0.000    29.618    counter1_carry__0_i_69_n_0
    SLICE_X29Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.732 r  counter1_carry__0_i_37/CO[3]
                         net (fo=1, routed)           0.000    29.732    counter1_carry__0_i_37_n_0
    SLICE_X29Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.003 r  counter1_carry__0_i_20/CO[0]
                         net (fo=17, routed)          0.790    30.794    CounterLimit0[10]
    SLICE_X30Y96         LUT5 (Prop_lut5_I4_O)        0.373    31.167 r  counter1_carry_i_69/O
                         net (fo=1, routed)           0.000    31.167    counter1_carry_i_69_n_0
    SLICE_X30Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.700 r  counter1_carry_i_50/CO[3]
                         net (fo=1, routed)           0.000    31.700    counter1_carry_i_50_n_0
    SLICE_X30Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.817 r  counter1_carry__0_i_74/CO[3]
                         net (fo=1, routed)           0.000    31.817    counter1_carry__0_i_74_n_0
    SLICE_X30Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.934 r  counter1_carry__0_i_39/CO[3]
                         net (fo=1, routed)           0.000    31.934    counter1_carry__0_i_39_n_0
    SLICE_X30Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.188 r  counter1_carry__0_i_21/CO[0]
                         net (fo=17, routed)          0.810    32.997    CounterLimit0[9]
    SLICE_X28Y96         LUT5 (Prop_lut5_I4_O)        0.367    33.364 r  counter1_carry_i_65/O
                         net (fo=1, routed)           0.000    33.364    counter1_carry_i_65_n_0
    SLICE_X28Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.914 r  counter1_carry_i_45/CO[3]
                         net (fo=1, routed)           0.000    33.914    counter1_carry_i_45_n_0
    SLICE_X28Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.028 r  counter1_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.028    counter1_carry_i_30_n_0
    SLICE_X28Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.142 r  counter1_carry__0_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.142    counter1_carry__0_i_41_n_0
    SLICE_X28Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.413 r  counter1_carry__0_i_22/CO[0]
                         net (fo=16, routed)          0.784    35.197    CounterLimit0[8]
    SLICE_X28Y100        LUT6 (Prop_lut6_I0_O)        0.373    35.570 r  counter1_carry_i_60/O
                         net (fo=1, routed)           0.000    35.570    counter1_carry_i_60_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    35.968 r  counter1_carry_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.968    counter1_carry_i_44_n_0
    SLICE_X28Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.082 r  counter1_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.082    counter1_carry_i_29_n_0
    SLICE_X28Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.196 r  counter1_carry_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.196    counter1_carry_i_22_n_0
    SLICE_X28Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.467 r  counter1_carry_i_11/CO[0]
                         net (fo=17, routed)          0.737    37.204    CounterLimit0[7]
    SLICE_X29Y101        LUT5 (Prop_lut5_I4_O)        0.373    37.577 r  CounterLimit1__1090_carry_i_41/O
                         net (fo=1, routed)           0.000    37.577    CounterLimit1__1090_carry_i_41_n_0
    SLICE_X29Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.127 r  CounterLimit1__1090_carry_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.127    CounterLimit1__1090_carry_i_33_n_0
    SLICE_X29Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.241 r  counter1_carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    38.241    counter1_carry_i_35_n_0
    SLICE_X29Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.355 r  counter1_carry_i_24/CO[3]
                         net (fo=1, routed)           0.000    38.355    counter1_carry_i_24_n_0
    SLICE_X29Y104        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    38.626 r  counter1_carry_i_12/CO[0]
                         net (fo=17, routed)          0.701    39.327    CounterLimit0[6]
    SLICE_X30Y103        LUT5 (Prop_lut5_I4_O)        0.373    39.700 r  CounterLimit1__1090_carry_i_37/O
                         net (fo=1, routed)           0.000    39.700    CounterLimit1__1090_carry_i_37_n_0
    SLICE_X30Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.233 r  CounterLimit1__1090_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.233    CounterLimit1__1090_carry_i_28_n_0
    SLICE_X30Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.350 r  CounterLimit1__1090_carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    40.350    CounterLimit1__1090_carry__0_i_21_n_0
    SLICE_X30Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.467 r  counter1_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    40.467    counter1_carry_i_26_n_0
    SLICE_X30Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    40.721 r  counter1_carry_i_13/CO[0]
                         net (fo=17, routed)          0.817    41.537    CounterLimit0[5]
    SLICE_X28Y104        LUT5 (Prop_lut5_I4_O)        0.367    41.904 r  CounterLimit1__1090_carry_i_32/O
                         net (fo=1, routed)           0.000    41.904    CounterLimit1__1090_carry_i_32_n_0
    SLICE_X28Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.454 r  CounterLimit1__1090_carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    42.454    CounterLimit1__1090_carry_i_23_n_0
    SLICE_X28Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.568 r  CounterLimit1__1090_carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.568    CounterLimit1__1090_carry__0_i_16_n_0
    SLICE_X28Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.682 r  CounterLimit1__1090_carry__1_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.682    CounterLimit1__1090_carry__1_i_16_n_0
    SLICE_X28Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    42.953 r  counter1_carry_i_14/CO[0]
                         net (fo=17, routed)          0.659    43.612    CounterLimit0[4]
    SLICE_X29Y106        LUT5 (Prop_lut5_I4_O)        0.373    43.985 r  CounterLimit1__1090_carry_i_27/O
                         net (fo=1, routed)           0.000    43.985    CounterLimit1__1090_carry_i_27_n_0
    SLICE_X29Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.535 r  CounterLimit1__1090_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.535    CounterLimit1__1090_carry_i_17_n_0
    SLICE_X29Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.649 r  CounterLimit1__1090_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.649    CounterLimit1__1090_carry__0_i_11_n_0
    SLICE_X29Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.763 r  CounterLimit1__1090_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.763    CounterLimit1__1090_carry__1_i_11_n_0
    SLICE_X29Y109        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.034 r  CounterLimit1__1090_carry_i_15/CO[0]
                         net (fo=17, routed)          0.487    45.522    CounterLimit0[3]
    SLICE_X31Y109        LUT5 (Prop_lut5_I4_O)        0.373    45.895 r  CounterLimit1__1090_carry_i_21/O
                         net (fo=1, routed)           0.000    45.895    CounterLimit1__1090_carry_i_21_n_0
    SLICE_X31Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.445 r  CounterLimit1__1090_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.445    CounterLimit1__1090_carry_i_10_n_0
    SLICE_X31Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.559 r  CounterLimit1__1090_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.559    CounterLimit1__1090_carry__0_i_6_n_0
    SLICE_X31Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.673 r  CounterLimit1__1090_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.673    CounterLimit1__1090_carry__1_i_6_n_0
    SLICE_X31Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    46.944 r  CounterLimit1__1090_carry_i_8/CO[0]
                         net (fo=17, routed)          0.818    47.762    audioCont/counter1_carry__1_i_6_0[0]
    SLICE_X30Y109        LUT5 (Prop_lut5_I4_O)        0.373    48.135 r  audioCont/CounterLimit1__1090_carry_i_14/O
                         net (fo=1, routed)           0.000    48.135    audioCont/CounterLimit1__1090_carry_i_14_n_0
    SLICE_X30Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.668 r  audioCont/CounterLimit1__1090_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.668    audioCont/CounterLimit1__1090_carry_i_2_n_0
    SLICE_X30Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.785 r  audioCont/CounterLimit1__1090_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.785    audioCont/CounterLimit1__1090_carry__0_i_1_n_0
    SLICE_X30Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.902 r  audioCont/CounterLimit1__1090_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.902    audioCont/CounterLimit1__1090_carry__1_i_1_n_0
    SLICE_X30Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    49.156 r  audioCont/CounterLimit1__1090_carry_i_1/CO[0]
                         net (fo=17, routed)          0.835    49.991    audioCont/CounterLimit0[1]
    SLICE_X29Y110        LUT5 (Prop_lut5_I4_O)        0.367    50.358 r  audioCont/CounterLimit1__1090_carry_i_7/O
                         net (fo=1, routed)           0.000    50.358    audioCont/CounterLimit1__1090_carry_i_7_n_0
    SLICE_X29Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.890 r  audioCont/CounterLimit1__1090_carry/CO[3]
                         net (fo=1, routed)           0.000    50.890    audioCont/CounterLimit1__1090_carry_n_0
    SLICE_X29Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.004 r  audioCont/CounterLimit1__1090_carry__0/CO[3]
                         net (fo=1, routed)           0.000    51.004    audioCont/CounterLimit1__1090_carry__0_n_0
    SLICE_X29Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.118 r  audioCont/CounterLimit1__1090_carry__1/CO[3]
                         net (fo=3, routed)           0.654    51.772    audioCont/CounterLimit0[0]
    SLICE_X29Y113        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    52.352 r  audioCont/counter1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.352    audioCont/counter1_carry_i_10_n_0
    SLICE_X29Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.466 r  audioCont/counter1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.466    audioCont/counter1_carry_i_9_n_0
    SLICE_X29Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.580 r  audioCont/counter1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.580    audioCont/counter1_carry__0_i_10_n_0
    SLICE_X29Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.694 r  audioCont/counter1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.694    audioCont/counter1_carry__0_i_9_n_0
    SLICE_X29Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    53.028 r  audioCont/counter1_carry__1_i_10/O[1]
                         net (fo=2, routed)           0.569    53.596    audioCont/CounterLimit[17]
    SLICE_X30Y117        LUT4 (Prop_lut4_I2_O)        0.303    53.899 r  audioCont/counter1_carry__1_i_8/O
                         net (fo=1, routed)           0.000    53.899    audioCont/counter1_carry__1_i_8_n_0
    SLICE_X30Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    54.412 r  audioCont/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    54.412    audioCont/counter1
    SLICE_X30Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    54.631 r  audioCont/counter1_carry__2/O[0]
                         net (fo=24, routed)          0.515    55.147    audioCont/clear
    SLICE_X31Y117        FDRE                                         r  audioCont/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.496    18.475    audioCont/clk_out1
    SLICE_X31Y117        FDRE                                         r  audioCont/counter_reg[4]/C
                         clock pessimism              0.480    18.956    
                         clock uncertainty           -0.084    18.872    
    SLICE_X31Y117        FDRE (Setup_fdre_C_R)       -0.600    18.272    audioCont/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         18.272    
                         arrival time                         -55.147    
  -------------------------------------------------------------------
                         slack                                -36.875    

Slack (VIOLATED) :        -36.875ns  (required time - arrival time)
  Source:                 tone_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            audioCont/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        56.064ns  (logic 35.964ns (64.148%)  route 20.100ns (35.852%))
  Logic Levels:           123  (CARRY4=102 LUT4=2 LUT5=15 LUT6=4)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 18.475 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.622    -0.918    clock
    SLICE_X29Y74         FDRE                                         r  tone_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.462 r  tone_reg[2]_replica/Q
                         net (fo=26, routed)          0.883     0.421    audioCont/tone[2]_repN_alias
    SLICE_X29Y73         LUT4 (Prop_lut4_I1_O)        0.124     0.545 r  audioCont/CounterLimit1__10_carry__0_i_7/O
                         net (fo=1, routed)           0.000     0.545    audioCont/CounterLimit1__10_carry__0_i_7_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.095 r  audioCont/CounterLimit1__10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.095    audioCont/CounterLimit1__10_carry__0_n_0
    SLICE_X29Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.209 r  audioCont/CounterLimit1__10_carry__1/CO[3]
                         net (fo=14, routed)          1.066     2.275    audioCont/CounterLimit1__10_carry__1_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     2.870 r  audioCont/counter1_carry__1_i_82/CO[3]
                         net (fo=1, routed)           0.000     2.870    audioCont/counter1_carry__1_i_82_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  audioCont/counter1_carry__1_i_77/CO[3]
                         net (fo=1, routed)           0.000     2.987    audioCont/counter1_carry__1_i_77_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  audioCont/counter1_carry__1_i_76/CO[3]
                         net (fo=1, routed)           0.009     3.113    audioCont/counter1_carry__1_i_76_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.367 r  audioCont/counter1_carry__1_i_44/CO[0]
                         net (fo=14, routed)          0.730     4.097    audioCont_n_13
    SLICE_X31Y73         LUT6 (Prop_lut6_I0_O)        0.367     4.464 r  counter1_carry__1_i_110/O
                         net (fo=1, routed)           0.000     4.464    counter1_carry__1_i_110_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.865 r  counter1_carry__1_i_71/CO[3]
                         net (fo=1, routed)           0.000     4.865    counter1_carry__1_i_71_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.979 r  counter1_carry__1_i_39/CO[3]
                         net (fo=1, routed)           0.009     4.988    counter1_carry__1_i_39_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.102 r  counter1_carry__1_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.102    counter1_carry__1_i_38_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.373 r  counter1_carry__1_i_25/CO[0]
                         net (fo=15, routed)          0.835     6.208    CounterLimit0[22]
    SLICE_X28Y75         LUT6 (Prop_lut6_I0_O)        0.373     6.581 r  counter1_carry__1_i_75/O
                         net (fo=1, routed)           0.000     6.581    counter1_carry__1_i_75_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.113 r  counter1_carry__1_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.113    counter1_carry__1_i_37_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.227 r  counter1_carry__1_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.227    counter1_carry__1_i_24_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.498 r  counter1_carry__1_i_11/CO[0]
                         net (fo=16, routed)          0.686     8.184    CounterLimit0[21]
    SLICE_X29Y76         LUT5 (Prop_lut5_I4_O)        0.373     8.557 r  counter1_carry__1_i_126/O
                         net (fo=1, routed)           0.000     8.557    counter1_carry__1_i_126_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.107 r  counter1_carry__1_i_88/CO[3]
                         net (fo=1, routed)           0.000     9.107    counter1_carry__1_i_88_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.221 r  counter1_carry__1_i_46/CO[3]
                         net (fo=1, routed)           0.000     9.221    counter1_carry__1_i_46_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.335 r  counter1_carry__1_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.335    counter1_carry__1_i_27_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.606 r  counter1_carry__1_i_12/CO[0]
                         net (fo=16, routed)          0.764    10.369    CounterLimit0[20]
    SLICE_X30Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    11.213 r  counter1_carry__1_i_93/CO[3]
                         net (fo=1, routed)           0.000    11.213    counter1_carry__1_i_93_n_0
    SLICE_X30Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.330 r  counter1_carry__1_i_51/CO[3]
                         net (fo=1, routed)           0.000    11.330    counter1_carry__1_i_51_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.447 r  counter1_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.447    counter1_carry__1_i_29_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.701 r  counter1_carry__1_i_16/CO[0]
                         net (fo=17, routed)          0.670    12.371    CounterLimit0[19]
    SLICE_X31Y79         LUT5 (Prop_lut5_I4_O)        0.367    12.738 r  counter1_carry__1_i_133/O
                         net (fo=1, routed)           0.000    12.738    counter1_carry__1_i_133_n_0
    SLICE_X31Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.288 r  counter1_carry__1_i_98/CO[3]
                         net (fo=1, routed)           0.000    13.288    counter1_carry__1_i_98_n_0
    SLICE_X31Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.402 r  counter1_carry__1_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.402    counter1_carry__1_i_56_n_0
    SLICE_X31Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.516 r  counter1_carry__1_i_31/CO[3]
                         net (fo=1, routed)           0.000    13.516    counter1_carry__1_i_31_n_0
    SLICE_X31Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.787 r  counter1_carry__1_i_17/CO[0]
                         net (fo=16, routed)          0.583    14.370    CounterLimit0[18]
    SLICE_X30Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    15.214 r  counter1_carry__0_i_89/CO[3]
                         net (fo=1, routed)           0.000    15.214    counter1_carry__0_i_89_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.331 r  counter1_carry__1_i_61/CO[3]
                         net (fo=1, routed)           0.000    15.331    counter1_carry__1_i_61_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.448 r  counter1_carry__1_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.448    counter1_carry__1_i_33_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.702 r  counter1_carry__1_i_18/CO[0]
                         net (fo=17, routed)          0.672    16.374    CounterLimit0[17]
    SLICE_X31Y83         LUT5 (Prop_lut5_I4_O)        0.367    16.741 r  counter1_carry__0_i_129/O
                         net (fo=1, routed)           0.000    16.741    counter1_carry__0_i_129_n_0
    SLICE_X31Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.291 r  counter1_carry__0_i_84/CO[3]
                         net (fo=1, routed)           0.000    17.291    counter1_carry__0_i_84_n_0
    SLICE_X31Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.405 r  counter1_carry__0_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.405    counter1_carry__0_i_44_n_0
    SLICE_X31Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.519 r  counter1_carry__1_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.519    counter1_carry__1_i_35_n_0
    SLICE_X31Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.790 r  counter1_carry__1_i_19/CO[0]
                         net (fo=16, routed)          0.583    18.373    CounterLimit0[16]
    SLICE_X30Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    19.217 r  counter1_carry__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    19.217    counter1_carry__0_i_83_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.334 r  counter1_carry__0_i_43/CO[3]
                         net (fo=1, routed)           0.000    19.334    counter1_carry__0_i_43_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.451 r  counter1_carry__0_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.451    counter1_carry__0_i_27_n_0
    SLICE_X30Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.705 r  counter1_carry__0_i_11/CO[0]
                         net (fo=16, routed)          0.661    20.366    CounterLimit0[15]
    SLICE_X29Y88         LUT6 (Prop_lut6_I0_O)        0.367    20.733 r  counter1_carry__0_i_97/O
                         net (fo=1, routed)           0.000    20.733    counter1_carry__0_i_97_n_0
    SLICE_X29Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.283 r  counter1_carry__0_i_49/CO[3]
                         net (fo=1, routed)           0.000    21.283    counter1_carry__0_i_49_n_0
    SLICE_X29Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.397 r  counter1_carry__0_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.397    counter1_carry__0_i_29_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.668 r  counter1_carry__0_i_12/CO[0]
                         net (fo=16, routed)          0.755    22.423    CounterLimit0[14]
    SLICE_X28Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    23.252 r  counter1_carry__0_i_99/CO[3]
                         net (fo=1, routed)           0.000    23.252    counter1_carry__0_i_99_n_0
    SLICE_X28Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.366 r  counter1_carry__0_i_54/CO[3]
                         net (fo=1, routed)           0.000    23.366    counter1_carry__0_i_54_n_0
    SLICE_X28Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.480 r  counter1_carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.480    counter1_carry__0_i_31_n_0
    SLICE_X28Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.751 r  counter1_carry__0_i_13/CO[0]
                         net (fo=16, routed)          0.557    24.308    CounterLimit0[13]
    SLICE_X29Y91         LUT5 (Prop_lut5_I4_O)        0.373    24.681 r  counter1_carry__0_i_141/O
                         net (fo=1, routed)           0.000    24.681    counter1_carry__0_i_141_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.231 r  counter1_carry__0_i_104/CO[3]
                         net (fo=1, routed)           0.000    25.231    counter1_carry__0_i_104_n_0
    SLICE_X29Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.345 r  counter1_carry__0_i_59/CO[3]
                         net (fo=1, routed)           0.000    25.345    counter1_carry__0_i_59_n_0
    SLICE_X29Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.459 r  counter1_carry__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    25.459    counter1_carry__0_i_33_n_0
    SLICE_X29Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.730 r  counter1_carry__0_i_14/CO[0]
                         net (fo=17, routed)          0.815    26.545    CounterLimit0[12]
    SLICE_X30Y92         LUT5 (Prop_lut5_I4_O)        0.373    26.918 r  counter1_carry__0_i_145/O
                         net (fo=1, routed)           0.000    26.918    counter1_carry__0_i_145_n_0
    SLICE_X30Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.451 r  counter1_carry__0_i_109/CO[3]
                         net (fo=1, routed)           0.000    27.451    counter1_carry__0_i_109_n_0
    SLICE_X30Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.568 r  counter1_carry__0_i_64/CO[3]
                         net (fo=1, routed)           0.000    27.568    counter1_carry__0_i_64_n_0
    SLICE_X30Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.685 r  counter1_carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    27.685    counter1_carry__0_i_35_n_0
    SLICE_X30Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    27.939 r  counter1_carry__0_i_19/CO[0]
                         net (fo=17, routed)          0.648    28.587    CounterLimit0[11]
    SLICE_X29Y95         LUT5 (Prop_lut5_I4_O)        0.367    28.954 r  counter1_carry__0_i_149/O
                         net (fo=1, routed)           0.000    28.954    counter1_carry__0_i_149_n_0
    SLICE_X29Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.504 r  counter1_carry__0_i_114/CO[3]
                         net (fo=1, routed)           0.000    29.504    counter1_carry__0_i_114_n_0
    SLICE_X29Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.618 r  counter1_carry__0_i_69/CO[3]
                         net (fo=1, routed)           0.000    29.618    counter1_carry__0_i_69_n_0
    SLICE_X29Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.732 r  counter1_carry__0_i_37/CO[3]
                         net (fo=1, routed)           0.000    29.732    counter1_carry__0_i_37_n_0
    SLICE_X29Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.003 r  counter1_carry__0_i_20/CO[0]
                         net (fo=17, routed)          0.790    30.794    CounterLimit0[10]
    SLICE_X30Y96         LUT5 (Prop_lut5_I4_O)        0.373    31.167 r  counter1_carry_i_69/O
                         net (fo=1, routed)           0.000    31.167    counter1_carry_i_69_n_0
    SLICE_X30Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.700 r  counter1_carry_i_50/CO[3]
                         net (fo=1, routed)           0.000    31.700    counter1_carry_i_50_n_0
    SLICE_X30Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.817 r  counter1_carry__0_i_74/CO[3]
                         net (fo=1, routed)           0.000    31.817    counter1_carry__0_i_74_n_0
    SLICE_X30Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.934 r  counter1_carry__0_i_39/CO[3]
                         net (fo=1, routed)           0.000    31.934    counter1_carry__0_i_39_n_0
    SLICE_X30Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.188 r  counter1_carry__0_i_21/CO[0]
                         net (fo=17, routed)          0.810    32.997    CounterLimit0[9]
    SLICE_X28Y96         LUT5 (Prop_lut5_I4_O)        0.367    33.364 r  counter1_carry_i_65/O
                         net (fo=1, routed)           0.000    33.364    counter1_carry_i_65_n_0
    SLICE_X28Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.914 r  counter1_carry_i_45/CO[3]
                         net (fo=1, routed)           0.000    33.914    counter1_carry_i_45_n_0
    SLICE_X28Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.028 r  counter1_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.028    counter1_carry_i_30_n_0
    SLICE_X28Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.142 r  counter1_carry__0_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.142    counter1_carry__0_i_41_n_0
    SLICE_X28Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.413 r  counter1_carry__0_i_22/CO[0]
                         net (fo=16, routed)          0.784    35.197    CounterLimit0[8]
    SLICE_X28Y100        LUT6 (Prop_lut6_I0_O)        0.373    35.570 r  counter1_carry_i_60/O
                         net (fo=1, routed)           0.000    35.570    counter1_carry_i_60_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    35.968 r  counter1_carry_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.968    counter1_carry_i_44_n_0
    SLICE_X28Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.082 r  counter1_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.082    counter1_carry_i_29_n_0
    SLICE_X28Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.196 r  counter1_carry_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.196    counter1_carry_i_22_n_0
    SLICE_X28Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.467 r  counter1_carry_i_11/CO[0]
                         net (fo=17, routed)          0.737    37.204    CounterLimit0[7]
    SLICE_X29Y101        LUT5 (Prop_lut5_I4_O)        0.373    37.577 r  CounterLimit1__1090_carry_i_41/O
                         net (fo=1, routed)           0.000    37.577    CounterLimit1__1090_carry_i_41_n_0
    SLICE_X29Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.127 r  CounterLimit1__1090_carry_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.127    CounterLimit1__1090_carry_i_33_n_0
    SLICE_X29Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.241 r  counter1_carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    38.241    counter1_carry_i_35_n_0
    SLICE_X29Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.355 r  counter1_carry_i_24/CO[3]
                         net (fo=1, routed)           0.000    38.355    counter1_carry_i_24_n_0
    SLICE_X29Y104        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    38.626 r  counter1_carry_i_12/CO[0]
                         net (fo=17, routed)          0.701    39.327    CounterLimit0[6]
    SLICE_X30Y103        LUT5 (Prop_lut5_I4_O)        0.373    39.700 r  CounterLimit1__1090_carry_i_37/O
                         net (fo=1, routed)           0.000    39.700    CounterLimit1__1090_carry_i_37_n_0
    SLICE_X30Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.233 r  CounterLimit1__1090_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.233    CounterLimit1__1090_carry_i_28_n_0
    SLICE_X30Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.350 r  CounterLimit1__1090_carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    40.350    CounterLimit1__1090_carry__0_i_21_n_0
    SLICE_X30Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.467 r  counter1_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    40.467    counter1_carry_i_26_n_0
    SLICE_X30Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    40.721 r  counter1_carry_i_13/CO[0]
                         net (fo=17, routed)          0.817    41.537    CounterLimit0[5]
    SLICE_X28Y104        LUT5 (Prop_lut5_I4_O)        0.367    41.904 r  CounterLimit1__1090_carry_i_32/O
                         net (fo=1, routed)           0.000    41.904    CounterLimit1__1090_carry_i_32_n_0
    SLICE_X28Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.454 r  CounterLimit1__1090_carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    42.454    CounterLimit1__1090_carry_i_23_n_0
    SLICE_X28Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.568 r  CounterLimit1__1090_carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.568    CounterLimit1__1090_carry__0_i_16_n_0
    SLICE_X28Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.682 r  CounterLimit1__1090_carry__1_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.682    CounterLimit1__1090_carry__1_i_16_n_0
    SLICE_X28Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    42.953 r  counter1_carry_i_14/CO[0]
                         net (fo=17, routed)          0.659    43.612    CounterLimit0[4]
    SLICE_X29Y106        LUT5 (Prop_lut5_I4_O)        0.373    43.985 r  CounterLimit1__1090_carry_i_27/O
                         net (fo=1, routed)           0.000    43.985    CounterLimit1__1090_carry_i_27_n_0
    SLICE_X29Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.535 r  CounterLimit1__1090_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.535    CounterLimit1__1090_carry_i_17_n_0
    SLICE_X29Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.649 r  CounterLimit1__1090_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.649    CounterLimit1__1090_carry__0_i_11_n_0
    SLICE_X29Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.763 r  CounterLimit1__1090_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.763    CounterLimit1__1090_carry__1_i_11_n_0
    SLICE_X29Y109        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.034 r  CounterLimit1__1090_carry_i_15/CO[0]
                         net (fo=17, routed)          0.487    45.522    CounterLimit0[3]
    SLICE_X31Y109        LUT5 (Prop_lut5_I4_O)        0.373    45.895 r  CounterLimit1__1090_carry_i_21/O
                         net (fo=1, routed)           0.000    45.895    CounterLimit1__1090_carry_i_21_n_0
    SLICE_X31Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.445 r  CounterLimit1__1090_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.445    CounterLimit1__1090_carry_i_10_n_0
    SLICE_X31Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.559 r  CounterLimit1__1090_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.559    CounterLimit1__1090_carry__0_i_6_n_0
    SLICE_X31Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.673 r  CounterLimit1__1090_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.673    CounterLimit1__1090_carry__1_i_6_n_0
    SLICE_X31Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    46.944 r  CounterLimit1__1090_carry_i_8/CO[0]
                         net (fo=17, routed)          0.818    47.762    audioCont/counter1_carry__1_i_6_0[0]
    SLICE_X30Y109        LUT5 (Prop_lut5_I4_O)        0.373    48.135 r  audioCont/CounterLimit1__1090_carry_i_14/O
                         net (fo=1, routed)           0.000    48.135    audioCont/CounterLimit1__1090_carry_i_14_n_0
    SLICE_X30Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.668 r  audioCont/CounterLimit1__1090_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.668    audioCont/CounterLimit1__1090_carry_i_2_n_0
    SLICE_X30Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.785 r  audioCont/CounterLimit1__1090_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.785    audioCont/CounterLimit1__1090_carry__0_i_1_n_0
    SLICE_X30Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.902 r  audioCont/CounterLimit1__1090_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.902    audioCont/CounterLimit1__1090_carry__1_i_1_n_0
    SLICE_X30Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    49.156 r  audioCont/CounterLimit1__1090_carry_i_1/CO[0]
                         net (fo=17, routed)          0.835    49.991    audioCont/CounterLimit0[1]
    SLICE_X29Y110        LUT5 (Prop_lut5_I4_O)        0.367    50.358 r  audioCont/CounterLimit1__1090_carry_i_7/O
                         net (fo=1, routed)           0.000    50.358    audioCont/CounterLimit1__1090_carry_i_7_n_0
    SLICE_X29Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.890 r  audioCont/CounterLimit1__1090_carry/CO[3]
                         net (fo=1, routed)           0.000    50.890    audioCont/CounterLimit1__1090_carry_n_0
    SLICE_X29Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.004 r  audioCont/CounterLimit1__1090_carry__0/CO[3]
                         net (fo=1, routed)           0.000    51.004    audioCont/CounterLimit1__1090_carry__0_n_0
    SLICE_X29Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.118 r  audioCont/CounterLimit1__1090_carry__1/CO[3]
                         net (fo=3, routed)           0.654    51.772    audioCont/CounterLimit0[0]
    SLICE_X29Y113        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    52.352 r  audioCont/counter1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.352    audioCont/counter1_carry_i_10_n_0
    SLICE_X29Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.466 r  audioCont/counter1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.466    audioCont/counter1_carry_i_9_n_0
    SLICE_X29Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.580 r  audioCont/counter1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.580    audioCont/counter1_carry__0_i_10_n_0
    SLICE_X29Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.694 r  audioCont/counter1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.694    audioCont/counter1_carry__0_i_9_n_0
    SLICE_X29Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    53.028 r  audioCont/counter1_carry__1_i_10/O[1]
                         net (fo=2, routed)           0.569    53.596    audioCont/CounterLimit[17]
    SLICE_X30Y117        LUT4 (Prop_lut4_I2_O)        0.303    53.899 r  audioCont/counter1_carry__1_i_8/O
                         net (fo=1, routed)           0.000    53.899    audioCont/counter1_carry__1_i_8_n_0
    SLICE_X30Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    54.412 r  audioCont/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    54.412    audioCont/counter1
    SLICE_X30Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    54.631 r  audioCont/counter1_carry__2/O[0]
                         net (fo=24, routed)          0.515    55.147    audioCont/clear
    SLICE_X31Y117        FDRE                                         r  audioCont/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.496    18.475    audioCont/clk_out1
    SLICE_X31Y117        FDRE                                         r  audioCont/counter_reg[5]/C
                         clock pessimism              0.480    18.956    
                         clock uncertainty           -0.084    18.872    
    SLICE_X31Y117        FDRE (Setup_fdre_C_R)       -0.600    18.272    audioCont/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         18.272    
                         arrival time                         -55.147    
  -------------------------------------------------------------------
                         slack                                -36.875    

Slack (VIOLATED) :        -36.875ns  (required time - arrival time)
  Source:                 tone_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            audioCont/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        56.064ns  (logic 35.964ns (64.148%)  route 20.100ns (35.852%))
  Logic Levels:           123  (CARRY4=102 LUT4=2 LUT5=15 LUT6=4)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 18.475 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.622    -0.918    clock
    SLICE_X29Y74         FDRE                                         r  tone_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.462 r  tone_reg[2]_replica/Q
                         net (fo=26, routed)          0.883     0.421    audioCont/tone[2]_repN_alias
    SLICE_X29Y73         LUT4 (Prop_lut4_I1_O)        0.124     0.545 r  audioCont/CounterLimit1__10_carry__0_i_7/O
                         net (fo=1, routed)           0.000     0.545    audioCont/CounterLimit1__10_carry__0_i_7_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.095 r  audioCont/CounterLimit1__10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.095    audioCont/CounterLimit1__10_carry__0_n_0
    SLICE_X29Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.209 r  audioCont/CounterLimit1__10_carry__1/CO[3]
                         net (fo=14, routed)          1.066     2.275    audioCont/CounterLimit1__10_carry__1_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     2.870 r  audioCont/counter1_carry__1_i_82/CO[3]
                         net (fo=1, routed)           0.000     2.870    audioCont/counter1_carry__1_i_82_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  audioCont/counter1_carry__1_i_77/CO[3]
                         net (fo=1, routed)           0.000     2.987    audioCont/counter1_carry__1_i_77_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  audioCont/counter1_carry__1_i_76/CO[3]
                         net (fo=1, routed)           0.009     3.113    audioCont/counter1_carry__1_i_76_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.367 r  audioCont/counter1_carry__1_i_44/CO[0]
                         net (fo=14, routed)          0.730     4.097    audioCont_n_13
    SLICE_X31Y73         LUT6 (Prop_lut6_I0_O)        0.367     4.464 r  counter1_carry__1_i_110/O
                         net (fo=1, routed)           0.000     4.464    counter1_carry__1_i_110_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.865 r  counter1_carry__1_i_71/CO[3]
                         net (fo=1, routed)           0.000     4.865    counter1_carry__1_i_71_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.979 r  counter1_carry__1_i_39/CO[3]
                         net (fo=1, routed)           0.009     4.988    counter1_carry__1_i_39_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.102 r  counter1_carry__1_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.102    counter1_carry__1_i_38_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.373 r  counter1_carry__1_i_25/CO[0]
                         net (fo=15, routed)          0.835     6.208    CounterLimit0[22]
    SLICE_X28Y75         LUT6 (Prop_lut6_I0_O)        0.373     6.581 r  counter1_carry__1_i_75/O
                         net (fo=1, routed)           0.000     6.581    counter1_carry__1_i_75_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.113 r  counter1_carry__1_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.113    counter1_carry__1_i_37_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.227 r  counter1_carry__1_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.227    counter1_carry__1_i_24_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.498 r  counter1_carry__1_i_11/CO[0]
                         net (fo=16, routed)          0.686     8.184    CounterLimit0[21]
    SLICE_X29Y76         LUT5 (Prop_lut5_I4_O)        0.373     8.557 r  counter1_carry__1_i_126/O
                         net (fo=1, routed)           0.000     8.557    counter1_carry__1_i_126_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.107 r  counter1_carry__1_i_88/CO[3]
                         net (fo=1, routed)           0.000     9.107    counter1_carry__1_i_88_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.221 r  counter1_carry__1_i_46/CO[3]
                         net (fo=1, routed)           0.000     9.221    counter1_carry__1_i_46_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.335 r  counter1_carry__1_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.335    counter1_carry__1_i_27_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.606 r  counter1_carry__1_i_12/CO[0]
                         net (fo=16, routed)          0.764    10.369    CounterLimit0[20]
    SLICE_X30Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    11.213 r  counter1_carry__1_i_93/CO[3]
                         net (fo=1, routed)           0.000    11.213    counter1_carry__1_i_93_n_0
    SLICE_X30Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.330 r  counter1_carry__1_i_51/CO[3]
                         net (fo=1, routed)           0.000    11.330    counter1_carry__1_i_51_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.447 r  counter1_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.447    counter1_carry__1_i_29_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.701 r  counter1_carry__1_i_16/CO[0]
                         net (fo=17, routed)          0.670    12.371    CounterLimit0[19]
    SLICE_X31Y79         LUT5 (Prop_lut5_I4_O)        0.367    12.738 r  counter1_carry__1_i_133/O
                         net (fo=1, routed)           0.000    12.738    counter1_carry__1_i_133_n_0
    SLICE_X31Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.288 r  counter1_carry__1_i_98/CO[3]
                         net (fo=1, routed)           0.000    13.288    counter1_carry__1_i_98_n_0
    SLICE_X31Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.402 r  counter1_carry__1_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.402    counter1_carry__1_i_56_n_0
    SLICE_X31Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.516 r  counter1_carry__1_i_31/CO[3]
                         net (fo=1, routed)           0.000    13.516    counter1_carry__1_i_31_n_0
    SLICE_X31Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.787 r  counter1_carry__1_i_17/CO[0]
                         net (fo=16, routed)          0.583    14.370    CounterLimit0[18]
    SLICE_X30Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    15.214 r  counter1_carry__0_i_89/CO[3]
                         net (fo=1, routed)           0.000    15.214    counter1_carry__0_i_89_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.331 r  counter1_carry__1_i_61/CO[3]
                         net (fo=1, routed)           0.000    15.331    counter1_carry__1_i_61_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.448 r  counter1_carry__1_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.448    counter1_carry__1_i_33_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.702 r  counter1_carry__1_i_18/CO[0]
                         net (fo=17, routed)          0.672    16.374    CounterLimit0[17]
    SLICE_X31Y83         LUT5 (Prop_lut5_I4_O)        0.367    16.741 r  counter1_carry__0_i_129/O
                         net (fo=1, routed)           0.000    16.741    counter1_carry__0_i_129_n_0
    SLICE_X31Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.291 r  counter1_carry__0_i_84/CO[3]
                         net (fo=1, routed)           0.000    17.291    counter1_carry__0_i_84_n_0
    SLICE_X31Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.405 r  counter1_carry__0_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.405    counter1_carry__0_i_44_n_0
    SLICE_X31Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.519 r  counter1_carry__1_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.519    counter1_carry__1_i_35_n_0
    SLICE_X31Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.790 r  counter1_carry__1_i_19/CO[0]
                         net (fo=16, routed)          0.583    18.373    CounterLimit0[16]
    SLICE_X30Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    19.217 r  counter1_carry__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    19.217    counter1_carry__0_i_83_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.334 r  counter1_carry__0_i_43/CO[3]
                         net (fo=1, routed)           0.000    19.334    counter1_carry__0_i_43_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.451 r  counter1_carry__0_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.451    counter1_carry__0_i_27_n_0
    SLICE_X30Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.705 r  counter1_carry__0_i_11/CO[0]
                         net (fo=16, routed)          0.661    20.366    CounterLimit0[15]
    SLICE_X29Y88         LUT6 (Prop_lut6_I0_O)        0.367    20.733 r  counter1_carry__0_i_97/O
                         net (fo=1, routed)           0.000    20.733    counter1_carry__0_i_97_n_0
    SLICE_X29Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.283 r  counter1_carry__0_i_49/CO[3]
                         net (fo=1, routed)           0.000    21.283    counter1_carry__0_i_49_n_0
    SLICE_X29Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.397 r  counter1_carry__0_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.397    counter1_carry__0_i_29_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.668 r  counter1_carry__0_i_12/CO[0]
                         net (fo=16, routed)          0.755    22.423    CounterLimit0[14]
    SLICE_X28Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    23.252 r  counter1_carry__0_i_99/CO[3]
                         net (fo=1, routed)           0.000    23.252    counter1_carry__0_i_99_n_0
    SLICE_X28Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.366 r  counter1_carry__0_i_54/CO[3]
                         net (fo=1, routed)           0.000    23.366    counter1_carry__0_i_54_n_0
    SLICE_X28Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.480 r  counter1_carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.480    counter1_carry__0_i_31_n_0
    SLICE_X28Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.751 r  counter1_carry__0_i_13/CO[0]
                         net (fo=16, routed)          0.557    24.308    CounterLimit0[13]
    SLICE_X29Y91         LUT5 (Prop_lut5_I4_O)        0.373    24.681 r  counter1_carry__0_i_141/O
                         net (fo=1, routed)           0.000    24.681    counter1_carry__0_i_141_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.231 r  counter1_carry__0_i_104/CO[3]
                         net (fo=1, routed)           0.000    25.231    counter1_carry__0_i_104_n_0
    SLICE_X29Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.345 r  counter1_carry__0_i_59/CO[3]
                         net (fo=1, routed)           0.000    25.345    counter1_carry__0_i_59_n_0
    SLICE_X29Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.459 r  counter1_carry__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    25.459    counter1_carry__0_i_33_n_0
    SLICE_X29Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.730 r  counter1_carry__0_i_14/CO[0]
                         net (fo=17, routed)          0.815    26.545    CounterLimit0[12]
    SLICE_X30Y92         LUT5 (Prop_lut5_I4_O)        0.373    26.918 r  counter1_carry__0_i_145/O
                         net (fo=1, routed)           0.000    26.918    counter1_carry__0_i_145_n_0
    SLICE_X30Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.451 r  counter1_carry__0_i_109/CO[3]
                         net (fo=1, routed)           0.000    27.451    counter1_carry__0_i_109_n_0
    SLICE_X30Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.568 r  counter1_carry__0_i_64/CO[3]
                         net (fo=1, routed)           0.000    27.568    counter1_carry__0_i_64_n_0
    SLICE_X30Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.685 r  counter1_carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    27.685    counter1_carry__0_i_35_n_0
    SLICE_X30Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    27.939 r  counter1_carry__0_i_19/CO[0]
                         net (fo=17, routed)          0.648    28.587    CounterLimit0[11]
    SLICE_X29Y95         LUT5 (Prop_lut5_I4_O)        0.367    28.954 r  counter1_carry__0_i_149/O
                         net (fo=1, routed)           0.000    28.954    counter1_carry__0_i_149_n_0
    SLICE_X29Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.504 r  counter1_carry__0_i_114/CO[3]
                         net (fo=1, routed)           0.000    29.504    counter1_carry__0_i_114_n_0
    SLICE_X29Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.618 r  counter1_carry__0_i_69/CO[3]
                         net (fo=1, routed)           0.000    29.618    counter1_carry__0_i_69_n_0
    SLICE_X29Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.732 r  counter1_carry__0_i_37/CO[3]
                         net (fo=1, routed)           0.000    29.732    counter1_carry__0_i_37_n_0
    SLICE_X29Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.003 r  counter1_carry__0_i_20/CO[0]
                         net (fo=17, routed)          0.790    30.794    CounterLimit0[10]
    SLICE_X30Y96         LUT5 (Prop_lut5_I4_O)        0.373    31.167 r  counter1_carry_i_69/O
                         net (fo=1, routed)           0.000    31.167    counter1_carry_i_69_n_0
    SLICE_X30Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.700 r  counter1_carry_i_50/CO[3]
                         net (fo=1, routed)           0.000    31.700    counter1_carry_i_50_n_0
    SLICE_X30Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.817 r  counter1_carry__0_i_74/CO[3]
                         net (fo=1, routed)           0.000    31.817    counter1_carry__0_i_74_n_0
    SLICE_X30Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.934 r  counter1_carry__0_i_39/CO[3]
                         net (fo=1, routed)           0.000    31.934    counter1_carry__0_i_39_n_0
    SLICE_X30Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.188 r  counter1_carry__0_i_21/CO[0]
                         net (fo=17, routed)          0.810    32.997    CounterLimit0[9]
    SLICE_X28Y96         LUT5 (Prop_lut5_I4_O)        0.367    33.364 r  counter1_carry_i_65/O
                         net (fo=1, routed)           0.000    33.364    counter1_carry_i_65_n_0
    SLICE_X28Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.914 r  counter1_carry_i_45/CO[3]
                         net (fo=1, routed)           0.000    33.914    counter1_carry_i_45_n_0
    SLICE_X28Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.028 r  counter1_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.028    counter1_carry_i_30_n_0
    SLICE_X28Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.142 r  counter1_carry__0_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.142    counter1_carry__0_i_41_n_0
    SLICE_X28Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.413 r  counter1_carry__0_i_22/CO[0]
                         net (fo=16, routed)          0.784    35.197    CounterLimit0[8]
    SLICE_X28Y100        LUT6 (Prop_lut6_I0_O)        0.373    35.570 r  counter1_carry_i_60/O
                         net (fo=1, routed)           0.000    35.570    counter1_carry_i_60_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    35.968 r  counter1_carry_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.968    counter1_carry_i_44_n_0
    SLICE_X28Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.082 r  counter1_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.082    counter1_carry_i_29_n_0
    SLICE_X28Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.196 r  counter1_carry_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.196    counter1_carry_i_22_n_0
    SLICE_X28Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.467 r  counter1_carry_i_11/CO[0]
                         net (fo=17, routed)          0.737    37.204    CounterLimit0[7]
    SLICE_X29Y101        LUT5 (Prop_lut5_I4_O)        0.373    37.577 r  CounterLimit1__1090_carry_i_41/O
                         net (fo=1, routed)           0.000    37.577    CounterLimit1__1090_carry_i_41_n_0
    SLICE_X29Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.127 r  CounterLimit1__1090_carry_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.127    CounterLimit1__1090_carry_i_33_n_0
    SLICE_X29Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.241 r  counter1_carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    38.241    counter1_carry_i_35_n_0
    SLICE_X29Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.355 r  counter1_carry_i_24/CO[3]
                         net (fo=1, routed)           0.000    38.355    counter1_carry_i_24_n_0
    SLICE_X29Y104        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    38.626 r  counter1_carry_i_12/CO[0]
                         net (fo=17, routed)          0.701    39.327    CounterLimit0[6]
    SLICE_X30Y103        LUT5 (Prop_lut5_I4_O)        0.373    39.700 r  CounterLimit1__1090_carry_i_37/O
                         net (fo=1, routed)           0.000    39.700    CounterLimit1__1090_carry_i_37_n_0
    SLICE_X30Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.233 r  CounterLimit1__1090_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.233    CounterLimit1__1090_carry_i_28_n_0
    SLICE_X30Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.350 r  CounterLimit1__1090_carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    40.350    CounterLimit1__1090_carry__0_i_21_n_0
    SLICE_X30Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.467 r  counter1_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    40.467    counter1_carry_i_26_n_0
    SLICE_X30Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    40.721 r  counter1_carry_i_13/CO[0]
                         net (fo=17, routed)          0.817    41.537    CounterLimit0[5]
    SLICE_X28Y104        LUT5 (Prop_lut5_I4_O)        0.367    41.904 r  CounterLimit1__1090_carry_i_32/O
                         net (fo=1, routed)           0.000    41.904    CounterLimit1__1090_carry_i_32_n_0
    SLICE_X28Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.454 r  CounterLimit1__1090_carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    42.454    CounterLimit1__1090_carry_i_23_n_0
    SLICE_X28Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.568 r  CounterLimit1__1090_carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.568    CounterLimit1__1090_carry__0_i_16_n_0
    SLICE_X28Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.682 r  CounterLimit1__1090_carry__1_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.682    CounterLimit1__1090_carry__1_i_16_n_0
    SLICE_X28Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    42.953 r  counter1_carry_i_14/CO[0]
                         net (fo=17, routed)          0.659    43.612    CounterLimit0[4]
    SLICE_X29Y106        LUT5 (Prop_lut5_I4_O)        0.373    43.985 r  CounterLimit1__1090_carry_i_27/O
                         net (fo=1, routed)           0.000    43.985    CounterLimit1__1090_carry_i_27_n_0
    SLICE_X29Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.535 r  CounterLimit1__1090_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.535    CounterLimit1__1090_carry_i_17_n_0
    SLICE_X29Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.649 r  CounterLimit1__1090_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.649    CounterLimit1__1090_carry__0_i_11_n_0
    SLICE_X29Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.763 r  CounterLimit1__1090_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.763    CounterLimit1__1090_carry__1_i_11_n_0
    SLICE_X29Y109        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.034 r  CounterLimit1__1090_carry_i_15/CO[0]
                         net (fo=17, routed)          0.487    45.522    CounterLimit0[3]
    SLICE_X31Y109        LUT5 (Prop_lut5_I4_O)        0.373    45.895 r  CounterLimit1__1090_carry_i_21/O
                         net (fo=1, routed)           0.000    45.895    CounterLimit1__1090_carry_i_21_n_0
    SLICE_X31Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.445 r  CounterLimit1__1090_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.445    CounterLimit1__1090_carry_i_10_n_0
    SLICE_X31Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.559 r  CounterLimit1__1090_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.559    CounterLimit1__1090_carry__0_i_6_n_0
    SLICE_X31Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.673 r  CounterLimit1__1090_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.673    CounterLimit1__1090_carry__1_i_6_n_0
    SLICE_X31Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    46.944 r  CounterLimit1__1090_carry_i_8/CO[0]
                         net (fo=17, routed)          0.818    47.762    audioCont/counter1_carry__1_i_6_0[0]
    SLICE_X30Y109        LUT5 (Prop_lut5_I4_O)        0.373    48.135 r  audioCont/CounterLimit1__1090_carry_i_14/O
                         net (fo=1, routed)           0.000    48.135    audioCont/CounterLimit1__1090_carry_i_14_n_0
    SLICE_X30Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.668 r  audioCont/CounterLimit1__1090_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.668    audioCont/CounterLimit1__1090_carry_i_2_n_0
    SLICE_X30Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.785 r  audioCont/CounterLimit1__1090_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.785    audioCont/CounterLimit1__1090_carry__0_i_1_n_0
    SLICE_X30Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.902 r  audioCont/CounterLimit1__1090_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.902    audioCont/CounterLimit1__1090_carry__1_i_1_n_0
    SLICE_X30Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    49.156 r  audioCont/CounterLimit1__1090_carry_i_1/CO[0]
                         net (fo=17, routed)          0.835    49.991    audioCont/CounterLimit0[1]
    SLICE_X29Y110        LUT5 (Prop_lut5_I4_O)        0.367    50.358 r  audioCont/CounterLimit1__1090_carry_i_7/O
                         net (fo=1, routed)           0.000    50.358    audioCont/CounterLimit1__1090_carry_i_7_n_0
    SLICE_X29Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.890 r  audioCont/CounterLimit1__1090_carry/CO[3]
                         net (fo=1, routed)           0.000    50.890    audioCont/CounterLimit1__1090_carry_n_0
    SLICE_X29Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.004 r  audioCont/CounterLimit1__1090_carry__0/CO[3]
                         net (fo=1, routed)           0.000    51.004    audioCont/CounterLimit1__1090_carry__0_n_0
    SLICE_X29Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.118 r  audioCont/CounterLimit1__1090_carry__1/CO[3]
                         net (fo=3, routed)           0.654    51.772    audioCont/CounterLimit0[0]
    SLICE_X29Y113        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    52.352 r  audioCont/counter1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.352    audioCont/counter1_carry_i_10_n_0
    SLICE_X29Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.466 r  audioCont/counter1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.466    audioCont/counter1_carry_i_9_n_0
    SLICE_X29Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.580 r  audioCont/counter1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.580    audioCont/counter1_carry__0_i_10_n_0
    SLICE_X29Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.694 r  audioCont/counter1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.694    audioCont/counter1_carry__0_i_9_n_0
    SLICE_X29Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    53.028 r  audioCont/counter1_carry__1_i_10/O[1]
                         net (fo=2, routed)           0.569    53.596    audioCont/CounterLimit[17]
    SLICE_X30Y117        LUT4 (Prop_lut4_I2_O)        0.303    53.899 r  audioCont/counter1_carry__1_i_8/O
                         net (fo=1, routed)           0.000    53.899    audioCont/counter1_carry__1_i_8_n_0
    SLICE_X30Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    54.412 r  audioCont/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    54.412    audioCont/counter1
    SLICE_X30Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    54.631 r  audioCont/counter1_carry__2/O[0]
                         net (fo=24, routed)          0.515    55.147    audioCont/clear
    SLICE_X31Y117        FDRE                                         r  audioCont/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.496    18.475    audioCont/clk_out1
    SLICE_X31Y117        FDRE                                         r  audioCont/counter_reg[6]/C
                         clock pessimism              0.480    18.956    
                         clock uncertainty           -0.084    18.872    
    SLICE_X31Y117        FDRE (Setup_fdre_C_R)       -0.600    18.272    audioCont/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         18.272    
                         arrival time                         -55.147    
  -------------------------------------------------------------------
                         slack                                -36.875    

Slack (VIOLATED) :        -36.875ns  (required time - arrival time)
  Source:                 tone_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            audioCont/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        56.064ns  (logic 35.964ns (64.148%)  route 20.100ns (35.852%))
  Logic Levels:           123  (CARRY4=102 LUT4=2 LUT5=15 LUT6=4)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 18.475 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.622    -0.918    clock
    SLICE_X29Y74         FDRE                                         r  tone_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.462 r  tone_reg[2]_replica/Q
                         net (fo=26, routed)          0.883     0.421    audioCont/tone[2]_repN_alias
    SLICE_X29Y73         LUT4 (Prop_lut4_I1_O)        0.124     0.545 r  audioCont/CounterLimit1__10_carry__0_i_7/O
                         net (fo=1, routed)           0.000     0.545    audioCont/CounterLimit1__10_carry__0_i_7_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.095 r  audioCont/CounterLimit1__10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.095    audioCont/CounterLimit1__10_carry__0_n_0
    SLICE_X29Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.209 r  audioCont/CounterLimit1__10_carry__1/CO[3]
                         net (fo=14, routed)          1.066     2.275    audioCont/CounterLimit1__10_carry__1_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     2.870 r  audioCont/counter1_carry__1_i_82/CO[3]
                         net (fo=1, routed)           0.000     2.870    audioCont/counter1_carry__1_i_82_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  audioCont/counter1_carry__1_i_77/CO[3]
                         net (fo=1, routed)           0.000     2.987    audioCont/counter1_carry__1_i_77_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  audioCont/counter1_carry__1_i_76/CO[3]
                         net (fo=1, routed)           0.009     3.113    audioCont/counter1_carry__1_i_76_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.367 r  audioCont/counter1_carry__1_i_44/CO[0]
                         net (fo=14, routed)          0.730     4.097    audioCont_n_13
    SLICE_X31Y73         LUT6 (Prop_lut6_I0_O)        0.367     4.464 r  counter1_carry__1_i_110/O
                         net (fo=1, routed)           0.000     4.464    counter1_carry__1_i_110_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.865 r  counter1_carry__1_i_71/CO[3]
                         net (fo=1, routed)           0.000     4.865    counter1_carry__1_i_71_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.979 r  counter1_carry__1_i_39/CO[3]
                         net (fo=1, routed)           0.009     4.988    counter1_carry__1_i_39_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.102 r  counter1_carry__1_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.102    counter1_carry__1_i_38_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.373 r  counter1_carry__1_i_25/CO[0]
                         net (fo=15, routed)          0.835     6.208    CounterLimit0[22]
    SLICE_X28Y75         LUT6 (Prop_lut6_I0_O)        0.373     6.581 r  counter1_carry__1_i_75/O
                         net (fo=1, routed)           0.000     6.581    counter1_carry__1_i_75_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.113 r  counter1_carry__1_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.113    counter1_carry__1_i_37_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.227 r  counter1_carry__1_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.227    counter1_carry__1_i_24_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.498 r  counter1_carry__1_i_11/CO[0]
                         net (fo=16, routed)          0.686     8.184    CounterLimit0[21]
    SLICE_X29Y76         LUT5 (Prop_lut5_I4_O)        0.373     8.557 r  counter1_carry__1_i_126/O
                         net (fo=1, routed)           0.000     8.557    counter1_carry__1_i_126_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.107 r  counter1_carry__1_i_88/CO[3]
                         net (fo=1, routed)           0.000     9.107    counter1_carry__1_i_88_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.221 r  counter1_carry__1_i_46/CO[3]
                         net (fo=1, routed)           0.000     9.221    counter1_carry__1_i_46_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.335 r  counter1_carry__1_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.335    counter1_carry__1_i_27_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.606 r  counter1_carry__1_i_12/CO[0]
                         net (fo=16, routed)          0.764    10.369    CounterLimit0[20]
    SLICE_X30Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    11.213 r  counter1_carry__1_i_93/CO[3]
                         net (fo=1, routed)           0.000    11.213    counter1_carry__1_i_93_n_0
    SLICE_X30Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.330 r  counter1_carry__1_i_51/CO[3]
                         net (fo=1, routed)           0.000    11.330    counter1_carry__1_i_51_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.447 r  counter1_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.447    counter1_carry__1_i_29_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.701 r  counter1_carry__1_i_16/CO[0]
                         net (fo=17, routed)          0.670    12.371    CounterLimit0[19]
    SLICE_X31Y79         LUT5 (Prop_lut5_I4_O)        0.367    12.738 r  counter1_carry__1_i_133/O
                         net (fo=1, routed)           0.000    12.738    counter1_carry__1_i_133_n_0
    SLICE_X31Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.288 r  counter1_carry__1_i_98/CO[3]
                         net (fo=1, routed)           0.000    13.288    counter1_carry__1_i_98_n_0
    SLICE_X31Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.402 r  counter1_carry__1_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.402    counter1_carry__1_i_56_n_0
    SLICE_X31Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.516 r  counter1_carry__1_i_31/CO[3]
                         net (fo=1, routed)           0.000    13.516    counter1_carry__1_i_31_n_0
    SLICE_X31Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.787 r  counter1_carry__1_i_17/CO[0]
                         net (fo=16, routed)          0.583    14.370    CounterLimit0[18]
    SLICE_X30Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    15.214 r  counter1_carry__0_i_89/CO[3]
                         net (fo=1, routed)           0.000    15.214    counter1_carry__0_i_89_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.331 r  counter1_carry__1_i_61/CO[3]
                         net (fo=1, routed)           0.000    15.331    counter1_carry__1_i_61_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.448 r  counter1_carry__1_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.448    counter1_carry__1_i_33_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.702 r  counter1_carry__1_i_18/CO[0]
                         net (fo=17, routed)          0.672    16.374    CounterLimit0[17]
    SLICE_X31Y83         LUT5 (Prop_lut5_I4_O)        0.367    16.741 r  counter1_carry__0_i_129/O
                         net (fo=1, routed)           0.000    16.741    counter1_carry__0_i_129_n_0
    SLICE_X31Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.291 r  counter1_carry__0_i_84/CO[3]
                         net (fo=1, routed)           0.000    17.291    counter1_carry__0_i_84_n_0
    SLICE_X31Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.405 r  counter1_carry__0_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.405    counter1_carry__0_i_44_n_0
    SLICE_X31Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.519 r  counter1_carry__1_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.519    counter1_carry__1_i_35_n_0
    SLICE_X31Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.790 r  counter1_carry__1_i_19/CO[0]
                         net (fo=16, routed)          0.583    18.373    CounterLimit0[16]
    SLICE_X30Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    19.217 r  counter1_carry__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    19.217    counter1_carry__0_i_83_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.334 r  counter1_carry__0_i_43/CO[3]
                         net (fo=1, routed)           0.000    19.334    counter1_carry__0_i_43_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.451 r  counter1_carry__0_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.451    counter1_carry__0_i_27_n_0
    SLICE_X30Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.705 r  counter1_carry__0_i_11/CO[0]
                         net (fo=16, routed)          0.661    20.366    CounterLimit0[15]
    SLICE_X29Y88         LUT6 (Prop_lut6_I0_O)        0.367    20.733 r  counter1_carry__0_i_97/O
                         net (fo=1, routed)           0.000    20.733    counter1_carry__0_i_97_n_0
    SLICE_X29Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.283 r  counter1_carry__0_i_49/CO[3]
                         net (fo=1, routed)           0.000    21.283    counter1_carry__0_i_49_n_0
    SLICE_X29Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.397 r  counter1_carry__0_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.397    counter1_carry__0_i_29_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.668 r  counter1_carry__0_i_12/CO[0]
                         net (fo=16, routed)          0.755    22.423    CounterLimit0[14]
    SLICE_X28Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    23.252 r  counter1_carry__0_i_99/CO[3]
                         net (fo=1, routed)           0.000    23.252    counter1_carry__0_i_99_n_0
    SLICE_X28Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.366 r  counter1_carry__0_i_54/CO[3]
                         net (fo=1, routed)           0.000    23.366    counter1_carry__0_i_54_n_0
    SLICE_X28Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.480 r  counter1_carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.480    counter1_carry__0_i_31_n_0
    SLICE_X28Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.751 r  counter1_carry__0_i_13/CO[0]
                         net (fo=16, routed)          0.557    24.308    CounterLimit0[13]
    SLICE_X29Y91         LUT5 (Prop_lut5_I4_O)        0.373    24.681 r  counter1_carry__0_i_141/O
                         net (fo=1, routed)           0.000    24.681    counter1_carry__0_i_141_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.231 r  counter1_carry__0_i_104/CO[3]
                         net (fo=1, routed)           0.000    25.231    counter1_carry__0_i_104_n_0
    SLICE_X29Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.345 r  counter1_carry__0_i_59/CO[3]
                         net (fo=1, routed)           0.000    25.345    counter1_carry__0_i_59_n_0
    SLICE_X29Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.459 r  counter1_carry__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    25.459    counter1_carry__0_i_33_n_0
    SLICE_X29Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.730 r  counter1_carry__0_i_14/CO[0]
                         net (fo=17, routed)          0.815    26.545    CounterLimit0[12]
    SLICE_X30Y92         LUT5 (Prop_lut5_I4_O)        0.373    26.918 r  counter1_carry__0_i_145/O
                         net (fo=1, routed)           0.000    26.918    counter1_carry__0_i_145_n_0
    SLICE_X30Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.451 r  counter1_carry__0_i_109/CO[3]
                         net (fo=1, routed)           0.000    27.451    counter1_carry__0_i_109_n_0
    SLICE_X30Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.568 r  counter1_carry__0_i_64/CO[3]
                         net (fo=1, routed)           0.000    27.568    counter1_carry__0_i_64_n_0
    SLICE_X30Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.685 r  counter1_carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    27.685    counter1_carry__0_i_35_n_0
    SLICE_X30Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    27.939 r  counter1_carry__0_i_19/CO[0]
                         net (fo=17, routed)          0.648    28.587    CounterLimit0[11]
    SLICE_X29Y95         LUT5 (Prop_lut5_I4_O)        0.367    28.954 r  counter1_carry__0_i_149/O
                         net (fo=1, routed)           0.000    28.954    counter1_carry__0_i_149_n_0
    SLICE_X29Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.504 r  counter1_carry__0_i_114/CO[3]
                         net (fo=1, routed)           0.000    29.504    counter1_carry__0_i_114_n_0
    SLICE_X29Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.618 r  counter1_carry__0_i_69/CO[3]
                         net (fo=1, routed)           0.000    29.618    counter1_carry__0_i_69_n_0
    SLICE_X29Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.732 r  counter1_carry__0_i_37/CO[3]
                         net (fo=1, routed)           0.000    29.732    counter1_carry__0_i_37_n_0
    SLICE_X29Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.003 r  counter1_carry__0_i_20/CO[0]
                         net (fo=17, routed)          0.790    30.794    CounterLimit0[10]
    SLICE_X30Y96         LUT5 (Prop_lut5_I4_O)        0.373    31.167 r  counter1_carry_i_69/O
                         net (fo=1, routed)           0.000    31.167    counter1_carry_i_69_n_0
    SLICE_X30Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.700 r  counter1_carry_i_50/CO[3]
                         net (fo=1, routed)           0.000    31.700    counter1_carry_i_50_n_0
    SLICE_X30Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.817 r  counter1_carry__0_i_74/CO[3]
                         net (fo=1, routed)           0.000    31.817    counter1_carry__0_i_74_n_0
    SLICE_X30Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.934 r  counter1_carry__0_i_39/CO[3]
                         net (fo=1, routed)           0.000    31.934    counter1_carry__0_i_39_n_0
    SLICE_X30Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.188 r  counter1_carry__0_i_21/CO[0]
                         net (fo=17, routed)          0.810    32.997    CounterLimit0[9]
    SLICE_X28Y96         LUT5 (Prop_lut5_I4_O)        0.367    33.364 r  counter1_carry_i_65/O
                         net (fo=1, routed)           0.000    33.364    counter1_carry_i_65_n_0
    SLICE_X28Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.914 r  counter1_carry_i_45/CO[3]
                         net (fo=1, routed)           0.000    33.914    counter1_carry_i_45_n_0
    SLICE_X28Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.028 r  counter1_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.028    counter1_carry_i_30_n_0
    SLICE_X28Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.142 r  counter1_carry__0_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.142    counter1_carry__0_i_41_n_0
    SLICE_X28Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.413 r  counter1_carry__0_i_22/CO[0]
                         net (fo=16, routed)          0.784    35.197    CounterLimit0[8]
    SLICE_X28Y100        LUT6 (Prop_lut6_I0_O)        0.373    35.570 r  counter1_carry_i_60/O
                         net (fo=1, routed)           0.000    35.570    counter1_carry_i_60_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    35.968 r  counter1_carry_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.968    counter1_carry_i_44_n_0
    SLICE_X28Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.082 r  counter1_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.082    counter1_carry_i_29_n_0
    SLICE_X28Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.196 r  counter1_carry_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.196    counter1_carry_i_22_n_0
    SLICE_X28Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.467 r  counter1_carry_i_11/CO[0]
                         net (fo=17, routed)          0.737    37.204    CounterLimit0[7]
    SLICE_X29Y101        LUT5 (Prop_lut5_I4_O)        0.373    37.577 r  CounterLimit1__1090_carry_i_41/O
                         net (fo=1, routed)           0.000    37.577    CounterLimit1__1090_carry_i_41_n_0
    SLICE_X29Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.127 r  CounterLimit1__1090_carry_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.127    CounterLimit1__1090_carry_i_33_n_0
    SLICE_X29Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.241 r  counter1_carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    38.241    counter1_carry_i_35_n_0
    SLICE_X29Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.355 r  counter1_carry_i_24/CO[3]
                         net (fo=1, routed)           0.000    38.355    counter1_carry_i_24_n_0
    SLICE_X29Y104        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    38.626 r  counter1_carry_i_12/CO[0]
                         net (fo=17, routed)          0.701    39.327    CounterLimit0[6]
    SLICE_X30Y103        LUT5 (Prop_lut5_I4_O)        0.373    39.700 r  CounterLimit1__1090_carry_i_37/O
                         net (fo=1, routed)           0.000    39.700    CounterLimit1__1090_carry_i_37_n_0
    SLICE_X30Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.233 r  CounterLimit1__1090_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.233    CounterLimit1__1090_carry_i_28_n_0
    SLICE_X30Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.350 r  CounterLimit1__1090_carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    40.350    CounterLimit1__1090_carry__0_i_21_n_0
    SLICE_X30Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.467 r  counter1_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    40.467    counter1_carry_i_26_n_0
    SLICE_X30Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    40.721 r  counter1_carry_i_13/CO[0]
                         net (fo=17, routed)          0.817    41.537    CounterLimit0[5]
    SLICE_X28Y104        LUT5 (Prop_lut5_I4_O)        0.367    41.904 r  CounterLimit1__1090_carry_i_32/O
                         net (fo=1, routed)           0.000    41.904    CounterLimit1__1090_carry_i_32_n_0
    SLICE_X28Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.454 r  CounterLimit1__1090_carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    42.454    CounterLimit1__1090_carry_i_23_n_0
    SLICE_X28Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.568 r  CounterLimit1__1090_carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.568    CounterLimit1__1090_carry__0_i_16_n_0
    SLICE_X28Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.682 r  CounterLimit1__1090_carry__1_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.682    CounterLimit1__1090_carry__1_i_16_n_0
    SLICE_X28Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    42.953 r  counter1_carry_i_14/CO[0]
                         net (fo=17, routed)          0.659    43.612    CounterLimit0[4]
    SLICE_X29Y106        LUT5 (Prop_lut5_I4_O)        0.373    43.985 r  CounterLimit1__1090_carry_i_27/O
                         net (fo=1, routed)           0.000    43.985    CounterLimit1__1090_carry_i_27_n_0
    SLICE_X29Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.535 r  CounterLimit1__1090_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.535    CounterLimit1__1090_carry_i_17_n_0
    SLICE_X29Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.649 r  CounterLimit1__1090_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.649    CounterLimit1__1090_carry__0_i_11_n_0
    SLICE_X29Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.763 r  CounterLimit1__1090_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.763    CounterLimit1__1090_carry__1_i_11_n_0
    SLICE_X29Y109        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.034 r  CounterLimit1__1090_carry_i_15/CO[0]
                         net (fo=17, routed)          0.487    45.522    CounterLimit0[3]
    SLICE_X31Y109        LUT5 (Prop_lut5_I4_O)        0.373    45.895 r  CounterLimit1__1090_carry_i_21/O
                         net (fo=1, routed)           0.000    45.895    CounterLimit1__1090_carry_i_21_n_0
    SLICE_X31Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.445 r  CounterLimit1__1090_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.445    CounterLimit1__1090_carry_i_10_n_0
    SLICE_X31Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.559 r  CounterLimit1__1090_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.559    CounterLimit1__1090_carry__0_i_6_n_0
    SLICE_X31Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.673 r  CounterLimit1__1090_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.673    CounterLimit1__1090_carry__1_i_6_n_0
    SLICE_X31Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    46.944 r  CounterLimit1__1090_carry_i_8/CO[0]
                         net (fo=17, routed)          0.818    47.762    audioCont/counter1_carry__1_i_6_0[0]
    SLICE_X30Y109        LUT5 (Prop_lut5_I4_O)        0.373    48.135 r  audioCont/CounterLimit1__1090_carry_i_14/O
                         net (fo=1, routed)           0.000    48.135    audioCont/CounterLimit1__1090_carry_i_14_n_0
    SLICE_X30Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.668 r  audioCont/CounterLimit1__1090_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.668    audioCont/CounterLimit1__1090_carry_i_2_n_0
    SLICE_X30Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.785 r  audioCont/CounterLimit1__1090_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.785    audioCont/CounterLimit1__1090_carry__0_i_1_n_0
    SLICE_X30Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.902 r  audioCont/CounterLimit1__1090_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.902    audioCont/CounterLimit1__1090_carry__1_i_1_n_0
    SLICE_X30Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    49.156 r  audioCont/CounterLimit1__1090_carry_i_1/CO[0]
                         net (fo=17, routed)          0.835    49.991    audioCont/CounterLimit0[1]
    SLICE_X29Y110        LUT5 (Prop_lut5_I4_O)        0.367    50.358 r  audioCont/CounterLimit1__1090_carry_i_7/O
                         net (fo=1, routed)           0.000    50.358    audioCont/CounterLimit1__1090_carry_i_7_n_0
    SLICE_X29Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.890 r  audioCont/CounterLimit1__1090_carry/CO[3]
                         net (fo=1, routed)           0.000    50.890    audioCont/CounterLimit1__1090_carry_n_0
    SLICE_X29Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.004 r  audioCont/CounterLimit1__1090_carry__0/CO[3]
                         net (fo=1, routed)           0.000    51.004    audioCont/CounterLimit1__1090_carry__0_n_0
    SLICE_X29Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.118 r  audioCont/CounterLimit1__1090_carry__1/CO[3]
                         net (fo=3, routed)           0.654    51.772    audioCont/CounterLimit0[0]
    SLICE_X29Y113        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    52.352 r  audioCont/counter1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.352    audioCont/counter1_carry_i_10_n_0
    SLICE_X29Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.466 r  audioCont/counter1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.466    audioCont/counter1_carry_i_9_n_0
    SLICE_X29Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.580 r  audioCont/counter1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.580    audioCont/counter1_carry__0_i_10_n_0
    SLICE_X29Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.694 r  audioCont/counter1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.694    audioCont/counter1_carry__0_i_9_n_0
    SLICE_X29Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    53.028 r  audioCont/counter1_carry__1_i_10/O[1]
                         net (fo=2, routed)           0.569    53.596    audioCont/CounterLimit[17]
    SLICE_X30Y117        LUT4 (Prop_lut4_I2_O)        0.303    53.899 r  audioCont/counter1_carry__1_i_8/O
                         net (fo=1, routed)           0.000    53.899    audioCont/counter1_carry__1_i_8_n_0
    SLICE_X30Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    54.412 r  audioCont/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    54.412    audioCont/counter1
    SLICE_X30Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    54.631 r  audioCont/counter1_carry__2/O[0]
                         net (fo=24, routed)          0.515    55.147    audioCont/clear
    SLICE_X31Y117        FDRE                                         r  audioCont/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.496    18.475    audioCont/clk_out1
    SLICE_X31Y117        FDRE                                         r  audioCont/counter_reg[7]/C
                         clock pessimism              0.480    18.956    
                         clock uncertainty           -0.084    18.872    
    SLICE_X31Y117        FDRE (Setup_fdre_C_R)       -0.600    18.272    audioCont/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         18.272    
                         arrival time                         -55.147    
  -------------------------------------------------------------------
                         slack                                -36.875    

Slack (VIOLATED) :        -36.849ns  (required time - arrival time)
  Source:                 tone_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            audioCont/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        55.940ns  (logic 35.964ns (64.290%)  route 19.976ns (35.710%))
  Logic Levels:           123  (CARRY4=102 LUT4=2 LUT5=15 LUT6=4)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 18.472 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.622    -0.918    clock
    SLICE_X29Y74         FDRE                                         r  tone_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.462 r  tone_reg[2]_replica/Q
                         net (fo=26, routed)          0.883     0.421    audioCont/tone[2]_repN_alias
    SLICE_X29Y73         LUT4 (Prop_lut4_I1_O)        0.124     0.545 r  audioCont/CounterLimit1__10_carry__0_i_7/O
                         net (fo=1, routed)           0.000     0.545    audioCont/CounterLimit1__10_carry__0_i_7_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.095 r  audioCont/CounterLimit1__10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.095    audioCont/CounterLimit1__10_carry__0_n_0
    SLICE_X29Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.209 r  audioCont/CounterLimit1__10_carry__1/CO[3]
                         net (fo=14, routed)          1.066     2.275    audioCont/CounterLimit1__10_carry__1_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     2.870 r  audioCont/counter1_carry__1_i_82/CO[3]
                         net (fo=1, routed)           0.000     2.870    audioCont/counter1_carry__1_i_82_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  audioCont/counter1_carry__1_i_77/CO[3]
                         net (fo=1, routed)           0.000     2.987    audioCont/counter1_carry__1_i_77_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  audioCont/counter1_carry__1_i_76/CO[3]
                         net (fo=1, routed)           0.009     3.113    audioCont/counter1_carry__1_i_76_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.367 r  audioCont/counter1_carry__1_i_44/CO[0]
                         net (fo=14, routed)          0.730     4.097    audioCont_n_13
    SLICE_X31Y73         LUT6 (Prop_lut6_I0_O)        0.367     4.464 r  counter1_carry__1_i_110/O
                         net (fo=1, routed)           0.000     4.464    counter1_carry__1_i_110_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.865 r  counter1_carry__1_i_71/CO[3]
                         net (fo=1, routed)           0.000     4.865    counter1_carry__1_i_71_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.979 r  counter1_carry__1_i_39/CO[3]
                         net (fo=1, routed)           0.009     4.988    counter1_carry__1_i_39_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.102 r  counter1_carry__1_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.102    counter1_carry__1_i_38_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.373 r  counter1_carry__1_i_25/CO[0]
                         net (fo=15, routed)          0.835     6.208    CounterLimit0[22]
    SLICE_X28Y75         LUT6 (Prop_lut6_I0_O)        0.373     6.581 r  counter1_carry__1_i_75/O
                         net (fo=1, routed)           0.000     6.581    counter1_carry__1_i_75_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.113 r  counter1_carry__1_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.113    counter1_carry__1_i_37_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.227 r  counter1_carry__1_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.227    counter1_carry__1_i_24_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.498 r  counter1_carry__1_i_11/CO[0]
                         net (fo=16, routed)          0.686     8.184    CounterLimit0[21]
    SLICE_X29Y76         LUT5 (Prop_lut5_I4_O)        0.373     8.557 r  counter1_carry__1_i_126/O
                         net (fo=1, routed)           0.000     8.557    counter1_carry__1_i_126_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.107 r  counter1_carry__1_i_88/CO[3]
                         net (fo=1, routed)           0.000     9.107    counter1_carry__1_i_88_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.221 r  counter1_carry__1_i_46/CO[3]
                         net (fo=1, routed)           0.000     9.221    counter1_carry__1_i_46_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.335 r  counter1_carry__1_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.335    counter1_carry__1_i_27_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.606 r  counter1_carry__1_i_12/CO[0]
                         net (fo=16, routed)          0.764    10.369    CounterLimit0[20]
    SLICE_X30Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    11.213 r  counter1_carry__1_i_93/CO[3]
                         net (fo=1, routed)           0.000    11.213    counter1_carry__1_i_93_n_0
    SLICE_X30Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.330 r  counter1_carry__1_i_51/CO[3]
                         net (fo=1, routed)           0.000    11.330    counter1_carry__1_i_51_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.447 r  counter1_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.447    counter1_carry__1_i_29_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.701 r  counter1_carry__1_i_16/CO[0]
                         net (fo=17, routed)          0.670    12.371    CounterLimit0[19]
    SLICE_X31Y79         LUT5 (Prop_lut5_I4_O)        0.367    12.738 r  counter1_carry__1_i_133/O
                         net (fo=1, routed)           0.000    12.738    counter1_carry__1_i_133_n_0
    SLICE_X31Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.288 r  counter1_carry__1_i_98/CO[3]
                         net (fo=1, routed)           0.000    13.288    counter1_carry__1_i_98_n_0
    SLICE_X31Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.402 r  counter1_carry__1_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.402    counter1_carry__1_i_56_n_0
    SLICE_X31Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.516 r  counter1_carry__1_i_31/CO[3]
                         net (fo=1, routed)           0.000    13.516    counter1_carry__1_i_31_n_0
    SLICE_X31Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.787 r  counter1_carry__1_i_17/CO[0]
                         net (fo=16, routed)          0.583    14.370    CounterLimit0[18]
    SLICE_X30Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    15.214 r  counter1_carry__0_i_89/CO[3]
                         net (fo=1, routed)           0.000    15.214    counter1_carry__0_i_89_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.331 r  counter1_carry__1_i_61/CO[3]
                         net (fo=1, routed)           0.000    15.331    counter1_carry__1_i_61_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.448 r  counter1_carry__1_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.448    counter1_carry__1_i_33_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.702 r  counter1_carry__1_i_18/CO[0]
                         net (fo=17, routed)          0.672    16.374    CounterLimit0[17]
    SLICE_X31Y83         LUT5 (Prop_lut5_I4_O)        0.367    16.741 r  counter1_carry__0_i_129/O
                         net (fo=1, routed)           0.000    16.741    counter1_carry__0_i_129_n_0
    SLICE_X31Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.291 r  counter1_carry__0_i_84/CO[3]
                         net (fo=1, routed)           0.000    17.291    counter1_carry__0_i_84_n_0
    SLICE_X31Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.405 r  counter1_carry__0_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.405    counter1_carry__0_i_44_n_0
    SLICE_X31Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.519 r  counter1_carry__1_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.519    counter1_carry__1_i_35_n_0
    SLICE_X31Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.790 r  counter1_carry__1_i_19/CO[0]
                         net (fo=16, routed)          0.583    18.373    CounterLimit0[16]
    SLICE_X30Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    19.217 r  counter1_carry__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    19.217    counter1_carry__0_i_83_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.334 r  counter1_carry__0_i_43/CO[3]
                         net (fo=1, routed)           0.000    19.334    counter1_carry__0_i_43_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.451 r  counter1_carry__0_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.451    counter1_carry__0_i_27_n_0
    SLICE_X30Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.705 r  counter1_carry__0_i_11/CO[0]
                         net (fo=16, routed)          0.661    20.366    CounterLimit0[15]
    SLICE_X29Y88         LUT6 (Prop_lut6_I0_O)        0.367    20.733 r  counter1_carry__0_i_97/O
                         net (fo=1, routed)           0.000    20.733    counter1_carry__0_i_97_n_0
    SLICE_X29Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.283 r  counter1_carry__0_i_49/CO[3]
                         net (fo=1, routed)           0.000    21.283    counter1_carry__0_i_49_n_0
    SLICE_X29Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.397 r  counter1_carry__0_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.397    counter1_carry__0_i_29_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.668 r  counter1_carry__0_i_12/CO[0]
                         net (fo=16, routed)          0.755    22.423    CounterLimit0[14]
    SLICE_X28Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    23.252 r  counter1_carry__0_i_99/CO[3]
                         net (fo=1, routed)           0.000    23.252    counter1_carry__0_i_99_n_0
    SLICE_X28Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.366 r  counter1_carry__0_i_54/CO[3]
                         net (fo=1, routed)           0.000    23.366    counter1_carry__0_i_54_n_0
    SLICE_X28Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.480 r  counter1_carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.480    counter1_carry__0_i_31_n_0
    SLICE_X28Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.751 r  counter1_carry__0_i_13/CO[0]
                         net (fo=16, routed)          0.557    24.308    CounterLimit0[13]
    SLICE_X29Y91         LUT5 (Prop_lut5_I4_O)        0.373    24.681 r  counter1_carry__0_i_141/O
                         net (fo=1, routed)           0.000    24.681    counter1_carry__0_i_141_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.231 r  counter1_carry__0_i_104/CO[3]
                         net (fo=1, routed)           0.000    25.231    counter1_carry__0_i_104_n_0
    SLICE_X29Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.345 r  counter1_carry__0_i_59/CO[3]
                         net (fo=1, routed)           0.000    25.345    counter1_carry__0_i_59_n_0
    SLICE_X29Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.459 r  counter1_carry__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    25.459    counter1_carry__0_i_33_n_0
    SLICE_X29Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.730 r  counter1_carry__0_i_14/CO[0]
                         net (fo=17, routed)          0.815    26.545    CounterLimit0[12]
    SLICE_X30Y92         LUT5 (Prop_lut5_I4_O)        0.373    26.918 r  counter1_carry__0_i_145/O
                         net (fo=1, routed)           0.000    26.918    counter1_carry__0_i_145_n_0
    SLICE_X30Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.451 r  counter1_carry__0_i_109/CO[3]
                         net (fo=1, routed)           0.000    27.451    counter1_carry__0_i_109_n_0
    SLICE_X30Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.568 r  counter1_carry__0_i_64/CO[3]
                         net (fo=1, routed)           0.000    27.568    counter1_carry__0_i_64_n_0
    SLICE_X30Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.685 r  counter1_carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    27.685    counter1_carry__0_i_35_n_0
    SLICE_X30Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    27.939 r  counter1_carry__0_i_19/CO[0]
                         net (fo=17, routed)          0.648    28.587    CounterLimit0[11]
    SLICE_X29Y95         LUT5 (Prop_lut5_I4_O)        0.367    28.954 r  counter1_carry__0_i_149/O
                         net (fo=1, routed)           0.000    28.954    counter1_carry__0_i_149_n_0
    SLICE_X29Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.504 r  counter1_carry__0_i_114/CO[3]
                         net (fo=1, routed)           0.000    29.504    counter1_carry__0_i_114_n_0
    SLICE_X29Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.618 r  counter1_carry__0_i_69/CO[3]
                         net (fo=1, routed)           0.000    29.618    counter1_carry__0_i_69_n_0
    SLICE_X29Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.732 r  counter1_carry__0_i_37/CO[3]
                         net (fo=1, routed)           0.000    29.732    counter1_carry__0_i_37_n_0
    SLICE_X29Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.003 r  counter1_carry__0_i_20/CO[0]
                         net (fo=17, routed)          0.790    30.794    CounterLimit0[10]
    SLICE_X30Y96         LUT5 (Prop_lut5_I4_O)        0.373    31.167 r  counter1_carry_i_69/O
                         net (fo=1, routed)           0.000    31.167    counter1_carry_i_69_n_0
    SLICE_X30Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.700 r  counter1_carry_i_50/CO[3]
                         net (fo=1, routed)           0.000    31.700    counter1_carry_i_50_n_0
    SLICE_X30Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.817 r  counter1_carry__0_i_74/CO[3]
                         net (fo=1, routed)           0.000    31.817    counter1_carry__0_i_74_n_0
    SLICE_X30Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.934 r  counter1_carry__0_i_39/CO[3]
                         net (fo=1, routed)           0.000    31.934    counter1_carry__0_i_39_n_0
    SLICE_X30Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.188 r  counter1_carry__0_i_21/CO[0]
                         net (fo=17, routed)          0.810    32.997    CounterLimit0[9]
    SLICE_X28Y96         LUT5 (Prop_lut5_I4_O)        0.367    33.364 r  counter1_carry_i_65/O
                         net (fo=1, routed)           0.000    33.364    counter1_carry_i_65_n_0
    SLICE_X28Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.914 r  counter1_carry_i_45/CO[3]
                         net (fo=1, routed)           0.000    33.914    counter1_carry_i_45_n_0
    SLICE_X28Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.028 r  counter1_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.028    counter1_carry_i_30_n_0
    SLICE_X28Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.142 r  counter1_carry__0_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.142    counter1_carry__0_i_41_n_0
    SLICE_X28Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.413 r  counter1_carry__0_i_22/CO[0]
                         net (fo=16, routed)          0.784    35.197    CounterLimit0[8]
    SLICE_X28Y100        LUT6 (Prop_lut6_I0_O)        0.373    35.570 r  counter1_carry_i_60/O
                         net (fo=1, routed)           0.000    35.570    counter1_carry_i_60_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    35.968 r  counter1_carry_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.968    counter1_carry_i_44_n_0
    SLICE_X28Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.082 r  counter1_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.082    counter1_carry_i_29_n_0
    SLICE_X28Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.196 r  counter1_carry_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.196    counter1_carry_i_22_n_0
    SLICE_X28Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.467 r  counter1_carry_i_11/CO[0]
                         net (fo=17, routed)          0.737    37.204    CounterLimit0[7]
    SLICE_X29Y101        LUT5 (Prop_lut5_I4_O)        0.373    37.577 r  CounterLimit1__1090_carry_i_41/O
                         net (fo=1, routed)           0.000    37.577    CounterLimit1__1090_carry_i_41_n_0
    SLICE_X29Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.127 r  CounterLimit1__1090_carry_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.127    CounterLimit1__1090_carry_i_33_n_0
    SLICE_X29Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.241 r  counter1_carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    38.241    counter1_carry_i_35_n_0
    SLICE_X29Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.355 r  counter1_carry_i_24/CO[3]
                         net (fo=1, routed)           0.000    38.355    counter1_carry_i_24_n_0
    SLICE_X29Y104        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    38.626 r  counter1_carry_i_12/CO[0]
                         net (fo=17, routed)          0.701    39.327    CounterLimit0[6]
    SLICE_X30Y103        LUT5 (Prop_lut5_I4_O)        0.373    39.700 r  CounterLimit1__1090_carry_i_37/O
                         net (fo=1, routed)           0.000    39.700    CounterLimit1__1090_carry_i_37_n_0
    SLICE_X30Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.233 r  CounterLimit1__1090_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.233    CounterLimit1__1090_carry_i_28_n_0
    SLICE_X30Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.350 r  CounterLimit1__1090_carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    40.350    CounterLimit1__1090_carry__0_i_21_n_0
    SLICE_X30Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.467 r  counter1_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    40.467    counter1_carry_i_26_n_0
    SLICE_X30Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    40.721 r  counter1_carry_i_13/CO[0]
                         net (fo=17, routed)          0.817    41.537    CounterLimit0[5]
    SLICE_X28Y104        LUT5 (Prop_lut5_I4_O)        0.367    41.904 r  CounterLimit1__1090_carry_i_32/O
                         net (fo=1, routed)           0.000    41.904    CounterLimit1__1090_carry_i_32_n_0
    SLICE_X28Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.454 r  CounterLimit1__1090_carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    42.454    CounterLimit1__1090_carry_i_23_n_0
    SLICE_X28Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.568 r  CounterLimit1__1090_carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.568    CounterLimit1__1090_carry__0_i_16_n_0
    SLICE_X28Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.682 r  CounterLimit1__1090_carry__1_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.682    CounterLimit1__1090_carry__1_i_16_n_0
    SLICE_X28Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    42.953 r  counter1_carry_i_14/CO[0]
                         net (fo=17, routed)          0.659    43.612    CounterLimit0[4]
    SLICE_X29Y106        LUT5 (Prop_lut5_I4_O)        0.373    43.985 r  CounterLimit1__1090_carry_i_27/O
                         net (fo=1, routed)           0.000    43.985    CounterLimit1__1090_carry_i_27_n_0
    SLICE_X29Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.535 r  CounterLimit1__1090_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.535    CounterLimit1__1090_carry_i_17_n_0
    SLICE_X29Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.649 r  CounterLimit1__1090_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.649    CounterLimit1__1090_carry__0_i_11_n_0
    SLICE_X29Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.763 r  CounterLimit1__1090_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.763    CounterLimit1__1090_carry__1_i_11_n_0
    SLICE_X29Y109        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.034 r  CounterLimit1__1090_carry_i_15/CO[0]
                         net (fo=17, routed)          0.487    45.522    CounterLimit0[3]
    SLICE_X31Y109        LUT5 (Prop_lut5_I4_O)        0.373    45.895 r  CounterLimit1__1090_carry_i_21/O
                         net (fo=1, routed)           0.000    45.895    CounterLimit1__1090_carry_i_21_n_0
    SLICE_X31Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.445 r  CounterLimit1__1090_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.445    CounterLimit1__1090_carry_i_10_n_0
    SLICE_X31Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.559 r  CounterLimit1__1090_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.559    CounterLimit1__1090_carry__0_i_6_n_0
    SLICE_X31Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.673 r  CounterLimit1__1090_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.673    CounterLimit1__1090_carry__1_i_6_n_0
    SLICE_X31Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    46.944 r  CounterLimit1__1090_carry_i_8/CO[0]
                         net (fo=17, routed)          0.818    47.762    audioCont/counter1_carry__1_i_6_0[0]
    SLICE_X30Y109        LUT5 (Prop_lut5_I4_O)        0.373    48.135 r  audioCont/CounterLimit1__1090_carry_i_14/O
                         net (fo=1, routed)           0.000    48.135    audioCont/CounterLimit1__1090_carry_i_14_n_0
    SLICE_X30Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.668 r  audioCont/CounterLimit1__1090_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.668    audioCont/CounterLimit1__1090_carry_i_2_n_0
    SLICE_X30Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.785 r  audioCont/CounterLimit1__1090_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.785    audioCont/CounterLimit1__1090_carry__0_i_1_n_0
    SLICE_X30Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.902 r  audioCont/CounterLimit1__1090_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.902    audioCont/CounterLimit1__1090_carry__1_i_1_n_0
    SLICE_X30Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    49.156 r  audioCont/CounterLimit1__1090_carry_i_1/CO[0]
                         net (fo=17, routed)          0.835    49.991    audioCont/CounterLimit0[1]
    SLICE_X29Y110        LUT5 (Prop_lut5_I4_O)        0.367    50.358 r  audioCont/CounterLimit1__1090_carry_i_7/O
                         net (fo=1, routed)           0.000    50.358    audioCont/CounterLimit1__1090_carry_i_7_n_0
    SLICE_X29Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.890 r  audioCont/CounterLimit1__1090_carry/CO[3]
                         net (fo=1, routed)           0.000    50.890    audioCont/CounterLimit1__1090_carry_n_0
    SLICE_X29Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.004 r  audioCont/CounterLimit1__1090_carry__0/CO[3]
                         net (fo=1, routed)           0.000    51.004    audioCont/CounterLimit1__1090_carry__0_n_0
    SLICE_X29Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.118 r  audioCont/CounterLimit1__1090_carry__1/CO[3]
                         net (fo=3, routed)           0.654    51.772    audioCont/CounterLimit0[0]
    SLICE_X29Y113        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    52.352 r  audioCont/counter1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.352    audioCont/counter1_carry_i_10_n_0
    SLICE_X29Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.466 r  audioCont/counter1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.466    audioCont/counter1_carry_i_9_n_0
    SLICE_X29Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.580 r  audioCont/counter1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.580    audioCont/counter1_carry__0_i_10_n_0
    SLICE_X29Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.694 r  audioCont/counter1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.694    audioCont/counter1_carry__0_i_9_n_0
    SLICE_X29Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    53.028 r  audioCont/counter1_carry__1_i_10/O[1]
                         net (fo=2, routed)           0.569    53.596    audioCont/CounterLimit[17]
    SLICE_X30Y117        LUT4 (Prop_lut4_I2_O)        0.303    53.899 r  audioCont/counter1_carry__1_i_8/O
                         net (fo=1, routed)           0.000    53.899    audioCont/counter1_carry__1_i_8_n_0
    SLICE_X30Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    54.412 r  audioCont/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    54.412    audioCont/counter1
    SLICE_X30Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    54.631 r  audioCont/counter1_carry__2/O[0]
                         net (fo=24, routed)          0.392    55.023    audioCont/clear
    SLICE_X30Y119        FDRE                                         r  audioCont/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.493    18.472    audioCont/clk_out1
    SLICE_X30Y119        FDRE                                         r  audioCont/counter_reg[0]/C
                         clock pessimism              0.480    18.953    
                         clock uncertainty           -0.084    18.869    
    SLICE_X30Y119        FDRE (Setup_fdre_C_R)       -0.695    18.174    audioCont/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         18.174    
                         arrival time                         -55.023    
  -------------------------------------------------------------------
                         slack                                -36.849    

Slack (VIOLATED) :        -36.849ns  (required time - arrival time)
  Source:                 tone_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            audioCont/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        55.940ns  (logic 35.964ns (64.290%)  route 19.976ns (35.710%))
  Logic Levels:           123  (CARRY4=102 LUT4=2 LUT5=15 LUT6=4)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 18.472 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.622    -0.918    clock
    SLICE_X29Y74         FDRE                                         r  tone_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.462 r  tone_reg[2]_replica/Q
                         net (fo=26, routed)          0.883     0.421    audioCont/tone[2]_repN_alias
    SLICE_X29Y73         LUT4 (Prop_lut4_I1_O)        0.124     0.545 r  audioCont/CounterLimit1__10_carry__0_i_7/O
                         net (fo=1, routed)           0.000     0.545    audioCont/CounterLimit1__10_carry__0_i_7_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.095 r  audioCont/CounterLimit1__10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.095    audioCont/CounterLimit1__10_carry__0_n_0
    SLICE_X29Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.209 r  audioCont/CounterLimit1__10_carry__1/CO[3]
                         net (fo=14, routed)          1.066     2.275    audioCont/CounterLimit1__10_carry__1_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     2.870 r  audioCont/counter1_carry__1_i_82/CO[3]
                         net (fo=1, routed)           0.000     2.870    audioCont/counter1_carry__1_i_82_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  audioCont/counter1_carry__1_i_77/CO[3]
                         net (fo=1, routed)           0.000     2.987    audioCont/counter1_carry__1_i_77_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  audioCont/counter1_carry__1_i_76/CO[3]
                         net (fo=1, routed)           0.009     3.113    audioCont/counter1_carry__1_i_76_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.367 r  audioCont/counter1_carry__1_i_44/CO[0]
                         net (fo=14, routed)          0.730     4.097    audioCont_n_13
    SLICE_X31Y73         LUT6 (Prop_lut6_I0_O)        0.367     4.464 r  counter1_carry__1_i_110/O
                         net (fo=1, routed)           0.000     4.464    counter1_carry__1_i_110_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.865 r  counter1_carry__1_i_71/CO[3]
                         net (fo=1, routed)           0.000     4.865    counter1_carry__1_i_71_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.979 r  counter1_carry__1_i_39/CO[3]
                         net (fo=1, routed)           0.009     4.988    counter1_carry__1_i_39_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.102 r  counter1_carry__1_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.102    counter1_carry__1_i_38_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.373 r  counter1_carry__1_i_25/CO[0]
                         net (fo=15, routed)          0.835     6.208    CounterLimit0[22]
    SLICE_X28Y75         LUT6 (Prop_lut6_I0_O)        0.373     6.581 r  counter1_carry__1_i_75/O
                         net (fo=1, routed)           0.000     6.581    counter1_carry__1_i_75_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.113 r  counter1_carry__1_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.113    counter1_carry__1_i_37_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.227 r  counter1_carry__1_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.227    counter1_carry__1_i_24_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.498 r  counter1_carry__1_i_11/CO[0]
                         net (fo=16, routed)          0.686     8.184    CounterLimit0[21]
    SLICE_X29Y76         LUT5 (Prop_lut5_I4_O)        0.373     8.557 r  counter1_carry__1_i_126/O
                         net (fo=1, routed)           0.000     8.557    counter1_carry__1_i_126_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.107 r  counter1_carry__1_i_88/CO[3]
                         net (fo=1, routed)           0.000     9.107    counter1_carry__1_i_88_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.221 r  counter1_carry__1_i_46/CO[3]
                         net (fo=1, routed)           0.000     9.221    counter1_carry__1_i_46_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.335 r  counter1_carry__1_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.335    counter1_carry__1_i_27_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.606 r  counter1_carry__1_i_12/CO[0]
                         net (fo=16, routed)          0.764    10.369    CounterLimit0[20]
    SLICE_X30Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    11.213 r  counter1_carry__1_i_93/CO[3]
                         net (fo=1, routed)           0.000    11.213    counter1_carry__1_i_93_n_0
    SLICE_X30Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.330 r  counter1_carry__1_i_51/CO[3]
                         net (fo=1, routed)           0.000    11.330    counter1_carry__1_i_51_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.447 r  counter1_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.447    counter1_carry__1_i_29_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.701 r  counter1_carry__1_i_16/CO[0]
                         net (fo=17, routed)          0.670    12.371    CounterLimit0[19]
    SLICE_X31Y79         LUT5 (Prop_lut5_I4_O)        0.367    12.738 r  counter1_carry__1_i_133/O
                         net (fo=1, routed)           0.000    12.738    counter1_carry__1_i_133_n_0
    SLICE_X31Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.288 r  counter1_carry__1_i_98/CO[3]
                         net (fo=1, routed)           0.000    13.288    counter1_carry__1_i_98_n_0
    SLICE_X31Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.402 r  counter1_carry__1_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.402    counter1_carry__1_i_56_n_0
    SLICE_X31Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.516 r  counter1_carry__1_i_31/CO[3]
                         net (fo=1, routed)           0.000    13.516    counter1_carry__1_i_31_n_0
    SLICE_X31Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.787 r  counter1_carry__1_i_17/CO[0]
                         net (fo=16, routed)          0.583    14.370    CounterLimit0[18]
    SLICE_X30Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    15.214 r  counter1_carry__0_i_89/CO[3]
                         net (fo=1, routed)           0.000    15.214    counter1_carry__0_i_89_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.331 r  counter1_carry__1_i_61/CO[3]
                         net (fo=1, routed)           0.000    15.331    counter1_carry__1_i_61_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.448 r  counter1_carry__1_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.448    counter1_carry__1_i_33_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.702 r  counter1_carry__1_i_18/CO[0]
                         net (fo=17, routed)          0.672    16.374    CounterLimit0[17]
    SLICE_X31Y83         LUT5 (Prop_lut5_I4_O)        0.367    16.741 r  counter1_carry__0_i_129/O
                         net (fo=1, routed)           0.000    16.741    counter1_carry__0_i_129_n_0
    SLICE_X31Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.291 r  counter1_carry__0_i_84/CO[3]
                         net (fo=1, routed)           0.000    17.291    counter1_carry__0_i_84_n_0
    SLICE_X31Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.405 r  counter1_carry__0_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.405    counter1_carry__0_i_44_n_0
    SLICE_X31Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.519 r  counter1_carry__1_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.519    counter1_carry__1_i_35_n_0
    SLICE_X31Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.790 r  counter1_carry__1_i_19/CO[0]
                         net (fo=16, routed)          0.583    18.373    CounterLimit0[16]
    SLICE_X30Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    19.217 r  counter1_carry__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    19.217    counter1_carry__0_i_83_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.334 r  counter1_carry__0_i_43/CO[3]
                         net (fo=1, routed)           0.000    19.334    counter1_carry__0_i_43_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.451 r  counter1_carry__0_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.451    counter1_carry__0_i_27_n_0
    SLICE_X30Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.705 r  counter1_carry__0_i_11/CO[0]
                         net (fo=16, routed)          0.661    20.366    CounterLimit0[15]
    SLICE_X29Y88         LUT6 (Prop_lut6_I0_O)        0.367    20.733 r  counter1_carry__0_i_97/O
                         net (fo=1, routed)           0.000    20.733    counter1_carry__0_i_97_n_0
    SLICE_X29Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.283 r  counter1_carry__0_i_49/CO[3]
                         net (fo=1, routed)           0.000    21.283    counter1_carry__0_i_49_n_0
    SLICE_X29Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.397 r  counter1_carry__0_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.397    counter1_carry__0_i_29_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.668 r  counter1_carry__0_i_12/CO[0]
                         net (fo=16, routed)          0.755    22.423    CounterLimit0[14]
    SLICE_X28Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    23.252 r  counter1_carry__0_i_99/CO[3]
                         net (fo=1, routed)           0.000    23.252    counter1_carry__0_i_99_n_0
    SLICE_X28Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.366 r  counter1_carry__0_i_54/CO[3]
                         net (fo=1, routed)           0.000    23.366    counter1_carry__0_i_54_n_0
    SLICE_X28Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.480 r  counter1_carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.480    counter1_carry__0_i_31_n_0
    SLICE_X28Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.751 r  counter1_carry__0_i_13/CO[0]
                         net (fo=16, routed)          0.557    24.308    CounterLimit0[13]
    SLICE_X29Y91         LUT5 (Prop_lut5_I4_O)        0.373    24.681 r  counter1_carry__0_i_141/O
                         net (fo=1, routed)           0.000    24.681    counter1_carry__0_i_141_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.231 r  counter1_carry__0_i_104/CO[3]
                         net (fo=1, routed)           0.000    25.231    counter1_carry__0_i_104_n_0
    SLICE_X29Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.345 r  counter1_carry__0_i_59/CO[3]
                         net (fo=1, routed)           0.000    25.345    counter1_carry__0_i_59_n_0
    SLICE_X29Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.459 r  counter1_carry__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    25.459    counter1_carry__0_i_33_n_0
    SLICE_X29Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.730 r  counter1_carry__0_i_14/CO[0]
                         net (fo=17, routed)          0.815    26.545    CounterLimit0[12]
    SLICE_X30Y92         LUT5 (Prop_lut5_I4_O)        0.373    26.918 r  counter1_carry__0_i_145/O
                         net (fo=1, routed)           0.000    26.918    counter1_carry__0_i_145_n_0
    SLICE_X30Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.451 r  counter1_carry__0_i_109/CO[3]
                         net (fo=1, routed)           0.000    27.451    counter1_carry__0_i_109_n_0
    SLICE_X30Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.568 r  counter1_carry__0_i_64/CO[3]
                         net (fo=1, routed)           0.000    27.568    counter1_carry__0_i_64_n_0
    SLICE_X30Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.685 r  counter1_carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    27.685    counter1_carry__0_i_35_n_0
    SLICE_X30Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    27.939 r  counter1_carry__0_i_19/CO[0]
                         net (fo=17, routed)          0.648    28.587    CounterLimit0[11]
    SLICE_X29Y95         LUT5 (Prop_lut5_I4_O)        0.367    28.954 r  counter1_carry__0_i_149/O
                         net (fo=1, routed)           0.000    28.954    counter1_carry__0_i_149_n_0
    SLICE_X29Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.504 r  counter1_carry__0_i_114/CO[3]
                         net (fo=1, routed)           0.000    29.504    counter1_carry__0_i_114_n_0
    SLICE_X29Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.618 r  counter1_carry__0_i_69/CO[3]
                         net (fo=1, routed)           0.000    29.618    counter1_carry__0_i_69_n_0
    SLICE_X29Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.732 r  counter1_carry__0_i_37/CO[3]
                         net (fo=1, routed)           0.000    29.732    counter1_carry__0_i_37_n_0
    SLICE_X29Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.003 r  counter1_carry__0_i_20/CO[0]
                         net (fo=17, routed)          0.790    30.794    CounterLimit0[10]
    SLICE_X30Y96         LUT5 (Prop_lut5_I4_O)        0.373    31.167 r  counter1_carry_i_69/O
                         net (fo=1, routed)           0.000    31.167    counter1_carry_i_69_n_0
    SLICE_X30Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.700 r  counter1_carry_i_50/CO[3]
                         net (fo=1, routed)           0.000    31.700    counter1_carry_i_50_n_0
    SLICE_X30Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.817 r  counter1_carry__0_i_74/CO[3]
                         net (fo=1, routed)           0.000    31.817    counter1_carry__0_i_74_n_0
    SLICE_X30Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.934 r  counter1_carry__0_i_39/CO[3]
                         net (fo=1, routed)           0.000    31.934    counter1_carry__0_i_39_n_0
    SLICE_X30Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.188 r  counter1_carry__0_i_21/CO[0]
                         net (fo=17, routed)          0.810    32.997    CounterLimit0[9]
    SLICE_X28Y96         LUT5 (Prop_lut5_I4_O)        0.367    33.364 r  counter1_carry_i_65/O
                         net (fo=1, routed)           0.000    33.364    counter1_carry_i_65_n_0
    SLICE_X28Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.914 r  counter1_carry_i_45/CO[3]
                         net (fo=1, routed)           0.000    33.914    counter1_carry_i_45_n_0
    SLICE_X28Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.028 r  counter1_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.028    counter1_carry_i_30_n_0
    SLICE_X28Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.142 r  counter1_carry__0_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.142    counter1_carry__0_i_41_n_0
    SLICE_X28Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.413 r  counter1_carry__0_i_22/CO[0]
                         net (fo=16, routed)          0.784    35.197    CounterLimit0[8]
    SLICE_X28Y100        LUT6 (Prop_lut6_I0_O)        0.373    35.570 r  counter1_carry_i_60/O
                         net (fo=1, routed)           0.000    35.570    counter1_carry_i_60_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    35.968 r  counter1_carry_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.968    counter1_carry_i_44_n_0
    SLICE_X28Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.082 r  counter1_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.082    counter1_carry_i_29_n_0
    SLICE_X28Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.196 r  counter1_carry_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.196    counter1_carry_i_22_n_0
    SLICE_X28Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.467 r  counter1_carry_i_11/CO[0]
                         net (fo=17, routed)          0.737    37.204    CounterLimit0[7]
    SLICE_X29Y101        LUT5 (Prop_lut5_I4_O)        0.373    37.577 r  CounterLimit1__1090_carry_i_41/O
                         net (fo=1, routed)           0.000    37.577    CounterLimit1__1090_carry_i_41_n_0
    SLICE_X29Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.127 r  CounterLimit1__1090_carry_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.127    CounterLimit1__1090_carry_i_33_n_0
    SLICE_X29Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.241 r  counter1_carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    38.241    counter1_carry_i_35_n_0
    SLICE_X29Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.355 r  counter1_carry_i_24/CO[3]
                         net (fo=1, routed)           0.000    38.355    counter1_carry_i_24_n_0
    SLICE_X29Y104        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    38.626 r  counter1_carry_i_12/CO[0]
                         net (fo=17, routed)          0.701    39.327    CounterLimit0[6]
    SLICE_X30Y103        LUT5 (Prop_lut5_I4_O)        0.373    39.700 r  CounterLimit1__1090_carry_i_37/O
                         net (fo=1, routed)           0.000    39.700    CounterLimit1__1090_carry_i_37_n_0
    SLICE_X30Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.233 r  CounterLimit1__1090_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.233    CounterLimit1__1090_carry_i_28_n_0
    SLICE_X30Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.350 r  CounterLimit1__1090_carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    40.350    CounterLimit1__1090_carry__0_i_21_n_0
    SLICE_X30Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.467 r  counter1_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    40.467    counter1_carry_i_26_n_0
    SLICE_X30Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    40.721 r  counter1_carry_i_13/CO[0]
                         net (fo=17, routed)          0.817    41.537    CounterLimit0[5]
    SLICE_X28Y104        LUT5 (Prop_lut5_I4_O)        0.367    41.904 r  CounterLimit1__1090_carry_i_32/O
                         net (fo=1, routed)           0.000    41.904    CounterLimit1__1090_carry_i_32_n_0
    SLICE_X28Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.454 r  CounterLimit1__1090_carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    42.454    CounterLimit1__1090_carry_i_23_n_0
    SLICE_X28Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.568 r  CounterLimit1__1090_carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.568    CounterLimit1__1090_carry__0_i_16_n_0
    SLICE_X28Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.682 r  CounterLimit1__1090_carry__1_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.682    CounterLimit1__1090_carry__1_i_16_n_0
    SLICE_X28Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    42.953 r  counter1_carry_i_14/CO[0]
                         net (fo=17, routed)          0.659    43.612    CounterLimit0[4]
    SLICE_X29Y106        LUT5 (Prop_lut5_I4_O)        0.373    43.985 r  CounterLimit1__1090_carry_i_27/O
                         net (fo=1, routed)           0.000    43.985    CounterLimit1__1090_carry_i_27_n_0
    SLICE_X29Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.535 r  CounterLimit1__1090_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.535    CounterLimit1__1090_carry_i_17_n_0
    SLICE_X29Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.649 r  CounterLimit1__1090_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.649    CounterLimit1__1090_carry__0_i_11_n_0
    SLICE_X29Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.763 r  CounterLimit1__1090_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.763    CounterLimit1__1090_carry__1_i_11_n_0
    SLICE_X29Y109        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.034 r  CounterLimit1__1090_carry_i_15/CO[0]
                         net (fo=17, routed)          0.487    45.522    CounterLimit0[3]
    SLICE_X31Y109        LUT5 (Prop_lut5_I4_O)        0.373    45.895 r  CounterLimit1__1090_carry_i_21/O
                         net (fo=1, routed)           0.000    45.895    CounterLimit1__1090_carry_i_21_n_0
    SLICE_X31Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.445 r  CounterLimit1__1090_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.445    CounterLimit1__1090_carry_i_10_n_0
    SLICE_X31Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.559 r  CounterLimit1__1090_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.559    CounterLimit1__1090_carry__0_i_6_n_0
    SLICE_X31Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.673 r  CounterLimit1__1090_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.673    CounterLimit1__1090_carry__1_i_6_n_0
    SLICE_X31Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    46.944 r  CounterLimit1__1090_carry_i_8/CO[0]
                         net (fo=17, routed)          0.818    47.762    audioCont/counter1_carry__1_i_6_0[0]
    SLICE_X30Y109        LUT5 (Prop_lut5_I4_O)        0.373    48.135 r  audioCont/CounterLimit1__1090_carry_i_14/O
                         net (fo=1, routed)           0.000    48.135    audioCont/CounterLimit1__1090_carry_i_14_n_0
    SLICE_X30Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.668 r  audioCont/CounterLimit1__1090_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.668    audioCont/CounterLimit1__1090_carry_i_2_n_0
    SLICE_X30Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.785 r  audioCont/CounterLimit1__1090_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.785    audioCont/CounterLimit1__1090_carry__0_i_1_n_0
    SLICE_X30Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.902 r  audioCont/CounterLimit1__1090_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.902    audioCont/CounterLimit1__1090_carry__1_i_1_n_0
    SLICE_X30Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    49.156 r  audioCont/CounterLimit1__1090_carry_i_1/CO[0]
                         net (fo=17, routed)          0.835    49.991    audioCont/CounterLimit0[1]
    SLICE_X29Y110        LUT5 (Prop_lut5_I4_O)        0.367    50.358 r  audioCont/CounterLimit1__1090_carry_i_7/O
                         net (fo=1, routed)           0.000    50.358    audioCont/CounterLimit1__1090_carry_i_7_n_0
    SLICE_X29Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.890 r  audioCont/CounterLimit1__1090_carry/CO[3]
                         net (fo=1, routed)           0.000    50.890    audioCont/CounterLimit1__1090_carry_n_0
    SLICE_X29Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.004 r  audioCont/CounterLimit1__1090_carry__0/CO[3]
                         net (fo=1, routed)           0.000    51.004    audioCont/CounterLimit1__1090_carry__0_n_0
    SLICE_X29Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.118 r  audioCont/CounterLimit1__1090_carry__1/CO[3]
                         net (fo=3, routed)           0.654    51.772    audioCont/CounterLimit0[0]
    SLICE_X29Y113        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    52.352 r  audioCont/counter1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.352    audioCont/counter1_carry_i_10_n_0
    SLICE_X29Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.466 r  audioCont/counter1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.466    audioCont/counter1_carry_i_9_n_0
    SLICE_X29Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.580 r  audioCont/counter1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.580    audioCont/counter1_carry__0_i_10_n_0
    SLICE_X29Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.694 r  audioCont/counter1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.694    audioCont/counter1_carry__0_i_9_n_0
    SLICE_X29Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    53.028 r  audioCont/counter1_carry__1_i_10/O[1]
                         net (fo=2, routed)           0.569    53.596    audioCont/CounterLimit[17]
    SLICE_X30Y117        LUT4 (Prop_lut4_I2_O)        0.303    53.899 r  audioCont/counter1_carry__1_i_8/O
                         net (fo=1, routed)           0.000    53.899    audioCont/counter1_carry__1_i_8_n_0
    SLICE_X30Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    54.412 r  audioCont/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    54.412    audioCont/counter1
    SLICE_X30Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    54.631 r  audioCont/counter1_carry__2/O[0]
                         net (fo=24, routed)          0.392    55.023    audioCont/clear
    SLICE_X30Y119        FDRE                                         r  audioCont/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.493    18.472    audioCont/clk_out1
    SLICE_X30Y119        FDRE                                         r  audioCont/counter_reg[10]/C
                         clock pessimism              0.480    18.953    
                         clock uncertainty           -0.084    18.869    
    SLICE_X30Y119        FDRE (Setup_fdre_C_R)       -0.695    18.174    audioCont/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         18.174    
                         arrival time                         -55.023    
  -------------------------------------------------------------------
                         slack                                -36.849    

Slack (VIOLATED) :        -36.849ns  (required time - arrival time)
  Source:                 tone_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            audioCont/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        55.940ns  (logic 35.964ns (64.290%)  route 19.976ns (35.710%))
  Logic Levels:           123  (CARRY4=102 LUT4=2 LUT5=15 LUT6=4)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 18.472 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.622    -0.918    clock
    SLICE_X29Y74         FDRE                                         r  tone_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.462 r  tone_reg[2]_replica/Q
                         net (fo=26, routed)          0.883     0.421    audioCont/tone[2]_repN_alias
    SLICE_X29Y73         LUT4 (Prop_lut4_I1_O)        0.124     0.545 r  audioCont/CounterLimit1__10_carry__0_i_7/O
                         net (fo=1, routed)           0.000     0.545    audioCont/CounterLimit1__10_carry__0_i_7_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.095 r  audioCont/CounterLimit1__10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.095    audioCont/CounterLimit1__10_carry__0_n_0
    SLICE_X29Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.209 r  audioCont/CounterLimit1__10_carry__1/CO[3]
                         net (fo=14, routed)          1.066     2.275    audioCont/CounterLimit1__10_carry__1_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     2.870 r  audioCont/counter1_carry__1_i_82/CO[3]
                         net (fo=1, routed)           0.000     2.870    audioCont/counter1_carry__1_i_82_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  audioCont/counter1_carry__1_i_77/CO[3]
                         net (fo=1, routed)           0.000     2.987    audioCont/counter1_carry__1_i_77_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  audioCont/counter1_carry__1_i_76/CO[3]
                         net (fo=1, routed)           0.009     3.113    audioCont/counter1_carry__1_i_76_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.367 r  audioCont/counter1_carry__1_i_44/CO[0]
                         net (fo=14, routed)          0.730     4.097    audioCont_n_13
    SLICE_X31Y73         LUT6 (Prop_lut6_I0_O)        0.367     4.464 r  counter1_carry__1_i_110/O
                         net (fo=1, routed)           0.000     4.464    counter1_carry__1_i_110_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.865 r  counter1_carry__1_i_71/CO[3]
                         net (fo=1, routed)           0.000     4.865    counter1_carry__1_i_71_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.979 r  counter1_carry__1_i_39/CO[3]
                         net (fo=1, routed)           0.009     4.988    counter1_carry__1_i_39_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.102 r  counter1_carry__1_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.102    counter1_carry__1_i_38_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.373 r  counter1_carry__1_i_25/CO[0]
                         net (fo=15, routed)          0.835     6.208    CounterLimit0[22]
    SLICE_X28Y75         LUT6 (Prop_lut6_I0_O)        0.373     6.581 r  counter1_carry__1_i_75/O
                         net (fo=1, routed)           0.000     6.581    counter1_carry__1_i_75_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.113 r  counter1_carry__1_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.113    counter1_carry__1_i_37_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.227 r  counter1_carry__1_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.227    counter1_carry__1_i_24_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.498 r  counter1_carry__1_i_11/CO[0]
                         net (fo=16, routed)          0.686     8.184    CounterLimit0[21]
    SLICE_X29Y76         LUT5 (Prop_lut5_I4_O)        0.373     8.557 r  counter1_carry__1_i_126/O
                         net (fo=1, routed)           0.000     8.557    counter1_carry__1_i_126_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.107 r  counter1_carry__1_i_88/CO[3]
                         net (fo=1, routed)           0.000     9.107    counter1_carry__1_i_88_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.221 r  counter1_carry__1_i_46/CO[3]
                         net (fo=1, routed)           0.000     9.221    counter1_carry__1_i_46_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.335 r  counter1_carry__1_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.335    counter1_carry__1_i_27_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.606 r  counter1_carry__1_i_12/CO[0]
                         net (fo=16, routed)          0.764    10.369    CounterLimit0[20]
    SLICE_X30Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    11.213 r  counter1_carry__1_i_93/CO[3]
                         net (fo=1, routed)           0.000    11.213    counter1_carry__1_i_93_n_0
    SLICE_X30Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.330 r  counter1_carry__1_i_51/CO[3]
                         net (fo=1, routed)           0.000    11.330    counter1_carry__1_i_51_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.447 r  counter1_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.447    counter1_carry__1_i_29_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.701 r  counter1_carry__1_i_16/CO[0]
                         net (fo=17, routed)          0.670    12.371    CounterLimit0[19]
    SLICE_X31Y79         LUT5 (Prop_lut5_I4_O)        0.367    12.738 r  counter1_carry__1_i_133/O
                         net (fo=1, routed)           0.000    12.738    counter1_carry__1_i_133_n_0
    SLICE_X31Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.288 r  counter1_carry__1_i_98/CO[3]
                         net (fo=1, routed)           0.000    13.288    counter1_carry__1_i_98_n_0
    SLICE_X31Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.402 r  counter1_carry__1_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.402    counter1_carry__1_i_56_n_0
    SLICE_X31Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.516 r  counter1_carry__1_i_31/CO[3]
                         net (fo=1, routed)           0.000    13.516    counter1_carry__1_i_31_n_0
    SLICE_X31Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.787 r  counter1_carry__1_i_17/CO[0]
                         net (fo=16, routed)          0.583    14.370    CounterLimit0[18]
    SLICE_X30Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    15.214 r  counter1_carry__0_i_89/CO[3]
                         net (fo=1, routed)           0.000    15.214    counter1_carry__0_i_89_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.331 r  counter1_carry__1_i_61/CO[3]
                         net (fo=1, routed)           0.000    15.331    counter1_carry__1_i_61_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.448 r  counter1_carry__1_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.448    counter1_carry__1_i_33_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.702 r  counter1_carry__1_i_18/CO[0]
                         net (fo=17, routed)          0.672    16.374    CounterLimit0[17]
    SLICE_X31Y83         LUT5 (Prop_lut5_I4_O)        0.367    16.741 r  counter1_carry__0_i_129/O
                         net (fo=1, routed)           0.000    16.741    counter1_carry__0_i_129_n_0
    SLICE_X31Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.291 r  counter1_carry__0_i_84/CO[3]
                         net (fo=1, routed)           0.000    17.291    counter1_carry__0_i_84_n_0
    SLICE_X31Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.405 r  counter1_carry__0_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.405    counter1_carry__0_i_44_n_0
    SLICE_X31Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.519 r  counter1_carry__1_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.519    counter1_carry__1_i_35_n_0
    SLICE_X31Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.790 r  counter1_carry__1_i_19/CO[0]
                         net (fo=16, routed)          0.583    18.373    CounterLimit0[16]
    SLICE_X30Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    19.217 r  counter1_carry__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    19.217    counter1_carry__0_i_83_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.334 r  counter1_carry__0_i_43/CO[3]
                         net (fo=1, routed)           0.000    19.334    counter1_carry__0_i_43_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.451 r  counter1_carry__0_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.451    counter1_carry__0_i_27_n_0
    SLICE_X30Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.705 r  counter1_carry__0_i_11/CO[0]
                         net (fo=16, routed)          0.661    20.366    CounterLimit0[15]
    SLICE_X29Y88         LUT6 (Prop_lut6_I0_O)        0.367    20.733 r  counter1_carry__0_i_97/O
                         net (fo=1, routed)           0.000    20.733    counter1_carry__0_i_97_n_0
    SLICE_X29Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.283 r  counter1_carry__0_i_49/CO[3]
                         net (fo=1, routed)           0.000    21.283    counter1_carry__0_i_49_n_0
    SLICE_X29Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.397 r  counter1_carry__0_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.397    counter1_carry__0_i_29_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.668 r  counter1_carry__0_i_12/CO[0]
                         net (fo=16, routed)          0.755    22.423    CounterLimit0[14]
    SLICE_X28Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    23.252 r  counter1_carry__0_i_99/CO[3]
                         net (fo=1, routed)           0.000    23.252    counter1_carry__0_i_99_n_0
    SLICE_X28Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.366 r  counter1_carry__0_i_54/CO[3]
                         net (fo=1, routed)           0.000    23.366    counter1_carry__0_i_54_n_0
    SLICE_X28Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.480 r  counter1_carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.480    counter1_carry__0_i_31_n_0
    SLICE_X28Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.751 r  counter1_carry__0_i_13/CO[0]
                         net (fo=16, routed)          0.557    24.308    CounterLimit0[13]
    SLICE_X29Y91         LUT5 (Prop_lut5_I4_O)        0.373    24.681 r  counter1_carry__0_i_141/O
                         net (fo=1, routed)           0.000    24.681    counter1_carry__0_i_141_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.231 r  counter1_carry__0_i_104/CO[3]
                         net (fo=1, routed)           0.000    25.231    counter1_carry__0_i_104_n_0
    SLICE_X29Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.345 r  counter1_carry__0_i_59/CO[3]
                         net (fo=1, routed)           0.000    25.345    counter1_carry__0_i_59_n_0
    SLICE_X29Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.459 r  counter1_carry__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    25.459    counter1_carry__0_i_33_n_0
    SLICE_X29Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.730 r  counter1_carry__0_i_14/CO[0]
                         net (fo=17, routed)          0.815    26.545    CounterLimit0[12]
    SLICE_X30Y92         LUT5 (Prop_lut5_I4_O)        0.373    26.918 r  counter1_carry__0_i_145/O
                         net (fo=1, routed)           0.000    26.918    counter1_carry__0_i_145_n_0
    SLICE_X30Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.451 r  counter1_carry__0_i_109/CO[3]
                         net (fo=1, routed)           0.000    27.451    counter1_carry__0_i_109_n_0
    SLICE_X30Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.568 r  counter1_carry__0_i_64/CO[3]
                         net (fo=1, routed)           0.000    27.568    counter1_carry__0_i_64_n_0
    SLICE_X30Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.685 r  counter1_carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    27.685    counter1_carry__0_i_35_n_0
    SLICE_X30Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    27.939 r  counter1_carry__0_i_19/CO[0]
                         net (fo=17, routed)          0.648    28.587    CounterLimit0[11]
    SLICE_X29Y95         LUT5 (Prop_lut5_I4_O)        0.367    28.954 r  counter1_carry__0_i_149/O
                         net (fo=1, routed)           0.000    28.954    counter1_carry__0_i_149_n_0
    SLICE_X29Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.504 r  counter1_carry__0_i_114/CO[3]
                         net (fo=1, routed)           0.000    29.504    counter1_carry__0_i_114_n_0
    SLICE_X29Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.618 r  counter1_carry__0_i_69/CO[3]
                         net (fo=1, routed)           0.000    29.618    counter1_carry__0_i_69_n_0
    SLICE_X29Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.732 r  counter1_carry__0_i_37/CO[3]
                         net (fo=1, routed)           0.000    29.732    counter1_carry__0_i_37_n_0
    SLICE_X29Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.003 r  counter1_carry__0_i_20/CO[0]
                         net (fo=17, routed)          0.790    30.794    CounterLimit0[10]
    SLICE_X30Y96         LUT5 (Prop_lut5_I4_O)        0.373    31.167 r  counter1_carry_i_69/O
                         net (fo=1, routed)           0.000    31.167    counter1_carry_i_69_n_0
    SLICE_X30Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.700 r  counter1_carry_i_50/CO[3]
                         net (fo=1, routed)           0.000    31.700    counter1_carry_i_50_n_0
    SLICE_X30Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.817 r  counter1_carry__0_i_74/CO[3]
                         net (fo=1, routed)           0.000    31.817    counter1_carry__0_i_74_n_0
    SLICE_X30Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.934 r  counter1_carry__0_i_39/CO[3]
                         net (fo=1, routed)           0.000    31.934    counter1_carry__0_i_39_n_0
    SLICE_X30Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.188 r  counter1_carry__0_i_21/CO[0]
                         net (fo=17, routed)          0.810    32.997    CounterLimit0[9]
    SLICE_X28Y96         LUT5 (Prop_lut5_I4_O)        0.367    33.364 r  counter1_carry_i_65/O
                         net (fo=1, routed)           0.000    33.364    counter1_carry_i_65_n_0
    SLICE_X28Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.914 r  counter1_carry_i_45/CO[3]
                         net (fo=1, routed)           0.000    33.914    counter1_carry_i_45_n_0
    SLICE_X28Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.028 r  counter1_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.028    counter1_carry_i_30_n_0
    SLICE_X28Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.142 r  counter1_carry__0_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.142    counter1_carry__0_i_41_n_0
    SLICE_X28Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.413 r  counter1_carry__0_i_22/CO[0]
                         net (fo=16, routed)          0.784    35.197    CounterLimit0[8]
    SLICE_X28Y100        LUT6 (Prop_lut6_I0_O)        0.373    35.570 r  counter1_carry_i_60/O
                         net (fo=1, routed)           0.000    35.570    counter1_carry_i_60_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    35.968 r  counter1_carry_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.968    counter1_carry_i_44_n_0
    SLICE_X28Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.082 r  counter1_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.082    counter1_carry_i_29_n_0
    SLICE_X28Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.196 r  counter1_carry_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.196    counter1_carry_i_22_n_0
    SLICE_X28Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.467 r  counter1_carry_i_11/CO[0]
                         net (fo=17, routed)          0.737    37.204    CounterLimit0[7]
    SLICE_X29Y101        LUT5 (Prop_lut5_I4_O)        0.373    37.577 r  CounterLimit1__1090_carry_i_41/O
                         net (fo=1, routed)           0.000    37.577    CounterLimit1__1090_carry_i_41_n_0
    SLICE_X29Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.127 r  CounterLimit1__1090_carry_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.127    CounterLimit1__1090_carry_i_33_n_0
    SLICE_X29Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.241 r  counter1_carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    38.241    counter1_carry_i_35_n_0
    SLICE_X29Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.355 r  counter1_carry_i_24/CO[3]
                         net (fo=1, routed)           0.000    38.355    counter1_carry_i_24_n_0
    SLICE_X29Y104        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    38.626 r  counter1_carry_i_12/CO[0]
                         net (fo=17, routed)          0.701    39.327    CounterLimit0[6]
    SLICE_X30Y103        LUT5 (Prop_lut5_I4_O)        0.373    39.700 r  CounterLimit1__1090_carry_i_37/O
                         net (fo=1, routed)           0.000    39.700    CounterLimit1__1090_carry_i_37_n_0
    SLICE_X30Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.233 r  CounterLimit1__1090_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.233    CounterLimit1__1090_carry_i_28_n_0
    SLICE_X30Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.350 r  CounterLimit1__1090_carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    40.350    CounterLimit1__1090_carry__0_i_21_n_0
    SLICE_X30Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.467 r  counter1_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    40.467    counter1_carry_i_26_n_0
    SLICE_X30Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    40.721 r  counter1_carry_i_13/CO[0]
                         net (fo=17, routed)          0.817    41.537    CounterLimit0[5]
    SLICE_X28Y104        LUT5 (Prop_lut5_I4_O)        0.367    41.904 r  CounterLimit1__1090_carry_i_32/O
                         net (fo=1, routed)           0.000    41.904    CounterLimit1__1090_carry_i_32_n_0
    SLICE_X28Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.454 r  CounterLimit1__1090_carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    42.454    CounterLimit1__1090_carry_i_23_n_0
    SLICE_X28Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.568 r  CounterLimit1__1090_carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.568    CounterLimit1__1090_carry__0_i_16_n_0
    SLICE_X28Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.682 r  CounterLimit1__1090_carry__1_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.682    CounterLimit1__1090_carry__1_i_16_n_0
    SLICE_X28Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    42.953 r  counter1_carry_i_14/CO[0]
                         net (fo=17, routed)          0.659    43.612    CounterLimit0[4]
    SLICE_X29Y106        LUT5 (Prop_lut5_I4_O)        0.373    43.985 r  CounterLimit1__1090_carry_i_27/O
                         net (fo=1, routed)           0.000    43.985    CounterLimit1__1090_carry_i_27_n_0
    SLICE_X29Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.535 r  CounterLimit1__1090_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.535    CounterLimit1__1090_carry_i_17_n_0
    SLICE_X29Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.649 r  CounterLimit1__1090_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.649    CounterLimit1__1090_carry__0_i_11_n_0
    SLICE_X29Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.763 r  CounterLimit1__1090_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.763    CounterLimit1__1090_carry__1_i_11_n_0
    SLICE_X29Y109        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.034 r  CounterLimit1__1090_carry_i_15/CO[0]
                         net (fo=17, routed)          0.487    45.522    CounterLimit0[3]
    SLICE_X31Y109        LUT5 (Prop_lut5_I4_O)        0.373    45.895 r  CounterLimit1__1090_carry_i_21/O
                         net (fo=1, routed)           0.000    45.895    CounterLimit1__1090_carry_i_21_n_0
    SLICE_X31Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.445 r  CounterLimit1__1090_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.445    CounterLimit1__1090_carry_i_10_n_0
    SLICE_X31Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.559 r  CounterLimit1__1090_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.559    CounterLimit1__1090_carry__0_i_6_n_0
    SLICE_X31Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.673 r  CounterLimit1__1090_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.673    CounterLimit1__1090_carry__1_i_6_n_0
    SLICE_X31Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    46.944 r  CounterLimit1__1090_carry_i_8/CO[0]
                         net (fo=17, routed)          0.818    47.762    audioCont/counter1_carry__1_i_6_0[0]
    SLICE_X30Y109        LUT5 (Prop_lut5_I4_O)        0.373    48.135 r  audioCont/CounterLimit1__1090_carry_i_14/O
                         net (fo=1, routed)           0.000    48.135    audioCont/CounterLimit1__1090_carry_i_14_n_0
    SLICE_X30Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.668 r  audioCont/CounterLimit1__1090_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.668    audioCont/CounterLimit1__1090_carry_i_2_n_0
    SLICE_X30Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.785 r  audioCont/CounterLimit1__1090_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.785    audioCont/CounterLimit1__1090_carry__0_i_1_n_0
    SLICE_X30Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.902 r  audioCont/CounterLimit1__1090_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.902    audioCont/CounterLimit1__1090_carry__1_i_1_n_0
    SLICE_X30Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    49.156 r  audioCont/CounterLimit1__1090_carry_i_1/CO[0]
                         net (fo=17, routed)          0.835    49.991    audioCont/CounterLimit0[1]
    SLICE_X29Y110        LUT5 (Prop_lut5_I4_O)        0.367    50.358 r  audioCont/CounterLimit1__1090_carry_i_7/O
                         net (fo=1, routed)           0.000    50.358    audioCont/CounterLimit1__1090_carry_i_7_n_0
    SLICE_X29Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.890 r  audioCont/CounterLimit1__1090_carry/CO[3]
                         net (fo=1, routed)           0.000    50.890    audioCont/CounterLimit1__1090_carry_n_0
    SLICE_X29Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.004 r  audioCont/CounterLimit1__1090_carry__0/CO[3]
                         net (fo=1, routed)           0.000    51.004    audioCont/CounterLimit1__1090_carry__0_n_0
    SLICE_X29Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.118 r  audioCont/CounterLimit1__1090_carry__1/CO[3]
                         net (fo=3, routed)           0.654    51.772    audioCont/CounterLimit0[0]
    SLICE_X29Y113        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    52.352 r  audioCont/counter1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.352    audioCont/counter1_carry_i_10_n_0
    SLICE_X29Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.466 r  audioCont/counter1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.466    audioCont/counter1_carry_i_9_n_0
    SLICE_X29Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.580 r  audioCont/counter1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.580    audioCont/counter1_carry__0_i_10_n_0
    SLICE_X29Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.694 r  audioCont/counter1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.694    audioCont/counter1_carry__0_i_9_n_0
    SLICE_X29Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    53.028 r  audioCont/counter1_carry__1_i_10/O[1]
                         net (fo=2, routed)           0.569    53.596    audioCont/CounterLimit[17]
    SLICE_X30Y117        LUT4 (Prop_lut4_I2_O)        0.303    53.899 r  audioCont/counter1_carry__1_i_8/O
                         net (fo=1, routed)           0.000    53.899    audioCont/counter1_carry__1_i_8_n_0
    SLICE_X30Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    54.412 r  audioCont/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    54.412    audioCont/counter1
    SLICE_X30Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    54.631 r  audioCont/counter1_carry__2/O[0]
                         net (fo=24, routed)          0.392    55.023    audioCont/clear
    SLICE_X30Y119        FDRE                                         r  audioCont/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.493    18.472    audioCont/clk_out1
    SLICE_X30Y119        FDRE                                         r  audioCont/counter_reg[11]/C
                         clock pessimism              0.480    18.953    
                         clock uncertainty           -0.084    18.869    
    SLICE_X30Y119        FDRE (Setup_fdre_C_R)       -0.695    18.174    audioCont/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         18.174    
                         arrival time                         -55.023    
  -------------------------------------------------------------------
                         slack                                -36.849    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 CPU/md_ALU/div/Q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md_ALU/div/Q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.141ns (67.004%)  route 0.069ns (32.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.569    -0.595    CPU/md_ALU/div/clk_out1
    SLICE_X31Y89         FDRE                                         r  CPU/md_ALU/div/Q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  CPU/md_ALU/div/Q_reg[4]/Q
                         net (fo=2, routed)           0.069    -0.385    CPU/md_ALU/div/Q_2[4]
    SLICE_X31Y89         FDRE                                         r  CPU/md_ALU/div/Q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.840    -0.833    CPU/md_ALU/div/clk_out1
    SLICE_X31Y89         FDRE                                         r  CPU/md_ALU/div/Q_reg[5]/C
                         clock pessimism              0.238    -0.595    
                         clock uncertainty            0.084    -0.512    
    SLICE_X31Y89         FDRE (Hold_fdre_C_D)         0.078    -0.434    CPU/md_ALU/div/Q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.385    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 CPU/id_pcplusone_reg/register[21]/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/ex_pcplusone/register[21]/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.684ns = ( 10.684 - 10.000 ) 
    Source Clock Delay      (SCD):    0.546ns = ( 10.546 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.789     9.626    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.044     9.670 r  q_reg_i_5/O
                         net (fo=1, routed)           0.220     9.889    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     9.982 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.564    10.546    CPU/id_pcplusone_reg/register[21]/negClock
    SLICE_X59Y94         FDCE                                         r  CPU/id_pcplusone_reg/register[21]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y94         FDCE (Prop_fdce_C_Q)         0.141    10.687 r  CPU/id_pcplusone_reg/register[21]/q_reg/Q
                         net (fo=1, routed)           0.087    10.774    CPU/id_pcplusone_reg/register[21]/q_reg_n_0
    SLICE_X58Y94         LUT2 (Prop_lut2_I0_O)        0.045    10.819 r  CPU/id_pcplusone_reg/register[21]/q_i_1__209/O
                         net (fo=1, routed)           0.000    10.819    CPU/ex_pcplusone/register[21]/q_reg_3
    SLICE_X58Y94         FDCE                                         r  CPU/ex_pcplusone/register[21]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.110     9.437    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.055     9.492 r  q_reg_i_5/O
                         net (fo=1, routed)           0.244     9.736    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.849 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.835    10.684    CPU/ex_pcplusone/register[21]/negClock
    SLICE_X58Y94         FDCE                                         r  CPU/ex_pcplusone/register[21]/q_reg/C
                         clock pessimism             -0.125    10.559    
                         clock uncertainty            0.084    10.642    
    SLICE_X58Y94         FDCE (Hold_fdce_C_D)         0.120    10.762    CPU/ex_pcplusone/register[21]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.762    
                         arrival time                          10.819    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 CPU/id_pcplusone_reg/register[27]/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/ex_pcplusone/register[27]/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.684ns = ( 10.684 - 10.000 ) 
    Source Clock Delay      (SCD):    0.546ns = ( 10.546 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.789     9.626    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.044     9.670 r  q_reg_i_5/O
                         net (fo=1, routed)           0.220     9.889    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     9.982 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.564    10.546    CPU/id_pcplusone_reg/register[27]/negClock
    SLICE_X61Y93         FDCE                                         r  CPU/id_pcplusone_reg/register[27]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y93         FDCE (Prop_fdce_C_Q)         0.141    10.687 r  CPU/id_pcplusone_reg/register[27]/q_reg/Q
                         net (fo=1, routed)           0.087    10.774    CPU/id_pcplusone_reg/register[27]/q_reg_n_0
    SLICE_X60Y93         LUT2 (Prop_lut2_I0_O)        0.045    10.819 r  CPU/id_pcplusone_reg/register[27]/q_i_1__215/O
                         net (fo=1, routed)           0.000    10.819    CPU/ex_pcplusone/register[27]/q_reg_0
    SLICE_X60Y93         FDCE                                         r  CPU/ex_pcplusone/register[27]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.110     9.437    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.055     9.492 r  q_reg_i_5/O
                         net (fo=1, routed)           0.244     9.736    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.849 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.835    10.684    CPU/ex_pcplusone/register[27]/negClock
    SLICE_X60Y93         FDCE                                         r  CPU/ex_pcplusone/register[27]/q_reg/C
                         clock pessimism             -0.125    10.559    
                         clock uncertainty            0.084    10.642    
    SLICE_X60Y93         FDCE (Hold_fdce_C_D)         0.120    10.762    CPU/ex_pcplusone/register[27]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.762    
                         arrival time                          10.819    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 CPU/id_pcplusone_reg/register[30]/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/ex_pcplusone/register[30]/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.684ns = ( 10.684 - 10.000 ) 
    Source Clock Delay      (SCD):    0.546ns = ( 10.546 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.789     9.626    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.044     9.670 r  q_reg_i_5/O
                         net (fo=1, routed)           0.220     9.889    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     9.982 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.564    10.546    CPU/id_pcplusone_reg/register[30]/negClock
    SLICE_X61Y95         FDCE                                         r  CPU/id_pcplusone_reg/register[30]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y95         FDCE (Prop_fdce_C_Q)         0.141    10.687 r  CPU/id_pcplusone_reg/register[30]/q_reg/Q
                         net (fo=1, routed)           0.087    10.774    CPU/id_pcplusone_reg/register[30]/q_reg_n_0
    SLICE_X60Y95         LUT2 (Prop_lut2_I0_O)        0.045    10.819 r  CPU/id_pcplusone_reg/register[30]/q_i_1__218/O
                         net (fo=1, routed)           0.000    10.819    CPU/ex_pcplusone/register[30]/q_reg_1
    SLICE_X60Y95         FDCE                                         r  CPU/ex_pcplusone/register[30]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.110     9.437    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.055     9.492 r  q_reg_i_5/O
                         net (fo=1, routed)           0.244     9.736    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.849 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.835    10.684    CPU/ex_pcplusone/register[30]/negClock
    SLICE_X60Y95         FDCE                                         r  CPU/ex_pcplusone/register[30]/q_reg/C
                         clock pessimism             -0.125    10.559    
                         clock uncertainty            0.084    10.642    
    SLICE_X60Y95         FDCE (Hold_fdce_C_D)         0.120    10.762    CPU/ex_pcplusone/register[30]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.762    
                         arrival time                          10.819    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 CPU/id_pcplusone_reg/register[31]/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/ex_pcplusone/register[31]/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.684ns = ( 10.684 - 10.000 ) 
    Source Clock Delay      (SCD):    0.546ns = ( 10.546 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.789     9.626    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.044     9.670 r  q_reg_i_5/O
                         net (fo=1, routed)           0.220     9.889    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     9.982 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.564    10.546    CPU/id_pcplusone_reg/register[31]/negClock
    SLICE_X59Y95         FDCE                                         r  CPU/id_pcplusone_reg/register[31]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y95         FDCE (Prop_fdce_C_Q)         0.141    10.687 r  CPU/id_pcplusone_reg/register[31]/q_reg/Q
                         net (fo=1, routed)           0.087    10.774    CPU/id_pcplusone_reg/register[31]/q_reg_n_0
    SLICE_X58Y95         LUT2 (Prop_lut2_I0_O)        0.045    10.819 r  CPU/id_pcplusone_reg/register[31]/q_i_1__219/O
                         net (fo=1, routed)           0.000    10.819    CPU/ex_pcplusone/register[31]/q_reg_1
    SLICE_X58Y95         FDCE                                         r  CPU/ex_pcplusone/register[31]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.110     9.437    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.055     9.492 r  q_reg_i_5/O
                         net (fo=1, routed)           0.244     9.736    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.849 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.835    10.684    CPU/ex_pcplusone/register[31]/negClock
    SLICE_X58Y95         FDCE                                         r  CPU/ex_pcplusone/register[31]/q_reg/C
                         clock pessimism             -0.125    10.559    
                         clock uncertainty            0.084    10.642    
    SLICE_X58Y95         FDCE (Hold_fdce_C_D)         0.120    10.762    CPU/ex_pcplusone/register[31]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.762    
                         arrival time                          10.819    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 CPU/id_pcplusone_reg/register[24]/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/ex_pcplusone/register[24]/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.683ns = ( 10.683 - 10.000 ) 
    Source Clock Delay      (SCD):    0.545ns = ( 10.545 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.789     9.626    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.044     9.670 r  q_reg_i_5/O
                         net (fo=1, routed)           0.220     9.889    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     9.982 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.563    10.545    CPU/id_pcplusone_reg/register[24]/negClock
    SLICE_X61Y91         FDCE                                         r  CPU/id_pcplusone_reg/register[24]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y91         FDCE (Prop_fdce_C_Q)         0.141    10.686 r  CPU/id_pcplusone_reg/register[24]/q_reg/Q
                         net (fo=1, routed)           0.091    10.777    CPU/id_pcplusone_reg/register[24]/q_reg_n_0
    SLICE_X60Y91         LUT2 (Prop_lut2_I0_O)        0.045    10.822 r  CPU/id_pcplusone_reg/register[24]/q_i_1__212/O
                         net (fo=1, routed)           0.000    10.822    CPU/ex_pcplusone/register[24]/q_reg_4
    SLICE_X60Y91         FDCE                                         r  CPU/ex_pcplusone/register[24]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.110     9.437    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.055     9.492 r  q_reg_i_5/O
                         net (fo=1, routed)           0.244     9.736    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.849 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.834    10.683    CPU/ex_pcplusone/register[24]/negClock
    SLICE_X60Y91         FDCE                                         r  CPU/ex_pcplusone/register[24]/q_reg/C
                         clock pessimism             -0.125    10.558    
                         clock uncertainty            0.084    10.641    
    SLICE_X60Y91         FDCE (Hold_fdce_C_D)         0.121    10.762    CPU/ex_pcplusone/register[24]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.762    
                         arrival time                          10.822    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 CPU/id_pcplusone_reg/register[2]/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/ex_pcplusone/register[2]/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.683ns = ( 10.683 - 10.000 ) 
    Source Clock Delay      (SCD):    0.546ns = ( 10.546 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.789     9.626    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.044     9.670 r  q_reg_i_5/O
                         net (fo=1, routed)           0.220     9.889    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     9.982 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.564    10.546    CPU/id_pcplusone_reg/register[2]/negClock
    SLICE_X35Y86         FDCE                                         r  CPU/id_pcplusone_reg/register[2]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y86         FDCE (Prop_fdce_C_Q)         0.141    10.687 r  CPU/id_pcplusone_reg/register[2]/q_reg/Q
                         net (fo=1, routed)           0.091    10.778    CPU/id_pcplusone_reg/register[2]/q_reg_n_0
    SLICE_X34Y86         LUT2 (Prop_lut2_I0_O)        0.045    10.823 r  CPU/id_pcplusone_reg/register[2]/q_i_1__190/O
                         net (fo=1, routed)           0.000    10.823    CPU/ex_pcplusone/register[2]/q_reg_1
    SLICE_X34Y86         FDCE                                         r  CPU/ex_pcplusone/register[2]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.110     9.437    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.055     9.492 r  q_reg_i_5/O
                         net (fo=1, routed)           0.244     9.736    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.849 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.834    10.683    CPU/ex_pcplusone/register[2]/negClock
    SLICE_X34Y86         FDCE                                         r  CPU/ex_pcplusone/register[2]/q_reg/C
                         clock pessimism             -0.124    10.559    
                         clock uncertainty            0.084    10.642    
    SLICE_X34Y86         FDCE (Hold_fdce_C_D)         0.121    10.763    CPU/ex_pcplusone/register[2]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.763    
                         arrival time                          10.823    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 CPU/mem_pcplusone/register[29]/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/wb_pcplusone/register[29]/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.684ns = ( 10.684 - 10.000 ) 
    Source Clock Delay      (SCD):    0.546ns = ( 10.546 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.789     9.626    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.044     9.670 r  q_reg_i_5/O
                         net (fo=1, routed)           0.220     9.889    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     9.982 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.564    10.546    CPU/mem_pcplusone/register[29]/negClock
    SLICE_X58Y95         FDCE                                         r  CPU/mem_pcplusone/register[29]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y95         FDCE (Prop_fdce_C_Q)         0.164    10.710 r  CPU/mem_pcplusone/register[29]/q_reg/Q
                         net (fo=1, routed)           0.056    10.766    CPU/wb_pcplusone/register[29]/q_reg_1
    SLICE_X58Y95         FDCE                                         r  CPU/wb_pcplusone/register[29]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.110     9.437    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.055     9.492 r  q_reg_i_5/O
                         net (fo=1, routed)           0.244     9.736    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.849 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.835    10.684    CPU/wb_pcplusone/register[29]/negClock
    SLICE_X58Y95         FDCE                                         r  CPU/wb_pcplusone/register[29]/q_reg/C
                         clock pessimism             -0.138    10.546    
                         clock uncertainty            0.084    10.629    
    SLICE_X58Y95         FDCE (Hold_fdce_C_D)         0.064    10.693    CPU/wb_pcplusone/register[29]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.693    
                         arrival time                          10.766    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 CPU/ex_pcplusone/register[8]/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/mem_pcplusone/register[8]/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.119%)  route 0.130ns (47.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.680ns = ( 10.680 - 10.000 ) 
    Source Clock Delay      (SCD):    0.544ns = ( 10.544 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.789     9.626    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.044     9.670 r  q_reg_i_5/O
                         net (fo=1, routed)           0.220     9.889    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     9.982 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.562    10.544    CPU/ex_pcplusone/register[8]/negClock
    SLICE_X57Y92         FDCE                                         r  CPU/ex_pcplusone/register[8]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y92         FDCE (Prop_fdce_C_Q)         0.141    10.685 r  CPU/ex_pcplusone/register[8]/q_reg/Q
                         net (fo=7, routed)           0.130    10.814    CPU/mem_pcplusone/register[8]/EX_pcPlusOne[0]
    SLICE_X55Y91         FDCE                                         r  CPU/mem_pcplusone/register[8]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.110     9.437    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.055     9.492 r  q_reg_i_5/O
                         net (fo=1, routed)           0.244     9.736    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.849 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.831    10.680    CPU/mem_pcplusone/register[8]/negClock
    SLICE_X55Y91         FDCE                                         r  CPU/mem_pcplusone/register[8]/q_reg/C
                         clock pessimism             -0.101    10.579    
                         clock uncertainty            0.084    10.662    
    SLICE_X55Y91         FDCE (Hold_fdce_C_D)         0.075    10.737    CPU/mem_pcplusone/register[8]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.737    
                         arrival time                          10.814    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 CPU/mem_pcplusone/register[28]/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/wb_pcplusone/register[28]/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.684ns = ( 10.684 - 10.000 ) 
    Source Clock Delay      (SCD):    0.546ns = ( 10.546 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.789     9.626    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.044     9.670 r  q_reg_i_5/O
                         net (fo=1, routed)           0.220     9.889    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     9.982 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.564    10.546    CPU/mem_pcplusone/register[28]/negClock
    SLICE_X58Y95         FDCE                                         r  CPU/mem_pcplusone/register[28]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y95         FDCE (Prop_fdce_C_Q)         0.164    10.710 r  CPU/mem_pcplusone/register[28]/q_reg/Q
                         net (fo=1, routed)           0.056    10.766    CPU/wb_pcplusone/register[28]/q_reg_1
    SLICE_X58Y95         FDCE                                         r  CPU/wb_pcplusone/register[28]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.110     9.437    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.055     9.492 r  q_reg_i_5/O
                         net (fo=1, routed)           0.244     9.736    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.849 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.835    10.684    CPU/wb_pcplusone/register[28]/negClock
    SLICE_X58Y95         FDCE                                         r  CPU/wb_pcplusone/register[28]/q_reg/C
                         clock pessimism             -0.138    10.546    
                         clock uncertainty            0.084    10.629    
    SLICE_X58Y95         FDCE (Hold_fdce_C_D)         0.053    10.682    CPU/wb_pcplusone/register[28]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.682    
                         arrival time                          10.766    
  -------------------------------------------------------------------
                         slack                                  0.083    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :         1655  Failing Endpoints,  Worst Slack      -36.892ns,  Total Violation    -3857.699ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -36.892ns  (required time - arrival time)
  Source:                 tone_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            audioCont/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        56.079ns  (logic 35.964ns (64.131%)  route 20.115ns (35.869%))
  Logic Levels:           123  (CARRY4=102 LUT4=2 LUT5=15 LUT6=4)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 18.472 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.622    -0.918    clock
    SLICE_X29Y74         FDRE                                         r  tone_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.462 r  tone_reg[2]_replica/Q
                         net (fo=26, routed)          0.883     0.421    audioCont/tone[2]_repN_alias
    SLICE_X29Y73         LUT4 (Prop_lut4_I1_O)        0.124     0.545 r  audioCont/CounterLimit1__10_carry__0_i_7/O
                         net (fo=1, routed)           0.000     0.545    audioCont/CounterLimit1__10_carry__0_i_7_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.095 r  audioCont/CounterLimit1__10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.095    audioCont/CounterLimit1__10_carry__0_n_0
    SLICE_X29Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.209 r  audioCont/CounterLimit1__10_carry__1/CO[3]
                         net (fo=14, routed)          1.066     2.275    audioCont/CounterLimit1__10_carry__1_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     2.870 r  audioCont/counter1_carry__1_i_82/CO[3]
                         net (fo=1, routed)           0.000     2.870    audioCont/counter1_carry__1_i_82_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  audioCont/counter1_carry__1_i_77/CO[3]
                         net (fo=1, routed)           0.000     2.987    audioCont/counter1_carry__1_i_77_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  audioCont/counter1_carry__1_i_76/CO[3]
                         net (fo=1, routed)           0.009     3.113    audioCont/counter1_carry__1_i_76_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.367 r  audioCont/counter1_carry__1_i_44/CO[0]
                         net (fo=14, routed)          0.730     4.097    audioCont_n_13
    SLICE_X31Y73         LUT6 (Prop_lut6_I0_O)        0.367     4.464 r  counter1_carry__1_i_110/O
                         net (fo=1, routed)           0.000     4.464    counter1_carry__1_i_110_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.865 r  counter1_carry__1_i_71/CO[3]
                         net (fo=1, routed)           0.000     4.865    counter1_carry__1_i_71_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.979 r  counter1_carry__1_i_39/CO[3]
                         net (fo=1, routed)           0.009     4.988    counter1_carry__1_i_39_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.102 r  counter1_carry__1_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.102    counter1_carry__1_i_38_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.373 r  counter1_carry__1_i_25/CO[0]
                         net (fo=15, routed)          0.835     6.208    CounterLimit0[22]
    SLICE_X28Y75         LUT6 (Prop_lut6_I0_O)        0.373     6.581 r  counter1_carry__1_i_75/O
                         net (fo=1, routed)           0.000     6.581    counter1_carry__1_i_75_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.113 r  counter1_carry__1_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.113    counter1_carry__1_i_37_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.227 r  counter1_carry__1_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.227    counter1_carry__1_i_24_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.498 r  counter1_carry__1_i_11/CO[0]
                         net (fo=16, routed)          0.686     8.184    CounterLimit0[21]
    SLICE_X29Y76         LUT5 (Prop_lut5_I4_O)        0.373     8.557 r  counter1_carry__1_i_126/O
                         net (fo=1, routed)           0.000     8.557    counter1_carry__1_i_126_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.107 r  counter1_carry__1_i_88/CO[3]
                         net (fo=1, routed)           0.000     9.107    counter1_carry__1_i_88_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.221 r  counter1_carry__1_i_46/CO[3]
                         net (fo=1, routed)           0.000     9.221    counter1_carry__1_i_46_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.335 r  counter1_carry__1_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.335    counter1_carry__1_i_27_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.606 r  counter1_carry__1_i_12/CO[0]
                         net (fo=16, routed)          0.764    10.369    CounterLimit0[20]
    SLICE_X30Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    11.213 r  counter1_carry__1_i_93/CO[3]
                         net (fo=1, routed)           0.000    11.213    counter1_carry__1_i_93_n_0
    SLICE_X30Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.330 r  counter1_carry__1_i_51/CO[3]
                         net (fo=1, routed)           0.000    11.330    counter1_carry__1_i_51_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.447 r  counter1_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.447    counter1_carry__1_i_29_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.701 r  counter1_carry__1_i_16/CO[0]
                         net (fo=17, routed)          0.670    12.371    CounterLimit0[19]
    SLICE_X31Y79         LUT5 (Prop_lut5_I4_O)        0.367    12.738 r  counter1_carry__1_i_133/O
                         net (fo=1, routed)           0.000    12.738    counter1_carry__1_i_133_n_0
    SLICE_X31Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.288 r  counter1_carry__1_i_98/CO[3]
                         net (fo=1, routed)           0.000    13.288    counter1_carry__1_i_98_n_0
    SLICE_X31Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.402 r  counter1_carry__1_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.402    counter1_carry__1_i_56_n_0
    SLICE_X31Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.516 r  counter1_carry__1_i_31/CO[3]
                         net (fo=1, routed)           0.000    13.516    counter1_carry__1_i_31_n_0
    SLICE_X31Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.787 r  counter1_carry__1_i_17/CO[0]
                         net (fo=16, routed)          0.583    14.370    CounterLimit0[18]
    SLICE_X30Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    15.214 r  counter1_carry__0_i_89/CO[3]
                         net (fo=1, routed)           0.000    15.214    counter1_carry__0_i_89_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.331 r  counter1_carry__1_i_61/CO[3]
                         net (fo=1, routed)           0.000    15.331    counter1_carry__1_i_61_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.448 r  counter1_carry__1_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.448    counter1_carry__1_i_33_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.702 r  counter1_carry__1_i_18/CO[0]
                         net (fo=17, routed)          0.672    16.374    CounterLimit0[17]
    SLICE_X31Y83         LUT5 (Prop_lut5_I4_O)        0.367    16.741 r  counter1_carry__0_i_129/O
                         net (fo=1, routed)           0.000    16.741    counter1_carry__0_i_129_n_0
    SLICE_X31Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.291 r  counter1_carry__0_i_84/CO[3]
                         net (fo=1, routed)           0.000    17.291    counter1_carry__0_i_84_n_0
    SLICE_X31Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.405 r  counter1_carry__0_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.405    counter1_carry__0_i_44_n_0
    SLICE_X31Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.519 r  counter1_carry__1_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.519    counter1_carry__1_i_35_n_0
    SLICE_X31Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.790 r  counter1_carry__1_i_19/CO[0]
                         net (fo=16, routed)          0.583    18.373    CounterLimit0[16]
    SLICE_X30Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    19.217 r  counter1_carry__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    19.217    counter1_carry__0_i_83_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.334 r  counter1_carry__0_i_43/CO[3]
                         net (fo=1, routed)           0.000    19.334    counter1_carry__0_i_43_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.451 r  counter1_carry__0_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.451    counter1_carry__0_i_27_n_0
    SLICE_X30Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.705 r  counter1_carry__0_i_11/CO[0]
                         net (fo=16, routed)          0.661    20.366    CounterLimit0[15]
    SLICE_X29Y88         LUT6 (Prop_lut6_I0_O)        0.367    20.733 r  counter1_carry__0_i_97/O
                         net (fo=1, routed)           0.000    20.733    counter1_carry__0_i_97_n_0
    SLICE_X29Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.283 r  counter1_carry__0_i_49/CO[3]
                         net (fo=1, routed)           0.000    21.283    counter1_carry__0_i_49_n_0
    SLICE_X29Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.397 r  counter1_carry__0_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.397    counter1_carry__0_i_29_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.668 r  counter1_carry__0_i_12/CO[0]
                         net (fo=16, routed)          0.755    22.423    CounterLimit0[14]
    SLICE_X28Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    23.252 r  counter1_carry__0_i_99/CO[3]
                         net (fo=1, routed)           0.000    23.252    counter1_carry__0_i_99_n_0
    SLICE_X28Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.366 r  counter1_carry__0_i_54/CO[3]
                         net (fo=1, routed)           0.000    23.366    counter1_carry__0_i_54_n_0
    SLICE_X28Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.480 r  counter1_carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.480    counter1_carry__0_i_31_n_0
    SLICE_X28Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.751 r  counter1_carry__0_i_13/CO[0]
                         net (fo=16, routed)          0.557    24.308    CounterLimit0[13]
    SLICE_X29Y91         LUT5 (Prop_lut5_I4_O)        0.373    24.681 r  counter1_carry__0_i_141/O
                         net (fo=1, routed)           0.000    24.681    counter1_carry__0_i_141_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.231 r  counter1_carry__0_i_104/CO[3]
                         net (fo=1, routed)           0.000    25.231    counter1_carry__0_i_104_n_0
    SLICE_X29Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.345 r  counter1_carry__0_i_59/CO[3]
                         net (fo=1, routed)           0.000    25.345    counter1_carry__0_i_59_n_0
    SLICE_X29Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.459 r  counter1_carry__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    25.459    counter1_carry__0_i_33_n_0
    SLICE_X29Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.730 r  counter1_carry__0_i_14/CO[0]
                         net (fo=17, routed)          0.815    26.545    CounterLimit0[12]
    SLICE_X30Y92         LUT5 (Prop_lut5_I4_O)        0.373    26.918 r  counter1_carry__0_i_145/O
                         net (fo=1, routed)           0.000    26.918    counter1_carry__0_i_145_n_0
    SLICE_X30Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.451 r  counter1_carry__0_i_109/CO[3]
                         net (fo=1, routed)           0.000    27.451    counter1_carry__0_i_109_n_0
    SLICE_X30Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.568 r  counter1_carry__0_i_64/CO[3]
                         net (fo=1, routed)           0.000    27.568    counter1_carry__0_i_64_n_0
    SLICE_X30Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.685 r  counter1_carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    27.685    counter1_carry__0_i_35_n_0
    SLICE_X30Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    27.939 r  counter1_carry__0_i_19/CO[0]
                         net (fo=17, routed)          0.648    28.587    CounterLimit0[11]
    SLICE_X29Y95         LUT5 (Prop_lut5_I4_O)        0.367    28.954 r  counter1_carry__0_i_149/O
                         net (fo=1, routed)           0.000    28.954    counter1_carry__0_i_149_n_0
    SLICE_X29Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.504 r  counter1_carry__0_i_114/CO[3]
                         net (fo=1, routed)           0.000    29.504    counter1_carry__0_i_114_n_0
    SLICE_X29Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.618 r  counter1_carry__0_i_69/CO[3]
                         net (fo=1, routed)           0.000    29.618    counter1_carry__0_i_69_n_0
    SLICE_X29Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.732 r  counter1_carry__0_i_37/CO[3]
                         net (fo=1, routed)           0.000    29.732    counter1_carry__0_i_37_n_0
    SLICE_X29Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.003 r  counter1_carry__0_i_20/CO[0]
                         net (fo=17, routed)          0.790    30.794    CounterLimit0[10]
    SLICE_X30Y96         LUT5 (Prop_lut5_I4_O)        0.373    31.167 r  counter1_carry_i_69/O
                         net (fo=1, routed)           0.000    31.167    counter1_carry_i_69_n_0
    SLICE_X30Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.700 r  counter1_carry_i_50/CO[3]
                         net (fo=1, routed)           0.000    31.700    counter1_carry_i_50_n_0
    SLICE_X30Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.817 r  counter1_carry__0_i_74/CO[3]
                         net (fo=1, routed)           0.000    31.817    counter1_carry__0_i_74_n_0
    SLICE_X30Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.934 r  counter1_carry__0_i_39/CO[3]
                         net (fo=1, routed)           0.000    31.934    counter1_carry__0_i_39_n_0
    SLICE_X30Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.188 r  counter1_carry__0_i_21/CO[0]
                         net (fo=17, routed)          0.810    32.997    CounterLimit0[9]
    SLICE_X28Y96         LUT5 (Prop_lut5_I4_O)        0.367    33.364 r  counter1_carry_i_65/O
                         net (fo=1, routed)           0.000    33.364    counter1_carry_i_65_n_0
    SLICE_X28Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.914 r  counter1_carry_i_45/CO[3]
                         net (fo=1, routed)           0.000    33.914    counter1_carry_i_45_n_0
    SLICE_X28Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.028 r  counter1_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.028    counter1_carry_i_30_n_0
    SLICE_X28Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.142 r  counter1_carry__0_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.142    counter1_carry__0_i_41_n_0
    SLICE_X28Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.413 r  counter1_carry__0_i_22/CO[0]
                         net (fo=16, routed)          0.784    35.197    CounterLimit0[8]
    SLICE_X28Y100        LUT6 (Prop_lut6_I0_O)        0.373    35.570 r  counter1_carry_i_60/O
                         net (fo=1, routed)           0.000    35.570    counter1_carry_i_60_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    35.968 r  counter1_carry_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.968    counter1_carry_i_44_n_0
    SLICE_X28Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.082 r  counter1_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.082    counter1_carry_i_29_n_0
    SLICE_X28Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.196 r  counter1_carry_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.196    counter1_carry_i_22_n_0
    SLICE_X28Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.467 r  counter1_carry_i_11/CO[0]
                         net (fo=17, routed)          0.737    37.204    CounterLimit0[7]
    SLICE_X29Y101        LUT5 (Prop_lut5_I4_O)        0.373    37.577 r  CounterLimit1__1090_carry_i_41/O
                         net (fo=1, routed)           0.000    37.577    CounterLimit1__1090_carry_i_41_n_0
    SLICE_X29Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.127 r  CounterLimit1__1090_carry_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.127    CounterLimit1__1090_carry_i_33_n_0
    SLICE_X29Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.241 r  counter1_carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    38.241    counter1_carry_i_35_n_0
    SLICE_X29Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.355 r  counter1_carry_i_24/CO[3]
                         net (fo=1, routed)           0.000    38.355    counter1_carry_i_24_n_0
    SLICE_X29Y104        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    38.626 r  counter1_carry_i_12/CO[0]
                         net (fo=17, routed)          0.701    39.327    CounterLimit0[6]
    SLICE_X30Y103        LUT5 (Prop_lut5_I4_O)        0.373    39.700 r  CounterLimit1__1090_carry_i_37/O
                         net (fo=1, routed)           0.000    39.700    CounterLimit1__1090_carry_i_37_n_0
    SLICE_X30Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.233 r  CounterLimit1__1090_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.233    CounterLimit1__1090_carry_i_28_n_0
    SLICE_X30Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.350 r  CounterLimit1__1090_carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    40.350    CounterLimit1__1090_carry__0_i_21_n_0
    SLICE_X30Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.467 r  counter1_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    40.467    counter1_carry_i_26_n_0
    SLICE_X30Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    40.721 r  counter1_carry_i_13/CO[0]
                         net (fo=17, routed)          0.817    41.537    CounterLimit0[5]
    SLICE_X28Y104        LUT5 (Prop_lut5_I4_O)        0.367    41.904 r  CounterLimit1__1090_carry_i_32/O
                         net (fo=1, routed)           0.000    41.904    CounterLimit1__1090_carry_i_32_n_0
    SLICE_X28Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.454 r  CounterLimit1__1090_carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    42.454    CounterLimit1__1090_carry_i_23_n_0
    SLICE_X28Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.568 r  CounterLimit1__1090_carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.568    CounterLimit1__1090_carry__0_i_16_n_0
    SLICE_X28Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.682 r  CounterLimit1__1090_carry__1_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.682    CounterLimit1__1090_carry__1_i_16_n_0
    SLICE_X28Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    42.953 r  counter1_carry_i_14/CO[0]
                         net (fo=17, routed)          0.659    43.612    CounterLimit0[4]
    SLICE_X29Y106        LUT5 (Prop_lut5_I4_O)        0.373    43.985 r  CounterLimit1__1090_carry_i_27/O
                         net (fo=1, routed)           0.000    43.985    CounterLimit1__1090_carry_i_27_n_0
    SLICE_X29Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.535 r  CounterLimit1__1090_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.535    CounterLimit1__1090_carry_i_17_n_0
    SLICE_X29Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.649 r  CounterLimit1__1090_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.649    CounterLimit1__1090_carry__0_i_11_n_0
    SLICE_X29Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.763 r  CounterLimit1__1090_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.763    CounterLimit1__1090_carry__1_i_11_n_0
    SLICE_X29Y109        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.034 r  CounterLimit1__1090_carry_i_15/CO[0]
                         net (fo=17, routed)          0.487    45.522    CounterLimit0[3]
    SLICE_X31Y109        LUT5 (Prop_lut5_I4_O)        0.373    45.895 r  CounterLimit1__1090_carry_i_21/O
                         net (fo=1, routed)           0.000    45.895    CounterLimit1__1090_carry_i_21_n_0
    SLICE_X31Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.445 r  CounterLimit1__1090_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.445    CounterLimit1__1090_carry_i_10_n_0
    SLICE_X31Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.559 r  CounterLimit1__1090_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.559    CounterLimit1__1090_carry__0_i_6_n_0
    SLICE_X31Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.673 r  CounterLimit1__1090_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.673    CounterLimit1__1090_carry__1_i_6_n_0
    SLICE_X31Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    46.944 r  CounterLimit1__1090_carry_i_8/CO[0]
                         net (fo=17, routed)          0.818    47.762    audioCont/counter1_carry__1_i_6_0[0]
    SLICE_X30Y109        LUT5 (Prop_lut5_I4_O)        0.373    48.135 r  audioCont/CounterLimit1__1090_carry_i_14/O
                         net (fo=1, routed)           0.000    48.135    audioCont/CounterLimit1__1090_carry_i_14_n_0
    SLICE_X30Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.668 r  audioCont/CounterLimit1__1090_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.668    audioCont/CounterLimit1__1090_carry_i_2_n_0
    SLICE_X30Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.785 r  audioCont/CounterLimit1__1090_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.785    audioCont/CounterLimit1__1090_carry__0_i_1_n_0
    SLICE_X30Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.902 r  audioCont/CounterLimit1__1090_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.902    audioCont/CounterLimit1__1090_carry__1_i_1_n_0
    SLICE_X30Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    49.156 r  audioCont/CounterLimit1__1090_carry_i_1/CO[0]
                         net (fo=17, routed)          0.835    49.991    audioCont/CounterLimit0[1]
    SLICE_X29Y110        LUT5 (Prop_lut5_I4_O)        0.367    50.358 r  audioCont/CounterLimit1__1090_carry_i_7/O
                         net (fo=1, routed)           0.000    50.358    audioCont/CounterLimit1__1090_carry_i_7_n_0
    SLICE_X29Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.890 r  audioCont/CounterLimit1__1090_carry/CO[3]
                         net (fo=1, routed)           0.000    50.890    audioCont/CounterLimit1__1090_carry_n_0
    SLICE_X29Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.004 r  audioCont/CounterLimit1__1090_carry__0/CO[3]
                         net (fo=1, routed)           0.000    51.004    audioCont/CounterLimit1__1090_carry__0_n_0
    SLICE_X29Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.118 r  audioCont/CounterLimit1__1090_carry__1/CO[3]
                         net (fo=3, routed)           0.654    51.772    audioCont/CounterLimit0[0]
    SLICE_X29Y113        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    52.352 r  audioCont/counter1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.352    audioCont/counter1_carry_i_10_n_0
    SLICE_X29Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.466 r  audioCont/counter1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.466    audioCont/counter1_carry_i_9_n_0
    SLICE_X29Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.580 r  audioCont/counter1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.580    audioCont/counter1_carry__0_i_10_n_0
    SLICE_X29Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.694 r  audioCont/counter1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.694    audioCont/counter1_carry__0_i_9_n_0
    SLICE_X29Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    53.028 r  audioCont/counter1_carry__1_i_10/O[1]
                         net (fo=2, routed)           0.569    53.596    audioCont/CounterLimit[17]
    SLICE_X30Y117        LUT4 (Prop_lut4_I2_O)        0.303    53.899 r  audioCont/counter1_carry__1_i_8/O
                         net (fo=1, routed)           0.000    53.899    audioCont/counter1_carry__1_i_8_n_0
    SLICE_X30Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    54.412 r  audioCont/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    54.412    audioCont/counter1
    SLICE_X30Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    54.631 r  audioCont/counter1_carry__2/O[0]
                         net (fo=24, routed)          0.530    55.161    audioCont/clear
    SLICE_X31Y120        FDRE                                         r  audioCont/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.493    18.472    audioCont/clk_out1
    SLICE_X31Y120        FDRE                                         r  audioCont/counter_reg[17]/C
                         clock pessimism              0.480    18.953    
                         clock uncertainty           -0.084    18.869    
    SLICE_X31Y120        FDRE (Setup_fdre_C_R)       -0.600    18.269    audioCont/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         18.269    
                         arrival time                         -55.161    
  -------------------------------------------------------------------
                         slack                                -36.892    

Slack (VIOLATED) :        -36.892ns  (required time - arrival time)
  Source:                 tone_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            audioCont/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        56.079ns  (logic 35.964ns (64.131%)  route 20.115ns (35.869%))
  Logic Levels:           123  (CARRY4=102 LUT4=2 LUT5=15 LUT6=4)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 18.472 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.622    -0.918    clock
    SLICE_X29Y74         FDRE                                         r  tone_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.462 r  tone_reg[2]_replica/Q
                         net (fo=26, routed)          0.883     0.421    audioCont/tone[2]_repN_alias
    SLICE_X29Y73         LUT4 (Prop_lut4_I1_O)        0.124     0.545 r  audioCont/CounterLimit1__10_carry__0_i_7/O
                         net (fo=1, routed)           0.000     0.545    audioCont/CounterLimit1__10_carry__0_i_7_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.095 r  audioCont/CounterLimit1__10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.095    audioCont/CounterLimit1__10_carry__0_n_0
    SLICE_X29Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.209 r  audioCont/CounterLimit1__10_carry__1/CO[3]
                         net (fo=14, routed)          1.066     2.275    audioCont/CounterLimit1__10_carry__1_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     2.870 r  audioCont/counter1_carry__1_i_82/CO[3]
                         net (fo=1, routed)           0.000     2.870    audioCont/counter1_carry__1_i_82_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  audioCont/counter1_carry__1_i_77/CO[3]
                         net (fo=1, routed)           0.000     2.987    audioCont/counter1_carry__1_i_77_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  audioCont/counter1_carry__1_i_76/CO[3]
                         net (fo=1, routed)           0.009     3.113    audioCont/counter1_carry__1_i_76_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.367 r  audioCont/counter1_carry__1_i_44/CO[0]
                         net (fo=14, routed)          0.730     4.097    audioCont_n_13
    SLICE_X31Y73         LUT6 (Prop_lut6_I0_O)        0.367     4.464 r  counter1_carry__1_i_110/O
                         net (fo=1, routed)           0.000     4.464    counter1_carry__1_i_110_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.865 r  counter1_carry__1_i_71/CO[3]
                         net (fo=1, routed)           0.000     4.865    counter1_carry__1_i_71_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.979 r  counter1_carry__1_i_39/CO[3]
                         net (fo=1, routed)           0.009     4.988    counter1_carry__1_i_39_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.102 r  counter1_carry__1_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.102    counter1_carry__1_i_38_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.373 r  counter1_carry__1_i_25/CO[0]
                         net (fo=15, routed)          0.835     6.208    CounterLimit0[22]
    SLICE_X28Y75         LUT6 (Prop_lut6_I0_O)        0.373     6.581 r  counter1_carry__1_i_75/O
                         net (fo=1, routed)           0.000     6.581    counter1_carry__1_i_75_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.113 r  counter1_carry__1_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.113    counter1_carry__1_i_37_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.227 r  counter1_carry__1_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.227    counter1_carry__1_i_24_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.498 r  counter1_carry__1_i_11/CO[0]
                         net (fo=16, routed)          0.686     8.184    CounterLimit0[21]
    SLICE_X29Y76         LUT5 (Prop_lut5_I4_O)        0.373     8.557 r  counter1_carry__1_i_126/O
                         net (fo=1, routed)           0.000     8.557    counter1_carry__1_i_126_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.107 r  counter1_carry__1_i_88/CO[3]
                         net (fo=1, routed)           0.000     9.107    counter1_carry__1_i_88_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.221 r  counter1_carry__1_i_46/CO[3]
                         net (fo=1, routed)           0.000     9.221    counter1_carry__1_i_46_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.335 r  counter1_carry__1_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.335    counter1_carry__1_i_27_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.606 r  counter1_carry__1_i_12/CO[0]
                         net (fo=16, routed)          0.764    10.369    CounterLimit0[20]
    SLICE_X30Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    11.213 r  counter1_carry__1_i_93/CO[3]
                         net (fo=1, routed)           0.000    11.213    counter1_carry__1_i_93_n_0
    SLICE_X30Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.330 r  counter1_carry__1_i_51/CO[3]
                         net (fo=1, routed)           0.000    11.330    counter1_carry__1_i_51_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.447 r  counter1_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.447    counter1_carry__1_i_29_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.701 r  counter1_carry__1_i_16/CO[0]
                         net (fo=17, routed)          0.670    12.371    CounterLimit0[19]
    SLICE_X31Y79         LUT5 (Prop_lut5_I4_O)        0.367    12.738 r  counter1_carry__1_i_133/O
                         net (fo=1, routed)           0.000    12.738    counter1_carry__1_i_133_n_0
    SLICE_X31Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.288 r  counter1_carry__1_i_98/CO[3]
                         net (fo=1, routed)           0.000    13.288    counter1_carry__1_i_98_n_0
    SLICE_X31Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.402 r  counter1_carry__1_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.402    counter1_carry__1_i_56_n_0
    SLICE_X31Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.516 r  counter1_carry__1_i_31/CO[3]
                         net (fo=1, routed)           0.000    13.516    counter1_carry__1_i_31_n_0
    SLICE_X31Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.787 r  counter1_carry__1_i_17/CO[0]
                         net (fo=16, routed)          0.583    14.370    CounterLimit0[18]
    SLICE_X30Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    15.214 r  counter1_carry__0_i_89/CO[3]
                         net (fo=1, routed)           0.000    15.214    counter1_carry__0_i_89_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.331 r  counter1_carry__1_i_61/CO[3]
                         net (fo=1, routed)           0.000    15.331    counter1_carry__1_i_61_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.448 r  counter1_carry__1_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.448    counter1_carry__1_i_33_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.702 r  counter1_carry__1_i_18/CO[0]
                         net (fo=17, routed)          0.672    16.374    CounterLimit0[17]
    SLICE_X31Y83         LUT5 (Prop_lut5_I4_O)        0.367    16.741 r  counter1_carry__0_i_129/O
                         net (fo=1, routed)           0.000    16.741    counter1_carry__0_i_129_n_0
    SLICE_X31Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.291 r  counter1_carry__0_i_84/CO[3]
                         net (fo=1, routed)           0.000    17.291    counter1_carry__0_i_84_n_0
    SLICE_X31Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.405 r  counter1_carry__0_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.405    counter1_carry__0_i_44_n_0
    SLICE_X31Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.519 r  counter1_carry__1_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.519    counter1_carry__1_i_35_n_0
    SLICE_X31Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.790 r  counter1_carry__1_i_19/CO[0]
                         net (fo=16, routed)          0.583    18.373    CounterLimit0[16]
    SLICE_X30Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    19.217 r  counter1_carry__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    19.217    counter1_carry__0_i_83_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.334 r  counter1_carry__0_i_43/CO[3]
                         net (fo=1, routed)           0.000    19.334    counter1_carry__0_i_43_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.451 r  counter1_carry__0_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.451    counter1_carry__0_i_27_n_0
    SLICE_X30Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.705 r  counter1_carry__0_i_11/CO[0]
                         net (fo=16, routed)          0.661    20.366    CounterLimit0[15]
    SLICE_X29Y88         LUT6 (Prop_lut6_I0_O)        0.367    20.733 r  counter1_carry__0_i_97/O
                         net (fo=1, routed)           0.000    20.733    counter1_carry__0_i_97_n_0
    SLICE_X29Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.283 r  counter1_carry__0_i_49/CO[3]
                         net (fo=1, routed)           0.000    21.283    counter1_carry__0_i_49_n_0
    SLICE_X29Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.397 r  counter1_carry__0_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.397    counter1_carry__0_i_29_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.668 r  counter1_carry__0_i_12/CO[0]
                         net (fo=16, routed)          0.755    22.423    CounterLimit0[14]
    SLICE_X28Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    23.252 r  counter1_carry__0_i_99/CO[3]
                         net (fo=1, routed)           0.000    23.252    counter1_carry__0_i_99_n_0
    SLICE_X28Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.366 r  counter1_carry__0_i_54/CO[3]
                         net (fo=1, routed)           0.000    23.366    counter1_carry__0_i_54_n_0
    SLICE_X28Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.480 r  counter1_carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.480    counter1_carry__0_i_31_n_0
    SLICE_X28Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.751 r  counter1_carry__0_i_13/CO[0]
                         net (fo=16, routed)          0.557    24.308    CounterLimit0[13]
    SLICE_X29Y91         LUT5 (Prop_lut5_I4_O)        0.373    24.681 r  counter1_carry__0_i_141/O
                         net (fo=1, routed)           0.000    24.681    counter1_carry__0_i_141_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.231 r  counter1_carry__0_i_104/CO[3]
                         net (fo=1, routed)           0.000    25.231    counter1_carry__0_i_104_n_0
    SLICE_X29Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.345 r  counter1_carry__0_i_59/CO[3]
                         net (fo=1, routed)           0.000    25.345    counter1_carry__0_i_59_n_0
    SLICE_X29Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.459 r  counter1_carry__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    25.459    counter1_carry__0_i_33_n_0
    SLICE_X29Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.730 r  counter1_carry__0_i_14/CO[0]
                         net (fo=17, routed)          0.815    26.545    CounterLimit0[12]
    SLICE_X30Y92         LUT5 (Prop_lut5_I4_O)        0.373    26.918 r  counter1_carry__0_i_145/O
                         net (fo=1, routed)           0.000    26.918    counter1_carry__0_i_145_n_0
    SLICE_X30Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.451 r  counter1_carry__0_i_109/CO[3]
                         net (fo=1, routed)           0.000    27.451    counter1_carry__0_i_109_n_0
    SLICE_X30Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.568 r  counter1_carry__0_i_64/CO[3]
                         net (fo=1, routed)           0.000    27.568    counter1_carry__0_i_64_n_0
    SLICE_X30Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.685 r  counter1_carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    27.685    counter1_carry__0_i_35_n_0
    SLICE_X30Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    27.939 r  counter1_carry__0_i_19/CO[0]
                         net (fo=17, routed)          0.648    28.587    CounterLimit0[11]
    SLICE_X29Y95         LUT5 (Prop_lut5_I4_O)        0.367    28.954 r  counter1_carry__0_i_149/O
                         net (fo=1, routed)           0.000    28.954    counter1_carry__0_i_149_n_0
    SLICE_X29Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.504 r  counter1_carry__0_i_114/CO[3]
                         net (fo=1, routed)           0.000    29.504    counter1_carry__0_i_114_n_0
    SLICE_X29Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.618 r  counter1_carry__0_i_69/CO[3]
                         net (fo=1, routed)           0.000    29.618    counter1_carry__0_i_69_n_0
    SLICE_X29Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.732 r  counter1_carry__0_i_37/CO[3]
                         net (fo=1, routed)           0.000    29.732    counter1_carry__0_i_37_n_0
    SLICE_X29Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.003 r  counter1_carry__0_i_20/CO[0]
                         net (fo=17, routed)          0.790    30.794    CounterLimit0[10]
    SLICE_X30Y96         LUT5 (Prop_lut5_I4_O)        0.373    31.167 r  counter1_carry_i_69/O
                         net (fo=1, routed)           0.000    31.167    counter1_carry_i_69_n_0
    SLICE_X30Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.700 r  counter1_carry_i_50/CO[3]
                         net (fo=1, routed)           0.000    31.700    counter1_carry_i_50_n_0
    SLICE_X30Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.817 r  counter1_carry__0_i_74/CO[3]
                         net (fo=1, routed)           0.000    31.817    counter1_carry__0_i_74_n_0
    SLICE_X30Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.934 r  counter1_carry__0_i_39/CO[3]
                         net (fo=1, routed)           0.000    31.934    counter1_carry__0_i_39_n_0
    SLICE_X30Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.188 r  counter1_carry__0_i_21/CO[0]
                         net (fo=17, routed)          0.810    32.997    CounterLimit0[9]
    SLICE_X28Y96         LUT5 (Prop_lut5_I4_O)        0.367    33.364 r  counter1_carry_i_65/O
                         net (fo=1, routed)           0.000    33.364    counter1_carry_i_65_n_0
    SLICE_X28Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.914 r  counter1_carry_i_45/CO[3]
                         net (fo=1, routed)           0.000    33.914    counter1_carry_i_45_n_0
    SLICE_X28Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.028 r  counter1_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.028    counter1_carry_i_30_n_0
    SLICE_X28Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.142 r  counter1_carry__0_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.142    counter1_carry__0_i_41_n_0
    SLICE_X28Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.413 r  counter1_carry__0_i_22/CO[0]
                         net (fo=16, routed)          0.784    35.197    CounterLimit0[8]
    SLICE_X28Y100        LUT6 (Prop_lut6_I0_O)        0.373    35.570 r  counter1_carry_i_60/O
                         net (fo=1, routed)           0.000    35.570    counter1_carry_i_60_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    35.968 r  counter1_carry_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.968    counter1_carry_i_44_n_0
    SLICE_X28Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.082 r  counter1_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.082    counter1_carry_i_29_n_0
    SLICE_X28Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.196 r  counter1_carry_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.196    counter1_carry_i_22_n_0
    SLICE_X28Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.467 r  counter1_carry_i_11/CO[0]
                         net (fo=17, routed)          0.737    37.204    CounterLimit0[7]
    SLICE_X29Y101        LUT5 (Prop_lut5_I4_O)        0.373    37.577 r  CounterLimit1__1090_carry_i_41/O
                         net (fo=1, routed)           0.000    37.577    CounterLimit1__1090_carry_i_41_n_0
    SLICE_X29Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.127 r  CounterLimit1__1090_carry_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.127    CounterLimit1__1090_carry_i_33_n_0
    SLICE_X29Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.241 r  counter1_carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    38.241    counter1_carry_i_35_n_0
    SLICE_X29Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.355 r  counter1_carry_i_24/CO[3]
                         net (fo=1, routed)           0.000    38.355    counter1_carry_i_24_n_0
    SLICE_X29Y104        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    38.626 r  counter1_carry_i_12/CO[0]
                         net (fo=17, routed)          0.701    39.327    CounterLimit0[6]
    SLICE_X30Y103        LUT5 (Prop_lut5_I4_O)        0.373    39.700 r  CounterLimit1__1090_carry_i_37/O
                         net (fo=1, routed)           0.000    39.700    CounterLimit1__1090_carry_i_37_n_0
    SLICE_X30Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.233 r  CounterLimit1__1090_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.233    CounterLimit1__1090_carry_i_28_n_0
    SLICE_X30Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.350 r  CounterLimit1__1090_carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    40.350    CounterLimit1__1090_carry__0_i_21_n_0
    SLICE_X30Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.467 r  counter1_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    40.467    counter1_carry_i_26_n_0
    SLICE_X30Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    40.721 r  counter1_carry_i_13/CO[0]
                         net (fo=17, routed)          0.817    41.537    CounterLimit0[5]
    SLICE_X28Y104        LUT5 (Prop_lut5_I4_O)        0.367    41.904 r  CounterLimit1__1090_carry_i_32/O
                         net (fo=1, routed)           0.000    41.904    CounterLimit1__1090_carry_i_32_n_0
    SLICE_X28Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.454 r  CounterLimit1__1090_carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    42.454    CounterLimit1__1090_carry_i_23_n_0
    SLICE_X28Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.568 r  CounterLimit1__1090_carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.568    CounterLimit1__1090_carry__0_i_16_n_0
    SLICE_X28Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.682 r  CounterLimit1__1090_carry__1_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.682    CounterLimit1__1090_carry__1_i_16_n_0
    SLICE_X28Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    42.953 r  counter1_carry_i_14/CO[0]
                         net (fo=17, routed)          0.659    43.612    CounterLimit0[4]
    SLICE_X29Y106        LUT5 (Prop_lut5_I4_O)        0.373    43.985 r  CounterLimit1__1090_carry_i_27/O
                         net (fo=1, routed)           0.000    43.985    CounterLimit1__1090_carry_i_27_n_0
    SLICE_X29Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.535 r  CounterLimit1__1090_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.535    CounterLimit1__1090_carry_i_17_n_0
    SLICE_X29Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.649 r  CounterLimit1__1090_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.649    CounterLimit1__1090_carry__0_i_11_n_0
    SLICE_X29Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.763 r  CounterLimit1__1090_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.763    CounterLimit1__1090_carry__1_i_11_n_0
    SLICE_X29Y109        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.034 r  CounterLimit1__1090_carry_i_15/CO[0]
                         net (fo=17, routed)          0.487    45.522    CounterLimit0[3]
    SLICE_X31Y109        LUT5 (Prop_lut5_I4_O)        0.373    45.895 r  CounterLimit1__1090_carry_i_21/O
                         net (fo=1, routed)           0.000    45.895    CounterLimit1__1090_carry_i_21_n_0
    SLICE_X31Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.445 r  CounterLimit1__1090_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.445    CounterLimit1__1090_carry_i_10_n_0
    SLICE_X31Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.559 r  CounterLimit1__1090_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.559    CounterLimit1__1090_carry__0_i_6_n_0
    SLICE_X31Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.673 r  CounterLimit1__1090_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.673    CounterLimit1__1090_carry__1_i_6_n_0
    SLICE_X31Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    46.944 r  CounterLimit1__1090_carry_i_8/CO[0]
                         net (fo=17, routed)          0.818    47.762    audioCont/counter1_carry__1_i_6_0[0]
    SLICE_X30Y109        LUT5 (Prop_lut5_I4_O)        0.373    48.135 r  audioCont/CounterLimit1__1090_carry_i_14/O
                         net (fo=1, routed)           0.000    48.135    audioCont/CounterLimit1__1090_carry_i_14_n_0
    SLICE_X30Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.668 r  audioCont/CounterLimit1__1090_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.668    audioCont/CounterLimit1__1090_carry_i_2_n_0
    SLICE_X30Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.785 r  audioCont/CounterLimit1__1090_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.785    audioCont/CounterLimit1__1090_carry__0_i_1_n_0
    SLICE_X30Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.902 r  audioCont/CounterLimit1__1090_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.902    audioCont/CounterLimit1__1090_carry__1_i_1_n_0
    SLICE_X30Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    49.156 r  audioCont/CounterLimit1__1090_carry_i_1/CO[0]
                         net (fo=17, routed)          0.835    49.991    audioCont/CounterLimit0[1]
    SLICE_X29Y110        LUT5 (Prop_lut5_I4_O)        0.367    50.358 r  audioCont/CounterLimit1__1090_carry_i_7/O
                         net (fo=1, routed)           0.000    50.358    audioCont/CounterLimit1__1090_carry_i_7_n_0
    SLICE_X29Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.890 r  audioCont/CounterLimit1__1090_carry/CO[3]
                         net (fo=1, routed)           0.000    50.890    audioCont/CounterLimit1__1090_carry_n_0
    SLICE_X29Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.004 r  audioCont/CounterLimit1__1090_carry__0/CO[3]
                         net (fo=1, routed)           0.000    51.004    audioCont/CounterLimit1__1090_carry__0_n_0
    SLICE_X29Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.118 r  audioCont/CounterLimit1__1090_carry__1/CO[3]
                         net (fo=3, routed)           0.654    51.772    audioCont/CounterLimit0[0]
    SLICE_X29Y113        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    52.352 r  audioCont/counter1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.352    audioCont/counter1_carry_i_10_n_0
    SLICE_X29Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.466 r  audioCont/counter1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.466    audioCont/counter1_carry_i_9_n_0
    SLICE_X29Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.580 r  audioCont/counter1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.580    audioCont/counter1_carry__0_i_10_n_0
    SLICE_X29Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.694 r  audioCont/counter1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.694    audioCont/counter1_carry__0_i_9_n_0
    SLICE_X29Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    53.028 r  audioCont/counter1_carry__1_i_10/O[1]
                         net (fo=2, routed)           0.569    53.596    audioCont/CounterLimit[17]
    SLICE_X30Y117        LUT4 (Prop_lut4_I2_O)        0.303    53.899 r  audioCont/counter1_carry__1_i_8/O
                         net (fo=1, routed)           0.000    53.899    audioCont/counter1_carry__1_i_8_n_0
    SLICE_X30Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    54.412 r  audioCont/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    54.412    audioCont/counter1
    SLICE_X30Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    54.631 r  audioCont/counter1_carry__2/O[0]
                         net (fo=24, routed)          0.530    55.161    audioCont/clear
    SLICE_X31Y120        FDRE                                         r  audioCont/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.493    18.472    audioCont/clk_out1
    SLICE_X31Y120        FDRE                                         r  audioCont/counter_reg[18]/C
                         clock pessimism              0.480    18.953    
                         clock uncertainty           -0.084    18.869    
    SLICE_X31Y120        FDRE (Setup_fdre_C_R)       -0.600    18.269    audioCont/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         18.269    
                         arrival time                         -55.161    
  -------------------------------------------------------------------
                         slack                                -36.892    

Slack (VIOLATED) :        -36.892ns  (required time - arrival time)
  Source:                 tone_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            audioCont/counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        56.079ns  (logic 35.964ns (64.131%)  route 20.115ns (35.869%))
  Logic Levels:           123  (CARRY4=102 LUT4=2 LUT5=15 LUT6=4)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 18.472 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.622    -0.918    clock
    SLICE_X29Y74         FDRE                                         r  tone_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.462 r  tone_reg[2]_replica/Q
                         net (fo=26, routed)          0.883     0.421    audioCont/tone[2]_repN_alias
    SLICE_X29Y73         LUT4 (Prop_lut4_I1_O)        0.124     0.545 r  audioCont/CounterLimit1__10_carry__0_i_7/O
                         net (fo=1, routed)           0.000     0.545    audioCont/CounterLimit1__10_carry__0_i_7_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.095 r  audioCont/CounterLimit1__10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.095    audioCont/CounterLimit1__10_carry__0_n_0
    SLICE_X29Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.209 r  audioCont/CounterLimit1__10_carry__1/CO[3]
                         net (fo=14, routed)          1.066     2.275    audioCont/CounterLimit1__10_carry__1_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     2.870 r  audioCont/counter1_carry__1_i_82/CO[3]
                         net (fo=1, routed)           0.000     2.870    audioCont/counter1_carry__1_i_82_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  audioCont/counter1_carry__1_i_77/CO[3]
                         net (fo=1, routed)           0.000     2.987    audioCont/counter1_carry__1_i_77_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  audioCont/counter1_carry__1_i_76/CO[3]
                         net (fo=1, routed)           0.009     3.113    audioCont/counter1_carry__1_i_76_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.367 r  audioCont/counter1_carry__1_i_44/CO[0]
                         net (fo=14, routed)          0.730     4.097    audioCont_n_13
    SLICE_X31Y73         LUT6 (Prop_lut6_I0_O)        0.367     4.464 r  counter1_carry__1_i_110/O
                         net (fo=1, routed)           0.000     4.464    counter1_carry__1_i_110_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.865 r  counter1_carry__1_i_71/CO[3]
                         net (fo=1, routed)           0.000     4.865    counter1_carry__1_i_71_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.979 r  counter1_carry__1_i_39/CO[3]
                         net (fo=1, routed)           0.009     4.988    counter1_carry__1_i_39_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.102 r  counter1_carry__1_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.102    counter1_carry__1_i_38_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.373 r  counter1_carry__1_i_25/CO[0]
                         net (fo=15, routed)          0.835     6.208    CounterLimit0[22]
    SLICE_X28Y75         LUT6 (Prop_lut6_I0_O)        0.373     6.581 r  counter1_carry__1_i_75/O
                         net (fo=1, routed)           0.000     6.581    counter1_carry__1_i_75_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.113 r  counter1_carry__1_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.113    counter1_carry__1_i_37_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.227 r  counter1_carry__1_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.227    counter1_carry__1_i_24_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.498 r  counter1_carry__1_i_11/CO[0]
                         net (fo=16, routed)          0.686     8.184    CounterLimit0[21]
    SLICE_X29Y76         LUT5 (Prop_lut5_I4_O)        0.373     8.557 r  counter1_carry__1_i_126/O
                         net (fo=1, routed)           0.000     8.557    counter1_carry__1_i_126_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.107 r  counter1_carry__1_i_88/CO[3]
                         net (fo=1, routed)           0.000     9.107    counter1_carry__1_i_88_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.221 r  counter1_carry__1_i_46/CO[3]
                         net (fo=1, routed)           0.000     9.221    counter1_carry__1_i_46_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.335 r  counter1_carry__1_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.335    counter1_carry__1_i_27_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.606 r  counter1_carry__1_i_12/CO[0]
                         net (fo=16, routed)          0.764    10.369    CounterLimit0[20]
    SLICE_X30Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    11.213 r  counter1_carry__1_i_93/CO[3]
                         net (fo=1, routed)           0.000    11.213    counter1_carry__1_i_93_n_0
    SLICE_X30Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.330 r  counter1_carry__1_i_51/CO[3]
                         net (fo=1, routed)           0.000    11.330    counter1_carry__1_i_51_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.447 r  counter1_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.447    counter1_carry__1_i_29_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.701 r  counter1_carry__1_i_16/CO[0]
                         net (fo=17, routed)          0.670    12.371    CounterLimit0[19]
    SLICE_X31Y79         LUT5 (Prop_lut5_I4_O)        0.367    12.738 r  counter1_carry__1_i_133/O
                         net (fo=1, routed)           0.000    12.738    counter1_carry__1_i_133_n_0
    SLICE_X31Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.288 r  counter1_carry__1_i_98/CO[3]
                         net (fo=1, routed)           0.000    13.288    counter1_carry__1_i_98_n_0
    SLICE_X31Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.402 r  counter1_carry__1_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.402    counter1_carry__1_i_56_n_0
    SLICE_X31Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.516 r  counter1_carry__1_i_31/CO[3]
                         net (fo=1, routed)           0.000    13.516    counter1_carry__1_i_31_n_0
    SLICE_X31Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.787 r  counter1_carry__1_i_17/CO[0]
                         net (fo=16, routed)          0.583    14.370    CounterLimit0[18]
    SLICE_X30Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    15.214 r  counter1_carry__0_i_89/CO[3]
                         net (fo=1, routed)           0.000    15.214    counter1_carry__0_i_89_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.331 r  counter1_carry__1_i_61/CO[3]
                         net (fo=1, routed)           0.000    15.331    counter1_carry__1_i_61_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.448 r  counter1_carry__1_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.448    counter1_carry__1_i_33_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.702 r  counter1_carry__1_i_18/CO[0]
                         net (fo=17, routed)          0.672    16.374    CounterLimit0[17]
    SLICE_X31Y83         LUT5 (Prop_lut5_I4_O)        0.367    16.741 r  counter1_carry__0_i_129/O
                         net (fo=1, routed)           0.000    16.741    counter1_carry__0_i_129_n_0
    SLICE_X31Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.291 r  counter1_carry__0_i_84/CO[3]
                         net (fo=1, routed)           0.000    17.291    counter1_carry__0_i_84_n_0
    SLICE_X31Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.405 r  counter1_carry__0_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.405    counter1_carry__0_i_44_n_0
    SLICE_X31Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.519 r  counter1_carry__1_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.519    counter1_carry__1_i_35_n_0
    SLICE_X31Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.790 r  counter1_carry__1_i_19/CO[0]
                         net (fo=16, routed)          0.583    18.373    CounterLimit0[16]
    SLICE_X30Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    19.217 r  counter1_carry__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    19.217    counter1_carry__0_i_83_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.334 r  counter1_carry__0_i_43/CO[3]
                         net (fo=1, routed)           0.000    19.334    counter1_carry__0_i_43_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.451 r  counter1_carry__0_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.451    counter1_carry__0_i_27_n_0
    SLICE_X30Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.705 r  counter1_carry__0_i_11/CO[0]
                         net (fo=16, routed)          0.661    20.366    CounterLimit0[15]
    SLICE_X29Y88         LUT6 (Prop_lut6_I0_O)        0.367    20.733 r  counter1_carry__0_i_97/O
                         net (fo=1, routed)           0.000    20.733    counter1_carry__0_i_97_n_0
    SLICE_X29Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.283 r  counter1_carry__0_i_49/CO[3]
                         net (fo=1, routed)           0.000    21.283    counter1_carry__0_i_49_n_0
    SLICE_X29Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.397 r  counter1_carry__0_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.397    counter1_carry__0_i_29_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.668 r  counter1_carry__0_i_12/CO[0]
                         net (fo=16, routed)          0.755    22.423    CounterLimit0[14]
    SLICE_X28Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    23.252 r  counter1_carry__0_i_99/CO[3]
                         net (fo=1, routed)           0.000    23.252    counter1_carry__0_i_99_n_0
    SLICE_X28Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.366 r  counter1_carry__0_i_54/CO[3]
                         net (fo=1, routed)           0.000    23.366    counter1_carry__0_i_54_n_0
    SLICE_X28Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.480 r  counter1_carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.480    counter1_carry__0_i_31_n_0
    SLICE_X28Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.751 r  counter1_carry__0_i_13/CO[0]
                         net (fo=16, routed)          0.557    24.308    CounterLimit0[13]
    SLICE_X29Y91         LUT5 (Prop_lut5_I4_O)        0.373    24.681 r  counter1_carry__0_i_141/O
                         net (fo=1, routed)           0.000    24.681    counter1_carry__0_i_141_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.231 r  counter1_carry__0_i_104/CO[3]
                         net (fo=1, routed)           0.000    25.231    counter1_carry__0_i_104_n_0
    SLICE_X29Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.345 r  counter1_carry__0_i_59/CO[3]
                         net (fo=1, routed)           0.000    25.345    counter1_carry__0_i_59_n_0
    SLICE_X29Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.459 r  counter1_carry__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    25.459    counter1_carry__0_i_33_n_0
    SLICE_X29Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.730 r  counter1_carry__0_i_14/CO[0]
                         net (fo=17, routed)          0.815    26.545    CounterLimit0[12]
    SLICE_X30Y92         LUT5 (Prop_lut5_I4_O)        0.373    26.918 r  counter1_carry__0_i_145/O
                         net (fo=1, routed)           0.000    26.918    counter1_carry__0_i_145_n_0
    SLICE_X30Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.451 r  counter1_carry__0_i_109/CO[3]
                         net (fo=1, routed)           0.000    27.451    counter1_carry__0_i_109_n_0
    SLICE_X30Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.568 r  counter1_carry__0_i_64/CO[3]
                         net (fo=1, routed)           0.000    27.568    counter1_carry__0_i_64_n_0
    SLICE_X30Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.685 r  counter1_carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    27.685    counter1_carry__0_i_35_n_0
    SLICE_X30Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    27.939 r  counter1_carry__0_i_19/CO[0]
                         net (fo=17, routed)          0.648    28.587    CounterLimit0[11]
    SLICE_X29Y95         LUT5 (Prop_lut5_I4_O)        0.367    28.954 r  counter1_carry__0_i_149/O
                         net (fo=1, routed)           0.000    28.954    counter1_carry__0_i_149_n_0
    SLICE_X29Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.504 r  counter1_carry__0_i_114/CO[3]
                         net (fo=1, routed)           0.000    29.504    counter1_carry__0_i_114_n_0
    SLICE_X29Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.618 r  counter1_carry__0_i_69/CO[3]
                         net (fo=1, routed)           0.000    29.618    counter1_carry__0_i_69_n_0
    SLICE_X29Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.732 r  counter1_carry__0_i_37/CO[3]
                         net (fo=1, routed)           0.000    29.732    counter1_carry__0_i_37_n_0
    SLICE_X29Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.003 r  counter1_carry__0_i_20/CO[0]
                         net (fo=17, routed)          0.790    30.794    CounterLimit0[10]
    SLICE_X30Y96         LUT5 (Prop_lut5_I4_O)        0.373    31.167 r  counter1_carry_i_69/O
                         net (fo=1, routed)           0.000    31.167    counter1_carry_i_69_n_0
    SLICE_X30Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.700 r  counter1_carry_i_50/CO[3]
                         net (fo=1, routed)           0.000    31.700    counter1_carry_i_50_n_0
    SLICE_X30Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.817 r  counter1_carry__0_i_74/CO[3]
                         net (fo=1, routed)           0.000    31.817    counter1_carry__0_i_74_n_0
    SLICE_X30Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.934 r  counter1_carry__0_i_39/CO[3]
                         net (fo=1, routed)           0.000    31.934    counter1_carry__0_i_39_n_0
    SLICE_X30Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.188 r  counter1_carry__0_i_21/CO[0]
                         net (fo=17, routed)          0.810    32.997    CounterLimit0[9]
    SLICE_X28Y96         LUT5 (Prop_lut5_I4_O)        0.367    33.364 r  counter1_carry_i_65/O
                         net (fo=1, routed)           0.000    33.364    counter1_carry_i_65_n_0
    SLICE_X28Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.914 r  counter1_carry_i_45/CO[3]
                         net (fo=1, routed)           0.000    33.914    counter1_carry_i_45_n_0
    SLICE_X28Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.028 r  counter1_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.028    counter1_carry_i_30_n_0
    SLICE_X28Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.142 r  counter1_carry__0_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.142    counter1_carry__0_i_41_n_0
    SLICE_X28Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.413 r  counter1_carry__0_i_22/CO[0]
                         net (fo=16, routed)          0.784    35.197    CounterLimit0[8]
    SLICE_X28Y100        LUT6 (Prop_lut6_I0_O)        0.373    35.570 r  counter1_carry_i_60/O
                         net (fo=1, routed)           0.000    35.570    counter1_carry_i_60_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    35.968 r  counter1_carry_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.968    counter1_carry_i_44_n_0
    SLICE_X28Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.082 r  counter1_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.082    counter1_carry_i_29_n_0
    SLICE_X28Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.196 r  counter1_carry_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.196    counter1_carry_i_22_n_0
    SLICE_X28Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.467 r  counter1_carry_i_11/CO[0]
                         net (fo=17, routed)          0.737    37.204    CounterLimit0[7]
    SLICE_X29Y101        LUT5 (Prop_lut5_I4_O)        0.373    37.577 r  CounterLimit1__1090_carry_i_41/O
                         net (fo=1, routed)           0.000    37.577    CounterLimit1__1090_carry_i_41_n_0
    SLICE_X29Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.127 r  CounterLimit1__1090_carry_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.127    CounterLimit1__1090_carry_i_33_n_0
    SLICE_X29Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.241 r  counter1_carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    38.241    counter1_carry_i_35_n_0
    SLICE_X29Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.355 r  counter1_carry_i_24/CO[3]
                         net (fo=1, routed)           0.000    38.355    counter1_carry_i_24_n_0
    SLICE_X29Y104        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    38.626 r  counter1_carry_i_12/CO[0]
                         net (fo=17, routed)          0.701    39.327    CounterLimit0[6]
    SLICE_X30Y103        LUT5 (Prop_lut5_I4_O)        0.373    39.700 r  CounterLimit1__1090_carry_i_37/O
                         net (fo=1, routed)           0.000    39.700    CounterLimit1__1090_carry_i_37_n_0
    SLICE_X30Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.233 r  CounterLimit1__1090_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.233    CounterLimit1__1090_carry_i_28_n_0
    SLICE_X30Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.350 r  CounterLimit1__1090_carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    40.350    CounterLimit1__1090_carry__0_i_21_n_0
    SLICE_X30Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.467 r  counter1_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    40.467    counter1_carry_i_26_n_0
    SLICE_X30Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    40.721 r  counter1_carry_i_13/CO[0]
                         net (fo=17, routed)          0.817    41.537    CounterLimit0[5]
    SLICE_X28Y104        LUT5 (Prop_lut5_I4_O)        0.367    41.904 r  CounterLimit1__1090_carry_i_32/O
                         net (fo=1, routed)           0.000    41.904    CounterLimit1__1090_carry_i_32_n_0
    SLICE_X28Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.454 r  CounterLimit1__1090_carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    42.454    CounterLimit1__1090_carry_i_23_n_0
    SLICE_X28Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.568 r  CounterLimit1__1090_carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.568    CounterLimit1__1090_carry__0_i_16_n_0
    SLICE_X28Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.682 r  CounterLimit1__1090_carry__1_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.682    CounterLimit1__1090_carry__1_i_16_n_0
    SLICE_X28Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    42.953 r  counter1_carry_i_14/CO[0]
                         net (fo=17, routed)          0.659    43.612    CounterLimit0[4]
    SLICE_X29Y106        LUT5 (Prop_lut5_I4_O)        0.373    43.985 r  CounterLimit1__1090_carry_i_27/O
                         net (fo=1, routed)           0.000    43.985    CounterLimit1__1090_carry_i_27_n_0
    SLICE_X29Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.535 r  CounterLimit1__1090_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.535    CounterLimit1__1090_carry_i_17_n_0
    SLICE_X29Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.649 r  CounterLimit1__1090_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.649    CounterLimit1__1090_carry__0_i_11_n_0
    SLICE_X29Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.763 r  CounterLimit1__1090_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.763    CounterLimit1__1090_carry__1_i_11_n_0
    SLICE_X29Y109        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.034 r  CounterLimit1__1090_carry_i_15/CO[0]
                         net (fo=17, routed)          0.487    45.522    CounterLimit0[3]
    SLICE_X31Y109        LUT5 (Prop_lut5_I4_O)        0.373    45.895 r  CounterLimit1__1090_carry_i_21/O
                         net (fo=1, routed)           0.000    45.895    CounterLimit1__1090_carry_i_21_n_0
    SLICE_X31Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.445 r  CounterLimit1__1090_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.445    CounterLimit1__1090_carry_i_10_n_0
    SLICE_X31Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.559 r  CounterLimit1__1090_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.559    CounterLimit1__1090_carry__0_i_6_n_0
    SLICE_X31Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.673 r  CounterLimit1__1090_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.673    CounterLimit1__1090_carry__1_i_6_n_0
    SLICE_X31Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    46.944 r  CounterLimit1__1090_carry_i_8/CO[0]
                         net (fo=17, routed)          0.818    47.762    audioCont/counter1_carry__1_i_6_0[0]
    SLICE_X30Y109        LUT5 (Prop_lut5_I4_O)        0.373    48.135 r  audioCont/CounterLimit1__1090_carry_i_14/O
                         net (fo=1, routed)           0.000    48.135    audioCont/CounterLimit1__1090_carry_i_14_n_0
    SLICE_X30Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.668 r  audioCont/CounterLimit1__1090_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.668    audioCont/CounterLimit1__1090_carry_i_2_n_0
    SLICE_X30Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.785 r  audioCont/CounterLimit1__1090_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.785    audioCont/CounterLimit1__1090_carry__0_i_1_n_0
    SLICE_X30Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.902 r  audioCont/CounterLimit1__1090_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.902    audioCont/CounterLimit1__1090_carry__1_i_1_n_0
    SLICE_X30Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    49.156 r  audioCont/CounterLimit1__1090_carry_i_1/CO[0]
                         net (fo=17, routed)          0.835    49.991    audioCont/CounterLimit0[1]
    SLICE_X29Y110        LUT5 (Prop_lut5_I4_O)        0.367    50.358 r  audioCont/CounterLimit1__1090_carry_i_7/O
                         net (fo=1, routed)           0.000    50.358    audioCont/CounterLimit1__1090_carry_i_7_n_0
    SLICE_X29Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.890 r  audioCont/CounterLimit1__1090_carry/CO[3]
                         net (fo=1, routed)           0.000    50.890    audioCont/CounterLimit1__1090_carry_n_0
    SLICE_X29Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.004 r  audioCont/CounterLimit1__1090_carry__0/CO[3]
                         net (fo=1, routed)           0.000    51.004    audioCont/CounterLimit1__1090_carry__0_n_0
    SLICE_X29Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.118 r  audioCont/CounterLimit1__1090_carry__1/CO[3]
                         net (fo=3, routed)           0.654    51.772    audioCont/CounterLimit0[0]
    SLICE_X29Y113        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    52.352 r  audioCont/counter1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.352    audioCont/counter1_carry_i_10_n_0
    SLICE_X29Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.466 r  audioCont/counter1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.466    audioCont/counter1_carry_i_9_n_0
    SLICE_X29Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.580 r  audioCont/counter1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.580    audioCont/counter1_carry__0_i_10_n_0
    SLICE_X29Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.694 r  audioCont/counter1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.694    audioCont/counter1_carry__0_i_9_n_0
    SLICE_X29Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    53.028 r  audioCont/counter1_carry__1_i_10/O[1]
                         net (fo=2, routed)           0.569    53.596    audioCont/CounterLimit[17]
    SLICE_X30Y117        LUT4 (Prop_lut4_I2_O)        0.303    53.899 r  audioCont/counter1_carry__1_i_8/O
                         net (fo=1, routed)           0.000    53.899    audioCont/counter1_carry__1_i_8_n_0
    SLICE_X30Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    54.412 r  audioCont/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    54.412    audioCont/counter1
    SLICE_X30Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    54.631 r  audioCont/counter1_carry__2/O[0]
                         net (fo=24, routed)          0.530    55.161    audioCont/clear
    SLICE_X31Y120        FDRE                                         r  audioCont/counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.493    18.472    audioCont/clk_out1
    SLICE_X31Y120        FDRE                                         r  audioCont/counter_reg[19]/C
                         clock pessimism              0.480    18.953    
                         clock uncertainty           -0.084    18.869    
    SLICE_X31Y120        FDRE (Setup_fdre_C_R)       -0.600    18.269    audioCont/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         18.269    
                         arrival time                         -55.161    
  -------------------------------------------------------------------
                         slack                                -36.892    

Slack (VIOLATED) :        -36.875ns  (required time - arrival time)
  Source:                 tone_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            audioCont/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        56.064ns  (logic 35.964ns (64.148%)  route 20.100ns (35.852%))
  Logic Levels:           123  (CARRY4=102 LUT4=2 LUT5=15 LUT6=4)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 18.475 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.622    -0.918    clock
    SLICE_X29Y74         FDRE                                         r  tone_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.462 r  tone_reg[2]_replica/Q
                         net (fo=26, routed)          0.883     0.421    audioCont/tone[2]_repN_alias
    SLICE_X29Y73         LUT4 (Prop_lut4_I1_O)        0.124     0.545 r  audioCont/CounterLimit1__10_carry__0_i_7/O
                         net (fo=1, routed)           0.000     0.545    audioCont/CounterLimit1__10_carry__0_i_7_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.095 r  audioCont/CounterLimit1__10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.095    audioCont/CounterLimit1__10_carry__0_n_0
    SLICE_X29Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.209 r  audioCont/CounterLimit1__10_carry__1/CO[3]
                         net (fo=14, routed)          1.066     2.275    audioCont/CounterLimit1__10_carry__1_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     2.870 r  audioCont/counter1_carry__1_i_82/CO[3]
                         net (fo=1, routed)           0.000     2.870    audioCont/counter1_carry__1_i_82_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  audioCont/counter1_carry__1_i_77/CO[3]
                         net (fo=1, routed)           0.000     2.987    audioCont/counter1_carry__1_i_77_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  audioCont/counter1_carry__1_i_76/CO[3]
                         net (fo=1, routed)           0.009     3.113    audioCont/counter1_carry__1_i_76_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.367 r  audioCont/counter1_carry__1_i_44/CO[0]
                         net (fo=14, routed)          0.730     4.097    audioCont_n_13
    SLICE_X31Y73         LUT6 (Prop_lut6_I0_O)        0.367     4.464 r  counter1_carry__1_i_110/O
                         net (fo=1, routed)           0.000     4.464    counter1_carry__1_i_110_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.865 r  counter1_carry__1_i_71/CO[3]
                         net (fo=1, routed)           0.000     4.865    counter1_carry__1_i_71_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.979 r  counter1_carry__1_i_39/CO[3]
                         net (fo=1, routed)           0.009     4.988    counter1_carry__1_i_39_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.102 r  counter1_carry__1_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.102    counter1_carry__1_i_38_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.373 r  counter1_carry__1_i_25/CO[0]
                         net (fo=15, routed)          0.835     6.208    CounterLimit0[22]
    SLICE_X28Y75         LUT6 (Prop_lut6_I0_O)        0.373     6.581 r  counter1_carry__1_i_75/O
                         net (fo=1, routed)           0.000     6.581    counter1_carry__1_i_75_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.113 r  counter1_carry__1_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.113    counter1_carry__1_i_37_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.227 r  counter1_carry__1_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.227    counter1_carry__1_i_24_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.498 r  counter1_carry__1_i_11/CO[0]
                         net (fo=16, routed)          0.686     8.184    CounterLimit0[21]
    SLICE_X29Y76         LUT5 (Prop_lut5_I4_O)        0.373     8.557 r  counter1_carry__1_i_126/O
                         net (fo=1, routed)           0.000     8.557    counter1_carry__1_i_126_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.107 r  counter1_carry__1_i_88/CO[3]
                         net (fo=1, routed)           0.000     9.107    counter1_carry__1_i_88_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.221 r  counter1_carry__1_i_46/CO[3]
                         net (fo=1, routed)           0.000     9.221    counter1_carry__1_i_46_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.335 r  counter1_carry__1_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.335    counter1_carry__1_i_27_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.606 r  counter1_carry__1_i_12/CO[0]
                         net (fo=16, routed)          0.764    10.369    CounterLimit0[20]
    SLICE_X30Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    11.213 r  counter1_carry__1_i_93/CO[3]
                         net (fo=1, routed)           0.000    11.213    counter1_carry__1_i_93_n_0
    SLICE_X30Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.330 r  counter1_carry__1_i_51/CO[3]
                         net (fo=1, routed)           0.000    11.330    counter1_carry__1_i_51_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.447 r  counter1_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.447    counter1_carry__1_i_29_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.701 r  counter1_carry__1_i_16/CO[0]
                         net (fo=17, routed)          0.670    12.371    CounterLimit0[19]
    SLICE_X31Y79         LUT5 (Prop_lut5_I4_O)        0.367    12.738 r  counter1_carry__1_i_133/O
                         net (fo=1, routed)           0.000    12.738    counter1_carry__1_i_133_n_0
    SLICE_X31Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.288 r  counter1_carry__1_i_98/CO[3]
                         net (fo=1, routed)           0.000    13.288    counter1_carry__1_i_98_n_0
    SLICE_X31Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.402 r  counter1_carry__1_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.402    counter1_carry__1_i_56_n_0
    SLICE_X31Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.516 r  counter1_carry__1_i_31/CO[3]
                         net (fo=1, routed)           0.000    13.516    counter1_carry__1_i_31_n_0
    SLICE_X31Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.787 r  counter1_carry__1_i_17/CO[0]
                         net (fo=16, routed)          0.583    14.370    CounterLimit0[18]
    SLICE_X30Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    15.214 r  counter1_carry__0_i_89/CO[3]
                         net (fo=1, routed)           0.000    15.214    counter1_carry__0_i_89_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.331 r  counter1_carry__1_i_61/CO[3]
                         net (fo=1, routed)           0.000    15.331    counter1_carry__1_i_61_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.448 r  counter1_carry__1_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.448    counter1_carry__1_i_33_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.702 r  counter1_carry__1_i_18/CO[0]
                         net (fo=17, routed)          0.672    16.374    CounterLimit0[17]
    SLICE_X31Y83         LUT5 (Prop_lut5_I4_O)        0.367    16.741 r  counter1_carry__0_i_129/O
                         net (fo=1, routed)           0.000    16.741    counter1_carry__0_i_129_n_0
    SLICE_X31Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.291 r  counter1_carry__0_i_84/CO[3]
                         net (fo=1, routed)           0.000    17.291    counter1_carry__0_i_84_n_0
    SLICE_X31Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.405 r  counter1_carry__0_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.405    counter1_carry__0_i_44_n_0
    SLICE_X31Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.519 r  counter1_carry__1_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.519    counter1_carry__1_i_35_n_0
    SLICE_X31Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.790 r  counter1_carry__1_i_19/CO[0]
                         net (fo=16, routed)          0.583    18.373    CounterLimit0[16]
    SLICE_X30Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    19.217 r  counter1_carry__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    19.217    counter1_carry__0_i_83_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.334 r  counter1_carry__0_i_43/CO[3]
                         net (fo=1, routed)           0.000    19.334    counter1_carry__0_i_43_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.451 r  counter1_carry__0_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.451    counter1_carry__0_i_27_n_0
    SLICE_X30Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.705 r  counter1_carry__0_i_11/CO[0]
                         net (fo=16, routed)          0.661    20.366    CounterLimit0[15]
    SLICE_X29Y88         LUT6 (Prop_lut6_I0_O)        0.367    20.733 r  counter1_carry__0_i_97/O
                         net (fo=1, routed)           0.000    20.733    counter1_carry__0_i_97_n_0
    SLICE_X29Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.283 r  counter1_carry__0_i_49/CO[3]
                         net (fo=1, routed)           0.000    21.283    counter1_carry__0_i_49_n_0
    SLICE_X29Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.397 r  counter1_carry__0_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.397    counter1_carry__0_i_29_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.668 r  counter1_carry__0_i_12/CO[0]
                         net (fo=16, routed)          0.755    22.423    CounterLimit0[14]
    SLICE_X28Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    23.252 r  counter1_carry__0_i_99/CO[3]
                         net (fo=1, routed)           0.000    23.252    counter1_carry__0_i_99_n_0
    SLICE_X28Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.366 r  counter1_carry__0_i_54/CO[3]
                         net (fo=1, routed)           0.000    23.366    counter1_carry__0_i_54_n_0
    SLICE_X28Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.480 r  counter1_carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.480    counter1_carry__0_i_31_n_0
    SLICE_X28Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.751 r  counter1_carry__0_i_13/CO[0]
                         net (fo=16, routed)          0.557    24.308    CounterLimit0[13]
    SLICE_X29Y91         LUT5 (Prop_lut5_I4_O)        0.373    24.681 r  counter1_carry__0_i_141/O
                         net (fo=1, routed)           0.000    24.681    counter1_carry__0_i_141_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.231 r  counter1_carry__0_i_104/CO[3]
                         net (fo=1, routed)           0.000    25.231    counter1_carry__0_i_104_n_0
    SLICE_X29Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.345 r  counter1_carry__0_i_59/CO[3]
                         net (fo=1, routed)           0.000    25.345    counter1_carry__0_i_59_n_0
    SLICE_X29Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.459 r  counter1_carry__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    25.459    counter1_carry__0_i_33_n_0
    SLICE_X29Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.730 r  counter1_carry__0_i_14/CO[0]
                         net (fo=17, routed)          0.815    26.545    CounterLimit0[12]
    SLICE_X30Y92         LUT5 (Prop_lut5_I4_O)        0.373    26.918 r  counter1_carry__0_i_145/O
                         net (fo=1, routed)           0.000    26.918    counter1_carry__0_i_145_n_0
    SLICE_X30Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.451 r  counter1_carry__0_i_109/CO[3]
                         net (fo=1, routed)           0.000    27.451    counter1_carry__0_i_109_n_0
    SLICE_X30Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.568 r  counter1_carry__0_i_64/CO[3]
                         net (fo=1, routed)           0.000    27.568    counter1_carry__0_i_64_n_0
    SLICE_X30Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.685 r  counter1_carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    27.685    counter1_carry__0_i_35_n_0
    SLICE_X30Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    27.939 r  counter1_carry__0_i_19/CO[0]
                         net (fo=17, routed)          0.648    28.587    CounterLimit0[11]
    SLICE_X29Y95         LUT5 (Prop_lut5_I4_O)        0.367    28.954 r  counter1_carry__0_i_149/O
                         net (fo=1, routed)           0.000    28.954    counter1_carry__0_i_149_n_0
    SLICE_X29Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.504 r  counter1_carry__0_i_114/CO[3]
                         net (fo=1, routed)           0.000    29.504    counter1_carry__0_i_114_n_0
    SLICE_X29Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.618 r  counter1_carry__0_i_69/CO[3]
                         net (fo=1, routed)           0.000    29.618    counter1_carry__0_i_69_n_0
    SLICE_X29Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.732 r  counter1_carry__0_i_37/CO[3]
                         net (fo=1, routed)           0.000    29.732    counter1_carry__0_i_37_n_0
    SLICE_X29Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.003 r  counter1_carry__0_i_20/CO[0]
                         net (fo=17, routed)          0.790    30.794    CounterLimit0[10]
    SLICE_X30Y96         LUT5 (Prop_lut5_I4_O)        0.373    31.167 r  counter1_carry_i_69/O
                         net (fo=1, routed)           0.000    31.167    counter1_carry_i_69_n_0
    SLICE_X30Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.700 r  counter1_carry_i_50/CO[3]
                         net (fo=1, routed)           0.000    31.700    counter1_carry_i_50_n_0
    SLICE_X30Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.817 r  counter1_carry__0_i_74/CO[3]
                         net (fo=1, routed)           0.000    31.817    counter1_carry__0_i_74_n_0
    SLICE_X30Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.934 r  counter1_carry__0_i_39/CO[3]
                         net (fo=1, routed)           0.000    31.934    counter1_carry__0_i_39_n_0
    SLICE_X30Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.188 r  counter1_carry__0_i_21/CO[0]
                         net (fo=17, routed)          0.810    32.997    CounterLimit0[9]
    SLICE_X28Y96         LUT5 (Prop_lut5_I4_O)        0.367    33.364 r  counter1_carry_i_65/O
                         net (fo=1, routed)           0.000    33.364    counter1_carry_i_65_n_0
    SLICE_X28Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.914 r  counter1_carry_i_45/CO[3]
                         net (fo=1, routed)           0.000    33.914    counter1_carry_i_45_n_0
    SLICE_X28Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.028 r  counter1_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.028    counter1_carry_i_30_n_0
    SLICE_X28Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.142 r  counter1_carry__0_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.142    counter1_carry__0_i_41_n_0
    SLICE_X28Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.413 r  counter1_carry__0_i_22/CO[0]
                         net (fo=16, routed)          0.784    35.197    CounterLimit0[8]
    SLICE_X28Y100        LUT6 (Prop_lut6_I0_O)        0.373    35.570 r  counter1_carry_i_60/O
                         net (fo=1, routed)           0.000    35.570    counter1_carry_i_60_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    35.968 r  counter1_carry_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.968    counter1_carry_i_44_n_0
    SLICE_X28Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.082 r  counter1_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.082    counter1_carry_i_29_n_0
    SLICE_X28Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.196 r  counter1_carry_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.196    counter1_carry_i_22_n_0
    SLICE_X28Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.467 r  counter1_carry_i_11/CO[0]
                         net (fo=17, routed)          0.737    37.204    CounterLimit0[7]
    SLICE_X29Y101        LUT5 (Prop_lut5_I4_O)        0.373    37.577 r  CounterLimit1__1090_carry_i_41/O
                         net (fo=1, routed)           0.000    37.577    CounterLimit1__1090_carry_i_41_n_0
    SLICE_X29Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.127 r  CounterLimit1__1090_carry_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.127    CounterLimit1__1090_carry_i_33_n_0
    SLICE_X29Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.241 r  counter1_carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    38.241    counter1_carry_i_35_n_0
    SLICE_X29Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.355 r  counter1_carry_i_24/CO[3]
                         net (fo=1, routed)           0.000    38.355    counter1_carry_i_24_n_0
    SLICE_X29Y104        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    38.626 r  counter1_carry_i_12/CO[0]
                         net (fo=17, routed)          0.701    39.327    CounterLimit0[6]
    SLICE_X30Y103        LUT5 (Prop_lut5_I4_O)        0.373    39.700 r  CounterLimit1__1090_carry_i_37/O
                         net (fo=1, routed)           0.000    39.700    CounterLimit1__1090_carry_i_37_n_0
    SLICE_X30Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.233 r  CounterLimit1__1090_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.233    CounterLimit1__1090_carry_i_28_n_0
    SLICE_X30Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.350 r  CounterLimit1__1090_carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    40.350    CounterLimit1__1090_carry__0_i_21_n_0
    SLICE_X30Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.467 r  counter1_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    40.467    counter1_carry_i_26_n_0
    SLICE_X30Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    40.721 r  counter1_carry_i_13/CO[0]
                         net (fo=17, routed)          0.817    41.537    CounterLimit0[5]
    SLICE_X28Y104        LUT5 (Prop_lut5_I4_O)        0.367    41.904 r  CounterLimit1__1090_carry_i_32/O
                         net (fo=1, routed)           0.000    41.904    CounterLimit1__1090_carry_i_32_n_0
    SLICE_X28Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.454 r  CounterLimit1__1090_carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    42.454    CounterLimit1__1090_carry_i_23_n_0
    SLICE_X28Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.568 r  CounterLimit1__1090_carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.568    CounterLimit1__1090_carry__0_i_16_n_0
    SLICE_X28Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.682 r  CounterLimit1__1090_carry__1_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.682    CounterLimit1__1090_carry__1_i_16_n_0
    SLICE_X28Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    42.953 r  counter1_carry_i_14/CO[0]
                         net (fo=17, routed)          0.659    43.612    CounterLimit0[4]
    SLICE_X29Y106        LUT5 (Prop_lut5_I4_O)        0.373    43.985 r  CounterLimit1__1090_carry_i_27/O
                         net (fo=1, routed)           0.000    43.985    CounterLimit1__1090_carry_i_27_n_0
    SLICE_X29Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.535 r  CounterLimit1__1090_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.535    CounterLimit1__1090_carry_i_17_n_0
    SLICE_X29Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.649 r  CounterLimit1__1090_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.649    CounterLimit1__1090_carry__0_i_11_n_0
    SLICE_X29Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.763 r  CounterLimit1__1090_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.763    CounterLimit1__1090_carry__1_i_11_n_0
    SLICE_X29Y109        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.034 r  CounterLimit1__1090_carry_i_15/CO[0]
                         net (fo=17, routed)          0.487    45.522    CounterLimit0[3]
    SLICE_X31Y109        LUT5 (Prop_lut5_I4_O)        0.373    45.895 r  CounterLimit1__1090_carry_i_21/O
                         net (fo=1, routed)           0.000    45.895    CounterLimit1__1090_carry_i_21_n_0
    SLICE_X31Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.445 r  CounterLimit1__1090_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.445    CounterLimit1__1090_carry_i_10_n_0
    SLICE_X31Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.559 r  CounterLimit1__1090_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.559    CounterLimit1__1090_carry__0_i_6_n_0
    SLICE_X31Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.673 r  CounterLimit1__1090_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.673    CounterLimit1__1090_carry__1_i_6_n_0
    SLICE_X31Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    46.944 r  CounterLimit1__1090_carry_i_8/CO[0]
                         net (fo=17, routed)          0.818    47.762    audioCont/counter1_carry__1_i_6_0[0]
    SLICE_X30Y109        LUT5 (Prop_lut5_I4_O)        0.373    48.135 r  audioCont/CounterLimit1__1090_carry_i_14/O
                         net (fo=1, routed)           0.000    48.135    audioCont/CounterLimit1__1090_carry_i_14_n_0
    SLICE_X30Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.668 r  audioCont/CounterLimit1__1090_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.668    audioCont/CounterLimit1__1090_carry_i_2_n_0
    SLICE_X30Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.785 r  audioCont/CounterLimit1__1090_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.785    audioCont/CounterLimit1__1090_carry__0_i_1_n_0
    SLICE_X30Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.902 r  audioCont/CounterLimit1__1090_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.902    audioCont/CounterLimit1__1090_carry__1_i_1_n_0
    SLICE_X30Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    49.156 r  audioCont/CounterLimit1__1090_carry_i_1/CO[0]
                         net (fo=17, routed)          0.835    49.991    audioCont/CounterLimit0[1]
    SLICE_X29Y110        LUT5 (Prop_lut5_I4_O)        0.367    50.358 r  audioCont/CounterLimit1__1090_carry_i_7/O
                         net (fo=1, routed)           0.000    50.358    audioCont/CounterLimit1__1090_carry_i_7_n_0
    SLICE_X29Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.890 r  audioCont/CounterLimit1__1090_carry/CO[3]
                         net (fo=1, routed)           0.000    50.890    audioCont/CounterLimit1__1090_carry_n_0
    SLICE_X29Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.004 r  audioCont/CounterLimit1__1090_carry__0/CO[3]
                         net (fo=1, routed)           0.000    51.004    audioCont/CounterLimit1__1090_carry__0_n_0
    SLICE_X29Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.118 r  audioCont/CounterLimit1__1090_carry__1/CO[3]
                         net (fo=3, routed)           0.654    51.772    audioCont/CounterLimit0[0]
    SLICE_X29Y113        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    52.352 r  audioCont/counter1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.352    audioCont/counter1_carry_i_10_n_0
    SLICE_X29Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.466 r  audioCont/counter1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.466    audioCont/counter1_carry_i_9_n_0
    SLICE_X29Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.580 r  audioCont/counter1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.580    audioCont/counter1_carry__0_i_10_n_0
    SLICE_X29Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.694 r  audioCont/counter1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.694    audioCont/counter1_carry__0_i_9_n_0
    SLICE_X29Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    53.028 r  audioCont/counter1_carry__1_i_10/O[1]
                         net (fo=2, routed)           0.569    53.596    audioCont/CounterLimit[17]
    SLICE_X30Y117        LUT4 (Prop_lut4_I2_O)        0.303    53.899 r  audioCont/counter1_carry__1_i_8/O
                         net (fo=1, routed)           0.000    53.899    audioCont/counter1_carry__1_i_8_n_0
    SLICE_X30Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    54.412 r  audioCont/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    54.412    audioCont/counter1
    SLICE_X30Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    54.631 r  audioCont/counter1_carry__2/O[0]
                         net (fo=24, routed)          0.515    55.147    audioCont/clear
    SLICE_X31Y117        FDRE                                         r  audioCont/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.496    18.475    audioCont/clk_out1
    SLICE_X31Y117        FDRE                                         r  audioCont/counter_reg[4]/C
                         clock pessimism              0.480    18.956    
                         clock uncertainty           -0.084    18.872    
    SLICE_X31Y117        FDRE (Setup_fdre_C_R)       -0.600    18.272    audioCont/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         18.272    
                         arrival time                         -55.147    
  -------------------------------------------------------------------
                         slack                                -36.875    

Slack (VIOLATED) :        -36.875ns  (required time - arrival time)
  Source:                 tone_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            audioCont/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        56.064ns  (logic 35.964ns (64.148%)  route 20.100ns (35.852%))
  Logic Levels:           123  (CARRY4=102 LUT4=2 LUT5=15 LUT6=4)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 18.475 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.622    -0.918    clock
    SLICE_X29Y74         FDRE                                         r  tone_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.462 r  tone_reg[2]_replica/Q
                         net (fo=26, routed)          0.883     0.421    audioCont/tone[2]_repN_alias
    SLICE_X29Y73         LUT4 (Prop_lut4_I1_O)        0.124     0.545 r  audioCont/CounterLimit1__10_carry__0_i_7/O
                         net (fo=1, routed)           0.000     0.545    audioCont/CounterLimit1__10_carry__0_i_7_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.095 r  audioCont/CounterLimit1__10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.095    audioCont/CounterLimit1__10_carry__0_n_0
    SLICE_X29Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.209 r  audioCont/CounterLimit1__10_carry__1/CO[3]
                         net (fo=14, routed)          1.066     2.275    audioCont/CounterLimit1__10_carry__1_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     2.870 r  audioCont/counter1_carry__1_i_82/CO[3]
                         net (fo=1, routed)           0.000     2.870    audioCont/counter1_carry__1_i_82_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  audioCont/counter1_carry__1_i_77/CO[3]
                         net (fo=1, routed)           0.000     2.987    audioCont/counter1_carry__1_i_77_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  audioCont/counter1_carry__1_i_76/CO[3]
                         net (fo=1, routed)           0.009     3.113    audioCont/counter1_carry__1_i_76_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.367 r  audioCont/counter1_carry__1_i_44/CO[0]
                         net (fo=14, routed)          0.730     4.097    audioCont_n_13
    SLICE_X31Y73         LUT6 (Prop_lut6_I0_O)        0.367     4.464 r  counter1_carry__1_i_110/O
                         net (fo=1, routed)           0.000     4.464    counter1_carry__1_i_110_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.865 r  counter1_carry__1_i_71/CO[3]
                         net (fo=1, routed)           0.000     4.865    counter1_carry__1_i_71_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.979 r  counter1_carry__1_i_39/CO[3]
                         net (fo=1, routed)           0.009     4.988    counter1_carry__1_i_39_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.102 r  counter1_carry__1_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.102    counter1_carry__1_i_38_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.373 r  counter1_carry__1_i_25/CO[0]
                         net (fo=15, routed)          0.835     6.208    CounterLimit0[22]
    SLICE_X28Y75         LUT6 (Prop_lut6_I0_O)        0.373     6.581 r  counter1_carry__1_i_75/O
                         net (fo=1, routed)           0.000     6.581    counter1_carry__1_i_75_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.113 r  counter1_carry__1_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.113    counter1_carry__1_i_37_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.227 r  counter1_carry__1_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.227    counter1_carry__1_i_24_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.498 r  counter1_carry__1_i_11/CO[0]
                         net (fo=16, routed)          0.686     8.184    CounterLimit0[21]
    SLICE_X29Y76         LUT5 (Prop_lut5_I4_O)        0.373     8.557 r  counter1_carry__1_i_126/O
                         net (fo=1, routed)           0.000     8.557    counter1_carry__1_i_126_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.107 r  counter1_carry__1_i_88/CO[3]
                         net (fo=1, routed)           0.000     9.107    counter1_carry__1_i_88_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.221 r  counter1_carry__1_i_46/CO[3]
                         net (fo=1, routed)           0.000     9.221    counter1_carry__1_i_46_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.335 r  counter1_carry__1_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.335    counter1_carry__1_i_27_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.606 r  counter1_carry__1_i_12/CO[0]
                         net (fo=16, routed)          0.764    10.369    CounterLimit0[20]
    SLICE_X30Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    11.213 r  counter1_carry__1_i_93/CO[3]
                         net (fo=1, routed)           0.000    11.213    counter1_carry__1_i_93_n_0
    SLICE_X30Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.330 r  counter1_carry__1_i_51/CO[3]
                         net (fo=1, routed)           0.000    11.330    counter1_carry__1_i_51_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.447 r  counter1_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.447    counter1_carry__1_i_29_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.701 r  counter1_carry__1_i_16/CO[0]
                         net (fo=17, routed)          0.670    12.371    CounterLimit0[19]
    SLICE_X31Y79         LUT5 (Prop_lut5_I4_O)        0.367    12.738 r  counter1_carry__1_i_133/O
                         net (fo=1, routed)           0.000    12.738    counter1_carry__1_i_133_n_0
    SLICE_X31Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.288 r  counter1_carry__1_i_98/CO[3]
                         net (fo=1, routed)           0.000    13.288    counter1_carry__1_i_98_n_0
    SLICE_X31Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.402 r  counter1_carry__1_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.402    counter1_carry__1_i_56_n_0
    SLICE_X31Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.516 r  counter1_carry__1_i_31/CO[3]
                         net (fo=1, routed)           0.000    13.516    counter1_carry__1_i_31_n_0
    SLICE_X31Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.787 r  counter1_carry__1_i_17/CO[0]
                         net (fo=16, routed)          0.583    14.370    CounterLimit0[18]
    SLICE_X30Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    15.214 r  counter1_carry__0_i_89/CO[3]
                         net (fo=1, routed)           0.000    15.214    counter1_carry__0_i_89_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.331 r  counter1_carry__1_i_61/CO[3]
                         net (fo=1, routed)           0.000    15.331    counter1_carry__1_i_61_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.448 r  counter1_carry__1_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.448    counter1_carry__1_i_33_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.702 r  counter1_carry__1_i_18/CO[0]
                         net (fo=17, routed)          0.672    16.374    CounterLimit0[17]
    SLICE_X31Y83         LUT5 (Prop_lut5_I4_O)        0.367    16.741 r  counter1_carry__0_i_129/O
                         net (fo=1, routed)           0.000    16.741    counter1_carry__0_i_129_n_0
    SLICE_X31Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.291 r  counter1_carry__0_i_84/CO[3]
                         net (fo=1, routed)           0.000    17.291    counter1_carry__0_i_84_n_0
    SLICE_X31Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.405 r  counter1_carry__0_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.405    counter1_carry__0_i_44_n_0
    SLICE_X31Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.519 r  counter1_carry__1_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.519    counter1_carry__1_i_35_n_0
    SLICE_X31Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.790 r  counter1_carry__1_i_19/CO[0]
                         net (fo=16, routed)          0.583    18.373    CounterLimit0[16]
    SLICE_X30Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    19.217 r  counter1_carry__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    19.217    counter1_carry__0_i_83_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.334 r  counter1_carry__0_i_43/CO[3]
                         net (fo=1, routed)           0.000    19.334    counter1_carry__0_i_43_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.451 r  counter1_carry__0_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.451    counter1_carry__0_i_27_n_0
    SLICE_X30Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.705 r  counter1_carry__0_i_11/CO[0]
                         net (fo=16, routed)          0.661    20.366    CounterLimit0[15]
    SLICE_X29Y88         LUT6 (Prop_lut6_I0_O)        0.367    20.733 r  counter1_carry__0_i_97/O
                         net (fo=1, routed)           0.000    20.733    counter1_carry__0_i_97_n_0
    SLICE_X29Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.283 r  counter1_carry__0_i_49/CO[3]
                         net (fo=1, routed)           0.000    21.283    counter1_carry__0_i_49_n_0
    SLICE_X29Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.397 r  counter1_carry__0_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.397    counter1_carry__0_i_29_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.668 r  counter1_carry__0_i_12/CO[0]
                         net (fo=16, routed)          0.755    22.423    CounterLimit0[14]
    SLICE_X28Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    23.252 r  counter1_carry__0_i_99/CO[3]
                         net (fo=1, routed)           0.000    23.252    counter1_carry__0_i_99_n_0
    SLICE_X28Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.366 r  counter1_carry__0_i_54/CO[3]
                         net (fo=1, routed)           0.000    23.366    counter1_carry__0_i_54_n_0
    SLICE_X28Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.480 r  counter1_carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.480    counter1_carry__0_i_31_n_0
    SLICE_X28Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.751 r  counter1_carry__0_i_13/CO[0]
                         net (fo=16, routed)          0.557    24.308    CounterLimit0[13]
    SLICE_X29Y91         LUT5 (Prop_lut5_I4_O)        0.373    24.681 r  counter1_carry__0_i_141/O
                         net (fo=1, routed)           0.000    24.681    counter1_carry__0_i_141_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.231 r  counter1_carry__0_i_104/CO[3]
                         net (fo=1, routed)           0.000    25.231    counter1_carry__0_i_104_n_0
    SLICE_X29Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.345 r  counter1_carry__0_i_59/CO[3]
                         net (fo=1, routed)           0.000    25.345    counter1_carry__0_i_59_n_0
    SLICE_X29Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.459 r  counter1_carry__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    25.459    counter1_carry__0_i_33_n_0
    SLICE_X29Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.730 r  counter1_carry__0_i_14/CO[0]
                         net (fo=17, routed)          0.815    26.545    CounterLimit0[12]
    SLICE_X30Y92         LUT5 (Prop_lut5_I4_O)        0.373    26.918 r  counter1_carry__0_i_145/O
                         net (fo=1, routed)           0.000    26.918    counter1_carry__0_i_145_n_0
    SLICE_X30Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.451 r  counter1_carry__0_i_109/CO[3]
                         net (fo=1, routed)           0.000    27.451    counter1_carry__0_i_109_n_0
    SLICE_X30Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.568 r  counter1_carry__0_i_64/CO[3]
                         net (fo=1, routed)           0.000    27.568    counter1_carry__0_i_64_n_0
    SLICE_X30Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.685 r  counter1_carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    27.685    counter1_carry__0_i_35_n_0
    SLICE_X30Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    27.939 r  counter1_carry__0_i_19/CO[0]
                         net (fo=17, routed)          0.648    28.587    CounterLimit0[11]
    SLICE_X29Y95         LUT5 (Prop_lut5_I4_O)        0.367    28.954 r  counter1_carry__0_i_149/O
                         net (fo=1, routed)           0.000    28.954    counter1_carry__0_i_149_n_0
    SLICE_X29Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.504 r  counter1_carry__0_i_114/CO[3]
                         net (fo=1, routed)           0.000    29.504    counter1_carry__0_i_114_n_0
    SLICE_X29Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.618 r  counter1_carry__0_i_69/CO[3]
                         net (fo=1, routed)           0.000    29.618    counter1_carry__0_i_69_n_0
    SLICE_X29Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.732 r  counter1_carry__0_i_37/CO[3]
                         net (fo=1, routed)           0.000    29.732    counter1_carry__0_i_37_n_0
    SLICE_X29Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.003 r  counter1_carry__0_i_20/CO[0]
                         net (fo=17, routed)          0.790    30.794    CounterLimit0[10]
    SLICE_X30Y96         LUT5 (Prop_lut5_I4_O)        0.373    31.167 r  counter1_carry_i_69/O
                         net (fo=1, routed)           0.000    31.167    counter1_carry_i_69_n_0
    SLICE_X30Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.700 r  counter1_carry_i_50/CO[3]
                         net (fo=1, routed)           0.000    31.700    counter1_carry_i_50_n_0
    SLICE_X30Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.817 r  counter1_carry__0_i_74/CO[3]
                         net (fo=1, routed)           0.000    31.817    counter1_carry__0_i_74_n_0
    SLICE_X30Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.934 r  counter1_carry__0_i_39/CO[3]
                         net (fo=1, routed)           0.000    31.934    counter1_carry__0_i_39_n_0
    SLICE_X30Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.188 r  counter1_carry__0_i_21/CO[0]
                         net (fo=17, routed)          0.810    32.997    CounterLimit0[9]
    SLICE_X28Y96         LUT5 (Prop_lut5_I4_O)        0.367    33.364 r  counter1_carry_i_65/O
                         net (fo=1, routed)           0.000    33.364    counter1_carry_i_65_n_0
    SLICE_X28Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.914 r  counter1_carry_i_45/CO[3]
                         net (fo=1, routed)           0.000    33.914    counter1_carry_i_45_n_0
    SLICE_X28Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.028 r  counter1_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.028    counter1_carry_i_30_n_0
    SLICE_X28Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.142 r  counter1_carry__0_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.142    counter1_carry__0_i_41_n_0
    SLICE_X28Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.413 r  counter1_carry__0_i_22/CO[0]
                         net (fo=16, routed)          0.784    35.197    CounterLimit0[8]
    SLICE_X28Y100        LUT6 (Prop_lut6_I0_O)        0.373    35.570 r  counter1_carry_i_60/O
                         net (fo=1, routed)           0.000    35.570    counter1_carry_i_60_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    35.968 r  counter1_carry_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.968    counter1_carry_i_44_n_0
    SLICE_X28Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.082 r  counter1_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.082    counter1_carry_i_29_n_0
    SLICE_X28Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.196 r  counter1_carry_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.196    counter1_carry_i_22_n_0
    SLICE_X28Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.467 r  counter1_carry_i_11/CO[0]
                         net (fo=17, routed)          0.737    37.204    CounterLimit0[7]
    SLICE_X29Y101        LUT5 (Prop_lut5_I4_O)        0.373    37.577 r  CounterLimit1__1090_carry_i_41/O
                         net (fo=1, routed)           0.000    37.577    CounterLimit1__1090_carry_i_41_n_0
    SLICE_X29Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.127 r  CounterLimit1__1090_carry_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.127    CounterLimit1__1090_carry_i_33_n_0
    SLICE_X29Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.241 r  counter1_carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    38.241    counter1_carry_i_35_n_0
    SLICE_X29Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.355 r  counter1_carry_i_24/CO[3]
                         net (fo=1, routed)           0.000    38.355    counter1_carry_i_24_n_0
    SLICE_X29Y104        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    38.626 r  counter1_carry_i_12/CO[0]
                         net (fo=17, routed)          0.701    39.327    CounterLimit0[6]
    SLICE_X30Y103        LUT5 (Prop_lut5_I4_O)        0.373    39.700 r  CounterLimit1__1090_carry_i_37/O
                         net (fo=1, routed)           0.000    39.700    CounterLimit1__1090_carry_i_37_n_0
    SLICE_X30Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.233 r  CounterLimit1__1090_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.233    CounterLimit1__1090_carry_i_28_n_0
    SLICE_X30Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.350 r  CounterLimit1__1090_carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    40.350    CounterLimit1__1090_carry__0_i_21_n_0
    SLICE_X30Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.467 r  counter1_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    40.467    counter1_carry_i_26_n_0
    SLICE_X30Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    40.721 r  counter1_carry_i_13/CO[0]
                         net (fo=17, routed)          0.817    41.537    CounterLimit0[5]
    SLICE_X28Y104        LUT5 (Prop_lut5_I4_O)        0.367    41.904 r  CounterLimit1__1090_carry_i_32/O
                         net (fo=1, routed)           0.000    41.904    CounterLimit1__1090_carry_i_32_n_0
    SLICE_X28Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.454 r  CounterLimit1__1090_carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    42.454    CounterLimit1__1090_carry_i_23_n_0
    SLICE_X28Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.568 r  CounterLimit1__1090_carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.568    CounterLimit1__1090_carry__0_i_16_n_0
    SLICE_X28Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.682 r  CounterLimit1__1090_carry__1_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.682    CounterLimit1__1090_carry__1_i_16_n_0
    SLICE_X28Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    42.953 r  counter1_carry_i_14/CO[0]
                         net (fo=17, routed)          0.659    43.612    CounterLimit0[4]
    SLICE_X29Y106        LUT5 (Prop_lut5_I4_O)        0.373    43.985 r  CounterLimit1__1090_carry_i_27/O
                         net (fo=1, routed)           0.000    43.985    CounterLimit1__1090_carry_i_27_n_0
    SLICE_X29Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.535 r  CounterLimit1__1090_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.535    CounterLimit1__1090_carry_i_17_n_0
    SLICE_X29Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.649 r  CounterLimit1__1090_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.649    CounterLimit1__1090_carry__0_i_11_n_0
    SLICE_X29Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.763 r  CounterLimit1__1090_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.763    CounterLimit1__1090_carry__1_i_11_n_0
    SLICE_X29Y109        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.034 r  CounterLimit1__1090_carry_i_15/CO[0]
                         net (fo=17, routed)          0.487    45.522    CounterLimit0[3]
    SLICE_X31Y109        LUT5 (Prop_lut5_I4_O)        0.373    45.895 r  CounterLimit1__1090_carry_i_21/O
                         net (fo=1, routed)           0.000    45.895    CounterLimit1__1090_carry_i_21_n_0
    SLICE_X31Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.445 r  CounterLimit1__1090_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.445    CounterLimit1__1090_carry_i_10_n_0
    SLICE_X31Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.559 r  CounterLimit1__1090_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.559    CounterLimit1__1090_carry__0_i_6_n_0
    SLICE_X31Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.673 r  CounterLimit1__1090_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.673    CounterLimit1__1090_carry__1_i_6_n_0
    SLICE_X31Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    46.944 r  CounterLimit1__1090_carry_i_8/CO[0]
                         net (fo=17, routed)          0.818    47.762    audioCont/counter1_carry__1_i_6_0[0]
    SLICE_X30Y109        LUT5 (Prop_lut5_I4_O)        0.373    48.135 r  audioCont/CounterLimit1__1090_carry_i_14/O
                         net (fo=1, routed)           0.000    48.135    audioCont/CounterLimit1__1090_carry_i_14_n_0
    SLICE_X30Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.668 r  audioCont/CounterLimit1__1090_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.668    audioCont/CounterLimit1__1090_carry_i_2_n_0
    SLICE_X30Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.785 r  audioCont/CounterLimit1__1090_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.785    audioCont/CounterLimit1__1090_carry__0_i_1_n_0
    SLICE_X30Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.902 r  audioCont/CounterLimit1__1090_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.902    audioCont/CounterLimit1__1090_carry__1_i_1_n_0
    SLICE_X30Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    49.156 r  audioCont/CounterLimit1__1090_carry_i_1/CO[0]
                         net (fo=17, routed)          0.835    49.991    audioCont/CounterLimit0[1]
    SLICE_X29Y110        LUT5 (Prop_lut5_I4_O)        0.367    50.358 r  audioCont/CounterLimit1__1090_carry_i_7/O
                         net (fo=1, routed)           0.000    50.358    audioCont/CounterLimit1__1090_carry_i_7_n_0
    SLICE_X29Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.890 r  audioCont/CounterLimit1__1090_carry/CO[3]
                         net (fo=1, routed)           0.000    50.890    audioCont/CounterLimit1__1090_carry_n_0
    SLICE_X29Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.004 r  audioCont/CounterLimit1__1090_carry__0/CO[3]
                         net (fo=1, routed)           0.000    51.004    audioCont/CounterLimit1__1090_carry__0_n_0
    SLICE_X29Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.118 r  audioCont/CounterLimit1__1090_carry__1/CO[3]
                         net (fo=3, routed)           0.654    51.772    audioCont/CounterLimit0[0]
    SLICE_X29Y113        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    52.352 r  audioCont/counter1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.352    audioCont/counter1_carry_i_10_n_0
    SLICE_X29Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.466 r  audioCont/counter1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.466    audioCont/counter1_carry_i_9_n_0
    SLICE_X29Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.580 r  audioCont/counter1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.580    audioCont/counter1_carry__0_i_10_n_0
    SLICE_X29Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.694 r  audioCont/counter1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.694    audioCont/counter1_carry__0_i_9_n_0
    SLICE_X29Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    53.028 r  audioCont/counter1_carry__1_i_10/O[1]
                         net (fo=2, routed)           0.569    53.596    audioCont/CounterLimit[17]
    SLICE_X30Y117        LUT4 (Prop_lut4_I2_O)        0.303    53.899 r  audioCont/counter1_carry__1_i_8/O
                         net (fo=1, routed)           0.000    53.899    audioCont/counter1_carry__1_i_8_n_0
    SLICE_X30Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    54.412 r  audioCont/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    54.412    audioCont/counter1
    SLICE_X30Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    54.631 r  audioCont/counter1_carry__2/O[0]
                         net (fo=24, routed)          0.515    55.147    audioCont/clear
    SLICE_X31Y117        FDRE                                         r  audioCont/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.496    18.475    audioCont/clk_out1
    SLICE_X31Y117        FDRE                                         r  audioCont/counter_reg[5]/C
                         clock pessimism              0.480    18.956    
                         clock uncertainty           -0.084    18.872    
    SLICE_X31Y117        FDRE (Setup_fdre_C_R)       -0.600    18.272    audioCont/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         18.272    
                         arrival time                         -55.147    
  -------------------------------------------------------------------
                         slack                                -36.875    

Slack (VIOLATED) :        -36.875ns  (required time - arrival time)
  Source:                 tone_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            audioCont/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        56.064ns  (logic 35.964ns (64.148%)  route 20.100ns (35.852%))
  Logic Levels:           123  (CARRY4=102 LUT4=2 LUT5=15 LUT6=4)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 18.475 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.622    -0.918    clock
    SLICE_X29Y74         FDRE                                         r  tone_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.462 r  tone_reg[2]_replica/Q
                         net (fo=26, routed)          0.883     0.421    audioCont/tone[2]_repN_alias
    SLICE_X29Y73         LUT4 (Prop_lut4_I1_O)        0.124     0.545 r  audioCont/CounterLimit1__10_carry__0_i_7/O
                         net (fo=1, routed)           0.000     0.545    audioCont/CounterLimit1__10_carry__0_i_7_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.095 r  audioCont/CounterLimit1__10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.095    audioCont/CounterLimit1__10_carry__0_n_0
    SLICE_X29Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.209 r  audioCont/CounterLimit1__10_carry__1/CO[3]
                         net (fo=14, routed)          1.066     2.275    audioCont/CounterLimit1__10_carry__1_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     2.870 r  audioCont/counter1_carry__1_i_82/CO[3]
                         net (fo=1, routed)           0.000     2.870    audioCont/counter1_carry__1_i_82_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  audioCont/counter1_carry__1_i_77/CO[3]
                         net (fo=1, routed)           0.000     2.987    audioCont/counter1_carry__1_i_77_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  audioCont/counter1_carry__1_i_76/CO[3]
                         net (fo=1, routed)           0.009     3.113    audioCont/counter1_carry__1_i_76_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.367 r  audioCont/counter1_carry__1_i_44/CO[0]
                         net (fo=14, routed)          0.730     4.097    audioCont_n_13
    SLICE_X31Y73         LUT6 (Prop_lut6_I0_O)        0.367     4.464 r  counter1_carry__1_i_110/O
                         net (fo=1, routed)           0.000     4.464    counter1_carry__1_i_110_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.865 r  counter1_carry__1_i_71/CO[3]
                         net (fo=1, routed)           0.000     4.865    counter1_carry__1_i_71_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.979 r  counter1_carry__1_i_39/CO[3]
                         net (fo=1, routed)           0.009     4.988    counter1_carry__1_i_39_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.102 r  counter1_carry__1_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.102    counter1_carry__1_i_38_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.373 r  counter1_carry__1_i_25/CO[0]
                         net (fo=15, routed)          0.835     6.208    CounterLimit0[22]
    SLICE_X28Y75         LUT6 (Prop_lut6_I0_O)        0.373     6.581 r  counter1_carry__1_i_75/O
                         net (fo=1, routed)           0.000     6.581    counter1_carry__1_i_75_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.113 r  counter1_carry__1_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.113    counter1_carry__1_i_37_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.227 r  counter1_carry__1_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.227    counter1_carry__1_i_24_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.498 r  counter1_carry__1_i_11/CO[0]
                         net (fo=16, routed)          0.686     8.184    CounterLimit0[21]
    SLICE_X29Y76         LUT5 (Prop_lut5_I4_O)        0.373     8.557 r  counter1_carry__1_i_126/O
                         net (fo=1, routed)           0.000     8.557    counter1_carry__1_i_126_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.107 r  counter1_carry__1_i_88/CO[3]
                         net (fo=1, routed)           0.000     9.107    counter1_carry__1_i_88_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.221 r  counter1_carry__1_i_46/CO[3]
                         net (fo=1, routed)           0.000     9.221    counter1_carry__1_i_46_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.335 r  counter1_carry__1_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.335    counter1_carry__1_i_27_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.606 r  counter1_carry__1_i_12/CO[0]
                         net (fo=16, routed)          0.764    10.369    CounterLimit0[20]
    SLICE_X30Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    11.213 r  counter1_carry__1_i_93/CO[3]
                         net (fo=1, routed)           0.000    11.213    counter1_carry__1_i_93_n_0
    SLICE_X30Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.330 r  counter1_carry__1_i_51/CO[3]
                         net (fo=1, routed)           0.000    11.330    counter1_carry__1_i_51_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.447 r  counter1_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.447    counter1_carry__1_i_29_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.701 r  counter1_carry__1_i_16/CO[0]
                         net (fo=17, routed)          0.670    12.371    CounterLimit0[19]
    SLICE_X31Y79         LUT5 (Prop_lut5_I4_O)        0.367    12.738 r  counter1_carry__1_i_133/O
                         net (fo=1, routed)           0.000    12.738    counter1_carry__1_i_133_n_0
    SLICE_X31Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.288 r  counter1_carry__1_i_98/CO[3]
                         net (fo=1, routed)           0.000    13.288    counter1_carry__1_i_98_n_0
    SLICE_X31Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.402 r  counter1_carry__1_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.402    counter1_carry__1_i_56_n_0
    SLICE_X31Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.516 r  counter1_carry__1_i_31/CO[3]
                         net (fo=1, routed)           0.000    13.516    counter1_carry__1_i_31_n_0
    SLICE_X31Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.787 r  counter1_carry__1_i_17/CO[0]
                         net (fo=16, routed)          0.583    14.370    CounterLimit0[18]
    SLICE_X30Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    15.214 r  counter1_carry__0_i_89/CO[3]
                         net (fo=1, routed)           0.000    15.214    counter1_carry__0_i_89_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.331 r  counter1_carry__1_i_61/CO[3]
                         net (fo=1, routed)           0.000    15.331    counter1_carry__1_i_61_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.448 r  counter1_carry__1_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.448    counter1_carry__1_i_33_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.702 r  counter1_carry__1_i_18/CO[0]
                         net (fo=17, routed)          0.672    16.374    CounterLimit0[17]
    SLICE_X31Y83         LUT5 (Prop_lut5_I4_O)        0.367    16.741 r  counter1_carry__0_i_129/O
                         net (fo=1, routed)           0.000    16.741    counter1_carry__0_i_129_n_0
    SLICE_X31Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.291 r  counter1_carry__0_i_84/CO[3]
                         net (fo=1, routed)           0.000    17.291    counter1_carry__0_i_84_n_0
    SLICE_X31Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.405 r  counter1_carry__0_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.405    counter1_carry__0_i_44_n_0
    SLICE_X31Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.519 r  counter1_carry__1_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.519    counter1_carry__1_i_35_n_0
    SLICE_X31Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.790 r  counter1_carry__1_i_19/CO[0]
                         net (fo=16, routed)          0.583    18.373    CounterLimit0[16]
    SLICE_X30Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    19.217 r  counter1_carry__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    19.217    counter1_carry__0_i_83_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.334 r  counter1_carry__0_i_43/CO[3]
                         net (fo=1, routed)           0.000    19.334    counter1_carry__0_i_43_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.451 r  counter1_carry__0_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.451    counter1_carry__0_i_27_n_0
    SLICE_X30Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.705 r  counter1_carry__0_i_11/CO[0]
                         net (fo=16, routed)          0.661    20.366    CounterLimit0[15]
    SLICE_X29Y88         LUT6 (Prop_lut6_I0_O)        0.367    20.733 r  counter1_carry__0_i_97/O
                         net (fo=1, routed)           0.000    20.733    counter1_carry__0_i_97_n_0
    SLICE_X29Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.283 r  counter1_carry__0_i_49/CO[3]
                         net (fo=1, routed)           0.000    21.283    counter1_carry__0_i_49_n_0
    SLICE_X29Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.397 r  counter1_carry__0_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.397    counter1_carry__0_i_29_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.668 r  counter1_carry__0_i_12/CO[0]
                         net (fo=16, routed)          0.755    22.423    CounterLimit0[14]
    SLICE_X28Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    23.252 r  counter1_carry__0_i_99/CO[3]
                         net (fo=1, routed)           0.000    23.252    counter1_carry__0_i_99_n_0
    SLICE_X28Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.366 r  counter1_carry__0_i_54/CO[3]
                         net (fo=1, routed)           0.000    23.366    counter1_carry__0_i_54_n_0
    SLICE_X28Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.480 r  counter1_carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.480    counter1_carry__0_i_31_n_0
    SLICE_X28Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.751 r  counter1_carry__0_i_13/CO[0]
                         net (fo=16, routed)          0.557    24.308    CounterLimit0[13]
    SLICE_X29Y91         LUT5 (Prop_lut5_I4_O)        0.373    24.681 r  counter1_carry__0_i_141/O
                         net (fo=1, routed)           0.000    24.681    counter1_carry__0_i_141_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.231 r  counter1_carry__0_i_104/CO[3]
                         net (fo=1, routed)           0.000    25.231    counter1_carry__0_i_104_n_0
    SLICE_X29Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.345 r  counter1_carry__0_i_59/CO[3]
                         net (fo=1, routed)           0.000    25.345    counter1_carry__0_i_59_n_0
    SLICE_X29Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.459 r  counter1_carry__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    25.459    counter1_carry__0_i_33_n_0
    SLICE_X29Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.730 r  counter1_carry__0_i_14/CO[0]
                         net (fo=17, routed)          0.815    26.545    CounterLimit0[12]
    SLICE_X30Y92         LUT5 (Prop_lut5_I4_O)        0.373    26.918 r  counter1_carry__0_i_145/O
                         net (fo=1, routed)           0.000    26.918    counter1_carry__0_i_145_n_0
    SLICE_X30Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.451 r  counter1_carry__0_i_109/CO[3]
                         net (fo=1, routed)           0.000    27.451    counter1_carry__0_i_109_n_0
    SLICE_X30Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.568 r  counter1_carry__0_i_64/CO[3]
                         net (fo=1, routed)           0.000    27.568    counter1_carry__0_i_64_n_0
    SLICE_X30Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.685 r  counter1_carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    27.685    counter1_carry__0_i_35_n_0
    SLICE_X30Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    27.939 r  counter1_carry__0_i_19/CO[0]
                         net (fo=17, routed)          0.648    28.587    CounterLimit0[11]
    SLICE_X29Y95         LUT5 (Prop_lut5_I4_O)        0.367    28.954 r  counter1_carry__0_i_149/O
                         net (fo=1, routed)           0.000    28.954    counter1_carry__0_i_149_n_0
    SLICE_X29Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.504 r  counter1_carry__0_i_114/CO[3]
                         net (fo=1, routed)           0.000    29.504    counter1_carry__0_i_114_n_0
    SLICE_X29Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.618 r  counter1_carry__0_i_69/CO[3]
                         net (fo=1, routed)           0.000    29.618    counter1_carry__0_i_69_n_0
    SLICE_X29Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.732 r  counter1_carry__0_i_37/CO[3]
                         net (fo=1, routed)           0.000    29.732    counter1_carry__0_i_37_n_0
    SLICE_X29Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.003 r  counter1_carry__0_i_20/CO[0]
                         net (fo=17, routed)          0.790    30.794    CounterLimit0[10]
    SLICE_X30Y96         LUT5 (Prop_lut5_I4_O)        0.373    31.167 r  counter1_carry_i_69/O
                         net (fo=1, routed)           0.000    31.167    counter1_carry_i_69_n_0
    SLICE_X30Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.700 r  counter1_carry_i_50/CO[3]
                         net (fo=1, routed)           0.000    31.700    counter1_carry_i_50_n_0
    SLICE_X30Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.817 r  counter1_carry__0_i_74/CO[3]
                         net (fo=1, routed)           0.000    31.817    counter1_carry__0_i_74_n_0
    SLICE_X30Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.934 r  counter1_carry__0_i_39/CO[3]
                         net (fo=1, routed)           0.000    31.934    counter1_carry__0_i_39_n_0
    SLICE_X30Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.188 r  counter1_carry__0_i_21/CO[0]
                         net (fo=17, routed)          0.810    32.997    CounterLimit0[9]
    SLICE_X28Y96         LUT5 (Prop_lut5_I4_O)        0.367    33.364 r  counter1_carry_i_65/O
                         net (fo=1, routed)           0.000    33.364    counter1_carry_i_65_n_0
    SLICE_X28Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.914 r  counter1_carry_i_45/CO[3]
                         net (fo=1, routed)           0.000    33.914    counter1_carry_i_45_n_0
    SLICE_X28Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.028 r  counter1_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.028    counter1_carry_i_30_n_0
    SLICE_X28Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.142 r  counter1_carry__0_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.142    counter1_carry__0_i_41_n_0
    SLICE_X28Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.413 r  counter1_carry__0_i_22/CO[0]
                         net (fo=16, routed)          0.784    35.197    CounterLimit0[8]
    SLICE_X28Y100        LUT6 (Prop_lut6_I0_O)        0.373    35.570 r  counter1_carry_i_60/O
                         net (fo=1, routed)           0.000    35.570    counter1_carry_i_60_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    35.968 r  counter1_carry_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.968    counter1_carry_i_44_n_0
    SLICE_X28Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.082 r  counter1_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.082    counter1_carry_i_29_n_0
    SLICE_X28Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.196 r  counter1_carry_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.196    counter1_carry_i_22_n_0
    SLICE_X28Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.467 r  counter1_carry_i_11/CO[0]
                         net (fo=17, routed)          0.737    37.204    CounterLimit0[7]
    SLICE_X29Y101        LUT5 (Prop_lut5_I4_O)        0.373    37.577 r  CounterLimit1__1090_carry_i_41/O
                         net (fo=1, routed)           0.000    37.577    CounterLimit1__1090_carry_i_41_n_0
    SLICE_X29Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.127 r  CounterLimit1__1090_carry_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.127    CounterLimit1__1090_carry_i_33_n_0
    SLICE_X29Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.241 r  counter1_carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    38.241    counter1_carry_i_35_n_0
    SLICE_X29Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.355 r  counter1_carry_i_24/CO[3]
                         net (fo=1, routed)           0.000    38.355    counter1_carry_i_24_n_0
    SLICE_X29Y104        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    38.626 r  counter1_carry_i_12/CO[0]
                         net (fo=17, routed)          0.701    39.327    CounterLimit0[6]
    SLICE_X30Y103        LUT5 (Prop_lut5_I4_O)        0.373    39.700 r  CounterLimit1__1090_carry_i_37/O
                         net (fo=1, routed)           0.000    39.700    CounterLimit1__1090_carry_i_37_n_0
    SLICE_X30Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.233 r  CounterLimit1__1090_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.233    CounterLimit1__1090_carry_i_28_n_0
    SLICE_X30Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.350 r  CounterLimit1__1090_carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    40.350    CounterLimit1__1090_carry__0_i_21_n_0
    SLICE_X30Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.467 r  counter1_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    40.467    counter1_carry_i_26_n_0
    SLICE_X30Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    40.721 r  counter1_carry_i_13/CO[0]
                         net (fo=17, routed)          0.817    41.537    CounterLimit0[5]
    SLICE_X28Y104        LUT5 (Prop_lut5_I4_O)        0.367    41.904 r  CounterLimit1__1090_carry_i_32/O
                         net (fo=1, routed)           0.000    41.904    CounterLimit1__1090_carry_i_32_n_0
    SLICE_X28Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.454 r  CounterLimit1__1090_carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    42.454    CounterLimit1__1090_carry_i_23_n_0
    SLICE_X28Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.568 r  CounterLimit1__1090_carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.568    CounterLimit1__1090_carry__0_i_16_n_0
    SLICE_X28Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.682 r  CounterLimit1__1090_carry__1_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.682    CounterLimit1__1090_carry__1_i_16_n_0
    SLICE_X28Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    42.953 r  counter1_carry_i_14/CO[0]
                         net (fo=17, routed)          0.659    43.612    CounterLimit0[4]
    SLICE_X29Y106        LUT5 (Prop_lut5_I4_O)        0.373    43.985 r  CounterLimit1__1090_carry_i_27/O
                         net (fo=1, routed)           0.000    43.985    CounterLimit1__1090_carry_i_27_n_0
    SLICE_X29Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.535 r  CounterLimit1__1090_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.535    CounterLimit1__1090_carry_i_17_n_0
    SLICE_X29Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.649 r  CounterLimit1__1090_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.649    CounterLimit1__1090_carry__0_i_11_n_0
    SLICE_X29Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.763 r  CounterLimit1__1090_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.763    CounterLimit1__1090_carry__1_i_11_n_0
    SLICE_X29Y109        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.034 r  CounterLimit1__1090_carry_i_15/CO[0]
                         net (fo=17, routed)          0.487    45.522    CounterLimit0[3]
    SLICE_X31Y109        LUT5 (Prop_lut5_I4_O)        0.373    45.895 r  CounterLimit1__1090_carry_i_21/O
                         net (fo=1, routed)           0.000    45.895    CounterLimit1__1090_carry_i_21_n_0
    SLICE_X31Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.445 r  CounterLimit1__1090_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.445    CounterLimit1__1090_carry_i_10_n_0
    SLICE_X31Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.559 r  CounterLimit1__1090_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.559    CounterLimit1__1090_carry__0_i_6_n_0
    SLICE_X31Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.673 r  CounterLimit1__1090_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.673    CounterLimit1__1090_carry__1_i_6_n_0
    SLICE_X31Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    46.944 r  CounterLimit1__1090_carry_i_8/CO[0]
                         net (fo=17, routed)          0.818    47.762    audioCont/counter1_carry__1_i_6_0[0]
    SLICE_X30Y109        LUT5 (Prop_lut5_I4_O)        0.373    48.135 r  audioCont/CounterLimit1__1090_carry_i_14/O
                         net (fo=1, routed)           0.000    48.135    audioCont/CounterLimit1__1090_carry_i_14_n_0
    SLICE_X30Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.668 r  audioCont/CounterLimit1__1090_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.668    audioCont/CounterLimit1__1090_carry_i_2_n_0
    SLICE_X30Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.785 r  audioCont/CounterLimit1__1090_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.785    audioCont/CounterLimit1__1090_carry__0_i_1_n_0
    SLICE_X30Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.902 r  audioCont/CounterLimit1__1090_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.902    audioCont/CounterLimit1__1090_carry__1_i_1_n_0
    SLICE_X30Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    49.156 r  audioCont/CounterLimit1__1090_carry_i_1/CO[0]
                         net (fo=17, routed)          0.835    49.991    audioCont/CounterLimit0[1]
    SLICE_X29Y110        LUT5 (Prop_lut5_I4_O)        0.367    50.358 r  audioCont/CounterLimit1__1090_carry_i_7/O
                         net (fo=1, routed)           0.000    50.358    audioCont/CounterLimit1__1090_carry_i_7_n_0
    SLICE_X29Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.890 r  audioCont/CounterLimit1__1090_carry/CO[3]
                         net (fo=1, routed)           0.000    50.890    audioCont/CounterLimit1__1090_carry_n_0
    SLICE_X29Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.004 r  audioCont/CounterLimit1__1090_carry__0/CO[3]
                         net (fo=1, routed)           0.000    51.004    audioCont/CounterLimit1__1090_carry__0_n_0
    SLICE_X29Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.118 r  audioCont/CounterLimit1__1090_carry__1/CO[3]
                         net (fo=3, routed)           0.654    51.772    audioCont/CounterLimit0[0]
    SLICE_X29Y113        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    52.352 r  audioCont/counter1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.352    audioCont/counter1_carry_i_10_n_0
    SLICE_X29Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.466 r  audioCont/counter1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.466    audioCont/counter1_carry_i_9_n_0
    SLICE_X29Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.580 r  audioCont/counter1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.580    audioCont/counter1_carry__0_i_10_n_0
    SLICE_X29Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.694 r  audioCont/counter1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.694    audioCont/counter1_carry__0_i_9_n_0
    SLICE_X29Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    53.028 r  audioCont/counter1_carry__1_i_10/O[1]
                         net (fo=2, routed)           0.569    53.596    audioCont/CounterLimit[17]
    SLICE_X30Y117        LUT4 (Prop_lut4_I2_O)        0.303    53.899 r  audioCont/counter1_carry__1_i_8/O
                         net (fo=1, routed)           0.000    53.899    audioCont/counter1_carry__1_i_8_n_0
    SLICE_X30Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    54.412 r  audioCont/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    54.412    audioCont/counter1
    SLICE_X30Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    54.631 r  audioCont/counter1_carry__2/O[0]
                         net (fo=24, routed)          0.515    55.147    audioCont/clear
    SLICE_X31Y117        FDRE                                         r  audioCont/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.496    18.475    audioCont/clk_out1
    SLICE_X31Y117        FDRE                                         r  audioCont/counter_reg[6]/C
                         clock pessimism              0.480    18.956    
                         clock uncertainty           -0.084    18.872    
    SLICE_X31Y117        FDRE (Setup_fdre_C_R)       -0.600    18.272    audioCont/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         18.272    
                         arrival time                         -55.147    
  -------------------------------------------------------------------
                         slack                                -36.875    

Slack (VIOLATED) :        -36.875ns  (required time - arrival time)
  Source:                 tone_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            audioCont/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        56.064ns  (logic 35.964ns (64.148%)  route 20.100ns (35.852%))
  Logic Levels:           123  (CARRY4=102 LUT4=2 LUT5=15 LUT6=4)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 18.475 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.622    -0.918    clock
    SLICE_X29Y74         FDRE                                         r  tone_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.462 r  tone_reg[2]_replica/Q
                         net (fo=26, routed)          0.883     0.421    audioCont/tone[2]_repN_alias
    SLICE_X29Y73         LUT4 (Prop_lut4_I1_O)        0.124     0.545 r  audioCont/CounterLimit1__10_carry__0_i_7/O
                         net (fo=1, routed)           0.000     0.545    audioCont/CounterLimit1__10_carry__0_i_7_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.095 r  audioCont/CounterLimit1__10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.095    audioCont/CounterLimit1__10_carry__0_n_0
    SLICE_X29Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.209 r  audioCont/CounterLimit1__10_carry__1/CO[3]
                         net (fo=14, routed)          1.066     2.275    audioCont/CounterLimit1__10_carry__1_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     2.870 r  audioCont/counter1_carry__1_i_82/CO[3]
                         net (fo=1, routed)           0.000     2.870    audioCont/counter1_carry__1_i_82_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  audioCont/counter1_carry__1_i_77/CO[3]
                         net (fo=1, routed)           0.000     2.987    audioCont/counter1_carry__1_i_77_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  audioCont/counter1_carry__1_i_76/CO[3]
                         net (fo=1, routed)           0.009     3.113    audioCont/counter1_carry__1_i_76_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.367 r  audioCont/counter1_carry__1_i_44/CO[0]
                         net (fo=14, routed)          0.730     4.097    audioCont_n_13
    SLICE_X31Y73         LUT6 (Prop_lut6_I0_O)        0.367     4.464 r  counter1_carry__1_i_110/O
                         net (fo=1, routed)           0.000     4.464    counter1_carry__1_i_110_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.865 r  counter1_carry__1_i_71/CO[3]
                         net (fo=1, routed)           0.000     4.865    counter1_carry__1_i_71_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.979 r  counter1_carry__1_i_39/CO[3]
                         net (fo=1, routed)           0.009     4.988    counter1_carry__1_i_39_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.102 r  counter1_carry__1_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.102    counter1_carry__1_i_38_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.373 r  counter1_carry__1_i_25/CO[0]
                         net (fo=15, routed)          0.835     6.208    CounterLimit0[22]
    SLICE_X28Y75         LUT6 (Prop_lut6_I0_O)        0.373     6.581 r  counter1_carry__1_i_75/O
                         net (fo=1, routed)           0.000     6.581    counter1_carry__1_i_75_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.113 r  counter1_carry__1_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.113    counter1_carry__1_i_37_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.227 r  counter1_carry__1_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.227    counter1_carry__1_i_24_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.498 r  counter1_carry__1_i_11/CO[0]
                         net (fo=16, routed)          0.686     8.184    CounterLimit0[21]
    SLICE_X29Y76         LUT5 (Prop_lut5_I4_O)        0.373     8.557 r  counter1_carry__1_i_126/O
                         net (fo=1, routed)           0.000     8.557    counter1_carry__1_i_126_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.107 r  counter1_carry__1_i_88/CO[3]
                         net (fo=1, routed)           0.000     9.107    counter1_carry__1_i_88_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.221 r  counter1_carry__1_i_46/CO[3]
                         net (fo=1, routed)           0.000     9.221    counter1_carry__1_i_46_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.335 r  counter1_carry__1_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.335    counter1_carry__1_i_27_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.606 r  counter1_carry__1_i_12/CO[0]
                         net (fo=16, routed)          0.764    10.369    CounterLimit0[20]
    SLICE_X30Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    11.213 r  counter1_carry__1_i_93/CO[3]
                         net (fo=1, routed)           0.000    11.213    counter1_carry__1_i_93_n_0
    SLICE_X30Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.330 r  counter1_carry__1_i_51/CO[3]
                         net (fo=1, routed)           0.000    11.330    counter1_carry__1_i_51_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.447 r  counter1_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.447    counter1_carry__1_i_29_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.701 r  counter1_carry__1_i_16/CO[0]
                         net (fo=17, routed)          0.670    12.371    CounterLimit0[19]
    SLICE_X31Y79         LUT5 (Prop_lut5_I4_O)        0.367    12.738 r  counter1_carry__1_i_133/O
                         net (fo=1, routed)           0.000    12.738    counter1_carry__1_i_133_n_0
    SLICE_X31Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.288 r  counter1_carry__1_i_98/CO[3]
                         net (fo=1, routed)           0.000    13.288    counter1_carry__1_i_98_n_0
    SLICE_X31Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.402 r  counter1_carry__1_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.402    counter1_carry__1_i_56_n_0
    SLICE_X31Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.516 r  counter1_carry__1_i_31/CO[3]
                         net (fo=1, routed)           0.000    13.516    counter1_carry__1_i_31_n_0
    SLICE_X31Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.787 r  counter1_carry__1_i_17/CO[0]
                         net (fo=16, routed)          0.583    14.370    CounterLimit0[18]
    SLICE_X30Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    15.214 r  counter1_carry__0_i_89/CO[3]
                         net (fo=1, routed)           0.000    15.214    counter1_carry__0_i_89_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.331 r  counter1_carry__1_i_61/CO[3]
                         net (fo=1, routed)           0.000    15.331    counter1_carry__1_i_61_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.448 r  counter1_carry__1_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.448    counter1_carry__1_i_33_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.702 r  counter1_carry__1_i_18/CO[0]
                         net (fo=17, routed)          0.672    16.374    CounterLimit0[17]
    SLICE_X31Y83         LUT5 (Prop_lut5_I4_O)        0.367    16.741 r  counter1_carry__0_i_129/O
                         net (fo=1, routed)           0.000    16.741    counter1_carry__0_i_129_n_0
    SLICE_X31Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.291 r  counter1_carry__0_i_84/CO[3]
                         net (fo=1, routed)           0.000    17.291    counter1_carry__0_i_84_n_0
    SLICE_X31Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.405 r  counter1_carry__0_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.405    counter1_carry__0_i_44_n_0
    SLICE_X31Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.519 r  counter1_carry__1_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.519    counter1_carry__1_i_35_n_0
    SLICE_X31Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.790 r  counter1_carry__1_i_19/CO[0]
                         net (fo=16, routed)          0.583    18.373    CounterLimit0[16]
    SLICE_X30Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    19.217 r  counter1_carry__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    19.217    counter1_carry__0_i_83_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.334 r  counter1_carry__0_i_43/CO[3]
                         net (fo=1, routed)           0.000    19.334    counter1_carry__0_i_43_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.451 r  counter1_carry__0_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.451    counter1_carry__0_i_27_n_0
    SLICE_X30Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.705 r  counter1_carry__0_i_11/CO[0]
                         net (fo=16, routed)          0.661    20.366    CounterLimit0[15]
    SLICE_X29Y88         LUT6 (Prop_lut6_I0_O)        0.367    20.733 r  counter1_carry__0_i_97/O
                         net (fo=1, routed)           0.000    20.733    counter1_carry__0_i_97_n_0
    SLICE_X29Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.283 r  counter1_carry__0_i_49/CO[3]
                         net (fo=1, routed)           0.000    21.283    counter1_carry__0_i_49_n_0
    SLICE_X29Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.397 r  counter1_carry__0_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.397    counter1_carry__0_i_29_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.668 r  counter1_carry__0_i_12/CO[0]
                         net (fo=16, routed)          0.755    22.423    CounterLimit0[14]
    SLICE_X28Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    23.252 r  counter1_carry__0_i_99/CO[3]
                         net (fo=1, routed)           0.000    23.252    counter1_carry__0_i_99_n_0
    SLICE_X28Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.366 r  counter1_carry__0_i_54/CO[3]
                         net (fo=1, routed)           0.000    23.366    counter1_carry__0_i_54_n_0
    SLICE_X28Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.480 r  counter1_carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.480    counter1_carry__0_i_31_n_0
    SLICE_X28Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.751 r  counter1_carry__0_i_13/CO[0]
                         net (fo=16, routed)          0.557    24.308    CounterLimit0[13]
    SLICE_X29Y91         LUT5 (Prop_lut5_I4_O)        0.373    24.681 r  counter1_carry__0_i_141/O
                         net (fo=1, routed)           0.000    24.681    counter1_carry__0_i_141_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.231 r  counter1_carry__0_i_104/CO[3]
                         net (fo=1, routed)           0.000    25.231    counter1_carry__0_i_104_n_0
    SLICE_X29Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.345 r  counter1_carry__0_i_59/CO[3]
                         net (fo=1, routed)           0.000    25.345    counter1_carry__0_i_59_n_0
    SLICE_X29Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.459 r  counter1_carry__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    25.459    counter1_carry__0_i_33_n_0
    SLICE_X29Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.730 r  counter1_carry__0_i_14/CO[0]
                         net (fo=17, routed)          0.815    26.545    CounterLimit0[12]
    SLICE_X30Y92         LUT5 (Prop_lut5_I4_O)        0.373    26.918 r  counter1_carry__0_i_145/O
                         net (fo=1, routed)           0.000    26.918    counter1_carry__0_i_145_n_0
    SLICE_X30Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.451 r  counter1_carry__0_i_109/CO[3]
                         net (fo=1, routed)           0.000    27.451    counter1_carry__0_i_109_n_0
    SLICE_X30Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.568 r  counter1_carry__0_i_64/CO[3]
                         net (fo=1, routed)           0.000    27.568    counter1_carry__0_i_64_n_0
    SLICE_X30Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.685 r  counter1_carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    27.685    counter1_carry__0_i_35_n_0
    SLICE_X30Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    27.939 r  counter1_carry__0_i_19/CO[0]
                         net (fo=17, routed)          0.648    28.587    CounterLimit0[11]
    SLICE_X29Y95         LUT5 (Prop_lut5_I4_O)        0.367    28.954 r  counter1_carry__0_i_149/O
                         net (fo=1, routed)           0.000    28.954    counter1_carry__0_i_149_n_0
    SLICE_X29Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.504 r  counter1_carry__0_i_114/CO[3]
                         net (fo=1, routed)           0.000    29.504    counter1_carry__0_i_114_n_0
    SLICE_X29Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.618 r  counter1_carry__0_i_69/CO[3]
                         net (fo=1, routed)           0.000    29.618    counter1_carry__0_i_69_n_0
    SLICE_X29Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.732 r  counter1_carry__0_i_37/CO[3]
                         net (fo=1, routed)           0.000    29.732    counter1_carry__0_i_37_n_0
    SLICE_X29Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.003 r  counter1_carry__0_i_20/CO[0]
                         net (fo=17, routed)          0.790    30.794    CounterLimit0[10]
    SLICE_X30Y96         LUT5 (Prop_lut5_I4_O)        0.373    31.167 r  counter1_carry_i_69/O
                         net (fo=1, routed)           0.000    31.167    counter1_carry_i_69_n_0
    SLICE_X30Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.700 r  counter1_carry_i_50/CO[3]
                         net (fo=1, routed)           0.000    31.700    counter1_carry_i_50_n_0
    SLICE_X30Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.817 r  counter1_carry__0_i_74/CO[3]
                         net (fo=1, routed)           0.000    31.817    counter1_carry__0_i_74_n_0
    SLICE_X30Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.934 r  counter1_carry__0_i_39/CO[3]
                         net (fo=1, routed)           0.000    31.934    counter1_carry__0_i_39_n_0
    SLICE_X30Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.188 r  counter1_carry__0_i_21/CO[0]
                         net (fo=17, routed)          0.810    32.997    CounterLimit0[9]
    SLICE_X28Y96         LUT5 (Prop_lut5_I4_O)        0.367    33.364 r  counter1_carry_i_65/O
                         net (fo=1, routed)           0.000    33.364    counter1_carry_i_65_n_0
    SLICE_X28Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.914 r  counter1_carry_i_45/CO[3]
                         net (fo=1, routed)           0.000    33.914    counter1_carry_i_45_n_0
    SLICE_X28Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.028 r  counter1_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.028    counter1_carry_i_30_n_0
    SLICE_X28Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.142 r  counter1_carry__0_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.142    counter1_carry__0_i_41_n_0
    SLICE_X28Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.413 r  counter1_carry__0_i_22/CO[0]
                         net (fo=16, routed)          0.784    35.197    CounterLimit0[8]
    SLICE_X28Y100        LUT6 (Prop_lut6_I0_O)        0.373    35.570 r  counter1_carry_i_60/O
                         net (fo=1, routed)           0.000    35.570    counter1_carry_i_60_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    35.968 r  counter1_carry_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.968    counter1_carry_i_44_n_0
    SLICE_X28Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.082 r  counter1_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.082    counter1_carry_i_29_n_0
    SLICE_X28Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.196 r  counter1_carry_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.196    counter1_carry_i_22_n_0
    SLICE_X28Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.467 r  counter1_carry_i_11/CO[0]
                         net (fo=17, routed)          0.737    37.204    CounterLimit0[7]
    SLICE_X29Y101        LUT5 (Prop_lut5_I4_O)        0.373    37.577 r  CounterLimit1__1090_carry_i_41/O
                         net (fo=1, routed)           0.000    37.577    CounterLimit1__1090_carry_i_41_n_0
    SLICE_X29Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.127 r  CounterLimit1__1090_carry_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.127    CounterLimit1__1090_carry_i_33_n_0
    SLICE_X29Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.241 r  counter1_carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    38.241    counter1_carry_i_35_n_0
    SLICE_X29Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.355 r  counter1_carry_i_24/CO[3]
                         net (fo=1, routed)           0.000    38.355    counter1_carry_i_24_n_0
    SLICE_X29Y104        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    38.626 r  counter1_carry_i_12/CO[0]
                         net (fo=17, routed)          0.701    39.327    CounterLimit0[6]
    SLICE_X30Y103        LUT5 (Prop_lut5_I4_O)        0.373    39.700 r  CounterLimit1__1090_carry_i_37/O
                         net (fo=1, routed)           0.000    39.700    CounterLimit1__1090_carry_i_37_n_0
    SLICE_X30Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.233 r  CounterLimit1__1090_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.233    CounterLimit1__1090_carry_i_28_n_0
    SLICE_X30Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.350 r  CounterLimit1__1090_carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    40.350    CounterLimit1__1090_carry__0_i_21_n_0
    SLICE_X30Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.467 r  counter1_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    40.467    counter1_carry_i_26_n_0
    SLICE_X30Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    40.721 r  counter1_carry_i_13/CO[0]
                         net (fo=17, routed)          0.817    41.537    CounterLimit0[5]
    SLICE_X28Y104        LUT5 (Prop_lut5_I4_O)        0.367    41.904 r  CounterLimit1__1090_carry_i_32/O
                         net (fo=1, routed)           0.000    41.904    CounterLimit1__1090_carry_i_32_n_0
    SLICE_X28Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.454 r  CounterLimit1__1090_carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    42.454    CounterLimit1__1090_carry_i_23_n_0
    SLICE_X28Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.568 r  CounterLimit1__1090_carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.568    CounterLimit1__1090_carry__0_i_16_n_0
    SLICE_X28Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.682 r  CounterLimit1__1090_carry__1_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.682    CounterLimit1__1090_carry__1_i_16_n_0
    SLICE_X28Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    42.953 r  counter1_carry_i_14/CO[0]
                         net (fo=17, routed)          0.659    43.612    CounterLimit0[4]
    SLICE_X29Y106        LUT5 (Prop_lut5_I4_O)        0.373    43.985 r  CounterLimit1__1090_carry_i_27/O
                         net (fo=1, routed)           0.000    43.985    CounterLimit1__1090_carry_i_27_n_0
    SLICE_X29Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.535 r  CounterLimit1__1090_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.535    CounterLimit1__1090_carry_i_17_n_0
    SLICE_X29Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.649 r  CounterLimit1__1090_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.649    CounterLimit1__1090_carry__0_i_11_n_0
    SLICE_X29Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.763 r  CounterLimit1__1090_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.763    CounterLimit1__1090_carry__1_i_11_n_0
    SLICE_X29Y109        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.034 r  CounterLimit1__1090_carry_i_15/CO[0]
                         net (fo=17, routed)          0.487    45.522    CounterLimit0[3]
    SLICE_X31Y109        LUT5 (Prop_lut5_I4_O)        0.373    45.895 r  CounterLimit1__1090_carry_i_21/O
                         net (fo=1, routed)           0.000    45.895    CounterLimit1__1090_carry_i_21_n_0
    SLICE_X31Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.445 r  CounterLimit1__1090_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.445    CounterLimit1__1090_carry_i_10_n_0
    SLICE_X31Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.559 r  CounterLimit1__1090_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.559    CounterLimit1__1090_carry__0_i_6_n_0
    SLICE_X31Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.673 r  CounterLimit1__1090_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.673    CounterLimit1__1090_carry__1_i_6_n_0
    SLICE_X31Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    46.944 r  CounterLimit1__1090_carry_i_8/CO[0]
                         net (fo=17, routed)          0.818    47.762    audioCont/counter1_carry__1_i_6_0[0]
    SLICE_X30Y109        LUT5 (Prop_lut5_I4_O)        0.373    48.135 r  audioCont/CounterLimit1__1090_carry_i_14/O
                         net (fo=1, routed)           0.000    48.135    audioCont/CounterLimit1__1090_carry_i_14_n_0
    SLICE_X30Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.668 r  audioCont/CounterLimit1__1090_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.668    audioCont/CounterLimit1__1090_carry_i_2_n_0
    SLICE_X30Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.785 r  audioCont/CounterLimit1__1090_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.785    audioCont/CounterLimit1__1090_carry__0_i_1_n_0
    SLICE_X30Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.902 r  audioCont/CounterLimit1__1090_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.902    audioCont/CounterLimit1__1090_carry__1_i_1_n_0
    SLICE_X30Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    49.156 r  audioCont/CounterLimit1__1090_carry_i_1/CO[0]
                         net (fo=17, routed)          0.835    49.991    audioCont/CounterLimit0[1]
    SLICE_X29Y110        LUT5 (Prop_lut5_I4_O)        0.367    50.358 r  audioCont/CounterLimit1__1090_carry_i_7/O
                         net (fo=1, routed)           0.000    50.358    audioCont/CounterLimit1__1090_carry_i_7_n_0
    SLICE_X29Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.890 r  audioCont/CounterLimit1__1090_carry/CO[3]
                         net (fo=1, routed)           0.000    50.890    audioCont/CounterLimit1__1090_carry_n_0
    SLICE_X29Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.004 r  audioCont/CounterLimit1__1090_carry__0/CO[3]
                         net (fo=1, routed)           0.000    51.004    audioCont/CounterLimit1__1090_carry__0_n_0
    SLICE_X29Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.118 r  audioCont/CounterLimit1__1090_carry__1/CO[3]
                         net (fo=3, routed)           0.654    51.772    audioCont/CounterLimit0[0]
    SLICE_X29Y113        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    52.352 r  audioCont/counter1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.352    audioCont/counter1_carry_i_10_n_0
    SLICE_X29Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.466 r  audioCont/counter1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.466    audioCont/counter1_carry_i_9_n_0
    SLICE_X29Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.580 r  audioCont/counter1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.580    audioCont/counter1_carry__0_i_10_n_0
    SLICE_X29Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.694 r  audioCont/counter1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.694    audioCont/counter1_carry__0_i_9_n_0
    SLICE_X29Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    53.028 r  audioCont/counter1_carry__1_i_10/O[1]
                         net (fo=2, routed)           0.569    53.596    audioCont/CounterLimit[17]
    SLICE_X30Y117        LUT4 (Prop_lut4_I2_O)        0.303    53.899 r  audioCont/counter1_carry__1_i_8/O
                         net (fo=1, routed)           0.000    53.899    audioCont/counter1_carry__1_i_8_n_0
    SLICE_X30Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    54.412 r  audioCont/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    54.412    audioCont/counter1
    SLICE_X30Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    54.631 r  audioCont/counter1_carry__2/O[0]
                         net (fo=24, routed)          0.515    55.147    audioCont/clear
    SLICE_X31Y117        FDRE                                         r  audioCont/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.496    18.475    audioCont/clk_out1
    SLICE_X31Y117        FDRE                                         r  audioCont/counter_reg[7]/C
                         clock pessimism              0.480    18.956    
                         clock uncertainty           -0.084    18.872    
    SLICE_X31Y117        FDRE (Setup_fdre_C_R)       -0.600    18.272    audioCont/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         18.272    
                         arrival time                         -55.147    
  -------------------------------------------------------------------
                         slack                                -36.875    

Slack (VIOLATED) :        -36.849ns  (required time - arrival time)
  Source:                 tone_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            audioCont/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        55.940ns  (logic 35.964ns (64.290%)  route 19.976ns (35.710%))
  Logic Levels:           123  (CARRY4=102 LUT4=2 LUT5=15 LUT6=4)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 18.472 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.622    -0.918    clock
    SLICE_X29Y74         FDRE                                         r  tone_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.462 r  tone_reg[2]_replica/Q
                         net (fo=26, routed)          0.883     0.421    audioCont/tone[2]_repN_alias
    SLICE_X29Y73         LUT4 (Prop_lut4_I1_O)        0.124     0.545 r  audioCont/CounterLimit1__10_carry__0_i_7/O
                         net (fo=1, routed)           0.000     0.545    audioCont/CounterLimit1__10_carry__0_i_7_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.095 r  audioCont/CounterLimit1__10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.095    audioCont/CounterLimit1__10_carry__0_n_0
    SLICE_X29Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.209 r  audioCont/CounterLimit1__10_carry__1/CO[3]
                         net (fo=14, routed)          1.066     2.275    audioCont/CounterLimit1__10_carry__1_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     2.870 r  audioCont/counter1_carry__1_i_82/CO[3]
                         net (fo=1, routed)           0.000     2.870    audioCont/counter1_carry__1_i_82_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  audioCont/counter1_carry__1_i_77/CO[3]
                         net (fo=1, routed)           0.000     2.987    audioCont/counter1_carry__1_i_77_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  audioCont/counter1_carry__1_i_76/CO[3]
                         net (fo=1, routed)           0.009     3.113    audioCont/counter1_carry__1_i_76_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.367 r  audioCont/counter1_carry__1_i_44/CO[0]
                         net (fo=14, routed)          0.730     4.097    audioCont_n_13
    SLICE_X31Y73         LUT6 (Prop_lut6_I0_O)        0.367     4.464 r  counter1_carry__1_i_110/O
                         net (fo=1, routed)           0.000     4.464    counter1_carry__1_i_110_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.865 r  counter1_carry__1_i_71/CO[3]
                         net (fo=1, routed)           0.000     4.865    counter1_carry__1_i_71_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.979 r  counter1_carry__1_i_39/CO[3]
                         net (fo=1, routed)           0.009     4.988    counter1_carry__1_i_39_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.102 r  counter1_carry__1_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.102    counter1_carry__1_i_38_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.373 r  counter1_carry__1_i_25/CO[0]
                         net (fo=15, routed)          0.835     6.208    CounterLimit0[22]
    SLICE_X28Y75         LUT6 (Prop_lut6_I0_O)        0.373     6.581 r  counter1_carry__1_i_75/O
                         net (fo=1, routed)           0.000     6.581    counter1_carry__1_i_75_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.113 r  counter1_carry__1_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.113    counter1_carry__1_i_37_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.227 r  counter1_carry__1_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.227    counter1_carry__1_i_24_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.498 r  counter1_carry__1_i_11/CO[0]
                         net (fo=16, routed)          0.686     8.184    CounterLimit0[21]
    SLICE_X29Y76         LUT5 (Prop_lut5_I4_O)        0.373     8.557 r  counter1_carry__1_i_126/O
                         net (fo=1, routed)           0.000     8.557    counter1_carry__1_i_126_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.107 r  counter1_carry__1_i_88/CO[3]
                         net (fo=1, routed)           0.000     9.107    counter1_carry__1_i_88_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.221 r  counter1_carry__1_i_46/CO[3]
                         net (fo=1, routed)           0.000     9.221    counter1_carry__1_i_46_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.335 r  counter1_carry__1_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.335    counter1_carry__1_i_27_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.606 r  counter1_carry__1_i_12/CO[0]
                         net (fo=16, routed)          0.764    10.369    CounterLimit0[20]
    SLICE_X30Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    11.213 r  counter1_carry__1_i_93/CO[3]
                         net (fo=1, routed)           0.000    11.213    counter1_carry__1_i_93_n_0
    SLICE_X30Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.330 r  counter1_carry__1_i_51/CO[3]
                         net (fo=1, routed)           0.000    11.330    counter1_carry__1_i_51_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.447 r  counter1_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.447    counter1_carry__1_i_29_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.701 r  counter1_carry__1_i_16/CO[0]
                         net (fo=17, routed)          0.670    12.371    CounterLimit0[19]
    SLICE_X31Y79         LUT5 (Prop_lut5_I4_O)        0.367    12.738 r  counter1_carry__1_i_133/O
                         net (fo=1, routed)           0.000    12.738    counter1_carry__1_i_133_n_0
    SLICE_X31Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.288 r  counter1_carry__1_i_98/CO[3]
                         net (fo=1, routed)           0.000    13.288    counter1_carry__1_i_98_n_0
    SLICE_X31Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.402 r  counter1_carry__1_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.402    counter1_carry__1_i_56_n_0
    SLICE_X31Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.516 r  counter1_carry__1_i_31/CO[3]
                         net (fo=1, routed)           0.000    13.516    counter1_carry__1_i_31_n_0
    SLICE_X31Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.787 r  counter1_carry__1_i_17/CO[0]
                         net (fo=16, routed)          0.583    14.370    CounterLimit0[18]
    SLICE_X30Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    15.214 r  counter1_carry__0_i_89/CO[3]
                         net (fo=1, routed)           0.000    15.214    counter1_carry__0_i_89_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.331 r  counter1_carry__1_i_61/CO[3]
                         net (fo=1, routed)           0.000    15.331    counter1_carry__1_i_61_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.448 r  counter1_carry__1_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.448    counter1_carry__1_i_33_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.702 r  counter1_carry__1_i_18/CO[0]
                         net (fo=17, routed)          0.672    16.374    CounterLimit0[17]
    SLICE_X31Y83         LUT5 (Prop_lut5_I4_O)        0.367    16.741 r  counter1_carry__0_i_129/O
                         net (fo=1, routed)           0.000    16.741    counter1_carry__0_i_129_n_0
    SLICE_X31Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.291 r  counter1_carry__0_i_84/CO[3]
                         net (fo=1, routed)           0.000    17.291    counter1_carry__0_i_84_n_0
    SLICE_X31Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.405 r  counter1_carry__0_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.405    counter1_carry__0_i_44_n_0
    SLICE_X31Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.519 r  counter1_carry__1_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.519    counter1_carry__1_i_35_n_0
    SLICE_X31Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.790 r  counter1_carry__1_i_19/CO[0]
                         net (fo=16, routed)          0.583    18.373    CounterLimit0[16]
    SLICE_X30Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    19.217 r  counter1_carry__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    19.217    counter1_carry__0_i_83_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.334 r  counter1_carry__0_i_43/CO[3]
                         net (fo=1, routed)           0.000    19.334    counter1_carry__0_i_43_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.451 r  counter1_carry__0_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.451    counter1_carry__0_i_27_n_0
    SLICE_X30Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.705 r  counter1_carry__0_i_11/CO[0]
                         net (fo=16, routed)          0.661    20.366    CounterLimit0[15]
    SLICE_X29Y88         LUT6 (Prop_lut6_I0_O)        0.367    20.733 r  counter1_carry__0_i_97/O
                         net (fo=1, routed)           0.000    20.733    counter1_carry__0_i_97_n_0
    SLICE_X29Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.283 r  counter1_carry__0_i_49/CO[3]
                         net (fo=1, routed)           0.000    21.283    counter1_carry__0_i_49_n_0
    SLICE_X29Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.397 r  counter1_carry__0_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.397    counter1_carry__0_i_29_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.668 r  counter1_carry__0_i_12/CO[0]
                         net (fo=16, routed)          0.755    22.423    CounterLimit0[14]
    SLICE_X28Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    23.252 r  counter1_carry__0_i_99/CO[3]
                         net (fo=1, routed)           0.000    23.252    counter1_carry__0_i_99_n_0
    SLICE_X28Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.366 r  counter1_carry__0_i_54/CO[3]
                         net (fo=1, routed)           0.000    23.366    counter1_carry__0_i_54_n_0
    SLICE_X28Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.480 r  counter1_carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.480    counter1_carry__0_i_31_n_0
    SLICE_X28Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.751 r  counter1_carry__0_i_13/CO[0]
                         net (fo=16, routed)          0.557    24.308    CounterLimit0[13]
    SLICE_X29Y91         LUT5 (Prop_lut5_I4_O)        0.373    24.681 r  counter1_carry__0_i_141/O
                         net (fo=1, routed)           0.000    24.681    counter1_carry__0_i_141_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.231 r  counter1_carry__0_i_104/CO[3]
                         net (fo=1, routed)           0.000    25.231    counter1_carry__0_i_104_n_0
    SLICE_X29Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.345 r  counter1_carry__0_i_59/CO[3]
                         net (fo=1, routed)           0.000    25.345    counter1_carry__0_i_59_n_0
    SLICE_X29Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.459 r  counter1_carry__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    25.459    counter1_carry__0_i_33_n_0
    SLICE_X29Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.730 r  counter1_carry__0_i_14/CO[0]
                         net (fo=17, routed)          0.815    26.545    CounterLimit0[12]
    SLICE_X30Y92         LUT5 (Prop_lut5_I4_O)        0.373    26.918 r  counter1_carry__0_i_145/O
                         net (fo=1, routed)           0.000    26.918    counter1_carry__0_i_145_n_0
    SLICE_X30Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.451 r  counter1_carry__0_i_109/CO[3]
                         net (fo=1, routed)           0.000    27.451    counter1_carry__0_i_109_n_0
    SLICE_X30Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.568 r  counter1_carry__0_i_64/CO[3]
                         net (fo=1, routed)           0.000    27.568    counter1_carry__0_i_64_n_0
    SLICE_X30Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.685 r  counter1_carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    27.685    counter1_carry__0_i_35_n_0
    SLICE_X30Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    27.939 r  counter1_carry__0_i_19/CO[0]
                         net (fo=17, routed)          0.648    28.587    CounterLimit0[11]
    SLICE_X29Y95         LUT5 (Prop_lut5_I4_O)        0.367    28.954 r  counter1_carry__0_i_149/O
                         net (fo=1, routed)           0.000    28.954    counter1_carry__0_i_149_n_0
    SLICE_X29Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.504 r  counter1_carry__0_i_114/CO[3]
                         net (fo=1, routed)           0.000    29.504    counter1_carry__0_i_114_n_0
    SLICE_X29Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.618 r  counter1_carry__0_i_69/CO[3]
                         net (fo=1, routed)           0.000    29.618    counter1_carry__0_i_69_n_0
    SLICE_X29Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.732 r  counter1_carry__0_i_37/CO[3]
                         net (fo=1, routed)           0.000    29.732    counter1_carry__0_i_37_n_0
    SLICE_X29Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.003 r  counter1_carry__0_i_20/CO[0]
                         net (fo=17, routed)          0.790    30.794    CounterLimit0[10]
    SLICE_X30Y96         LUT5 (Prop_lut5_I4_O)        0.373    31.167 r  counter1_carry_i_69/O
                         net (fo=1, routed)           0.000    31.167    counter1_carry_i_69_n_0
    SLICE_X30Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.700 r  counter1_carry_i_50/CO[3]
                         net (fo=1, routed)           0.000    31.700    counter1_carry_i_50_n_0
    SLICE_X30Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.817 r  counter1_carry__0_i_74/CO[3]
                         net (fo=1, routed)           0.000    31.817    counter1_carry__0_i_74_n_0
    SLICE_X30Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.934 r  counter1_carry__0_i_39/CO[3]
                         net (fo=1, routed)           0.000    31.934    counter1_carry__0_i_39_n_0
    SLICE_X30Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.188 r  counter1_carry__0_i_21/CO[0]
                         net (fo=17, routed)          0.810    32.997    CounterLimit0[9]
    SLICE_X28Y96         LUT5 (Prop_lut5_I4_O)        0.367    33.364 r  counter1_carry_i_65/O
                         net (fo=1, routed)           0.000    33.364    counter1_carry_i_65_n_0
    SLICE_X28Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.914 r  counter1_carry_i_45/CO[3]
                         net (fo=1, routed)           0.000    33.914    counter1_carry_i_45_n_0
    SLICE_X28Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.028 r  counter1_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.028    counter1_carry_i_30_n_0
    SLICE_X28Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.142 r  counter1_carry__0_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.142    counter1_carry__0_i_41_n_0
    SLICE_X28Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.413 r  counter1_carry__0_i_22/CO[0]
                         net (fo=16, routed)          0.784    35.197    CounterLimit0[8]
    SLICE_X28Y100        LUT6 (Prop_lut6_I0_O)        0.373    35.570 r  counter1_carry_i_60/O
                         net (fo=1, routed)           0.000    35.570    counter1_carry_i_60_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    35.968 r  counter1_carry_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.968    counter1_carry_i_44_n_0
    SLICE_X28Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.082 r  counter1_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.082    counter1_carry_i_29_n_0
    SLICE_X28Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.196 r  counter1_carry_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.196    counter1_carry_i_22_n_0
    SLICE_X28Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.467 r  counter1_carry_i_11/CO[0]
                         net (fo=17, routed)          0.737    37.204    CounterLimit0[7]
    SLICE_X29Y101        LUT5 (Prop_lut5_I4_O)        0.373    37.577 r  CounterLimit1__1090_carry_i_41/O
                         net (fo=1, routed)           0.000    37.577    CounterLimit1__1090_carry_i_41_n_0
    SLICE_X29Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.127 r  CounterLimit1__1090_carry_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.127    CounterLimit1__1090_carry_i_33_n_0
    SLICE_X29Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.241 r  counter1_carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    38.241    counter1_carry_i_35_n_0
    SLICE_X29Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.355 r  counter1_carry_i_24/CO[3]
                         net (fo=1, routed)           0.000    38.355    counter1_carry_i_24_n_0
    SLICE_X29Y104        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    38.626 r  counter1_carry_i_12/CO[0]
                         net (fo=17, routed)          0.701    39.327    CounterLimit0[6]
    SLICE_X30Y103        LUT5 (Prop_lut5_I4_O)        0.373    39.700 r  CounterLimit1__1090_carry_i_37/O
                         net (fo=1, routed)           0.000    39.700    CounterLimit1__1090_carry_i_37_n_0
    SLICE_X30Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.233 r  CounterLimit1__1090_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.233    CounterLimit1__1090_carry_i_28_n_0
    SLICE_X30Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.350 r  CounterLimit1__1090_carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    40.350    CounterLimit1__1090_carry__0_i_21_n_0
    SLICE_X30Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.467 r  counter1_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    40.467    counter1_carry_i_26_n_0
    SLICE_X30Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    40.721 r  counter1_carry_i_13/CO[0]
                         net (fo=17, routed)          0.817    41.537    CounterLimit0[5]
    SLICE_X28Y104        LUT5 (Prop_lut5_I4_O)        0.367    41.904 r  CounterLimit1__1090_carry_i_32/O
                         net (fo=1, routed)           0.000    41.904    CounterLimit1__1090_carry_i_32_n_0
    SLICE_X28Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.454 r  CounterLimit1__1090_carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    42.454    CounterLimit1__1090_carry_i_23_n_0
    SLICE_X28Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.568 r  CounterLimit1__1090_carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.568    CounterLimit1__1090_carry__0_i_16_n_0
    SLICE_X28Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.682 r  CounterLimit1__1090_carry__1_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.682    CounterLimit1__1090_carry__1_i_16_n_0
    SLICE_X28Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    42.953 r  counter1_carry_i_14/CO[0]
                         net (fo=17, routed)          0.659    43.612    CounterLimit0[4]
    SLICE_X29Y106        LUT5 (Prop_lut5_I4_O)        0.373    43.985 r  CounterLimit1__1090_carry_i_27/O
                         net (fo=1, routed)           0.000    43.985    CounterLimit1__1090_carry_i_27_n_0
    SLICE_X29Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.535 r  CounterLimit1__1090_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.535    CounterLimit1__1090_carry_i_17_n_0
    SLICE_X29Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.649 r  CounterLimit1__1090_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.649    CounterLimit1__1090_carry__0_i_11_n_0
    SLICE_X29Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.763 r  CounterLimit1__1090_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.763    CounterLimit1__1090_carry__1_i_11_n_0
    SLICE_X29Y109        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.034 r  CounterLimit1__1090_carry_i_15/CO[0]
                         net (fo=17, routed)          0.487    45.522    CounterLimit0[3]
    SLICE_X31Y109        LUT5 (Prop_lut5_I4_O)        0.373    45.895 r  CounterLimit1__1090_carry_i_21/O
                         net (fo=1, routed)           0.000    45.895    CounterLimit1__1090_carry_i_21_n_0
    SLICE_X31Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.445 r  CounterLimit1__1090_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.445    CounterLimit1__1090_carry_i_10_n_0
    SLICE_X31Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.559 r  CounterLimit1__1090_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.559    CounterLimit1__1090_carry__0_i_6_n_0
    SLICE_X31Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.673 r  CounterLimit1__1090_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.673    CounterLimit1__1090_carry__1_i_6_n_0
    SLICE_X31Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    46.944 r  CounterLimit1__1090_carry_i_8/CO[0]
                         net (fo=17, routed)          0.818    47.762    audioCont/counter1_carry__1_i_6_0[0]
    SLICE_X30Y109        LUT5 (Prop_lut5_I4_O)        0.373    48.135 r  audioCont/CounterLimit1__1090_carry_i_14/O
                         net (fo=1, routed)           0.000    48.135    audioCont/CounterLimit1__1090_carry_i_14_n_0
    SLICE_X30Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.668 r  audioCont/CounterLimit1__1090_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.668    audioCont/CounterLimit1__1090_carry_i_2_n_0
    SLICE_X30Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.785 r  audioCont/CounterLimit1__1090_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.785    audioCont/CounterLimit1__1090_carry__0_i_1_n_0
    SLICE_X30Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.902 r  audioCont/CounterLimit1__1090_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.902    audioCont/CounterLimit1__1090_carry__1_i_1_n_0
    SLICE_X30Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    49.156 r  audioCont/CounterLimit1__1090_carry_i_1/CO[0]
                         net (fo=17, routed)          0.835    49.991    audioCont/CounterLimit0[1]
    SLICE_X29Y110        LUT5 (Prop_lut5_I4_O)        0.367    50.358 r  audioCont/CounterLimit1__1090_carry_i_7/O
                         net (fo=1, routed)           0.000    50.358    audioCont/CounterLimit1__1090_carry_i_7_n_0
    SLICE_X29Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.890 r  audioCont/CounterLimit1__1090_carry/CO[3]
                         net (fo=1, routed)           0.000    50.890    audioCont/CounterLimit1__1090_carry_n_0
    SLICE_X29Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.004 r  audioCont/CounterLimit1__1090_carry__0/CO[3]
                         net (fo=1, routed)           0.000    51.004    audioCont/CounterLimit1__1090_carry__0_n_0
    SLICE_X29Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.118 r  audioCont/CounterLimit1__1090_carry__1/CO[3]
                         net (fo=3, routed)           0.654    51.772    audioCont/CounterLimit0[0]
    SLICE_X29Y113        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    52.352 r  audioCont/counter1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.352    audioCont/counter1_carry_i_10_n_0
    SLICE_X29Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.466 r  audioCont/counter1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.466    audioCont/counter1_carry_i_9_n_0
    SLICE_X29Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.580 r  audioCont/counter1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.580    audioCont/counter1_carry__0_i_10_n_0
    SLICE_X29Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.694 r  audioCont/counter1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.694    audioCont/counter1_carry__0_i_9_n_0
    SLICE_X29Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    53.028 r  audioCont/counter1_carry__1_i_10/O[1]
                         net (fo=2, routed)           0.569    53.596    audioCont/CounterLimit[17]
    SLICE_X30Y117        LUT4 (Prop_lut4_I2_O)        0.303    53.899 r  audioCont/counter1_carry__1_i_8/O
                         net (fo=1, routed)           0.000    53.899    audioCont/counter1_carry__1_i_8_n_0
    SLICE_X30Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    54.412 r  audioCont/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    54.412    audioCont/counter1
    SLICE_X30Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    54.631 r  audioCont/counter1_carry__2/O[0]
                         net (fo=24, routed)          0.392    55.023    audioCont/clear
    SLICE_X30Y119        FDRE                                         r  audioCont/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.493    18.472    audioCont/clk_out1
    SLICE_X30Y119        FDRE                                         r  audioCont/counter_reg[0]/C
                         clock pessimism              0.480    18.953    
                         clock uncertainty           -0.084    18.869    
    SLICE_X30Y119        FDRE (Setup_fdre_C_R)       -0.695    18.174    audioCont/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         18.174    
                         arrival time                         -55.023    
  -------------------------------------------------------------------
                         slack                                -36.849    

Slack (VIOLATED) :        -36.849ns  (required time - arrival time)
  Source:                 tone_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            audioCont/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        55.940ns  (logic 35.964ns (64.290%)  route 19.976ns (35.710%))
  Logic Levels:           123  (CARRY4=102 LUT4=2 LUT5=15 LUT6=4)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 18.472 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.622    -0.918    clock
    SLICE_X29Y74         FDRE                                         r  tone_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.462 r  tone_reg[2]_replica/Q
                         net (fo=26, routed)          0.883     0.421    audioCont/tone[2]_repN_alias
    SLICE_X29Y73         LUT4 (Prop_lut4_I1_O)        0.124     0.545 r  audioCont/CounterLimit1__10_carry__0_i_7/O
                         net (fo=1, routed)           0.000     0.545    audioCont/CounterLimit1__10_carry__0_i_7_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.095 r  audioCont/CounterLimit1__10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.095    audioCont/CounterLimit1__10_carry__0_n_0
    SLICE_X29Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.209 r  audioCont/CounterLimit1__10_carry__1/CO[3]
                         net (fo=14, routed)          1.066     2.275    audioCont/CounterLimit1__10_carry__1_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     2.870 r  audioCont/counter1_carry__1_i_82/CO[3]
                         net (fo=1, routed)           0.000     2.870    audioCont/counter1_carry__1_i_82_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  audioCont/counter1_carry__1_i_77/CO[3]
                         net (fo=1, routed)           0.000     2.987    audioCont/counter1_carry__1_i_77_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  audioCont/counter1_carry__1_i_76/CO[3]
                         net (fo=1, routed)           0.009     3.113    audioCont/counter1_carry__1_i_76_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.367 r  audioCont/counter1_carry__1_i_44/CO[0]
                         net (fo=14, routed)          0.730     4.097    audioCont_n_13
    SLICE_X31Y73         LUT6 (Prop_lut6_I0_O)        0.367     4.464 r  counter1_carry__1_i_110/O
                         net (fo=1, routed)           0.000     4.464    counter1_carry__1_i_110_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.865 r  counter1_carry__1_i_71/CO[3]
                         net (fo=1, routed)           0.000     4.865    counter1_carry__1_i_71_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.979 r  counter1_carry__1_i_39/CO[3]
                         net (fo=1, routed)           0.009     4.988    counter1_carry__1_i_39_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.102 r  counter1_carry__1_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.102    counter1_carry__1_i_38_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.373 r  counter1_carry__1_i_25/CO[0]
                         net (fo=15, routed)          0.835     6.208    CounterLimit0[22]
    SLICE_X28Y75         LUT6 (Prop_lut6_I0_O)        0.373     6.581 r  counter1_carry__1_i_75/O
                         net (fo=1, routed)           0.000     6.581    counter1_carry__1_i_75_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.113 r  counter1_carry__1_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.113    counter1_carry__1_i_37_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.227 r  counter1_carry__1_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.227    counter1_carry__1_i_24_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.498 r  counter1_carry__1_i_11/CO[0]
                         net (fo=16, routed)          0.686     8.184    CounterLimit0[21]
    SLICE_X29Y76         LUT5 (Prop_lut5_I4_O)        0.373     8.557 r  counter1_carry__1_i_126/O
                         net (fo=1, routed)           0.000     8.557    counter1_carry__1_i_126_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.107 r  counter1_carry__1_i_88/CO[3]
                         net (fo=1, routed)           0.000     9.107    counter1_carry__1_i_88_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.221 r  counter1_carry__1_i_46/CO[3]
                         net (fo=1, routed)           0.000     9.221    counter1_carry__1_i_46_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.335 r  counter1_carry__1_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.335    counter1_carry__1_i_27_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.606 r  counter1_carry__1_i_12/CO[0]
                         net (fo=16, routed)          0.764    10.369    CounterLimit0[20]
    SLICE_X30Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    11.213 r  counter1_carry__1_i_93/CO[3]
                         net (fo=1, routed)           0.000    11.213    counter1_carry__1_i_93_n_0
    SLICE_X30Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.330 r  counter1_carry__1_i_51/CO[3]
                         net (fo=1, routed)           0.000    11.330    counter1_carry__1_i_51_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.447 r  counter1_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.447    counter1_carry__1_i_29_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.701 r  counter1_carry__1_i_16/CO[0]
                         net (fo=17, routed)          0.670    12.371    CounterLimit0[19]
    SLICE_X31Y79         LUT5 (Prop_lut5_I4_O)        0.367    12.738 r  counter1_carry__1_i_133/O
                         net (fo=1, routed)           0.000    12.738    counter1_carry__1_i_133_n_0
    SLICE_X31Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.288 r  counter1_carry__1_i_98/CO[3]
                         net (fo=1, routed)           0.000    13.288    counter1_carry__1_i_98_n_0
    SLICE_X31Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.402 r  counter1_carry__1_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.402    counter1_carry__1_i_56_n_0
    SLICE_X31Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.516 r  counter1_carry__1_i_31/CO[3]
                         net (fo=1, routed)           0.000    13.516    counter1_carry__1_i_31_n_0
    SLICE_X31Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.787 r  counter1_carry__1_i_17/CO[0]
                         net (fo=16, routed)          0.583    14.370    CounterLimit0[18]
    SLICE_X30Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    15.214 r  counter1_carry__0_i_89/CO[3]
                         net (fo=1, routed)           0.000    15.214    counter1_carry__0_i_89_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.331 r  counter1_carry__1_i_61/CO[3]
                         net (fo=1, routed)           0.000    15.331    counter1_carry__1_i_61_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.448 r  counter1_carry__1_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.448    counter1_carry__1_i_33_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.702 r  counter1_carry__1_i_18/CO[0]
                         net (fo=17, routed)          0.672    16.374    CounterLimit0[17]
    SLICE_X31Y83         LUT5 (Prop_lut5_I4_O)        0.367    16.741 r  counter1_carry__0_i_129/O
                         net (fo=1, routed)           0.000    16.741    counter1_carry__0_i_129_n_0
    SLICE_X31Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.291 r  counter1_carry__0_i_84/CO[3]
                         net (fo=1, routed)           0.000    17.291    counter1_carry__0_i_84_n_0
    SLICE_X31Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.405 r  counter1_carry__0_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.405    counter1_carry__0_i_44_n_0
    SLICE_X31Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.519 r  counter1_carry__1_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.519    counter1_carry__1_i_35_n_0
    SLICE_X31Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.790 r  counter1_carry__1_i_19/CO[0]
                         net (fo=16, routed)          0.583    18.373    CounterLimit0[16]
    SLICE_X30Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    19.217 r  counter1_carry__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    19.217    counter1_carry__0_i_83_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.334 r  counter1_carry__0_i_43/CO[3]
                         net (fo=1, routed)           0.000    19.334    counter1_carry__0_i_43_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.451 r  counter1_carry__0_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.451    counter1_carry__0_i_27_n_0
    SLICE_X30Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.705 r  counter1_carry__0_i_11/CO[0]
                         net (fo=16, routed)          0.661    20.366    CounterLimit0[15]
    SLICE_X29Y88         LUT6 (Prop_lut6_I0_O)        0.367    20.733 r  counter1_carry__0_i_97/O
                         net (fo=1, routed)           0.000    20.733    counter1_carry__0_i_97_n_0
    SLICE_X29Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.283 r  counter1_carry__0_i_49/CO[3]
                         net (fo=1, routed)           0.000    21.283    counter1_carry__0_i_49_n_0
    SLICE_X29Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.397 r  counter1_carry__0_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.397    counter1_carry__0_i_29_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.668 r  counter1_carry__0_i_12/CO[0]
                         net (fo=16, routed)          0.755    22.423    CounterLimit0[14]
    SLICE_X28Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    23.252 r  counter1_carry__0_i_99/CO[3]
                         net (fo=1, routed)           0.000    23.252    counter1_carry__0_i_99_n_0
    SLICE_X28Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.366 r  counter1_carry__0_i_54/CO[3]
                         net (fo=1, routed)           0.000    23.366    counter1_carry__0_i_54_n_0
    SLICE_X28Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.480 r  counter1_carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.480    counter1_carry__0_i_31_n_0
    SLICE_X28Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.751 r  counter1_carry__0_i_13/CO[0]
                         net (fo=16, routed)          0.557    24.308    CounterLimit0[13]
    SLICE_X29Y91         LUT5 (Prop_lut5_I4_O)        0.373    24.681 r  counter1_carry__0_i_141/O
                         net (fo=1, routed)           0.000    24.681    counter1_carry__0_i_141_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.231 r  counter1_carry__0_i_104/CO[3]
                         net (fo=1, routed)           0.000    25.231    counter1_carry__0_i_104_n_0
    SLICE_X29Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.345 r  counter1_carry__0_i_59/CO[3]
                         net (fo=1, routed)           0.000    25.345    counter1_carry__0_i_59_n_0
    SLICE_X29Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.459 r  counter1_carry__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    25.459    counter1_carry__0_i_33_n_0
    SLICE_X29Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.730 r  counter1_carry__0_i_14/CO[0]
                         net (fo=17, routed)          0.815    26.545    CounterLimit0[12]
    SLICE_X30Y92         LUT5 (Prop_lut5_I4_O)        0.373    26.918 r  counter1_carry__0_i_145/O
                         net (fo=1, routed)           0.000    26.918    counter1_carry__0_i_145_n_0
    SLICE_X30Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.451 r  counter1_carry__0_i_109/CO[3]
                         net (fo=1, routed)           0.000    27.451    counter1_carry__0_i_109_n_0
    SLICE_X30Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.568 r  counter1_carry__0_i_64/CO[3]
                         net (fo=1, routed)           0.000    27.568    counter1_carry__0_i_64_n_0
    SLICE_X30Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.685 r  counter1_carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    27.685    counter1_carry__0_i_35_n_0
    SLICE_X30Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    27.939 r  counter1_carry__0_i_19/CO[0]
                         net (fo=17, routed)          0.648    28.587    CounterLimit0[11]
    SLICE_X29Y95         LUT5 (Prop_lut5_I4_O)        0.367    28.954 r  counter1_carry__0_i_149/O
                         net (fo=1, routed)           0.000    28.954    counter1_carry__0_i_149_n_0
    SLICE_X29Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.504 r  counter1_carry__0_i_114/CO[3]
                         net (fo=1, routed)           0.000    29.504    counter1_carry__0_i_114_n_0
    SLICE_X29Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.618 r  counter1_carry__0_i_69/CO[3]
                         net (fo=1, routed)           0.000    29.618    counter1_carry__0_i_69_n_0
    SLICE_X29Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.732 r  counter1_carry__0_i_37/CO[3]
                         net (fo=1, routed)           0.000    29.732    counter1_carry__0_i_37_n_0
    SLICE_X29Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.003 r  counter1_carry__0_i_20/CO[0]
                         net (fo=17, routed)          0.790    30.794    CounterLimit0[10]
    SLICE_X30Y96         LUT5 (Prop_lut5_I4_O)        0.373    31.167 r  counter1_carry_i_69/O
                         net (fo=1, routed)           0.000    31.167    counter1_carry_i_69_n_0
    SLICE_X30Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.700 r  counter1_carry_i_50/CO[3]
                         net (fo=1, routed)           0.000    31.700    counter1_carry_i_50_n_0
    SLICE_X30Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.817 r  counter1_carry__0_i_74/CO[3]
                         net (fo=1, routed)           0.000    31.817    counter1_carry__0_i_74_n_0
    SLICE_X30Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.934 r  counter1_carry__0_i_39/CO[3]
                         net (fo=1, routed)           0.000    31.934    counter1_carry__0_i_39_n_0
    SLICE_X30Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.188 r  counter1_carry__0_i_21/CO[0]
                         net (fo=17, routed)          0.810    32.997    CounterLimit0[9]
    SLICE_X28Y96         LUT5 (Prop_lut5_I4_O)        0.367    33.364 r  counter1_carry_i_65/O
                         net (fo=1, routed)           0.000    33.364    counter1_carry_i_65_n_0
    SLICE_X28Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.914 r  counter1_carry_i_45/CO[3]
                         net (fo=1, routed)           0.000    33.914    counter1_carry_i_45_n_0
    SLICE_X28Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.028 r  counter1_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.028    counter1_carry_i_30_n_0
    SLICE_X28Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.142 r  counter1_carry__0_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.142    counter1_carry__0_i_41_n_0
    SLICE_X28Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.413 r  counter1_carry__0_i_22/CO[0]
                         net (fo=16, routed)          0.784    35.197    CounterLimit0[8]
    SLICE_X28Y100        LUT6 (Prop_lut6_I0_O)        0.373    35.570 r  counter1_carry_i_60/O
                         net (fo=1, routed)           0.000    35.570    counter1_carry_i_60_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    35.968 r  counter1_carry_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.968    counter1_carry_i_44_n_0
    SLICE_X28Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.082 r  counter1_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.082    counter1_carry_i_29_n_0
    SLICE_X28Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.196 r  counter1_carry_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.196    counter1_carry_i_22_n_0
    SLICE_X28Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.467 r  counter1_carry_i_11/CO[0]
                         net (fo=17, routed)          0.737    37.204    CounterLimit0[7]
    SLICE_X29Y101        LUT5 (Prop_lut5_I4_O)        0.373    37.577 r  CounterLimit1__1090_carry_i_41/O
                         net (fo=1, routed)           0.000    37.577    CounterLimit1__1090_carry_i_41_n_0
    SLICE_X29Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.127 r  CounterLimit1__1090_carry_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.127    CounterLimit1__1090_carry_i_33_n_0
    SLICE_X29Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.241 r  counter1_carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    38.241    counter1_carry_i_35_n_0
    SLICE_X29Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.355 r  counter1_carry_i_24/CO[3]
                         net (fo=1, routed)           0.000    38.355    counter1_carry_i_24_n_0
    SLICE_X29Y104        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    38.626 r  counter1_carry_i_12/CO[0]
                         net (fo=17, routed)          0.701    39.327    CounterLimit0[6]
    SLICE_X30Y103        LUT5 (Prop_lut5_I4_O)        0.373    39.700 r  CounterLimit1__1090_carry_i_37/O
                         net (fo=1, routed)           0.000    39.700    CounterLimit1__1090_carry_i_37_n_0
    SLICE_X30Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.233 r  CounterLimit1__1090_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.233    CounterLimit1__1090_carry_i_28_n_0
    SLICE_X30Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.350 r  CounterLimit1__1090_carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    40.350    CounterLimit1__1090_carry__0_i_21_n_0
    SLICE_X30Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.467 r  counter1_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    40.467    counter1_carry_i_26_n_0
    SLICE_X30Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    40.721 r  counter1_carry_i_13/CO[0]
                         net (fo=17, routed)          0.817    41.537    CounterLimit0[5]
    SLICE_X28Y104        LUT5 (Prop_lut5_I4_O)        0.367    41.904 r  CounterLimit1__1090_carry_i_32/O
                         net (fo=1, routed)           0.000    41.904    CounterLimit1__1090_carry_i_32_n_0
    SLICE_X28Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.454 r  CounterLimit1__1090_carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    42.454    CounterLimit1__1090_carry_i_23_n_0
    SLICE_X28Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.568 r  CounterLimit1__1090_carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.568    CounterLimit1__1090_carry__0_i_16_n_0
    SLICE_X28Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.682 r  CounterLimit1__1090_carry__1_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.682    CounterLimit1__1090_carry__1_i_16_n_0
    SLICE_X28Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    42.953 r  counter1_carry_i_14/CO[0]
                         net (fo=17, routed)          0.659    43.612    CounterLimit0[4]
    SLICE_X29Y106        LUT5 (Prop_lut5_I4_O)        0.373    43.985 r  CounterLimit1__1090_carry_i_27/O
                         net (fo=1, routed)           0.000    43.985    CounterLimit1__1090_carry_i_27_n_0
    SLICE_X29Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.535 r  CounterLimit1__1090_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.535    CounterLimit1__1090_carry_i_17_n_0
    SLICE_X29Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.649 r  CounterLimit1__1090_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.649    CounterLimit1__1090_carry__0_i_11_n_0
    SLICE_X29Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.763 r  CounterLimit1__1090_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.763    CounterLimit1__1090_carry__1_i_11_n_0
    SLICE_X29Y109        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.034 r  CounterLimit1__1090_carry_i_15/CO[0]
                         net (fo=17, routed)          0.487    45.522    CounterLimit0[3]
    SLICE_X31Y109        LUT5 (Prop_lut5_I4_O)        0.373    45.895 r  CounterLimit1__1090_carry_i_21/O
                         net (fo=1, routed)           0.000    45.895    CounterLimit1__1090_carry_i_21_n_0
    SLICE_X31Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.445 r  CounterLimit1__1090_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.445    CounterLimit1__1090_carry_i_10_n_0
    SLICE_X31Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.559 r  CounterLimit1__1090_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.559    CounterLimit1__1090_carry__0_i_6_n_0
    SLICE_X31Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.673 r  CounterLimit1__1090_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.673    CounterLimit1__1090_carry__1_i_6_n_0
    SLICE_X31Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    46.944 r  CounterLimit1__1090_carry_i_8/CO[0]
                         net (fo=17, routed)          0.818    47.762    audioCont/counter1_carry__1_i_6_0[0]
    SLICE_X30Y109        LUT5 (Prop_lut5_I4_O)        0.373    48.135 r  audioCont/CounterLimit1__1090_carry_i_14/O
                         net (fo=1, routed)           0.000    48.135    audioCont/CounterLimit1__1090_carry_i_14_n_0
    SLICE_X30Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.668 r  audioCont/CounterLimit1__1090_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.668    audioCont/CounterLimit1__1090_carry_i_2_n_0
    SLICE_X30Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.785 r  audioCont/CounterLimit1__1090_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.785    audioCont/CounterLimit1__1090_carry__0_i_1_n_0
    SLICE_X30Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.902 r  audioCont/CounterLimit1__1090_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.902    audioCont/CounterLimit1__1090_carry__1_i_1_n_0
    SLICE_X30Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    49.156 r  audioCont/CounterLimit1__1090_carry_i_1/CO[0]
                         net (fo=17, routed)          0.835    49.991    audioCont/CounterLimit0[1]
    SLICE_X29Y110        LUT5 (Prop_lut5_I4_O)        0.367    50.358 r  audioCont/CounterLimit1__1090_carry_i_7/O
                         net (fo=1, routed)           0.000    50.358    audioCont/CounterLimit1__1090_carry_i_7_n_0
    SLICE_X29Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.890 r  audioCont/CounterLimit1__1090_carry/CO[3]
                         net (fo=1, routed)           0.000    50.890    audioCont/CounterLimit1__1090_carry_n_0
    SLICE_X29Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.004 r  audioCont/CounterLimit1__1090_carry__0/CO[3]
                         net (fo=1, routed)           0.000    51.004    audioCont/CounterLimit1__1090_carry__0_n_0
    SLICE_X29Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.118 r  audioCont/CounterLimit1__1090_carry__1/CO[3]
                         net (fo=3, routed)           0.654    51.772    audioCont/CounterLimit0[0]
    SLICE_X29Y113        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    52.352 r  audioCont/counter1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.352    audioCont/counter1_carry_i_10_n_0
    SLICE_X29Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.466 r  audioCont/counter1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.466    audioCont/counter1_carry_i_9_n_0
    SLICE_X29Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.580 r  audioCont/counter1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.580    audioCont/counter1_carry__0_i_10_n_0
    SLICE_X29Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.694 r  audioCont/counter1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.694    audioCont/counter1_carry__0_i_9_n_0
    SLICE_X29Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    53.028 r  audioCont/counter1_carry__1_i_10/O[1]
                         net (fo=2, routed)           0.569    53.596    audioCont/CounterLimit[17]
    SLICE_X30Y117        LUT4 (Prop_lut4_I2_O)        0.303    53.899 r  audioCont/counter1_carry__1_i_8/O
                         net (fo=1, routed)           0.000    53.899    audioCont/counter1_carry__1_i_8_n_0
    SLICE_X30Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    54.412 r  audioCont/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    54.412    audioCont/counter1
    SLICE_X30Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    54.631 r  audioCont/counter1_carry__2/O[0]
                         net (fo=24, routed)          0.392    55.023    audioCont/clear
    SLICE_X30Y119        FDRE                                         r  audioCont/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.493    18.472    audioCont/clk_out1
    SLICE_X30Y119        FDRE                                         r  audioCont/counter_reg[10]/C
                         clock pessimism              0.480    18.953    
                         clock uncertainty           -0.084    18.869    
    SLICE_X30Y119        FDRE (Setup_fdre_C_R)       -0.695    18.174    audioCont/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         18.174    
                         arrival time                         -55.023    
  -------------------------------------------------------------------
                         slack                                -36.849    

Slack (VIOLATED) :        -36.849ns  (required time - arrival time)
  Source:                 tone_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            audioCont/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        55.940ns  (logic 35.964ns (64.290%)  route 19.976ns (35.710%))
  Logic Levels:           123  (CARRY4=102 LUT4=2 LUT5=15 LUT6=4)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 18.472 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.622    -0.918    clock
    SLICE_X29Y74         FDRE                                         r  tone_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.456    -0.462 r  tone_reg[2]_replica/Q
                         net (fo=26, routed)          0.883     0.421    audioCont/tone[2]_repN_alias
    SLICE_X29Y73         LUT4 (Prop_lut4_I1_O)        0.124     0.545 r  audioCont/CounterLimit1__10_carry__0_i_7/O
                         net (fo=1, routed)           0.000     0.545    audioCont/CounterLimit1__10_carry__0_i_7_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.095 r  audioCont/CounterLimit1__10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.095    audioCont/CounterLimit1__10_carry__0_n_0
    SLICE_X29Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.209 r  audioCont/CounterLimit1__10_carry__1/CO[3]
                         net (fo=14, routed)          1.066     2.275    audioCont/CounterLimit1__10_carry__1_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     2.870 r  audioCont/counter1_carry__1_i_82/CO[3]
                         net (fo=1, routed)           0.000     2.870    audioCont/counter1_carry__1_i_82_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  audioCont/counter1_carry__1_i_77/CO[3]
                         net (fo=1, routed)           0.000     2.987    audioCont/counter1_carry__1_i_77_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  audioCont/counter1_carry__1_i_76/CO[3]
                         net (fo=1, routed)           0.009     3.113    audioCont/counter1_carry__1_i_76_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.367 r  audioCont/counter1_carry__1_i_44/CO[0]
                         net (fo=14, routed)          0.730     4.097    audioCont_n_13
    SLICE_X31Y73         LUT6 (Prop_lut6_I0_O)        0.367     4.464 r  counter1_carry__1_i_110/O
                         net (fo=1, routed)           0.000     4.464    counter1_carry__1_i_110_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.865 r  counter1_carry__1_i_71/CO[3]
                         net (fo=1, routed)           0.000     4.865    counter1_carry__1_i_71_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.979 r  counter1_carry__1_i_39/CO[3]
                         net (fo=1, routed)           0.009     4.988    counter1_carry__1_i_39_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.102 r  counter1_carry__1_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.102    counter1_carry__1_i_38_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.373 r  counter1_carry__1_i_25/CO[0]
                         net (fo=15, routed)          0.835     6.208    CounterLimit0[22]
    SLICE_X28Y75         LUT6 (Prop_lut6_I0_O)        0.373     6.581 r  counter1_carry__1_i_75/O
                         net (fo=1, routed)           0.000     6.581    counter1_carry__1_i_75_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.113 r  counter1_carry__1_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.113    counter1_carry__1_i_37_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.227 r  counter1_carry__1_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.227    counter1_carry__1_i_24_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.498 r  counter1_carry__1_i_11/CO[0]
                         net (fo=16, routed)          0.686     8.184    CounterLimit0[21]
    SLICE_X29Y76         LUT5 (Prop_lut5_I4_O)        0.373     8.557 r  counter1_carry__1_i_126/O
                         net (fo=1, routed)           0.000     8.557    counter1_carry__1_i_126_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.107 r  counter1_carry__1_i_88/CO[3]
                         net (fo=1, routed)           0.000     9.107    counter1_carry__1_i_88_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.221 r  counter1_carry__1_i_46/CO[3]
                         net (fo=1, routed)           0.000     9.221    counter1_carry__1_i_46_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.335 r  counter1_carry__1_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.335    counter1_carry__1_i_27_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.606 r  counter1_carry__1_i_12/CO[0]
                         net (fo=16, routed)          0.764    10.369    CounterLimit0[20]
    SLICE_X30Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    11.213 r  counter1_carry__1_i_93/CO[3]
                         net (fo=1, routed)           0.000    11.213    counter1_carry__1_i_93_n_0
    SLICE_X30Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.330 r  counter1_carry__1_i_51/CO[3]
                         net (fo=1, routed)           0.000    11.330    counter1_carry__1_i_51_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.447 r  counter1_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.447    counter1_carry__1_i_29_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.701 r  counter1_carry__1_i_16/CO[0]
                         net (fo=17, routed)          0.670    12.371    CounterLimit0[19]
    SLICE_X31Y79         LUT5 (Prop_lut5_I4_O)        0.367    12.738 r  counter1_carry__1_i_133/O
                         net (fo=1, routed)           0.000    12.738    counter1_carry__1_i_133_n_0
    SLICE_X31Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.288 r  counter1_carry__1_i_98/CO[3]
                         net (fo=1, routed)           0.000    13.288    counter1_carry__1_i_98_n_0
    SLICE_X31Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.402 r  counter1_carry__1_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.402    counter1_carry__1_i_56_n_0
    SLICE_X31Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.516 r  counter1_carry__1_i_31/CO[3]
                         net (fo=1, routed)           0.000    13.516    counter1_carry__1_i_31_n_0
    SLICE_X31Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.787 r  counter1_carry__1_i_17/CO[0]
                         net (fo=16, routed)          0.583    14.370    CounterLimit0[18]
    SLICE_X30Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    15.214 r  counter1_carry__0_i_89/CO[3]
                         net (fo=1, routed)           0.000    15.214    counter1_carry__0_i_89_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.331 r  counter1_carry__1_i_61/CO[3]
                         net (fo=1, routed)           0.000    15.331    counter1_carry__1_i_61_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.448 r  counter1_carry__1_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.448    counter1_carry__1_i_33_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.702 r  counter1_carry__1_i_18/CO[0]
                         net (fo=17, routed)          0.672    16.374    CounterLimit0[17]
    SLICE_X31Y83         LUT5 (Prop_lut5_I4_O)        0.367    16.741 r  counter1_carry__0_i_129/O
                         net (fo=1, routed)           0.000    16.741    counter1_carry__0_i_129_n_0
    SLICE_X31Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.291 r  counter1_carry__0_i_84/CO[3]
                         net (fo=1, routed)           0.000    17.291    counter1_carry__0_i_84_n_0
    SLICE_X31Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.405 r  counter1_carry__0_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.405    counter1_carry__0_i_44_n_0
    SLICE_X31Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.519 r  counter1_carry__1_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.519    counter1_carry__1_i_35_n_0
    SLICE_X31Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.790 r  counter1_carry__1_i_19/CO[0]
                         net (fo=16, routed)          0.583    18.373    CounterLimit0[16]
    SLICE_X30Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    19.217 r  counter1_carry__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    19.217    counter1_carry__0_i_83_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.334 r  counter1_carry__0_i_43/CO[3]
                         net (fo=1, routed)           0.000    19.334    counter1_carry__0_i_43_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.451 r  counter1_carry__0_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.451    counter1_carry__0_i_27_n_0
    SLICE_X30Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.705 r  counter1_carry__0_i_11/CO[0]
                         net (fo=16, routed)          0.661    20.366    CounterLimit0[15]
    SLICE_X29Y88         LUT6 (Prop_lut6_I0_O)        0.367    20.733 r  counter1_carry__0_i_97/O
                         net (fo=1, routed)           0.000    20.733    counter1_carry__0_i_97_n_0
    SLICE_X29Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.283 r  counter1_carry__0_i_49/CO[3]
                         net (fo=1, routed)           0.000    21.283    counter1_carry__0_i_49_n_0
    SLICE_X29Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.397 r  counter1_carry__0_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.397    counter1_carry__0_i_29_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.668 r  counter1_carry__0_i_12/CO[0]
                         net (fo=16, routed)          0.755    22.423    CounterLimit0[14]
    SLICE_X28Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    23.252 r  counter1_carry__0_i_99/CO[3]
                         net (fo=1, routed)           0.000    23.252    counter1_carry__0_i_99_n_0
    SLICE_X28Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.366 r  counter1_carry__0_i_54/CO[3]
                         net (fo=1, routed)           0.000    23.366    counter1_carry__0_i_54_n_0
    SLICE_X28Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.480 r  counter1_carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    23.480    counter1_carry__0_i_31_n_0
    SLICE_X28Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.751 r  counter1_carry__0_i_13/CO[0]
                         net (fo=16, routed)          0.557    24.308    CounterLimit0[13]
    SLICE_X29Y91         LUT5 (Prop_lut5_I4_O)        0.373    24.681 r  counter1_carry__0_i_141/O
                         net (fo=1, routed)           0.000    24.681    counter1_carry__0_i_141_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.231 r  counter1_carry__0_i_104/CO[3]
                         net (fo=1, routed)           0.000    25.231    counter1_carry__0_i_104_n_0
    SLICE_X29Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.345 r  counter1_carry__0_i_59/CO[3]
                         net (fo=1, routed)           0.000    25.345    counter1_carry__0_i_59_n_0
    SLICE_X29Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.459 r  counter1_carry__0_i_33/CO[3]
                         net (fo=1, routed)           0.000    25.459    counter1_carry__0_i_33_n_0
    SLICE_X29Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.730 r  counter1_carry__0_i_14/CO[0]
                         net (fo=17, routed)          0.815    26.545    CounterLimit0[12]
    SLICE_X30Y92         LUT5 (Prop_lut5_I4_O)        0.373    26.918 r  counter1_carry__0_i_145/O
                         net (fo=1, routed)           0.000    26.918    counter1_carry__0_i_145_n_0
    SLICE_X30Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.451 r  counter1_carry__0_i_109/CO[3]
                         net (fo=1, routed)           0.000    27.451    counter1_carry__0_i_109_n_0
    SLICE_X30Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.568 r  counter1_carry__0_i_64/CO[3]
                         net (fo=1, routed)           0.000    27.568    counter1_carry__0_i_64_n_0
    SLICE_X30Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.685 r  counter1_carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    27.685    counter1_carry__0_i_35_n_0
    SLICE_X30Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    27.939 r  counter1_carry__0_i_19/CO[0]
                         net (fo=17, routed)          0.648    28.587    CounterLimit0[11]
    SLICE_X29Y95         LUT5 (Prop_lut5_I4_O)        0.367    28.954 r  counter1_carry__0_i_149/O
                         net (fo=1, routed)           0.000    28.954    counter1_carry__0_i_149_n_0
    SLICE_X29Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.504 r  counter1_carry__0_i_114/CO[3]
                         net (fo=1, routed)           0.000    29.504    counter1_carry__0_i_114_n_0
    SLICE_X29Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.618 r  counter1_carry__0_i_69/CO[3]
                         net (fo=1, routed)           0.000    29.618    counter1_carry__0_i_69_n_0
    SLICE_X29Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.732 r  counter1_carry__0_i_37/CO[3]
                         net (fo=1, routed)           0.000    29.732    counter1_carry__0_i_37_n_0
    SLICE_X29Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.003 r  counter1_carry__0_i_20/CO[0]
                         net (fo=17, routed)          0.790    30.794    CounterLimit0[10]
    SLICE_X30Y96         LUT5 (Prop_lut5_I4_O)        0.373    31.167 r  counter1_carry_i_69/O
                         net (fo=1, routed)           0.000    31.167    counter1_carry_i_69_n_0
    SLICE_X30Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.700 r  counter1_carry_i_50/CO[3]
                         net (fo=1, routed)           0.000    31.700    counter1_carry_i_50_n_0
    SLICE_X30Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.817 r  counter1_carry__0_i_74/CO[3]
                         net (fo=1, routed)           0.000    31.817    counter1_carry__0_i_74_n_0
    SLICE_X30Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.934 r  counter1_carry__0_i_39/CO[3]
                         net (fo=1, routed)           0.000    31.934    counter1_carry__0_i_39_n_0
    SLICE_X30Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    32.188 r  counter1_carry__0_i_21/CO[0]
                         net (fo=17, routed)          0.810    32.997    CounterLimit0[9]
    SLICE_X28Y96         LUT5 (Prop_lut5_I4_O)        0.367    33.364 r  counter1_carry_i_65/O
                         net (fo=1, routed)           0.000    33.364    counter1_carry_i_65_n_0
    SLICE_X28Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.914 r  counter1_carry_i_45/CO[3]
                         net (fo=1, routed)           0.000    33.914    counter1_carry_i_45_n_0
    SLICE_X28Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.028 r  counter1_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.028    counter1_carry_i_30_n_0
    SLICE_X28Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.142 r  counter1_carry__0_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.142    counter1_carry__0_i_41_n_0
    SLICE_X28Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.413 r  counter1_carry__0_i_22/CO[0]
                         net (fo=16, routed)          0.784    35.197    CounterLimit0[8]
    SLICE_X28Y100        LUT6 (Prop_lut6_I0_O)        0.373    35.570 r  counter1_carry_i_60/O
                         net (fo=1, routed)           0.000    35.570    counter1_carry_i_60_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    35.968 r  counter1_carry_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.968    counter1_carry_i_44_n_0
    SLICE_X28Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.082 r  counter1_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.082    counter1_carry_i_29_n_0
    SLICE_X28Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.196 r  counter1_carry_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.196    counter1_carry_i_22_n_0
    SLICE_X28Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.467 r  counter1_carry_i_11/CO[0]
                         net (fo=17, routed)          0.737    37.204    CounterLimit0[7]
    SLICE_X29Y101        LUT5 (Prop_lut5_I4_O)        0.373    37.577 r  CounterLimit1__1090_carry_i_41/O
                         net (fo=1, routed)           0.000    37.577    CounterLimit1__1090_carry_i_41_n_0
    SLICE_X29Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.127 r  CounterLimit1__1090_carry_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.127    CounterLimit1__1090_carry_i_33_n_0
    SLICE_X29Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.241 r  counter1_carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    38.241    counter1_carry_i_35_n_0
    SLICE_X29Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.355 r  counter1_carry_i_24/CO[3]
                         net (fo=1, routed)           0.000    38.355    counter1_carry_i_24_n_0
    SLICE_X29Y104        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    38.626 r  counter1_carry_i_12/CO[0]
                         net (fo=17, routed)          0.701    39.327    CounterLimit0[6]
    SLICE_X30Y103        LUT5 (Prop_lut5_I4_O)        0.373    39.700 r  CounterLimit1__1090_carry_i_37/O
                         net (fo=1, routed)           0.000    39.700    CounterLimit1__1090_carry_i_37_n_0
    SLICE_X30Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.233 r  CounterLimit1__1090_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.233    CounterLimit1__1090_carry_i_28_n_0
    SLICE_X30Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.350 r  CounterLimit1__1090_carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    40.350    CounterLimit1__1090_carry__0_i_21_n_0
    SLICE_X30Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.467 r  counter1_carry_i_26/CO[3]
                         net (fo=1, routed)           0.000    40.467    counter1_carry_i_26_n_0
    SLICE_X30Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    40.721 r  counter1_carry_i_13/CO[0]
                         net (fo=17, routed)          0.817    41.537    CounterLimit0[5]
    SLICE_X28Y104        LUT5 (Prop_lut5_I4_O)        0.367    41.904 r  CounterLimit1__1090_carry_i_32/O
                         net (fo=1, routed)           0.000    41.904    CounterLimit1__1090_carry_i_32_n_0
    SLICE_X28Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.454 r  CounterLimit1__1090_carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    42.454    CounterLimit1__1090_carry_i_23_n_0
    SLICE_X28Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.568 r  CounterLimit1__1090_carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.568    CounterLimit1__1090_carry__0_i_16_n_0
    SLICE_X28Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.682 r  CounterLimit1__1090_carry__1_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.682    CounterLimit1__1090_carry__1_i_16_n_0
    SLICE_X28Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    42.953 r  counter1_carry_i_14/CO[0]
                         net (fo=17, routed)          0.659    43.612    CounterLimit0[4]
    SLICE_X29Y106        LUT5 (Prop_lut5_I4_O)        0.373    43.985 r  CounterLimit1__1090_carry_i_27/O
                         net (fo=1, routed)           0.000    43.985    CounterLimit1__1090_carry_i_27_n_0
    SLICE_X29Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.535 r  CounterLimit1__1090_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    44.535    CounterLimit1__1090_carry_i_17_n_0
    SLICE_X29Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.649 r  CounterLimit1__1090_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.649    CounterLimit1__1090_carry__0_i_11_n_0
    SLICE_X29Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.763 r  CounterLimit1__1090_carry__1_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.763    CounterLimit1__1090_carry__1_i_11_n_0
    SLICE_X29Y109        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.034 r  CounterLimit1__1090_carry_i_15/CO[0]
                         net (fo=17, routed)          0.487    45.522    CounterLimit0[3]
    SLICE_X31Y109        LUT5 (Prop_lut5_I4_O)        0.373    45.895 r  CounterLimit1__1090_carry_i_21/O
                         net (fo=1, routed)           0.000    45.895    CounterLimit1__1090_carry_i_21_n_0
    SLICE_X31Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.445 r  CounterLimit1__1090_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.445    CounterLimit1__1090_carry_i_10_n_0
    SLICE_X31Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.559 r  CounterLimit1__1090_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.559    CounterLimit1__1090_carry__0_i_6_n_0
    SLICE_X31Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.673 r  CounterLimit1__1090_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.673    CounterLimit1__1090_carry__1_i_6_n_0
    SLICE_X31Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    46.944 r  CounterLimit1__1090_carry_i_8/CO[0]
                         net (fo=17, routed)          0.818    47.762    audioCont/counter1_carry__1_i_6_0[0]
    SLICE_X30Y109        LUT5 (Prop_lut5_I4_O)        0.373    48.135 r  audioCont/CounterLimit1__1090_carry_i_14/O
                         net (fo=1, routed)           0.000    48.135    audioCont/CounterLimit1__1090_carry_i_14_n_0
    SLICE_X30Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.668 r  audioCont/CounterLimit1__1090_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.668    audioCont/CounterLimit1__1090_carry_i_2_n_0
    SLICE_X30Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.785 r  audioCont/CounterLimit1__1090_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.785    audioCont/CounterLimit1__1090_carry__0_i_1_n_0
    SLICE_X30Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.902 r  audioCont/CounterLimit1__1090_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.902    audioCont/CounterLimit1__1090_carry__1_i_1_n_0
    SLICE_X30Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    49.156 r  audioCont/CounterLimit1__1090_carry_i_1/CO[0]
                         net (fo=17, routed)          0.835    49.991    audioCont/CounterLimit0[1]
    SLICE_X29Y110        LUT5 (Prop_lut5_I4_O)        0.367    50.358 r  audioCont/CounterLimit1__1090_carry_i_7/O
                         net (fo=1, routed)           0.000    50.358    audioCont/CounterLimit1__1090_carry_i_7_n_0
    SLICE_X29Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.890 r  audioCont/CounterLimit1__1090_carry/CO[3]
                         net (fo=1, routed)           0.000    50.890    audioCont/CounterLimit1__1090_carry_n_0
    SLICE_X29Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.004 r  audioCont/CounterLimit1__1090_carry__0/CO[3]
                         net (fo=1, routed)           0.000    51.004    audioCont/CounterLimit1__1090_carry__0_n_0
    SLICE_X29Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.118 r  audioCont/CounterLimit1__1090_carry__1/CO[3]
                         net (fo=3, routed)           0.654    51.772    audioCont/CounterLimit0[0]
    SLICE_X29Y113        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    52.352 r  audioCont/counter1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.352    audioCont/counter1_carry_i_10_n_0
    SLICE_X29Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.466 r  audioCont/counter1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.466    audioCont/counter1_carry_i_9_n_0
    SLICE_X29Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.580 r  audioCont/counter1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.580    audioCont/counter1_carry__0_i_10_n_0
    SLICE_X29Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.694 r  audioCont/counter1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.694    audioCont/counter1_carry__0_i_9_n_0
    SLICE_X29Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    53.028 r  audioCont/counter1_carry__1_i_10/O[1]
                         net (fo=2, routed)           0.569    53.596    audioCont/CounterLimit[17]
    SLICE_X30Y117        LUT4 (Prop_lut4_I2_O)        0.303    53.899 r  audioCont/counter1_carry__1_i_8/O
                         net (fo=1, routed)           0.000    53.899    audioCont/counter1_carry__1_i_8_n_0
    SLICE_X30Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    54.412 r  audioCont/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    54.412    audioCont/counter1
    SLICE_X30Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    54.631 r  audioCont/counter1_carry__2/O[0]
                         net (fo=24, routed)          0.392    55.023    audioCont/clear
    SLICE_X30Y119        FDRE                                         r  audioCont/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.493    18.472    audioCont/clk_out1
    SLICE_X30Y119        FDRE                                         r  audioCont/counter_reg[11]/C
                         clock pessimism              0.480    18.953    
                         clock uncertainty           -0.084    18.869    
    SLICE_X30Y119        FDRE (Setup_fdre_C_R)       -0.695    18.174    audioCont/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         18.174    
                         arrival time                         -55.023    
  -------------------------------------------------------------------
                         slack                                -36.849    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 CPU/md_ALU/div/Q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md_ALU/div/Q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.141ns (67.004%)  route 0.069ns (32.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.569    -0.595    CPU/md_ALU/div/clk_out1
    SLICE_X31Y89         FDRE                                         r  CPU/md_ALU/div/Q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  CPU/md_ALU/div/Q_reg[4]/Q
                         net (fo=2, routed)           0.069    -0.385    CPU/md_ALU/div/Q_2[4]
    SLICE_X31Y89         FDRE                                         r  CPU/md_ALU/div/Q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.840    -0.833    CPU/md_ALU/div/clk_out1
    SLICE_X31Y89         FDRE                                         r  CPU/md_ALU/div/Q_reg[5]/C
                         clock pessimism              0.238    -0.595    
                         clock uncertainty            0.084    -0.512    
    SLICE_X31Y89         FDRE (Hold_fdre_C_D)         0.078    -0.434    CPU/md_ALU/div/Q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.385    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 CPU/id_pcplusone_reg/register[21]/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/ex_pcplusone/register[21]/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.684ns = ( 10.684 - 10.000 ) 
    Source Clock Delay      (SCD):    0.546ns = ( 10.546 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.789     9.626    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.044     9.670 r  q_reg_i_5/O
                         net (fo=1, routed)           0.220     9.889    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     9.982 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.564    10.546    CPU/id_pcplusone_reg/register[21]/negClock
    SLICE_X59Y94         FDCE                                         r  CPU/id_pcplusone_reg/register[21]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y94         FDCE (Prop_fdce_C_Q)         0.141    10.687 r  CPU/id_pcplusone_reg/register[21]/q_reg/Q
                         net (fo=1, routed)           0.087    10.774    CPU/id_pcplusone_reg/register[21]/q_reg_n_0
    SLICE_X58Y94         LUT2 (Prop_lut2_I0_O)        0.045    10.819 r  CPU/id_pcplusone_reg/register[21]/q_i_1__209/O
                         net (fo=1, routed)           0.000    10.819    CPU/ex_pcplusone/register[21]/q_reg_3
    SLICE_X58Y94         FDCE                                         r  CPU/ex_pcplusone/register[21]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.110     9.437    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.055     9.492 r  q_reg_i_5/O
                         net (fo=1, routed)           0.244     9.736    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.849 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.835    10.684    CPU/ex_pcplusone/register[21]/negClock
    SLICE_X58Y94         FDCE                                         r  CPU/ex_pcplusone/register[21]/q_reg/C
                         clock pessimism             -0.125    10.559    
                         clock uncertainty            0.084    10.642    
    SLICE_X58Y94         FDCE (Hold_fdce_C_D)         0.120    10.762    CPU/ex_pcplusone/register[21]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.762    
                         arrival time                          10.819    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 CPU/id_pcplusone_reg/register[27]/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/ex_pcplusone/register[27]/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.684ns = ( 10.684 - 10.000 ) 
    Source Clock Delay      (SCD):    0.546ns = ( 10.546 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.789     9.626    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.044     9.670 r  q_reg_i_5/O
                         net (fo=1, routed)           0.220     9.889    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     9.982 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.564    10.546    CPU/id_pcplusone_reg/register[27]/negClock
    SLICE_X61Y93         FDCE                                         r  CPU/id_pcplusone_reg/register[27]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y93         FDCE (Prop_fdce_C_Q)         0.141    10.687 r  CPU/id_pcplusone_reg/register[27]/q_reg/Q
                         net (fo=1, routed)           0.087    10.774    CPU/id_pcplusone_reg/register[27]/q_reg_n_0
    SLICE_X60Y93         LUT2 (Prop_lut2_I0_O)        0.045    10.819 r  CPU/id_pcplusone_reg/register[27]/q_i_1__215/O
                         net (fo=1, routed)           0.000    10.819    CPU/ex_pcplusone/register[27]/q_reg_0
    SLICE_X60Y93         FDCE                                         r  CPU/ex_pcplusone/register[27]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.110     9.437    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.055     9.492 r  q_reg_i_5/O
                         net (fo=1, routed)           0.244     9.736    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.849 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.835    10.684    CPU/ex_pcplusone/register[27]/negClock
    SLICE_X60Y93         FDCE                                         r  CPU/ex_pcplusone/register[27]/q_reg/C
                         clock pessimism             -0.125    10.559    
                         clock uncertainty            0.084    10.642    
    SLICE_X60Y93         FDCE (Hold_fdce_C_D)         0.120    10.762    CPU/ex_pcplusone/register[27]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.762    
                         arrival time                          10.819    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 CPU/id_pcplusone_reg/register[30]/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/ex_pcplusone/register[30]/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.684ns = ( 10.684 - 10.000 ) 
    Source Clock Delay      (SCD):    0.546ns = ( 10.546 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.789     9.626    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.044     9.670 r  q_reg_i_5/O
                         net (fo=1, routed)           0.220     9.889    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     9.982 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.564    10.546    CPU/id_pcplusone_reg/register[30]/negClock
    SLICE_X61Y95         FDCE                                         r  CPU/id_pcplusone_reg/register[30]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y95         FDCE (Prop_fdce_C_Q)         0.141    10.687 r  CPU/id_pcplusone_reg/register[30]/q_reg/Q
                         net (fo=1, routed)           0.087    10.774    CPU/id_pcplusone_reg/register[30]/q_reg_n_0
    SLICE_X60Y95         LUT2 (Prop_lut2_I0_O)        0.045    10.819 r  CPU/id_pcplusone_reg/register[30]/q_i_1__218/O
                         net (fo=1, routed)           0.000    10.819    CPU/ex_pcplusone/register[30]/q_reg_1
    SLICE_X60Y95         FDCE                                         r  CPU/ex_pcplusone/register[30]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.110     9.437    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.055     9.492 r  q_reg_i_5/O
                         net (fo=1, routed)           0.244     9.736    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.849 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.835    10.684    CPU/ex_pcplusone/register[30]/negClock
    SLICE_X60Y95         FDCE                                         r  CPU/ex_pcplusone/register[30]/q_reg/C
                         clock pessimism             -0.125    10.559    
                         clock uncertainty            0.084    10.642    
    SLICE_X60Y95         FDCE (Hold_fdce_C_D)         0.120    10.762    CPU/ex_pcplusone/register[30]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.762    
                         arrival time                          10.819    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 CPU/id_pcplusone_reg/register[31]/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/ex_pcplusone/register[31]/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.684ns = ( 10.684 - 10.000 ) 
    Source Clock Delay      (SCD):    0.546ns = ( 10.546 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.789     9.626    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.044     9.670 r  q_reg_i_5/O
                         net (fo=1, routed)           0.220     9.889    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     9.982 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.564    10.546    CPU/id_pcplusone_reg/register[31]/negClock
    SLICE_X59Y95         FDCE                                         r  CPU/id_pcplusone_reg/register[31]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y95         FDCE (Prop_fdce_C_Q)         0.141    10.687 r  CPU/id_pcplusone_reg/register[31]/q_reg/Q
                         net (fo=1, routed)           0.087    10.774    CPU/id_pcplusone_reg/register[31]/q_reg_n_0
    SLICE_X58Y95         LUT2 (Prop_lut2_I0_O)        0.045    10.819 r  CPU/id_pcplusone_reg/register[31]/q_i_1__219/O
                         net (fo=1, routed)           0.000    10.819    CPU/ex_pcplusone/register[31]/q_reg_1
    SLICE_X58Y95         FDCE                                         r  CPU/ex_pcplusone/register[31]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.110     9.437    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.055     9.492 r  q_reg_i_5/O
                         net (fo=1, routed)           0.244     9.736    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.849 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.835    10.684    CPU/ex_pcplusone/register[31]/negClock
    SLICE_X58Y95         FDCE                                         r  CPU/ex_pcplusone/register[31]/q_reg/C
                         clock pessimism             -0.125    10.559    
                         clock uncertainty            0.084    10.642    
    SLICE_X58Y95         FDCE (Hold_fdce_C_D)         0.120    10.762    CPU/ex_pcplusone/register[31]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.762    
                         arrival time                          10.819    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 CPU/id_pcplusone_reg/register[24]/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/ex_pcplusone/register[24]/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.683ns = ( 10.683 - 10.000 ) 
    Source Clock Delay      (SCD):    0.545ns = ( 10.545 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.789     9.626    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.044     9.670 r  q_reg_i_5/O
                         net (fo=1, routed)           0.220     9.889    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     9.982 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.563    10.545    CPU/id_pcplusone_reg/register[24]/negClock
    SLICE_X61Y91         FDCE                                         r  CPU/id_pcplusone_reg/register[24]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y91         FDCE (Prop_fdce_C_Q)         0.141    10.686 r  CPU/id_pcplusone_reg/register[24]/q_reg/Q
                         net (fo=1, routed)           0.091    10.777    CPU/id_pcplusone_reg/register[24]/q_reg_n_0
    SLICE_X60Y91         LUT2 (Prop_lut2_I0_O)        0.045    10.822 r  CPU/id_pcplusone_reg/register[24]/q_i_1__212/O
                         net (fo=1, routed)           0.000    10.822    CPU/ex_pcplusone/register[24]/q_reg_4
    SLICE_X60Y91         FDCE                                         r  CPU/ex_pcplusone/register[24]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.110     9.437    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.055     9.492 r  q_reg_i_5/O
                         net (fo=1, routed)           0.244     9.736    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.849 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.834    10.683    CPU/ex_pcplusone/register[24]/negClock
    SLICE_X60Y91         FDCE                                         r  CPU/ex_pcplusone/register[24]/q_reg/C
                         clock pessimism             -0.125    10.558    
                         clock uncertainty            0.084    10.641    
    SLICE_X60Y91         FDCE (Hold_fdce_C_D)         0.121    10.762    CPU/ex_pcplusone/register[24]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.762    
                         arrival time                          10.822    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 CPU/id_pcplusone_reg/register[2]/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/ex_pcplusone/register[2]/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.683ns = ( 10.683 - 10.000 ) 
    Source Clock Delay      (SCD):    0.546ns = ( 10.546 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.789     9.626    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.044     9.670 r  q_reg_i_5/O
                         net (fo=1, routed)           0.220     9.889    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     9.982 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.564    10.546    CPU/id_pcplusone_reg/register[2]/negClock
    SLICE_X35Y86         FDCE                                         r  CPU/id_pcplusone_reg/register[2]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y86         FDCE (Prop_fdce_C_Q)         0.141    10.687 r  CPU/id_pcplusone_reg/register[2]/q_reg/Q
                         net (fo=1, routed)           0.091    10.778    CPU/id_pcplusone_reg/register[2]/q_reg_n_0
    SLICE_X34Y86         LUT2 (Prop_lut2_I0_O)        0.045    10.823 r  CPU/id_pcplusone_reg/register[2]/q_i_1__190/O
                         net (fo=1, routed)           0.000    10.823    CPU/ex_pcplusone/register[2]/q_reg_1
    SLICE_X34Y86         FDCE                                         r  CPU/ex_pcplusone/register[2]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.110     9.437    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.055     9.492 r  q_reg_i_5/O
                         net (fo=1, routed)           0.244     9.736    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.849 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.834    10.683    CPU/ex_pcplusone/register[2]/negClock
    SLICE_X34Y86         FDCE                                         r  CPU/ex_pcplusone/register[2]/q_reg/C
                         clock pessimism             -0.124    10.559    
                         clock uncertainty            0.084    10.642    
    SLICE_X34Y86         FDCE (Hold_fdce_C_D)         0.121    10.763    CPU/ex_pcplusone/register[2]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.763    
                         arrival time                          10.823    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 CPU/mem_pcplusone/register[29]/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/wb_pcplusone/register[29]/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.684ns = ( 10.684 - 10.000 ) 
    Source Clock Delay      (SCD):    0.546ns = ( 10.546 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.789     9.626    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.044     9.670 r  q_reg_i_5/O
                         net (fo=1, routed)           0.220     9.889    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     9.982 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.564    10.546    CPU/mem_pcplusone/register[29]/negClock
    SLICE_X58Y95         FDCE                                         r  CPU/mem_pcplusone/register[29]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y95         FDCE (Prop_fdce_C_Q)         0.164    10.710 r  CPU/mem_pcplusone/register[29]/q_reg/Q
                         net (fo=1, routed)           0.056    10.766    CPU/wb_pcplusone/register[29]/q_reg_1
    SLICE_X58Y95         FDCE                                         r  CPU/wb_pcplusone/register[29]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.110     9.437    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.055     9.492 r  q_reg_i_5/O
                         net (fo=1, routed)           0.244     9.736    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.849 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.835    10.684    CPU/wb_pcplusone/register[29]/negClock
    SLICE_X58Y95         FDCE                                         r  CPU/wb_pcplusone/register[29]/q_reg/C
                         clock pessimism             -0.138    10.546    
                         clock uncertainty            0.084    10.629    
    SLICE_X58Y95         FDCE (Hold_fdce_C_D)         0.064    10.693    CPU/wb_pcplusone/register[29]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.693    
                         arrival time                          10.766    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 CPU/ex_pcplusone/register[8]/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/mem_pcplusone/register[8]/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.119%)  route 0.130ns (47.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.680ns = ( 10.680 - 10.000 ) 
    Source Clock Delay      (SCD):    0.544ns = ( 10.544 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.789     9.626    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.044     9.670 r  q_reg_i_5/O
                         net (fo=1, routed)           0.220     9.889    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     9.982 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.562    10.544    CPU/ex_pcplusone/register[8]/negClock
    SLICE_X57Y92         FDCE                                         r  CPU/ex_pcplusone/register[8]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y92         FDCE (Prop_fdce_C_Q)         0.141    10.685 r  CPU/ex_pcplusone/register[8]/q_reg/Q
                         net (fo=7, routed)           0.130    10.814    CPU/mem_pcplusone/register[8]/EX_pcPlusOne[0]
    SLICE_X55Y91         FDCE                                         r  CPU/mem_pcplusone/register[8]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.110     9.437    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.055     9.492 r  q_reg_i_5/O
                         net (fo=1, routed)           0.244     9.736    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.849 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.831    10.680    CPU/mem_pcplusone/register[8]/negClock
    SLICE_X55Y91         FDCE                                         r  CPU/mem_pcplusone/register[8]/q_reg/C
                         clock pessimism             -0.101    10.579    
                         clock uncertainty            0.084    10.662    
    SLICE_X55Y91         FDCE (Hold_fdce_C_D)         0.075    10.737    CPU/mem_pcplusone/register[8]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.737    
                         arrival time                          10.814    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 CPU/mem_pcplusone/register[28]/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/wb_pcplusone/register[28]/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.684ns = ( 10.684 - 10.000 ) 
    Source Clock Delay      (SCD):    0.546ns = ( 10.546 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.789     9.626    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.044     9.670 r  q_reg_i_5/O
                         net (fo=1, routed)           0.220     9.889    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     9.982 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.564    10.546    CPU/mem_pcplusone/register[28]/negClock
    SLICE_X58Y95         FDCE                                         r  CPU/mem_pcplusone/register[28]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y95         FDCE (Prop_fdce_C_Q)         0.164    10.710 r  CPU/mem_pcplusone/register[28]/q_reg/Q
                         net (fo=1, routed)           0.056    10.766    CPU/wb_pcplusone/register[28]/q_reg_1
    SLICE_X58Y95         FDCE                                         r  CPU/wb_pcplusone/register[28]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.110     9.437    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.055     9.492 r  q_reg_i_5/O
                         net (fo=1, routed)           0.244     9.736    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.849 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.835    10.684    CPU/wb_pcplusone/register[28]/negClock
    SLICE_X58Y95         FDCE                                         r  CPU/wb_pcplusone/register[28]/q_reg/C
                         clock pessimism             -0.138    10.546    
                         clock uncertainty            0.084    10.629    
    SLICE_X58Y95         FDCE (Hold_fdce_C_D)         0.053    10.682    CPU/wb_pcplusone/register[28]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.682    
                         arrival time                          10.766    
  -------------------------------------------------------------------
                         slack                                  0.083    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           57  Failing Endpoints,  Worst Slack       -0.692ns,  Total Violation      -24.609ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.868ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.692ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[29]/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.956ns  (logic 3.818ns (29.470%)  route 9.138ns (70.530%))
  Logic Levels:           11  (LUT5=2 LUT6=9)
  Clock Path Skew:        2.752ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.422ns = ( 11.422 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.690    -0.850    ProcMem/clk_out1
    RAMB18_X0Y38         RAMB18E1                                     r  ProcMem/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.604 f  ProcMem/MemoryArray_reg/DOADO[0]
                         net (fo=4, routed)           1.236     2.840    CPU/aluResult_reg/register[2]/DOADO[0]
    SLICE_X14Y94         LUT6 (Prop_lut6_I3_O)        0.124     2.964 r  CPU/aluResult_reg/register[2]/q_i_3__68/O
                         net (fo=1, routed)           0.930     3.894    CPU/aluResult_reg/register[5]/q_reg_27
    SLICE_X28Y94         LUT6 (Prop_lut6_I1_O)        0.124     4.018 f  CPU/aluResult_reg/register[5]/q_i_1__260/O
                         net (fo=4, routed)           0.468     4.487    CPU/aluResult_reg/register[5]/button_press_1_reg[0]
    SLICE_X35Y94         LUT5 (Prop_lut5_I2_O)        0.124     4.611 f  CPU/aluResult_reg/register[5]/real_prod0__0_i_31/O
                         net (fo=4, routed)           1.185     5.796    CPU/ex_readRegA_reg/register[3]/q_i_14__6_0
    SLICE_X48Y94         LUT6 (Prop_lut6_I3_O)        0.124     5.920 f  CPU/ex_readRegA_reg/register[3]/q_i_45/O
                         net (fo=1, routed)           0.482     6.402    CPU/ex_mem_excep/register[1]/q_i_111_3
    SLICE_X49Y92         LUT6 (Prop_lut6_I5_O)        0.124     6.526 f  CPU/ex_mem_excep/register[1]/q_i_14__6/O
                         net (fo=3, routed)           0.847     7.373    CPU/aluResult_reg/register[1]/q_i_56_1
    SLICE_X48Y93         LUT6 (Prop_lut6_I1_O)        0.124     7.497 r  CPU/aluResult_reg/register[1]/q_i_111/O
                         net (fo=1, routed)           0.520     8.018    CPU/aluResult_reg/register[3]/q_i_18_0
    SLICE_X50Y93         LUT6 (Prop_lut6_I1_O)        0.124     8.142 f  CPU/aluResult_reg/register[3]/q_i_56/O
                         net (fo=1, routed)           0.466     8.607    CPU/aluResult_reg/register[9]/q_i_7__29
    SLICE_X50Y93         LUT6 (Prop_lut6_I1_O)        0.124     8.731 f  CPU/aluResult_reg/register[9]/q_i_18/O
                         net (fo=1, routed)           0.811     9.543    CPU/mem_lw/q_i_4__37
    SLICE_X50Y94         LUT6 (Prop_lut6_I2_O)        0.124     9.667 f  CPU/mem_lw/q_i_7__29/O
                         net (fo=1, routed)           0.426    10.093    CPU/aluResult_reg/register[28]/q_reg_6
    SLICE_X50Y95         LUT6 (Prop_lut6_I2_O)        0.124    10.217 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.505    10.721    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X42Y95         LUT5 (Prop_lut5_I1_O)        0.124    10.845 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          1.260    12.105    CPU/id_pcplusone_reg/register[29]/clr_pipe
    SLICE_X59Y93         FDCE                                         f  CPU/id_pcplusone_reg/register[29]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        2.040     9.020    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.120     9.140 r  q_reg_i_5/O
                         net (fo=1, routed)           0.517     9.656    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.259     9.915 r  q_reg_i_3__0/O
                         net (fo=426, routed)         1.506    11.422    CPU/id_pcplusone_reg/register[29]/negClock
    SLICE_X59Y93         FDCE                                         r  CPU/id_pcplusone_reg/register[29]/q_reg/C
                         clock pessimism              0.480    11.902    
                         clock uncertainty           -0.084    11.818    
    SLICE_X59Y93         FDCE (Recov_fdce_C_CLR)     -0.405    11.413    CPU/id_pcplusone_reg/register[29]/q_reg
  -------------------------------------------------------------------
                         required time                         11.413    
                         arrival time                         -12.106    
  -------------------------------------------------------------------
                         slack                                 -0.692    

Slack (VIOLATED) :        -0.662ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[21]/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.926ns  (logic 3.818ns (29.538%)  route 9.108ns (70.462%))
  Logic Levels:           11  (LUT5=2 LUT6=9)
  Clock Path Skew:        2.752ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.422ns = ( 11.422 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.690    -0.850    ProcMem/clk_out1
    RAMB18_X0Y38         RAMB18E1                                     r  ProcMem/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.604 f  ProcMem/MemoryArray_reg/DOADO[0]
                         net (fo=4, routed)           1.236     2.840    CPU/aluResult_reg/register[2]/DOADO[0]
    SLICE_X14Y94         LUT6 (Prop_lut6_I3_O)        0.124     2.964 r  CPU/aluResult_reg/register[2]/q_i_3__68/O
                         net (fo=1, routed)           0.930     3.894    CPU/aluResult_reg/register[5]/q_reg_27
    SLICE_X28Y94         LUT6 (Prop_lut6_I1_O)        0.124     4.018 f  CPU/aluResult_reg/register[5]/q_i_1__260/O
                         net (fo=4, routed)           0.468     4.487    CPU/aluResult_reg/register[5]/button_press_1_reg[0]
    SLICE_X35Y94         LUT5 (Prop_lut5_I2_O)        0.124     4.611 f  CPU/aluResult_reg/register[5]/real_prod0__0_i_31/O
                         net (fo=4, routed)           1.185     5.796    CPU/ex_readRegA_reg/register[3]/q_i_14__6_0
    SLICE_X48Y94         LUT6 (Prop_lut6_I3_O)        0.124     5.920 f  CPU/ex_readRegA_reg/register[3]/q_i_45/O
                         net (fo=1, routed)           0.482     6.402    CPU/ex_mem_excep/register[1]/q_i_111_3
    SLICE_X49Y92         LUT6 (Prop_lut6_I5_O)        0.124     6.526 f  CPU/ex_mem_excep/register[1]/q_i_14__6/O
                         net (fo=3, routed)           0.847     7.373    CPU/aluResult_reg/register[1]/q_i_56_1
    SLICE_X48Y93         LUT6 (Prop_lut6_I1_O)        0.124     7.497 r  CPU/aluResult_reg/register[1]/q_i_111/O
                         net (fo=1, routed)           0.520     8.018    CPU/aluResult_reg/register[3]/q_i_18_0
    SLICE_X50Y93         LUT6 (Prop_lut6_I1_O)        0.124     8.142 f  CPU/aluResult_reg/register[3]/q_i_56/O
                         net (fo=1, routed)           0.466     8.607    CPU/aluResult_reg/register[9]/q_i_7__29
    SLICE_X50Y93         LUT6 (Prop_lut6_I1_O)        0.124     8.731 f  CPU/aluResult_reg/register[9]/q_i_18/O
                         net (fo=1, routed)           0.811     9.543    CPU/mem_lw/q_i_4__37
    SLICE_X50Y94         LUT6 (Prop_lut6_I2_O)        0.124     9.667 f  CPU/mem_lw/q_i_7__29/O
                         net (fo=1, routed)           0.426    10.093    CPU/aluResult_reg/register[28]/q_reg_6
    SLICE_X50Y95         LUT6 (Prop_lut6_I2_O)        0.124    10.217 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.505    10.721    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X42Y95         LUT5 (Prop_lut5_I1_O)        0.124    10.845 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          1.230    12.076    CPU/id_pcplusone_reg/register[21]/clr_pipe
    SLICE_X59Y94         FDCE                                         f  CPU/id_pcplusone_reg/register[21]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        2.040     9.020    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.120     9.140 r  q_reg_i_5/O
                         net (fo=1, routed)           0.517     9.656    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.259     9.915 r  q_reg_i_3__0/O
                         net (fo=426, routed)         1.506    11.422    CPU/id_pcplusone_reg/register[21]/negClock
    SLICE_X59Y94         FDCE                                         r  CPU/id_pcplusone_reg/register[21]/q_reg/C
                         clock pessimism              0.480    11.902    
                         clock uncertainty           -0.084    11.818    
    SLICE_X59Y94         FDCE (Recov_fdce_C_CLR)     -0.405    11.413    CPU/id_pcplusone_reg/register[21]/q_reg
  -------------------------------------------------------------------
                         required time                         11.413    
                         arrival time                         -12.076    
  -------------------------------------------------------------------
                         slack                                 -0.662    

Slack (VIOLATED) :        -0.662ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[28]/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.926ns  (logic 3.818ns (29.538%)  route 9.108ns (70.462%))
  Logic Levels:           11  (LUT5=2 LUT6=9)
  Clock Path Skew:        2.752ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.422ns = ( 11.422 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.690    -0.850    ProcMem/clk_out1
    RAMB18_X0Y38         RAMB18E1                                     r  ProcMem/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.604 f  ProcMem/MemoryArray_reg/DOADO[0]
                         net (fo=4, routed)           1.236     2.840    CPU/aluResult_reg/register[2]/DOADO[0]
    SLICE_X14Y94         LUT6 (Prop_lut6_I3_O)        0.124     2.964 r  CPU/aluResult_reg/register[2]/q_i_3__68/O
                         net (fo=1, routed)           0.930     3.894    CPU/aluResult_reg/register[5]/q_reg_27
    SLICE_X28Y94         LUT6 (Prop_lut6_I1_O)        0.124     4.018 f  CPU/aluResult_reg/register[5]/q_i_1__260/O
                         net (fo=4, routed)           0.468     4.487    CPU/aluResult_reg/register[5]/button_press_1_reg[0]
    SLICE_X35Y94         LUT5 (Prop_lut5_I2_O)        0.124     4.611 f  CPU/aluResult_reg/register[5]/real_prod0__0_i_31/O
                         net (fo=4, routed)           1.185     5.796    CPU/ex_readRegA_reg/register[3]/q_i_14__6_0
    SLICE_X48Y94         LUT6 (Prop_lut6_I3_O)        0.124     5.920 f  CPU/ex_readRegA_reg/register[3]/q_i_45/O
                         net (fo=1, routed)           0.482     6.402    CPU/ex_mem_excep/register[1]/q_i_111_3
    SLICE_X49Y92         LUT6 (Prop_lut6_I5_O)        0.124     6.526 f  CPU/ex_mem_excep/register[1]/q_i_14__6/O
                         net (fo=3, routed)           0.847     7.373    CPU/aluResult_reg/register[1]/q_i_56_1
    SLICE_X48Y93         LUT6 (Prop_lut6_I1_O)        0.124     7.497 r  CPU/aluResult_reg/register[1]/q_i_111/O
                         net (fo=1, routed)           0.520     8.018    CPU/aluResult_reg/register[3]/q_i_18_0
    SLICE_X50Y93         LUT6 (Prop_lut6_I1_O)        0.124     8.142 f  CPU/aluResult_reg/register[3]/q_i_56/O
                         net (fo=1, routed)           0.466     8.607    CPU/aluResult_reg/register[9]/q_i_7__29
    SLICE_X50Y93         LUT6 (Prop_lut6_I1_O)        0.124     8.731 f  CPU/aluResult_reg/register[9]/q_i_18/O
                         net (fo=1, routed)           0.811     9.543    CPU/mem_lw/q_i_4__37
    SLICE_X50Y94         LUT6 (Prop_lut6_I2_O)        0.124     9.667 f  CPU/mem_lw/q_i_7__29/O
                         net (fo=1, routed)           0.426    10.093    CPU/aluResult_reg/register[28]/q_reg_6
    SLICE_X50Y95         LUT6 (Prop_lut6_I2_O)        0.124    10.217 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.505    10.721    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X42Y95         LUT5 (Prop_lut5_I1_O)        0.124    10.845 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          1.230    12.076    CPU/id_pcplusone_reg/register[28]/clr_pipe
    SLICE_X59Y94         FDCE                                         f  CPU/id_pcplusone_reg/register[28]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        2.040     9.020    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.120     9.140 r  q_reg_i_5/O
                         net (fo=1, routed)           0.517     9.656    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.259     9.915 r  q_reg_i_3__0/O
                         net (fo=426, routed)         1.506    11.422    CPU/id_pcplusone_reg/register[28]/negClock
    SLICE_X59Y94         FDCE                                         r  CPU/id_pcplusone_reg/register[28]/q_reg/C
                         clock pessimism              0.480    11.902    
                         clock uncertainty           -0.084    11.818    
    SLICE_X59Y94         FDCE (Recov_fdce_C_CLR)     -0.405    11.413    CPU/id_pcplusone_reg/register[28]/q_reg
  -------------------------------------------------------------------
                         required time                         11.413    
                         arrival time                         -12.076    
  -------------------------------------------------------------------
                         slack                                 -0.662    

Slack (VIOLATED) :        -0.654ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[16]/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.003ns  (logic 3.818ns (29.363%)  route 9.185ns (70.637%))
  Logic Levels:           11  (LUT5=2 LUT6=9)
  Clock Path Skew:        2.751ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.421ns = ( 11.421 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.690    -0.850    ProcMem/clk_out1
    RAMB18_X0Y38         RAMB18E1                                     r  ProcMem/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.604 f  ProcMem/MemoryArray_reg/DOADO[0]
                         net (fo=4, routed)           1.236     2.840    CPU/aluResult_reg/register[2]/DOADO[0]
    SLICE_X14Y94         LUT6 (Prop_lut6_I3_O)        0.124     2.964 r  CPU/aluResult_reg/register[2]/q_i_3__68/O
                         net (fo=1, routed)           0.930     3.894    CPU/aluResult_reg/register[5]/q_reg_27
    SLICE_X28Y94         LUT6 (Prop_lut6_I1_O)        0.124     4.018 f  CPU/aluResult_reg/register[5]/q_i_1__260/O
                         net (fo=4, routed)           0.468     4.487    CPU/aluResult_reg/register[5]/button_press_1_reg[0]
    SLICE_X35Y94         LUT5 (Prop_lut5_I2_O)        0.124     4.611 f  CPU/aluResult_reg/register[5]/real_prod0__0_i_31/O
                         net (fo=4, routed)           1.185     5.796    CPU/ex_readRegA_reg/register[3]/q_i_14__6_0
    SLICE_X48Y94         LUT6 (Prop_lut6_I3_O)        0.124     5.920 f  CPU/ex_readRegA_reg/register[3]/q_i_45/O
                         net (fo=1, routed)           0.482     6.402    CPU/ex_mem_excep/register[1]/q_i_111_3
    SLICE_X49Y92         LUT6 (Prop_lut6_I5_O)        0.124     6.526 f  CPU/ex_mem_excep/register[1]/q_i_14__6/O
                         net (fo=3, routed)           0.847     7.373    CPU/aluResult_reg/register[1]/q_i_56_1
    SLICE_X48Y93         LUT6 (Prop_lut6_I1_O)        0.124     7.497 r  CPU/aluResult_reg/register[1]/q_i_111/O
                         net (fo=1, routed)           0.520     8.018    CPU/aluResult_reg/register[3]/q_i_18_0
    SLICE_X50Y93         LUT6 (Prop_lut6_I1_O)        0.124     8.142 f  CPU/aluResult_reg/register[3]/q_i_56/O
                         net (fo=1, routed)           0.466     8.607    CPU/aluResult_reg/register[9]/q_i_7__29
    SLICE_X50Y93         LUT6 (Prop_lut6_I1_O)        0.124     8.731 f  CPU/aluResult_reg/register[9]/q_i_18/O
                         net (fo=1, routed)           0.811     9.543    CPU/mem_lw/q_i_4__37
    SLICE_X50Y94         LUT6 (Prop_lut6_I2_O)        0.124     9.667 f  CPU/mem_lw/q_i_7__29/O
                         net (fo=1, routed)           0.426    10.093    CPU/aluResult_reg/register[28]/q_reg_6
    SLICE_X50Y95         LUT6 (Prop_lut6_I2_O)        0.124    10.217 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.505    10.721    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X42Y95         LUT5 (Prop_lut5_I1_O)        0.124    10.845 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          1.307    12.152    CPU/id_pcplusone_reg/register[16]/clr_pipe
    SLICE_X58Y91         FDCE                                         f  CPU/id_pcplusone_reg/register[16]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        2.040     9.020    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.120     9.140 r  q_reg_i_5/O
                         net (fo=1, routed)           0.517     9.656    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.259     9.915 r  q_reg_i_3__0/O
                         net (fo=426, routed)         1.505    11.421    CPU/id_pcplusone_reg/register[16]/negClock
    SLICE_X58Y91         FDCE                                         r  CPU/id_pcplusone_reg/register[16]/q_reg/C
                         clock pessimism              0.480    11.901    
                         clock uncertainty           -0.084    11.817    
    SLICE_X58Y91         FDCE (Recov_fdce_C_CLR)     -0.319    11.498    CPU/id_pcplusone_reg/register[16]/q_reg
  -------------------------------------------------------------------
                         required time                         11.498    
                         arrival time                         -12.152    
  -------------------------------------------------------------------
                         slack                                 -0.654    

Slack (VIOLATED) :        -0.654ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[17]/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.003ns  (logic 3.818ns (29.363%)  route 9.185ns (70.637%))
  Logic Levels:           11  (LUT5=2 LUT6=9)
  Clock Path Skew:        2.751ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.421ns = ( 11.421 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.690    -0.850    ProcMem/clk_out1
    RAMB18_X0Y38         RAMB18E1                                     r  ProcMem/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.604 f  ProcMem/MemoryArray_reg/DOADO[0]
                         net (fo=4, routed)           1.236     2.840    CPU/aluResult_reg/register[2]/DOADO[0]
    SLICE_X14Y94         LUT6 (Prop_lut6_I3_O)        0.124     2.964 r  CPU/aluResult_reg/register[2]/q_i_3__68/O
                         net (fo=1, routed)           0.930     3.894    CPU/aluResult_reg/register[5]/q_reg_27
    SLICE_X28Y94         LUT6 (Prop_lut6_I1_O)        0.124     4.018 f  CPU/aluResult_reg/register[5]/q_i_1__260/O
                         net (fo=4, routed)           0.468     4.487    CPU/aluResult_reg/register[5]/button_press_1_reg[0]
    SLICE_X35Y94         LUT5 (Prop_lut5_I2_O)        0.124     4.611 f  CPU/aluResult_reg/register[5]/real_prod0__0_i_31/O
                         net (fo=4, routed)           1.185     5.796    CPU/ex_readRegA_reg/register[3]/q_i_14__6_0
    SLICE_X48Y94         LUT6 (Prop_lut6_I3_O)        0.124     5.920 f  CPU/ex_readRegA_reg/register[3]/q_i_45/O
                         net (fo=1, routed)           0.482     6.402    CPU/ex_mem_excep/register[1]/q_i_111_3
    SLICE_X49Y92         LUT6 (Prop_lut6_I5_O)        0.124     6.526 f  CPU/ex_mem_excep/register[1]/q_i_14__6/O
                         net (fo=3, routed)           0.847     7.373    CPU/aluResult_reg/register[1]/q_i_56_1
    SLICE_X48Y93         LUT6 (Prop_lut6_I1_O)        0.124     7.497 r  CPU/aluResult_reg/register[1]/q_i_111/O
                         net (fo=1, routed)           0.520     8.018    CPU/aluResult_reg/register[3]/q_i_18_0
    SLICE_X50Y93         LUT6 (Prop_lut6_I1_O)        0.124     8.142 f  CPU/aluResult_reg/register[3]/q_i_56/O
                         net (fo=1, routed)           0.466     8.607    CPU/aluResult_reg/register[9]/q_i_7__29
    SLICE_X50Y93         LUT6 (Prop_lut6_I1_O)        0.124     8.731 f  CPU/aluResult_reg/register[9]/q_i_18/O
                         net (fo=1, routed)           0.811     9.543    CPU/mem_lw/q_i_4__37
    SLICE_X50Y94         LUT6 (Prop_lut6_I2_O)        0.124     9.667 f  CPU/mem_lw/q_i_7__29/O
                         net (fo=1, routed)           0.426    10.093    CPU/aluResult_reg/register[28]/q_reg_6
    SLICE_X50Y95         LUT6 (Prop_lut6_I2_O)        0.124    10.217 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.505    10.721    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X42Y95         LUT5 (Prop_lut5_I1_O)        0.124    10.845 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          1.307    12.152    CPU/id_pcplusone_reg/register[17]/clr_pipe
    SLICE_X58Y91         FDCE                                         f  CPU/id_pcplusone_reg/register[17]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        2.040     9.020    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.120     9.140 r  q_reg_i_5/O
                         net (fo=1, routed)           0.517     9.656    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.259     9.915 r  q_reg_i_3__0/O
                         net (fo=426, routed)         1.505    11.421    CPU/id_pcplusone_reg/register[17]/negClock
    SLICE_X58Y91         FDCE                                         r  CPU/id_pcplusone_reg/register[17]/q_reg/C
                         clock pessimism              0.480    11.901    
                         clock uncertainty           -0.084    11.817    
    SLICE_X58Y91         FDCE (Recov_fdce_C_CLR)     -0.319    11.498    CPU/id_pcplusone_reg/register[17]/q_reg
  -------------------------------------------------------------------
                         required time                         11.498    
                         arrival time                         -12.152    
  -------------------------------------------------------------------
                         slack                                 -0.654    

Slack (VIOLATED) :        -0.654ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[18]/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.003ns  (logic 3.818ns (29.363%)  route 9.185ns (70.637%))
  Logic Levels:           11  (LUT5=2 LUT6=9)
  Clock Path Skew:        2.751ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.421ns = ( 11.421 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.690    -0.850    ProcMem/clk_out1
    RAMB18_X0Y38         RAMB18E1                                     r  ProcMem/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.604 f  ProcMem/MemoryArray_reg/DOADO[0]
                         net (fo=4, routed)           1.236     2.840    CPU/aluResult_reg/register[2]/DOADO[0]
    SLICE_X14Y94         LUT6 (Prop_lut6_I3_O)        0.124     2.964 r  CPU/aluResult_reg/register[2]/q_i_3__68/O
                         net (fo=1, routed)           0.930     3.894    CPU/aluResult_reg/register[5]/q_reg_27
    SLICE_X28Y94         LUT6 (Prop_lut6_I1_O)        0.124     4.018 f  CPU/aluResult_reg/register[5]/q_i_1__260/O
                         net (fo=4, routed)           0.468     4.487    CPU/aluResult_reg/register[5]/button_press_1_reg[0]
    SLICE_X35Y94         LUT5 (Prop_lut5_I2_O)        0.124     4.611 f  CPU/aluResult_reg/register[5]/real_prod0__0_i_31/O
                         net (fo=4, routed)           1.185     5.796    CPU/ex_readRegA_reg/register[3]/q_i_14__6_0
    SLICE_X48Y94         LUT6 (Prop_lut6_I3_O)        0.124     5.920 f  CPU/ex_readRegA_reg/register[3]/q_i_45/O
                         net (fo=1, routed)           0.482     6.402    CPU/ex_mem_excep/register[1]/q_i_111_3
    SLICE_X49Y92         LUT6 (Prop_lut6_I5_O)        0.124     6.526 f  CPU/ex_mem_excep/register[1]/q_i_14__6/O
                         net (fo=3, routed)           0.847     7.373    CPU/aluResult_reg/register[1]/q_i_56_1
    SLICE_X48Y93         LUT6 (Prop_lut6_I1_O)        0.124     7.497 r  CPU/aluResult_reg/register[1]/q_i_111/O
                         net (fo=1, routed)           0.520     8.018    CPU/aluResult_reg/register[3]/q_i_18_0
    SLICE_X50Y93         LUT6 (Prop_lut6_I1_O)        0.124     8.142 f  CPU/aluResult_reg/register[3]/q_i_56/O
                         net (fo=1, routed)           0.466     8.607    CPU/aluResult_reg/register[9]/q_i_7__29
    SLICE_X50Y93         LUT6 (Prop_lut6_I1_O)        0.124     8.731 f  CPU/aluResult_reg/register[9]/q_i_18/O
                         net (fo=1, routed)           0.811     9.543    CPU/mem_lw/q_i_4__37
    SLICE_X50Y94         LUT6 (Prop_lut6_I2_O)        0.124     9.667 f  CPU/mem_lw/q_i_7__29/O
                         net (fo=1, routed)           0.426    10.093    CPU/aluResult_reg/register[28]/q_reg_6
    SLICE_X50Y95         LUT6 (Prop_lut6_I2_O)        0.124    10.217 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.505    10.721    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X42Y95         LUT5 (Prop_lut5_I1_O)        0.124    10.845 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          1.307    12.152    CPU/id_pcplusone_reg/register[18]/clr_pipe
    SLICE_X58Y91         FDCE                                         f  CPU/id_pcplusone_reg/register[18]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        2.040     9.020    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.120     9.140 r  q_reg_i_5/O
                         net (fo=1, routed)           0.517     9.656    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.259     9.915 r  q_reg_i_3__0/O
                         net (fo=426, routed)         1.505    11.421    CPU/id_pcplusone_reg/register[18]/negClock
    SLICE_X58Y91         FDCE                                         r  CPU/id_pcplusone_reg/register[18]/q_reg/C
                         clock pessimism              0.480    11.901    
                         clock uncertainty           -0.084    11.817    
    SLICE_X58Y91         FDCE (Recov_fdce_C_CLR)     -0.319    11.498    CPU/id_pcplusone_reg/register[18]/q_reg
  -------------------------------------------------------------------
                         required time                         11.498    
                         arrival time                         -12.152    
  -------------------------------------------------------------------
                         slack                                 -0.654    

Slack (VIOLATED) :        -0.627ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[13]/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.883ns  (logic 3.818ns (29.636%)  route 9.065ns (70.364%))
  Logic Levels:           11  (LUT5=2 LUT6=9)
  Clock Path Skew:        2.744ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.414ns = ( 11.414 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.690    -0.850    ProcMem/clk_out1
    RAMB18_X0Y38         RAMB18E1                                     r  ProcMem/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.604 f  ProcMem/MemoryArray_reg/DOADO[0]
                         net (fo=4, routed)           1.236     2.840    CPU/aluResult_reg/register[2]/DOADO[0]
    SLICE_X14Y94         LUT6 (Prop_lut6_I3_O)        0.124     2.964 r  CPU/aluResult_reg/register[2]/q_i_3__68/O
                         net (fo=1, routed)           0.930     3.894    CPU/aluResult_reg/register[5]/q_reg_27
    SLICE_X28Y94         LUT6 (Prop_lut6_I1_O)        0.124     4.018 f  CPU/aluResult_reg/register[5]/q_i_1__260/O
                         net (fo=4, routed)           0.468     4.487    CPU/aluResult_reg/register[5]/button_press_1_reg[0]
    SLICE_X35Y94         LUT5 (Prop_lut5_I2_O)        0.124     4.611 f  CPU/aluResult_reg/register[5]/real_prod0__0_i_31/O
                         net (fo=4, routed)           1.185     5.796    CPU/ex_readRegA_reg/register[3]/q_i_14__6_0
    SLICE_X48Y94         LUT6 (Prop_lut6_I3_O)        0.124     5.920 f  CPU/ex_readRegA_reg/register[3]/q_i_45/O
                         net (fo=1, routed)           0.482     6.402    CPU/ex_mem_excep/register[1]/q_i_111_3
    SLICE_X49Y92         LUT6 (Prop_lut6_I5_O)        0.124     6.526 f  CPU/ex_mem_excep/register[1]/q_i_14__6/O
                         net (fo=3, routed)           0.847     7.373    CPU/aluResult_reg/register[1]/q_i_56_1
    SLICE_X48Y93         LUT6 (Prop_lut6_I1_O)        0.124     7.497 r  CPU/aluResult_reg/register[1]/q_i_111/O
                         net (fo=1, routed)           0.520     8.018    CPU/aluResult_reg/register[3]/q_i_18_0
    SLICE_X50Y93         LUT6 (Prop_lut6_I1_O)        0.124     8.142 f  CPU/aluResult_reg/register[3]/q_i_56/O
                         net (fo=1, routed)           0.466     8.607    CPU/aluResult_reg/register[9]/q_i_7__29
    SLICE_X50Y93         LUT6 (Prop_lut6_I1_O)        0.124     8.731 f  CPU/aluResult_reg/register[9]/q_i_18/O
                         net (fo=1, routed)           0.811     9.543    CPU/mem_lw/q_i_4__37
    SLICE_X50Y94         LUT6 (Prop_lut6_I2_O)        0.124     9.667 f  CPU/mem_lw/q_i_7__29/O
                         net (fo=1, routed)           0.426    10.093    CPU/aluResult_reg/register[28]/q_reg_6
    SLICE_X50Y95         LUT6 (Prop_lut6_I2_O)        0.124    10.217 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.505    10.721    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X42Y95         LUT5 (Prop_lut5_I1_O)        0.124    10.845 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          1.188    12.033    CPU/id_pcplusone_reg/register[13]/clr_pipe
    SLICE_X55Y88         FDCE                                         f  CPU/id_pcplusone_reg/register[13]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        2.040     9.020    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.120     9.140 r  q_reg_i_5/O
                         net (fo=1, routed)           0.517     9.656    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.259     9.915 r  q_reg_i_3__0/O
                         net (fo=426, routed)         1.498    11.414    CPU/id_pcplusone_reg/register[13]/negClock
    SLICE_X55Y88         FDCE                                         r  CPU/id_pcplusone_reg/register[13]/q_reg/C
                         clock pessimism              0.480    11.894    
                         clock uncertainty           -0.084    11.810    
    SLICE_X55Y88         FDCE (Recov_fdce_C_CLR)     -0.405    11.405    CPU/id_pcplusone_reg/register[13]/q_reg
  -------------------------------------------------------------------
                         required time                         11.405    
                         arrival time                         -12.033    
  -------------------------------------------------------------------
                         slack                                 -0.627    

Slack (VIOLATED) :        -0.594ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/IF_latch/register[0]/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.864ns  (logic 3.818ns (29.680%)  route 9.046ns (70.320%))
  Logic Levels:           11  (LUT5=2 LUT6=9)
  Clock Path Skew:        2.758ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.428ns = ( 11.428 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.690    -0.850    ProcMem/clk_out1
    RAMB18_X0Y38         RAMB18E1                                     r  ProcMem/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.604 f  ProcMem/MemoryArray_reg/DOADO[0]
                         net (fo=4, routed)           1.236     2.840    CPU/aluResult_reg/register[2]/DOADO[0]
    SLICE_X14Y94         LUT6 (Prop_lut6_I3_O)        0.124     2.964 r  CPU/aluResult_reg/register[2]/q_i_3__68/O
                         net (fo=1, routed)           0.930     3.894    CPU/aluResult_reg/register[5]/q_reg_27
    SLICE_X28Y94         LUT6 (Prop_lut6_I1_O)        0.124     4.018 f  CPU/aluResult_reg/register[5]/q_i_1__260/O
                         net (fo=4, routed)           0.468     4.487    CPU/aluResult_reg/register[5]/button_press_1_reg[0]
    SLICE_X35Y94         LUT5 (Prop_lut5_I2_O)        0.124     4.611 f  CPU/aluResult_reg/register[5]/real_prod0__0_i_31/O
                         net (fo=4, routed)           1.185     5.796    CPU/ex_readRegA_reg/register[3]/q_i_14__6_0
    SLICE_X48Y94         LUT6 (Prop_lut6_I3_O)        0.124     5.920 f  CPU/ex_readRegA_reg/register[3]/q_i_45/O
                         net (fo=1, routed)           0.482     6.402    CPU/ex_mem_excep/register[1]/q_i_111_3
    SLICE_X49Y92         LUT6 (Prop_lut6_I5_O)        0.124     6.526 f  CPU/ex_mem_excep/register[1]/q_i_14__6/O
                         net (fo=3, routed)           0.847     7.373    CPU/aluResult_reg/register[1]/q_i_56_1
    SLICE_X48Y93         LUT6 (Prop_lut6_I1_O)        0.124     7.497 r  CPU/aluResult_reg/register[1]/q_i_111/O
                         net (fo=1, routed)           0.520     8.018    CPU/aluResult_reg/register[3]/q_i_18_0
    SLICE_X50Y93         LUT6 (Prop_lut6_I1_O)        0.124     8.142 f  CPU/aluResult_reg/register[3]/q_i_56/O
                         net (fo=1, routed)           0.466     8.607    CPU/aluResult_reg/register[9]/q_i_7__29
    SLICE_X50Y93         LUT6 (Prop_lut6_I1_O)        0.124     8.731 f  CPU/aluResult_reg/register[9]/q_i_18/O
                         net (fo=1, routed)           0.811     9.543    CPU/mem_lw/q_i_4__37
    SLICE_X50Y94         LUT6 (Prop_lut6_I2_O)        0.124     9.667 f  CPU/mem_lw/q_i_7__29/O
                         net (fo=1, routed)           0.426    10.093    CPU/aluResult_reg/register[28]/q_reg_6
    SLICE_X50Y95         LUT6 (Prop_lut6_I2_O)        0.124    10.217 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.505    10.721    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X42Y95         LUT5 (Prop_lut5_I1_O)        0.124    10.845 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          1.169    12.014    CPU/IF_latch/register[0]/clr_pipe
    SLICE_X33Y85         FDCE                                         f  CPU/IF_latch/register[0]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        2.040     9.020    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.120     9.140 r  q_reg_i_5/O
                         net (fo=1, routed)           0.517     9.656    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.259     9.915 r  q_reg_i_3__0/O
                         net (fo=426, routed)         1.512    11.428    CPU/IF_latch/register[0]/negClock
    SLICE_X33Y85         FDCE                                         r  CPU/IF_latch/register[0]/q_reg/C
                         clock pessimism              0.480    11.908    
                         clock uncertainty           -0.084    11.824    
    SLICE_X33Y85         FDCE (Recov_fdce_C_CLR)     -0.405    11.419    CPU/IF_latch/register[0]/q_reg
  -------------------------------------------------------------------
                         required time                         11.419    
                         arrival time                         -12.014    
  -------------------------------------------------------------------
                         slack                                 -0.594    

Slack (VIOLATED) :        -0.594ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/IF_latch/register[2]/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.864ns  (logic 3.818ns (29.680%)  route 9.046ns (70.320%))
  Logic Levels:           11  (LUT5=2 LUT6=9)
  Clock Path Skew:        2.758ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.428ns = ( 11.428 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.690    -0.850    ProcMem/clk_out1
    RAMB18_X0Y38         RAMB18E1                                     r  ProcMem/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.604 f  ProcMem/MemoryArray_reg/DOADO[0]
                         net (fo=4, routed)           1.236     2.840    CPU/aluResult_reg/register[2]/DOADO[0]
    SLICE_X14Y94         LUT6 (Prop_lut6_I3_O)        0.124     2.964 r  CPU/aluResult_reg/register[2]/q_i_3__68/O
                         net (fo=1, routed)           0.930     3.894    CPU/aluResult_reg/register[5]/q_reg_27
    SLICE_X28Y94         LUT6 (Prop_lut6_I1_O)        0.124     4.018 f  CPU/aluResult_reg/register[5]/q_i_1__260/O
                         net (fo=4, routed)           0.468     4.487    CPU/aluResult_reg/register[5]/button_press_1_reg[0]
    SLICE_X35Y94         LUT5 (Prop_lut5_I2_O)        0.124     4.611 f  CPU/aluResult_reg/register[5]/real_prod0__0_i_31/O
                         net (fo=4, routed)           1.185     5.796    CPU/ex_readRegA_reg/register[3]/q_i_14__6_0
    SLICE_X48Y94         LUT6 (Prop_lut6_I3_O)        0.124     5.920 f  CPU/ex_readRegA_reg/register[3]/q_i_45/O
                         net (fo=1, routed)           0.482     6.402    CPU/ex_mem_excep/register[1]/q_i_111_3
    SLICE_X49Y92         LUT6 (Prop_lut6_I5_O)        0.124     6.526 f  CPU/ex_mem_excep/register[1]/q_i_14__6/O
                         net (fo=3, routed)           0.847     7.373    CPU/aluResult_reg/register[1]/q_i_56_1
    SLICE_X48Y93         LUT6 (Prop_lut6_I1_O)        0.124     7.497 r  CPU/aluResult_reg/register[1]/q_i_111/O
                         net (fo=1, routed)           0.520     8.018    CPU/aluResult_reg/register[3]/q_i_18_0
    SLICE_X50Y93         LUT6 (Prop_lut6_I1_O)        0.124     8.142 f  CPU/aluResult_reg/register[3]/q_i_56/O
                         net (fo=1, routed)           0.466     8.607    CPU/aluResult_reg/register[9]/q_i_7__29
    SLICE_X50Y93         LUT6 (Prop_lut6_I1_O)        0.124     8.731 f  CPU/aluResult_reg/register[9]/q_i_18/O
                         net (fo=1, routed)           0.811     9.543    CPU/mem_lw/q_i_4__37
    SLICE_X50Y94         LUT6 (Prop_lut6_I2_O)        0.124     9.667 f  CPU/mem_lw/q_i_7__29/O
                         net (fo=1, routed)           0.426    10.093    CPU/aluResult_reg/register[28]/q_reg_6
    SLICE_X50Y95         LUT6 (Prop_lut6_I2_O)        0.124    10.217 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.505    10.721    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X42Y95         LUT5 (Prop_lut5_I1_O)        0.124    10.845 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          1.169    12.014    CPU/IF_latch/register[2]/clr_pipe
    SLICE_X33Y85         FDCE                                         f  CPU/IF_latch/register[2]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        2.040     9.020    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.120     9.140 r  q_reg_i_5/O
                         net (fo=1, routed)           0.517     9.656    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.259     9.915 r  q_reg_i_3__0/O
                         net (fo=426, routed)         1.512    11.428    CPU/IF_latch/register[2]/negClock
    SLICE_X33Y85         FDCE                                         r  CPU/IF_latch/register[2]/q_reg/C
                         clock pessimism              0.480    11.908    
                         clock uncertainty           -0.084    11.824    
    SLICE_X33Y85         FDCE (Recov_fdce_C_CLR)     -0.405    11.419    CPU/IF_latch/register[2]/q_reg
  -------------------------------------------------------------------
                         required time                         11.419    
                         arrival time                         -12.014    
  -------------------------------------------------------------------
                         slack                                 -0.594    

Slack (VIOLATED) :        -0.594ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/IF_latch/register[4]/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.864ns  (logic 3.818ns (29.680%)  route 9.046ns (70.320%))
  Logic Levels:           11  (LUT5=2 LUT6=9)
  Clock Path Skew:        2.758ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.428ns = ( 11.428 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.690    -0.850    ProcMem/clk_out1
    RAMB18_X0Y38         RAMB18E1                                     r  ProcMem/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.604 f  ProcMem/MemoryArray_reg/DOADO[0]
                         net (fo=4, routed)           1.236     2.840    CPU/aluResult_reg/register[2]/DOADO[0]
    SLICE_X14Y94         LUT6 (Prop_lut6_I3_O)        0.124     2.964 r  CPU/aluResult_reg/register[2]/q_i_3__68/O
                         net (fo=1, routed)           0.930     3.894    CPU/aluResult_reg/register[5]/q_reg_27
    SLICE_X28Y94         LUT6 (Prop_lut6_I1_O)        0.124     4.018 f  CPU/aluResult_reg/register[5]/q_i_1__260/O
                         net (fo=4, routed)           0.468     4.487    CPU/aluResult_reg/register[5]/button_press_1_reg[0]
    SLICE_X35Y94         LUT5 (Prop_lut5_I2_O)        0.124     4.611 f  CPU/aluResult_reg/register[5]/real_prod0__0_i_31/O
                         net (fo=4, routed)           1.185     5.796    CPU/ex_readRegA_reg/register[3]/q_i_14__6_0
    SLICE_X48Y94         LUT6 (Prop_lut6_I3_O)        0.124     5.920 f  CPU/ex_readRegA_reg/register[3]/q_i_45/O
                         net (fo=1, routed)           0.482     6.402    CPU/ex_mem_excep/register[1]/q_i_111_3
    SLICE_X49Y92         LUT6 (Prop_lut6_I5_O)        0.124     6.526 f  CPU/ex_mem_excep/register[1]/q_i_14__6/O
                         net (fo=3, routed)           0.847     7.373    CPU/aluResult_reg/register[1]/q_i_56_1
    SLICE_X48Y93         LUT6 (Prop_lut6_I1_O)        0.124     7.497 r  CPU/aluResult_reg/register[1]/q_i_111/O
                         net (fo=1, routed)           0.520     8.018    CPU/aluResult_reg/register[3]/q_i_18_0
    SLICE_X50Y93         LUT6 (Prop_lut6_I1_O)        0.124     8.142 f  CPU/aluResult_reg/register[3]/q_i_56/O
                         net (fo=1, routed)           0.466     8.607    CPU/aluResult_reg/register[9]/q_i_7__29
    SLICE_X50Y93         LUT6 (Prop_lut6_I1_O)        0.124     8.731 f  CPU/aluResult_reg/register[9]/q_i_18/O
                         net (fo=1, routed)           0.811     9.543    CPU/mem_lw/q_i_4__37
    SLICE_X50Y94         LUT6 (Prop_lut6_I2_O)        0.124     9.667 f  CPU/mem_lw/q_i_7__29/O
                         net (fo=1, routed)           0.426    10.093    CPU/aluResult_reg/register[28]/q_reg_6
    SLICE_X50Y95         LUT6 (Prop_lut6_I2_O)        0.124    10.217 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.505    10.721    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X42Y95         LUT5 (Prop_lut5_I1_O)        0.124    10.845 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          1.169    12.014    CPU/IF_latch/register[4]/clr_pipe
    SLICE_X33Y85         FDCE                                         f  CPU/IF_latch/register[4]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        2.040     9.020    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.120     9.140 r  q_reg_i_5/O
                         net (fo=1, routed)           0.517     9.656    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.259     9.915 r  q_reg_i_3__0/O
                         net (fo=426, routed)         1.512    11.428    CPU/IF_latch/register[4]/negClock
    SLICE_X33Y85         FDCE                                         r  CPU/IF_latch/register[4]/q_reg/C
                         clock pessimism              0.480    11.908    
                         clock uncertainty           -0.084    11.824    
    SLICE_X33Y85         FDCE (Recov_fdce_C_CLR)     -0.405    11.419    CPU/IF_latch/register[4]/q_reg
  -------------------------------------------------------------------
                         required time                         11.419    
                         arrival time                         -12.014    
  -------------------------------------------------------------------
                         slack                                 -0.594    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.868ns  (arrival time - required time)
  Source:                 CPU/dffe_blt/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[5]/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.839ns  (logic 0.231ns (27.528%)  route 0.608ns (72.472%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.685ns = ( 10.685 - 10.000 ) 
    Source Clock Delay      (SCD):    0.546ns = ( 10.546 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.101ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.789     9.626    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.044     9.670 r  q_reg_i_5/O
                         net (fo=1, routed)           0.220     9.889    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     9.982 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.564    10.546    CPU/dffe_blt/negClock
    SLICE_X49Y94         FDCE                                         r  CPU/dffe_blt/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDCE (Prop_fdce_C_Q)         0.141    10.687 f  CPU/dffe_blt/q_reg/Q
                         net (fo=1, routed)           0.224    10.910    CPU/aluResult_reg/register[28]/EX_isBLT
    SLICE_X50Y95         LUT6 (Prop_lut6_I5_O)        0.045    10.955 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.215    11.170    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X42Y95         LUT5 (Prop_lut5_I1_O)        0.045    11.215 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          0.170    11.385    CPU/id_pcplusone_reg/register[5]/clr_pipe
    SLICE_X42Y94         FDCE                                         f  CPU/id_pcplusone_reg/register[5]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.110     9.437    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.055     9.492 r  q_reg_i_5/O
                         net (fo=1, routed)           0.244     9.736    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.849 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.836    10.685    CPU/id_pcplusone_reg/register[5]/negClock
    SLICE_X42Y94         FDCE                                         r  CPU/id_pcplusone_reg/register[5]/q_reg/C
                         clock pessimism             -0.101    10.584    
    SLICE_X42Y94         FDCE (Remov_fdce_C_CLR)     -0.067    10.517    CPU/id_pcplusone_reg/register[5]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.517    
                         arrival time                          11.385    
  -------------------------------------------------------------------
                         slack                                  0.868    

Slack (MET) :             0.896ns  (arrival time - required time)
  Source:                 CPU/dffe_blt/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[8]/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        1.091ns  (logic 0.231ns (21.170%)  route 0.860ns (78.830%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.680ns = ( 10.680 - 10.000 ) 
    Source Clock Delay      (SCD):    0.546ns = ( 10.546 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.789     9.626    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.044     9.670 r  q_reg_i_5/O
                         net (fo=1, routed)           0.220     9.889    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     9.982 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.564    10.546    CPU/dffe_blt/negClock
    SLICE_X49Y94         FDCE                                         r  CPU/dffe_blt/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDCE (Prop_fdce_C_Q)         0.141    10.687 f  CPU/dffe_blt/q_reg/Q
                         net (fo=1, routed)           0.224    10.910    CPU/aluResult_reg/register[28]/EX_isBLT
    SLICE_X50Y95         LUT6 (Prop_lut6_I5_O)        0.045    10.955 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.215    11.170    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X42Y95         LUT5 (Prop_lut5_I1_O)        0.045    11.215 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          0.422    11.637    CPU/id_pcplusone_reg/register[8]/clr_pipe
    SLICE_X54Y92         FDCE                                         f  CPU/id_pcplusone_reg/register[8]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.110     9.437    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.055     9.492 r  q_reg_i_5/O
                         net (fo=1, routed)           0.244     9.736    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.849 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.831    10.680    CPU/id_pcplusone_reg/register[8]/negClock
    SLICE_X54Y92         FDCE                                         r  CPU/id_pcplusone_reg/register[8]/q_reg/C
                         clock pessimism              0.128    10.808    
    SLICE_X54Y92         FDCE (Remov_fdce_C_CLR)     -0.067    10.741    CPU/id_pcplusone_reg/register[8]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.741    
                         arrival time                          11.637    
  -------------------------------------------------------------------
                         slack                                  0.896    

Slack (MET) :             0.914ns  (arrival time - required time)
  Source:                 CPU/dffe_blt/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[10]/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        1.105ns  (logic 0.231ns (20.901%)  route 0.874ns (79.099%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.676ns = ( 10.676 - 10.000 ) 
    Source Clock Delay      (SCD):    0.546ns = ( 10.546 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.789     9.626    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.044     9.670 r  q_reg_i_5/O
                         net (fo=1, routed)           0.220     9.889    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     9.982 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.564    10.546    CPU/dffe_blt/negClock
    SLICE_X49Y94         FDCE                                         r  CPU/dffe_blt/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDCE (Prop_fdce_C_Q)         0.141    10.687 f  CPU/dffe_blt/q_reg/Q
                         net (fo=1, routed)           0.224    10.910    CPU/aluResult_reg/register[28]/EX_isBLT
    SLICE_X50Y95         LUT6 (Prop_lut6_I5_O)        0.045    10.955 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.215    11.170    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X42Y95         LUT5 (Prop_lut5_I1_O)        0.045    11.215 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          0.436    11.651    CPU/id_pcplusone_reg/register[10]/clr_pipe
    SLICE_X54Y85         FDCE                                         f  CPU/id_pcplusone_reg/register[10]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.110     9.437    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.055     9.492 r  q_reg_i_5/O
                         net (fo=1, routed)           0.244     9.736    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.849 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.827    10.676    CPU/id_pcplusone_reg/register[10]/negClock
    SLICE_X54Y85         FDCE                                         r  CPU/id_pcplusone_reg/register[10]/q_reg/C
                         clock pessimism              0.128    10.804    
    SLICE_X54Y85         FDCE (Remov_fdce_C_CLR)     -0.067    10.737    CPU/id_pcplusone_reg/register[10]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.737    
                         arrival time                          11.651    
  -------------------------------------------------------------------
                         slack                                  0.914    

Slack (MET) :             0.938ns  (arrival time - required time)
  Source:                 CPU/dffe_blt/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[30]/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        1.112ns  (logic 0.231ns (20.777%)  route 0.881ns (79.223%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.684ns = ( 10.684 - 10.000 ) 
    Source Clock Delay      (SCD):    0.546ns = ( 10.546 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.789     9.626    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.044     9.670 r  q_reg_i_5/O
                         net (fo=1, routed)           0.220     9.889    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     9.982 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.564    10.546    CPU/dffe_blt/negClock
    SLICE_X49Y94         FDCE                                         r  CPU/dffe_blt/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDCE (Prop_fdce_C_Q)         0.141    10.687 f  CPU/dffe_blt/q_reg/Q
                         net (fo=1, routed)           0.224    10.910    CPU/aluResult_reg/register[28]/EX_isBLT
    SLICE_X50Y95         LUT6 (Prop_lut6_I5_O)        0.045    10.955 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.215    11.170    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X42Y95         LUT5 (Prop_lut5_I1_O)        0.045    11.215 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          0.443    11.657    CPU/id_pcplusone_reg/register[30]/clr_pipe
    SLICE_X61Y95         FDCE                                         f  CPU/id_pcplusone_reg/register[30]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.110     9.437    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.055     9.492 r  q_reg_i_5/O
                         net (fo=1, routed)           0.244     9.736    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.849 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.835    10.684    CPU/id_pcplusone_reg/register[30]/negClock
    SLICE_X61Y95         FDCE                                         r  CPU/id_pcplusone_reg/register[30]/q_reg/C
                         clock pessimism              0.128    10.812    
    SLICE_X61Y95         FDCE (Remov_fdce_C_CLR)     -0.092    10.720    CPU/id_pcplusone_reg/register[30]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.720    
                         arrival time                          11.657    
  -------------------------------------------------------------------
                         slack                                  0.938    

Slack (MET) :             0.939ns  (arrival time - required time)
  Source:                 CPU/dffe_blt/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[14]/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        1.105ns  (logic 0.231ns (20.901%)  route 0.874ns (79.099%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.676ns = ( 10.676 - 10.000 ) 
    Source Clock Delay      (SCD):    0.546ns = ( 10.546 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.789     9.626    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.044     9.670 r  q_reg_i_5/O
                         net (fo=1, routed)           0.220     9.889    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     9.982 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.564    10.546    CPU/dffe_blt/negClock
    SLICE_X49Y94         FDCE                                         r  CPU/dffe_blt/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDCE (Prop_fdce_C_Q)         0.141    10.687 f  CPU/dffe_blt/q_reg/Q
                         net (fo=1, routed)           0.224    10.910    CPU/aluResult_reg/register[28]/EX_isBLT
    SLICE_X50Y95         LUT6 (Prop_lut6_I5_O)        0.045    10.955 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.215    11.170    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X42Y95         LUT5 (Prop_lut5_I1_O)        0.045    11.215 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          0.436    11.651    CPU/id_pcplusone_reg/register[14]/clr_pipe
    SLICE_X55Y85         FDCE                                         f  CPU/id_pcplusone_reg/register[14]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.110     9.437    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.055     9.492 r  q_reg_i_5/O
                         net (fo=1, routed)           0.244     9.736    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.849 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.827    10.676    CPU/id_pcplusone_reg/register[14]/negClock
    SLICE_X55Y85         FDCE                                         r  CPU/id_pcplusone_reg/register[14]/q_reg/C
                         clock pessimism              0.128    10.804    
    SLICE_X55Y85         FDCE (Remov_fdce_C_CLR)     -0.092    10.712    CPU/id_pcplusone_reg/register[14]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.712    
                         arrival time                          11.651    
  -------------------------------------------------------------------
                         slack                                  0.939    

Slack (MET) :             0.946ns  (arrival time - required time)
  Source:                 CPU/dffe_blt/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[15]/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        1.113ns  (logic 0.231ns (20.761%)  route 0.882ns (79.239%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.677ns = ( 10.677 - 10.000 ) 
    Source Clock Delay      (SCD):    0.546ns = ( 10.546 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.789     9.626    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.044     9.670 r  q_reg_i_5/O
                         net (fo=1, routed)           0.220     9.889    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     9.982 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.564    10.546    CPU/dffe_blt/negClock
    SLICE_X49Y94         FDCE                                         r  CPU/dffe_blt/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDCE (Prop_fdce_C_Q)         0.141    10.687 f  CPU/dffe_blt/q_reg/Q
                         net (fo=1, routed)           0.224    10.910    CPU/aluResult_reg/register[28]/EX_isBLT
    SLICE_X50Y95         LUT6 (Prop_lut6_I5_O)        0.045    10.955 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.215    11.170    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X42Y95         LUT5 (Prop_lut5_I1_O)        0.045    11.215 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          0.444    11.658    CPU/id_pcplusone_reg/register[15]/clr_pipe
    SLICE_X57Y86         FDCE                                         f  CPU/id_pcplusone_reg/register[15]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.110     9.437    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.055     9.492 r  q_reg_i_5/O
                         net (fo=1, routed)           0.244     9.736    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.849 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.828    10.677    CPU/id_pcplusone_reg/register[15]/negClock
    SLICE_X57Y86         FDCE                                         r  CPU/id_pcplusone_reg/register[15]/q_reg/C
                         clock pessimism              0.128    10.805    
    SLICE_X57Y86         FDCE (Remov_fdce_C_CLR)     -0.092    10.713    CPU/id_pcplusone_reg/register[15]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.713    
                         arrival time                          11.658    
  -------------------------------------------------------------------
                         slack                                  0.946    

Slack (MET) :             0.950ns  (arrival time - required time)
  Source:                 CPU/dffe_blt/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[24]/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        1.123ns  (logic 0.231ns (20.573%)  route 0.892ns (79.427%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.683ns = ( 10.683 - 10.000 ) 
    Source Clock Delay      (SCD):    0.546ns = ( 10.546 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.789     9.626    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.044     9.670 r  q_reg_i_5/O
                         net (fo=1, routed)           0.220     9.889    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     9.982 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.564    10.546    CPU/dffe_blt/negClock
    SLICE_X49Y94         FDCE                                         r  CPU/dffe_blt/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDCE (Prop_fdce_C_Q)         0.141    10.687 f  CPU/dffe_blt/q_reg/Q
                         net (fo=1, routed)           0.224    10.910    CPU/aluResult_reg/register[28]/EX_isBLT
    SLICE_X50Y95         LUT6 (Prop_lut6_I5_O)        0.045    10.955 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.215    11.170    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X42Y95         LUT5 (Prop_lut5_I1_O)        0.045    11.215 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          0.454    11.668    CPU/id_pcplusone_reg/register[24]/clr_pipe
    SLICE_X61Y91         FDCE                                         f  CPU/id_pcplusone_reg/register[24]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.110     9.437    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.055     9.492 r  q_reg_i_5/O
                         net (fo=1, routed)           0.244     9.736    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.849 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.834    10.683    CPU/id_pcplusone_reg/register[24]/negClock
    SLICE_X61Y91         FDCE                                         r  CPU/id_pcplusone_reg/register[24]/q_reg/C
                         clock pessimism              0.128    10.811    
    SLICE_X61Y91         FDCE (Remov_fdce_C_CLR)     -0.092    10.719    CPU/id_pcplusone_reg/register[24]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.719    
                         arrival time                          11.668    
  -------------------------------------------------------------------
                         slack                                  0.950    

Slack (MET) :             0.950ns  (arrival time - required time)
  Source:                 CPU/dffe_blt/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[25]/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        1.123ns  (logic 0.231ns (20.573%)  route 0.892ns (79.427%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.683ns = ( 10.683 - 10.000 ) 
    Source Clock Delay      (SCD):    0.546ns = ( 10.546 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.789     9.626    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.044     9.670 r  q_reg_i_5/O
                         net (fo=1, routed)           0.220     9.889    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     9.982 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.564    10.546    CPU/dffe_blt/negClock
    SLICE_X49Y94         FDCE                                         r  CPU/dffe_blt/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDCE (Prop_fdce_C_Q)         0.141    10.687 f  CPU/dffe_blt/q_reg/Q
                         net (fo=1, routed)           0.224    10.910    CPU/aluResult_reg/register[28]/EX_isBLT
    SLICE_X50Y95         LUT6 (Prop_lut6_I5_O)        0.045    10.955 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.215    11.170    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X42Y95         LUT5 (Prop_lut5_I1_O)        0.045    11.215 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          0.454    11.668    CPU/id_pcplusone_reg/register[25]/clr_pipe
    SLICE_X61Y91         FDCE                                         f  CPU/id_pcplusone_reg/register[25]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.110     9.437    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.055     9.492 r  q_reg_i_5/O
                         net (fo=1, routed)           0.244     9.736    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.849 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.834    10.683    CPU/id_pcplusone_reg/register[25]/negClock
    SLICE_X61Y91         FDCE                                         r  CPU/id_pcplusone_reg/register[25]/q_reg/C
                         clock pessimism              0.128    10.811    
    SLICE_X61Y91         FDCE (Remov_fdce_C_CLR)     -0.092    10.719    CPU/id_pcplusone_reg/register[25]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.719    
                         arrival time                          11.668    
  -------------------------------------------------------------------
                         slack                                  0.950    

Slack (MET) :             0.950ns  (arrival time - required time)
  Source:                 CPU/dffe_blt/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[26]/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        1.123ns  (logic 0.231ns (20.573%)  route 0.892ns (79.427%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.683ns = ( 10.683 - 10.000 ) 
    Source Clock Delay      (SCD):    0.546ns = ( 10.546 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.789     9.626    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.044     9.670 r  q_reg_i_5/O
                         net (fo=1, routed)           0.220     9.889    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     9.982 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.564    10.546    CPU/dffe_blt/negClock
    SLICE_X49Y94         FDCE                                         r  CPU/dffe_blt/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDCE (Prop_fdce_C_Q)         0.141    10.687 f  CPU/dffe_blt/q_reg/Q
                         net (fo=1, routed)           0.224    10.910    CPU/aluResult_reg/register[28]/EX_isBLT
    SLICE_X50Y95         LUT6 (Prop_lut6_I5_O)        0.045    10.955 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.215    11.170    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X42Y95         LUT5 (Prop_lut5_I1_O)        0.045    11.215 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          0.454    11.668    CPU/id_pcplusone_reg/register[26]/clr_pipe
    SLICE_X61Y91         FDCE                                         f  CPU/id_pcplusone_reg/register[26]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.110     9.437    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.055     9.492 r  q_reg_i_5/O
                         net (fo=1, routed)           0.244     9.736    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.849 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.834    10.683    CPU/id_pcplusone_reg/register[26]/negClock
    SLICE_X61Y91         FDCE                                         r  CPU/id_pcplusone_reg/register[26]/q_reg/C
                         clock pessimism              0.128    10.811    
    SLICE_X61Y91         FDCE (Remov_fdce_C_CLR)     -0.092    10.719    CPU/id_pcplusone_reg/register[26]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.719    
                         arrival time                          11.668    
  -------------------------------------------------------------------
                         slack                                  0.950    

Slack (MET) :             0.963ns  (arrival time - required time)
  Source:                 CPU/dffe_blt/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[13]/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        1.132ns  (logic 0.231ns (20.414%)  route 0.901ns (79.586%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.679ns = ( 10.679 - 10.000 ) 
    Source Clock Delay      (SCD):    0.546ns = ( 10.546 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.789     9.626    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.044     9.670 r  q_reg_i_5/O
                         net (fo=1, routed)           0.220     9.889    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     9.982 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.564    10.546    CPU/dffe_blt/negClock
    SLICE_X49Y94         FDCE                                         r  CPU/dffe_blt/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDCE (Prop_fdce_C_Q)         0.141    10.687 f  CPU/dffe_blt/q_reg/Q
                         net (fo=1, routed)           0.224    10.910    CPU/aluResult_reg/register[28]/EX_isBLT
    SLICE_X50Y95         LUT6 (Prop_lut6_I5_O)        0.045    10.955 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.215    11.170    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X42Y95         LUT5 (Prop_lut5_I1_O)        0.045    11.215 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          0.463    11.677    CPU/id_pcplusone_reg/register[13]/clr_pipe
    SLICE_X55Y88         FDCE                                         f  CPU/id_pcplusone_reg/register[13]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.110     9.437    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.055     9.492 r  q_reg_i_5/O
                         net (fo=1, routed)           0.244     9.736    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.849 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.830    10.679    CPU/id_pcplusone_reg/register[13]/negClock
    SLICE_X55Y88         FDCE                                         r  CPU/id_pcplusone_reg/register[13]/q_reg/C
                         clock pessimism              0.128    10.807    
    SLICE_X55Y88         FDCE (Remov_fdce_C_CLR)     -0.092    10.715    CPU/id_pcplusone_reg/register[13]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.715    
                         arrival time                          11.677    
  -------------------------------------------------------------------
                         slack                                  0.963    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :           57  Failing Endpoints,  Worst Slack       -0.692ns,  Total Violation      -24.609ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.784ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.692ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[29]/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.956ns  (logic 3.818ns (29.470%)  route 9.138ns (70.530%))
  Logic Levels:           11  (LUT5=2 LUT6=9)
  Clock Path Skew:        2.752ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.422ns = ( 11.422 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.690    -0.850    ProcMem/clk_out1
    RAMB18_X0Y38         RAMB18E1                                     r  ProcMem/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.604 f  ProcMem/MemoryArray_reg/DOADO[0]
                         net (fo=4, routed)           1.236     2.840    CPU/aluResult_reg/register[2]/DOADO[0]
    SLICE_X14Y94         LUT6 (Prop_lut6_I3_O)        0.124     2.964 r  CPU/aluResult_reg/register[2]/q_i_3__68/O
                         net (fo=1, routed)           0.930     3.894    CPU/aluResult_reg/register[5]/q_reg_27
    SLICE_X28Y94         LUT6 (Prop_lut6_I1_O)        0.124     4.018 f  CPU/aluResult_reg/register[5]/q_i_1__260/O
                         net (fo=4, routed)           0.468     4.487    CPU/aluResult_reg/register[5]/button_press_1_reg[0]
    SLICE_X35Y94         LUT5 (Prop_lut5_I2_O)        0.124     4.611 f  CPU/aluResult_reg/register[5]/real_prod0__0_i_31/O
                         net (fo=4, routed)           1.185     5.796    CPU/ex_readRegA_reg/register[3]/q_i_14__6_0
    SLICE_X48Y94         LUT6 (Prop_lut6_I3_O)        0.124     5.920 f  CPU/ex_readRegA_reg/register[3]/q_i_45/O
                         net (fo=1, routed)           0.482     6.402    CPU/ex_mem_excep/register[1]/q_i_111_3
    SLICE_X49Y92         LUT6 (Prop_lut6_I5_O)        0.124     6.526 f  CPU/ex_mem_excep/register[1]/q_i_14__6/O
                         net (fo=3, routed)           0.847     7.373    CPU/aluResult_reg/register[1]/q_i_56_1
    SLICE_X48Y93         LUT6 (Prop_lut6_I1_O)        0.124     7.497 r  CPU/aluResult_reg/register[1]/q_i_111/O
                         net (fo=1, routed)           0.520     8.018    CPU/aluResult_reg/register[3]/q_i_18_0
    SLICE_X50Y93         LUT6 (Prop_lut6_I1_O)        0.124     8.142 f  CPU/aluResult_reg/register[3]/q_i_56/O
                         net (fo=1, routed)           0.466     8.607    CPU/aluResult_reg/register[9]/q_i_7__29
    SLICE_X50Y93         LUT6 (Prop_lut6_I1_O)        0.124     8.731 f  CPU/aluResult_reg/register[9]/q_i_18/O
                         net (fo=1, routed)           0.811     9.543    CPU/mem_lw/q_i_4__37
    SLICE_X50Y94         LUT6 (Prop_lut6_I2_O)        0.124     9.667 f  CPU/mem_lw/q_i_7__29/O
                         net (fo=1, routed)           0.426    10.093    CPU/aluResult_reg/register[28]/q_reg_6
    SLICE_X50Y95         LUT6 (Prop_lut6_I2_O)        0.124    10.217 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.505    10.721    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X42Y95         LUT5 (Prop_lut5_I1_O)        0.124    10.845 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          1.260    12.105    CPU/id_pcplusone_reg/register[29]/clr_pipe
    SLICE_X59Y93         FDCE                                         f  CPU/id_pcplusone_reg/register[29]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        2.040     9.020    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.120     9.140 r  q_reg_i_5/O
                         net (fo=1, routed)           0.517     9.656    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.259     9.915 r  q_reg_i_3__0/O
                         net (fo=426, routed)         1.506    11.422    CPU/id_pcplusone_reg/register[29]/negClock
    SLICE_X59Y93         FDCE                                         r  CPU/id_pcplusone_reg/register[29]/q_reg/C
                         clock pessimism              0.480    11.902    
                         clock uncertainty           -0.084    11.818    
    SLICE_X59Y93         FDCE (Recov_fdce_C_CLR)     -0.405    11.413    CPU/id_pcplusone_reg/register[29]/q_reg
  -------------------------------------------------------------------
                         required time                         11.413    
                         arrival time                         -12.106    
  -------------------------------------------------------------------
                         slack                                 -0.692    

Slack (VIOLATED) :        -0.662ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[21]/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.926ns  (logic 3.818ns (29.538%)  route 9.108ns (70.462%))
  Logic Levels:           11  (LUT5=2 LUT6=9)
  Clock Path Skew:        2.752ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.422ns = ( 11.422 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.690    -0.850    ProcMem/clk_out1
    RAMB18_X0Y38         RAMB18E1                                     r  ProcMem/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.604 f  ProcMem/MemoryArray_reg/DOADO[0]
                         net (fo=4, routed)           1.236     2.840    CPU/aluResult_reg/register[2]/DOADO[0]
    SLICE_X14Y94         LUT6 (Prop_lut6_I3_O)        0.124     2.964 r  CPU/aluResult_reg/register[2]/q_i_3__68/O
                         net (fo=1, routed)           0.930     3.894    CPU/aluResult_reg/register[5]/q_reg_27
    SLICE_X28Y94         LUT6 (Prop_lut6_I1_O)        0.124     4.018 f  CPU/aluResult_reg/register[5]/q_i_1__260/O
                         net (fo=4, routed)           0.468     4.487    CPU/aluResult_reg/register[5]/button_press_1_reg[0]
    SLICE_X35Y94         LUT5 (Prop_lut5_I2_O)        0.124     4.611 f  CPU/aluResult_reg/register[5]/real_prod0__0_i_31/O
                         net (fo=4, routed)           1.185     5.796    CPU/ex_readRegA_reg/register[3]/q_i_14__6_0
    SLICE_X48Y94         LUT6 (Prop_lut6_I3_O)        0.124     5.920 f  CPU/ex_readRegA_reg/register[3]/q_i_45/O
                         net (fo=1, routed)           0.482     6.402    CPU/ex_mem_excep/register[1]/q_i_111_3
    SLICE_X49Y92         LUT6 (Prop_lut6_I5_O)        0.124     6.526 f  CPU/ex_mem_excep/register[1]/q_i_14__6/O
                         net (fo=3, routed)           0.847     7.373    CPU/aluResult_reg/register[1]/q_i_56_1
    SLICE_X48Y93         LUT6 (Prop_lut6_I1_O)        0.124     7.497 r  CPU/aluResult_reg/register[1]/q_i_111/O
                         net (fo=1, routed)           0.520     8.018    CPU/aluResult_reg/register[3]/q_i_18_0
    SLICE_X50Y93         LUT6 (Prop_lut6_I1_O)        0.124     8.142 f  CPU/aluResult_reg/register[3]/q_i_56/O
                         net (fo=1, routed)           0.466     8.607    CPU/aluResult_reg/register[9]/q_i_7__29
    SLICE_X50Y93         LUT6 (Prop_lut6_I1_O)        0.124     8.731 f  CPU/aluResult_reg/register[9]/q_i_18/O
                         net (fo=1, routed)           0.811     9.543    CPU/mem_lw/q_i_4__37
    SLICE_X50Y94         LUT6 (Prop_lut6_I2_O)        0.124     9.667 f  CPU/mem_lw/q_i_7__29/O
                         net (fo=1, routed)           0.426    10.093    CPU/aluResult_reg/register[28]/q_reg_6
    SLICE_X50Y95         LUT6 (Prop_lut6_I2_O)        0.124    10.217 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.505    10.721    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X42Y95         LUT5 (Prop_lut5_I1_O)        0.124    10.845 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          1.230    12.076    CPU/id_pcplusone_reg/register[21]/clr_pipe
    SLICE_X59Y94         FDCE                                         f  CPU/id_pcplusone_reg/register[21]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        2.040     9.020    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.120     9.140 r  q_reg_i_5/O
                         net (fo=1, routed)           0.517     9.656    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.259     9.915 r  q_reg_i_3__0/O
                         net (fo=426, routed)         1.506    11.422    CPU/id_pcplusone_reg/register[21]/negClock
    SLICE_X59Y94         FDCE                                         r  CPU/id_pcplusone_reg/register[21]/q_reg/C
                         clock pessimism              0.480    11.902    
                         clock uncertainty           -0.084    11.818    
    SLICE_X59Y94         FDCE (Recov_fdce_C_CLR)     -0.405    11.413    CPU/id_pcplusone_reg/register[21]/q_reg
  -------------------------------------------------------------------
                         required time                         11.413    
                         arrival time                         -12.076    
  -------------------------------------------------------------------
                         slack                                 -0.662    

Slack (VIOLATED) :        -0.662ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[28]/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.926ns  (logic 3.818ns (29.538%)  route 9.108ns (70.462%))
  Logic Levels:           11  (LUT5=2 LUT6=9)
  Clock Path Skew:        2.752ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.422ns = ( 11.422 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.690    -0.850    ProcMem/clk_out1
    RAMB18_X0Y38         RAMB18E1                                     r  ProcMem/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.604 f  ProcMem/MemoryArray_reg/DOADO[0]
                         net (fo=4, routed)           1.236     2.840    CPU/aluResult_reg/register[2]/DOADO[0]
    SLICE_X14Y94         LUT6 (Prop_lut6_I3_O)        0.124     2.964 r  CPU/aluResult_reg/register[2]/q_i_3__68/O
                         net (fo=1, routed)           0.930     3.894    CPU/aluResult_reg/register[5]/q_reg_27
    SLICE_X28Y94         LUT6 (Prop_lut6_I1_O)        0.124     4.018 f  CPU/aluResult_reg/register[5]/q_i_1__260/O
                         net (fo=4, routed)           0.468     4.487    CPU/aluResult_reg/register[5]/button_press_1_reg[0]
    SLICE_X35Y94         LUT5 (Prop_lut5_I2_O)        0.124     4.611 f  CPU/aluResult_reg/register[5]/real_prod0__0_i_31/O
                         net (fo=4, routed)           1.185     5.796    CPU/ex_readRegA_reg/register[3]/q_i_14__6_0
    SLICE_X48Y94         LUT6 (Prop_lut6_I3_O)        0.124     5.920 f  CPU/ex_readRegA_reg/register[3]/q_i_45/O
                         net (fo=1, routed)           0.482     6.402    CPU/ex_mem_excep/register[1]/q_i_111_3
    SLICE_X49Y92         LUT6 (Prop_lut6_I5_O)        0.124     6.526 f  CPU/ex_mem_excep/register[1]/q_i_14__6/O
                         net (fo=3, routed)           0.847     7.373    CPU/aluResult_reg/register[1]/q_i_56_1
    SLICE_X48Y93         LUT6 (Prop_lut6_I1_O)        0.124     7.497 r  CPU/aluResult_reg/register[1]/q_i_111/O
                         net (fo=1, routed)           0.520     8.018    CPU/aluResult_reg/register[3]/q_i_18_0
    SLICE_X50Y93         LUT6 (Prop_lut6_I1_O)        0.124     8.142 f  CPU/aluResult_reg/register[3]/q_i_56/O
                         net (fo=1, routed)           0.466     8.607    CPU/aluResult_reg/register[9]/q_i_7__29
    SLICE_X50Y93         LUT6 (Prop_lut6_I1_O)        0.124     8.731 f  CPU/aluResult_reg/register[9]/q_i_18/O
                         net (fo=1, routed)           0.811     9.543    CPU/mem_lw/q_i_4__37
    SLICE_X50Y94         LUT6 (Prop_lut6_I2_O)        0.124     9.667 f  CPU/mem_lw/q_i_7__29/O
                         net (fo=1, routed)           0.426    10.093    CPU/aluResult_reg/register[28]/q_reg_6
    SLICE_X50Y95         LUT6 (Prop_lut6_I2_O)        0.124    10.217 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.505    10.721    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X42Y95         LUT5 (Prop_lut5_I1_O)        0.124    10.845 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          1.230    12.076    CPU/id_pcplusone_reg/register[28]/clr_pipe
    SLICE_X59Y94         FDCE                                         f  CPU/id_pcplusone_reg/register[28]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        2.040     9.020    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.120     9.140 r  q_reg_i_5/O
                         net (fo=1, routed)           0.517     9.656    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.259     9.915 r  q_reg_i_3__0/O
                         net (fo=426, routed)         1.506    11.422    CPU/id_pcplusone_reg/register[28]/negClock
    SLICE_X59Y94         FDCE                                         r  CPU/id_pcplusone_reg/register[28]/q_reg/C
                         clock pessimism              0.480    11.902    
                         clock uncertainty           -0.084    11.818    
    SLICE_X59Y94         FDCE (Recov_fdce_C_CLR)     -0.405    11.413    CPU/id_pcplusone_reg/register[28]/q_reg
  -------------------------------------------------------------------
                         required time                         11.413    
                         arrival time                         -12.076    
  -------------------------------------------------------------------
                         slack                                 -0.662    

Slack (VIOLATED) :        -0.654ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[16]/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.003ns  (logic 3.818ns (29.363%)  route 9.185ns (70.637%))
  Logic Levels:           11  (LUT5=2 LUT6=9)
  Clock Path Skew:        2.751ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.421ns = ( 11.421 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.690    -0.850    ProcMem/clk_out1
    RAMB18_X0Y38         RAMB18E1                                     r  ProcMem/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.604 f  ProcMem/MemoryArray_reg/DOADO[0]
                         net (fo=4, routed)           1.236     2.840    CPU/aluResult_reg/register[2]/DOADO[0]
    SLICE_X14Y94         LUT6 (Prop_lut6_I3_O)        0.124     2.964 r  CPU/aluResult_reg/register[2]/q_i_3__68/O
                         net (fo=1, routed)           0.930     3.894    CPU/aluResult_reg/register[5]/q_reg_27
    SLICE_X28Y94         LUT6 (Prop_lut6_I1_O)        0.124     4.018 f  CPU/aluResult_reg/register[5]/q_i_1__260/O
                         net (fo=4, routed)           0.468     4.487    CPU/aluResult_reg/register[5]/button_press_1_reg[0]
    SLICE_X35Y94         LUT5 (Prop_lut5_I2_O)        0.124     4.611 f  CPU/aluResult_reg/register[5]/real_prod0__0_i_31/O
                         net (fo=4, routed)           1.185     5.796    CPU/ex_readRegA_reg/register[3]/q_i_14__6_0
    SLICE_X48Y94         LUT6 (Prop_lut6_I3_O)        0.124     5.920 f  CPU/ex_readRegA_reg/register[3]/q_i_45/O
                         net (fo=1, routed)           0.482     6.402    CPU/ex_mem_excep/register[1]/q_i_111_3
    SLICE_X49Y92         LUT6 (Prop_lut6_I5_O)        0.124     6.526 f  CPU/ex_mem_excep/register[1]/q_i_14__6/O
                         net (fo=3, routed)           0.847     7.373    CPU/aluResult_reg/register[1]/q_i_56_1
    SLICE_X48Y93         LUT6 (Prop_lut6_I1_O)        0.124     7.497 r  CPU/aluResult_reg/register[1]/q_i_111/O
                         net (fo=1, routed)           0.520     8.018    CPU/aluResult_reg/register[3]/q_i_18_0
    SLICE_X50Y93         LUT6 (Prop_lut6_I1_O)        0.124     8.142 f  CPU/aluResult_reg/register[3]/q_i_56/O
                         net (fo=1, routed)           0.466     8.607    CPU/aluResult_reg/register[9]/q_i_7__29
    SLICE_X50Y93         LUT6 (Prop_lut6_I1_O)        0.124     8.731 f  CPU/aluResult_reg/register[9]/q_i_18/O
                         net (fo=1, routed)           0.811     9.543    CPU/mem_lw/q_i_4__37
    SLICE_X50Y94         LUT6 (Prop_lut6_I2_O)        0.124     9.667 f  CPU/mem_lw/q_i_7__29/O
                         net (fo=1, routed)           0.426    10.093    CPU/aluResult_reg/register[28]/q_reg_6
    SLICE_X50Y95         LUT6 (Prop_lut6_I2_O)        0.124    10.217 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.505    10.721    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X42Y95         LUT5 (Prop_lut5_I1_O)        0.124    10.845 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          1.307    12.152    CPU/id_pcplusone_reg/register[16]/clr_pipe
    SLICE_X58Y91         FDCE                                         f  CPU/id_pcplusone_reg/register[16]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        2.040     9.020    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.120     9.140 r  q_reg_i_5/O
                         net (fo=1, routed)           0.517     9.656    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.259     9.915 r  q_reg_i_3__0/O
                         net (fo=426, routed)         1.505    11.421    CPU/id_pcplusone_reg/register[16]/negClock
    SLICE_X58Y91         FDCE                                         r  CPU/id_pcplusone_reg/register[16]/q_reg/C
                         clock pessimism              0.480    11.901    
                         clock uncertainty           -0.084    11.817    
    SLICE_X58Y91         FDCE (Recov_fdce_C_CLR)     -0.319    11.498    CPU/id_pcplusone_reg/register[16]/q_reg
  -------------------------------------------------------------------
                         required time                         11.498    
                         arrival time                         -12.152    
  -------------------------------------------------------------------
                         slack                                 -0.654    

Slack (VIOLATED) :        -0.654ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[17]/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.003ns  (logic 3.818ns (29.363%)  route 9.185ns (70.637%))
  Logic Levels:           11  (LUT5=2 LUT6=9)
  Clock Path Skew:        2.751ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.421ns = ( 11.421 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.690    -0.850    ProcMem/clk_out1
    RAMB18_X0Y38         RAMB18E1                                     r  ProcMem/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.604 f  ProcMem/MemoryArray_reg/DOADO[0]
                         net (fo=4, routed)           1.236     2.840    CPU/aluResult_reg/register[2]/DOADO[0]
    SLICE_X14Y94         LUT6 (Prop_lut6_I3_O)        0.124     2.964 r  CPU/aluResult_reg/register[2]/q_i_3__68/O
                         net (fo=1, routed)           0.930     3.894    CPU/aluResult_reg/register[5]/q_reg_27
    SLICE_X28Y94         LUT6 (Prop_lut6_I1_O)        0.124     4.018 f  CPU/aluResult_reg/register[5]/q_i_1__260/O
                         net (fo=4, routed)           0.468     4.487    CPU/aluResult_reg/register[5]/button_press_1_reg[0]
    SLICE_X35Y94         LUT5 (Prop_lut5_I2_O)        0.124     4.611 f  CPU/aluResult_reg/register[5]/real_prod0__0_i_31/O
                         net (fo=4, routed)           1.185     5.796    CPU/ex_readRegA_reg/register[3]/q_i_14__6_0
    SLICE_X48Y94         LUT6 (Prop_lut6_I3_O)        0.124     5.920 f  CPU/ex_readRegA_reg/register[3]/q_i_45/O
                         net (fo=1, routed)           0.482     6.402    CPU/ex_mem_excep/register[1]/q_i_111_3
    SLICE_X49Y92         LUT6 (Prop_lut6_I5_O)        0.124     6.526 f  CPU/ex_mem_excep/register[1]/q_i_14__6/O
                         net (fo=3, routed)           0.847     7.373    CPU/aluResult_reg/register[1]/q_i_56_1
    SLICE_X48Y93         LUT6 (Prop_lut6_I1_O)        0.124     7.497 r  CPU/aluResult_reg/register[1]/q_i_111/O
                         net (fo=1, routed)           0.520     8.018    CPU/aluResult_reg/register[3]/q_i_18_0
    SLICE_X50Y93         LUT6 (Prop_lut6_I1_O)        0.124     8.142 f  CPU/aluResult_reg/register[3]/q_i_56/O
                         net (fo=1, routed)           0.466     8.607    CPU/aluResult_reg/register[9]/q_i_7__29
    SLICE_X50Y93         LUT6 (Prop_lut6_I1_O)        0.124     8.731 f  CPU/aluResult_reg/register[9]/q_i_18/O
                         net (fo=1, routed)           0.811     9.543    CPU/mem_lw/q_i_4__37
    SLICE_X50Y94         LUT6 (Prop_lut6_I2_O)        0.124     9.667 f  CPU/mem_lw/q_i_7__29/O
                         net (fo=1, routed)           0.426    10.093    CPU/aluResult_reg/register[28]/q_reg_6
    SLICE_X50Y95         LUT6 (Prop_lut6_I2_O)        0.124    10.217 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.505    10.721    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X42Y95         LUT5 (Prop_lut5_I1_O)        0.124    10.845 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          1.307    12.152    CPU/id_pcplusone_reg/register[17]/clr_pipe
    SLICE_X58Y91         FDCE                                         f  CPU/id_pcplusone_reg/register[17]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        2.040     9.020    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.120     9.140 r  q_reg_i_5/O
                         net (fo=1, routed)           0.517     9.656    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.259     9.915 r  q_reg_i_3__0/O
                         net (fo=426, routed)         1.505    11.421    CPU/id_pcplusone_reg/register[17]/negClock
    SLICE_X58Y91         FDCE                                         r  CPU/id_pcplusone_reg/register[17]/q_reg/C
                         clock pessimism              0.480    11.901    
                         clock uncertainty           -0.084    11.817    
    SLICE_X58Y91         FDCE (Recov_fdce_C_CLR)     -0.319    11.498    CPU/id_pcplusone_reg/register[17]/q_reg
  -------------------------------------------------------------------
                         required time                         11.498    
                         arrival time                         -12.152    
  -------------------------------------------------------------------
                         slack                                 -0.654    

Slack (VIOLATED) :        -0.654ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[18]/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.003ns  (logic 3.818ns (29.363%)  route 9.185ns (70.637%))
  Logic Levels:           11  (LUT5=2 LUT6=9)
  Clock Path Skew:        2.751ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.421ns = ( 11.421 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.690    -0.850    ProcMem/clk_out1
    RAMB18_X0Y38         RAMB18E1                                     r  ProcMem/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.604 f  ProcMem/MemoryArray_reg/DOADO[0]
                         net (fo=4, routed)           1.236     2.840    CPU/aluResult_reg/register[2]/DOADO[0]
    SLICE_X14Y94         LUT6 (Prop_lut6_I3_O)        0.124     2.964 r  CPU/aluResult_reg/register[2]/q_i_3__68/O
                         net (fo=1, routed)           0.930     3.894    CPU/aluResult_reg/register[5]/q_reg_27
    SLICE_X28Y94         LUT6 (Prop_lut6_I1_O)        0.124     4.018 f  CPU/aluResult_reg/register[5]/q_i_1__260/O
                         net (fo=4, routed)           0.468     4.487    CPU/aluResult_reg/register[5]/button_press_1_reg[0]
    SLICE_X35Y94         LUT5 (Prop_lut5_I2_O)        0.124     4.611 f  CPU/aluResult_reg/register[5]/real_prod0__0_i_31/O
                         net (fo=4, routed)           1.185     5.796    CPU/ex_readRegA_reg/register[3]/q_i_14__6_0
    SLICE_X48Y94         LUT6 (Prop_lut6_I3_O)        0.124     5.920 f  CPU/ex_readRegA_reg/register[3]/q_i_45/O
                         net (fo=1, routed)           0.482     6.402    CPU/ex_mem_excep/register[1]/q_i_111_3
    SLICE_X49Y92         LUT6 (Prop_lut6_I5_O)        0.124     6.526 f  CPU/ex_mem_excep/register[1]/q_i_14__6/O
                         net (fo=3, routed)           0.847     7.373    CPU/aluResult_reg/register[1]/q_i_56_1
    SLICE_X48Y93         LUT6 (Prop_lut6_I1_O)        0.124     7.497 r  CPU/aluResult_reg/register[1]/q_i_111/O
                         net (fo=1, routed)           0.520     8.018    CPU/aluResult_reg/register[3]/q_i_18_0
    SLICE_X50Y93         LUT6 (Prop_lut6_I1_O)        0.124     8.142 f  CPU/aluResult_reg/register[3]/q_i_56/O
                         net (fo=1, routed)           0.466     8.607    CPU/aluResult_reg/register[9]/q_i_7__29
    SLICE_X50Y93         LUT6 (Prop_lut6_I1_O)        0.124     8.731 f  CPU/aluResult_reg/register[9]/q_i_18/O
                         net (fo=1, routed)           0.811     9.543    CPU/mem_lw/q_i_4__37
    SLICE_X50Y94         LUT6 (Prop_lut6_I2_O)        0.124     9.667 f  CPU/mem_lw/q_i_7__29/O
                         net (fo=1, routed)           0.426    10.093    CPU/aluResult_reg/register[28]/q_reg_6
    SLICE_X50Y95         LUT6 (Prop_lut6_I2_O)        0.124    10.217 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.505    10.721    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X42Y95         LUT5 (Prop_lut5_I1_O)        0.124    10.845 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          1.307    12.152    CPU/id_pcplusone_reg/register[18]/clr_pipe
    SLICE_X58Y91         FDCE                                         f  CPU/id_pcplusone_reg/register[18]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        2.040     9.020    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.120     9.140 r  q_reg_i_5/O
                         net (fo=1, routed)           0.517     9.656    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.259     9.915 r  q_reg_i_3__0/O
                         net (fo=426, routed)         1.505    11.421    CPU/id_pcplusone_reg/register[18]/negClock
    SLICE_X58Y91         FDCE                                         r  CPU/id_pcplusone_reg/register[18]/q_reg/C
                         clock pessimism              0.480    11.901    
                         clock uncertainty           -0.084    11.817    
    SLICE_X58Y91         FDCE (Recov_fdce_C_CLR)     -0.319    11.498    CPU/id_pcplusone_reg/register[18]/q_reg
  -------------------------------------------------------------------
                         required time                         11.498    
                         arrival time                         -12.152    
  -------------------------------------------------------------------
                         slack                                 -0.654    

Slack (VIOLATED) :        -0.627ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[13]/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.883ns  (logic 3.818ns (29.636%)  route 9.065ns (70.364%))
  Logic Levels:           11  (LUT5=2 LUT6=9)
  Clock Path Skew:        2.744ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.414ns = ( 11.414 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.690    -0.850    ProcMem/clk_out1
    RAMB18_X0Y38         RAMB18E1                                     r  ProcMem/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.604 f  ProcMem/MemoryArray_reg/DOADO[0]
                         net (fo=4, routed)           1.236     2.840    CPU/aluResult_reg/register[2]/DOADO[0]
    SLICE_X14Y94         LUT6 (Prop_lut6_I3_O)        0.124     2.964 r  CPU/aluResult_reg/register[2]/q_i_3__68/O
                         net (fo=1, routed)           0.930     3.894    CPU/aluResult_reg/register[5]/q_reg_27
    SLICE_X28Y94         LUT6 (Prop_lut6_I1_O)        0.124     4.018 f  CPU/aluResult_reg/register[5]/q_i_1__260/O
                         net (fo=4, routed)           0.468     4.487    CPU/aluResult_reg/register[5]/button_press_1_reg[0]
    SLICE_X35Y94         LUT5 (Prop_lut5_I2_O)        0.124     4.611 f  CPU/aluResult_reg/register[5]/real_prod0__0_i_31/O
                         net (fo=4, routed)           1.185     5.796    CPU/ex_readRegA_reg/register[3]/q_i_14__6_0
    SLICE_X48Y94         LUT6 (Prop_lut6_I3_O)        0.124     5.920 f  CPU/ex_readRegA_reg/register[3]/q_i_45/O
                         net (fo=1, routed)           0.482     6.402    CPU/ex_mem_excep/register[1]/q_i_111_3
    SLICE_X49Y92         LUT6 (Prop_lut6_I5_O)        0.124     6.526 f  CPU/ex_mem_excep/register[1]/q_i_14__6/O
                         net (fo=3, routed)           0.847     7.373    CPU/aluResult_reg/register[1]/q_i_56_1
    SLICE_X48Y93         LUT6 (Prop_lut6_I1_O)        0.124     7.497 r  CPU/aluResult_reg/register[1]/q_i_111/O
                         net (fo=1, routed)           0.520     8.018    CPU/aluResult_reg/register[3]/q_i_18_0
    SLICE_X50Y93         LUT6 (Prop_lut6_I1_O)        0.124     8.142 f  CPU/aluResult_reg/register[3]/q_i_56/O
                         net (fo=1, routed)           0.466     8.607    CPU/aluResult_reg/register[9]/q_i_7__29
    SLICE_X50Y93         LUT6 (Prop_lut6_I1_O)        0.124     8.731 f  CPU/aluResult_reg/register[9]/q_i_18/O
                         net (fo=1, routed)           0.811     9.543    CPU/mem_lw/q_i_4__37
    SLICE_X50Y94         LUT6 (Prop_lut6_I2_O)        0.124     9.667 f  CPU/mem_lw/q_i_7__29/O
                         net (fo=1, routed)           0.426    10.093    CPU/aluResult_reg/register[28]/q_reg_6
    SLICE_X50Y95         LUT6 (Prop_lut6_I2_O)        0.124    10.217 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.505    10.721    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X42Y95         LUT5 (Prop_lut5_I1_O)        0.124    10.845 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          1.188    12.033    CPU/id_pcplusone_reg/register[13]/clr_pipe
    SLICE_X55Y88         FDCE                                         f  CPU/id_pcplusone_reg/register[13]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        2.040     9.020    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.120     9.140 r  q_reg_i_5/O
                         net (fo=1, routed)           0.517     9.656    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.259     9.915 r  q_reg_i_3__0/O
                         net (fo=426, routed)         1.498    11.414    CPU/id_pcplusone_reg/register[13]/negClock
    SLICE_X55Y88         FDCE                                         r  CPU/id_pcplusone_reg/register[13]/q_reg/C
                         clock pessimism              0.480    11.894    
                         clock uncertainty           -0.084    11.810    
    SLICE_X55Y88         FDCE (Recov_fdce_C_CLR)     -0.405    11.405    CPU/id_pcplusone_reg/register[13]/q_reg
  -------------------------------------------------------------------
                         required time                         11.405    
                         arrival time                         -12.033    
  -------------------------------------------------------------------
                         slack                                 -0.627    

Slack (VIOLATED) :        -0.594ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/IF_latch/register[0]/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.864ns  (logic 3.818ns (29.680%)  route 9.046ns (70.320%))
  Logic Levels:           11  (LUT5=2 LUT6=9)
  Clock Path Skew:        2.758ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.428ns = ( 11.428 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.690    -0.850    ProcMem/clk_out1
    RAMB18_X0Y38         RAMB18E1                                     r  ProcMem/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.604 f  ProcMem/MemoryArray_reg/DOADO[0]
                         net (fo=4, routed)           1.236     2.840    CPU/aluResult_reg/register[2]/DOADO[0]
    SLICE_X14Y94         LUT6 (Prop_lut6_I3_O)        0.124     2.964 r  CPU/aluResult_reg/register[2]/q_i_3__68/O
                         net (fo=1, routed)           0.930     3.894    CPU/aluResult_reg/register[5]/q_reg_27
    SLICE_X28Y94         LUT6 (Prop_lut6_I1_O)        0.124     4.018 f  CPU/aluResult_reg/register[5]/q_i_1__260/O
                         net (fo=4, routed)           0.468     4.487    CPU/aluResult_reg/register[5]/button_press_1_reg[0]
    SLICE_X35Y94         LUT5 (Prop_lut5_I2_O)        0.124     4.611 f  CPU/aluResult_reg/register[5]/real_prod0__0_i_31/O
                         net (fo=4, routed)           1.185     5.796    CPU/ex_readRegA_reg/register[3]/q_i_14__6_0
    SLICE_X48Y94         LUT6 (Prop_lut6_I3_O)        0.124     5.920 f  CPU/ex_readRegA_reg/register[3]/q_i_45/O
                         net (fo=1, routed)           0.482     6.402    CPU/ex_mem_excep/register[1]/q_i_111_3
    SLICE_X49Y92         LUT6 (Prop_lut6_I5_O)        0.124     6.526 f  CPU/ex_mem_excep/register[1]/q_i_14__6/O
                         net (fo=3, routed)           0.847     7.373    CPU/aluResult_reg/register[1]/q_i_56_1
    SLICE_X48Y93         LUT6 (Prop_lut6_I1_O)        0.124     7.497 r  CPU/aluResult_reg/register[1]/q_i_111/O
                         net (fo=1, routed)           0.520     8.018    CPU/aluResult_reg/register[3]/q_i_18_0
    SLICE_X50Y93         LUT6 (Prop_lut6_I1_O)        0.124     8.142 f  CPU/aluResult_reg/register[3]/q_i_56/O
                         net (fo=1, routed)           0.466     8.607    CPU/aluResult_reg/register[9]/q_i_7__29
    SLICE_X50Y93         LUT6 (Prop_lut6_I1_O)        0.124     8.731 f  CPU/aluResult_reg/register[9]/q_i_18/O
                         net (fo=1, routed)           0.811     9.543    CPU/mem_lw/q_i_4__37
    SLICE_X50Y94         LUT6 (Prop_lut6_I2_O)        0.124     9.667 f  CPU/mem_lw/q_i_7__29/O
                         net (fo=1, routed)           0.426    10.093    CPU/aluResult_reg/register[28]/q_reg_6
    SLICE_X50Y95         LUT6 (Prop_lut6_I2_O)        0.124    10.217 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.505    10.721    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X42Y95         LUT5 (Prop_lut5_I1_O)        0.124    10.845 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          1.169    12.014    CPU/IF_latch/register[0]/clr_pipe
    SLICE_X33Y85         FDCE                                         f  CPU/IF_latch/register[0]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        2.040     9.020    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.120     9.140 r  q_reg_i_5/O
                         net (fo=1, routed)           0.517     9.656    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.259     9.915 r  q_reg_i_3__0/O
                         net (fo=426, routed)         1.512    11.428    CPU/IF_latch/register[0]/negClock
    SLICE_X33Y85         FDCE                                         r  CPU/IF_latch/register[0]/q_reg/C
                         clock pessimism              0.480    11.908    
                         clock uncertainty           -0.084    11.824    
    SLICE_X33Y85         FDCE (Recov_fdce_C_CLR)     -0.405    11.419    CPU/IF_latch/register[0]/q_reg
  -------------------------------------------------------------------
                         required time                         11.419    
                         arrival time                         -12.014    
  -------------------------------------------------------------------
                         slack                                 -0.594    

Slack (VIOLATED) :        -0.594ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/IF_latch/register[2]/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.864ns  (logic 3.818ns (29.680%)  route 9.046ns (70.320%))
  Logic Levels:           11  (LUT5=2 LUT6=9)
  Clock Path Skew:        2.758ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.428ns = ( 11.428 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.690    -0.850    ProcMem/clk_out1
    RAMB18_X0Y38         RAMB18E1                                     r  ProcMem/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.604 f  ProcMem/MemoryArray_reg/DOADO[0]
                         net (fo=4, routed)           1.236     2.840    CPU/aluResult_reg/register[2]/DOADO[0]
    SLICE_X14Y94         LUT6 (Prop_lut6_I3_O)        0.124     2.964 r  CPU/aluResult_reg/register[2]/q_i_3__68/O
                         net (fo=1, routed)           0.930     3.894    CPU/aluResult_reg/register[5]/q_reg_27
    SLICE_X28Y94         LUT6 (Prop_lut6_I1_O)        0.124     4.018 f  CPU/aluResult_reg/register[5]/q_i_1__260/O
                         net (fo=4, routed)           0.468     4.487    CPU/aluResult_reg/register[5]/button_press_1_reg[0]
    SLICE_X35Y94         LUT5 (Prop_lut5_I2_O)        0.124     4.611 f  CPU/aluResult_reg/register[5]/real_prod0__0_i_31/O
                         net (fo=4, routed)           1.185     5.796    CPU/ex_readRegA_reg/register[3]/q_i_14__6_0
    SLICE_X48Y94         LUT6 (Prop_lut6_I3_O)        0.124     5.920 f  CPU/ex_readRegA_reg/register[3]/q_i_45/O
                         net (fo=1, routed)           0.482     6.402    CPU/ex_mem_excep/register[1]/q_i_111_3
    SLICE_X49Y92         LUT6 (Prop_lut6_I5_O)        0.124     6.526 f  CPU/ex_mem_excep/register[1]/q_i_14__6/O
                         net (fo=3, routed)           0.847     7.373    CPU/aluResult_reg/register[1]/q_i_56_1
    SLICE_X48Y93         LUT6 (Prop_lut6_I1_O)        0.124     7.497 r  CPU/aluResult_reg/register[1]/q_i_111/O
                         net (fo=1, routed)           0.520     8.018    CPU/aluResult_reg/register[3]/q_i_18_0
    SLICE_X50Y93         LUT6 (Prop_lut6_I1_O)        0.124     8.142 f  CPU/aluResult_reg/register[3]/q_i_56/O
                         net (fo=1, routed)           0.466     8.607    CPU/aluResult_reg/register[9]/q_i_7__29
    SLICE_X50Y93         LUT6 (Prop_lut6_I1_O)        0.124     8.731 f  CPU/aluResult_reg/register[9]/q_i_18/O
                         net (fo=1, routed)           0.811     9.543    CPU/mem_lw/q_i_4__37
    SLICE_X50Y94         LUT6 (Prop_lut6_I2_O)        0.124     9.667 f  CPU/mem_lw/q_i_7__29/O
                         net (fo=1, routed)           0.426    10.093    CPU/aluResult_reg/register[28]/q_reg_6
    SLICE_X50Y95         LUT6 (Prop_lut6_I2_O)        0.124    10.217 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.505    10.721    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X42Y95         LUT5 (Prop_lut5_I1_O)        0.124    10.845 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          1.169    12.014    CPU/IF_latch/register[2]/clr_pipe
    SLICE_X33Y85         FDCE                                         f  CPU/IF_latch/register[2]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        2.040     9.020    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.120     9.140 r  q_reg_i_5/O
                         net (fo=1, routed)           0.517     9.656    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.259     9.915 r  q_reg_i_3__0/O
                         net (fo=426, routed)         1.512    11.428    CPU/IF_latch/register[2]/negClock
    SLICE_X33Y85         FDCE                                         r  CPU/IF_latch/register[2]/q_reg/C
                         clock pessimism              0.480    11.908    
                         clock uncertainty           -0.084    11.824    
    SLICE_X33Y85         FDCE (Recov_fdce_C_CLR)     -0.405    11.419    CPU/IF_latch/register[2]/q_reg
  -------------------------------------------------------------------
                         required time                         11.419    
                         arrival time                         -12.014    
  -------------------------------------------------------------------
                         slack                                 -0.594    

Slack (VIOLATED) :        -0.594ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/IF_latch/register[4]/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.864ns  (logic 3.818ns (29.680%)  route 9.046ns (70.320%))
  Logic Levels:           11  (LUT5=2 LUT6=9)
  Clock Path Skew:        2.758ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.428ns = ( 11.428 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.690    -0.850    ProcMem/clk_out1
    RAMB18_X0Y38         RAMB18E1                                     r  ProcMem/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.604 f  ProcMem/MemoryArray_reg/DOADO[0]
                         net (fo=4, routed)           1.236     2.840    CPU/aluResult_reg/register[2]/DOADO[0]
    SLICE_X14Y94         LUT6 (Prop_lut6_I3_O)        0.124     2.964 r  CPU/aluResult_reg/register[2]/q_i_3__68/O
                         net (fo=1, routed)           0.930     3.894    CPU/aluResult_reg/register[5]/q_reg_27
    SLICE_X28Y94         LUT6 (Prop_lut6_I1_O)        0.124     4.018 f  CPU/aluResult_reg/register[5]/q_i_1__260/O
                         net (fo=4, routed)           0.468     4.487    CPU/aluResult_reg/register[5]/button_press_1_reg[0]
    SLICE_X35Y94         LUT5 (Prop_lut5_I2_O)        0.124     4.611 f  CPU/aluResult_reg/register[5]/real_prod0__0_i_31/O
                         net (fo=4, routed)           1.185     5.796    CPU/ex_readRegA_reg/register[3]/q_i_14__6_0
    SLICE_X48Y94         LUT6 (Prop_lut6_I3_O)        0.124     5.920 f  CPU/ex_readRegA_reg/register[3]/q_i_45/O
                         net (fo=1, routed)           0.482     6.402    CPU/ex_mem_excep/register[1]/q_i_111_3
    SLICE_X49Y92         LUT6 (Prop_lut6_I5_O)        0.124     6.526 f  CPU/ex_mem_excep/register[1]/q_i_14__6/O
                         net (fo=3, routed)           0.847     7.373    CPU/aluResult_reg/register[1]/q_i_56_1
    SLICE_X48Y93         LUT6 (Prop_lut6_I1_O)        0.124     7.497 r  CPU/aluResult_reg/register[1]/q_i_111/O
                         net (fo=1, routed)           0.520     8.018    CPU/aluResult_reg/register[3]/q_i_18_0
    SLICE_X50Y93         LUT6 (Prop_lut6_I1_O)        0.124     8.142 f  CPU/aluResult_reg/register[3]/q_i_56/O
                         net (fo=1, routed)           0.466     8.607    CPU/aluResult_reg/register[9]/q_i_7__29
    SLICE_X50Y93         LUT6 (Prop_lut6_I1_O)        0.124     8.731 f  CPU/aluResult_reg/register[9]/q_i_18/O
                         net (fo=1, routed)           0.811     9.543    CPU/mem_lw/q_i_4__37
    SLICE_X50Y94         LUT6 (Prop_lut6_I2_O)        0.124     9.667 f  CPU/mem_lw/q_i_7__29/O
                         net (fo=1, routed)           0.426    10.093    CPU/aluResult_reg/register[28]/q_reg_6
    SLICE_X50Y95         LUT6 (Prop_lut6_I2_O)        0.124    10.217 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.505    10.721    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X42Y95         LUT5 (Prop_lut5_I1_O)        0.124    10.845 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          1.169    12.014    CPU/IF_latch/register[4]/clr_pipe
    SLICE_X33Y85         FDCE                                         f  CPU/IF_latch/register[4]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        2.040     9.020    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.120     9.140 r  q_reg_i_5/O
                         net (fo=1, routed)           0.517     9.656    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.259     9.915 r  q_reg_i_3__0/O
                         net (fo=426, routed)         1.512    11.428    CPU/IF_latch/register[4]/negClock
    SLICE_X33Y85         FDCE                                         r  CPU/IF_latch/register[4]/q_reg/C
                         clock pessimism              0.480    11.908    
                         clock uncertainty           -0.084    11.824    
    SLICE_X33Y85         FDCE (Recov_fdce_C_CLR)     -0.405    11.419    CPU/IF_latch/register[4]/q_reg
  -------------------------------------------------------------------
                         required time                         11.419    
                         arrival time                         -12.014    
  -------------------------------------------------------------------
                         slack                                 -0.594    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.784ns  (arrival time - required time)
  Source:                 CPU/dffe_blt/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[5]/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        0.839ns  (logic 0.231ns (27.528%)  route 0.608ns (72.472%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.685ns = ( 10.685 - 10.000 ) 
    Source Clock Delay      (SCD):    0.546ns = ( 10.546 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.789     9.626    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.044     9.670 r  q_reg_i_5/O
                         net (fo=1, routed)           0.220     9.889    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     9.982 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.564    10.546    CPU/dffe_blt/negClock
    SLICE_X49Y94         FDCE                                         r  CPU/dffe_blt/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDCE (Prop_fdce_C_Q)         0.141    10.687 f  CPU/dffe_blt/q_reg/Q
                         net (fo=1, routed)           0.224    10.910    CPU/aluResult_reg/register[28]/EX_isBLT
    SLICE_X50Y95         LUT6 (Prop_lut6_I5_O)        0.045    10.955 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.215    11.170    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X42Y95         LUT5 (Prop_lut5_I1_O)        0.045    11.215 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          0.170    11.385    CPU/id_pcplusone_reg/register[5]/clr_pipe
    SLICE_X42Y94         FDCE                                         f  CPU/id_pcplusone_reg/register[5]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.110     9.437    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.055     9.492 r  q_reg_i_5/O
                         net (fo=1, routed)           0.244     9.736    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.849 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.836    10.685    CPU/id_pcplusone_reg/register[5]/negClock
    SLICE_X42Y94         FDCE                                         r  CPU/id_pcplusone_reg/register[5]/q_reg/C
                         clock pessimism             -0.101    10.584    
                         clock uncertainty            0.084    10.667    
    SLICE_X42Y94         FDCE (Remov_fdce_C_CLR)     -0.067    10.600    CPU/id_pcplusone_reg/register[5]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.600    
                         arrival time                          11.385    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.813ns  (arrival time - required time)
  Source:                 CPU/dffe_blt/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[8]/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        1.091ns  (logic 0.231ns (21.170%)  route 0.860ns (78.830%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.680ns = ( 10.680 - 10.000 ) 
    Source Clock Delay      (SCD):    0.546ns = ( 10.546 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.789     9.626    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.044     9.670 r  q_reg_i_5/O
                         net (fo=1, routed)           0.220     9.889    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     9.982 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.564    10.546    CPU/dffe_blt/negClock
    SLICE_X49Y94         FDCE                                         r  CPU/dffe_blt/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDCE (Prop_fdce_C_Q)         0.141    10.687 f  CPU/dffe_blt/q_reg/Q
                         net (fo=1, routed)           0.224    10.910    CPU/aluResult_reg/register[28]/EX_isBLT
    SLICE_X50Y95         LUT6 (Prop_lut6_I5_O)        0.045    10.955 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.215    11.170    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X42Y95         LUT5 (Prop_lut5_I1_O)        0.045    11.215 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          0.422    11.637    CPU/id_pcplusone_reg/register[8]/clr_pipe
    SLICE_X54Y92         FDCE                                         f  CPU/id_pcplusone_reg/register[8]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.110     9.437    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.055     9.492 r  q_reg_i_5/O
                         net (fo=1, routed)           0.244     9.736    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.849 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.831    10.680    CPU/id_pcplusone_reg/register[8]/negClock
    SLICE_X54Y92         FDCE                                         r  CPU/id_pcplusone_reg/register[8]/q_reg/C
                         clock pessimism              0.128    10.808    
                         clock uncertainty            0.084    10.891    
    SLICE_X54Y92         FDCE (Remov_fdce_C_CLR)     -0.067    10.824    CPU/id_pcplusone_reg/register[8]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.824    
                         arrival time                          11.637    
  -------------------------------------------------------------------
                         slack                                  0.813    

Slack (MET) :             0.831ns  (arrival time - required time)
  Source:                 CPU/dffe_blt/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[10]/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        1.105ns  (logic 0.231ns (20.901%)  route 0.874ns (79.099%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.676ns = ( 10.676 - 10.000 ) 
    Source Clock Delay      (SCD):    0.546ns = ( 10.546 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.789     9.626    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.044     9.670 r  q_reg_i_5/O
                         net (fo=1, routed)           0.220     9.889    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     9.982 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.564    10.546    CPU/dffe_blt/negClock
    SLICE_X49Y94         FDCE                                         r  CPU/dffe_blt/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDCE (Prop_fdce_C_Q)         0.141    10.687 f  CPU/dffe_blt/q_reg/Q
                         net (fo=1, routed)           0.224    10.910    CPU/aluResult_reg/register[28]/EX_isBLT
    SLICE_X50Y95         LUT6 (Prop_lut6_I5_O)        0.045    10.955 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.215    11.170    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X42Y95         LUT5 (Prop_lut5_I1_O)        0.045    11.215 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          0.436    11.651    CPU/id_pcplusone_reg/register[10]/clr_pipe
    SLICE_X54Y85         FDCE                                         f  CPU/id_pcplusone_reg/register[10]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.110     9.437    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.055     9.492 r  q_reg_i_5/O
                         net (fo=1, routed)           0.244     9.736    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.849 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.827    10.676    CPU/id_pcplusone_reg/register[10]/negClock
    SLICE_X54Y85         FDCE                                         r  CPU/id_pcplusone_reg/register[10]/q_reg/C
                         clock pessimism              0.128    10.804    
                         clock uncertainty            0.084    10.887    
    SLICE_X54Y85         FDCE (Remov_fdce_C_CLR)     -0.067    10.820    CPU/id_pcplusone_reg/register[10]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.820    
                         arrival time                          11.651    
  -------------------------------------------------------------------
                         slack                                  0.831    

Slack (MET) :             0.854ns  (arrival time - required time)
  Source:                 CPU/dffe_blt/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[30]/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        1.112ns  (logic 0.231ns (20.777%)  route 0.881ns (79.223%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.684ns = ( 10.684 - 10.000 ) 
    Source Clock Delay      (SCD):    0.546ns = ( 10.546 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.789     9.626    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.044     9.670 r  q_reg_i_5/O
                         net (fo=1, routed)           0.220     9.889    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     9.982 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.564    10.546    CPU/dffe_blt/negClock
    SLICE_X49Y94         FDCE                                         r  CPU/dffe_blt/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDCE (Prop_fdce_C_Q)         0.141    10.687 f  CPU/dffe_blt/q_reg/Q
                         net (fo=1, routed)           0.224    10.910    CPU/aluResult_reg/register[28]/EX_isBLT
    SLICE_X50Y95         LUT6 (Prop_lut6_I5_O)        0.045    10.955 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.215    11.170    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X42Y95         LUT5 (Prop_lut5_I1_O)        0.045    11.215 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          0.443    11.657    CPU/id_pcplusone_reg/register[30]/clr_pipe
    SLICE_X61Y95         FDCE                                         f  CPU/id_pcplusone_reg/register[30]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.110     9.437    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.055     9.492 r  q_reg_i_5/O
                         net (fo=1, routed)           0.244     9.736    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.849 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.835    10.684    CPU/id_pcplusone_reg/register[30]/negClock
    SLICE_X61Y95         FDCE                                         r  CPU/id_pcplusone_reg/register[30]/q_reg/C
                         clock pessimism              0.128    10.812    
                         clock uncertainty            0.084    10.895    
    SLICE_X61Y95         FDCE (Remov_fdce_C_CLR)     -0.092    10.803    CPU/id_pcplusone_reg/register[30]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.803    
                         arrival time                          11.657    
  -------------------------------------------------------------------
                         slack                                  0.854    

Slack (MET) :             0.856ns  (arrival time - required time)
  Source:                 CPU/dffe_blt/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[14]/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        1.105ns  (logic 0.231ns (20.901%)  route 0.874ns (79.099%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.676ns = ( 10.676 - 10.000 ) 
    Source Clock Delay      (SCD):    0.546ns = ( 10.546 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.789     9.626    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.044     9.670 r  q_reg_i_5/O
                         net (fo=1, routed)           0.220     9.889    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     9.982 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.564    10.546    CPU/dffe_blt/negClock
    SLICE_X49Y94         FDCE                                         r  CPU/dffe_blt/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDCE (Prop_fdce_C_Q)         0.141    10.687 f  CPU/dffe_blt/q_reg/Q
                         net (fo=1, routed)           0.224    10.910    CPU/aluResult_reg/register[28]/EX_isBLT
    SLICE_X50Y95         LUT6 (Prop_lut6_I5_O)        0.045    10.955 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.215    11.170    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X42Y95         LUT5 (Prop_lut5_I1_O)        0.045    11.215 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          0.436    11.651    CPU/id_pcplusone_reg/register[14]/clr_pipe
    SLICE_X55Y85         FDCE                                         f  CPU/id_pcplusone_reg/register[14]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.110     9.437    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.055     9.492 r  q_reg_i_5/O
                         net (fo=1, routed)           0.244     9.736    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.849 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.827    10.676    CPU/id_pcplusone_reg/register[14]/negClock
    SLICE_X55Y85         FDCE                                         r  CPU/id_pcplusone_reg/register[14]/q_reg/C
                         clock pessimism              0.128    10.804    
                         clock uncertainty            0.084    10.887    
    SLICE_X55Y85         FDCE (Remov_fdce_C_CLR)     -0.092    10.795    CPU/id_pcplusone_reg/register[14]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.795    
                         arrival time                          11.651    
  -------------------------------------------------------------------
                         slack                                  0.856    

Slack (MET) :             0.862ns  (arrival time - required time)
  Source:                 CPU/dffe_blt/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[15]/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        1.113ns  (logic 0.231ns (20.761%)  route 0.882ns (79.239%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.677ns = ( 10.677 - 10.000 ) 
    Source Clock Delay      (SCD):    0.546ns = ( 10.546 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.789     9.626    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.044     9.670 r  q_reg_i_5/O
                         net (fo=1, routed)           0.220     9.889    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     9.982 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.564    10.546    CPU/dffe_blt/negClock
    SLICE_X49Y94         FDCE                                         r  CPU/dffe_blt/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDCE (Prop_fdce_C_Q)         0.141    10.687 f  CPU/dffe_blt/q_reg/Q
                         net (fo=1, routed)           0.224    10.910    CPU/aluResult_reg/register[28]/EX_isBLT
    SLICE_X50Y95         LUT6 (Prop_lut6_I5_O)        0.045    10.955 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.215    11.170    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X42Y95         LUT5 (Prop_lut5_I1_O)        0.045    11.215 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          0.444    11.658    CPU/id_pcplusone_reg/register[15]/clr_pipe
    SLICE_X57Y86         FDCE                                         f  CPU/id_pcplusone_reg/register[15]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.110     9.437    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.055     9.492 r  q_reg_i_5/O
                         net (fo=1, routed)           0.244     9.736    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.849 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.828    10.677    CPU/id_pcplusone_reg/register[15]/negClock
    SLICE_X57Y86         FDCE                                         r  CPU/id_pcplusone_reg/register[15]/q_reg/C
                         clock pessimism              0.128    10.805    
                         clock uncertainty            0.084    10.888    
    SLICE_X57Y86         FDCE (Remov_fdce_C_CLR)     -0.092    10.796    CPU/id_pcplusone_reg/register[15]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.796    
                         arrival time                          11.658    
  -------------------------------------------------------------------
                         slack                                  0.862    

Slack (MET) :             0.866ns  (arrival time - required time)
  Source:                 CPU/dffe_blt/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[24]/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        1.123ns  (logic 0.231ns (20.573%)  route 0.892ns (79.427%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.683ns = ( 10.683 - 10.000 ) 
    Source Clock Delay      (SCD):    0.546ns = ( 10.546 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.789     9.626    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.044     9.670 r  q_reg_i_5/O
                         net (fo=1, routed)           0.220     9.889    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     9.982 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.564    10.546    CPU/dffe_blt/negClock
    SLICE_X49Y94         FDCE                                         r  CPU/dffe_blt/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDCE (Prop_fdce_C_Q)         0.141    10.687 f  CPU/dffe_blt/q_reg/Q
                         net (fo=1, routed)           0.224    10.910    CPU/aluResult_reg/register[28]/EX_isBLT
    SLICE_X50Y95         LUT6 (Prop_lut6_I5_O)        0.045    10.955 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.215    11.170    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X42Y95         LUT5 (Prop_lut5_I1_O)        0.045    11.215 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          0.454    11.668    CPU/id_pcplusone_reg/register[24]/clr_pipe
    SLICE_X61Y91         FDCE                                         f  CPU/id_pcplusone_reg/register[24]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.110     9.437    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.055     9.492 r  q_reg_i_5/O
                         net (fo=1, routed)           0.244     9.736    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.849 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.834    10.683    CPU/id_pcplusone_reg/register[24]/negClock
    SLICE_X61Y91         FDCE                                         r  CPU/id_pcplusone_reg/register[24]/q_reg/C
                         clock pessimism              0.128    10.811    
                         clock uncertainty            0.084    10.894    
    SLICE_X61Y91         FDCE (Remov_fdce_C_CLR)     -0.092    10.802    CPU/id_pcplusone_reg/register[24]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.802    
                         arrival time                          11.668    
  -------------------------------------------------------------------
                         slack                                  0.866    

Slack (MET) :             0.866ns  (arrival time - required time)
  Source:                 CPU/dffe_blt/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[25]/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        1.123ns  (logic 0.231ns (20.573%)  route 0.892ns (79.427%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.683ns = ( 10.683 - 10.000 ) 
    Source Clock Delay      (SCD):    0.546ns = ( 10.546 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.789     9.626    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.044     9.670 r  q_reg_i_5/O
                         net (fo=1, routed)           0.220     9.889    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     9.982 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.564    10.546    CPU/dffe_blt/negClock
    SLICE_X49Y94         FDCE                                         r  CPU/dffe_blt/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDCE (Prop_fdce_C_Q)         0.141    10.687 f  CPU/dffe_blt/q_reg/Q
                         net (fo=1, routed)           0.224    10.910    CPU/aluResult_reg/register[28]/EX_isBLT
    SLICE_X50Y95         LUT6 (Prop_lut6_I5_O)        0.045    10.955 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.215    11.170    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X42Y95         LUT5 (Prop_lut5_I1_O)        0.045    11.215 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          0.454    11.668    CPU/id_pcplusone_reg/register[25]/clr_pipe
    SLICE_X61Y91         FDCE                                         f  CPU/id_pcplusone_reg/register[25]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.110     9.437    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.055     9.492 r  q_reg_i_5/O
                         net (fo=1, routed)           0.244     9.736    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.849 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.834    10.683    CPU/id_pcplusone_reg/register[25]/negClock
    SLICE_X61Y91         FDCE                                         r  CPU/id_pcplusone_reg/register[25]/q_reg/C
                         clock pessimism              0.128    10.811    
                         clock uncertainty            0.084    10.894    
    SLICE_X61Y91         FDCE (Remov_fdce_C_CLR)     -0.092    10.802    CPU/id_pcplusone_reg/register[25]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.802    
                         arrival time                          11.668    
  -------------------------------------------------------------------
                         slack                                  0.866    

Slack (MET) :             0.866ns  (arrival time - required time)
  Source:                 CPU/dffe_blt/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[26]/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        1.123ns  (logic 0.231ns (20.573%)  route 0.892ns (79.427%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.683ns = ( 10.683 - 10.000 ) 
    Source Clock Delay      (SCD):    0.546ns = ( 10.546 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.789     9.626    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.044     9.670 r  q_reg_i_5/O
                         net (fo=1, routed)           0.220     9.889    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     9.982 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.564    10.546    CPU/dffe_blt/negClock
    SLICE_X49Y94         FDCE                                         r  CPU/dffe_blt/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDCE (Prop_fdce_C_Q)         0.141    10.687 f  CPU/dffe_blt/q_reg/Q
                         net (fo=1, routed)           0.224    10.910    CPU/aluResult_reg/register[28]/EX_isBLT
    SLICE_X50Y95         LUT6 (Prop_lut6_I5_O)        0.045    10.955 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.215    11.170    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X42Y95         LUT5 (Prop_lut5_I1_O)        0.045    11.215 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          0.454    11.668    CPU/id_pcplusone_reg/register[26]/clr_pipe
    SLICE_X61Y91         FDCE                                         f  CPU/id_pcplusone_reg/register[26]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.110     9.437    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.055     9.492 r  q_reg_i_5/O
                         net (fo=1, routed)           0.244     9.736    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.849 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.834    10.683    CPU/id_pcplusone_reg/register[26]/negClock
    SLICE_X61Y91         FDCE                                         r  CPU/id_pcplusone_reg/register[26]/q_reg/C
                         clock pessimism              0.128    10.811    
                         clock uncertainty            0.084    10.894    
    SLICE_X61Y91         FDCE (Remov_fdce_C_CLR)     -0.092    10.802    CPU/id_pcplusone_reg/register[26]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.802    
                         arrival time                          11.668    
  -------------------------------------------------------------------
                         slack                                  0.866    

Slack (MET) :             0.879ns  (arrival time - required time)
  Source:                 CPU/dffe_blt/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[13]/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        1.132ns  (logic 0.231ns (20.414%)  route 0.901ns (79.586%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.679ns = ( 10.679 - 10.000 ) 
    Source Clock Delay      (SCD):    0.546ns = ( 10.546 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.789     9.626    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.044     9.670 r  q_reg_i_5/O
                         net (fo=1, routed)           0.220     9.889    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     9.982 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.564    10.546    CPU/dffe_blt/negClock
    SLICE_X49Y94         FDCE                                         r  CPU/dffe_blt/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDCE (Prop_fdce_C_Q)         0.141    10.687 f  CPU/dffe_blt/q_reg/Q
                         net (fo=1, routed)           0.224    10.910    CPU/aluResult_reg/register[28]/EX_isBLT
    SLICE_X50Y95         LUT6 (Prop_lut6_I5_O)        0.045    10.955 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.215    11.170    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X42Y95         LUT5 (Prop_lut5_I1_O)        0.045    11.215 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          0.463    11.677    CPU/id_pcplusone_reg/register[13]/clr_pipe
    SLICE_X55Y88         FDCE                                         f  CPU/id_pcplusone_reg/register[13]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.110     9.437    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.055     9.492 r  q_reg_i_5/O
                         net (fo=1, routed)           0.244     9.736    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.849 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.830    10.679    CPU/id_pcplusone_reg/register[13]/negClock
    SLICE_X55Y88         FDCE                                         r  CPU/id_pcplusone_reg/register[13]/q_reg/C
                         clock pessimism              0.128    10.807    
                         clock uncertainty            0.084    10.890    
    SLICE_X55Y88         FDCE (Remov_fdce_C_CLR)     -0.092    10.798    CPU/id_pcplusone_reg/register[13]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.798    
                         arrival time                          11.677    
  -------------------------------------------------------------------
                         slack                                  0.879    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :           57  Failing Endpoints,  Worst Slack       -0.692ns,  Total Violation      -24.609ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.784ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.692ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[29]/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.956ns  (logic 3.818ns (29.470%)  route 9.138ns (70.530%))
  Logic Levels:           11  (LUT5=2 LUT6=9)
  Clock Path Skew:        2.752ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.422ns = ( 11.422 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.690    -0.850    ProcMem/clk_out1
    RAMB18_X0Y38         RAMB18E1                                     r  ProcMem/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.604 f  ProcMem/MemoryArray_reg/DOADO[0]
                         net (fo=4, routed)           1.236     2.840    CPU/aluResult_reg/register[2]/DOADO[0]
    SLICE_X14Y94         LUT6 (Prop_lut6_I3_O)        0.124     2.964 r  CPU/aluResult_reg/register[2]/q_i_3__68/O
                         net (fo=1, routed)           0.930     3.894    CPU/aluResult_reg/register[5]/q_reg_27
    SLICE_X28Y94         LUT6 (Prop_lut6_I1_O)        0.124     4.018 f  CPU/aluResult_reg/register[5]/q_i_1__260/O
                         net (fo=4, routed)           0.468     4.487    CPU/aluResult_reg/register[5]/button_press_1_reg[0]
    SLICE_X35Y94         LUT5 (Prop_lut5_I2_O)        0.124     4.611 f  CPU/aluResult_reg/register[5]/real_prod0__0_i_31/O
                         net (fo=4, routed)           1.185     5.796    CPU/ex_readRegA_reg/register[3]/q_i_14__6_0
    SLICE_X48Y94         LUT6 (Prop_lut6_I3_O)        0.124     5.920 f  CPU/ex_readRegA_reg/register[3]/q_i_45/O
                         net (fo=1, routed)           0.482     6.402    CPU/ex_mem_excep/register[1]/q_i_111_3
    SLICE_X49Y92         LUT6 (Prop_lut6_I5_O)        0.124     6.526 f  CPU/ex_mem_excep/register[1]/q_i_14__6/O
                         net (fo=3, routed)           0.847     7.373    CPU/aluResult_reg/register[1]/q_i_56_1
    SLICE_X48Y93         LUT6 (Prop_lut6_I1_O)        0.124     7.497 r  CPU/aluResult_reg/register[1]/q_i_111/O
                         net (fo=1, routed)           0.520     8.018    CPU/aluResult_reg/register[3]/q_i_18_0
    SLICE_X50Y93         LUT6 (Prop_lut6_I1_O)        0.124     8.142 f  CPU/aluResult_reg/register[3]/q_i_56/O
                         net (fo=1, routed)           0.466     8.607    CPU/aluResult_reg/register[9]/q_i_7__29
    SLICE_X50Y93         LUT6 (Prop_lut6_I1_O)        0.124     8.731 f  CPU/aluResult_reg/register[9]/q_i_18/O
                         net (fo=1, routed)           0.811     9.543    CPU/mem_lw/q_i_4__37
    SLICE_X50Y94         LUT6 (Prop_lut6_I2_O)        0.124     9.667 f  CPU/mem_lw/q_i_7__29/O
                         net (fo=1, routed)           0.426    10.093    CPU/aluResult_reg/register[28]/q_reg_6
    SLICE_X50Y95         LUT6 (Prop_lut6_I2_O)        0.124    10.217 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.505    10.721    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X42Y95         LUT5 (Prop_lut5_I1_O)        0.124    10.845 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          1.260    12.105    CPU/id_pcplusone_reg/register[29]/clr_pipe
    SLICE_X59Y93         FDCE                                         f  CPU/id_pcplusone_reg/register[29]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        2.040     9.020    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.120     9.140 r  q_reg_i_5/O
                         net (fo=1, routed)           0.517     9.656    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.259     9.915 r  q_reg_i_3__0/O
                         net (fo=426, routed)         1.506    11.422    CPU/id_pcplusone_reg/register[29]/negClock
    SLICE_X59Y93         FDCE                                         r  CPU/id_pcplusone_reg/register[29]/q_reg/C
                         clock pessimism              0.480    11.902    
                         clock uncertainty           -0.084    11.818    
    SLICE_X59Y93         FDCE (Recov_fdce_C_CLR)     -0.405    11.413    CPU/id_pcplusone_reg/register[29]/q_reg
  -------------------------------------------------------------------
                         required time                         11.413    
                         arrival time                         -12.106    
  -------------------------------------------------------------------
                         slack                                 -0.692    

Slack (VIOLATED) :        -0.662ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[21]/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.926ns  (logic 3.818ns (29.538%)  route 9.108ns (70.462%))
  Logic Levels:           11  (LUT5=2 LUT6=9)
  Clock Path Skew:        2.752ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.422ns = ( 11.422 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.690    -0.850    ProcMem/clk_out1
    RAMB18_X0Y38         RAMB18E1                                     r  ProcMem/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.604 f  ProcMem/MemoryArray_reg/DOADO[0]
                         net (fo=4, routed)           1.236     2.840    CPU/aluResult_reg/register[2]/DOADO[0]
    SLICE_X14Y94         LUT6 (Prop_lut6_I3_O)        0.124     2.964 r  CPU/aluResult_reg/register[2]/q_i_3__68/O
                         net (fo=1, routed)           0.930     3.894    CPU/aluResult_reg/register[5]/q_reg_27
    SLICE_X28Y94         LUT6 (Prop_lut6_I1_O)        0.124     4.018 f  CPU/aluResult_reg/register[5]/q_i_1__260/O
                         net (fo=4, routed)           0.468     4.487    CPU/aluResult_reg/register[5]/button_press_1_reg[0]
    SLICE_X35Y94         LUT5 (Prop_lut5_I2_O)        0.124     4.611 f  CPU/aluResult_reg/register[5]/real_prod0__0_i_31/O
                         net (fo=4, routed)           1.185     5.796    CPU/ex_readRegA_reg/register[3]/q_i_14__6_0
    SLICE_X48Y94         LUT6 (Prop_lut6_I3_O)        0.124     5.920 f  CPU/ex_readRegA_reg/register[3]/q_i_45/O
                         net (fo=1, routed)           0.482     6.402    CPU/ex_mem_excep/register[1]/q_i_111_3
    SLICE_X49Y92         LUT6 (Prop_lut6_I5_O)        0.124     6.526 f  CPU/ex_mem_excep/register[1]/q_i_14__6/O
                         net (fo=3, routed)           0.847     7.373    CPU/aluResult_reg/register[1]/q_i_56_1
    SLICE_X48Y93         LUT6 (Prop_lut6_I1_O)        0.124     7.497 r  CPU/aluResult_reg/register[1]/q_i_111/O
                         net (fo=1, routed)           0.520     8.018    CPU/aluResult_reg/register[3]/q_i_18_0
    SLICE_X50Y93         LUT6 (Prop_lut6_I1_O)        0.124     8.142 f  CPU/aluResult_reg/register[3]/q_i_56/O
                         net (fo=1, routed)           0.466     8.607    CPU/aluResult_reg/register[9]/q_i_7__29
    SLICE_X50Y93         LUT6 (Prop_lut6_I1_O)        0.124     8.731 f  CPU/aluResult_reg/register[9]/q_i_18/O
                         net (fo=1, routed)           0.811     9.543    CPU/mem_lw/q_i_4__37
    SLICE_X50Y94         LUT6 (Prop_lut6_I2_O)        0.124     9.667 f  CPU/mem_lw/q_i_7__29/O
                         net (fo=1, routed)           0.426    10.093    CPU/aluResult_reg/register[28]/q_reg_6
    SLICE_X50Y95         LUT6 (Prop_lut6_I2_O)        0.124    10.217 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.505    10.721    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X42Y95         LUT5 (Prop_lut5_I1_O)        0.124    10.845 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          1.230    12.076    CPU/id_pcplusone_reg/register[21]/clr_pipe
    SLICE_X59Y94         FDCE                                         f  CPU/id_pcplusone_reg/register[21]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        2.040     9.020    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.120     9.140 r  q_reg_i_5/O
                         net (fo=1, routed)           0.517     9.656    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.259     9.915 r  q_reg_i_3__0/O
                         net (fo=426, routed)         1.506    11.422    CPU/id_pcplusone_reg/register[21]/negClock
    SLICE_X59Y94         FDCE                                         r  CPU/id_pcplusone_reg/register[21]/q_reg/C
                         clock pessimism              0.480    11.902    
                         clock uncertainty           -0.084    11.818    
    SLICE_X59Y94         FDCE (Recov_fdce_C_CLR)     -0.405    11.413    CPU/id_pcplusone_reg/register[21]/q_reg
  -------------------------------------------------------------------
                         required time                         11.413    
                         arrival time                         -12.076    
  -------------------------------------------------------------------
                         slack                                 -0.662    

Slack (VIOLATED) :        -0.662ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[28]/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.926ns  (logic 3.818ns (29.538%)  route 9.108ns (70.462%))
  Logic Levels:           11  (LUT5=2 LUT6=9)
  Clock Path Skew:        2.752ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.422ns = ( 11.422 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.690    -0.850    ProcMem/clk_out1
    RAMB18_X0Y38         RAMB18E1                                     r  ProcMem/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.604 f  ProcMem/MemoryArray_reg/DOADO[0]
                         net (fo=4, routed)           1.236     2.840    CPU/aluResult_reg/register[2]/DOADO[0]
    SLICE_X14Y94         LUT6 (Prop_lut6_I3_O)        0.124     2.964 r  CPU/aluResult_reg/register[2]/q_i_3__68/O
                         net (fo=1, routed)           0.930     3.894    CPU/aluResult_reg/register[5]/q_reg_27
    SLICE_X28Y94         LUT6 (Prop_lut6_I1_O)        0.124     4.018 f  CPU/aluResult_reg/register[5]/q_i_1__260/O
                         net (fo=4, routed)           0.468     4.487    CPU/aluResult_reg/register[5]/button_press_1_reg[0]
    SLICE_X35Y94         LUT5 (Prop_lut5_I2_O)        0.124     4.611 f  CPU/aluResult_reg/register[5]/real_prod0__0_i_31/O
                         net (fo=4, routed)           1.185     5.796    CPU/ex_readRegA_reg/register[3]/q_i_14__6_0
    SLICE_X48Y94         LUT6 (Prop_lut6_I3_O)        0.124     5.920 f  CPU/ex_readRegA_reg/register[3]/q_i_45/O
                         net (fo=1, routed)           0.482     6.402    CPU/ex_mem_excep/register[1]/q_i_111_3
    SLICE_X49Y92         LUT6 (Prop_lut6_I5_O)        0.124     6.526 f  CPU/ex_mem_excep/register[1]/q_i_14__6/O
                         net (fo=3, routed)           0.847     7.373    CPU/aluResult_reg/register[1]/q_i_56_1
    SLICE_X48Y93         LUT6 (Prop_lut6_I1_O)        0.124     7.497 r  CPU/aluResult_reg/register[1]/q_i_111/O
                         net (fo=1, routed)           0.520     8.018    CPU/aluResult_reg/register[3]/q_i_18_0
    SLICE_X50Y93         LUT6 (Prop_lut6_I1_O)        0.124     8.142 f  CPU/aluResult_reg/register[3]/q_i_56/O
                         net (fo=1, routed)           0.466     8.607    CPU/aluResult_reg/register[9]/q_i_7__29
    SLICE_X50Y93         LUT6 (Prop_lut6_I1_O)        0.124     8.731 f  CPU/aluResult_reg/register[9]/q_i_18/O
                         net (fo=1, routed)           0.811     9.543    CPU/mem_lw/q_i_4__37
    SLICE_X50Y94         LUT6 (Prop_lut6_I2_O)        0.124     9.667 f  CPU/mem_lw/q_i_7__29/O
                         net (fo=1, routed)           0.426    10.093    CPU/aluResult_reg/register[28]/q_reg_6
    SLICE_X50Y95         LUT6 (Prop_lut6_I2_O)        0.124    10.217 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.505    10.721    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X42Y95         LUT5 (Prop_lut5_I1_O)        0.124    10.845 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          1.230    12.076    CPU/id_pcplusone_reg/register[28]/clr_pipe
    SLICE_X59Y94         FDCE                                         f  CPU/id_pcplusone_reg/register[28]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        2.040     9.020    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.120     9.140 r  q_reg_i_5/O
                         net (fo=1, routed)           0.517     9.656    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.259     9.915 r  q_reg_i_3__0/O
                         net (fo=426, routed)         1.506    11.422    CPU/id_pcplusone_reg/register[28]/negClock
    SLICE_X59Y94         FDCE                                         r  CPU/id_pcplusone_reg/register[28]/q_reg/C
                         clock pessimism              0.480    11.902    
                         clock uncertainty           -0.084    11.818    
    SLICE_X59Y94         FDCE (Recov_fdce_C_CLR)     -0.405    11.413    CPU/id_pcplusone_reg/register[28]/q_reg
  -------------------------------------------------------------------
                         required time                         11.413    
                         arrival time                         -12.076    
  -------------------------------------------------------------------
                         slack                                 -0.662    

Slack (VIOLATED) :        -0.654ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[16]/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.003ns  (logic 3.818ns (29.363%)  route 9.185ns (70.637%))
  Logic Levels:           11  (LUT5=2 LUT6=9)
  Clock Path Skew:        2.751ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.421ns = ( 11.421 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.690    -0.850    ProcMem/clk_out1
    RAMB18_X0Y38         RAMB18E1                                     r  ProcMem/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.604 f  ProcMem/MemoryArray_reg/DOADO[0]
                         net (fo=4, routed)           1.236     2.840    CPU/aluResult_reg/register[2]/DOADO[0]
    SLICE_X14Y94         LUT6 (Prop_lut6_I3_O)        0.124     2.964 r  CPU/aluResult_reg/register[2]/q_i_3__68/O
                         net (fo=1, routed)           0.930     3.894    CPU/aluResult_reg/register[5]/q_reg_27
    SLICE_X28Y94         LUT6 (Prop_lut6_I1_O)        0.124     4.018 f  CPU/aluResult_reg/register[5]/q_i_1__260/O
                         net (fo=4, routed)           0.468     4.487    CPU/aluResult_reg/register[5]/button_press_1_reg[0]
    SLICE_X35Y94         LUT5 (Prop_lut5_I2_O)        0.124     4.611 f  CPU/aluResult_reg/register[5]/real_prod0__0_i_31/O
                         net (fo=4, routed)           1.185     5.796    CPU/ex_readRegA_reg/register[3]/q_i_14__6_0
    SLICE_X48Y94         LUT6 (Prop_lut6_I3_O)        0.124     5.920 f  CPU/ex_readRegA_reg/register[3]/q_i_45/O
                         net (fo=1, routed)           0.482     6.402    CPU/ex_mem_excep/register[1]/q_i_111_3
    SLICE_X49Y92         LUT6 (Prop_lut6_I5_O)        0.124     6.526 f  CPU/ex_mem_excep/register[1]/q_i_14__6/O
                         net (fo=3, routed)           0.847     7.373    CPU/aluResult_reg/register[1]/q_i_56_1
    SLICE_X48Y93         LUT6 (Prop_lut6_I1_O)        0.124     7.497 r  CPU/aluResult_reg/register[1]/q_i_111/O
                         net (fo=1, routed)           0.520     8.018    CPU/aluResult_reg/register[3]/q_i_18_0
    SLICE_X50Y93         LUT6 (Prop_lut6_I1_O)        0.124     8.142 f  CPU/aluResult_reg/register[3]/q_i_56/O
                         net (fo=1, routed)           0.466     8.607    CPU/aluResult_reg/register[9]/q_i_7__29
    SLICE_X50Y93         LUT6 (Prop_lut6_I1_O)        0.124     8.731 f  CPU/aluResult_reg/register[9]/q_i_18/O
                         net (fo=1, routed)           0.811     9.543    CPU/mem_lw/q_i_4__37
    SLICE_X50Y94         LUT6 (Prop_lut6_I2_O)        0.124     9.667 f  CPU/mem_lw/q_i_7__29/O
                         net (fo=1, routed)           0.426    10.093    CPU/aluResult_reg/register[28]/q_reg_6
    SLICE_X50Y95         LUT6 (Prop_lut6_I2_O)        0.124    10.217 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.505    10.721    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X42Y95         LUT5 (Prop_lut5_I1_O)        0.124    10.845 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          1.307    12.152    CPU/id_pcplusone_reg/register[16]/clr_pipe
    SLICE_X58Y91         FDCE                                         f  CPU/id_pcplusone_reg/register[16]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        2.040     9.020    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.120     9.140 r  q_reg_i_5/O
                         net (fo=1, routed)           0.517     9.656    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.259     9.915 r  q_reg_i_3__0/O
                         net (fo=426, routed)         1.505    11.421    CPU/id_pcplusone_reg/register[16]/negClock
    SLICE_X58Y91         FDCE                                         r  CPU/id_pcplusone_reg/register[16]/q_reg/C
                         clock pessimism              0.480    11.901    
                         clock uncertainty           -0.084    11.817    
    SLICE_X58Y91         FDCE (Recov_fdce_C_CLR)     -0.319    11.498    CPU/id_pcplusone_reg/register[16]/q_reg
  -------------------------------------------------------------------
                         required time                         11.498    
                         arrival time                         -12.152    
  -------------------------------------------------------------------
                         slack                                 -0.654    

Slack (VIOLATED) :        -0.654ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[17]/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.003ns  (logic 3.818ns (29.363%)  route 9.185ns (70.637%))
  Logic Levels:           11  (LUT5=2 LUT6=9)
  Clock Path Skew:        2.751ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.421ns = ( 11.421 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.690    -0.850    ProcMem/clk_out1
    RAMB18_X0Y38         RAMB18E1                                     r  ProcMem/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.604 f  ProcMem/MemoryArray_reg/DOADO[0]
                         net (fo=4, routed)           1.236     2.840    CPU/aluResult_reg/register[2]/DOADO[0]
    SLICE_X14Y94         LUT6 (Prop_lut6_I3_O)        0.124     2.964 r  CPU/aluResult_reg/register[2]/q_i_3__68/O
                         net (fo=1, routed)           0.930     3.894    CPU/aluResult_reg/register[5]/q_reg_27
    SLICE_X28Y94         LUT6 (Prop_lut6_I1_O)        0.124     4.018 f  CPU/aluResult_reg/register[5]/q_i_1__260/O
                         net (fo=4, routed)           0.468     4.487    CPU/aluResult_reg/register[5]/button_press_1_reg[0]
    SLICE_X35Y94         LUT5 (Prop_lut5_I2_O)        0.124     4.611 f  CPU/aluResult_reg/register[5]/real_prod0__0_i_31/O
                         net (fo=4, routed)           1.185     5.796    CPU/ex_readRegA_reg/register[3]/q_i_14__6_0
    SLICE_X48Y94         LUT6 (Prop_lut6_I3_O)        0.124     5.920 f  CPU/ex_readRegA_reg/register[3]/q_i_45/O
                         net (fo=1, routed)           0.482     6.402    CPU/ex_mem_excep/register[1]/q_i_111_3
    SLICE_X49Y92         LUT6 (Prop_lut6_I5_O)        0.124     6.526 f  CPU/ex_mem_excep/register[1]/q_i_14__6/O
                         net (fo=3, routed)           0.847     7.373    CPU/aluResult_reg/register[1]/q_i_56_1
    SLICE_X48Y93         LUT6 (Prop_lut6_I1_O)        0.124     7.497 r  CPU/aluResult_reg/register[1]/q_i_111/O
                         net (fo=1, routed)           0.520     8.018    CPU/aluResult_reg/register[3]/q_i_18_0
    SLICE_X50Y93         LUT6 (Prop_lut6_I1_O)        0.124     8.142 f  CPU/aluResult_reg/register[3]/q_i_56/O
                         net (fo=1, routed)           0.466     8.607    CPU/aluResult_reg/register[9]/q_i_7__29
    SLICE_X50Y93         LUT6 (Prop_lut6_I1_O)        0.124     8.731 f  CPU/aluResult_reg/register[9]/q_i_18/O
                         net (fo=1, routed)           0.811     9.543    CPU/mem_lw/q_i_4__37
    SLICE_X50Y94         LUT6 (Prop_lut6_I2_O)        0.124     9.667 f  CPU/mem_lw/q_i_7__29/O
                         net (fo=1, routed)           0.426    10.093    CPU/aluResult_reg/register[28]/q_reg_6
    SLICE_X50Y95         LUT6 (Prop_lut6_I2_O)        0.124    10.217 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.505    10.721    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X42Y95         LUT5 (Prop_lut5_I1_O)        0.124    10.845 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          1.307    12.152    CPU/id_pcplusone_reg/register[17]/clr_pipe
    SLICE_X58Y91         FDCE                                         f  CPU/id_pcplusone_reg/register[17]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        2.040     9.020    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.120     9.140 r  q_reg_i_5/O
                         net (fo=1, routed)           0.517     9.656    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.259     9.915 r  q_reg_i_3__0/O
                         net (fo=426, routed)         1.505    11.421    CPU/id_pcplusone_reg/register[17]/negClock
    SLICE_X58Y91         FDCE                                         r  CPU/id_pcplusone_reg/register[17]/q_reg/C
                         clock pessimism              0.480    11.901    
                         clock uncertainty           -0.084    11.817    
    SLICE_X58Y91         FDCE (Recov_fdce_C_CLR)     -0.319    11.498    CPU/id_pcplusone_reg/register[17]/q_reg
  -------------------------------------------------------------------
                         required time                         11.498    
                         arrival time                         -12.152    
  -------------------------------------------------------------------
                         slack                                 -0.654    

Slack (VIOLATED) :        -0.654ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[18]/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.003ns  (logic 3.818ns (29.363%)  route 9.185ns (70.637%))
  Logic Levels:           11  (LUT5=2 LUT6=9)
  Clock Path Skew:        2.751ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.421ns = ( 11.421 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.690    -0.850    ProcMem/clk_out1
    RAMB18_X0Y38         RAMB18E1                                     r  ProcMem/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.604 f  ProcMem/MemoryArray_reg/DOADO[0]
                         net (fo=4, routed)           1.236     2.840    CPU/aluResult_reg/register[2]/DOADO[0]
    SLICE_X14Y94         LUT6 (Prop_lut6_I3_O)        0.124     2.964 r  CPU/aluResult_reg/register[2]/q_i_3__68/O
                         net (fo=1, routed)           0.930     3.894    CPU/aluResult_reg/register[5]/q_reg_27
    SLICE_X28Y94         LUT6 (Prop_lut6_I1_O)        0.124     4.018 f  CPU/aluResult_reg/register[5]/q_i_1__260/O
                         net (fo=4, routed)           0.468     4.487    CPU/aluResult_reg/register[5]/button_press_1_reg[0]
    SLICE_X35Y94         LUT5 (Prop_lut5_I2_O)        0.124     4.611 f  CPU/aluResult_reg/register[5]/real_prod0__0_i_31/O
                         net (fo=4, routed)           1.185     5.796    CPU/ex_readRegA_reg/register[3]/q_i_14__6_0
    SLICE_X48Y94         LUT6 (Prop_lut6_I3_O)        0.124     5.920 f  CPU/ex_readRegA_reg/register[3]/q_i_45/O
                         net (fo=1, routed)           0.482     6.402    CPU/ex_mem_excep/register[1]/q_i_111_3
    SLICE_X49Y92         LUT6 (Prop_lut6_I5_O)        0.124     6.526 f  CPU/ex_mem_excep/register[1]/q_i_14__6/O
                         net (fo=3, routed)           0.847     7.373    CPU/aluResult_reg/register[1]/q_i_56_1
    SLICE_X48Y93         LUT6 (Prop_lut6_I1_O)        0.124     7.497 r  CPU/aluResult_reg/register[1]/q_i_111/O
                         net (fo=1, routed)           0.520     8.018    CPU/aluResult_reg/register[3]/q_i_18_0
    SLICE_X50Y93         LUT6 (Prop_lut6_I1_O)        0.124     8.142 f  CPU/aluResult_reg/register[3]/q_i_56/O
                         net (fo=1, routed)           0.466     8.607    CPU/aluResult_reg/register[9]/q_i_7__29
    SLICE_X50Y93         LUT6 (Prop_lut6_I1_O)        0.124     8.731 f  CPU/aluResult_reg/register[9]/q_i_18/O
                         net (fo=1, routed)           0.811     9.543    CPU/mem_lw/q_i_4__37
    SLICE_X50Y94         LUT6 (Prop_lut6_I2_O)        0.124     9.667 f  CPU/mem_lw/q_i_7__29/O
                         net (fo=1, routed)           0.426    10.093    CPU/aluResult_reg/register[28]/q_reg_6
    SLICE_X50Y95         LUT6 (Prop_lut6_I2_O)        0.124    10.217 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.505    10.721    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X42Y95         LUT5 (Prop_lut5_I1_O)        0.124    10.845 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          1.307    12.152    CPU/id_pcplusone_reg/register[18]/clr_pipe
    SLICE_X58Y91         FDCE                                         f  CPU/id_pcplusone_reg/register[18]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        2.040     9.020    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.120     9.140 r  q_reg_i_5/O
                         net (fo=1, routed)           0.517     9.656    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.259     9.915 r  q_reg_i_3__0/O
                         net (fo=426, routed)         1.505    11.421    CPU/id_pcplusone_reg/register[18]/negClock
    SLICE_X58Y91         FDCE                                         r  CPU/id_pcplusone_reg/register[18]/q_reg/C
                         clock pessimism              0.480    11.901    
                         clock uncertainty           -0.084    11.817    
    SLICE_X58Y91         FDCE (Recov_fdce_C_CLR)     -0.319    11.498    CPU/id_pcplusone_reg/register[18]/q_reg
  -------------------------------------------------------------------
                         required time                         11.498    
                         arrival time                         -12.152    
  -------------------------------------------------------------------
                         slack                                 -0.654    

Slack (VIOLATED) :        -0.627ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[13]/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.883ns  (logic 3.818ns (29.636%)  route 9.065ns (70.364%))
  Logic Levels:           11  (LUT5=2 LUT6=9)
  Clock Path Skew:        2.744ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.414ns = ( 11.414 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.690    -0.850    ProcMem/clk_out1
    RAMB18_X0Y38         RAMB18E1                                     r  ProcMem/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.604 f  ProcMem/MemoryArray_reg/DOADO[0]
                         net (fo=4, routed)           1.236     2.840    CPU/aluResult_reg/register[2]/DOADO[0]
    SLICE_X14Y94         LUT6 (Prop_lut6_I3_O)        0.124     2.964 r  CPU/aluResult_reg/register[2]/q_i_3__68/O
                         net (fo=1, routed)           0.930     3.894    CPU/aluResult_reg/register[5]/q_reg_27
    SLICE_X28Y94         LUT6 (Prop_lut6_I1_O)        0.124     4.018 f  CPU/aluResult_reg/register[5]/q_i_1__260/O
                         net (fo=4, routed)           0.468     4.487    CPU/aluResult_reg/register[5]/button_press_1_reg[0]
    SLICE_X35Y94         LUT5 (Prop_lut5_I2_O)        0.124     4.611 f  CPU/aluResult_reg/register[5]/real_prod0__0_i_31/O
                         net (fo=4, routed)           1.185     5.796    CPU/ex_readRegA_reg/register[3]/q_i_14__6_0
    SLICE_X48Y94         LUT6 (Prop_lut6_I3_O)        0.124     5.920 f  CPU/ex_readRegA_reg/register[3]/q_i_45/O
                         net (fo=1, routed)           0.482     6.402    CPU/ex_mem_excep/register[1]/q_i_111_3
    SLICE_X49Y92         LUT6 (Prop_lut6_I5_O)        0.124     6.526 f  CPU/ex_mem_excep/register[1]/q_i_14__6/O
                         net (fo=3, routed)           0.847     7.373    CPU/aluResult_reg/register[1]/q_i_56_1
    SLICE_X48Y93         LUT6 (Prop_lut6_I1_O)        0.124     7.497 r  CPU/aluResult_reg/register[1]/q_i_111/O
                         net (fo=1, routed)           0.520     8.018    CPU/aluResult_reg/register[3]/q_i_18_0
    SLICE_X50Y93         LUT6 (Prop_lut6_I1_O)        0.124     8.142 f  CPU/aluResult_reg/register[3]/q_i_56/O
                         net (fo=1, routed)           0.466     8.607    CPU/aluResult_reg/register[9]/q_i_7__29
    SLICE_X50Y93         LUT6 (Prop_lut6_I1_O)        0.124     8.731 f  CPU/aluResult_reg/register[9]/q_i_18/O
                         net (fo=1, routed)           0.811     9.543    CPU/mem_lw/q_i_4__37
    SLICE_X50Y94         LUT6 (Prop_lut6_I2_O)        0.124     9.667 f  CPU/mem_lw/q_i_7__29/O
                         net (fo=1, routed)           0.426    10.093    CPU/aluResult_reg/register[28]/q_reg_6
    SLICE_X50Y95         LUT6 (Prop_lut6_I2_O)        0.124    10.217 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.505    10.721    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X42Y95         LUT5 (Prop_lut5_I1_O)        0.124    10.845 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          1.188    12.033    CPU/id_pcplusone_reg/register[13]/clr_pipe
    SLICE_X55Y88         FDCE                                         f  CPU/id_pcplusone_reg/register[13]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        2.040     9.020    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.120     9.140 r  q_reg_i_5/O
                         net (fo=1, routed)           0.517     9.656    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.259     9.915 r  q_reg_i_3__0/O
                         net (fo=426, routed)         1.498    11.414    CPU/id_pcplusone_reg/register[13]/negClock
    SLICE_X55Y88         FDCE                                         r  CPU/id_pcplusone_reg/register[13]/q_reg/C
                         clock pessimism              0.480    11.894    
                         clock uncertainty           -0.084    11.810    
    SLICE_X55Y88         FDCE (Recov_fdce_C_CLR)     -0.405    11.405    CPU/id_pcplusone_reg/register[13]/q_reg
  -------------------------------------------------------------------
                         required time                         11.405    
                         arrival time                         -12.033    
  -------------------------------------------------------------------
                         slack                                 -0.627    

Slack (VIOLATED) :        -0.594ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/IF_latch/register[0]/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.864ns  (logic 3.818ns (29.680%)  route 9.046ns (70.320%))
  Logic Levels:           11  (LUT5=2 LUT6=9)
  Clock Path Skew:        2.758ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.428ns = ( 11.428 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.690    -0.850    ProcMem/clk_out1
    RAMB18_X0Y38         RAMB18E1                                     r  ProcMem/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.604 f  ProcMem/MemoryArray_reg/DOADO[0]
                         net (fo=4, routed)           1.236     2.840    CPU/aluResult_reg/register[2]/DOADO[0]
    SLICE_X14Y94         LUT6 (Prop_lut6_I3_O)        0.124     2.964 r  CPU/aluResult_reg/register[2]/q_i_3__68/O
                         net (fo=1, routed)           0.930     3.894    CPU/aluResult_reg/register[5]/q_reg_27
    SLICE_X28Y94         LUT6 (Prop_lut6_I1_O)        0.124     4.018 f  CPU/aluResult_reg/register[5]/q_i_1__260/O
                         net (fo=4, routed)           0.468     4.487    CPU/aluResult_reg/register[5]/button_press_1_reg[0]
    SLICE_X35Y94         LUT5 (Prop_lut5_I2_O)        0.124     4.611 f  CPU/aluResult_reg/register[5]/real_prod0__0_i_31/O
                         net (fo=4, routed)           1.185     5.796    CPU/ex_readRegA_reg/register[3]/q_i_14__6_0
    SLICE_X48Y94         LUT6 (Prop_lut6_I3_O)        0.124     5.920 f  CPU/ex_readRegA_reg/register[3]/q_i_45/O
                         net (fo=1, routed)           0.482     6.402    CPU/ex_mem_excep/register[1]/q_i_111_3
    SLICE_X49Y92         LUT6 (Prop_lut6_I5_O)        0.124     6.526 f  CPU/ex_mem_excep/register[1]/q_i_14__6/O
                         net (fo=3, routed)           0.847     7.373    CPU/aluResult_reg/register[1]/q_i_56_1
    SLICE_X48Y93         LUT6 (Prop_lut6_I1_O)        0.124     7.497 r  CPU/aluResult_reg/register[1]/q_i_111/O
                         net (fo=1, routed)           0.520     8.018    CPU/aluResult_reg/register[3]/q_i_18_0
    SLICE_X50Y93         LUT6 (Prop_lut6_I1_O)        0.124     8.142 f  CPU/aluResult_reg/register[3]/q_i_56/O
                         net (fo=1, routed)           0.466     8.607    CPU/aluResult_reg/register[9]/q_i_7__29
    SLICE_X50Y93         LUT6 (Prop_lut6_I1_O)        0.124     8.731 f  CPU/aluResult_reg/register[9]/q_i_18/O
                         net (fo=1, routed)           0.811     9.543    CPU/mem_lw/q_i_4__37
    SLICE_X50Y94         LUT6 (Prop_lut6_I2_O)        0.124     9.667 f  CPU/mem_lw/q_i_7__29/O
                         net (fo=1, routed)           0.426    10.093    CPU/aluResult_reg/register[28]/q_reg_6
    SLICE_X50Y95         LUT6 (Prop_lut6_I2_O)        0.124    10.217 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.505    10.721    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X42Y95         LUT5 (Prop_lut5_I1_O)        0.124    10.845 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          1.169    12.014    CPU/IF_latch/register[0]/clr_pipe
    SLICE_X33Y85         FDCE                                         f  CPU/IF_latch/register[0]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        2.040     9.020    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.120     9.140 r  q_reg_i_5/O
                         net (fo=1, routed)           0.517     9.656    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.259     9.915 r  q_reg_i_3__0/O
                         net (fo=426, routed)         1.512    11.428    CPU/IF_latch/register[0]/negClock
    SLICE_X33Y85         FDCE                                         r  CPU/IF_latch/register[0]/q_reg/C
                         clock pessimism              0.480    11.908    
                         clock uncertainty           -0.084    11.824    
    SLICE_X33Y85         FDCE (Recov_fdce_C_CLR)     -0.405    11.419    CPU/IF_latch/register[0]/q_reg
  -------------------------------------------------------------------
                         required time                         11.419    
                         arrival time                         -12.014    
  -------------------------------------------------------------------
                         slack                                 -0.594    

Slack (VIOLATED) :        -0.594ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/IF_latch/register[2]/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.864ns  (logic 3.818ns (29.680%)  route 9.046ns (70.320%))
  Logic Levels:           11  (LUT5=2 LUT6=9)
  Clock Path Skew:        2.758ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.428ns = ( 11.428 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.690    -0.850    ProcMem/clk_out1
    RAMB18_X0Y38         RAMB18E1                                     r  ProcMem/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.604 f  ProcMem/MemoryArray_reg/DOADO[0]
                         net (fo=4, routed)           1.236     2.840    CPU/aluResult_reg/register[2]/DOADO[0]
    SLICE_X14Y94         LUT6 (Prop_lut6_I3_O)        0.124     2.964 r  CPU/aluResult_reg/register[2]/q_i_3__68/O
                         net (fo=1, routed)           0.930     3.894    CPU/aluResult_reg/register[5]/q_reg_27
    SLICE_X28Y94         LUT6 (Prop_lut6_I1_O)        0.124     4.018 f  CPU/aluResult_reg/register[5]/q_i_1__260/O
                         net (fo=4, routed)           0.468     4.487    CPU/aluResult_reg/register[5]/button_press_1_reg[0]
    SLICE_X35Y94         LUT5 (Prop_lut5_I2_O)        0.124     4.611 f  CPU/aluResult_reg/register[5]/real_prod0__0_i_31/O
                         net (fo=4, routed)           1.185     5.796    CPU/ex_readRegA_reg/register[3]/q_i_14__6_0
    SLICE_X48Y94         LUT6 (Prop_lut6_I3_O)        0.124     5.920 f  CPU/ex_readRegA_reg/register[3]/q_i_45/O
                         net (fo=1, routed)           0.482     6.402    CPU/ex_mem_excep/register[1]/q_i_111_3
    SLICE_X49Y92         LUT6 (Prop_lut6_I5_O)        0.124     6.526 f  CPU/ex_mem_excep/register[1]/q_i_14__6/O
                         net (fo=3, routed)           0.847     7.373    CPU/aluResult_reg/register[1]/q_i_56_1
    SLICE_X48Y93         LUT6 (Prop_lut6_I1_O)        0.124     7.497 r  CPU/aluResult_reg/register[1]/q_i_111/O
                         net (fo=1, routed)           0.520     8.018    CPU/aluResult_reg/register[3]/q_i_18_0
    SLICE_X50Y93         LUT6 (Prop_lut6_I1_O)        0.124     8.142 f  CPU/aluResult_reg/register[3]/q_i_56/O
                         net (fo=1, routed)           0.466     8.607    CPU/aluResult_reg/register[9]/q_i_7__29
    SLICE_X50Y93         LUT6 (Prop_lut6_I1_O)        0.124     8.731 f  CPU/aluResult_reg/register[9]/q_i_18/O
                         net (fo=1, routed)           0.811     9.543    CPU/mem_lw/q_i_4__37
    SLICE_X50Y94         LUT6 (Prop_lut6_I2_O)        0.124     9.667 f  CPU/mem_lw/q_i_7__29/O
                         net (fo=1, routed)           0.426    10.093    CPU/aluResult_reg/register[28]/q_reg_6
    SLICE_X50Y95         LUT6 (Prop_lut6_I2_O)        0.124    10.217 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.505    10.721    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X42Y95         LUT5 (Prop_lut5_I1_O)        0.124    10.845 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          1.169    12.014    CPU/IF_latch/register[2]/clr_pipe
    SLICE_X33Y85         FDCE                                         f  CPU/IF_latch/register[2]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        2.040     9.020    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.120     9.140 r  q_reg_i_5/O
                         net (fo=1, routed)           0.517     9.656    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.259     9.915 r  q_reg_i_3__0/O
                         net (fo=426, routed)         1.512    11.428    CPU/IF_latch/register[2]/negClock
    SLICE_X33Y85         FDCE                                         r  CPU/IF_latch/register[2]/q_reg/C
                         clock pessimism              0.480    11.908    
                         clock uncertainty           -0.084    11.824    
    SLICE_X33Y85         FDCE (Recov_fdce_C_CLR)     -0.405    11.419    CPU/IF_latch/register[2]/q_reg
  -------------------------------------------------------------------
                         required time                         11.419    
                         arrival time                         -12.014    
  -------------------------------------------------------------------
                         slack                                 -0.594    

Slack (VIOLATED) :        -0.594ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/IF_latch/register[4]/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.864ns  (logic 3.818ns (29.680%)  route 9.046ns (70.320%))
  Logic Levels:           11  (LUT5=2 LUT6=9)
  Clock Path Skew:        2.758ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.428ns = ( 11.428 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.690    -0.850    ProcMem/clk_out1
    RAMB18_X0Y38         RAMB18E1                                     r  ProcMem/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.604 f  ProcMem/MemoryArray_reg/DOADO[0]
                         net (fo=4, routed)           1.236     2.840    CPU/aluResult_reg/register[2]/DOADO[0]
    SLICE_X14Y94         LUT6 (Prop_lut6_I3_O)        0.124     2.964 r  CPU/aluResult_reg/register[2]/q_i_3__68/O
                         net (fo=1, routed)           0.930     3.894    CPU/aluResult_reg/register[5]/q_reg_27
    SLICE_X28Y94         LUT6 (Prop_lut6_I1_O)        0.124     4.018 f  CPU/aluResult_reg/register[5]/q_i_1__260/O
                         net (fo=4, routed)           0.468     4.487    CPU/aluResult_reg/register[5]/button_press_1_reg[0]
    SLICE_X35Y94         LUT5 (Prop_lut5_I2_O)        0.124     4.611 f  CPU/aluResult_reg/register[5]/real_prod0__0_i_31/O
                         net (fo=4, routed)           1.185     5.796    CPU/ex_readRegA_reg/register[3]/q_i_14__6_0
    SLICE_X48Y94         LUT6 (Prop_lut6_I3_O)        0.124     5.920 f  CPU/ex_readRegA_reg/register[3]/q_i_45/O
                         net (fo=1, routed)           0.482     6.402    CPU/ex_mem_excep/register[1]/q_i_111_3
    SLICE_X49Y92         LUT6 (Prop_lut6_I5_O)        0.124     6.526 f  CPU/ex_mem_excep/register[1]/q_i_14__6/O
                         net (fo=3, routed)           0.847     7.373    CPU/aluResult_reg/register[1]/q_i_56_1
    SLICE_X48Y93         LUT6 (Prop_lut6_I1_O)        0.124     7.497 r  CPU/aluResult_reg/register[1]/q_i_111/O
                         net (fo=1, routed)           0.520     8.018    CPU/aluResult_reg/register[3]/q_i_18_0
    SLICE_X50Y93         LUT6 (Prop_lut6_I1_O)        0.124     8.142 f  CPU/aluResult_reg/register[3]/q_i_56/O
                         net (fo=1, routed)           0.466     8.607    CPU/aluResult_reg/register[9]/q_i_7__29
    SLICE_X50Y93         LUT6 (Prop_lut6_I1_O)        0.124     8.731 f  CPU/aluResult_reg/register[9]/q_i_18/O
                         net (fo=1, routed)           0.811     9.543    CPU/mem_lw/q_i_4__37
    SLICE_X50Y94         LUT6 (Prop_lut6_I2_O)        0.124     9.667 f  CPU/mem_lw/q_i_7__29/O
                         net (fo=1, routed)           0.426    10.093    CPU/aluResult_reg/register[28]/q_reg_6
    SLICE_X50Y95         LUT6 (Prop_lut6_I2_O)        0.124    10.217 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.505    10.721    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X42Y95         LUT5 (Prop_lut5_I1_O)        0.124    10.845 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          1.169    12.014    CPU/IF_latch/register[4]/clr_pipe
    SLICE_X33Y85         FDCE                                         f  CPU/IF_latch/register[4]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        2.040     9.020    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.120     9.140 r  q_reg_i_5/O
                         net (fo=1, routed)           0.517     9.656    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.259     9.915 r  q_reg_i_3__0/O
                         net (fo=426, routed)         1.512    11.428    CPU/IF_latch/register[4]/negClock
    SLICE_X33Y85         FDCE                                         r  CPU/IF_latch/register[4]/q_reg/C
                         clock pessimism              0.480    11.908    
                         clock uncertainty           -0.084    11.824    
    SLICE_X33Y85         FDCE (Recov_fdce_C_CLR)     -0.405    11.419    CPU/IF_latch/register[4]/q_reg
  -------------------------------------------------------------------
                         required time                         11.419    
                         arrival time                         -12.014    
  -------------------------------------------------------------------
                         slack                                 -0.594    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.784ns  (arrival time - required time)
  Source:                 CPU/dffe_blt/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[5]/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.839ns  (logic 0.231ns (27.528%)  route 0.608ns (72.472%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.685ns = ( 10.685 - 10.000 ) 
    Source Clock Delay      (SCD):    0.546ns = ( 10.546 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.789     9.626    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.044     9.670 r  q_reg_i_5/O
                         net (fo=1, routed)           0.220     9.889    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     9.982 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.564    10.546    CPU/dffe_blt/negClock
    SLICE_X49Y94         FDCE                                         r  CPU/dffe_blt/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDCE (Prop_fdce_C_Q)         0.141    10.687 f  CPU/dffe_blt/q_reg/Q
                         net (fo=1, routed)           0.224    10.910    CPU/aluResult_reg/register[28]/EX_isBLT
    SLICE_X50Y95         LUT6 (Prop_lut6_I5_O)        0.045    10.955 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.215    11.170    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X42Y95         LUT5 (Prop_lut5_I1_O)        0.045    11.215 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          0.170    11.385    CPU/id_pcplusone_reg/register[5]/clr_pipe
    SLICE_X42Y94         FDCE                                         f  CPU/id_pcplusone_reg/register[5]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.110     9.437    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.055     9.492 r  q_reg_i_5/O
                         net (fo=1, routed)           0.244     9.736    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.849 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.836    10.685    CPU/id_pcplusone_reg/register[5]/negClock
    SLICE_X42Y94         FDCE                                         r  CPU/id_pcplusone_reg/register[5]/q_reg/C
                         clock pessimism             -0.101    10.584    
                         clock uncertainty            0.084    10.667    
    SLICE_X42Y94         FDCE (Remov_fdce_C_CLR)     -0.067    10.600    CPU/id_pcplusone_reg/register[5]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.600    
                         arrival time                          11.385    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.813ns  (arrival time - required time)
  Source:                 CPU/dffe_blt/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[8]/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        1.091ns  (logic 0.231ns (21.170%)  route 0.860ns (78.830%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.680ns = ( 10.680 - 10.000 ) 
    Source Clock Delay      (SCD):    0.546ns = ( 10.546 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.789     9.626    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.044     9.670 r  q_reg_i_5/O
                         net (fo=1, routed)           0.220     9.889    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     9.982 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.564    10.546    CPU/dffe_blt/negClock
    SLICE_X49Y94         FDCE                                         r  CPU/dffe_blt/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDCE (Prop_fdce_C_Q)         0.141    10.687 f  CPU/dffe_blt/q_reg/Q
                         net (fo=1, routed)           0.224    10.910    CPU/aluResult_reg/register[28]/EX_isBLT
    SLICE_X50Y95         LUT6 (Prop_lut6_I5_O)        0.045    10.955 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.215    11.170    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X42Y95         LUT5 (Prop_lut5_I1_O)        0.045    11.215 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          0.422    11.637    CPU/id_pcplusone_reg/register[8]/clr_pipe
    SLICE_X54Y92         FDCE                                         f  CPU/id_pcplusone_reg/register[8]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.110     9.437    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.055     9.492 r  q_reg_i_5/O
                         net (fo=1, routed)           0.244     9.736    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.849 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.831    10.680    CPU/id_pcplusone_reg/register[8]/negClock
    SLICE_X54Y92         FDCE                                         r  CPU/id_pcplusone_reg/register[8]/q_reg/C
                         clock pessimism              0.128    10.808    
                         clock uncertainty            0.084    10.891    
    SLICE_X54Y92         FDCE (Remov_fdce_C_CLR)     -0.067    10.824    CPU/id_pcplusone_reg/register[8]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.824    
                         arrival time                          11.637    
  -------------------------------------------------------------------
                         slack                                  0.813    

Slack (MET) :             0.831ns  (arrival time - required time)
  Source:                 CPU/dffe_blt/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[10]/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        1.105ns  (logic 0.231ns (20.901%)  route 0.874ns (79.099%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.676ns = ( 10.676 - 10.000 ) 
    Source Clock Delay      (SCD):    0.546ns = ( 10.546 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.789     9.626    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.044     9.670 r  q_reg_i_5/O
                         net (fo=1, routed)           0.220     9.889    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     9.982 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.564    10.546    CPU/dffe_blt/negClock
    SLICE_X49Y94         FDCE                                         r  CPU/dffe_blt/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDCE (Prop_fdce_C_Q)         0.141    10.687 f  CPU/dffe_blt/q_reg/Q
                         net (fo=1, routed)           0.224    10.910    CPU/aluResult_reg/register[28]/EX_isBLT
    SLICE_X50Y95         LUT6 (Prop_lut6_I5_O)        0.045    10.955 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.215    11.170    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X42Y95         LUT5 (Prop_lut5_I1_O)        0.045    11.215 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          0.436    11.651    CPU/id_pcplusone_reg/register[10]/clr_pipe
    SLICE_X54Y85         FDCE                                         f  CPU/id_pcplusone_reg/register[10]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.110     9.437    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.055     9.492 r  q_reg_i_5/O
                         net (fo=1, routed)           0.244     9.736    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.849 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.827    10.676    CPU/id_pcplusone_reg/register[10]/negClock
    SLICE_X54Y85         FDCE                                         r  CPU/id_pcplusone_reg/register[10]/q_reg/C
                         clock pessimism              0.128    10.804    
                         clock uncertainty            0.084    10.887    
    SLICE_X54Y85         FDCE (Remov_fdce_C_CLR)     -0.067    10.820    CPU/id_pcplusone_reg/register[10]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.820    
                         arrival time                          11.651    
  -------------------------------------------------------------------
                         slack                                  0.831    

Slack (MET) :             0.854ns  (arrival time - required time)
  Source:                 CPU/dffe_blt/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[30]/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        1.112ns  (logic 0.231ns (20.777%)  route 0.881ns (79.223%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.684ns = ( 10.684 - 10.000 ) 
    Source Clock Delay      (SCD):    0.546ns = ( 10.546 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.789     9.626    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.044     9.670 r  q_reg_i_5/O
                         net (fo=1, routed)           0.220     9.889    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     9.982 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.564    10.546    CPU/dffe_blt/negClock
    SLICE_X49Y94         FDCE                                         r  CPU/dffe_blt/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDCE (Prop_fdce_C_Q)         0.141    10.687 f  CPU/dffe_blt/q_reg/Q
                         net (fo=1, routed)           0.224    10.910    CPU/aluResult_reg/register[28]/EX_isBLT
    SLICE_X50Y95         LUT6 (Prop_lut6_I5_O)        0.045    10.955 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.215    11.170    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X42Y95         LUT5 (Prop_lut5_I1_O)        0.045    11.215 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          0.443    11.657    CPU/id_pcplusone_reg/register[30]/clr_pipe
    SLICE_X61Y95         FDCE                                         f  CPU/id_pcplusone_reg/register[30]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.110     9.437    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.055     9.492 r  q_reg_i_5/O
                         net (fo=1, routed)           0.244     9.736    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.849 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.835    10.684    CPU/id_pcplusone_reg/register[30]/negClock
    SLICE_X61Y95         FDCE                                         r  CPU/id_pcplusone_reg/register[30]/q_reg/C
                         clock pessimism              0.128    10.812    
                         clock uncertainty            0.084    10.895    
    SLICE_X61Y95         FDCE (Remov_fdce_C_CLR)     -0.092    10.803    CPU/id_pcplusone_reg/register[30]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.803    
                         arrival time                          11.657    
  -------------------------------------------------------------------
                         slack                                  0.854    

Slack (MET) :             0.856ns  (arrival time - required time)
  Source:                 CPU/dffe_blt/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[14]/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        1.105ns  (logic 0.231ns (20.901%)  route 0.874ns (79.099%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.676ns = ( 10.676 - 10.000 ) 
    Source Clock Delay      (SCD):    0.546ns = ( 10.546 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.789     9.626    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.044     9.670 r  q_reg_i_5/O
                         net (fo=1, routed)           0.220     9.889    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     9.982 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.564    10.546    CPU/dffe_blt/negClock
    SLICE_X49Y94         FDCE                                         r  CPU/dffe_blt/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDCE (Prop_fdce_C_Q)         0.141    10.687 f  CPU/dffe_blt/q_reg/Q
                         net (fo=1, routed)           0.224    10.910    CPU/aluResult_reg/register[28]/EX_isBLT
    SLICE_X50Y95         LUT6 (Prop_lut6_I5_O)        0.045    10.955 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.215    11.170    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X42Y95         LUT5 (Prop_lut5_I1_O)        0.045    11.215 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          0.436    11.651    CPU/id_pcplusone_reg/register[14]/clr_pipe
    SLICE_X55Y85         FDCE                                         f  CPU/id_pcplusone_reg/register[14]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.110     9.437    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.055     9.492 r  q_reg_i_5/O
                         net (fo=1, routed)           0.244     9.736    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.849 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.827    10.676    CPU/id_pcplusone_reg/register[14]/negClock
    SLICE_X55Y85         FDCE                                         r  CPU/id_pcplusone_reg/register[14]/q_reg/C
                         clock pessimism              0.128    10.804    
                         clock uncertainty            0.084    10.887    
    SLICE_X55Y85         FDCE (Remov_fdce_C_CLR)     -0.092    10.795    CPU/id_pcplusone_reg/register[14]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.795    
                         arrival time                          11.651    
  -------------------------------------------------------------------
                         slack                                  0.856    

Slack (MET) :             0.862ns  (arrival time - required time)
  Source:                 CPU/dffe_blt/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[15]/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        1.113ns  (logic 0.231ns (20.761%)  route 0.882ns (79.239%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.677ns = ( 10.677 - 10.000 ) 
    Source Clock Delay      (SCD):    0.546ns = ( 10.546 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.789     9.626    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.044     9.670 r  q_reg_i_5/O
                         net (fo=1, routed)           0.220     9.889    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     9.982 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.564    10.546    CPU/dffe_blt/negClock
    SLICE_X49Y94         FDCE                                         r  CPU/dffe_blt/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDCE (Prop_fdce_C_Q)         0.141    10.687 f  CPU/dffe_blt/q_reg/Q
                         net (fo=1, routed)           0.224    10.910    CPU/aluResult_reg/register[28]/EX_isBLT
    SLICE_X50Y95         LUT6 (Prop_lut6_I5_O)        0.045    10.955 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.215    11.170    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X42Y95         LUT5 (Prop_lut5_I1_O)        0.045    11.215 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          0.444    11.658    CPU/id_pcplusone_reg/register[15]/clr_pipe
    SLICE_X57Y86         FDCE                                         f  CPU/id_pcplusone_reg/register[15]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.110     9.437    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.055     9.492 r  q_reg_i_5/O
                         net (fo=1, routed)           0.244     9.736    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.849 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.828    10.677    CPU/id_pcplusone_reg/register[15]/negClock
    SLICE_X57Y86         FDCE                                         r  CPU/id_pcplusone_reg/register[15]/q_reg/C
                         clock pessimism              0.128    10.805    
                         clock uncertainty            0.084    10.888    
    SLICE_X57Y86         FDCE (Remov_fdce_C_CLR)     -0.092    10.796    CPU/id_pcplusone_reg/register[15]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.796    
                         arrival time                          11.658    
  -------------------------------------------------------------------
                         slack                                  0.862    

Slack (MET) :             0.866ns  (arrival time - required time)
  Source:                 CPU/dffe_blt/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[24]/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        1.123ns  (logic 0.231ns (20.573%)  route 0.892ns (79.427%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.683ns = ( 10.683 - 10.000 ) 
    Source Clock Delay      (SCD):    0.546ns = ( 10.546 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.789     9.626    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.044     9.670 r  q_reg_i_5/O
                         net (fo=1, routed)           0.220     9.889    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     9.982 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.564    10.546    CPU/dffe_blt/negClock
    SLICE_X49Y94         FDCE                                         r  CPU/dffe_blt/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDCE (Prop_fdce_C_Q)         0.141    10.687 f  CPU/dffe_blt/q_reg/Q
                         net (fo=1, routed)           0.224    10.910    CPU/aluResult_reg/register[28]/EX_isBLT
    SLICE_X50Y95         LUT6 (Prop_lut6_I5_O)        0.045    10.955 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.215    11.170    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X42Y95         LUT5 (Prop_lut5_I1_O)        0.045    11.215 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          0.454    11.668    CPU/id_pcplusone_reg/register[24]/clr_pipe
    SLICE_X61Y91         FDCE                                         f  CPU/id_pcplusone_reg/register[24]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.110     9.437    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.055     9.492 r  q_reg_i_5/O
                         net (fo=1, routed)           0.244     9.736    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.849 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.834    10.683    CPU/id_pcplusone_reg/register[24]/negClock
    SLICE_X61Y91         FDCE                                         r  CPU/id_pcplusone_reg/register[24]/q_reg/C
                         clock pessimism              0.128    10.811    
                         clock uncertainty            0.084    10.894    
    SLICE_X61Y91         FDCE (Remov_fdce_C_CLR)     -0.092    10.802    CPU/id_pcplusone_reg/register[24]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.802    
                         arrival time                          11.668    
  -------------------------------------------------------------------
                         slack                                  0.866    

Slack (MET) :             0.866ns  (arrival time - required time)
  Source:                 CPU/dffe_blt/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[25]/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        1.123ns  (logic 0.231ns (20.573%)  route 0.892ns (79.427%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.683ns = ( 10.683 - 10.000 ) 
    Source Clock Delay      (SCD):    0.546ns = ( 10.546 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.789     9.626    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.044     9.670 r  q_reg_i_5/O
                         net (fo=1, routed)           0.220     9.889    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     9.982 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.564    10.546    CPU/dffe_blt/negClock
    SLICE_X49Y94         FDCE                                         r  CPU/dffe_blt/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDCE (Prop_fdce_C_Q)         0.141    10.687 f  CPU/dffe_blt/q_reg/Q
                         net (fo=1, routed)           0.224    10.910    CPU/aluResult_reg/register[28]/EX_isBLT
    SLICE_X50Y95         LUT6 (Prop_lut6_I5_O)        0.045    10.955 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.215    11.170    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X42Y95         LUT5 (Prop_lut5_I1_O)        0.045    11.215 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          0.454    11.668    CPU/id_pcplusone_reg/register[25]/clr_pipe
    SLICE_X61Y91         FDCE                                         f  CPU/id_pcplusone_reg/register[25]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.110     9.437    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.055     9.492 r  q_reg_i_5/O
                         net (fo=1, routed)           0.244     9.736    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.849 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.834    10.683    CPU/id_pcplusone_reg/register[25]/negClock
    SLICE_X61Y91         FDCE                                         r  CPU/id_pcplusone_reg/register[25]/q_reg/C
                         clock pessimism              0.128    10.811    
                         clock uncertainty            0.084    10.894    
    SLICE_X61Y91         FDCE (Remov_fdce_C_CLR)     -0.092    10.802    CPU/id_pcplusone_reg/register[25]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.802    
                         arrival time                          11.668    
  -------------------------------------------------------------------
                         slack                                  0.866    

Slack (MET) :             0.866ns  (arrival time - required time)
  Source:                 CPU/dffe_blt/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[26]/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        1.123ns  (logic 0.231ns (20.573%)  route 0.892ns (79.427%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.683ns = ( 10.683 - 10.000 ) 
    Source Clock Delay      (SCD):    0.546ns = ( 10.546 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.789     9.626    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.044     9.670 r  q_reg_i_5/O
                         net (fo=1, routed)           0.220     9.889    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     9.982 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.564    10.546    CPU/dffe_blt/negClock
    SLICE_X49Y94         FDCE                                         r  CPU/dffe_blt/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDCE (Prop_fdce_C_Q)         0.141    10.687 f  CPU/dffe_blt/q_reg/Q
                         net (fo=1, routed)           0.224    10.910    CPU/aluResult_reg/register[28]/EX_isBLT
    SLICE_X50Y95         LUT6 (Prop_lut6_I5_O)        0.045    10.955 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.215    11.170    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X42Y95         LUT5 (Prop_lut5_I1_O)        0.045    11.215 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          0.454    11.668    CPU/id_pcplusone_reg/register[26]/clr_pipe
    SLICE_X61Y91         FDCE                                         f  CPU/id_pcplusone_reg/register[26]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.110     9.437    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.055     9.492 r  q_reg_i_5/O
                         net (fo=1, routed)           0.244     9.736    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.849 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.834    10.683    CPU/id_pcplusone_reg/register[26]/negClock
    SLICE_X61Y91         FDCE                                         r  CPU/id_pcplusone_reg/register[26]/q_reg/C
                         clock pessimism              0.128    10.811    
                         clock uncertainty            0.084    10.894    
    SLICE_X61Y91         FDCE (Remov_fdce_C_CLR)     -0.092    10.802    CPU/id_pcplusone_reg/register[26]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.802    
                         arrival time                          11.668    
  -------------------------------------------------------------------
                         slack                                  0.866    

Slack (MET) :             0.879ns  (arrival time - required time)
  Source:                 CPU/dffe_blt/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[13]/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        1.132ns  (logic 0.231ns (20.414%)  route 0.901ns (79.586%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.679ns = ( 10.679 - 10.000 ) 
    Source Clock Delay      (SCD):    0.546ns = ( 10.546 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.789     9.626    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.044     9.670 r  q_reg_i_5/O
                         net (fo=1, routed)           0.220     9.889    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     9.982 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.564    10.546    CPU/dffe_blt/negClock
    SLICE_X49Y94         FDCE                                         r  CPU/dffe_blt/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDCE (Prop_fdce_C_Q)         0.141    10.687 f  CPU/dffe_blt/q_reg/Q
                         net (fo=1, routed)           0.224    10.910    CPU/aluResult_reg/register[28]/EX_isBLT
    SLICE_X50Y95         LUT6 (Prop_lut6_I5_O)        0.045    10.955 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.215    11.170    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X42Y95         LUT5 (Prop_lut5_I1_O)        0.045    11.215 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          0.463    11.677    CPU/id_pcplusone_reg/register[13]/clr_pipe
    SLICE_X55Y88         FDCE                                         f  CPU/id_pcplusone_reg/register[13]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.110     9.437    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.055     9.492 r  q_reg_i_5/O
                         net (fo=1, routed)           0.244     9.736    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.849 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.830    10.679    CPU/id_pcplusone_reg/register[13]/negClock
    SLICE_X55Y88         FDCE                                         r  CPU/id_pcplusone_reg/register[13]/q_reg/C
                         clock pessimism              0.128    10.807    
                         clock uncertainty            0.084    10.890    
    SLICE_X55Y88         FDCE (Remov_fdce_C_CLR)     -0.092    10.798    CPU/id_pcplusone_reg/register[13]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.798    
                         arrival time                          11.677    
  -------------------------------------------------------------------
                         slack                                  0.879    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :           57  Failing Endpoints,  Worst Slack       -0.690ns,  Total Violation      -24.494ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.868ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.690ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[29]/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.956ns  (logic 3.818ns (29.470%)  route 9.138ns (70.530%))
  Logic Levels:           11  (LUT5=2 LUT6=9)
  Clock Path Skew:        2.752ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.422ns = ( 11.422 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.690    -0.850    ProcMem/clk_out1
    RAMB18_X0Y38         RAMB18E1                                     r  ProcMem/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.604 f  ProcMem/MemoryArray_reg/DOADO[0]
                         net (fo=4, routed)           1.236     2.840    CPU/aluResult_reg/register[2]/DOADO[0]
    SLICE_X14Y94         LUT6 (Prop_lut6_I3_O)        0.124     2.964 r  CPU/aluResult_reg/register[2]/q_i_3__68/O
                         net (fo=1, routed)           0.930     3.894    CPU/aluResult_reg/register[5]/q_reg_27
    SLICE_X28Y94         LUT6 (Prop_lut6_I1_O)        0.124     4.018 f  CPU/aluResult_reg/register[5]/q_i_1__260/O
                         net (fo=4, routed)           0.468     4.487    CPU/aluResult_reg/register[5]/button_press_1_reg[0]
    SLICE_X35Y94         LUT5 (Prop_lut5_I2_O)        0.124     4.611 f  CPU/aluResult_reg/register[5]/real_prod0__0_i_31/O
                         net (fo=4, routed)           1.185     5.796    CPU/ex_readRegA_reg/register[3]/q_i_14__6_0
    SLICE_X48Y94         LUT6 (Prop_lut6_I3_O)        0.124     5.920 f  CPU/ex_readRegA_reg/register[3]/q_i_45/O
                         net (fo=1, routed)           0.482     6.402    CPU/ex_mem_excep/register[1]/q_i_111_3
    SLICE_X49Y92         LUT6 (Prop_lut6_I5_O)        0.124     6.526 f  CPU/ex_mem_excep/register[1]/q_i_14__6/O
                         net (fo=3, routed)           0.847     7.373    CPU/aluResult_reg/register[1]/q_i_56_1
    SLICE_X48Y93         LUT6 (Prop_lut6_I1_O)        0.124     7.497 r  CPU/aluResult_reg/register[1]/q_i_111/O
                         net (fo=1, routed)           0.520     8.018    CPU/aluResult_reg/register[3]/q_i_18_0
    SLICE_X50Y93         LUT6 (Prop_lut6_I1_O)        0.124     8.142 f  CPU/aluResult_reg/register[3]/q_i_56/O
                         net (fo=1, routed)           0.466     8.607    CPU/aluResult_reg/register[9]/q_i_7__29
    SLICE_X50Y93         LUT6 (Prop_lut6_I1_O)        0.124     8.731 f  CPU/aluResult_reg/register[9]/q_i_18/O
                         net (fo=1, routed)           0.811     9.543    CPU/mem_lw/q_i_4__37
    SLICE_X50Y94         LUT6 (Prop_lut6_I2_O)        0.124     9.667 f  CPU/mem_lw/q_i_7__29/O
                         net (fo=1, routed)           0.426    10.093    CPU/aluResult_reg/register[28]/q_reg_6
    SLICE_X50Y95         LUT6 (Prop_lut6_I2_O)        0.124    10.217 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.505    10.721    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X42Y95         LUT5 (Prop_lut5_I1_O)        0.124    10.845 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          1.260    12.105    CPU/id_pcplusone_reg/register[29]/clr_pipe
    SLICE_X59Y93         FDCE                                         f  CPU/id_pcplusone_reg/register[29]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        2.040     9.020    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.120     9.140 r  q_reg_i_5/O
                         net (fo=1, routed)           0.517     9.656    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.259     9.915 r  q_reg_i_3__0/O
                         net (fo=426, routed)         1.506    11.422    CPU/id_pcplusone_reg/register[29]/negClock
    SLICE_X59Y93         FDCE                                         r  CPU/id_pcplusone_reg/register[29]/q_reg/C
                         clock pessimism              0.480    11.902    
                         clock uncertainty           -0.082    11.820    
    SLICE_X59Y93         FDCE (Recov_fdce_C_CLR)     -0.405    11.415    CPU/id_pcplusone_reg/register[29]/q_reg
  -------------------------------------------------------------------
                         required time                         11.415    
                         arrival time                         -12.106    
  -------------------------------------------------------------------
                         slack                                 -0.690    

Slack (VIOLATED) :        -0.660ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[21]/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.926ns  (logic 3.818ns (29.538%)  route 9.108ns (70.462%))
  Logic Levels:           11  (LUT5=2 LUT6=9)
  Clock Path Skew:        2.752ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.422ns = ( 11.422 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.690    -0.850    ProcMem/clk_out1
    RAMB18_X0Y38         RAMB18E1                                     r  ProcMem/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.604 f  ProcMem/MemoryArray_reg/DOADO[0]
                         net (fo=4, routed)           1.236     2.840    CPU/aluResult_reg/register[2]/DOADO[0]
    SLICE_X14Y94         LUT6 (Prop_lut6_I3_O)        0.124     2.964 r  CPU/aluResult_reg/register[2]/q_i_3__68/O
                         net (fo=1, routed)           0.930     3.894    CPU/aluResult_reg/register[5]/q_reg_27
    SLICE_X28Y94         LUT6 (Prop_lut6_I1_O)        0.124     4.018 f  CPU/aluResult_reg/register[5]/q_i_1__260/O
                         net (fo=4, routed)           0.468     4.487    CPU/aluResult_reg/register[5]/button_press_1_reg[0]
    SLICE_X35Y94         LUT5 (Prop_lut5_I2_O)        0.124     4.611 f  CPU/aluResult_reg/register[5]/real_prod0__0_i_31/O
                         net (fo=4, routed)           1.185     5.796    CPU/ex_readRegA_reg/register[3]/q_i_14__6_0
    SLICE_X48Y94         LUT6 (Prop_lut6_I3_O)        0.124     5.920 f  CPU/ex_readRegA_reg/register[3]/q_i_45/O
                         net (fo=1, routed)           0.482     6.402    CPU/ex_mem_excep/register[1]/q_i_111_3
    SLICE_X49Y92         LUT6 (Prop_lut6_I5_O)        0.124     6.526 f  CPU/ex_mem_excep/register[1]/q_i_14__6/O
                         net (fo=3, routed)           0.847     7.373    CPU/aluResult_reg/register[1]/q_i_56_1
    SLICE_X48Y93         LUT6 (Prop_lut6_I1_O)        0.124     7.497 r  CPU/aluResult_reg/register[1]/q_i_111/O
                         net (fo=1, routed)           0.520     8.018    CPU/aluResult_reg/register[3]/q_i_18_0
    SLICE_X50Y93         LUT6 (Prop_lut6_I1_O)        0.124     8.142 f  CPU/aluResult_reg/register[3]/q_i_56/O
                         net (fo=1, routed)           0.466     8.607    CPU/aluResult_reg/register[9]/q_i_7__29
    SLICE_X50Y93         LUT6 (Prop_lut6_I1_O)        0.124     8.731 f  CPU/aluResult_reg/register[9]/q_i_18/O
                         net (fo=1, routed)           0.811     9.543    CPU/mem_lw/q_i_4__37
    SLICE_X50Y94         LUT6 (Prop_lut6_I2_O)        0.124     9.667 f  CPU/mem_lw/q_i_7__29/O
                         net (fo=1, routed)           0.426    10.093    CPU/aluResult_reg/register[28]/q_reg_6
    SLICE_X50Y95         LUT6 (Prop_lut6_I2_O)        0.124    10.217 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.505    10.721    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X42Y95         LUT5 (Prop_lut5_I1_O)        0.124    10.845 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          1.230    12.076    CPU/id_pcplusone_reg/register[21]/clr_pipe
    SLICE_X59Y94         FDCE                                         f  CPU/id_pcplusone_reg/register[21]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        2.040     9.020    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.120     9.140 r  q_reg_i_5/O
                         net (fo=1, routed)           0.517     9.656    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.259     9.915 r  q_reg_i_3__0/O
                         net (fo=426, routed)         1.506    11.422    CPU/id_pcplusone_reg/register[21]/negClock
    SLICE_X59Y94         FDCE                                         r  CPU/id_pcplusone_reg/register[21]/q_reg/C
                         clock pessimism              0.480    11.902    
                         clock uncertainty           -0.082    11.820    
    SLICE_X59Y94         FDCE (Recov_fdce_C_CLR)     -0.405    11.415    CPU/id_pcplusone_reg/register[21]/q_reg
  -------------------------------------------------------------------
                         required time                         11.415    
                         arrival time                         -12.076    
  -------------------------------------------------------------------
                         slack                                 -0.660    

Slack (VIOLATED) :        -0.660ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[28]/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.926ns  (logic 3.818ns (29.538%)  route 9.108ns (70.462%))
  Logic Levels:           11  (LUT5=2 LUT6=9)
  Clock Path Skew:        2.752ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.422ns = ( 11.422 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.690    -0.850    ProcMem/clk_out1
    RAMB18_X0Y38         RAMB18E1                                     r  ProcMem/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.604 f  ProcMem/MemoryArray_reg/DOADO[0]
                         net (fo=4, routed)           1.236     2.840    CPU/aluResult_reg/register[2]/DOADO[0]
    SLICE_X14Y94         LUT6 (Prop_lut6_I3_O)        0.124     2.964 r  CPU/aluResult_reg/register[2]/q_i_3__68/O
                         net (fo=1, routed)           0.930     3.894    CPU/aluResult_reg/register[5]/q_reg_27
    SLICE_X28Y94         LUT6 (Prop_lut6_I1_O)        0.124     4.018 f  CPU/aluResult_reg/register[5]/q_i_1__260/O
                         net (fo=4, routed)           0.468     4.487    CPU/aluResult_reg/register[5]/button_press_1_reg[0]
    SLICE_X35Y94         LUT5 (Prop_lut5_I2_O)        0.124     4.611 f  CPU/aluResult_reg/register[5]/real_prod0__0_i_31/O
                         net (fo=4, routed)           1.185     5.796    CPU/ex_readRegA_reg/register[3]/q_i_14__6_0
    SLICE_X48Y94         LUT6 (Prop_lut6_I3_O)        0.124     5.920 f  CPU/ex_readRegA_reg/register[3]/q_i_45/O
                         net (fo=1, routed)           0.482     6.402    CPU/ex_mem_excep/register[1]/q_i_111_3
    SLICE_X49Y92         LUT6 (Prop_lut6_I5_O)        0.124     6.526 f  CPU/ex_mem_excep/register[1]/q_i_14__6/O
                         net (fo=3, routed)           0.847     7.373    CPU/aluResult_reg/register[1]/q_i_56_1
    SLICE_X48Y93         LUT6 (Prop_lut6_I1_O)        0.124     7.497 r  CPU/aluResult_reg/register[1]/q_i_111/O
                         net (fo=1, routed)           0.520     8.018    CPU/aluResult_reg/register[3]/q_i_18_0
    SLICE_X50Y93         LUT6 (Prop_lut6_I1_O)        0.124     8.142 f  CPU/aluResult_reg/register[3]/q_i_56/O
                         net (fo=1, routed)           0.466     8.607    CPU/aluResult_reg/register[9]/q_i_7__29
    SLICE_X50Y93         LUT6 (Prop_lut6_I1_O)        0.124     8.731 f  CPU/aluResult_reg/register[9]/q_i_18/O
                         net (fo=1, routed)           0.811     9.543    CPU/mem_lw/q_i_4__37
    SLICE_X50Y94         LUT6 (Prop_lut6_I2_O)        0.124     9.667 f  CPU/mem_lw/q_i_7__29/O
                         net (fo=1, routed)           0.426    10.093    CPU/aluResult_reg/register[28]/q_reg_6
    SLICE_X50Y95         LUT6 (Prop_lut6_I2_O)        0.124    10.217 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.505    10.721    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X42Y95         LUT5 (Prop_lut5_I1_O)        0.124    10.845 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          1.230    12.076    CPU/id_pcplusone_reg/register[28]/clr_pipe
    SLICE_X59Y94         FDCE                                         f  CPU/id_pcplusone_reg/register[28]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        2.040     9.020    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.120     9.140 r  q_reg_i_5/O
                         net (fo=1, routed)           0.517     9.656    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.259     9.915 r  q_reg_i_3__0/O
                         net (fo=426, routed)         1.506    11.422    CPU/id_pcplusone_reg/register[28]/negClock
    SLICE_X59Y94         FDCE                                         r  CPU/id_pcplusone_reg/register[28]/q_reg/C
                         clock pessimism              0.480    11.902    
                         clock uncertainty           -0.082    11.820    
    SLICE_X59Y94         FDCE (Recov_fdce_C_CLR)     -0.405    11.415    CPU/id_pcplusone_reg/register[28]/q_reg
  -------------------------------------------------------------------
                         required time                         11.415    
                         arrival time                         -12.076    
  -------------------------------------------------------------------
                         slack                                 -0.660    

Slack (VIOLATED) :        -0.652ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[16]/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.003ns  (logic 3.818ns (29.363%)  route 9.185ns (70.637%))
  Logic Levels:           11  (LUT5=2 LUT6=9)
  Clock Path Skew:        2.751ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.421ns = ( 11.421 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.690    -0.850    ProcMem/clk_out1
    RAMB18_X0Y38         RAMB18E1                                     r  ProcMem/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.604 f  ProcMem/MemoryArray_reg/DOADO[0]
                         net (fo=4, routed)           1.236     2.840    CPU/aluResult_reg/register[2]/DOADO[0]
    SLICE_X14Y94         LUT6 (Prop_lut6_I3_O)        0.124     2.964 r  CPU/aluResult_reg/register[2]/q_i_3__68/O
                         net (fo=1, routed)           0.930     3.894    CPU/aluResult_reg/register[5]/q_reg_27
    SLICE_X28Y94         LUT6 (Prop_lut6_I1_O)        0.124     4.018 f  CPU/aluResult_reg/register[5]/q_i_1__260/O
                         net (fo=4, routed)           0.468     4.487    CPU/aluResult_reg/register[5]/button_press_1_reg[0]
    SLICE_X35Y94         LUT5 (Prop_lut5_I2_O)        0.124     4.611 f  CPU/aluResult_reg/register[5]/real_prod0__0_i_31/O
                         net (fo=4, routed)           1.185     5.796    CPU/ex_readRegA_reg/register[3]/q_i_14__6_0
    SLICE_X48Y94         LUT6 (Prop_lut6_I3_O)        0.124     5.920 f  CPU/ex_readRegA_reg/register[3]/q_i_45/O
                         net (fo=1, routed)           0.482     6.402    CPU/ex_mem_excep/register[1]/q_i_111_3
    SLICE_X49Y92         LUT6 (Prop_lut6_I5_O)        0.124     6.526 f  CPU/ex_mem_excep/register[1]/q_i_14__6/O
                         net (fo=3, routed)           0.847     7.373    CPU/aluResult_reg/register[1]/q_i_56_1
    SLICE_X48Y93         LUT6 (Prop_lut6_I1_O)        0.124     7.497 r  CPU/aluResult_reg/register[1]/q_i_111/O
                         net (fo=1, routed)           0.520     8.018    CPU/aluResult_reg/register[3]/q_i_18_0
    SLICE_X50Y93         LUT6 (Prop_lut6_I1_O)        0.124     8.142 f  CPU/aluResult_reg/register[3]/q_i_56/O
                         net (fo=1, routed)           0.466     8.607    CPU/aluResult_reg/register[9]/q_i_7__29
    SLICE_X50Y93         LUT6 (Prop_lut6_I1_O)        0.124     8.731 f  CPU/aluResult_reg/register[9]/q_i_18/O
                         net (fo=1, routed)           0.811     9.543    CPU/mem_lw/q_i_4__37
    SLICE_X50Y94         LUT6 (Prop_lut6_I2_O)        0.124     9.667 f  CPU/mem_lw/q_i_7__29/O
                         net (fo=1, routed)           0.426    10.093    CPU/aluResult_reg/register[28]/q_reg_6
    SLICE_X50Y95         LUT6 (Prop_lut6_I2_O)        0.124    10.217 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.505    10.721    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X42Y95         LUT5 (Prop_lut5_I1_O)        0.124    10.845 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          1.307    12.152    CPU/id_pcplusone_reg/register[16]/clr_pipe
    SLICE_X58Y91         FDCE                                         f  CPU/id_pcplusone_reg/register[16]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        2.040     9.020    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.120     9.140 r  q_reg_i_5/O
                         net (fo=1, routed)           0.517     9.656    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.259     9.915 r  q_reg_i_3__0/O
                         net (fo=426, routed)         1.505    11.421    CPU/id_pcplusone_reg/register[16]/negClock
    SLICE_X58Y91         FDCE                                         r  CPU/id_pcplusone_reg/register[16]/q_reg/C
                         clock pessimism              0.480    11.901    
                         clock uncertainty           -0.082    11.819    
    SLICE_X58Y91         FDCE (Recov_fdce_C_CLR)     -0.319    11.500    CPU/id_pcplusone_reg/register[16]/q_reg
  -------------------------------------------------------------------
                         required time                         11.500    
                         arrival time                         -12.152    
  -------------------------------------------------------------------
                         slack                                 -0.652    

Slack (VIOLATED) :        -0.652ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[17]/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.003ns  (logic 3.818ns (29.363%)  route 9.185ns (70.637%))
  Logic Levels:           11  (LUT5=2 LUT6=9)
  Clock Path Skew:        2.751ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.421ns = ( 11.421 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.690    -0.850    ProcMem/clk_out1
    RAMB18_X0Y38         RAMB18E1                                     r  ProcMem/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.604 f  ProcMem/MemoryArray_reg/DOADO[0]
                         net (fo=4, routed)           1.236     2.840    CPU/aluResult_reg/register[2]/DOADO[0]
    SLICE_X14Y94         LUT6 (Prop_lut6_I3_O)        0.124     2.964 r  CPU/aluResult_reg/register[2]/q_i_3__68/O
                         net (fo=1, routed)           0.930     3.894    CPU/aluResult_reg/register[5]/q_reg_27
    SLICE_X28Y94         LUT6 (Prop_lut6_I1_O)        0.124     4.018 f  CPU/aluResult_reg/register[5]/q_i_1__260/O
                         net (fo=4, routed)           0.468     4.487    CPU/aluResult_reg/register[5]/button_press_1_reg[0]
    SLICE_X35Y94         LUT5 (Prop_lut5_I2_O)        0.124     4.611 f  CPU/aluResult_reg/register[5]/real_prod0__0_i_31/O
                         net (fo=4, routed)           1.185     5.796    CPU/ex_readRegA_reg/register[3]/q_i_14__6_0
    SLICE_X48Y94         LUT6 (Prop_lut6_I3_O)        0.124     5.920 f  CPU/ex_readRegA_reg/register[3]/q_i_45/O
                         net (fo=1, routed)           0.482     6.402    CPU/ex_mem_excep/register[1]/q_i_111_3
    SLICE_X49Y92         LUT6 (Prop_lut6_I5_O)        0.124     6.526 f  CPU/ex_mem_excep/register[1]/q_i_14__6/O
                         net (fo=3, routed)           0.847     7.373    CPU/aluResult_reg/register[1]/q_i_56_1
    SLICE_X48Y93         LUT6 (Prop_lut6_I1_O)        0.124     7.497 r  CPU/aluResult_reg/register[1]/q_i_111/O
                         net (fo=1, routed)           0.520     8.018    CPU/aluResult_reg/register[3]/q_i_18_0
    SLICE_X50Y93         LUT6 (Prop_lut6_I1_O)        0.124     8.142 f  CPU/aluResult_reg/register[3]/q_i_56/O
                         net (fo=1, routed)           0.466     8.607    CPU/aluResult_reg/register[9]/q_i_7__29
    SLICE_X50Y93         LUT6 (Prop_lut6_I1_O)        0.124     8.731 f  CPU/aluResult_reg/register[9]/q_i_18/O
                         net (fo=1, routed)           0.811     9.543    CPU/mem_lw/q_i_4__37
    SLICE_X50Y94         LUT6 (Prop_lut6_I2_O)        0.124     9.667 f  CPU/mem_lw/q_i_7__29/O
                         net (fo=1, routed)           0.426    10.093    CPU/aluResult_reg/register[28]/q_reg_6
    SLICE_X50Y95         LUT6 (Prop_lut6_I2_O)        0.124    10.217 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.505    10.721    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X42Y95         LUT5 (Prop_lut5_I1_O)        0.124    10.845 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          1.307    12.152    CPU/id_pcplusone_reg/register[17]/clr_pipe
    SLICE_X58Y91         FDCE                                         f  CPU/id_pcplusone_reg/register[17]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        2.040     9.020    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.120     9.140 r  q_reg_i_5/O
                         net (fo=1, routed)           0.517     9.656    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.259     9.915 r  q_reg_i_3__0/O
                         net (fo=426, routed)         1.505    11.421    CPU/id_pcplusone_reg/register[17]/negClock
    SLICE_X58Y91         FDCE                                         r  CPU/id_pcplusone_reg/register[17]/q_reg/C
                         clock pessimism              0.480    11.901    
                         clock uncertainty           -0.082    11.819    
    SLICE_X58Y91         FDCE (Recov_fdce_C_CLR)     -0.319    11.500    CPU/id_pcplusone_reg/register[17]/q_reg
  -------------------------------------------------------------------
                         required time                         11.500    
                         arrival time                         -12.152    
  -------------------------------------------------------------------
                         slack                                 -0.652    

Slack (VIOLATED) :        -0.652ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[18]/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.003ns  (logic 3.818ns (29.363%)  route 9.185ns (70.637%))
  Logic Levels:           11  (LUT5=2 LUT6=9)
  Clock Path Skew:        2.751ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.421ns = ( 11.421 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.690    -0.850    ProcMem/clk_out1
    RAMB18_X0Y38         RAMB18E1                                     r  ProcMem/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.604 f  ProcMem/MemoryArray_reg/DOADO[0]
                         net (fo=4, routed)           1.236     2.840    CPU/aluResult_reg/register[2]/DOADO[0]
    SLICE_X14Y94         LUT6 (Prop_lut6_I3_O)        0.124     2.964 r  CPU/aluResult_reg/register[2]/q_i_3__68/O
                         net (fo=1, routed)           0.930     3.894    CPU/aluResult_reg/register[5]/q_reg_27
    SLICE_X28Y94         LUT6 (Prop_lut6_I1_O)        0.124     4.018 f  CPU/aluResult_reg/register[5]/q_i_1__260/O
                         net (fo=4, routed)           0.468     4.487    CPU/aluResult_reg/register[5]/button_press_1_reg[0]
    SLICE_X35Y94         LUT5 (Prop_lut5_I2_O)        0.124     4.611 f  CPU/aluResult_reg/register[5]/real_prod0__0_i_31/O
                         net (fo=4, routed)           1.185     5.796    CPU/ex_readRegA_reg/register[3]/q_i_14__6_0
    SLICE_X48Y94         LUT6 (Prop_lut6_I3_O)        0.124     5.920 f  CPU/ex_readRegA_reg/register[3]/q_i_45/O
                         net (fo=1, routed)           0.482     6.402    CPU/ex_mem_excep/register[1]/q_i_111_3
    SLICE_X49Y92         LUT6 (Prop_lut6_I5_O)        0.124     6.526 f  CPU/ex_mem_excep/register[1]/q_i_14__6/O
                         net (fo=3, routed)           0.847     7.373    CPU/aluResult_reg/register[1]/q_i_56_1
    SLICE_X48Y93         LUT6 (Prop_lut6_I1_O)        0.124     7.497 r  CPU/aluResult_reg/register[1]/q_i_111/O
                         net (fo=1, routed)           0.520     8.018    CPU/aluResult_reg/register[3]/q_i_18_0
    SLICE_X50Y93         LUT6 (Prop_lut6_I1_O)        0.124     8.142 f  CPU/aluResult_reg/register[3]/q_i_56/O
                         net (fo=1, routed)           0.466     8.607    CPU/aluResult_reg/register[9]/q_i_7__29
    SLICE_X50Y93         LUT6 (Prop_lut6_I1_O)        0.124     8.731 f  CPU/aluResult_reg/register[9]/q_i_18/O
                         net (fo=1, routed)           0.811     9.543    CPU/mem_lw/q_i_4__37
    SLICE_X50Y94         LUT6 (Prop_lut6_I2_O)        0.124     9.667 f  CPU/mem_lw/q_i_7__29/O
                         net (fo=1, routed)           0.426    10.093    CPU/aluResult_reg/register[28]/q_reg_6
    SLICE_X50Y95         LUT6 (Prop_lut6_I2_O)        0.124    10.217 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.505    10.721    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X42Y95         LUT5 (Prop_lut5_I1_O)        0.124    10.845 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          1.307    12.152    CPU/id_pcplusone_reg/register[18]/clr_pipe
    SLICE_X58Y91         FDCE                                         f  CPU/id_pcplusone_reg/register[18]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        2.040     9.020    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.120     9.140 r  q_reg_i_5/O
                         net (fo=1, routed)           0.517     9.656    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.259     9.915 r  q_reg_i_3__0/O
                         net (fo=426, routed)         1.505    11.421    CPU/id_pcplusone_reg/register[18]/negClock
    SLICE_X58Y91         FDCE                                         r  CPU/id_pcplusone_reg/register[18]/q_reg/C
                         clock pessimism              0.480    11.901    
                         clock uncertainty           -0.082    11.819    
    SLICE_X58Y91         FDCE (Recov_fdce_C_CLR)     -0.319    11.500    CPU/id_pcplusone_reg/register[18]/q_reg
  -------------------------------------------------------------------
                         required time                         11.500    
                         arrival time                         -12.152    
  -------------------------------------------------------------------
                         slack                                 -0.652    

Slack (VIOLATED) :        -0.625ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[13]/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.883ns  (logic 3.818ns (29.636%)  route 9.065ns (70.364%))
  Logic Levels:           11  (LUT5=2 LUT6=9)
  Clock Path Skew:        2.744ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.414ns = ( 11.414 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.690    -0.850    ProcMem/clk_out1
    RAMB18_X0Y38         RAMB18E1                                     r  ProcMem/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.604 f  ProcMem/MemoryArray_reg/DOADO[0]
                         net (fo=4, routed)           1.236     2.840    CPU/aluResult_reg/register[2]/DOADO[0]
    SLICE_X14Y94         LUT6 (Prop_lut6_I3_O)        0.124     2.964 r  CPU/aluResult_reg/register[2]/q_i_3__68/O
                         net (fo=1, routed)           0.930     3.894    CPU/aluResult_reg/register[5]/q_reg_27
    SLICE_X28Y94         LUT6 (Prop_lut6_I1_O)        0.124     4.018 f  CPU/aluResult_reg/register[5]/q_i_1__260/O
                         net (fo=4, routed)           0.468     4.487    CPU/aluResult_reg/register[5]/button_press_1_reg[0]
    SLICE_X35Y94         LUT5 (Prop_lut5_I2_O)        0.124     4.611 f  CPU/aluResult_reg/register[5]/real_prod0__0_i_31/O
                         net (fo=4, routed)           1.185     5.796    CPU/ex_readRegA_reg/register[3]/q_i_14__6_0
    SLICE_X48Y94         LUT6 (Prop_lut6_I3_O)        0.124     5.920 f  CPU/ex_readRegA_reg/register[3]/q_i_45/O
                         net (fo=1, routed)           0.482     6.402    CPU/ex_mem_excep/register[1]/q_i_111_3
    SLICE_X49Y92         LUT6 (Prop_lut6_I5_O)        0.124     6.526 f  CPU/ex_mem_excep/register[1]/q_i_14__6/O
                         net (fo=3, routed)           0.847     7.373    CPU/aluResult_reg/register[1]/q_i_56_1
    SLICE_X48Y93         LUT6 (Prop_lut6_I1_O)        0.124     7.497 r  CPU/aluResult_reg/register[1]/q_i_111/O
                         net (fo=1, routed)           0.520     8.018    CPU/aluResult_reg/register[3]/q_i_18_0
    SLICE_X50Y93         LUT6 (Prop_lut6_I1_O)        0.124     8.142 f  CPU/aluResult_reg/register[3]/q_i_56/O
                         net (fo=1, routed)           0.466     8.607    CPU/aluResult_reg/register[9]/q_i_7__29
    SLICE_X50Y93         LUT6 (Prop_lut6_I1_O)        0.124     8.731 f  CPU/aluResult_reg/register[9]/q_i_18/O
                         net (fo=1, routed)           0.811     9.543    CPU/mem_lw/q_i_4__37
    SLICE_X50Y94         LUT6 (Prop_lut6_I2_O)        0.124     9.667 f  CPU/mem_lw/q_i_7__29/O
                         net (fo=1, routed)           0.426    10.093    CPU/aluResult_reg/register[28]/q_reg_6
    SLICE_X50Y95         LUT6 (Prop_lut6_I2_O)        0.124    10.217 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.505    10.721    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X42Y95         LUT5 (Prop_lut5_I1_O)        0.124    10.845 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          1.188    12.033    CPU/id_pcplusone_reg/register[13]/clr_pipe
    SLICE_X55Y88         FDCE                                         f  CPU/id_pcplusone_reg/register[13]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        2.040     9.020    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.120     9.140 r  q_reg_i_5/O
                         net (fo=1, routed)           0.517     9.656    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.259     9.915 r  q_reg_i_3__0/O
                         net (fo=426, routed)         1.498    11.414    CPU/id_pcplusone_reg/register[13]/negClock
    SLICE_X55Y88         FDCE                                         r  CPU/id_pcplusone_reg/register[13]/q_reg/C
                         clock pessimism              0.480    11.894    
                         clock uncertainty           -0.082    11.812    
    SLICE_X55Y88         FDCE (Recov_fdce_C_CLR)     -0.405    11.407    CPU/id_pcplusone_reg/register[13]/q_reg
  -------------------------------------------------------------------
                         required time                         11.407    
                         arrival time                         -12.033    
  -------------------------------------------------------------------
                         slack                                 -0.625    

Slack (VIOLATED) :        -0.592ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/IF_latch/register[0]/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.864ns  (logic 3.818ns (29.680%)  route 9.046ns (70.320%))
  Logic Levels:           11  (LUT5=2 LUT6=9)
  Clock Path Skew:        2.758ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.428ns = ( 11.428 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.690    -0.850    ProcMem/clk_out1
    RAMB18_X0Y38         RAMB18E1                                     r  ProcMem/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.604 f  ProcMem/MemoryArray_reg/DOADO[0]
                         net (fo=4, routed)           1.236     2.840    CPU/aluResult_reg/register[2]/DOADO[0]
    SLICE_X14Y94         LUT6 (Prop_lut6_I3_O)        0.124     2.964 r  CPU/aluResult_reg/register[2]/q_i_3__68/O
                         net (fo=1, routed)           0.930     3.894    CPU/aluResult_reg/register[5]/q_reg_27
    SLICE_X28Y94         LUT6 (Prop_lut6_I1_O)        0.124     4.018 f  CPU/aluResult_reg/register[5]/q_i_1__260/O
                         net (fo=4, routed)           0.468     4.487    CPU/aluResult_reg/register[5]/button_press_1_reg[0]
    SLICE_X35Y94         LUT5 (Prop_lut5_I2_O)        0.124     4.611 f  CPU/aluResult_reg/register[5]/real_prod0__0_i_31/O
                         net (fo=4, routed)           1.185     5.796    CPU/ex_readRegA_reg/register[3]/q_i_14__6_0
    SLICE_X48Y94         LUT6 (Prop_lut6_I3_O)        0.124     5.920 f  CPU/ex_readRegA_reg/register[3]/q_i_45/O
                         net (fo=1, routed)           0.482     6.402    CPU/ex_mem_excep/register[1]/q_i_111_3
    SLICE_X49Y92         LUT6 (Prop_lut6_I5_O)        0.124     6.526 f  CPU/ex_mem_excep/register[1]/q_i_14__6/O
                         net (fo=3, routed)           0.847     7.373    CPU/aluResult_reg/register[1]/q_i_56_1
    SLICE_X48Y93         LUT6 (Prop_lut6_I1_O)        0.124     7.497 r  CPU/aluResult_reg/register[1]/q_i_111/O
                         net (fo=1, routed)           0.520     8.018    CPU/aluResult_reg/register[3]/q_i_18_0
    SLICE_X50Y93         LUT6 (Prop_lut6_I1_O)        0.124     8.142 f  CPU/aluResult_reg/register[3]/q_i_56/O
                         net (fo=1, routed)           0.466     8.607    CPU/aluResult_reg/register[9]/q_i_7__29
    SLICE_X50Y93         LUT6 (Prop_lut6_I1_O)        0.124     8.731 f  CPU/aluResult_reg/register[9]/q_i_18/O
                         net (fo=1, routed)           0.811     9.543    CPU/mem_lw/q_i_4__37
    SLICE_X50Y94         LUT6 (Prop_lut6_I2_O)        0.124     9.667 f  CPU/mem_lw/q_i_7__29/O
                         net (fo=1, routed)           0.426    10.093    CPU/aluResult_reg/register[28]/q_reg_6
    SLICE_X50Y95         LUT6 (Prop_lut6_I2_O)        0.124    10.217 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.505    10.721    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X42Y95         LUT5 (Prop_lut5_I1_O)        0.124    10.845 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          1.169    12.014    CPU/IF_latch/register[0]/clr_pipe
    SLICE_X33Y85         FDCE                                         f  CPU/IF_latch/register[0]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        2.040     9.020    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.120     9.140 r  q_reg_i_5/O
                         net (fo=1, routed)           0.517     9.656    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.259     9.915 r  q_reg_i_3__0/O
                         net (fo=426, routed)         1.512    11.428    CPU/IF_latch/register[0]/negClock
    SLICE_X33Y85         FDCE                                         r  CPU/IF_latch/register[0]/q_reg/C
                         clock pessimism              0.480    11.908    
                         clock uncertainty           -0.082    11.826    
    SLICE_X33Y85         FDCE (Recov_fdce_C_CLR)     -0.405    11.421    CPU/IF_latch/register[0]/q_reg
  -------------------------------------------------------------------
                         required time                         11.421    
                         arrival time                         -12.014    
  -------------------------------------------------------------------
                         slack                                 -0.592    

Slack (VIOLATED) :        -0.592ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/IF_latch/register[2]/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.864ns  (logic 3.818ns (29.680%)  route 9.046ns (70.320%))
  Logic Levels:           11  (LUT5=2 LUT6=9)
  Clock Path Skew:        2.758ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.428ns = ( 11.428 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.690    -0.850    ProcMem/clk_out1
    RAMB18_X0Y38         RAMB18E1                                     r  ProcMem/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.604 f  ProcMem/MemoryArray_reg/DOADO[0]
                         net (fo=4, routed)           1.236     2.840    CPU/aluResult_reg/register[2]/DOADO[0]
    SLICE_X14Y94         LUT6 (Prop_lut6_I3_O)        0.124     2.964 r  CPU/aluResult_reg/register[2]/q_i_3__68/O
                         net (fo=1, routed)           0.930     3.894    CPU/aluResult_reg/register[5]/q_reg_27
    SLICE_X28Y94         LUT6 (Prop_lut6_I1_O)        0.124     4.018 f  CPU/aluResult_reg/register[5]/q_i_1__260/O
                         net (fo=4, routed)           0.468     4.487    CPU/aluResult_reg/register[5]/button_press_1_reg[0]
    SLICE_X35Y94         LUT5 (Prop_lut5_I2_O)        0.124     4.611 f  CPU/aluResult_reg/register[5]/real_prod0__0_i_31/O
                         net (fo=4, routed)           1.185     5.796    CPU/ex_readRegA_reg/register[3]/q_i_14__6_0
    SLICE_X48Y94         LUT6 (Prop_lut6_I3_O)        0.124     5.920 f  CPU/ex_readRegA_reg/register[3]/q_i_45/O
                         net (fo=1, routed)           0.482     6.402    CPU/ex_mem_excep/register[1]/q_i_111_3
    SLICE_X49Y92         LUT6 (Prop_lut6_I5_O)        0.124     6.526 f  CPU/ex_mem_excep/register[1]/q_i_14__6/O
                         net (fo=3, routed)           0.847     7.373    CPU/aluResult_reg/register[1]/q_i_56_1
    SLICE_X48Y93         LUT6 (Prop_lut6_I1_O)        0.124     7.497 r  CPU/aluResult_reg/register[1]/q_i_111/O
                         net (fo=1, routed)           0.520     8.018    CPU/aluResult_reg/register[3]/q_i_18_0
    SLICE_X50Y93         LUT6 (Prop_lut6_I1_O)        0.124     8.142 f  CPU/aluResult_reg/register[3]/q_i_56/O
                         net (fo=1, routed)           0.466     8.607    CPU/aluResult_reg/register[9]/q_i_7__29
    SLICE_X50Y93         LUT6 (Prop_lut6_I1_O)        0.124     8.731 f  CPU/aluResult_reg/register[9]/q_i_18/O
                         net (fo=1, routed)           0.811     9.543    CPU/mem_lw/q_i_4__37
    SLICE_X50Y94         LUT6 (Prop_lut6_I2_O)        0.124     9.667 f  CPU/mem_lw/q_i_7__29/O
                         net (fo=1, routed)           0.426    10.093    CPU/aluResult_reg/register[28]/q_reg_6
    SLICE_X50Y95         LUT6 (Prop_lut6_I2_O)        0.124    10.217 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.505    10.721    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X42Y95         LUT5 (Prop_lut5_I1_O)        0.124    10.845 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          1.169    12.014    CPU/IF_latch/register[2]/clr_pipe
    SLICE_X33Y85         FDCE                                         f  CPU/IF_latch/register[2]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        2.040     9.020    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.120     9.140 r  q_reg_i_5/O
                         net (fo=1, routed)           0.517     9.656    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.259     9.915 r  q_reg_i_3__0/O
                         net (fo=426, routed)         1.512    11.428    CPU/IF_latch/register[2]/negClock
    SLICE_X33Y85         FDCE                                         r  CPU/IF_latch/register[2]/q_reg/C
                         clock pessimism              0.480    11.908    
                         clock uncertainty           -0.082    11.826    
    SLICE_X33Y85         FDCE (Recov_fdce_C_CLR)     -0.405    11.421    CPU/IF_latch/register[2]/q_reg
  -------------------------------------------------------------------
                         required time                         11.421    
                         arrival time                         -12.014    
  -------------------------------------------------------------------
                         slack                                 -0.592    

Slack (VIOLATED) :        -0.592ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/IF_latch/register[4]/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.864ns  (logic 3.818ns (29.680%)  route 9.046ns (70.320%))
  Logic Levels:           11  (LUT5=2 LUT6=9)
  Clock Path Skew:        2.758ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.428ns = ( 11.428 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.690    -0.850    ProcMem/clk_out1
    RAMB18_X0Y38         RAMB18E1                                     r  ProcMem/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.604 f  ProcMem/MemoryArray_reg/DOADO[0]
                         net (fo=4, routed)           1.236     2.840    CPU/aluResult_reg/register[2]/DOADO[0]
    SLICE_X14Y94         LUT6 (Prop_lut6_I3_O)        0.124     2.964 r  CPU/aluResult_reg/register[2]/q_i_3__68/O
                         net (fo=1, routed)           0.930     3.894    CPU/aluResult_reg/register[5]/q_reg_27
    SLICE_X28Y94         LUT6 (Prop_lut6_I1_O)        0.124     4.018 f  CPU/aluResult_reg/register[5]/q_i_1__260/O
                         net (fo=4, routed)           0.468     4.487    CPU/aluResult_reg/register[5]/button_press_1_reg[0]
    SLICE_X35Y94         LUT5 (Prop_lut5_I2_O)        0.124     4.611 f  CPU/aluResult_reg/register[5]/real_prod0__0_i_31/O
                         net (fo=4, routed)           1.185     5.796    CPU/ex_readRegA_reg/register[3]/q_i_14__6_0
    SLICE_X48Y94         LUT6 (Prop_lut6_I3_O)        0.124     5.920 f  CPU/ex_readRegA_reg/register[3]/q_i_45/O
                         net (fo=1, routed)           0.482     6.402    CPU/ex_mem_excep/register[1]/q_i_111_3
    SLICE_X49Y92         LUT6 (Prop_lut6_I5_O)        0.124     6.526 f  CPU/ex_mem_excep/register[1]/q_i_14__6/O
                         net (fo=3, routed)           0.847     7.373    CPU/aluResult_reg/register[1]/q_i_56_1
    SLICE_X48Y93         LUT6 (Prop_lut6_I1_O)        0.124     7.497 r  CPU/aluResult_reg/register[1]/q_i_111/O
                         net (fo=1, routed)           0.520     8.018    CPU/aluResult_reg/register[3]/q_i_18_0
    SLICE_X50Y93         LUT6 (Prop_lut6_I1_O)        0.124     8.142 f  CPU/aluResult_reg/register[3]/q_i_56/O
                         net (fo=1, routed)           0.466     8.607    CPU/aluResult_reg/register[9]/q_i_7__29
    SLICE_X50Y93         LUT6 (Prop_lut6_I1_O)        0.124     8.731 f  CPU/aluResult_reg/register[9]/q_i_18/O
                         net (fo=1, routed)           0.811     9.543    CPU/mem_lw/q_i_4__37
    SLICE_X50Y94         LUT6 (Prop_lut6_I2_O)        0.124     9.667 f  CPU/mem_lw/q_i_7__29/O
                         net (fo=1, routed)           0.426    10.093    CPU/aluResult_reg/register[28]/q_reg_6
    SLICE_X50Y95         LUT6 (Prop_lut6_I2_O)        0.124    10.217 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.505    10.721    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X42Y95         LUT5 (Prop_lut5_I1_O)        0.124    10.845 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          1.169    12.014    CPU/IF_latch/register[4]/clr_pipe
    SLICE_X33Y85         FDCE                                         f  CPU/IF_latch/register[4]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        2.040     9.020    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.120     9.140 r  q_reg_i_5/O
                         net (fo=1, routed)           0.517     9.656    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.259     9.915 r  q_reg_i_3__0/O
                         net (fo=426, routed)         1.512    11.428    CPU/IF_latch/register[4]/negClock
    SLICE_X33Y85         FDCE                                         r  CPU/IF_latch/register[4]/q_reg/C
                         clock pessimism              0.480    11.908    
                         clock uncertainty           -0.082    11.826    
    SLICE_X33Y85         FDCE (Recov_fdce_C_CLR)     -0.405    11.421    CPU/IF_latch/register[4]/q_reg
  -------------------------------------------------------------------
                         required time                         11.421    
                         arrival time                         -12.014    
  -------------------------------------------------------------------
                         slack                                 -0.592    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.868ns  (arrival time - required time)
  Source:                 CPU/dffe_blt/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[5]/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        0.839ns  (logic 0.231ns (27.528%)  route 0.608ns (72.472%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.685ns = ( 10.685 - 10.000 ) 
    Source Clock Delay      (SCD):    0.546ns = ( 10.546 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.101ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.789     9.626    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.044     9.670 r  q_reg_i_5/O
                         net (fo=1, routed)           0.220     9.889    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     9.982 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.564    10.546    CPU/dffe_blt/negClock
    SLICE_X49Y94         FDCE                                         r  CPU/dffe_blt/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDCE (Prop_fdce_C_Q)         0.141    10.687 f  CPU/dffe_blt/q_reg/Q
                         net (fo=1, routed)           0.224    10.910    CPU/aluResult_reg/register[28]/EX_isBLT
    SLICE_X50Y95         LUT6 (Prop_lut6_I5_O)        0.045    10.955 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.215    11.170    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X42Y95         LUT5 (Prop_lut5_I1_O)        0.045    11.215 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          0.170    11.385    CPU/id_pcplusone_reg/register[5]/clr_pipe
    SLICE_X42Y94         FDCE                                         f  CPU/id_pcplusone_reg/register[5]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.110     9.437    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.055     9.492 r  q_reg_i_5/O
                         net (fo=1, routed)           0.244     9.736    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.849 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.836    10.685    CPU/id_pcplusone_reg/register[5]/negClock
    SLICE_X42Y94         FDCE                                         r  CPU/id_pcplusone_reg/register[5]/q_reg/C
                         clock pessimism             -0.101    10.584    
    SLICE_X42Y94         FDCE (Remov_fdce_C_CLR)     -0.067    10.517    CPU/id_pcplusone_reg/register[5]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.517    
                         arrival time                          11.385    
  -------------------------------------------------------------------
                         slack                                  0.868    

Slack (MET) :             0.896ns  (arrival time - required time)
  Source:                 CPU/dffe_blt/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[8]/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        1.091ns  (logic 0.231ns (21.170%)  route 0.860ns (78.830%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.680ns = ( 10.680 - 10.000 ) 
    Source Clock Delay      (SCD):    0.546ns = ( 10.546 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.789     9.626    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.044     9.670 r  q_reg_i_5/O
                         net (fo=1, routed)           0.220     9.889    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     9.982 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.564    10.546    CPU/dffe_blt/negClock
    SLICE_X49Y94         FDCE                                         r  CPU/dffe_blt/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDCE (Prop_fdce_C_Q)         0.141    10.687 f  CPU/dffe_blt/q_reg/Q
                         net (fo=1, routed)           0.224    10.910    CPU/aluResult_reg/register[28]/EX_isBLT
    SLICE_X50Y95         LUT6 (Prop_lut6_I5_O)        0.045    10.955 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.215    11.170    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X42Y95         LUT5 (Prop_lut5_I1_O)        0.045    11.215 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          0.422    11.637    CPU/id_pcplusone_reg/register[8]/clr_pipe
    SLICE_X54Y92         FDCE                                         f  CPU/id_pcplusone_reg/register[8]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.110     9.437    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.055     9.492 r  q_reg_i_5/O
                         net (fo=1, routed)           0.244     9.736    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.849 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.831    10.680    CPU/id_pcplusone_reg/register[8]/negClock
    SLICE_X54Y92         FDCE                                         r  CPU/id_pcplusone_reg/register[8]/q_reg/C
                         clock pessimism              0.128    10.808    
    SLICE_X54Y92         FDCE (Remov_fdce_C_CLR)     -0.067    10.741    CPU/id_pcplusone_reg/register[8]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.741    
                         arrival time                          11.637    
  -------------------------------------------------------------------
                         slack                                  0.896    

Slack (MET) :             0.914ns  (arrival time - required time)
  Source:                 CPU/dffe_blt/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[10]/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        1.105ns  (logic 0.231ns (20.901%)  route 0.874ns (79.099%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.676ns = ( 10.676 - 10.000 ) 
    Source Clock Delay      (SCD):    0.546ns = ( 10.546 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.789     9.626    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.044     9.670 r  q_reg_i_5/O
                         net (fo=1, routed)           0.220     9.889    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     9.982 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.564    10.546    CPU/dffe_blt/negClock
    SLICE_X49Y94         FDCE                                         r  CPU/dffe_blt/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDCE (Prop_fdce_C_Q)         0.141    10.687 f  CPU/dffe_blt/q_reg/Q
                         net (fo=1, routed)           0.224    10.910    CPU/aluResult_reg/register[28]/EX_isBLT
    SLICE_X50Y95         LUT6 (Prop_lut6_I5_O)        0.045    10.955 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.215    11.170    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X42Y95         LUT5 (Prop_lut5_I1_O)        0.045    11.215 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          0.436    11.651    CPU/id_pcplusone_reg/register[10]/clr_pipe
    SLICE_X54Y85         FDCE                                         f  CPU/id_pcplusone_reg/register[10]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.110     9.437    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.055     9.492 r  q_reg_i_5/O
                         net (fo=1, routed)           0.244     9.736    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.849 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.827    10.676    CPU/id_pcplusone_reg/register[10]/negClock
    SLICE_X54Y85         FDCE                                         r  CPU/id_pcplusone_reg/register[10]/q_reg/C
                         clock pessimism              0.128    10.804    
    SLICE_X54Y85         FDCE (Remov_fdce_C_CLR)     -0.067    10.737    CPU/id_pcplusone_reg/register[10]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.737    
                         arrival time                          11.651    
  -------------------------------------------------------------------
                         slack                                  0.914    

Slack (MET) :             0.938ns  (arrival time - required time)
  Source:                 CPU/dffe_blt/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[30]/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        1.112ns  (logic 0.231ns (20.777%)  route 0.881ns (79.223%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.684ns = ( 10.684 - 10.000 ) 
    Source Clock Delay      (SCD):    0.546ns = ( 10.546 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.789     9.626    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.044     9.670 r  q_reg_i_5/O
                         net (fo=1, routed)           0.220     9.889    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     9.982 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.564    10.546    CPU/dffe_blt/negClock
    SLICE_X49Y94         FDCE                                         r  CPU/dffe_blt/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDCE (Prop_fdce_C_Q)         0.141    10.687 f  CPU/dffe_blt/q_reg/Q
                         net (fo=1, routed)           0.224    10.910    CPU/aluResult_reg/register[28]/EX_isBLT
    SLICE_X50Y95         LUT6 (Prop_lut6_I5_O)        0.045    10.955 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.215    11.170    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X42Y95         LUT5 (Prop_lut5_I1_O)        0.045    11.215 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          0.443    11.657    CPU/id_pcplusone_reg/register[30]/clr_pipe
    SLICE_X61Y95         FDCE                                         f  CPU/id_pcplusone_reg/register[30]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.110     9.437    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.055     9.492 r  q_reg_i_5/O
                         net (fo=1, routed)           0.244     9.736    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.849 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.835    10.684    CPU/id_pcplusone_reg/register[30]/negClock
    SLICE_X61Y95         FDCE                                         r  CPU/id_pcplusone_reg/register[30]/q_reg/C
                         clock pessimism              0.128    10.812    
    SLICE_X61Y95         FDCE (Remov_fdce_C_CLR)     -0.092    10.720    CPU/id_pcplusone_reg/register[30]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.720    
                         arrival time                          11.657    
  -------------------------------------------------------------------
                         slack                                  0.938    

Slack (MET) :             0.939ns  (arrival time - required time)
  Source:                 CPU/dffe_blt/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[14]/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        1.105ns  (logic 0.231ns (20.901%)  route 0.874ns (79.099%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.676ns = ( 10.676 - 10.000 ) 
    Source Clock Delay      (SCD):    0.546ns = ( 10.546 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.789     9.626    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.044     9.670 r  q_reg_i_5/O
                         net (fo=1, routed)           0.220     9.889    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     9.982 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.564    10.546    CPU/dffe_blt/negClock
    SLICE_X49Y94         FDCE                                         r  CPU/dffe_blt/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDCE (Prop_fdce_C_Q)         0.141    10.687 f  CPU/dffe_blt/q_reg/Q
                         net (fo=1, routed)           0.224    10.910    CPU/aluResult_reg/register[28]/EX_isBLT
    SLICE_X50Y95         LUT6 (Prop_lut6_I5_O)        0.045    10.955 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.215    11.170    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X42Y95         LUT5 (Prop_lut5_I1_O)        0.045    11.215 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          0.436    11.651    CPU/id_pcplusone_reg/register[14]/clr_pipe
    SLICE_X55Y85         FDCE                                         f  CPU/id_pcplusone_reg/register[14]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.110     9.437    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.055     9.492 r  q_reg_i_5/O
                         net (fo=1, routed)           0.244     9.736    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.849 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.827    10.676    CPU/id_pcplusone_reg/register[14]/negClock
    SLICE_X55Y85         FDCE                                         r  CPU/id_pcplusone_reg/register[14]/q_reg/C
                         clock pessimism              0.128    10.804    
    SLICE_X55Y85         FDCE (Remov_fdce_C_CLR)     -0.092    10.712    CPU/id_pcplusone_reg/register[14]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.712    
                         arrival time                          11.651    
  -------------------------------------------------------------------
                         slack                                  0.939    

Slack (MET) :             0.946ns  (arrival time - required time)
  Source:                 CPU/dffe_blt/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[15]/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        1.113ns  (logic 0.231ns (20.761%)  route 0.882ns (79.239%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.677ns = ( 10.677 - 10.000 ) 
    Source Clock Delay      (SCD):    0.546ns = ( 10.546 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.789     9.626    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.044     9.670 r  q_reg_i_5/O
                         net (fo=1, routed)           0.220     9.889    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     9.982 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.564    10.546    CPU/dffe_blt/negClock
    SLICE_X49Y94         FDCE                                         r  CPU/dffe_blt/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDCE (Prop_fdce_C_Q)         0.141    10.687 f  CPU/dffe_blt/q_reg/Q
                         net (fo=1, routed)           0.224    10.910    CPU/aluResult_reg/register[28]/EX_isBLT
    SLICE_X50Y95         LUT6 (Prop_lut6_I5_O)        0.045    10.955 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.215    11.170    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X42Y95         LUT5 (Prop_lut5_I1_O)        0.045    11.215 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          0.444    11.658    CPU/id_pcplusone_reg/register[15]/clr_pipe
    SLICE_X57Y86         FDCE                                         f  CPU/id_pcplusone_reg/register[15]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.110     9.437    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.055     9.492 r  q_reg_i_5/O
                         net (fo=1, routed)           0.244     9.736    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.849 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.828    10.677    CPU/id_pcplusone_reg/register[15]/negClock
    SLICE_X57Y86         FDCE                                         r  CPU/id_pcplusone_reg/register[15]/q_reg/C
                         clock pessimism              0.128    10.805    
    SLICE_X57Y86         FDCE (Remov_fdce_C_CLR)     -0.092    10.713    CPU/id_pcplusone_reg/register[15]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.713    
                         arrival time                          11.658    
  -------------------------------------------------------------------
                         slack                                  0.946    

Slack (MET) :             0.950ns  (arrival time - required time)
  Source:                 CPU/dffe_blt/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[24]/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        1.123ns  (logic 0.231ns (20.573%)  route 0.892ns (79.427%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.683ns = ( 10.683 - 10.000 ) 
    Source Clock Delay      (SCD):    0.546ns = ( 10.546 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.789     9.626    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.044     9.670 r  q_reg_i_5/O
                         net (fo=1, routed)           0.220     9.889    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     9.982 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.564    10.546    CPU/dffe_blt/negClock
    SLICE_X49Y94         FDCE                                         r  CPU/dffe_blt/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDCE (Prop_fdce_C_Q)         0.141    10.687 f  CPU/dffe_blt/q_reg/Q
                         net (fo=1, routed)           0.224    10.910    CPU/aluResult_reg/register[28]/EX_isBLT
    SLICE_X50Y95         LUT6 (Prop_lut6_I5_O)        0.045    10.955 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.215    11.170    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X42Y95         LUT5 (Prop_lut5_I1_O)        0.045    11.215 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          0.454    11.668    CPU/id_pcplusone_reg/register[24]/clr_pipe
    SLICE_X61Y91         FDCE                                         f  CPU/id_pcplusone_reg/register[24]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.110     9.437    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.055     9.492 r  q_reg_i_5/O
                         net (fo=1, routed)           0.244     9.736    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.849 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.834    10.683    CPU/id_pcplusone_reg/register[24]/negClock
    SLICE_X61Y91         FDCE                                         r  CPU/id_pcplusone_reg/register[24]/q_reg/C
                         clock pessimism              0.128    10.811    
    SLICE_X61Y91         FDCE (Remov_fdce_C_CLR)     -0.092    10.719    CPU/id_pcplusone_reg/register[24]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.719    
                         arrival time                          11.668    
  -------------------------------------------------------------------
                         slack                                  0.950    

Slack (MET) :             0.950ns  (arrival time - required time)
  Source:                 CPU/dffe_blt/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[25]/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        1.123ns  (logic 0.231ns (20.573%)  route 0.892ns (79.427%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.683ns = ( 10.683 - 10.000 ) 
    Source Clock Delay      (SCD):    0.546ns = ( 10.546 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.789     9.626    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.044     9.670 r  q_reg_i_5/O
                         net (fo=1, routed)           0.220     9.889    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     9.982 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.564    10.546    CPU/dffe_blt/negClock
    SLICE_X49Y94         FDCE                                         r  CPU/dffe_blt/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDCE (Prop_fdce_C_Q)         0.141    10.687 f  CPU/dffe_blt/q_reg/Q
                         net (fo=1, routed)           0.224    10.910    CPU/aluResult_reg/register[28]/EX_isBLT
    SLICE_X50Y95         LUT6 (Prop_lut6_I5_O)        0.045    10.955 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.215    11.170    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X42Y95         LUT5 (Prop_lut5_I1_O)        0.045    11.215 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          0.454    11.668    CPU/id_pcplusone_reg/register[25]/clr_pipe
    SLICE_X61Y91         FDCE                                         f  CPU/id_pcplusone_reg/register[25]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.110     9.437    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.055     9.492 r  q_reg_i_5/O
                         net (fo=1, routed)           0.244     9.736    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.849 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.834    10.683    CPU/id_pcplusone_reg/register[25]/negClock
    SLICE_X61Y91         FDCE                                         r  CPU/id_pcplusone_reg/register[25]/q_reg/C
                         clock pessimism              0.128    10.811    
    SLICE_X61Y91         FDCE (Remov_fdce_C_CLR)     -0.092    10.719    CPU/id_pcplusone_reg/register[25]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.719    
                         arrival time                          11.668    
  -------------------------------------------------------------------
                         slack                                  0.950    

Slack (MET) :             0.950ns  (arrival time - required time)
  Source:                 CPU/dffe_blt/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[26]/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        1.123ns  (logic 0.231ns (20.573%)  route 0.892ns (79.427%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.683ns = ( 10.683 - 10.000 ) 
    Source Clock Delay      (SCD):    0.546ns = ( 10.546 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.789     9.626    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.044     9.670 r  q_reg_i_5/O
                         net (fo=1, routed)           0.220     9.889    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     9.982 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.564    10.546    CPU/dffe_blt/negClock
    SLICE_X49Y94         FDCE                                         r  CPU/dffe_blt/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDCE (Prop_fdce_C_Q)         0.141    10.687 f  CPU/dffe_blt/q_reg/Q
                         net (fo=1, routed)           0.224    10.910    CPU/aluResult_reg/register[28]/EX_isBLT
    SLICE_X50Y95         LUT6 (Prop_lut6_I5_O)        0.045    10.955 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.215    11.170    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X42Y95         LUT5 (Prop_lut5_I1_O)        0.045    11.215 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          0.454    11.668    CPU/id_pcplusone_reg/register[26]/clr_pipe
    SLICE_X61Y91         FDCE                                         f  CPU/id_pcplusone_reg/register[26]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.110     9.437    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.055     9.492 r  q_reg_i_5/O
                         net (fo=1, routed)           0.244     9.736    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.849 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.834    10.683    CPU/id_pcplusone_reg/register[26]/negClock
    SLICE_X61Y91         FDCE                                         r  CPU/id_pcplusone_reg/register[26]/q_reg/C
                         clock pessimism              0.128    10.811    
    SLICE_X61Y91         FDCE (Remov_fdce_C_CLR)     -0.092    10.719    CPU/id_pcplusone_reg/register[26]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.719    
                         arrival time                          11.668    
  -------------------------------------------------------------------
                         slack                                  0.950    

Slack (MET) :             0.963ns  (arrival time - required time)
  Source:                 CPU/dffe_blt/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/id_pcplusone_reg/register[13]/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        1.132ns  (logic 0.231ns (20.414%)  route 0.901ns (79.586%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.679ns = ( 10.679 - 10.000 ) 
    Source Clock Delay      (SCD):    0.546ns = ( 10.546 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.690    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379     8.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499     8.810    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.836 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.789     9.626    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.044     9.670 r  q_reg_i_5/O
                         net (fo=1, routed)           0.220     9.889    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     9.982 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.564    10.546    CPU/dffe_blt/negClock
    SLICE_X49Y94         FDCE                                         r  CPU/dffe_blt/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDCE (Prop_fdce_C_Q)         0.141    10.687 f  CPU/dffe_blt/q_reg/Q
                         net (fo=1, routed)           0.224    10.910    CPU/aluResult_reg/register[28]/EX_isBLT
    SLICE_X50Y95         LUT6 (Prop_lut6_I5_O)        0.045    10.955 r  CPU/aluResult_reg/register[28]/q_i_4__37/O
                         net (fo=59, routed)          0.215    11.170    CPU/aluResult_reg/register[28]/q_reg_1
    SLICE_X42Y95         LUT5 (Prop_lut5_I1_O)        0.045    11.215 f  CPU/aluResult_reg/register[28]/q_i_3__35/O
                         net (fo=58, routed)          0.463    11.677    CPU/id_pcplusone_reg/register[13]/clr_pipe
    SLICE_X55Y88         FDCE                                         f  CPU/id_pcplusone_reg/register[13]/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.918    pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163     7.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     8.298    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.327 f  pll/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.110     9.437    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.055     9.492 r  q_reg_i_5/O
                         net (fo=1, routed)           0.244     9.736    q_reg_i_5_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.849 r  q_reg_i_3__0/O
                         net (fo=426, routed)         0.830    10.679    CPU/id_pcplusone_reg/register[13]/negClock
    SLICE_X55Y88         FDCE                                         r  CPU/id_pcplusone_reg/register[13]/q_reg/C
                         clock pessimism              0.128    10.807    
    SLICE_X55Y88         FDCE (Remov_fdce_C_CLR)     -0.092    10.715    CPU/id_pcplusone_reg/register[13]/q_reg
  -------------------------------------------------------------------
                         required time                        -10.715    
                         arrival time                          11.677    
  -------------------------------------------------------------------
                         slack                                  0.963    





