# SUSTech_CS202_NaiveCPU
ğŸŒ SUSTech CS202 2025 Spring course project, a single-cycle CPU and a 5-stage pipeline CPU based on Verilog, supporting RISC-V assembly language.

[Single-cycle CPU](Design_Source) | [Pipeline CPU](pipeline_CPU/Design_Source)

ä¸­æ–‡æ–‡æ¡£è§ï¼š[README-cn](Doc/README.md)