
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//install_gcc_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000402bc8 <.init>:
  402bc8:	stp	x29, x30, [sp, #-16]!
  402bcc:	mov	x29, sp
  402bd0:	bl	403fbc <__fxstatat@plt+0xadc>
  402bd4:	ldp	x29, x30, [sp], #16
  402bd8:	ret

Disassembly of section .plt:

0000000000402be0 <mbrtowc@plt-0x20>:
  402be0:	stp	x16, x30, [sp, #-16]!
  402be4:	adrp	x16, 429000 <__fxstatat@plt+0x25b20>
  402be8:	ldr	x17, [x16, #4088]
  402bec:	add	x16, x16, #0xff8
  402bf0:	br	x17
  402bf4:	nop
  402bf8:	nop
  402bfc:	nop

0000000000402c00 <mbrtowc@plt>:
  402c00:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  402c04:	ldr	x17, [x16]
  402c08:	add	x16, x16, #0x0
  402c0c:	br	x17

0000000000402c10 <memcpy@plt>:
  402c10:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  402c14:	ldr	x17, [x16, #8]
  402c18:	add	x16, x16, #0x8
  402c1c:	br	x17

0000000000402c20 <_exit@plt>:
  402c20:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  402c24:	ldr	x17, [x16, #16]
  402c28:	add	x16, x16, #0x10
  402c2c:	br	x17

0000000000402c30 <fwrite_unlocked@plt>:
  402c30:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  402c34:	ldr	x17, [x16, #24]
  402c38:	add	x16, x16, #0x18
  402c3c:	br	x17

0000000000402c40 <strtoul@plt>:
  402c40:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  402c44:	ldr	x17, [x16, #32]
  402c48:	add	x16, x16, #0x20
  402c4c:	br	x17

0000000000402c50 <strlen@plt>:
  402c50:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  402c54:	ldr	x17, [x16, #40]
  402c58:	add	x16, x16, #0x28
  402c5c:	br	x17

0000000000402c60 <acl_set_fd@plt>:
  402c60:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  402c64:	ldr	x17, [x16, #48]
  402c68:	add	x16, x16, #0x30
  402c6c:	br	x17

0000000000402c70 <exit@plt>:
  402c70:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  402c74:	ldr	x17, [x16, #56]
  402c78:	add	x16, x16, #0x38
  402c7c:	br	x17

0000000000402c80 <raise@plt>:
  402c80:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  402c84:	ldr	x17, [x16, #64]
  402c88:	add	x16, x16, #0x40
  402c8c:	br	x17

0000000000402c90 <error@plt>:
  402c90:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  402c94:	ldr	x17, [x16, #72]
  402c98:	add	x16, x16, #0x48
  402c9c:	br	x17

0000000000402ca0 <fchdir@plt>:
  402ca0:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  402ca4:	ldr	x17, [x16, #80]
  402ca8:	add	x16, x16, #0x50
  402cac:	br	x17

0000000000402cb0 <rpmatch@plt>:
  402cb0:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  402cb4:	ldr	x17, [x16, #88]
  402cb8:	add	x16, x16, #0x58
  402cbc:	br	x17

0000000000402cc0 <acl_entries@plt>:
  402cc0:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  402cc4:	ldr	x17, [x16, #96]
  402cc8:	add	x16, x16, #0x60
  402ccc:	br	x17

0000000000402cd0 <geteuid@plt>:
  402cd0:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  402cd4:	ldr	x17, [x16, #104]
  402cd8:	add	x16, x16, #0x68
  402cdc:	br	x17

0000000000402ce0 <__xmknod@plt>:
  402ce0:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  402ce4:	ldr	x17, [x16, #112]
  402ce8:	add	x16, x16, #0x70
  402cec:	br	x17

0000000000402cf0 <linkat@plt>:
  402cf0:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  402cf4:	ldr	x17, [x16, #120]
  402cf8:	add	x16, x16, #0x78
  402cfc:	br	x17

0000000000402d00 <readlink@plt>:
  402d00:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  402d04:	ldr	x17, [x16, #128]
  402d08:	add	x16, x16, #0x80
  402d0c:	br	x17

0000000000402d10 <getgrnam@plt>:
  402d10:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  402d14:	ldr	x17, [x16, #136]
  402d18:	add	x16, x16, #0x88
  402d1c:	br	x17

0000000000402d20 <getuid@plt>:
  402d20:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  402d24:	ldr	x17, [x16, #144]
  402d28:	add	x16, x16, #0x90
  402d2c:	br	x17

0000000000402d30 <opendir@plt>:
  402d30:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  402d34:	ldr	x17, [x16, #152]
  402d38:	add	x16, x16, #0x98
  402d3c:	br	x17

0000000000402d40 <__cxa_atexit@plt>:
  402d40:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  402d44:	ldr	x17, [x16, #160]
  402d48:	add	x16, x16, #0xa0
  402d4c:	br	x17

0000000000402d50 <unlinkat@plt>:
  402d50:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  402d54:	ldr	x17, [x16, #168]
  402d58:	add	x16, x16, #0xa8
  402d5c:	br	x17

0000000000402d60 <clock_gettime@plt>:
  402d60:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  402d64:	ldr	x17, [x16, #176]
  402d68:	add	x16, x16, #0xb0
  402d6c:	br	x17

0000000000402d70 <qsort@plt>:
  402d70:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  402d74:	ldr	x17, [x16, #184]
  402d78:	add	x16, x16, #0xb8
  402d7c:	br	x17

0000000000402d80 <setvbuf@plt>:
  402d80:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  402d84:	ldr	x17, [x16, #192]
  402d88:	add	x16, x16, #0xc0
  402d8c:	br	x17

0000000000402d90 <pathconf@plt>:
  402d90:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  402d94:	ldr	x17, [x16, #200]
  402d98:	add	x16, x16, #0xc8
  402d9c:	br	x17

0000000000402da0 <euidaccess@plt>:
  402da0:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  402da4:	ldr	x17, [x16, #208]
  402da8:	add	x16, x16, #0xd0
  402dac:	br	x17

0000000000402db0 <fork@plt>:
  402db0:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  402db4:	ldr	x17, [x16, #216]
  402db8:	add	x16, x16, #0xd8
  402dbc:	br	x17

0000000000402dc0 <endgrent@plt>:
  402dc0:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  402dc4:	ldr	x17, [x16, #224]
  402dc8:	add	x16, x16, #0xe0
  402dcc:	br	x17

0000000000402dd0 <lseek@plt>:
  402dd0:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  402dd4:	ldr	x17, [x16, #232]
  402dd8:	add	x16, x16, #0xe8
  402ddc:	br	x17

0000000000402de0 <mkfifo@plt>:
  402de0:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  402de4:	ldr	x17, [x16, #240]
  402de8:	add	x16, x16, #0xf0
  402dec:	br	x17

0000000000402df0 <__fpending@plt>:
  402df0:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  402df4:	ldr	x17, [x16, #248]
  402df8:	add	x16, x16, #0xf8
  402dfc:	br	x17

0000000000402e00 <stpcpy@plt>:
  402e00:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  402e04:	ldr	x17, [x16, #256]
  402e08:	add	x16, x16, #0x100
  402e0c:	br	x17

0000000000402e10 <fileno@plt>:
  402e10:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  402e14:	ldr	x17, [x16, #264]
  402e18:	add	x16, x16, #0x108
  402e1c:	br	x17

0000000000402e20 <signal@plt>:
  402e20:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  402e24:	ldr	x17, [x16, #272]
  402e28:	add	x16, x16, #0x110
  402e2c:	br	x17

0000000000402e30 <acl_delete_def_file@plt>:
  402e30:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  402e34:	ldr	x17, [x16, #280]
  402e38:	add	x16, x16, #0x118
  402e3c:	br	x17

0000000000402e40 <fclose@plt>:
  402e40:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  402e44:	ldr	x17, [x16, #288]
  402e48:	add	x16, x16, #0x120
  402e4c:	br	x17

0000000000402e50 <getpid@plt>:
  402e50:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  402e54:	ldr	x17, [x16, #296]
  402e58:	add	x16, x16, #0x128
  402e5c:	br	x17

0000000000402e60 <nl_langinfo@plt>:
  402e60:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  402e64:	ldr	x17, [x16, #304]
  402e68:	add	x16, x16, #0x130
  402e6c:	br	x17

0000000000402e70 <fopen@plt>:
  402e70:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  402e74:	ldr	x17, [x16, #312]
  402e78:	add	x16, x16, #0x138
  402e7c:	br	x17

0000000000402e80 <malloc@plt>:
  402e80:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  402e84:	ldr	x17, [x16, #320]
  402e88:	add	x16, x16, #0x140
  402e8c:	br	x17

0000000000402e90 <futimesat@plt>:
  402e90:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  402e94:	ldr	x17, [x16, #328]
  402e98:	add	x16, x16, #0x148
  402e9c:	br	x17

0000000000402ea0 <chmod@plt>:
  402ea0:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  402ea4:	ldr	x17, [x16, #336]
  402ea8:	add	x16, x16, #0x150
  402eac:	br	x17

0000000000402eb0 <open@plt>:
  402eb0:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  402eb4:	ldr	x17, [x16, #344]
  402eb8:	add	x16, x16, #0x158
  402ebc:	br	x17

0000000000402ec0 <__vasprintf_chk@plt>:
  402ec0:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  402ec4:	ldr	x17, [x16, #352]
  402ec8:	add	x16, x16, #0x160
  402ecc:	br	x17

0000000000402ed0 <getppid@plt>:
  402ed0:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  402ed4:	ldr	x17, [x16, #360]
  402ed8:	add	x16, x16, #0x168
  402edc:	br	x17

0000000000402ee0 <futimens@plt>:
  402ee0:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  402ee4:	ldr	x17, [x16, #368]
  402ee8:	add	x16, x16, #0x170
  402eec:	br	x17

0000000000402ef0 <strncmp@plt>:
  402ef0:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  402ef4:	ldr	x17, [x16, #376]
  402ef8:	add	x16, x16, #0x178
  402efc:	br	x17

0000000000402f00 <bindtextdomain@plt>:
  402f00:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  402f04:	ldr	x17, [x16, #384]
  402f08:	add	x16, x16, #0x180
  402f0c:	br	x17

0000000000402f10 <__libc_start_main@plt>:
  402f10:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  402f14:	ldr	x17, [x16, #392]
  402f18:	add	x16, x16, #0x188
  402f1c:	br	x17

0000000000402f20 <__printf_chk@plt>:
  402f20:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  402f24:	ldr	x17, [x16, #400]
  402f28:	add	x16, x16, #0x190
  402f2c:	br	x17

0000000000402f30 <acl_get_tag_type@plt>:
  402f30:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  402f34:	ldr	x17, [x16, #408]
  402f38:	add	x16, x16, #0x198
  402f3c:	br	x17

0000000000402f40 <memset@plt>:
  402f40:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  402f44:	ldr	x17, [x16, #416]
  402f48:	add	x16, x16, #0x1a0
  402f4c:	br	x17

0000000000402f50 <fdopen@plt>:
  402f50:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  402f54:	ldr	x17, [x16, #424]
  402f58:	add	x16, x16, #0x1a8
  402f5c:	br	x17

0000000000402f60 <gettimeofday@plt>:
  402f60:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  402f64:	ldr	x17, [x16, #432]
  402f68:	add	x16, x16, #0x1b0
  402f6c:	br	x17

0000000000402f70 <getpwnam@plt>:
  402f70:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  402f74:	ldr	x17, [x16, #440]
  402f78:	add	x16, x16, #0x1b8
  402f7c:	br	x17

0000000000402f80 <fchmod@plt>:
  402f80:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  402f84:	ldr	x17, [x16, #448]
  402f88:	add	x16, x16, #0x1c0
  402f8c:	br	x17

0000000000402f90 <__vfprintf_chk@plt>:
  402f90:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  402f94:	ldr	x17, [x16, #456]
  402f98:	add	x16, x16, #0x1c8
  402f9c:	br	x17

0000000000402fa0 <calloc@plt>:
  402fa0:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  402fa4:	ldr	x17, [x16, #464]
  402fa8:	add	x16, x16, #0x1d0
  402fac:	br	x17

0000000000402fb0 <readdir@plt>:
  402fb0:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  402fb4:	ldr	x17, [x16, #472]
  402fb8:	add	x16, x16, #0x1d8
  402fbc:	br	x17

0000000000402fc0 <realloc@plt>:
  402fc0:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  402fc4:	ldr	x17, [x16, #480]
  402fc8:	add	x16, x16, #0x1e0
  402fcc:	br	x17

0000000000402fd0 <acl_set_file@plt>:
  402fd0:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  402fd4:	ldr	x17, [x16, #488]
  402fd8:	add	x16, x16, #0x1e8
  402fdc:	br	x17

0000000000402fe0 <getpagesize@plt>:
  402fe0:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  402fe4:	ldr	x17, [x16, #496]
  402fe8:	add	x16, x16, #0x1f0
  402fec:	br	x17

0000000000402ff0 <acl_from_mode@plt>:
  402ff0:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  402ff4:	ldr	x17, [x16, #504]
  402ff8:	add	x16, x16, #0x1f8
  402ffc:	br	x17

0000000000403000 <acl_get_fd@plt>:
  403000:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  403004:	ldr	x17, [x16, #512]
  403008:	add	x16, x16, #0x200
  40300c:	br	x17

0000000000403010 <closedir@plt>:
  403010:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  403014:	ldr	x17, [x16, #520]
  403018:	add	x16, x16, #0x208
  40301c:	br	x17

0000000000403020 <close@plt>:
  403020:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  403024:	ldr	x17, [x16, #528]
  403028:	add	x16, x16, #0x210
  40302c:	br	x17

0000000000403030 <strrchr@plt>:
  403030:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  403034:	ldr	x17, [x16, #536]
  403038:	add	x16, x16, #0x218
  40303c:	br	x17

0000000000403040 <__gmon_start__@plt>:
  403040:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  403044:	ldr	x17, [x16, #544]
  403048:	add	x16, x16, #0x220
  40304c:	br	x17

0000000000403050 <fdopendir@plt>:
  403050:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  403054:	ldr	x17, [x16, #552]
  403058:	add	x16, x16, #0x228
  40305c:	br	x17

0000000000403060 <write@plt>:
  403060:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  403064:	ldr	x17, [x16, #560]
  403068:	add	x16, x16, #0x230
  40306c:	br	x17

0000000000403070 <abort@plt>:
  403070:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  403074:	ldr	x17, [x16, #568]
  403078:	add	x16, x16, #0x238
  40307c:	br	x17

0000000000403080 <posix_fadvise@plt>:
  403080:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  403084:	ldr	x17, [x16, #576]
  403088:	add	x16, x16, #0x240
  40308c:	br	x17

0000000000403090 <mbsinit@plt>:
  403090:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  403094:	ldr	x17, [x16, #584]
  403098:	add	x16, x16, #0x248
  40309c:	br	x17

00000000004030a0 <__overflow@plt>:
  4030a0:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  4030a4:	ldr	x17, [x16, #592]
  4030a8:	add	x16, x16, #0x250
  4030ac:	br	x17

00000000004030b0 <fpathconf@plt>:
  4030b0:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  4030b4:	ldr	x17, [x16, #600]
  4030b8:	add	x16, x16, #0x258
  4030bc:	br	x17

00000000004030c0 <fread_unlocked@plt>:
  4030c0:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  4030c4:	ldr	x17, [x16, #608]
  4030c8:	add	x16, x16, #0x260
  4030cc:	br	x17

00000000004030d0 <canonicalize_file_name@plt>:
  4030d0:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  4030d4:	ldr	x17, [x16, #616]
  4030d8:	add	x16, x16, #0x268
  4030dc:	br	x17

00000000004030e0 <memcmp@plt>:
  4030e0:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  4030e4:	ldr	x17, [x16, #624]
  4030e8:	add	x16, x16, #0x270
  4030ec:	br	x17

00000000004030f0 <textdomain@plt>:
  4030f0:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  4030f4:	ldr	x17, [x16, #632]
  4030f8:	add	x16, x16, #0x278
  4030fc:	br	x17

0000000000403100 <stpncpy@plt>:
  403100:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  403104:	ldr	x17, [x16, #640]
  403108:	add	x16, x16, #0x280
  40310c:	br	x17

0000000000403110 <getopt_long@plt>:
  403110:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  403114:	ldr	x17, [x16, #648]
  403118:	add	x16, x16, #0x288
  40311c:	br	x17

0000000000403120 <__fprintf_chk@plt>:
  403120:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  403124:	ldr	x17, [x16, #656]
  403128:	add	x16, x16, #0x290
  40312c:	br	x17

0000000000403130 <strcmp@plt>:
  403130:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  403134:	ldr	x17, [x16, #664]
  403138:	add	x16, x16, #0x298
  40313c:	br	x17

0000000000403140 <__ctype_b_loc@plt>:
  403140:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  403144:	ldr	x17, [x16, #672]
  403148:	add	x16, x16, #0x2a0
  40314c:	br	x17

0000000000403150 <rewinddir@plt>:
  403150:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  403154:	ldr	x17, [x16, #680]
  403158:	add	x16, x16, #0x2a8
  40315c:	br	x17

0000000000403160 <rmdir@plt>:
  403160:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  403164:	ldr	x17, [x16, #688]
  403168:	add	x16, x16, #0x2b0
  40316c:	br	x17

0000000000403170 <lchown@plt>:
  403170:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  403174:	ldr	x17, [x16, #696]
  403178:	add	x16, x16, #0x2b8
  40317c:	br	x17

0000000000403180 <acl_get_file@plt>:
  403180:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  403184:	ldr	x17, [x16, #704]
  403188:	add	x16, x16, #0x2c0
  40318c:	br	x17

0000000000403190 <fseeko@plt>:
  403190:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  403194:	ldr	x17, [x16, #712]
  403198:	add	x16, x16, #0x2c8
  40319c:	br	x17

00000000004031a0 <chdir@plt>:
  4031a0:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  4031a4:	ldr	x17, [x16, #720]
  4031a8:	add	x16, x16, #0x2d0
  4031ac:	br	x17

00000000004031b0 <free@plt>:
  4031b0:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  4031b4:	ldr	x17, [x16, #728]
  4031b8:	add	x16, x16, #0x2d8
  4031bc:	br	x17

00000000004031c0 <renameat2@plt>:
  4031c0:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  4031c4:	ldr	x17, [x16, #736]
  4031c8:	add	x16, x16, #0x2e0
  4031cc:	br	x17

00000000004031d0 <__ctype_get_mb_cur_max@plt>:
  4031d0:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  4031d4:	ldr	x17, [x16, #744]
  4031d8:	add	x16, x16, #0x2e8
  4031dc:	br	x17

00000000004031e0 <getgid@plt>:
  4031e0:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  4031e4:	ldr	x17, [x16, #752]
  4031e8:	add	x16, x16, #0x2f0
  4031ec:	br	x17

00000000004031f0 <attr_copy_fd@plt>:
  4031f0:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  4031f4:	ldr	x17, [x16, #760]
  4031f8:	add	x16, x16, #0x2f8
  4031fc:	br	x17

0000000000403200 <renameat@plt>:
  403200:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  403204:	ldr	x17, [x16, #768]
  403208:	add	x16, x16, #0x300
  40320c:	br	x17

0000000000403210 <mempcpy@plt>:
  403210:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  403214:	ldr	x17, [x16, #776]
  403218:	add	x16, x16, #0x308
  40321c:	br	x17

0000000000403220 <acl_get_entry@plt>:
  403220:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  403224:	ldr	x17, [x16, #784]
  403228:	add	x16, x16, #0x310
  40322c:	br	x17

0000000000403230 <strspn@plt>:
  403230:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  403234:	ldr	x17, [x16, #792]
  403238:	add	x16, x16, #0x318
  40323c:	br	x17

0000000000403240 <strchr@plt>:
  403240:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  403244:	ldr	x17, [x16, #800]
  403248:	add	x16, x16, #0x320
  40324c:	br	x17

0000000000403250 <utimensat@plt>:
  403250:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  403254:	ldr	x17, [x16, #808]
  403258:	add	x16, x16, #0x328
  40325c:	br	x17

0000000000403260 <rename@plt>:
  403260:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  403264:	ldr	x17, [x16, #816]
  403268:	add	x16, x16, #0x330
  40326c:	br	x17

0000000000403270 <fwrite@plt>:
  403270:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  403274:	ldr	x17, [x16, #824]
  403278:	add	x16, x16, #0x338
  40327c:	br	x17

0000000000403280 <__read_chk@plt>:
  403280:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  403284:	ldr	x17, [x16, #832]
  403288:	add	x16, x16, #0x340
  40328c:	br	x17

0000000000403290 <fcntl@plt>:
  403290:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  403294:	ldr	x17, [x16, #840]
  403298:	add	x16, x16, #0x348
  40329c:	br	x17

00000000004032a0 <attr_copy_file@plt>:
  4032a0:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  4032a4:	ldr	x17, [x16, #848]
  4032a8:	add	x16, x16, #0x350
  4032ac:	br	x17

00000000004032b0 <fflush@plt>:
  4032b0:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  4032b4:	ldr	x17, [x16, #856]
  4032b8:	add	x16, x16, #0x358
  4032bc:	br	x17

00000000004032c0 <attr_copy_check_permissions@plt>:
  4032c0:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  4032c4:	ldr	x17, [x16, #864]
  4032c8:	add	x16, x16, #0x360
  4032cc:	br	x17

00000000004032d0 <strcpy@plt>:
  4032d0:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  4032d4:	ldr	x17, [x16, #872]
  4032d8:	add	x16, x16, #0x368
  4032dc:	br	x17

00000000004032e0 <dirfd@plt>:
  4032e0:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  4032e4:	ldr	x17, [x16, #880]
  4032e8:	add	x16, x16, #0x370
  4032ec:	br	x17

00000000004032f0 <endpwent@plt>:
  4032f0:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  4032f4:	ldr	x17, [x16, #888]
  4032f8:	add	x16, x16, #0x378
  4032fc:	br	x17

0000000000403300 <__explicit_bzero_chk@plt>:
  403300:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  403304:	ldr	x17, [x16, #896]
  403308:	add	x16, x16, #0x380
  40330c:	br	x17

0000000000403310 <__lxstat@plt>:
  403310:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  403314:	ldr	x17, [x16, #904]
  403318:	add	x16, x16, #0x388
  40331c:	br	x17

0000000000403320 <read@plt>:
  403320:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  403324:	ldr	x17, [x16, #912]
  403328:	add	x16, x16, #0x390
  40332c:	br	x17

0000000000403330 <utimes@plt>:
  403330:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  403334:	ldr	x17, [x16, #920]
  403338:	add	x16, x16, #0x398
  40333c:	br	x17

0000000000403340 <__fxstat@plt>:
  403340:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  403344:	ldr	x17, [x16, #928]
  403348:	add	x16, x16, #0x3a0
  40334c:	br	x17

0000000000403350 <dcgettext@plt>:
  403350:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  403354:	ldr	x17, [x16, #936]
  403358:	add	x16, x16, #0x3a8
  40335c:	br	x17

0000000000403360 <fputs_unlocked@plt>:
  403360:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  403364:	ldr	x17, [x16, #944]
  403368:	add	x16, x16, #0x3b0
  40336c:	br	x17

0000000000403370 <__freading@plt>:
  403370:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  403374:	ldr	x17, [x16, #952]
  403378:	add	x16, x16, #0x3b8
  40337c:	br	x17

0000000000403380 <ftruncate@plt>:
  403380:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  403384:	ldr	x17, [x16, #960]
  403388:	add	x16, x16, #0x3c0
  40338c:	br	x17

0000000000403390 <symlinkat@plt>:
  403390:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  403394:	ldr	x17, [x16, #968]
  403398:	add	x16, x16, #0x3c8
  40339c:	br	x17

00000000004033a0 <fallocate@plt>:
  4033a0:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  4033a4:	ldr	x17, [x16, #976]
  4033a8:	add	x16, x16, #0x3d0
  4033ac:	br	x17

00000000004033b0 <iswprint@plt>:
  4033b0:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  4033b4:	ldr	x17, [x16, #984]
  4033b8:	add	x16, x16, #0x3d8
  4033bc:	br	x17

00000000004033c0 <umask@plt>:
  4033c0:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  4033c4:	ldr	x17, [x16, #992]
  4033c8:	add	x16, x16, #0x3e0
  4033cc:	br	x17

00000000004033d0 <openat@plt>:
  4033d0:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  4033d4:	ldr	x17, [x16, #1000]
  4033d8:	add	x16, x16, #0x3e8
  4033dc:	br	x17

00000000004033e0 <__assert_fail@plt>:
  4033e0:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  4033e4:	ldr	x17, [x16, #1008]
  4033e8:	add	x16, x16, #0x3f0
  4033ec:	br	x17

00000000004033f0 <__errno_location@plt>:
  4033f0:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  4033f4:	ldr	x17, [x16, #1016]
  4033f8:	add	x16, x16, #0x3f8
  4033fc:	br	x17

0000000000403400 <execlp@plt>:
  403400:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  403404:	ldr	x17, [x16, #1024]
  403408:	add	x16, x16, #0x400
  40340c:	br	x17

0000000000403410 <getenv@plt>:
  403410:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  403414:	ldr	x17, [x16, #1032]
  403418:	add	x16, x16, #0x408
  40341c:	br	x17

0000000000403420 <__xstat@plt>:
  403420:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  403424:	ldr	x17, [x16, #1040]
  403428:	add	x16, x16, #0x410
  40342c:	br	x17

0000000000403430 <chown@plt>:
  403430:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  403434:	ldr	x17, [x16, #1048]
  403438:	add	x16, x16, #0x418
  40343c:	br	x17

0000000000403440 <__getdelim@plt>:
  403440:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  403444:	ldr	x17, [x16, #1056]
  403448:	add	x16, x16, #0x420
  40344c:	br	x17

0000000000403450 <waitpid@plt>:
  403450:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  403454:	ldr	x17, [x16, #1064]
  403458:	add	x16, x16, #0x428
  40345c:	br	x17

0000000000403460 <unlink@plt>:
  403460:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  403464:	ldr	x17, [x16, #1072]
  403468:	add	x16, x16, #0x430
  40346c:	br	x17

0000000000403470 <fchown@plt>:
  403470:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  403474:	ldr	x17, [x16, #1080]
  403478:	add	x16, x16, #0x438
  40347c:	br	x17

0000000000403480 <mkdir@plt>:
  403480:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  403484:	ldr	x17, [x16, #1088]
  403488:	add	x16, x16, #0x440
  40348c:	br	x17

0000000000403490 <error_at_line@plt>:
  403490:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  403494:	ldr	x17, [x16, #1096]
  403498:	add	x16, x16, #0x448
  40349c:	br	x17

00000000004034a0 <__open_2@plt>:
  4034a0:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  4034a4:	ldr	x17, [x16, #1104]
  4034a8:	add	x16, x16, #0x450
  4034ac:	br	x17

00000000004034b0 <ioctl@plt>:
  4034b0:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  4034b4:	ldr	x17, [x16, #1112]
  4034b8:	add	x16, x16, #0x458
  4034bc:	br	x17

00000000004034c0 <setlocale@plt>:
  4034c0:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  4034c4:	ldr	x17, [x16, #1120]
  4034c8:	add	x16, x16, #0x460
  4034cc:	br	x17

00000000004034d0 <acl_free@plt>:
  4034d0:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  4034d4:	ldr	x17, [x16, #1128]
  4034d8:	add	x16, x16, #0x468
  4034dc:	br	x17

00000000004034e0 <__fxstatat@plt>:
  4034e0:	adrp	x16, 42a000 <__fxstatat@plt+0x26b20>
  4034e4:	ldr	x17, [x16, #1136]
  4034e8:	add	x16, x16, #0x470
  4034ec:	br	x17

Disassembly of section .text:

00000000004034f0 <.text>:
  4034f0:	stp	x29, x30, [sp, #-352]!
  4034f4:	mov	x29, sp
  4034f8:	stp	x21, x22, [sp, #32]
  4034fc:	mov	x21, x1
  403500:	adrp	x1, 42a000 <__fxstatat@plt+0x26b20>
  403504:	stp	x19, x20, [sp, #16]
  403508:	mov	w20, w0
  40350c:	adrp	x19, 413000 <__fxstatat@plt+0xfb20>
  403510:	ldr	x0, [x21]
  403514:	stp	x23, x24, [sp, #48]
  403518:	add	x24, x1, #0x568
  40351c:	stp	x25, x26, [sp, #64]
  403520:	add	x19, x19, #0x650
  403524:	adrp	x22, 414000 <__fxstatat@plt+0x10b20>
  403528:	stp	x27, x28, [sp, #80]
  40352c:	adrp	x25, 42a000 <__fxstatat@plt+0x26b20>
  403530:	add	x22, x22, #0x5d0
  403534:	str	wzr, [x24, #12]
  403538:	add	x25, x25, #0x488
  40353c:	stp	wzr, wzr, [sp, #120]
  403540:	mov	w23, #0x0                   	// #0
  403544:	str	xzr, [sp, #128]
  403548:	bl	40c9f0 <__fxstatat@plt+0x9510>
  40354c:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  403550:	mov	w0, #0x6                   	// #6
  403554:	add	x1, x1, #0x9e0
  403558:	bl	4034c0 <setlocale@plt>
  40355c:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  403560:	add	x1, x1, #0x4e8
  403564:	mov	x0, x19
  403568:	bl	402f00 <bindtextdomain@plt>
  40356c:	mov	x0, x19
  403570:	adrp	x19, 414000 <__fxstatat@plt+0x10b20>
  403574:	bl	4030f0 <textdomain@plt>
  403578:	add	x19, x19, #0xaf0
  40357c:	adrp	x0, 40a000 <__fxstatat@plt+0x6b20>
  403580:	add	x0, x0, #0x630
  403584:	bl	413600 <__fxstatat@plt+0x10120>
  403588:	str	xzr, [sp, #104]
  40358c:	add	x0, sp, #0x90
  403590:	bl	405d30 <__fxstatat@plt+0x2850>
  403594:	mov	x4, #0x4                   	// #4
  403598:	mov	x3, #0x180                 	// #384
  40359c:	mov	x5, #0x400000000           	// #17179869184
  4035a0:	movk	x4, #0x2, lsl #32
  4035a4:	movk	x3, #0x101, lsl #32
  4035a8:	mov	w2, #0x100                 	// #256
  4035ac:	mov	x1, #0x1000000             	// #16777216
  4035b0:	mov	w0, #0x0                   	// #0
  4035b4:	add	x19, x19, #0x70
  4035b8:	strb	wzr, [x24, #16]
  4035bc:	stp	xzr, xzr, [x24, #24]
  4035c0:	mov	x26, #0x0                   	// #0
  4035c4:	mov	x28, #0x0                   	// #0
  4035c8:	strb	wzr, [x24, #40]
  4035cc:	mov	w27, #0x0                   	// #0
  4035d0:	str	xzr, [sp, #112]
  4035d4:	stp	x5, x4, [sp, #144]
  4035d8:	str	x3, [sp, #160]
  4035dc:	strh	w2, [sp, #168]
  4035e0:	str	wzr, [sp, #172]
  4035e4:	stp	x1, x1, [sp, #176]
  4035e8:	strb	wzr, [sp, #192]
  4035ec:	str	wzr, [sp, #200]
  4035f0:	stp	xzr, xzr, [sp, #208]
  4035f4:	bl	4033c0 <umask@plt>
  4035f8:	adrp	x0, 414000 <__fxstatat@plt+0x10b20>
  4035fc:	add	x0, x0, #0x528
  403600:	str	x0, [sp, #136]
  403604:	mov	x3, x19
  403608:	mov	x2, x22
  40360c:	mov	x1, x21
  403610:	mov	w0, w20
  403614:	mov	x4, #0x0                   	// #0
  403618:	bl	403110 <getopt_long@plt>
  40361c:	cmn	w0, #0x1
  403620:	b.eq	40367c <__fxstatat@plt+0x19c>  // b.none
  403624:	cmp	w0, #0x76
  403628:	b.gt	40396c <__fxstatat@plt+0x48c>
  40362c:	cmn	w0, #0x3
  403630:	b.lt	403c4c <__fxstatat@plt+0x76c>  // b.tstop
  403634:	add	w0, w0, #0x3
  403638:	cmp	w0, #0x79
  40363c:	b.hi	403c4c <__fxstatat@plt+0x76c>  // b.pmore
  403640:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  403644:	add	x1, x1, #0x9f8
  403648:	ldrh	w0, [x1, w0, uxtw #1]
  40364c:	adr	x1, 403658 <__fxstatat@plt+0x178>
  403650:	add	x0, x1, w0, sxth #2
  403654:	br	x0
  403658:	mov	x3, x19
  40365c:	mov	x2, x22
  403660:	mov	x1, x21
  403664:	mov	w0, w20
  403668:	mov	x4, #0x0                   	// #0
  40366c:	mov	w23, #0x1                   	// #1
  403670:	bl	403110 <getopt_long@plt>
  403674:	cmn	w0, #0x1
  403678:	b.ne	403624 <__fxstatat@plt+0x144>  // b.any
  40367c:	ldrb	w0, [x24, #40]
  403680:	cbnz	w0, 4039e4 <__fxstatat@plt+0x504>
  403684:	cbz	x26, 4036c0 <__fxstatat@plt+0x1e0>
  403688:	mov	x1, x26
  40368c:	add	x2, sp, #0xe0
  403690:	mov	w0, #0x0                   	// #0
  403694:	bl	403420 <__xstat@plt>
  403698:	ldr	w1, [sp, #120]
  40369c:	cmp	w0, #0x0
  4036a0:	eor	w1, w1, #0x1
  4036a4:	csel	w1, w1, wzr, ne  // ne = any
  4036a8:	cbnz	w1, 403e8c <__fxstatat@plt+0x9ac>
  4036ac:	cbnz	w0, 4036c0 <__fxstatat@plt+0x1e0>
  4036b0:	ldr	w0, [sp, #240]
  4036b4:	and	w0, w0, #0xf000
  4036b8:	cmp	w0, #0x4, lsl #12
  4036bc:	b.ne	403ed0 <__fxstatat@plt+0x9f0>  // b.any
  4036c0:	cbnz	w27, 403bc0 <__fxstatat@plt+0x6e0>
  4036c4:	mov	w1, #0x0                   	// #0
  4036c8:	ldr	x0, [sp, #104]
  4036cc:	str	w1, [sp, #144]
  4036d0:	bl	409ed0 <__fxstatat@plt+0x69f0>
  4036d4:	ldrb	w0, [sp, #181]
  4036d8:	cbz	w0, 403b50 <__fxstatat@plt+0x670>
  4036dc:	ldr	x0, [sp, #128]
  4036e0:	cmp	x0, #0x0
  4036e4:	ldrb	w0, [sp, #177]
  4036e8:	cset	w1, ne  // ne = any
  4036ec:	orr	w0, w0, w1
  4036f0:	cbnz	w0, 403f20 <__fxstatat@plt+0xa40>
  4036f4:	adrp	x0, 42a000 <__fxstatat@plt+0x26b20>
  4036f8:	ldrb	w1, [x24, #40]
  4036fc:	cmp	x26, #0x0
  403700:	ldr	w19, [x0, #1344]
  403704:	eor	w1, w1, #0x1
  403708:	cset	w0, eq  // eq = none
  40370c:	sub	w20, w20, w19
  403710:	and	w0, w0, w1
  403714:	sbfiz	x22, x19, #3, #32
  403718:	cmp	w0, w20
  40371c:	add	x19, x21, w19, sxtw #3
  403720:	b.ge	403f08 <__fxstatat@plt+0xa28>  // b.tcont
  403724:	cbz	w23, 403a00 <__fxstatat@plt+0x520>
  403728:	cbnz	x26, 403ef8 <__fxstatat@plt+0xa18>
  40372c:	cmp	w20, #0x2
  403730:	b.gt	403e04 <__fxstatat@plt+0x924>
  403734:	ldr	x0, [sp, #112]
  403738:	cbz	x0, 403798 <__fxstatat@plt+0x2b8>
  40373c:	bl	40c440 <__fxstatat@plt+0x8f60>
  403740:	mov	x23, x0
  403744:	cbz	x0, 403de4 <__fxstatat@plt+0x904>
  403748:	mov	x3, x0
  40374c:	mov	x4, #0x0                   	// #0
  403750:	mov	w2, #0x0                   	// #0
  403754:	mov	w1, #0x0                   	// #0
  403758:	mov	w0, #0x0                   	// #0
  40375c:	adrp	x25, 42a000 <__fxstatat@plt+0x26b20>
  403760:	bl	40c838 <__fxstatat@plt+0x9358>
  403764:	add	x25, x25, #0x488
  403768:	mov	w5, w0
  40376c:	mov	w1, #0x1                   	// #1
  403770:	mov	x3, x23
  403774:	mov	x4, x25
  403778:	mov	w2, #0x0                   	// #0
  40377c:	mov	w0, #0x0                   	// #0
  403780:	str	w5, [x25, #8]
  403784:	bl	40c838 <__fxstatat@plt+0x9358>
  403788:	mov	w1, w0
  40378c:	mov	x0, x23
  403790:	str	w1, [x25, #4]
  403794:	bl	4031b0 <free@plt>
  403798:	ldr	w0, [sp, #124]
  40379c:	cbz	w0, 4037a8 <__fxstatat@plt+0x2c8>
  4037a0:	ldrb	w0, [x24, #16]
  4037a4:	cbz	w0, 403c98 <__fxstatat@plt+0x7b8>
  4037a8:	ldrb	w0, [x24, #8]
  4037ac:	cbz	w0, 4037d4 <__fxstatat@plt+0x2f4>
  4037b0:	ldrb	w0, [sp, #175]
  4037b4:	cbnz	w0, 403e58 <__fxstatat@plt+0x978>
  4037b8:	ldrb	w0, [x24, #16]
  4037bc:	cbnz	w0, 403c28 <__fxstatat@plt+0x748>
  4037c0:	adrp	x0, 42a000 <__fxstatat@plt+0x26b20>
  4037c4:	mov	w1, #0xffff0e00            	// #-61952
  4037c8:	ldr	w0, [x0, #1168]
  4037cc:	tst	w0, w1
  4037d0:	b.ne	403c70 <__fxstatat@plt+0x790>  // b.any
  4037d4:	ldr	x0, [x24, #24]
  4037d8:	cbz	x0, 403ba4 <__fxstatat@plt+0x6c4>
  4037dc:	bl	402f70 <getpwnam@plt>
  4037e0:	cbz	x0, 403d10 <__fxstatat@plt+0x830>
  4037e4:	ldr	w0, [x0, #16]
  4037e8:	adrp	x1, 42a000 <__fxstatat@plt+0x26b20>
  4037ec:	str	w0, [x1, #1384]
  4037f0:	bl	4032f0 <endpwent@plt>
  4037f4:	ldr	x0, [x24, #32]
  4037f8:	cbz	x0, 403b98 <__fxstatat@plt+0x6b8>
  4037fc:	bl	402d10 <getgrnam@plt>
  403800:	cbz	x0, 403cc0 <__fxstatat@plt+0x7e0>
  403804:	ldr	w0, [x0, #16]
  403808:	str	w0, [x24, #4]
  40380c:	bl	402dc0 <endgrent@plt>
  403810:	ldrb	w0, [x24, #40]
  403814:	cbz	w0, 403aac <__fxstatat@plt+0x5cc>
  403818:	add	x3, sp, #0x90
  40381c:	mov	x1, x19
  403820:	mov	w0, w20
  403824:	adrp	x2, 404000 <__fxstatat@plt+0xb20>
  403828:	add	x2, x2, #0x240
  40382c:	bl	40f300 <__fxstatat@plt+0xbe20>
  403830:	mov	w24, w0
  403834:	mov	w0, w24
  403838:	ldp	x19, x20, [sp, #16]
  40383c:	ldp	x21, x22, [sp, #32]
  403840:	ldp	x23, x24, [sp, #48]
  403844:	ldp	x25, x26, [sp, #64]
  403848:	ldp	x27, x28, [sp, #80]
  40384c:	ldp	x29, x30, [sp], #352
  403850:	ret
  403854:	adrp	x0, 42a000 <__fxstatat@plt+0x26b20>
  403858:	mov	w27, #0x1                   	// #1
  40385c:	ldr	x0, [x0, #1336]
  403860:	str	x0, [sp, #104]
  403864:	b	403604 <__fxstatat@plt+0x124>
  403868:	mov	w0, #0x1                   	// #1
  40386c:	str	w0, [sp, #120]
  403870:	b	403604 <__fxstatat@plt+0x124>
  403874:	mov	w0, #0x1                   	// #1
  403878:	strb	w0, [x24, #8]
  40387c:	b	403604 <__fxstatat@plt+0x124>
  403880:	adrp	x1, 42a000 <__fxstatat@plt+0x26b20>
  403884:	adrp	x0, 42a000 <__fxstatat@plt+0x26b20>
  403888:	adrp	x4, 414000 <__fxstatat@plt+0x10b20>
  40388c:	adrp	x2, 414000 <__fxstatat@plt+0x10b20>
  403890:	ldr	x3, [x1, #1208]
  403894:	add	x4, x4, #0x5c0
  403898:	ldr	x0, [x0, #1352]
  40389c:	add	x2, x2, #0x430
  4038a0:	adrp	x1, 413000 <__fxstatat@plt+0xfb20>
  4038a4:	add	x1, x1, #0x7f0
  4038a8:	mov	x5, #0x0                   	// #0
  4038ac:	bl	410a40 <__fxstatat@plt+0xd560>
  4038b0:	mov	w0, #0x0                   	// #0
  4038b4:	bl	402c70 <exit@plt>
  4038b8:	mov	w0, #0x1                   	// #1
  4038bc:	strb	w0, [sp, #190]
  4038c0:	b	403604 <__fxstatat@plt+0x124>
  4038c4:	cbnz	x26, 403e68 <__fxstatat@plt+0x988>
  4038c8:	adrp	x0, 42a000 <__fxstatat@plt+0x26b20>
  4038cc:	ldr	x26, [x0, #1336]
  4038d0:	b	403604 <__fxstatat@plt+0x124>
  4038d4:	mov	w0, #0x1                   	// #1
  4038d8:	mov	x1, #0x0                   	// #0
  4038dc:	strb	w0, [x24, #16]
  4038e0:	mov	w0, #0x11                  	// #17
  4038e4:	bl	402e20 <signal@plt>
  4038e8:	b	403604 <__fxstatat@plt+0x124>
  4038ec:	mov	w0, #0x1                   	// #1
  4038f0:	strb	w0, [sp, #175]
  4038f4:	b	403604 <__fxstatat@plt+0x124>
  4038f8:	adrp	x0, 42a000 <__fxstatat@plt+0x26b20>
  4038fc:	ldr	x0, [x0, #1336]
  403900:	str	x0, [x24, #24]
  403904:	b	403604 <__fxstatat@plt+0x124>
  403908:	adrp	x0, 42a000 <__fxstatat@plt+0x26b20>
  40390c:	ldr	x0, [x0, #1336]
  403910:	str	x0, [sp, #112]
  403914:	b	403604 <__fxstatat@plt+0x124>
  403918:	adrp	x0, 42a000 <__fxstatat@plt+0x26b20>
  40391c:	ldr	x0, [x0, #1336]
  403920:	str	x0, [x24, #32]
  403924:	b	403604 <__fxstatat@plt+0x124>
  403928:	mov	w0, #0x1                   	// #1
  40392c:	strb	w0, [x24, #40]
  403930:	b	403604 <__fxstatat@plt+0x124>
  403934:	adrp	x0, 42a000 <__fxstatat@plt+0x26b20>
  403938:	mov	w27, #0x1                   	// #1
  40393c:	ldr	x0, [x0, #1336]
  403940:	cmp	x0, #0x0
  403944:	csel	x28, x28, x0, eq  // eq = none
  403948:	b	403604 <__fxstatat@plt+0x124>
  40394c:	ldr	w1, [x24, #12]
  403950:	adrp	x0, 42a000 <__fxstatat@plt+0x26b20>
  403954:	ldr	x0, [x0, #1336]
  403958:	cbz	w1, 4039b8 <__fxstatat@plt+0x4d8>
  40395c:	strb	wzr, [x25, #24]
  403960:	cbz	x0, 403bb4 <__fxstatat@plt+0x6d4>
  403964:	str	x0, [sp, #128]
  403968:	b	403604 <__fxstatat@plt+0x124>
  40396c:	cmp	w0, #0x100
  403970:	b.ne	403994 <__fxstatat@plt+0x4b4>  // b.any
  403974:	ldr	w0, [x24, #12]
  403978:	mov	w2, #0x5                   	// #5
  40397c:	ldr	x1, [sp, #136]
  403980:	cbz	w0, 4039c8 <__fxstatat@plt+0x4e8>
  403984:	mov	w0, #0x1                   	// #1
  403988:	strb	wzr, [x25, #24]
  40398c:	strb	w0, [sp, #181]
  403990:	b	403604 <__fxstatat@plt+0x124>
  403994:	cmp	w0, #0x101
  403998:	b.ne	403c4c <__fxstatat@plt+0x76c>  // b.any
  40399c:	adrp	x0, 42a000 <__fxstatat@plt+0x26b20>
  4039a0:	mov	w1, #0x1                   	// #1
  4039a4:	str	w1, [sp, #124]
  4039a8:	ldr	x0, [x0, #1336]
  4039ac:	bl	410e00 <__fxstatat@plt+0xd920>
  4039b0:	str	x0, [x25, #16]
  4039b4:	b	403604 <__fxstatat@plt+0x124>
  4039b8:	cbz	x0, 403604 <__fxstatat@plt+0x124>
  4039bc:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  4039c0:	add	x1, x1, #0x578
  4039c4:	mov	w2, #0x5                   	// #5
  4039c8:	mov	x0, #0x0                   	// #0
  4039cc:	bl	403350 <dcgettext@plt>
  4039d0:	mov	w1, #0x0                   	// #0
  4039d4:	mov	x2, x0
  4039d8:	mov	w0, #0x0                   	// #0
  4039dc:	bl	402c90 <error@plt>
  4039e0:	b	403604 <__fxstatat@plt+0x124>
  4039e4:	ldrb	w0, [x24, #16]
  4039e8:	cbnz	w0, 403ec0 <__fxstatat@plt+0x9e0>
  4039ec:	cbz	x26, 4036c0 <__fxstatat@plt+0x1e0>
  4039f0:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  4039f4:	mov	w2, #0x5                   	// #5
  4039f8:	add	x1, x1, #0x628
  4039fc:	b	403e74 <__fxstatat@plt+0x994>
  403a00:	cbz	w0, 403734 <__fxstatat@plt+0x254>
  403a04:	cmp	w20, #0x1
  403a08:	b.eq	403d60 <__fxstatat@plt+0x880>  // b.none
  403a0c:	mov	x27, #0xfffffffffffffff8    	// #-8
  403a10:	add	x27, x27, w20, sxtw #3
  403a14:	ldr	x23, [x19, x27]
  403a18:	mov	x0, x23
  403a1c:	bl	40a910 <__fxstatat@plt+0x7430>
  403a20:	mov	x25, x0
  403a24:	bl	402c50 <strlen@plt>
  403a28:	cbz	x0, 403d98 <__fxstatat@plt+0x8b8>
  403a2c:	add	x25, x25, x0
  403a30:	ldurb	w0, [x25, #-1]
  403a34:	cmp	w0, #0x2f
  403a38:	cset	w25, eq  // eq = none
  403a3c:	add	x2, sp, #0xe0
  403a40:	mov	x1, x23
  403a44:	mov	w0, #0x0                   	// #0
  403a48:	bl	403420 <__xstat@plt>
  403a4c:	cbz	w0, 403d80 <__fxstatat@plt+0x8a0>
  403a50:	bl	4033f0 <__errno_location@plt>
  403a54:	ldr	w26, [x0]
  403a58:	cbz	w26, 403d80 <__fxstatat@plt+0x8a0>
  403a5c:	cmp	w26, #0x2
  403a60:	b.ne	403dac <__fxstatat@plt+0x8cc>  // b.any
  403a64:	cbnz	w25, 403e44 <__fxstatat@plt+0x964>
  403a68:	cmp	w20, #0x2
  403a6c:	mov	x26, #0x0                   	// #0
  403a70:	b.eq	403734 <__fxstatat@plt+0x254>  // b.none
  403a74:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  403a78:	mov	w2, #0x5                   	// #5
  403a7c:	add	x1, x1, #0x680
  403a80:	mov	x0, #0x0                   	// #0
  403a84:	bl	403350 <dcgettext@plt>
  403a88:	ldr	x1, [x19, x27]
  403a8c:	mov	x19, x0
  403a90:	mov	w0, #0x4                   	// #4
  403a94:	bl	40e360 <__fxstatat@plt+0xae80>
  403a98:	mov	x3, x0
  403a9c:	mov	x2, x19
  403aa0:	mov	w1, #0x0                   	// #0
  403aa4:	mov	w0, #0x1                   	// #1
  403aa8:	bl	402c90 <error@plt>
  403aac:	bl	409600 <__fxstatat@plt+0x6120>
  403ab0:	cbz	x26, 403be4 <__fxstatat@plt+0x704>
  403ab4:	add	x0, sp, #0x90
  403ab8:	mov	x22, #0x0                   	// #0
  403abc:	mov	w24, #0x0                   	// #0
  403ac0:	bl	405ca0 <__fxstatat@plt+0x27c0>
  403ac4:	b	403afc <__fxstatat@plt+0x61c>
  403ac8:	mov	x1, x0
  403acc:	add	x2, sp, #0x90
  403ad0:	mov	x0, x23
  403ad4:	mov	w3, #0x1                   	// #1
  403ad8:	bl	404078 <__fxstatat@plt+0xb98>
  403adc:	tst	w0, #0xff
  403ae0:	b.ne	403b2c <__fxstatat@plt+0x64c>  // b.any
  403ae4:	mov	x0, x21
  403ae8:	mov	w24, #0x1                   	// #1
  403aec:	bl	4031b0 <free@plt>
  403af0:	add	x22, x22, #0x1
  403af4:	cmp	w20, w22
  403af8:	b.le	403834 <__fxstatat@plt+0x354>
  403afc:	cmp	w22, #0x0
  403b00:	ldr	w0, [sp, #120]
  403b04:	ldr	x23, [x19, x22, lsl #3]
  403b08:	csel	w25, w0, wzr, eq  // eq = none
  403b0c:	mov	x0, x23
  403b10:	bl	40a910 <__fxstatat@plt+0x7430>
  403b14:	mov	x2, #0x0                   	// #0
  403b18:	mov	x1, x0
  403b1c:	mov	x0, x26
  403b20:	bl	40ac70 <__fxstatat@plt+0x7790>
  403b24:	mov	x21, x0
  403b28:	cbnz	w25, 403ac8 <__fxstatat@plt+0x5e8>
  403b2c:	mov	x0, x23
  403b30:	add	x2, sp, #0x90
  403b34:	mov	x1, x21
  403b38:	bl	4043b0 <__fxstatat@plt+0xed0>
  403b3c:	tst	w0, #0xff
  403b40:	b.eq	403ae4 <__fxstatat@plt+0x604>  // b.none
  403b44:	mov	x0, x21
  403b48:	bl	4031b0 <free@plt>
  403b4c:	b	403af0 <__fxstatat@plt+0x610>
  403b50:	ldr	x0, [sp, #128]
  403b54:	cbz	x0, 4036f4 <__fxstatat@plt+0x214>
  403b58:	bl	4033f0 <__errno_location@plt>
  403b5c:	mov	w20, #0x5f                  	// #95
  403b60:	str	w20, [x0]
  403b64:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  403b68:	mov	w2, #0x5                   	// #5
  403b6c:	add	x1, x1, #0x6e0
  403b70:	mov	x0, #0x0                   	// #0
  403b74:	bl	403350 <dcgettext@plt>
  403b78:	mov	x19, x0
  403b7c:	ldr	x0, [sp, #128]
  403b80:	bl	40e5a8 <__fxstatat@plt+0xb0c8>
  403b84:	mov	x3, x0
  403b88:	mov	x2, x19
  403b8c:	mov	w1, w20
  403b90:	mov	w0, #0x1                   	// #1
  403b94:	bl	402c90 <error@plt>
  403b98:	mov	w0, #0xffffffff            	// #-1
  403b9c:	str	w0, [x24, #4]
  403ba0:	b	403810 <__fxstatat@plt+0x330>
  403ba4:	adrp	x1, 42a000 <__fxstatat@plt+0x26b20>
  403ba8:	mov	w0, #0xffffffff            	// #-1
  403bac:	str	w0, [x1, #1384]
  403bb0:	b	4037f4 <__fxstatat@plt+0x314>
  403bb4:	mov	w0, #0x1                   	// #1
  403bb8:	strb	w0, [sp, #177]
  403bbc:	b	403604 <__fxstatat@plt+0x124>
  403bc0:	mov	w2, #0x5                   	// #5
  403bc4:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  403bc8:	mov	x0, #0x0                   	// #0
  403bcc:	add	x1, x1, #0x6a0
  403bd0:	bl	403350 <dcgettext@plt>
  403bd4:	mov	x1, x28
  403bd8:	bl	40a568 <__fxstatat@plt+0x7088>
  403bdc:	mov	w1, w0
  403be0:	b	4036c8 <__fxstatat@plt+0x1e8>
  403be4:	ldr	w0, [sp, #120]
  403be8:	ldr	x20, [x21, x22]
  403bec:	ldr	x19, [x19, #8]
  403bf0:	cbz	w0, 403c54 <__fxstatat@plt+0x774>
  403bf4:	add	x2, sp, #0x90
  403bf8:	mov	x1, x19
  403bfc:	mov	x0, x20
  403c00:	mov	w3, #0x0                   	// #0
  403c04:	bl	404078 <__fxstatat@plt+0xb98>
  403c08:	tst	w0, #0xff
  403c0c:	b.ne	403d68 <__fxstatat@plt+0x888>  // b.any
  403c10:	mov	w24, #0x0                   	// #0
  403c14:	and	w24, w24, #0x1
  403c18:	eor	w24, w24, #0x1
  403c1c:	b	403834 <__fxstatat@plt+0x354>
  403c20:	mov	w0, #0x0                   	// #0
  403c24:	bl	404a28 <__fxstatat@plt+0x1548>
  403c28:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  403c2c:	add	x1, x1, #0x860
  403c30:	mov	w2, #0x5                   	// #5
  403c34:	mov	x0, #0x0                   	// #0
  403c38:	bl	403350 <dcgettext@plt>
  403c3c:	mov	w1, #0x0                   	// #0
  403c40:	mov	x2, x0
  403c44:	mov	w0, #0x0                   	// #0
  403c48:	bl	402c90 <error@plt>
  403c4c:	mov	w0, #0x1                   	// #1
  403c50:	bl	404a28 <__fxstatat@plt+0x1548>
  403c54:	add	x2, sp, #0x90
  403c58:	mov	x1, x19
  403c5c:	mov	x0, x20
  403c60:	bl	4043b0 <__fxstatat@plt+0xed0>
  403c64:	and	w24, w0, #0xff
  403c68:	eor	w24, w24, #0x1
  403c6c:	b	403834 <__fxstatat@plt+0x354>
  403c70:	mov	w2, #0x5                   	// #5
  403c74:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  403c78:	mov	x0, #0x0                   	// #0
  403c7c:	add	x1, x1, #0x8a0
  403c80:	bl	403350 <dcgettext@plt>
  403c84:	mov	x2, x0
  403c88:	mov	w1, #0x0                   	// #0
  403c8c:	mov	w0, #0x0                   	// #0
  403c90:	bl	402c90 <error@plt>
  403c94:	b	4037d4 <__fxstatat@plt+0x2f4>
  403c98:	mov	w2, #0x5                   	// #5
  403c9c:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  403ca0:	mov	x0, #0x0                   	// #0
  403ca4:	add	x1, x1, #0x7d0
  403ca8:	bl	403350 <dcgettext@plt>
  403cac:	mov	x2, x0
  403cb0:	mov	w1, #0x0                   	// #0
  403cb4:	mov	w0, #0x0                   	// #0
  403cb8:	bl	402c90 <error@plt>
  403cbc:	b	4037a8 <__fxstatat@plt+0x2c8>
  403cc0:	ldr	x0, [x24, #32]
  403cc4:	add	x3, sp, #0xe0
  403cc8:	mov	x4, #0x0                   	// #0
  403ccc:	mov	w2, #0x0                   	// #0
  403cd0:	mov	x1, #0x0                   	// #0
  403cd4:	bl	410e78 <__fxstatat@plt+0xd998>
  403cd8:	cbnz	w0, 403cec <__fxstatat@plt+0x80c>
  403cdc:	ldr	x0, [sp, #224]
  403ce0:	mov	x1, #0xffffffff            	// #4294967295
  403ce4:	cmp	x0, x1
  403ce8:	b.ls	403808 <__fxstatat@plt+0x328>  // b.plast
  403cec:	mov	w2, #0x5                   	// #5
  403cf0:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  403cf4:	mov	x0, #0x0                   	// #0
  403cf8:	add	x1, x1, #0x908
  403cfc:	bl	403350 <dcgettext@plt>
  403d00:	mov	x19, x0
  403d04:	ldr	x0, [x24, #32]
  403d08:	bl	40e5a8 <__fxstatat@plt+0xb0c8>
  403d0c:	b	403a98 <__fxstatat@plt+0x5b8>
  403d10:	ldr	x0, [x24, #24]
  403d14:	add	x3, sp, #0xe0
  403d18:	mov	x4, #0x0                   	// #0
  403d1c:	mov	w2, #0x0                   	// #0
  403d20:	mov	x1, #0x0                   	// #0
  403d24:	bl	410e78 <__fxstatat@plt+0xd998>
  403d28:	cbnz	w0, 403d3c <__fxstatat@plt+0x85c>
  403d2c:	ldr	x0, [sp, #224]
  403d30:	mov	x1, #0xffffffff            	// #4294967295
  403d34:	cmp	x0, x1
  403d38:	b.ls	4037e8 <__fxstatat@plt+0x308>  // b.plast
  403d3c:	mov	w2, #0x5                   	// #5
  403d40:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  403d44:	mov	x0, #0x0                   	// #0
  403d48:	add	x1, x1, #0x8f8
  403d4c:	bl	403350 <dcgettext@plt>
  403d50:	mov	x19, x0
  403d54:	ldr	x0, [x24, #24]
  403d58:	bl	40e5a8 <__fxstatat@plt+0xb0c8>
  403d5c:	b	403a98 <__fxstatat@plt+0x5b8>
  403d60:	mov	x26, #0x0                   	// #0
  403d64:	b	403734 <__fxstatat@plt+0x254>
  403d68:	add	x2, sp, #0x90
  403d6c:	mov	x1, x19
  403d70:	mov	x0, x20
  403d74:	bl	4043b0 <__fxstatat@plt+0xed0>
  403d78:	and	w24, w0, #0xff
  403d7c:	b	403c14 <__fxstatat@plt+0x734>
  403d80:	ldr	w0, [sp, #240]
  403d84:	and	w0, w0, #0xf000
  403d88:	cmp	w0, #0x4, lsl #12
  403d8c:	b.eq	403da0 <__fxstatat@plt+0x8c0>  // b.none
  403d90:	mov	w26, #0x0                   	// #0
  403d94:	b	403a64 <__fxstatat@plt+0x584>
  403d98:	mov	w25, #0x1                   	// #1
  403d9c:	b	403a3c <__fxstatat@plt+0x55c>
  403da0:	sub	w20, w20, #0x1
  403da4:	ldr	x26, [x19, w20, sxtw #3]
  403da8:	b	403734 <__fxstatat@plt+0x254>
  403dac:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  403db0:	add	x1, x1, #0x668
  403db4:	mov	w2, #0x5                   	// #5
  403db8:	mov	x0, #0x0                   	// #0
  403dbc:	bl	403350 <dcgettext@plt>
  403dc0:	mov	x19, x0
  403dc4:	mov	x1, x23
  403dc8:	mov	w0, #0x4                   	// #4
  403dcc:	bl	40e360 <__fxstatat@plt+0xae80>
  403dd0:	mov	x3, x0
  403dd4:	mov	x2, x19
  403dd8:	mov	w1, w26
  403ddc:	mov	w0, #0x1                   	// #1
  403de0:	bl	402c90 <error@plt>
  403de4:	mov	w2, #0x5                   	// #5
  403de8:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  403dec:	add	x1, x1, #0x7c0
  403df0:	bl	403350 <dcgettext@plt>
  403df4:	mov	x19, x0
  403df8:	ldr	x0, [sp, #112]
  403dfc:	bl	40e5a8 <__fxstatat@plt+0xb0c8>
  403e00:	b	403a98 <__fxstatat@plt+0x5b8>
  403e04:	mov	w2, #0x5                   	// #5
  403e08:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  403e0c:	mov	x0, #0x0                   	// #0
  403e10:	add	x1, x1, #0x7a8
  403e14:	bl	403350 <dcgettext@plt>
  403e18:	ldr	x1, [x19, #16]
  403e1c:	mov	x19, x0
  403e20:	mov	w0, #0x4                   	// #4
  403e24:	bl	40e360 <__fxstatat@plt+0xae80>
  403e28:	mov	x3, x0
  403e2c:	mov	x2, x19
  403e30:	mov	w1, #0x0                   	// #0
  403e34:	mov	w0, #0x0                   	// #0
  403e38:	bl	402c90 <error@plt>
  403e3c:	mov	w0, #0x1                   	// #1
  403e40:	bl	404a28 <__fxstatat@plt+0x1548>
  403e44:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  403e48:	mov	w2, #0x5                   	// #5
  403e4c:	add	x1, x1, #0x680
  403e50:	mov	x0, #0x0                   	// #0
  403e54:	b	403dbc <__fxstatat@plt+0x8dc>
  403e58:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  403e5c:	mov	w2, #0x5                   	// #5
  403e60:	add	x1, x1, #0x818
  403e64:	b	403c34 <__fxstatat@plt+0x754>
  403e68:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  403e6c:	add	x1, x1, #0x500
  403e70:	mov	w2, #0x5                   	// #5
  403e74:	mov	x0, #0x0                   	// #0
  403e78:	bl	403350 <dcgettext@plt>
  403e7c:	mov	w1, #0x0                   	// #0
  403e80:	mov	x2, x0
  403e84:	mov	w0, #0x1                   	// #1
  403e88:	bl	402c90 <error@plt>
  403e8c:	bl	4033f0 <__errno_location@plt>
  403e90:	mov	x3, x0
  403e94:	mov	w2, #0x5                   	// #5
  403e98:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  403e9c:	mov	x0, #0x0                   	// #0
  403ea0:	add	x1, x1, #0x668
  403ea4:	ldr	w20, [x3]
  403ea8:	bl	403350 <dcgettext@plt>
  403eac:	mov	x1, x26
  403eb0:	mov	x19, x0
  403eb4:	mov	w0, #0x4                   	// #4
  403eb8:	bl	40e360 <__fxstatat@plt+0xae80>
  403ebc:	b	403b84 <__fxstatat@plt+0x6a4>
  403ec0:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  403ec4:	mov	w2, #0x5                   	// #5
  403ec8:	add	x1, x1, #0x5e8
  403ecc:	b	403e74 <__fxstatat@plt+0x994>
  403ed0:	mov	w2, #0x5                   	// #5
  403ed4:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  403ed8:	mov	x0, #0x0                   	// #0
  403edc:	add	x1, x1, #0x680
  403ee0:	bl	403350 <dcgettext@plt>
  403ee4:	mov	x19, x0
  403ee8:	mov	x1, x26
  403eec:	mov	w0, #0x4                   	// #4
  403ef0:	bl	40e360 <__fxstatat@plt+0xae80>
  403ef4:	b	403a98 <__fxstatat@plt+0x5b8>
  403ef8:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  403efc:	mov	w2, #0x5                   	// #5
  403f00:	add	x1, x1, #0x760
  403f04:	b	403e74 <__fxstatat@plt+0x994>
  403f08:	cmp	w20, #0x1
  403f0c:	b.eq	403f30 <__fxstatat@plt+0xa50>  // b.none
  403f10:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  403f14:	mov	w2, #0x5                   	// #5
  403f18:	add	x1, x1, #0x718
  403f1c:	b	403c34 <__fxstatat@plt+0x754>
  403f20:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  403f24:	mov	w2, #0x5                   	// #5
  403f28:	add	x1, x1, #0x6b0
  403f2c:	b	403e74 <__fxstatat@plt+0x994>
  403f30:	mov	w2, #0x5                   	// #5
  403f34:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  403f38:	mov	x0, #0x0                   	// #0
  403f3c:	add	x1, x1, #0x730
  403f40:	bl	403350 <dcgettext@plt>
  403f44:	mov	x19, x0
  403f48:	ldr	x1, [x21, x22]
  403f4c:	mov	w0, #0x4                   	// #4
  403f50:	bl	40e360 <__fxstatat@plt+0xae80>
  403f54:	mov	x3, x0
  403f58:	mov	x2, x19
  403f5c:	mov	w1, #0x0                   	// #0
  403f60:	mov	w0, #0x0                   	// #0
  403f64:	bl	402c90 <error@plt>
  403f68:	b	403c4c <__fxstatat@plt+0x76c>
  403f6c:	mov	x29, #0x0                   	// #0
  403f70:	mov	x30, #0x0                   	// #0
  403f74:	mov	x5, x0
  403f78:	ldr	x1, [sp]
  403f7c:	add	x2, sp, #0x8
  403f80:	mov	x6, sp
  403f84:	movz	x0, #0x0, lsl #48
  403f88:	movk	x0, #0x0, lsl #32
  403f8c:	movk	x0, #0x40, lsl #16
  403f90:	movk	x0, #0x34f0
  403f94:	movz	x3, #0x0, lsl #48
  403f98:	movk	x3, #0x0, lsl #32
  403f9c:	movk	x3, #0x41, lsl #16
  403fa0:	movk	x3, #0x3578
  403fa4:	movz	x4, #0x0, lsl #48
  403fa8:	movk	x4, #0x0, lsl #32
  403fac:	movk	x4, #0x41, lsl #16
  403fb0:	movk	x4, #0x35f8
  403fb4:	bl	402f10 <__libc_start_main@plt>
  403fb8:	bl	403070 <abort@plt>
  403fbc:	adrp	x0, 429000 <__fxstatat@plt+0x25b20>
  403fc0:	ldr	x0, [x0, #4064]
  403fc4:	cbz	x0, 403fcc <__fxstatat@plt+0xaec>
  403fc8:	b	403040 <__gmon_start__@plt>
  403fcc:	ret
  403fd0:	adrp	x0, 42a000 <__fxstatat@plt+0x26b20>
  403fd4:	add	x0, x0, #0x528
  403fd8:	adrp	x1, 42a000 <__fxstatat@plt+0x26b20>
  403fdc:	add	x1, x1, #0x528
  403fe0:	cmp	x1, x0
  403fe4:	b.eq	403ffc <__fxstatat@plt+0xb1c>  // b.none
  403fe8:	adrp	x1, 413000 <__fxstatat@plt+0xfb20>
  403fec:	ldr	x1, [x1, #1576]
  403ff0:	cbz	x1, 403ffc <__fxstatat@plt+0xb1c>
  403ff4:	mov	x16, x1
  403ff8:	br	x16
  403ffc:	ret
  404000:	adrp	x0, 42a000 <__fxstatat@plt+0x26b20>
  404004:	add	x0, x0, #0x528
  404008:	adrp	x1, 42a000 <__fxstatat@plt+0x26b20>
  40400c:	add	x1, x1, #0x528
  404010:	sub	x1, x1, x0
  404014:	lsr	x2, x1, #63
  404018:	add	x1, x2, x1, asr #3
  40401c:	cmp	xzr, x1, asr #1
  404020:	asr	x1, x1, #1
  404024:	b.eq	40403c <__fxstatat@plt+0xb5c>  // b.none
  404028:	adrp	x2, 413000 <__fxstatat@plt+0xfb20>
  40402c:	ldr	x2, [x2, #1584]
  404030:	cbz	x2, 40403c <__fxstatat@plt+0xb5c>
  404034:	mov	x16, x2
  404038:	br	x16
  40403c:	ret
  404040:	stp	x29, x30, [sp, #-32]!
  404044:	mov	x29, sp
  404048:	str	x19, [sp, #16]
  40404c:	adrp	x19, 42a000 <__fxstatat@plt+0x26b20>
  404050:	ldrb	w0, [x19, #1376]
  404054:	cbnz	w0, 404064 <__fxstatat@plt+0xb84>
  404058:	bl	403fd0 <__fxstatat@plt+0xaf0>
  40405c:	mov	w0, #0x1                   	// #1
  404060:	strb	w0, [x19, #1376]
  404064:	ldr	x19, [sp, #16]
  404068:	ldp	x29, x30, [sp], #32
  40406c:	ret
  404070:	b	404000 <__fxstatat@plt+0xb20>
  404074:	nop
  404078:	stp	x29, x30, [sp, #-64]!
  40407c:	mov	x29, sp
  404080:	stp	x19, x20, [sp, #16]
  404084:	mov	x19, x1
  404088:	mov	x20, x2
  40408c:	str	x21, [sp, #32]
  404090:	ands	w21, w3, #0xff
  404094:	b.ne	4040a4 <__fxstatat@plt+0xbc4>  // b.any
  404098:	ldrb	w0, [x0]
  40409c:	cmp	w0, #0x2f
  4040a0:	b.eq	40417c <__fxstatat@plt+0xc9c>  // b.none
  4040a4:	mov	x3, x20
  4040a8:	add	x1, sp, #0x38
  4040ac:	adrp	x2, 404000 <__fxstatat@plt+0xb20>
  4040b0:	add	x2, x2, #0x330
  4040b4:	mov	x0, x19
  4040b8:	str	wzr, [sp, #56]
  4040bc:	bl	40bf38 <__fxstatat@plt+0x8a58>
  4040c0:	mov	x20, x0
  4040c4:	bl	4033f0 <__errno_location@plt>
  4040c8:	cmn	x20, #0x1
  4040cc:	mov	x20, x0
  4040d0:	b.ne	40413c <__fxstatat@plt+0xc5c>  // b.any
  4040d4:	mov	w2, #0x5                   	// #5
  4040d8:	ldr	w20, [x20]
  4040dc:	adrp	x1, 413000 <__fxstatat@plt+0xfb20>
  4040e0:	mov	x0, #0x0                   	// #0
  4040e4:	add	x1, x1, #0x6c8
  4040e8:	bl	403350 <dcgettext@plt>
  4040ec:	mov	x1, x19
  4040f0:	mov	x19, x0
  4040f4:	mov	w0, #0x4                   	// #4
  4040f8:	bl	40e360 <__fxstatat@plt+0xae80>
  4040fc:	mov	x2, x19
  404100:	mov	x3, x0
  404104:	mov	w1, w20
  404108:	mov	w0, #0x0                   	// #0
  40410c:	bl	402c90 <error@plt>
  404110:	mov	w1, #0x1                   	// #1
  404114:	add	x0, sp, #0x38
  404118:	bl	40f0f8 <__fxstatat@plt+0xbc18>
  40411c:	add	x0, sp, #0x38
  404120:	bl	40f268 <__fxstatat@plt+0xbd88>
  404124:	mov	w21, #0x0                   	// #0
  404128:	mov	w0, w21
  40412c:	ldp	x19, x20, [sp, #16]
  404130:	ldr	x21, [sp, #32]
  404134:	ldp	x29, x30, [sp], #64
  404138:	ret
  40413c:	mov	w1, #0x0                   	// #0
  404140:	add	x0, sp, #0x38
  404144:	bl	40f0f8 <__fxstatat@plt+0xbc18>
  404148:	ldr	w20, [x20]
  40414c:	mov	w21, w0
  404150:	add	x0, sp, #0x38
  404154:	bl	40f268 <__fxstatat@plt+0xbd88>
  404158:	cmp	w21, #0x0
  40415c:	b.gt	404124 <__fxstatat@plt+0xc44>
  404160:	b.ne	4041fc <__fxstatat@plt+0xd1c>  // b.any
  404164:	mov	w21, #0x1                   	// #1
  404168:	mov	w0, w21
  40416c:	ldp	x19, x20, [sp, #16]
  404170:	ldr	x21, [sp, #32]
  404174:	ldp	x29, x30, [sp], #64
  404178:	ret
  40417c:	ldrb	w0, [x1]
  404180:	cmp	w0, #0x2f
  404184:	b.ne	4040a4 <__fxstatat@plt+0xbc4>  // b.any
  404188:	add	x0, sp, #0x38
  40418c:	str	wzr, [sp, #56]
  404190:	bl	40f268 <__fxstatat@plt+0xbd88>
  404194:	add	x1, sp, #0x38
  404198:	mov	x3, x20
  40419c:	mov	x0, x19
  4041a0:	adrp	x2, 404000 <__fxstatat@plt+0xb20>
  4041a4:	add	x2, x2, #0x330
  4041a8:	bl	40bf38 <__fxstatat@plt+0x8a58>
  4041ac:	cmn	x0, #0x1
  4041b0:	b.ne	404164 <__fxstatat@plt+0xc84>  // b.any
  4041b4:	bl	4033f0 <__errno_location@plt>
  4041b8:	mov	x3, x0
  4041bc:	mov	w2, #0x5                   	// #5
  4041c0:	adrp	x1, 413000 <__fxstatat@plt+0xfb20>
  4041c4:	mov	x0, #0x0                   	// #0
  4041c8:	add	x1, x1, #0x6c8
  4041cc:	ldr	w20, [x3]
  4041d0:	bl	403350 <dcgettext@plt>
  4041d4:	mov	x1, x19
  4041d8:	mov	x19, x0
  4041dc:	mov	w0, #0x4                   	// #4
  4041e0:	bl	40e360 <__fxstatat@plt+0xae80>
  4041e4:	mov	x2, x19
  4041e8:	mov	x3, x0
  4041ec:	mov	w1, w20
  4041f0:	mov	w0, #0x0                   	// #0
  4041f4:	bl	402c90 <error@plt>
  4041f8:	b	404168 <__fxstatat@plt+0xc88>
  4041fc:	mov	w2, #0x5                   	// #5
  404200:	adrp	x1, 413000 <__fxstatat@plt+0xfb20>
  404204:	mov	x0, #0x0                   	// #0
  404208:	add	x1, x1, #0x6c8
  40420c:	bl	403350 <dcgettext@plt>
  404210:	mov	x21, x0
  404214:	mov	x1, x19
  404218:	mov	w0, #0x4                   	// #4
  40421c:	bl	40e360 <__fxstatat@plt+0xae80>
  404220:	mov	x3, x0
  404224:	mov	x2, x21
  404228:	mov	w1, w20
  40422c:	mov	w0, #0x0                   	// #0
  404230:	mov	w21, #0x0                   	// #0
  404234:	bl	402c90 <error@plt>
  404238:	b	404168 <__fxstatat@plt+0xc88>
  40423c:	nop
  404240:	sub	sp, sp, #0x30
  404244:	adrp	x4, 42a000 <__fxstatat@plt+0x26b20>
  404248:	add	x8, x4, #0x488
  40424c:	adrp	x3, 42a000 <__fxstatat@plt+0x26b20>
  404250:	add	x5, x3, #0x568
  404254:	stp	x29, x30, [sp, #16]
  404258:	add	x29, sp, #0x10
  40425c:	ldr	w6, [x4, #1160]
  404260:	ldr	w7, [x3, #1384]
  404264:	mov	x3, x2
  404268:	ldr	w4, [x8, #4]
  40426c:	stp	x19, x20, [sp, #32]
  404270:	mov	x20, x2
  404274:	ldr	w2, [x5, #4]
  404278:	str	w2, [sp]
  40427c:	adrp	x5, 404000 <__fxstatat@plt+0xb20>
  404280:	strb	wzr, [sp, #8]
  404284:	add	x5, x5, #0x320
  404288:	adrp	x2, 404000 <__fxstatat@plt+0xb20>
  40428c:	add	x2, x2, #0x330
  404290:	bl	40c0f8 <__fxstatat@plt+0x8c18>
  404294:	and	w19, w0, #0xff
  404298:	eor	w19, w19, #0x1
  40429c:	cbnz	w19, 4042b4 <__fxstatat@plt+0xdd4>
  4042a0:	ldrb	w0, [x20, #33]
  4042a4:	cbz	w0, 4042b4 <__fxstatat@plt+0xdd4>
  4042a8:	bl	4033f0 <__errno_location@plt>
  4042ac:	mov	w1, #0x5f                  	// #95
  4042b0:	str	w1, [x0]
  4042b4:	mov	w0, w19
  4042b8:	ldp	x29, x30, [sp, #16]
  4042bc:	ldp	x19, x20, [sp, #32]
  4042c0:	add	sp, sp, #0x30
  4042c4:	ret
  4042c8:	stp	x29, x30, [sp, #-32]!
  4042cc:	adrp	x1, 42a000 <__fxstatat@plt+0x26b20>
  4042d0:	mov	w2, #0x5                   	// #5
  4042d4:	mov	x29, sp
  4042d8:	stp	x19, x20, [sp, #16]
  4042dc:	mov	x19, x0
  4042e0:	mov	x0, #0x0                   	// #0
  4042e4:	ldr	x20, [x1, #1352]
  4042e8:	adrp	x1, 413000 <__fxstatat@plt+0xfb20>
  4042ec:	add	x1, x1, #0x6e8
  4042f0:	bl	403350 <dcgettext@plt>
  4042f4:	mov	x1, x19
  4042f8:	mov	x19, x0
  4042fc:	mov	w0, #0x4                   	// #4
  404300:	bl	40e360 <__fxstatat@plt+0xae80>
  404304:	mov	x1, x19
  404308:	mov	x2, x0
  40430c:	mov	x0, x20
  404310:	ldp	x19, x20, [sp, #16]
  404314:	ldp	x29, x30, [sp], #32
  404318:	b	404dc0 <__fxstatat@plt+0x18e0>
  40431c:	nop
  404320:	ldrb	w1, [x1, #46]
  404324:	cbnz	w1, 40432c <__fxstatat@plt+0xe4c>
  404328:	ret
  40432c:	b	4042c8 <__fxstatat@plt+0xde8>
  404330:	stp	x29, x30, [sp, #-48]!
  404334:	mov	x29, sp
  404338:	str	x21, [sp, #32]
  40433c:	mov	x21, x0
  404340:	ldrb	w0, [x2, #33]
  404344:	stp	x19, x20, [sp, #16]
  404348:	mov	x20, x2
  40434c:	mov	x19, x1
  404350:	cbz	w0, 404360 <__fxstatat@plt+0xe80>
  404354:	bl	4033f0 <__errno_location@plt>
  404358:	mov	w1, #0x5f                  	// #95
  40435c:	str	w1, [x0]
  404360:	mov	x0, x19
  404364:	mov	w1, #0x1ed                 	// #493
  404368:	bl	403480 <mkdir@plt>
  40436c:	mov	w19, w0
  404370:	cbnz	w0, 40437c <__fxstatat@plt+0xe9c>
  404374:	ldrb	w0, [x20, #46]
  404378:	cbnz	w0, 404390 <__fxstatat@plt+0xeb0>
  40437c:	mov	w0, w19
  404380:	ldp	x19, x20, [sp, #16]
  404384:	ldr	x21, [sp, #32]
  404388:	ldp	x29, x30, [sp], #48
  40438c:	ret
  404390:	mov	x0, x21
  404394:	bl	4042c8 <__fxstatat@plt+0xde8>
  404398:	mov	w0, w19
  40439c:	ldp	x19, x20, [sp, #16]
  4043a0:	ldr	x21, [sp, #32]
  4043a4:	ldp	x29, x30, [sp], #48
  4043a8:	ret
  4043ac:	nop
  4043b0:	stp	x29, x30, [sp, #-496]!
  4043b4:	mov	x29, sp
  4043b8:	stp	x19, x20, [sp, #16]
  4043bc:	mov	x20, x0
  4043c0:	ldrb	w0, [x2, #31]
  4043c4:	stp	x21, x22, [sp, #32]
  4043c8:	mov	x19, x1
  4043cc:	mov	x22, x2
  4043d0:	cbz	w0, 4043e8 <__fxstatat@plt+0xf08>
  4043d4:	add	x2, sp, #0x70
  4043d8:	mov	x1, x20
  4043dc:	mov	w0, #0x0                   	// #0
  4043e0:	bl	403420 <__xstat@plt>
  4043e4:	cbnz	w0, 4046bc <__fxstatat@plt+0x11dc>
  4043e8:	stp	x23, x24, [sp, #48]
  4043ec:	stp	x25, x26, [sp, #64]
  4043f0:	adrp	x25, 42a000 <__fxstatat@plt+0x26b20>
  4043f4:	add	x23, x25, #0x568
  4043f8:	ldrb	w0, [x23, #8]
  4043fc:	cbz	w0, 40460c <__fxstatat@plt+0x112c>
  404400:	adrp	x21, 42a000 <__fxstatat@plt+0x26b20>
  404404:	mov	w26, #0xffff0e00            	// #-61952
  404408:	ldr	w21, [x21, #1168]
  40440c:	tst	w21, w26
  404410:	b.ne	40460c <__fxstatat@plt+0x112c>  // b.any
  404414:	add	x2, sp, #0xf0
  404418:	mov	x1, x20
  40441c:	mov	w0, #0x0                   	// #0
  404420:	add	x24, sp, #0x170
  404424:	bl	403310 <__lxstat@plt>
  404428:	cbnz	w0, 404610 <__fxstatat@plt+0x1130>
  40442c:	mov	x1, x19
  404430:	mov	x2, x24
  404434:	bl	403310 <__lxstat@plt>
  404438:	cbnz	w0, 404610 <__fxstatat@plt+0x1130>
  40443c:	ldr	w0, [sp, #256]
  404440:	and	w1, w0, #0xf000
  404444:	cmp	w1, #0x8, lsl #12
  404448:	b.ne	404610 <__fxstatat@plt+0x1130>  // b.any
  40444c:	ldr	w1, [sp, #384]
  404450:	and	w2, w1, #0xf000
  404454:	cmp	w2, #0x8, lsl #12
  404458:	b.ne	404610 <__fxstatat@plt+0x1130>  // b.any
  40445c:	orr	w0, w0, w1
  404460:	tst	w0, w26
  404464:	b.ne	404610 <__fxstatat@plt+0x1130>  // b.any
  404468:	ldr	x2, [sp, #288]
  40446c:	ldr	x0, [sp, #416]
  404470:	cmp	x2, x0
  404474:	b.ne	404610 <__fxstatat@plt+0x1130>  // b.any
  404478:	and	w1, w1, #0xfff
  40447c:	cmp	w21, w1
  404480:	b.ne	404610 <__fxstatat@plt+0x1130>  // b.any
  404484:	ldr	w0, [x25, #1384]
  404488:	cmn	w0, #0x1
  40448c:	b.eq	404948 <__fxstatat@plt+0x1468>  // b.none
  404490:	ldr	w1, [sp, #392]
  404494:	cmp	w0, w1
  404498:	b.ne	404610 <__fxstatat@plt+0x1130>  // b.any
  40449c:	ldr	w0, [x23, #4]
  4044a0:	cmn	w0, #0x1
  4044a4:	b.eq	4049d0 <__fxstatat@plt+0x14f0>  // b.none
  4044a8:	ldr	w1, [sp, #396]
  4044ac:	cmp	w0, w1
  4044b0:	b.ne	404610 <__fxstatat@plt+0x1130>  // b.any
  4044b4:	ldr	w0, [x23, #12]
  4044b8:	cbz	w0, 4044c4 <__fxstatat@plt+0xfe4>
  4044bc:	ldrb	w0, [x22, #37]
  4044c0:	cbnz	w0, 404a00 <__fxstatat@plt+0x1520>
  4044c4:	mov	x0, x20
  4044c8:	mov	w1, #0x0                   	// #0
  4044cc:	bl	402eb0 <open@plt>
  4044d0:	mov	w21, w0
  4044d4:	tbnz	w0, #31, 404610 <__fxstatat@plt+0x1130>
  4044d8:	mov	x0, x19
  4044dc:	mov	w1, #0x0                   	// #0
  4044e0:	bl	402eb0 <open@plt>
  4044e4:	mov	w26, w0
  4044e8:	tbnz	w0, #31, 4049f4 <__fxstatat@plt+0x1514>
  4044ec:	stp	x27, x28, [sp, #80]
  4044f0:	adrp	x28, 42a000 <__fxstatat@plt+0x26b20>
  4044f4:	adrp	x27, 42b000 <__progname@@GLIBC_2.17+0xaa8>
  4044f8:	add	x28, x28, #0x598
  4044fc:	add	x27, x27, #0x598
  404500:	b	404538 <__fxstatat@plt+0x1058>
  404504:	mov	x2, #0x1000                	// #4096
  404508:	mov	x1, x27
  40450c:	mov	w0, w26
  404510:	str	x3, [sp, #104]
  404514:	bl	40ad98 <__fxstatat@plt+0x78b8>
  404518:	mov	x2, x0
  40451c:	ldr	x3, [sp, #104]
  404520:	cmp	x0, x3
  404524:	b.ne	404a10 <__fxstatat@plt+0x1530>  // b.any
  404528:	mov	x1, x27
  40452c:	mov	x0, x28
  404530:	bl	4030e0 <memcmp@plt>
  404534:	cbnz	w0, 404a10 <__fxstatat@plt+0x1530>
  404538:	mov	x1, x28
  40453c:	mov	w0, w21
  404540:	mov	x2, #0x1000                	// #4096
  404544:	bl	40ad98 <__fxstatat@plt+0x78b8>
  404548:	mov	x3, x0
  40454c:	cbnz	x0, 404504 <__fxstatat@plt+0x1024>
  404550:	mov	w0, w21
  404554:	bl	403020 <close@plt>
  404558:	mov	w0, w26
  40455c:	bl	403020 <close@plt>
  404560:	ldp	x27, x28, [sp, #80]
  404564:	ldrb	w0, [x23, #16]
  404568:	cbnz	w0, 404654 <__fxstatat@plt+0x1174>
  40456c:	ldrb	w0, [x22, #31]
  404570:	cbz	w0, 4045ac <__fxstatat@plt+0x10cc>
  404574:	ldr	w0, [sp, #128]
  404578:	and	w0, w0, #0xf000
  40457c:	cmp	w0, #0x8, lsl #12
  404580:	b.eq	4045ac <__fxstatat@plt+0x10cc>  // b.none
  404584:	ldp	x2, x4, [sp, #184]
  404588:	stp	x2, x4, [sp, #368]
  40458c:	mov	x1, x24
  404590:	ldr	x3, [sp, #200]
  404594:	mov	x0, x19
  404598:	ldr	x2, [sp, #208]
  40459c:	str	x3, [sp, #384]
  4045a0:	str	x2, [sp, #392]
  4045a4:	bl	410300 <__fxstatat@plt+0xce20>
  4045a8:	cbnz	w0, 404844 <__fxstatat@plt+0x1364>
  4045ac:	ldr	w1, [x25, #1384]
  4045b0:	ldr	w2, [x23, #4]
  4045b4:	and	w0, w1, w2
  4045b8:	cmn	w0, #0x1
  4045bc:	b.eq	4045cc <__fxstatat@plt+0x10ec>  // b.none
  4045c0:	mov	x0, x19
  4045c4:	bl	403170 <lchown@plt>
  4045c8:	cbnz	w0, 4047a4 <__fxstatat@plt+0x12c4>
  4045cc:	adrp	x21, 42a000 <__fxstatat@plt+0x26b20>
  4045d0:	add	x21, x21, #0x488
  4045d4:	mov	x0, x19
  4045d8:	mov	w20, #0x1                   	// #1
  4045dc:	ldr	w1, [x21, #8]
  4045e0:	bl	402ea0 <chmod@plt>
  4045e4:	cbnz	w0, 4047f8 <__fxstatat@plt+0x1318>
  4045e8:	ldrb	w0, [x21, #24]
  4045ec:	cbnz	w0, 404754 <__fxstatat@plt+0x1274>
  4045f0:	mov	w0, w20
  4045f4:	ldp	x19, x20, [sp, #16]
  4045f8:	ldp	x21, x22, [sp, #32]
  4045fc:	ldp	x23, x24, [sp, #48]
  404600:	ldp	x25, x26, [sp, #64]
  404604:	ldp	x29, x30, [sp], #496
  404608:	ret
  40460c:	add	x24, sp, #0x170
  404610:	mov	x0, x20
  404614:	mov	x4, x24
  404618:	mov	x3, x22
  40461c:	mov	x1, x19
  404620:	mov	x5, #0x0                   	// #0
  404624:	mov	w2, #0x0                   	// #0
  404628:	bl	409330 <__fxstatat@plt+0x5e50>
  40462c:	tst	w0, #0xff
  404630:	b.ne	404564 <__fxstatat@plt+0x1084>  // b.any
  404634:	ldp	x23, x24, [sp, #48]
  404638:	mov	w20, #0x0                   	// #0
  40463c:	ldp	x25, x26, [sp, #64]
  404640:	mov	w0, w20
  404644:	ldp	x19, x20, [sp, #16]
  404648:	ldp	x21, x22, [sp, #32]
  40464c:	ldp	x29, x30, [sp], #496
  404650:	ret
  404654:	bl	402db0 <fork@plt>
  404658:	cmn	w0, #0x1
  40465c:	b.ne	404718 <__fxstatat@plt+0x1238>  // b.any
  404660:	bl	4033f0 <__errno_location@plt>
  404664:	mov	x3, x0
  404668:	adrp	x1, 413000 <__fxstatat@plt+0xfb20>
  40466c:	add	x1, x1, #0x710
  404670:	mov	w2, #0x5                   	// #5
  404674:	ldr	w20, [x3]
  404678:	mov	x0, #0x0                   	// #0
  40467c:	bl	403350 <dcgettext@plt>
  404680:	mov	x2, x0
  404684:	mov	w1, w20
  404688:	mov	w0, #0x0                   	// #0
  40468c:	bl	402c90 <error@plt>
  404690:	mov	x0, x19
  404694:	bl	403460 <unlink@plt>
  404698:	cbz	w0, 404634 <__fxstatat@plt+0x1154>
  40469c:	stp	x27, x28, [sp, #80]
  4046a0:	bl	4033f0 <__errno_location@plt>
  4046a4:	adrp	x1, 413000 <__fxstatat@plt+0xfb20>
  4046a8:	mov	x3, x0
  4046ac:	add	x1, x1, #0x778
  4046b0:	mov	w2, #0x5                   	// #5
  4046b4:	mov	x0, #0x0                   	// #0
  4046b8:	b	4049a4 <__fxstatat@plt+0x14c4>
  4046bc:	bl	4033f0 <__errno_location@plt>
  4046c0:	mov	x3, x0
  4046c4:	mov	w2, #0x5                   	// #5
  4046c8:	adrp	x1, 413000 <__fxstatat@plt+0xfb20>
  4046cc:	mov	x0, #0x0                   	// #0
  4046d0:	add	x1, x1, #0x700
  4046d4:	ldr	w21, [x3]
  4046d8:	bl	403350 <dcgettext@plt>
  4046dc:	mov	x1, x20
  4046e0:	mov	x19, x0
  4046e4:	mov	w0, #0x4                   	// #4
  4046e8:	bl	40e360 <__fxstatat@plt+0xae80>
  4046ec:	mov	x2, x19
  4046f0:	mov	x3, x0
  4046f4:	mov	w1, w21
  4046f8:	mov	w20, #0x0                   	// #0
  4046fc:	mov	w0, #0x0                   	// #0
  404700:	bl	402c90 <error@plt>
  404704:	mov	w0, w20
  404708:	ldp	x19, x20, [sp, #16]
  40470c:	ldp	x21, x22, [sp, #32]
  404710:	ldp	x29, x30, [sp], #496
  404714:	ret
  404718:	cbz	w0, 40496c <__fxstatat@plt+0x148c>
  40471c:	mov	x1, x24
  404720:	mov	w2, #0x0                   	// #0
  404724:	bl	403450 <waitpid@plt>
  404728:	tbnz	w0, #31, 4048c0 <__fxstatat@plt+0x13e0>
  40472c:	ldr	w0, [sp, #368]
  404730:	and	w1, w0, #0x7f
  404734:	ubfx	x0, x0, #8, #8
  404738:	orr	w0, w0, w1
  40473c:	cbnz	w0, 404898 <__fxstatat@plt+0x13b8>
  404740:	ldrb	w0, [x22, #31]
  404744:	cbz	w0, 4045ac <__fxstatat@plt+0x10cc>
  404748:	ldrb	w0, [x23, #16]
  40474c:	cbnz	w0, 404584 <__fxstatat@plt+0x10a4>
  404750:	b	404574 <__fxstatat@plt+0x1094>
  404754:	ldr	w0, [x23, #12]
  404758:	cmp	w0, #0x1
  40475c:	b.ne	4045f0 <__fxstatat@plt+0x1110>  // b.any
  404760:	mov	x2, x24
  404764:	mov	x1, x19
  404768:	mov	w0, #0x0                   	// #0
  40476c:	bl	403310 <__lxstat@plt>
  404770:	cbnz	w0, 4045f0 <__fxstatat@plt+0x1110>
  404774:	ldrb	w0, [x21, #25]
  404778:	cbz	w0, 404788 <__fxstatat@plt+0x12a8>
  40477c:	ldrb	w0, [x19]
  404780:	cmp	w0, #0x2f
  404784:	b.eq	4048d8 <__fxstatat@plt+0x13f8>  // b.none
  404788:	strb	wzr, [x21, #25]
  40478c:	bl	4033f0 <__errno_location@plt>
  404790:	mov	w1, #0x5f                  	// #95
  404794:	ldp	x23, x24, [sp, #48]
  404798:	ldp	x25, x26, [sp, #64]
  40479c:	str	w1, [x0]
  4047a0:	b	404640 <__fxstatat@plt+0x1160>
  4047a4:	bl	4033f0 <__errno_location@plt>
  4047a8:	mov	x3, x0
  4047ac:	mov	w2, #0x5                   	// #5
  4047b0:	adrp	x1, 413000 <__fxstatat@plt+0xfb20>
  4047b4:	mov	x0, #0x0                   	// #0
  4047b8:	add	x1, x1, #0x7b0
  4047bc:	ldr	w22, [x3]
  4047c0:	bl	403350 <dcgettext@plt>
  4047c4:	mov	x1, x19
  4047c8:	mov	x21, x0
  4047cc:	mov	w0, #0x4                   	// #4
  4047d0:	bl	40e360 <__fxstatat@plt+0xae80>
  4047d4:	mov	x2, x21
  4047d8:	mov	x3, x0
  4047dc:	mov	w1, w22
  4047e0:	mov	w0, #0x0                   	// #0
  4047e4:	adrp	x21, 42a000 <__fxstatat@plt+0x26b20>
  4047e8:	mov	w20, #0x0                   	// #0
  4047ec:	add	x21, x21, #0x488
  4047f0:	bl	402c90 <error@plt>
  4047f4:	b	4045e8 <__fxstatat@plt+0x1108>
  4047f8:	bl	4033f0 <__errno_location@plt>
  4047fc:	mov	x3, x0
  404800:	mov	w2, #0x5                   	// #5
  404804:	adrp	x1, 413000 <__fxstatat@plt+0xfb20>
  404808:	mov	x0, #0x0                   	// #0
  40480c:	add	x1, x1, #0x7d0
  404810:	ldr	w25, [x3]
  404814:	bl	403350 <dcgettext@plt>
  404818:	mov	x1, x19
  40481c:	mov	x22, x0
  404820:	mov	w0, #0x4                   	// #4
  404824:	bl	40e360 <__fxstatat@plt+0xae80>
  404828:	mov	x2, x22
  40482c:	mov	x3, x0
  404830:	mov	w1, w25
  404834:	mov	w20, #0x0                   	// #0
  404838:	mov	w0, #0x0                   	// #0
  40483c:	bl	402c90 <error@plt>
  404840:	b	4045e8 <__fxstatat@plt+0x1108>
  404844:	bl	4033f0 <__errno_location@plt>
  404848:	mov	x3, x0
  40484c:	mov	w2, #0x5                   	// #5
  404850:	adrp	x1, 413000 <__fxstatat@plt+0xfb20>
  404854:	mov	x0, #0x0                   	// #0
  404858:	add	x1, x1, #0x790
  40485c:	ldr	w21, [x3]
  404860:	bl	403350 <dcgettext@plt>
  404864:	mov	x1, x19
  404868:	mov	x19, x0
  40486c:	mov	w0, #0x4                   	// #4
  404870:	bl	40e360 <__fxstatat@plt+0xae80>
  404874:	mov	x2, x19
  404878:	mov	x3, x0
  40487c:	mov	w1, w21
  404880:	mov	w0, #0x0                   	// #0
  404884:	mov	w20, #0x0                   	// #0
  404888:	bl	402c90 <error@plt>
  40488c:	ldp	x23, x24, [sp, #48]
  404890:	ldp	x25, x26, [sp, #64]
  404894:	b	404640 <__fxstatat@plt+0x1160>
  404898:	mov	w2, #0x5                   	// #5
  40489c:	adrp	x1, 413000 <__fxstatat@plt+0xfb20>
  4048a0:	mov	x0, #0x0                   	// #0
  4048a4:	add	x1, x1, #0x750
  4048a8:	bl	403350 <dcgettext@plt>
  4048ac:	mov	x2, x0
  4048b0:	mov	w1, #0x0                   	// #0
  4048b4:	mov	w0, #0x0                   	// #0
  4048b8:	bl	402c90 <error@plt>
  4048bc:	b	404690 <__fxstatat@plt+0x11b0>
  4048c0:	bl	4033f0 <__errno_location@plt>
  4048c4:	mov	x3, x0
  4048c8:	adrp	x1, 413000 <__fxstatat@plt+0xfb20>
  4048cc:	mov	w2, #0x5                   	// #5
  4048d0:	add	x1, x1, #0x738
  4048d4:	b	404674 <__fxstatat@plt+0x1194>
  4048d8:	ldrb	w1, [x19, #1]
  4048dc:	add	x0, x19, #0x1
  4048e0:	cmp	w1, #0x2f
  4048e4:	b.ne	4048f8 <__fxstatat@plt+0x1418>  // b.any
  4048e8:	mov	x19, x0
  4048ec:	ldrb	w1, [x0, #1]!
  4048f0:	cmp	w1, #0x2f
  4048f4:	b.eq	4048e8 <__fxstatat@plt+0x1408>  // b.none
  4048f8:	cbz	w1, 404788 <__fxstatat@plt+0x12a8>
  4048fc:	nop
  404900:	ldrb	w1, [x0, #1]!
  404904:	cmp	w1, #0x2f
  404908:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  40490c:	b.ne	404900 <__fxstatat@plt+0x1420>  // b.any
  404910:	sub	x22, x0, x19
  404914:	add	x0, x22, #0x2
  404918:	bl	402e80 <malloc@plt>
  40491c:	mov	x23, x0
  404920:	cbz	x0, 404788 <__fxstatat@plt+0x12a8>
  404924:	mov	x1, x19
  404928:	mov	x2, x22
  40492c:	bl	403100 <stpncpy@plt>
  404930:	mov	x1, x0
  404934:	mov	w2, #0x2f                  	// #47
  404938:	mov	x0, x23
  40493c:	strh	w2, [x1]
  404940:	bl	4031b0 <free@plt>
  404944:	b	404788 <__fxstatat@plt+0x12a8>
  404948:	bl	4033f0 <__errno_location@plt>
  40494c:	str	wzr, [x0]
  404950:	mov	x21, x0
  404954:	bl	402d20 <getuid@plt>
  404958:	cmn	w0, #0x1
  40495c:	b.ne	404490 <__fxstatat@plt+0xfb0>  // b.any
  404960:	ldr	w1, [x21]
  404964:	cbz	w1, 404490 <__fxstatat@plt+0xfb0>
  404968:	b	404610 <__fxstatat@plt+0x1130>
  40496c:	adrp	x0, 42a000 <__fxstatat@plt+0x26b20>
  404970:	mov	x2, x19
  404974:	mov	x3, #0x0                   	// #0
  404978:	stp	x27, x28, [sp, #80]
  40497c:	ldr	x19, [x0, #1176]
  404980:	mov	x1, x19
  404984:	mov	x0, x19
  404988:	bl	403400 <execlp@plt>
  40498c:	bl	4033f0 <__errno_location@plt>
  404990:	mov	x3, x0
  404994:	adrp	x1, 413000 <__fxstatat@plt+0xfb20>
  404998:	add	x1, x1, #0x728
  40499c:	mov	w2, #0x5                   	// #5
  4049a0:	mov	x0, #0x0                   	// #0
  4049a4:	ldr	w20, [x3]
  4049a8:	bl	403350 <dcgettext@plt>
  4049ac:	mov	x1, x19
  4049b0:	mov	x19, x0
  4049b4:	mov	w0, #0x4                   	// #4
  4049b8:	bl	40e360 <__fxstatat@plt+0xae80>
  4049bc:	mov	x2, x19
  4049c0:	mov	x3, x0
  4049c4:	mov	w1, w20
  4049c8:	mov	w0, #0x1                   	// #1
  4049cc:	bl	402c90 <error@plt>
  4049d0:	bl	4033f0 <__errno_location@plt>
  4049d4:	str	wzr, [x0]
  4049d8:	mov	x21, x0
  4049dc:	bl	4031e0 <getgid@plt>
  4049e0:	cmn	w0, #0x1
  4049e4:	b.ne	4044a8 <__fxstatat@plt+0xfc8>  // b.any
  4049e8:	ldr	w1, [x21]
  4049ec:	cbz	w1, 4044a8 <__fxstatat@plt+0xfc8>
  4049f0:	b	404610 <__fxstatat@plt+0x1130>
  4049f4:	mov	w0, w21
  4049f8:	bl	403020 <close@plt>
  4049fc:	b	404610 <__fxstatat@plt+0x1130>
  404a00:	bl	4033f0 <__errno_location@plt>
  404a04:	mov	w1, #0x5f                  	// #95
  404a08:	str	w1, [x0]
  404a0c:	b	404610 <__fxstatat@plt+0x1130>
  404a10:	mov	w0, w21
  404a14:	bl	403020 <close@plt>
  404a18:	mov	w0, w26
  404a1c:	bl	403020 <close@plt>
  404a20:	ldp	x27, x28, [sp, #80]
  404a24:	b	404610 <__fxstatat@plt+0x1130>
  404a28:	stp	x29, x30, [sp, #-176]!
  404a2c:	mov	x29, sp
  404a30:	stp	x19, x20, [sp, #16]
  404a34:	mov	w20, w0
  404a38:	stp	x21, x22, [sp, #32]
  404a3c:	str	x23, [sp, #48]
  404a40:	cbz	w0, 404a80 <__fxstatat@plt+0x15a0>
  404a44:	adrp	x0, 42a000 <__fxstatat@plt+0x26b20>
  404a48:	mov	w2, #0x5                   	// #5
  404a4c:	adrp	x1, 413000 <__fxstatat@plt+0xfb20>
  404a50:	add	x1, x1, #0x808
  404a54:	ldr	x19, [x0, #1328]
  404a58:	mov	x0, #0x0                   	// #0
  404a5c:	bl	403350 <dcgettext@plt>
  404a60:	mov	x2, x0
  404a64:	adrp	x3, 42c000 <__progname@@GLIBC_2.17+0x1aa8>
  404a68:	mov	x0, x19
  404a6c:	mov	w1, #0x1                   	// #1
  404a70:	ldr	x3, [x3, #2520]
  404a74:	bl	403120 <__fprintf_chk@plt>
  404a78:	mov	w0, w20
  404a7c:	bl	402c70 <exit@plt>
  404a80:	mov	w2, #0x5                   	// #5
  404a84:	adrp	x1, 413000 <__fxstatat@plt+0xfb20>
  404a88:	mov	x0, #0x0                   	// #0
  404a8c:	add	x1, x1, #0x830
  404a90:	bl	403350 <dcgettext@plt>
  404a94:	adrp	x19, 42a000 <__fxstatat@plt+0x26b20>
  404a98:	adrp	x2, 42c000 <__progname@@GLIBC_2.17+0x1aa8>
  404a9c:	mov	x1, x0
  404aa0:	mov	w0, #0x1                   	// #1
  404aa4:	adrp	x22, 413000 <__fxstatat@plt+0xfb20>
  404aa8:	ldr	x5, [x2, #2520]
  404aac:	add	x21, sp, #0x40
  404ab0:	add	x22, x22, #0x7f0
  404ab4:	mov	x3, x5
  404ab8:	mov	x4, x5
  404abc:	mov	x2, x5
  404ac0:	bl	402f20 <__printf_chk@plt>
  404ac4:	mov	w2, #0x5                   	// #5
  404ac8:	adrp	x1, 413000 <__fxstatat@plt+0xfb20>
  404acc:	mov	x0, #0x0                   	// #0
  404ad0:	add	x1, x1, #0x8d8
  404ad4:	bl	403350 <dcgettext@plt>
  404ad8:	ldr	x1, [x19, #1352]
  404adc:	bl	403360 <fputs_unlocked@plt>
  404ae0:	mov	w2, #0x5                   	// #5
  404ae4:	adrp	x1, 413000 <__fxstatat@plt+0xfb20>
  404ae8:	mov	x0, #0x0                   	// #0
  404aec:	add	x1, x1, #0xab0
  404af0:	bl	403350 <dcgettext@plt>
  404af4:	ldr	x1, [x19, #1352]
  404af8:	bl	403360 <fputs_unlocked@plt>
  404afc:	mov	w2, #0x5                   	// #5
  404b00:	adrp	x1, 413000 <__fxstatat@plt+0xfb20>
  404b04:	mov	x0, #0x0                   	// #0
  404b08:	add	x1, x1, #0xb00
  404b0c:	bl	403350 <dcgettext@plt>
  404b10:	ldr	x1, [x19, #1352]
  404b14:	bl	403360 <fputs_unlocked@plt>
  404b18:	mov	w2, #0x5                   	// #5
  404b1c:	adrp	x1, 413000 <__fxstatat@plt+0xfb20>
  404b20:	mov	x0, #0x0                   	// #0
  404b24:	add	x1, x1, #0xcd8
  404b28:	bl	403350 <dcgettext@plt>
  404b2c:	ldr	x1, [x19, #1352]
  404b30:	bl	403360 <fputs_unlocked@plt>
  404b34:	mov	w2, #0x5                   	// #5
  404b38:	adrp	x1, 413000 <__fxstatat@plt+0xfb20>
  404b3c:	mov	x0, #0x0                   	// #0
  404b40:	add	x1, x1, #0xe70
  404b44:	bl	403350 <dcgettext@plt>
  404b48:	ldr	x1, [x19, #1352]
  404b4c:	bl	403360 <fputs_unlocked@plt>
  404b50:	mov	w2, #0x5                   	// #5
  404b54:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  404b58:	mov	x0, #0x0                   	// #0
  404b5c:	add	x1, x1, #0x68
  404b60:	bl	403350 <dcgettext@plt>
  404b64:	ldr	x1, [x19, #1352]
  404b68:	bl	403360 <fputs_unlocked@plt>
  404b6c:	mov	w2, #0x5                   	// #5
  404b70:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  404b74:	mov	x0, #0x0                   	// #0
  404b78:	add	x1, x1, #0x1c8
  404b7c:	bl	403350 <dcgettext@plt>
  404b80:	ldr	x1, [x19, #1352]
  404b84:	bl	403360 <fputs_unlocked@plt>
  404b88:	mov	w2, #0x5                   	// #5
  404b8c:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  404b90:	mov	x0, #0x0                   	// #0
  404b94:	add	x1, x1, #0x1f8
  404b98:	bl	403350 <dcgettext@plt>
  404b9c:	ldr	x1, [x19, #1352]
  404ba0:	bl	403360 <fputs_unlocked@plt>
  404ba4:	mov	w2, #0x5                   	// #5
  404ba8:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  404bac:	mov	x0, #0x0                   	// #0
  404bb0:	add	x1, x1, #0x230
  404bb4:	bl	403350 <dcgettext@plt>
  404bb8:	ldr	x1, [x19, #1352]
  404bbc:	bl	403360 <fputs_unlocked@plt>
  404bc0:	mov	w2, #0x5                   	// #5
  404bc4:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  404bc8:	mov	x0, #0x0                   	// #0
  404bcc:	add	x1, x1, #0x310
  404bd0:	bl	403350 <dcgettext@plt>
  404bd4:	ldr	x1, [x19, #1352]
  404bd8:	bl	403360 <fputs_unlocked@plt>
  404bdc:	adrp	x2, 414000 <__fxstatat@plt+0x10b20>
  404be0:	add	x2, x2, #0xaf0
  404be4:	ldp	x4, x5, [x2, #16]
  404be8:	stp	x4, x5, [sp, #80]
  404bec:	ldp	x1, x0, [x2]
  404bf0:	stp	x1, x0, [sp, #64]
  404bf4:	ldp	x4, x5, [x2, #32]
  404bf8:	stp	x4, x5, [sp, #96]
  404bfc:	ldp	x4, x5, [x2, #48]
  404c00:	stp	x4, x5, [sp, #112]
  404c04:	ldp	x4, x5, [x2, #64]
  404c08:	stp	x4, x5, [sp, #128]
  404c0c:	ldp	x4, x5, [x2, #80]
  404c10:	stp	x4, x5, [sp, #144]
  404c14:	ldp	x2, x3, [x2, #96]
  404c18:	stp	x2, x3, [sp, #160]
  404c1c:	cbnz	x1, 404cf0 <__fxstatat@plt+0x1810>
  404c20:	ldr	x23, [x21, #8]
  404c24:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  404c28:	mov	w2, #0x5                   	// #5
  404c2c:	add	x1, x1, #0x3f0
  404c30:	mov	x0, #0x0                   	// #0
  404c34:	cbz	x23, 404d00 <__fxstatat@plt+0x1820>
  404c38:	bl	403350 <dcgettext@plt>
  404c3c:	adrp	x21, 414000 <__fxstatat@plt+0x10b20>
  404c40:	add	x21, x21, #0x408
  404c44:	adrp	x2, 414000 <__fxstatat@plt+0x10b20>
  404c48:	mov	x3, x21
  404c4c:	add	x2, x2, #0x430
  404c50:	mov	x1, x0
  404c54:	mov	w0, #0x1                   	// #1
  404c58:	bl	402f20 <__printf_chk@plt>
  404c5c:	mov	x1, #0x0                   	// #0
  404c60:	mov	w0, #0x5                   	// #5
  404c64:	bl	4034c0 <setlocale@plt>
  404c68:	cbz	x0, 404c80 <__fxstatat@plt+0x17a0>
  404c6c:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  404c70:	mov	x2, #0x3                   	// #3
  404c74:	add	x1, x1, #0x440
  404c78:	bl	402ef0 <strncmp@plt>
  404c7c:	cbnz	w0, 404d9c <__fxstatat@plt+0x18bc>
  404c80:	mov	w2, #0x5                   	// #5
  404c84:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  404c88:	mov	x0, #0x0                   	// #0
  404c8c:	add	x1, x1, #0x490
  404c90:	bl	403350 <dcgettext@plt>
  404c94:	mov	x1, x0
  404c98:	mov	x3, x22
  404c9c:	mov	x2, x21
  404ca0:	mov	w0, #0x1                   	// #1
  404ca4:	bl	402f20 <__printf_chk@plt>
  404ca8:	mov	w2, #0x5                   	// #5
  404cac:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  404cb0:	mov	x0, #0x0                   	// #0
  404cb4:	add	x1, x1, #0x4b0
  404cb8:	bl	403350 <dcgettext@plt>
  404cbc:	mov	x1, x0
  404cc0:	cmp	x23, x22
  404cc4:	adrp	x2, 415000 <__fxstatat@plt+0x11b20>
  404cc8:	adrp	x3, 413000 <__fxstatat@plt+0xfb20>
  404ccc:	add	x2, x2, #0x9e0
  404cd0:	add	x3, x3, #0x7f8
  404cd4:	csel	x3, x3, x2, eq  // eq = none
  404cd8:	mov	x2, x23
  404cdc:	mov	w0, #0x1                   	// #1
  404ce0:	bl	402f20 <__printf_chk@plt>
  404ce4:	b	404a78 <__fxstatat@plt+0x1598>
  404ce8:	ldr	x1, [x21, #16]!
  404cec:	cbz	x1, 404c20 <__fxstatat@plt+0x1740>
  404cf0:	mov	x0, x22
  404cf4:	bl	403130 <strcmp@plt>
  404cf8:	cbnz	w0, 404ce8 <__fxstatat@plt+0x1808>
  404cfc:	b	404c20 <__fxstatat@plt+0x1740>
  404d00:	bl	403350 <dcgettext@plt>
  404d04:	adrp	x21, 414000 <__fxstatat@plt+0x10b20>
  404d08:	add	x21, x21, #0x408
  404d0c:	adrp	x2, 414000 <__fxstatat@plt+0x10b20>
  404d10:	mov	x3, x21
  404d14:	add	x2, x2, #0x430
  404d18:	mov	x1, x0
  404d1c:	mov	w0, #0x1                   	// #1
  404d20:	bl	402f20 <__printf_chk@plt>
  404d24:	mov	x1, #0x0                   	// #0
  404d28:	mov	w0, #0x5                   	// #5
  404d2c:	bl	4034c0 <setlocale@plt>
  404d30:	cbz	x0, 404d48 <__fxstatat@plt+0x1868>
  404d34:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  404d38:	mov	x2, #0x3                   	// #3
  404d3c:	add	x1, x1, #0x440
  404d40:	bl	402ef0 <strncmp@plt>
  404d44:	cbnz	w0, 404d98 <__fxstatat@plt+0x18b8>
  404d48:	mov	w2, #0x5                   	// #5
  404d4c:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  404d50:	mov	x0, #0x0                   	// #0
  404d54:	add	x1, x1, #0x490
  404d58:	bl	403350 <dcgettext@plt>
  404d5c:	mov	x1, x0
  404d60:	mov	x3, x22
  404d64:	mov	x2, x21
  404d68:	mov	w0, #0x1                   	// #1
  404d6c:	bl	402f20 <__printf_chk@plt>
  404d70:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  404d74:	mov	w2, #0x5                   	// #5
  404d78:	add	x1, x1, #0x4b0
  404d7c:	mov	x0, #0x0                   	// #0
  404d80:	bl	403350 <dcgettext@plt>
  404d84:	mov	x23, x22
  404d88:	adrp	x3, 413000 <__fxstatat@plt+0xfb20>
  404d8c:	mov	x1, x0
  404d90:	add	x3, x3, #0x7f8
  404d94:	b	404cd8 <__fxstatat@plt+0x17f8>
  404d98:	mov	x23, x22
  404d9c:	mov	w2, #0x5                   	// #5
  404da0:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  404da4:	mov	x0, #0x0                   	// #0
  404da8:	add	x1, x1, #0x448
  404dac:	bl	403350 <dcgettext@plt>
  404db0:	ldr	x1, [x19, #1352]
  404db4:	bl	403360 <fputs_unlocked@plt>
  404db8:	b	404c80 <__fxstatat@plt+0x17a0>
  404dbc:	nop
  404dc0:	stp	x29, x30, [sp, #-304]!
  404dc4:	adrp	x8, 42c000 <__progname@@GLIBC_2.17+0x1aa8>
  404dc8:	mov	x29, sp
  404dcc:	stp	x19, x20, [sp, #16]
  404dd0:	mov	x19, x0
  404dd4:	mov	x20, x1
  404dd8:	ldr	x0, [x8, #2520]
  404ddc:	mov	x1, x19
  404de0:	str	q0, [sp, #128]
  404de4:	str	q1, [sp, #144]
  404de8:	str	q2, [sp, #160]
  404dec:	str	q3, [sp, #176]
  404df0:	str	q4, [sp, #192]
  404df4:	str	q5, [sp, #208]
  404df8:	str	q6, [sp, #224]
  404dfc:	str	q7, [sp, #240]
  404e00:	stp	x2, x3, [sp, #256]
  404e04:	stp	x4, x5, [sp, #272]
  404e08:	stp	x6, x7, [sp, #288]
  404e0c:	bl	403360 <fputs_unlocked@plt>
  404e10:	mov	x3, x19
  404e14:	mov	x2, #0x2                   	// #2
  404e18:	mov	x1, #0x1                   	// #1
  404e1c:	adrp	x0, 414000 <__fxstatat@plt+0x10b20>
  404e20:	add	x0, x0, #0xda0
  404e24:	bl	402c30 <fwrite_unlocked@plt>
  404e28:	add	x0, sp, #0x100
  404e2c:	add	x2, sp, #0x130
  404e30:	mov	w3, #0xffffffd0            	// #-48
  404e34:	mov	w1, #0xffffff80            	// #-128
  404e38:	stp	x2, x2, [sp, #64]
  404e3c:	mov	x2, x20
  404e40:	str	x0, [sp, #80]
  404e44:	mov	x0, x19
  404e48:	stp	w3, w1, [sp, #88]
  404e4c:	mov	w1, #0x1                   	// #1
  404e50:	ldp	x6, x7, [sp, #64]
  404e54:	add	x3, sp, #0x20
  404e58:	ldp	x4, x5, [sp, #80]
  404e5c:	stp	x6, x7, [sp, #32]
  404e60:	stp	x4, x5, [sp, #48]
  404e64:	stp	x6, x7, [sp, #96]
  404e68:	stp	x4, x5, [sp, #112]
  404e6c:	bl	402f90 <__vfprintf_chk@plt>
  404e70:	ldp	x0, x1, [x19, #40]
  404e74:	cmp	x0, x1
  404e78:	b.cs	404e98 <__fxstatat@plt+0x19b8>  // b.hs, b.nlast
  404e7c:	add	x1, x0, #0x1
  404e80:	str	x1, [x19, #40]
  404e84:	mov	w1, #0xa                   	// #10
  404e88:	strb	w1, [x0]
  404e8c:	ldp	x19, x20, [sp, #16]
  404e90:	ldp	x29, x30, [sp], #304
  404e94:	ret
  404e98:	mov	x0, x19
  404e9c:	mov	w1, #0xa                   	// #10
  404ea0:	bl	4030a0 <__overflow@plt>
  404ea4:	ldp	x19, x20, [sp, #16]
  404ea8:	ldp	x29, x30, [sp], #304
  404eac:	ret
  404eb0:	ret
  404eb4:	nop
  404eb8:	mov	w0, #0x4                   	// #4
  404ebc:	b	40e360 <__fxstatat@plt+0xae80>
  404ec0:	and	w1, w1, #0xf000
  404ec4:	cmp	w1, #0xa, lsl #12
  404ec8:	b.ne	404ed4 <__fxstatat@plt+0x19f4>  // b.any
  404ecc:	mov	w0, #0x1                   	// #1
  404ed0:	ret
  404ed4:	stp	x29, x30, [sp, #-32]!
  404ed8:	mov	x29, sp
  404edc:	str	x19, [sp, #16]
  404ee0:	mov	x19, x0
  404ee4:	bl	410b88 <__fxstatat@plt+0xd6a8>
  404ee8:	tst	w0, #0xff
  404eec:	b.eq	404f00 <__fxstatat@plt+0x1a20>  // b.none
  404ef0:	mov	w0, #0x1                   	// #1
  404ef4:	ldr	x19, [sp, #16]
  404ef8:	ldp	x29, x30, [sp], #32
  404efc:	ret
  404f00:	mov	x0, x19
  404f04:	mov	w1, #0x2                   	// #2
  404f08:	bl	402da0 <euidaccess@plt>
  404f0c:	cmp	w0, #0x0
  404f10:	cset	w0, eq  // eq = none
  404f14:	ldr	x19, [sp, #16]
  404f18:	ldp	x29, x30, [sp], #32
  404f1c:	ret
  404f20:	stp	x29, x30, [sp, #-64]!
  404f24:	mov	x29, sp
  404f28:	stp	x19, x20, [sp, #16]
  404f2c:	adrp	x19, 42c000 <__progname@@GLIBC_2.17+0x1aa8>
  404f30:	mov	x20, x1
  404f34:	stp	x21, x22, [sp, #32]
  404f38:	mov	w21, w0
  404f3c:	ldr	x0, [x19, #1432]
  404f40:	str	x23, [sp, #48]
  404f44:	add	x23, x19, #0x598
  404f48:	cbz	x0, 404fb8 <__fxstatat@plt+0x1ad8>
  404f4c:	cbz	x20, 404fa0 <__fxstatat@plt+0x1ac0>
  404f50:	adrp	x22, 42a000 <__fxstatat@plt+0x26b20>
  404f54:	add	x22, x22, #0x4a8
  404f58:	b	404f64 <__fxstatat@plt+0x1a84>
  404f5c:	subs	x20, x20, x0
  404f60:	b.eq	404fa0 <__fxstatat@plt+0x1ac0>  // b.none
  404f64:	ldr	x19, [x22]
  404f68:	mov	w0, w21
  404f6c:	ldr	x1, [x23]
  404f70:	cmp	x19, x20
  404f74:	csel	x19, x19, x20, ls  // ls = plast
  404f78:	mov	x2, x19
  404f7c:	bl	40ae28 <__fxstatat@plt+0x7948>
  404f80:	cmp	x0, x19
  404f84:	b.eq	404f5c <__fxstatat@plt+0x1a7c>  // b.none
  404f88:	mov	w0, #0x0                   	// #0
  404f8c:	ldp	x19, x20, [sp, #16]
  404f90:	ldp	x21, x22, [sp, #32]
  404f94:	ldr	x23, [sp, #48]
  404f98:	ldp	x29, x30, [sp], #64
  404f9c:	ret
  404fa0:	mov	w0, #0x1                   	// #1
  404fa4:	ldp	x19, x20, [sp, #16]
  404fa8:	ldp	x21, x22, [sp, #32]
  404fac:	ldr	x23, [sp, #48]
  404fb0:	ldp	x29, x30, [sp], #64
  404fb4:	ret
  404fb8:	adrp	x22, 42a000 <__fxstatat@plt+0x26b20>
  404fbc:	mov	x1, #0x1                   	// #1
  404fc0:	ldr	x0, [x22, #1192]
  404fc4:	bl	402fa0 <calloc@plt>
  404fc8:	str	x0, [x19, #1432]
  404fcc:	cbnz	x0, 404f4c <__fxstatat@plt+0x1a6c>
  404fd0:	add	x0, x23, #0x8
  404fd4:	mov	x1, #0x400                 	// #1024
  404fd8:	str	x0, [x19, #1432]
  404fdc:	str	x1, [x22, #1192]
  404fe0:	b	404f4c <__fxstatat@plt+0x1a6c>
  404fe4:	nop
  404fe8:	stp	x29, x30, [sp, #-32]!
  404fec:	mov	x3, x2
  404ff0:	mov	x2, x1
  404ff4:	mov	x29, sp
  404ff8:	mov	w1, #0x3                   	// #3
  404ffc:	str	x19, [sp, #16]
  405000:	bl	4033a0 <fallocate@plt>
  405004:	mov	w19, w0
  405008:	tbz	w0, #31, 405024 <__fxstatat@plt+0x1b44>
  40500c:	bl	4033f0 <__errno_location@plt>
  405010:	ldr	w0, [x0]
  405014:	mov	w1, #0x5f                  	// #95
  405018:	cmp	w0, #0x26
  40501c:	ccmp	w0, w1, #0x4, ne  // ne = any
  405020:	csel	w19, w19, wzr, ne  // ne = any
  405024:	mov	w0, w19
  405028:	ldr	x19, [sp, #16]
  40502c:	ldp	x29, x30, [sp], #32
  405030:	ret
  405034:	nop
  405038:	mov	x3, x1
  40503c:	mov	w1, w2
  405040:	tbz	w0, #31, 40504c <__fxstatat@plt+0x1b6c>
  405044:	mov	x0, x3
  405048:	b	402ea0 <chmod@plt>
  40504c:	b	402f80 <fchmod@plt>
  405050:	stp	x29, x30, [sp, #-48]!
  405054:	mov	x29, sp
  405058:	ldrb	w6, [x4, #35]
  40505c:	ldr	x5, [x4, #32]
  405060:	and	x5, x5, #0xff000000ff00
  405064:	cbz	w6, 4050d4 <__fxstatat@plt+0x1bf4>
  405068:	ldrb	w6, [x4, #40]
  40506c:	cbnz	w6, 40511c <__fxstatat@plt+0x1c3c>
  405070:	ldrb	w8, [x4, #41]
  405074:	adrp	x4, 405000 <__fxstatat@plt+0x1b20>
  405078:	add	x4, x4, #0x130
  40507c:	eor	w8, w8, #0x1
  405080:	adrp	x7, 404000 <__fxstatat@plt+0xb20>
  405084:	adrp	x6, 404000 <__fxstatat@plt+0xb20>
  405088:	add	x7, x7, #0xeb8
  40508c:	add	x6, x6, #0xeb0
  405090:	stp	x4, x7, [sp, #24]
  405094:	cmp	w1, #0x0
  405098:	ccmp	w3, #0x0, #0x1, ge  // ge = tcont
  40509c:	str	x6, [sp, #40]
  4050a0:	b.lt	4050e4 <__fxstatat@plt+0x1c04>  // b.tstop
  4050a4:	cmp	x5, #0x0
  4050a8:	adrp	x4, 405000 <__fxstatat@plt+0x1b20>
  4050ac:	add	x4, x4, #0xac8
  4050b0:	add	x5, sp, #0x18
  4050b4:	csel	x4, x4, xzr, ne  // ne = any
  4050b8:	cmp	w8, #0x0
  4050bc:	csel	x5, x5, xzr, ne  // ne = any
  4050c0:	bl	4031f0 <attr_copy_fd@plt>
  4050c4:	cmp	w0, #0x0
  4050c8:	cset	w0, eq  // eq = none
  4050cc:	ldp	x29, x30, [sp], #48
  4050d0:	ret
  4050d4:	adrp	x4, 405000 <__fxstatat@plt+0x1b20>
  4050d8:	mov	w8, #0x1                   	// #1
  4050dc:	add	x4, x4, #0x1d8
  4050e0:	b	405080 <__fxstatat@plt+0x1ba0>
  4050e4:	cmp	x5, #0x0
  4050e8:	adrp	x4, 405000 <__fxstatat@plt+0x1b20>
  4050ec:	add	x4, x4, #0xac8
  4050f0:	add	x3, sp, #0x18
  4050f4:	csel	x4, x4, xzr, ne  // ne = any
  4050f8:	cmp	w8, #0x0
  4050fc:	mov	x1, x2
  405100:	csel	x3, x3, xzr, ne  // ne = any
  405104:	mov	x2, x4
  405108:	bl	4032a0 <attr_copy_file@plt>
  40510c:	cmp	w0, #0x0
  405110:	cset	w0, eq  // eq = none
  405114:	ldp	x29, x30, [sp], #48
  405118:	ret
  40511c:	adrp	x4, 405000 <__fxstatat@plt+0x1b20>
  405120:	mov	w8, #0x1                   	// #1
  405124:	add	x4, x4, #0x1d8
  405128:	b	405080 <__fxstatat@plt+0x1ba0>
  40512c:	nop
  405130:	stp	x29, x30, [sp, #-272]!
  405134:	mov	x29, sp
  405138:	str	x19, [sp, #16]
  40513c:	mov	x19, x1
  405140:	str	q0, [sp, #96]
  405144:	str	q1, [sp, #112]
  405148:	str	q2, [sp, #128]
  40514c:	str	q3, [sp, #144]
  405150:	str	q4, [sp, #160]
  405154:	str	q5, [sp, #176]
  405158:	str	q6, [sp, #192]
  40515c:	str	q7, [sp, #208]
  405160:	stp	x2, x3, [sp, #224]
  405164:	stp	x4, x5, [sp, #240]
  405168:	stp	x6, x7, [sp, #256]
  40516c:	bl	4033f0 <__errno_location@plt>
  405170:	ldr	w1, [x0]
  405174:	mov	w2, #0x3d                  	// #61
  405178:	cmp	w1, #0x5f
  40517c:	ccmp	w1, w2, #0x4, ne  // ne = any
  405180:	b.ne	405190 <__fxstatat@plt+0x1cb0>  // b.any
  405184:	ldr	x19, [sp, #16]
  405188:	ldp	x29, x30, [sp], #272
  40518c:	ret
  405190:	add	x2, sp, #0x110
  405194:	stp	x2, x2, [sp, #64]
  405198:	add	x4, sp, #0xe0
  40519c:	mov	w3, #0xffffffd0            	// #-48
  4051a0:	mov	w0, #0xffffff80            	// #-128
  4051a4:	str	x4, [sp, #80]
  4051a8:	mov	x2, x19
  4051ac:	stp	w3, w0, [sp, #88]
  4051b0:	add	x3, sp, #0x20
  4051b4:	ldp	x4, x5, [sp, #64]
  4051b8:	stp	x4, x5, [sp, #32]
  4051bc:	mov	w0, #0x0                   	// #0
  4051c0:	ldp	x4, x5, [sp, #80]
  4051c4:	stp	x4, x5, [sp, #48]
  4051c8:	bl	410600 <__fxstatat@plt+0xd120>
  4051cc:	ldr	x19, [sp, #16]
  4051d0:	ldp	x29, x30, [sp], #272
  4051d4:	ret
  4051d8:	stp	x29, x30, [sp, #-272]!
  4051dc:	mov	x29, sp
  4051e0:	str	x19, [sp, #16]
  4051e4:	mov	x19, x1
  4051e8:	str	q0, [sp, #96]
  4051ec:	str	q1, [sp, #112]
  4051f0:	str	q2, [sp, #128]
  4051f4:	str	q3, [sp, #144]
  4051f8:	str	q4, [sp, #160]
  4051fc:	str	q5, [sp, #176]
  405200:	str	q6, [sp, #192]
  405204:	str	q7, [sp, #208]
  405208:	stp	x2, x3, [sp, #224]
  40520c:	stp	x4, x5, [sp, #240]
  405210:	stp	x6, x7, [sp, #256]
  405214:	bl	4033f0 <__errno_location@plt>
  405218:	add	x2, sp, #0x110
  40521c:	add	x3, sp, #0x110
  405220:	mov	x1, x0
  405224:	mov	w5, #0xffffffd0            	// #-48
  405228:	add	x0, sp, #0xe0
  40522c:	mov	w4, #0xffffff80            	// #-128
  405230:	stp	x2, x3, [sp, #64]
  405234:	ldr	w1, [x1]
  405238:	str	x0, [sp, #80]
  40523c:	mov	x2, x19
  405240:	stp	w5, w4, [sp, #88]
  405244:	add	x3, sp, #0x20
  405248:	ldp	x6, x7, [sp, #64]
  40524c:	mov	w0, #0x0                   	// #0
  405250:	ldp	x4, x5, [sp, #80]
  405254:	stp	x6, x7, [sp, #32]
  405258:	stp	x4, x5, [sp, #48]
  40525c:	bl	410600 <__fxstatat@plt+0xd120>
  405260:	ldr	x19, [sp, #16]
  405264:	ldp	x29, x30, [sp], #272
  405268:	ret
  40526c:	nop
  405270:	stp	x29, x30, [sp, #-32]!
  405274:	mov	x29, sp
  405278:	str	x19, [sp, #16]
  40527c:	bl	4033f0 <__errno_location@plt>
  405280:	mov	w19, #0x5f                  	// #95
  405284:	str	w19, [x0]
  405288:	mov	w2, #0x5                   	// #5
  40528c:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  405290:	mov	x0, #0x0                   	// #0
  405294:	add	x1, x1, #0xda8
  405298:	bl	403350 <dcgettext@plt>
  40529c:	mov	x2, x0
  4052a0:	mov	w1, w19
  4052a4:	mov	w0, #0x1                   	// #1
  4052a8:	bl	402c90 <error@plt>
  4052ac:	nop
  4052b0:	stp	x29, x30, [sp, #-32]!
  4052b4:	mov	x29, sp
  4052b8:	stp	x19, x20, [sp, #16]
  4052bc:	mov	x20, x1
  4052c0:	mov	x19, x2
  4052c4:	mov	w1, #0x4                   	// #4
  4052c8:	mov	x2, x0
  4052cc:	mov	w0, #0x0                   	// #0
  4052d0:	bl	40e2d0 <__fxstatat@plt+0xadf0>
  4052d4:	mov	x2, x20
  4052d8:	mov	w1, #0x4                   	// #4
  4052dc:	mov	x20, x0
  4052e0:	mov	w0, #0x1                   	// #1
  4052e4:	bl	40e2d0 <__fxstatat@plt+0xadf0>
  4052e8:	mov	x3, x0
  4052ec:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  4052f0:	mov	x2, x20
  4052f4:	add	x1, x1, #0xde0
  4052f8:	mov	w0, #0x1                   	// #1
  4052fc:	bl	402f20 <__printf_chk@plt>
  405300:	cbz	x19, 405338 <__fxstatat@plt+0x1e58>
  405304:	mov	w2, #0x5                   	// #5
  405308:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  40530c:	mov	x0, #0x0                   	// #0
  405310:	add	x1, x1, #0xdf0
  405314:	bl	403350 <dcgettext@plt>
  405318:	mov	x20, x0
  40531c:	mov	x1, x19
  405320:	mov	w0, #0x4                   	// #4
  405324:	bl	40e360 <__fxstatat@plt+0xae80>
  405328:	mov	x2, x0
  40532c:	mov	x1, x20
  405330:	mov	w0, #0x1                   	// #1
  405334:	bl	402f20 <__printf_chk@plt>
  405338:	adrp	x0, 42a000 <__fxstatat@plt+0x26b20>
  40533c:	ldr	x0, [x0, #1352]
  405340:	ldp	x1, x2, [x0, #40]
  405344:	cmp	x1, x2
  405348:	b.cs	405368 <__fxstatat@plt+0x1e88>  // b.hs, b.nlast
  40534c:	add	x2, x1, #0x1
  405350:	str	x2, [x0, #40]
  405354:	mov	w0, #0xa                   	// #10
  405358:	strb	w0, [x1]
  40535c:	ldp	x19, x20, [sp, #16]
  405360:	ldp	x29, x30, [sp], #32
  405364:	ret
  405368:	ldp	x19, x20, [sp, #16]
  40536c:	mov	w1, #0xa                   	// #10
  405370:	ldp	x29, x30, [sp], #32
  405374:	b	4030a0 <__overflow@plt>
  405378:	stp	x29, x30, [sp, #-48]!
  40537c:	tst	w4, #0xff
  405380:	cset	w4, ne  // ne = any
  405384:	mov	x29, sp
  405388:	stp	x19, x20, [sp, #16]
  40538c:	mov	x20, x1
  405390:	mov	w5, w2
  405394:	mov	x1, x0
  405398:	mov	w2, #0xffffff9c            	// #-100
  40539c:	lsl	w4, w4, #10
  4053a0:	mov	w6, #0xffffffff            	// #-1
  4053a4:	stp	x21, x22, [sp, #32]
  4053a8:	mov	x21, x0
  4053ac:	and	w22, w3, #0xff
  4053b0:	mov	w0, w2
  4053b4:	mov	x3, x20
  4053b8:	bl	4099f8 <__fxstatat@plt+0x6518>
  4053bc:	mov	w19, w0
  4053c0:	cmp	w0, #0x0
  4053c4:	b.gt	405430 <__fxstatat@plt+0x1f50>
  4053c8:	ands	w19, w22, w0, lsr #31
  4053cc:	b.ne	4053e8 <__fxstatat@plt+0x1f08>  // b.any
  4053d0:	mov	w19, #0x1                   	// #1
  4053d4:	mov	w0, w19
  4053d8:	ldp	x19, x20, [sp, #16]
  4053dc:	ldp	x21, x22, [sp, #32]
  4053e0:	ldp	x29, x30, [sp], #48
  4053e4:	ret
  4053e8:	mov	w2, #0x5                   	// #5
  4053ec:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  4053f0:	mov	x0, #0x0                   	// #0
  4053f4:	add	x1, x1, #0xe28
  4053f8:	bl	403350 <dcgettext@plt>
  4053fc:	mov	x21, x0
  405400:	mov	x1, x20
  405404:	mov	w0, #0x4                   	// #4
  405408:	bl	40e360 <__fxstatat@plt+0xae80>
  40540c:	mov	x2, x0
  405410:	mov	x1, x21
  405414:	mov	w0, #0x1                   	// #1
  405418:	bl	402f20 <__printf_chk@plt>
  40541c:	mov	w0, w19
  405420:	ldp	x19, x20, [sp, #16]
  405424:	ldp	x21, x22, [sp, #32]
  405428:	ldp	x29, x30, [sp], #48
  40542c:	ret
  405430:	mov	w2, #0x5                   	// #5
  405434:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  405438:	mov	x0, #0x0                   	// #0
  40543c:	add	x1, x1, #0xe00
  405440:	bl	403350 <dcgettext@plt>
  405444:	mov	x22, x0
  405448:	mov	x2, x20
  40544c:	mov	w1, #0x4                   	// #4
  405450:	mov	w0, #0x0                   	// #0
  405454:	bl	40e2d0 <__fxstatat@plt+0xadf0>
  405458:	mov	x2, x21
  40545c:	mov	x20, x0
  405460:	mov	w1, #0x4                   	// #4
  405464:	mov	w0, #0x1                   	// #1
  405468:	bl	40e2d0 <__fxstatat@plt+0xadf0>
  40546c:	mov	x4, x0
  405470:	mov	x3, x20
  405474:	mov	x2, x22
  405478:	mov	w1, w19
  40547c:	mov	w0, #0x0                   	// #0
  405480:	mov	w19, #0x0                   	// #0
  405484:	bl	402c90 <error@plt>
  405488:	mov	w0, w19
  40548c:	ldp	x19, x20, [sp, #16]
  405490:	ldp	x21, x22, [sp, #32]
  405494:	ldp	x29, x30, [sp], #48
  405498:	ret
  40549c:	nop
  4054a0:	stp	x29, x30, [sp, #-64]!
  4054a4:	mov	x29, sp
  4054a8:	stp	x19, x20, [sp, #16]
  4054ac:	mov	x19, x1
  4054b0:	mov	x20, x2
  4054b4:	stp	x21, x22, [sp, #32]
  4054b8:	mov	x21, x0
  4054bc:	mov	x0, x1
  4054c0:	ldr	w1, [x2]
  4054c4:	bl	404ec0 <__fxstatat@plt+0x19e0>
  4054c8:	tst	w0, #0xff
  4054cc:	b.ne	405560 <__fxstatat@plt+0x2080>  // b.any
  4054d0:	ldr	w0, [x20]
  4054d4:	add	x1, sp, #0x30
  4054d8:	bl	40ab00 <__fxstatat@plt+0x7620>
  4054dc:	strb	wzr, [sp, #58]
  4054e0:	ldrb	w0, [x21, #24]
  4054e4:	adrp	x1, 42a000 <__fxstatat@plt+0x26b20>
  4054e8:	ldr	x22, [x1, #1328]
  4054ec:	cbnz	w0, 4054fc <__fxstatat@plt+0x201c>
  4054f0:	ldr	w0, [x21, #20]
  4054f4:	tst	w0, #0xffff00
  4054f8:	b.eq	4055c0 <__fxstatat@plt+0x20e0>  // b.none
  4054fc:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  405500:	mov	w2, #0x5                   	// #5
  405504:	add	x1, x1, #0xe38
  405508:	mov	x0, #0x0                   	// #0
  40550c:	bl	403350 <dcgettext@plt>
  405510:	mov	x21, x0
  405514:	adrp	x2, 42c000 <__progname@@GLIBC_2.17+0x1aa8>
  405518:	mov	x1, x19
  40551c:	mov	w0, #0x4                   	// #4
  405520:	ldr	x19, [x2, #2520]
  405524:	bl	40e360 <__fxstatat@plt+0xae80>
  405528:	ldr	w5, [x20]
  40552c:	mov	x4, x0
  405530:	mov	x3, x19
  405534:	add	x6, sp, #0x31
  405538:	mov	x2, x21
  40553c:	and	x5, x5, #0xfff
  405540:	mov	w1, #0x1                   	// #1
  405544:	mov	x0, x22
  405548:	bl	403120 <__fprintf_chk@plt>
  40554c:	bl	411678 <__fxstatat@plt+0xe198>
  405550:	ldp	x19, x20, [sp, #16]
  405554:	ldp	x21, x22, [sp, #32]
  405558:	ldp	x29, x30, [sp], #64
  40555c:	ret
  405560:	adrp	x0, 42a000 <__fxstatat@plt+0x26b20>
  405564:	mov	w2, #0x5                   	// #5
  405568:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  40556c:	add	x1, x1, #0xea0
  405570:	ldr	x21, [x0, #1328]
  405574:	mov	x0, #0x0                   	// #0
  405578:	bl	403350 <dcgettext@plt>
  40557c:	mov	x20, x0
  405580:	adrp	x2, 42c000 <__progname@@GLIBC_2.17+0x1aa8>
  405584:	mov	x1, x19
  405588:	mov	w0, #0x4                   	// #4
  40558c:	ldr	x19, [x2, #2520]
  405590:	bl	40e360 <__fxstatat@plt+0xae80>
  405594:	mov	x2, x20
  405598:	mov	x4, x0
  40559c:	mov	x3, x19
  4055a0:	mov	w1, #0x1                   	// #1
  4055a4:	mov	x0, x21
  4055a8:	bl	403120 <__fprintf_chk@plt>
  4055ac:	bl	411678 <__fxstatat@plt+0xe198>
  4055b0:	ldp	x19, x20, [sp, #16]
  4055b4:	ldp	x21, x22, [sp, #32]
  4055b8:	ldp	x29, x30, [sp], #64
  4055bc:	ret
  4055c0:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  4055c4:	mov	w2, #0x5                   	// #5
  4055c8:	add	x1, x1, #0xe68
  4055cc:	mov	x0, #0x0                   	// #0
  4055d0:	bl	403350 <dcgettext@plt>
  4055d4:	mov	x21, x0
  4055d8:	b	405514 <__fxstatat@plt+0x2034>
  4055dc:	nop
  4055e0:	stp	x29, x30, [sp, #-48]!
  4055e4:	mov	x29, sp
  4055e8:	stp	x19, x20, [sp, #16]
  4055ec:	mov	x19, x3
  4055f0:	mov	w20, w0
  4055f4:	stp	x21, x22, [sp, #32]
  4055f8:	mov	x21, x1
  4055fc:	and	w22, w2, #0xff
  405600:	mov	x1, x3
  405604:	mov	w2, #0x1                   	// #1
  405608:	bl	402dd0 <lseek@plt>
  40560c:	tbnz	x0, #63, 405658 <__fxstatat@plt+0x2178>
  405610:	cbnz	w22, 405628 <__fxstatat@plt+0x2148>
  405614:	mov	w0, #0x1                   	// #1
  405618:	ldp	x19, x20, [sp, #16]
  40561c:	ldp	x21, x22, [sp, #32]
  405620:	ldp	x29, x30, [sp], #48
  405624:	ret
  405628:	sub	x1, x0, x19
  40562c:	mov	x2, x19
  405630:	mov	w0, w20
  405634:	bl	404fe8 <__fxstatat@plt+0x1b08>
  405638:	tbz	w0, #31, 405614 <__fxstatat@plt+0x2134>
  40563c:	bl	4033f0 <__errno_location@plt>
  405640:	mov	x3, x0
  405644:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  405648:	mov	w2, #0x5                   	// #5
  40564c:	add	x1, x1, #0xec8
  405650:	mov	x0, #0x0                   	// #0
  405654:	b	405670 <__fxstatat@plt+0x2190>
  405658:	bl	4033f0 <__errno_location@plt>
  40565c:	mov	x3, x0
  405660:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  405664:	add	x1, x1, #0xeb8
  405668:	mov	w2, #0x5                   	// #5
  40566c:	mov	x0, #0x0                   	// #0
  405670:	ldr	w20, [x3]
  405674:	bl	403350 <dcgettext@plt>
  405678:	mov	x1, x21
  40567c:	mov	x19, x0
  405680:	mov	w0, #0x4                   	// #4
  405684:	bl	40e360 <__fxstatat@plt+0xae80>
  405688:	mov	x2, x19
  40568c:	mov	x3, x0
  405690:	mov	w1, w20
  405694:	mov	w0, #0x0                   	// #0
  405698:	bl	402c90 <error@plt>
  40569c:	mov	w0, #0x0                   	// #0
  4056a0:	ldp	x19, x20, [sp, #16]
  4056a4:	ldp	x21, x22, [sp, #32]
  4056a8:	ldp	x29, x30, [sp], #48
  4056ac:	ret
  4056b0:	stp	x29, x30, [sp, #-208]!
  4056b4:	mov	x29, sp
  4056b8:	ldp	x10, x9, [sp, #208]
  4056bc:	stp	x21, x22, [sp, #32]
  4056c0:	ldr	x8, [sp, #224]
  4056c4:	str	w1, [sp, #116]
  4056c8:	stp	x7, x3, [sp, #120]
  4056cc:	strb	wzr, [x8]
  4056d0:	str	xzr, [x9]
  4056d4:	stp	x2, x10, [sp, #136]
  4056d8:	str	w0, [sp, #156]
  4056dc:	and	w0, w5, #0xff
  4056e0:	str	w0, [sp, #152]
  4056e4:	stp	x4, x6, [sp, #168]
  4056e8:	str	x9, [sp, #184]
  4056ec:	str	x8, [sp, #200]
  4056f0:	cbz	x10, 405a78 <__fxstatat@plt+0x2598>
  4056f4:	ldr	x0, [sp, #168]
  4056f8:	mov	w22, #0x0                   	// #0
  4056fc:	ldr	x1, [sp, #128]
  405700:	cmp	x0, #0x0
  405704:	stp	x19, x20, [sp, #16]
  405708:	csel	x0, x1, x0, eq  // eq = none
  40570c:	stp	x27, x28, [sp, #80]
  405710:	mov	x27, #0x0                   	// #0
  405714:	str	x0, [sp, #192]
  405718:	ldp	x2, x1, [sp, #128]
  40571c:	ldr	x0, [sp, #144]
  405720:	cmp	x0, x2
  405724:	csel	x2, x0, x2, ls  // ls = plast
  405728:	ldr	w0, [sp, #156]
  40572c:	bl	403320 <read@plt>
  405730:	str	x0, [sp, #160]
  405734:	cmp	x0, #0x0
  405738:	b.ge	4057a0 <__fxstatat@plt+0x22c0>  // b.tcont
  40573c:	bl	4033f0 <__errno_location@plt>
  405740:	ldr	w19, [x0]
  405744:	cmp	w19, #0x4
  405748:	b.eq	405718 <__fxstatat@plt+0x2238>  // b.none
  40574c:	mov	w2, #0x5                   	// #5
  405750:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  405754:	mov	x0, #0x0                   	// #0
  405758:	add	x1, x1, #0xee0
  40575c:	bl	403350 <dcgettext@plt>
  405760:	mov	x20, x0
  405764:	ldr	x1, [sp, #176]
  405768:	mov	w0, #0x4                   	// #4
  40576c:	mov	w22, #0x0                   	// #0
  405770:	bl	40e360 <__fxstatat@plt+0xae80>
  405774:	mov	x3, x0
  405778:	mov	x2, x20
  40577c:	mov	w1, w19
  405780:	mov	w0, #0x0                   	// #0
  405784:	bl	402c90 <error@plt>
  405788:	ldp	x19, x20, [sp, #16]
  40578c:	ldp	x27, x28, [sp, #80]
  405790:	mov	w0, w22
  405794:	ldp	x21, x22, [sp, #32]
  405798:	ldp	x29, x30, [sp], #208
  40579c:	ret
  4057a0:	stp	x23, x24, [sp, #48]
  4057a4:	b.eq	405ab0 <__fxstatat@plt+0x25d0>  // b.none
  4057a8:	stp	x25, x26, [sp, #64]
  4057ac:	ldp	x1, x26, [sp, #184]
  4057b0:	ldr	x2, [sp, #168]
  4057b4:	ldr	x25, [sp, #136]
  4057b8:	cmp	x2, #0x0
  4057bc:	ldr	x2, [sp, #160]
  4057c0:	cset	w20, ne  // ne = any
  4057c4:	ldr	x0, [x1]
  4057c8:	mov	x10, x25
  4057cc:	mov	x28, x2
  4057d0:	add	x0, x0, x2
  4057d4:	str	x0, [x1]
  4057d8:	cmp	x26, x28
  4057dc:	mov	x19, x28
  4057e0:	csel	x26, x26, x28, ls  // ls = plast
  4057e4:	cmp	x26, #0x0
  4057e8:	csel	w24, w20, wzr, ne  // ne = any
  4057ec:	cbz	w24, 4058b0 <__fxstatat@plt+0x23d0>
  4057f0:	mov	x1, x25
  4057f4:	mov	x2, x26
  4057f8:	ldrb	w0, [x1]
  4057fc:	subs	x2, x2, #0x1
  405800:	add	x1, x1, #0x1
  405804:	cbnz	w0, 405a5c <__fxstatat@plt+0x257c>
  405808:	b.eq	405918 <__fxstatat@plt+0x2438>  // b.none
  40580c:	tst	x2, #0xf
  405810:	b.ne	4057f8 <__fxstatat@plt+0x2318>  // b.any
  405814:	mov	x0, x25
  405818:	str	x10, [sp, #104]
  40581c:	bl	4030e0 <memcmp@plt>
  405820:	cmp	w0, #0x0
  405824:	cset	w24, eq  // eq = none
  405828:	cset	w1, ne  // ne = any
  40582c:	eor	w8, w24, w22
  405830:	ldr	x10, [sp, #104]
  405834:	and	w8, w8, #0xff
  405838:	cmp	x27, #0x0
  40583c:	cset	w0, ne  // ne = any
  405840:	cmp	w1, #0x0
  405844:	and	w23, w8, w0
  405848:	ccmp	x26, x28, #0x0, ne  // ne = any
  40584c:	b.ne	405928 <__fxstatat@plt+0x2448>  // b.any
  405850:	cbz	w23, 405ab8 <__fxstatat@plt+0x25d8>
  405854:	mov	w21, #0x1                   	// #1
  405858:	mov	w24, #0x0                   	// #0
  40585c:	cbnz	w22, 4058dc <__fxstatat@plt+0x23fc>
  405860:	ldr	w0, [sp, #116]
  405864:	mov	x1, x10
  405868:	mov	x2, x27
  40586c:	bl	40ae28 <__fxstatat@plt+0x7948>
  405870:	cmp	x27, x0
  405874:	b.ne	4059c4 <__fxstatat@plt+0x24e4>  // b.any
  405878:	cbz	w21, 40597c <__fxstatat@plt+0x249c>
  40587c:	cbz	x26, 405998 <__fxstatat@plt+0x24b8>
  405880:	cbz	w23, 4059a0 <__fxstatat@plt+0x24c0>
  405884:	mov	x27, x26
  405888:	mov	x26, #0x0                   	// #0
  40588c:	cmp	x26, x28
  405890:	mov	w22, w24
  405894:	csel	x26, x26, x28, ls  // ls = plast
  405898:	mov	x10, x25
  40589c:	cmp	x26, #0x0
  4058a0:	mov	x19, x28
  4058a4:	csel	w24, w20, wzr, ne  // ne = any
  4058a8:	cbnz	w24, 4057f0 <__fxstatat@plt+0x2310>
  4058ac:	nop
  4058b0:	cmp	x26, x28
  4058b4:	eor	w0, w22, #0x1
  4058b8:	cset	w1, eq  // eq = none
  4058bc:	tst	w1, w0
  4058c0:	b.ne	4058cc <__fxstatat@plt+0x23ec>  // b.any
  4058c4:	mov	w24, w22
  4058c8:	cbnz	x26, 40592c <__fxstatat@plt+0x244c>
  4058cc:	add	x27, x27, x26
  4058d0:	mov	w21, #0x1                   	// #1
  4058d4:	mov	w23, #0x0                   	// #0
  4058d8:	cbz	w22, 405860 <__fxstatat@plt+0x2380>
  4058dc:	ldrb	w2, [sp, #152]
  4058e0:	mov	x3, x27
  4058e4:	ldr	w0, [sp, #116]
  4058e8:	ldr	x1, [sp, #120]
  4058ec:	bl	4055e0 <__fxstatat@plt+0x2100>
  4058f0:	ands	w22, w0, #0xff
  4058f4:	b.ne	405878 <__fxstatat@plt+0x2398>  // b.any
  4058f8:	ldp	x19, x20, [sp, #16]
  4058fc:	ldp	x23, x24, [sp, #48]
  405900:	ldp	x25, x26, [sp, #64]
  405904:	ldp	x27, x28, [sp, #80]
  405908:	mov	w0, w22
  40590c:	ldp	x21, x22, [sp, #32]
  405910:	ldp	x29, x30, [sp], #208
  405914:	ret
  405918:	cmp	x27, #0x0
  40591c:	eor	w8, w22, #0x1
  405920:	cset	w0, ne  // ne = any
  405924:	and	w23, w0, w8
  405928:	cbnz	w23, 405ac0 <__fxstatat@plt+0x25e0>
  40592c:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  405930:	sub	x0, x0, x26
  405934:	cmp	x0, x27
  405938:	b.cc	405a1c <__fxstatat@plt+0x253c>  // b.lo, b.ul, b.last
  40593c:	add	x27, x27, x26
  405940:	sub	x28, x28, x26
  405944:	add	x25, x25, x26
  405948:	mov	w22, w24
  40594c:	cbnz	x28, 4057d8 <__fxstatat@plt+0x22f8>
  405950:	ldr	x0, [sp, #200]
  405954:	ldr	x1, [sp, #160]
  405958:	strb	w24, [x0]
  40595c:	ldr	x0, [sp, #144]
  405960:	subs	x0, x0, x1
  405964:	str	x0, [sp, #144]
  405968:	b.eq	405a80 <__fxstatat@plt+0x25a0>  // b.none
  40596c:	mov	w22, w24
  405970:	ldp	x23, x24, [sp, #48]
  405974:	ldp	x25, x26, [sp, #64]
  405978:	b	405718 <__fxstatat@plt+0x2238>
  40597c:	mov	x10, x25
  405980:	sub	x28, x28, x26
  405984:	mov	w22, w24
  405988:	add	x25, x25, x26
  40598c:	mov	x27, x26
  405990:	cbnz	x28, 4057d8 <__fxstatat@plt+0x22f8>
  405994:	b	405950 <__fxstatat@plt+0x2470>
  405998:	cbnz	w23, 4059bc <__fxstatat@plt+0x24dc>
  40599c:	mov	x19, #0x0                   	// #0
  4059a0:	mov	x10, x25
  4059a4:	sub	x28, x19, x26
  4059a8:	mov	w22, w24
  4059ac:	add	x25, x25, x26
  4059b0:	mov	x27, #0x0                   	// #0
  4059b4:	cbnz	x28, 4057d8 <__fxstatat@plt+0x22f8>
  4059b8:	b	405950 <__fxstatat@plt+0x2470>
  4059bc:	mov	x27, #0x0                   	// #0
  4059c0:	b	405950 <__fxstatat@plt+0x2470>
  4059c4:	bl	4033f0 <__errno_location@plt>
  4059c8:	mov	x3, x0
  4059cc:	mov	w2, #0x5                   	// #5
  4059d0:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  4059d4:	mov	x0, #0x0                   	// #0
  4059d8:	add	x1, x1, #0xef8
  4059dc:	ldr	w20, [x3]
  4059e0:	bl	403350 <dcgettext@plt>
  4059e4:	ldr	x1, [sp, #120]
  4059e8:	mov	x19, x0
  4059ec:	mov	w0, #0x4                   	// #4
  4059f0:	bl	40e360 <__fxstatat@plt+0xae80>
  4059f4:	mov	x3, x0
  4059f8:	mov	x2, x19
  4059fc:	mov	w1, w20
  405a00:	mov	w0, #0x0                   	// #0
  405a04:	bl	402c90 <error@plt>
  405a08:	ldp	x19, x20, [sp, #16]
  405a0c:	ldp	x23, x24, [sp, #48]
  405a10:	ldp	x25, x26, [sp, #64]
  405a14:	ldp	x27, x28, [sp, #80]
  405a18:	b	405908 <__fxstatat@plt+0x2428>
  405a1c:	mov	w2, #0x5                   	// #5
  405a20:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  405a24:	mov	x0, #0x0                   	// #0
  405a28:	add	x1, x1, #0xf10
  405a2c:	bl	403350 <dcgettext@plt>
  405a30:	mov	x19, x0
  405a34:	ldr	x1, [sp, #176]
  405a38:	mov	w0, #0x4                   	// #4
  405a3c:	mov	w22, #0x0                   	// #0
  405a40:	bl	40e360 <__fxstatat@plt+0xae80>
  405a44:	mov	x3, x0
  405a48:	mov	x2, x19
  405a4c:	mov	w1, #0x0                   	// #0
  405a50:	mov	w0, #0x0                   	// #0
  405a54:	bl	402c90 <error@plt>
  405a58:	b	405a08 <__fxstatat@plt+0x2528>
  405a5c:	mov	w1, w24
  405a60:	mov	w8, w22
  405a64:	mov	w24, #0x0                   	// #0
  405a68:	b	405838 <__fxstatat@plt+0x2358>
  405a6c:	ldp	x19, x20, [sp, #16]
  405a70:	ldp	x23, x24, [sp, #48]
  405a74:	ldp	x27, x28, [sp, #80]
  405a78:	mov	w22, #0x1                   	// #1
  405a7c:	b	405790 <__fxstatat@plt+0x22b0>
  405a80:	ldp	x25, x26, [sp, #64]
  405a84:	cbz	w24, 405a6c <__fxstatat@plt+0x258c>
  405a88:	ldrb	w2, [sp, #152]
  405a8c:	mov	x3, x27
  405a90:	ldr	w0, [sp, #116]
  405a94:	ldp	x19, x20, [sp, #16]
  405a98:	ldp	x21, x22, [sp, #32]
  405a9c:	ldp	x23, x24, [sp, #48]
  405aa0:	ldp	x27, x28, [sp, #80]
  405aa4:	ldr	x1, [sp, #120]
  405aa8:	ldp	x29, x30, [sp], #208
  405aac:	b	4055e0 <__fxstatat@plt+0x2100>
  405ab0:	mov	w24, w22
  405ab4:	b	405a84 <__fxstatat@plt+0x25a4>
  405ab8:	mov	w24, #0x0                   	// #0
  405abc:	b	4058cc <__fxstatat@plt+0x23ec>
  405ac0:	mov	w21, #0x0                   	// #0
  405ac4:	b	40585c <__fxstatat@plt+0x237c>
  405ac8:	stp	x29, x30, [sp, #-32]!
  405acc:	mov	x2, #0x10                  	// #16
  405ad0:	mov	x29, sp
  405ad4:	stp	x19, x20, [sp, #16]
  405ad8:	mov	x20, x1
  405adc:	mov	x19, x0
  405ae0:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  405ae4:	add	x1, x1, #0xf28
  405ae8:	bl	402ef0 <strncmp@plt>
  405aec:	cbnz	w0, 405afc <__fxstatat@plt+0x261c>
  405af0:	ldp	x19, x20, [sp, #16]
  405af4:	ldp	x29, x30, [sp], #32
  405af8:	ret
  405afc:	mov	x1, x20
  405b00:	mov	x0, x19
  405b04:	bl	4032c0 <attr_copy_check_permissions@plt>
  405b08:	cmp	w0, #0x0
  405b0c:	cset	w0, ne  // ne = any
  405b10:	ldp	x19, x20, [sp, #16]
  405b14:	ldp	x29, x30, [sp], #32
  405b18:	ret
  405b1c:	nop
  405b20:	stp	x29, x30, [sp, #-48]!
  405b24:	mov	x29, sp
  405b28:	ldrb	w1, [x4, #37]
  405b2c:	stp	x19, x20, [sp, #16]
  405b30:	mov	x20, x4
  405b34:	cbz	w1, 405ba8 <__fxstatat@plt+0x26c8>
  405b38:	stp	x21, x22, [sp, #32]
  405b3c:	mov	x21, x0
  405b40:	bl	4033f0 <__errno_location@plt>
  405b44:	ldrb	w1, [x20, #35]
  405b48:	cbnz	w1, 405bcc <__fxstatat@plt+0x26ec>
  405b4c:	mov	w22, #0x5f                  	// #95
  405b50:	str	w22, [x0]
  405b54:	mov	w2, #0x5                   	// #5
  405b58:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  405b5c:	mov	x0, #0x0                   	// #0
  405b60:	add	x1, x1, #0xf40
  405b64:	bl	403350 <dcgettext@plt>
  405b68:	mov	x19, x0
  405b6c:	mov	x1, x21
  405b70:	mov	w0, #0x4                   	// #4
  405b74:	bl	40e360 <__fxstatat@plt+0xae80>
  405b78:	mov	x3, x0
  405b7c:	mov	x2, x19
  405b80:	mov	w1, w22
  405b84:	mov	w0, #0x0                   	// #0
  405b88:	bl	402c90 <error@plt>
  405b8c:	ldrb	w19, [x20, #38]
  405b90:	eor	w19, w19, #0x1
  405b94:	mov	w0, w19
  405b98:	ldp	x19, x20, [sp, #16]
  405b9c:	ldp	x21, x22, [sp, #32]
  405ba0:	ldp	x29, x30, [sp], #48
  405ba4:	ret
  405ba8:	ldrb	w19, [x4, #33]
  405bac:	and	w3, w3, #0xff
  405bb0:	ands	w19, w3, w19
  405bb4:	b.ne	405be0 <__fxstatat@plt+0x2700>  // b.any
  405bb8:	mov	w19, #0x1                   	// #1
  405bbc:	mov	w0, w19
  405bc0:	ldp	x19, x20, [sp, #16]
  405bc4:	ldp	x29, x30, [sp], #48
  405bc8:	ret
  405bcc:	ldrb	w19, [x20, #38]
  405bd0:	cbnz	w19, 405b4c <__fxstatat@plt+0x266c>
  405bd4:	mov	w1, #0x5f                  	// #95
  405bd8:	str	w1, [x0]
  405bdc:	b	405b90 <__fxstatat@plt+0x26b0>
  405be0:	bl	4033f0 <__errno_location@plt>
  405be4:	mov	w1, #0x5f                  	// #95
  405be8:	str	w1, [x0]
  405bec:	mov	w0, w19
  405bf0:	ldp	x19, x20, [sp, #16]
  405bf4:	ldp	x29, x30, [sp], #48
  405bf8:	ret
  405bfc:	nop
  405c00:	stp	x29, x30, [sp, #-48]!
  405c04:	mov	x29, sp
  405c08:	stp	x19, x20, [sp, #16]
  405c0c:	mov	x19, x3
  405c10:	mov	x20, x0
  405c14:	bl	4033f0 <__errno_location@plt>
  405c18:	ldrb	w1, [x19, #35]
  405c1c:	cbnz	w1, 405c7c <__fxstatat@plt+0x279c>
  405c20:	str	x21, [sp, #32]
  405c24:	mov	w21, #0x5f                  	// #95
  405c28:	str	w21, [x0]
  405c2c:	mov	w2, #0x5                   	// #5
  405c30:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  405c34:	mov	x0, #0x0                   	// #0
  405c38:	add	x1, x1, #0xf68
  405c3c:	bl	403350 <dcgettext@plt>
  405c40:	mov	x2, x20
  405c44:	mov	x19, x0
  405c48:	mov	w1, #0x4                   	// #4
  405c4c:	mov	w0, #0x0                   	// #0
  405c50:	bl	40e2d0 <__fxstatat@plt+0xadf0>
  405c54:	mov	x3, x0
  405c58:	mov	x2, x19
  405c5c:	mov	w1, w21
  405c60:	mov	w0, #0x0                   	// #0
  405c64:	bl	402c90 <error@plt>
  405c68:	mov	w0, #0x0                   	// #0
  405c6c:	ldp	x19, x20, [sp, #16]
  405c70:	ldr	x21, [sp, #32]
  405c74:	ldp	x29, x30, [sp], #48
  405c78:	ret
  405c7c:	ldrb	w1, [x19, #38]
  405c80:	cbnz	w1, 405c20 <__fxstatat@plt+0x2740>
  405c84:	mov	w1, #0x5f                  	// #95
  405c88:	str	w1, [x0]
  405c8c:	mov	w0, #0x0                   	// #0
  405c90:	ldp	x19, x20, [sp, #16]
  405c94:	ldp	x29, x30, [sp], #48
  405c98:	ret
  405c9c:	nop
  405ca0:	stp	x29, x30, [sp, #-32]!
  405ca4:	mov	x1, #0x0                   	// #0
  405ca8:	adrp	x4, 40b000 <__fxstatat@plt+0x7b20>
  405cac:	mov	x29, sp
  405cb0:	str	x19, [sp, #16]
  405cb4:	mov	x19, x0
  405cb8:	add	x4, x4, #0xf10
  405cbc:	adrp	x3, 40b000 <__fxstatat@plt+0x7b20>
  405cc0:	adrp	x2, 40b000 <__fxstatat@plt+0x7b20>
  405cc4:	add	x3, x3, #0xe78
  405cc8:	add	x2, x2, #0xe30
  405ccc:	mov	x0, #0x3d                  	// #61
  405cd0:	bl	40b790 <__fxstatat@plt+0x82b0>
  405cd4:	str	x0, [x19, #64]
  405cd8:	ldr	x19, [sp, #16]
  405cdc:	ldp	x29, x30, [sp], #32
  405ce0:	ret
  405ce4:	nop
  405ce8:	stp	x29, x30, [sp, #-32]!
  405cec:	mov	x1, #0x0                   	// #0
  405cf0:	adrp	x4, 40b000 <__fxstatat@plt+0x7b20>
  405cf4:	mov	x29, sp
  405cf8:	str	x19, [sp, #16]
  405cfc:	mov	x19, x0
  405d00:	add	x4, x4, #0xf10
  405d04:	adrp	x3, 40b000 <__fxstatat@plt+0x7b20>
  405d08:	adrp	x2, 40b000 <__fxstatat@plt+0x7b20>
  405d0c:	add	x3, x3, #0xe78
  405d10:	add	x2, x2, #0xe68
  405d14:	mov	x0, #0x3d                  	// #61
  405d18:	bl	40b790 <__fxstatat@plt+0x82b0>
  405d1c:	str	x0, [x19, #72]
  405d20:	ldr	x19, [sp, #16]
  405d24:	ldp	x29, x30, [sp], #32
  405d28:	ret
  405d2c:	nop
  405d30:	stp	x29, x30, [sp, #-32]!
  405d34:	mov	x29, sp
  405d38:	str	x19, [sp, #16]
  405d3c:	mov	x19, x0
  405d40:	stp	xzr, xzr, [x0]
  405d44:	stp	xzr, xzr, [x0, #16]
  405d48:	stp	xzr, xzr, [x0, #32]
  405d4c:	stp	xzr, xzr, [x0, #48]
  405d50:	stp	xzr, xzr, [x0, #64]
  405d54:	bl	402cd0 <geteuid@plt>
  405d58:	cmp	w0, #0x0
  405d5c:	cset	w0, eq  // eq = none
  405d60:	mov	w1, #0xffffffff            	// #-1
  405d64:	strb	w0, [x19, #26]
  405d68:	strb	w0, [x19, #27]
  405d6c:	str	w1, [x19, #52]
  405d70:	ldr	x19, [sp, #16]
  405d74:	ldp	x29, x30, [sp], #32
  405d78:	ret
  405d7c:	nop
  405d80:	stp	x29, x30, [sp, #-32]!
  405d84:	mov	x29, sp
  405d88:	str	x19, [sp, #16]
  405d8c:	mov	x19, x0
  405d90:	bl	4033f0 <__errno_location@plt>
  405d94:	ldr	w0, [x0]
  405d98:	cmp	w0, #0x1
  405d9c:	cset	w1, eq  // eq = none
  405da0:	cmp	w0, #0x16
  405da4:	csinc	w0, w1, wzr, ne  // ne = any
  405da8:	cbz	w0, 405db4 <__fxstatat@plt+0x28d4>
  405dac:	ldrb	w0, [x19, #26]
  405db0:	eor	w0, w0, #0x1
  405db4:	ldr	x19, [sp, #16]
  405db8:	ldp	x29, x30, [sp], #32
  405dbc:	ret
  405dc0:	stp	x29, x30, [sp, #-64]!
  405dc4:	tst	w4, #0xff
  405dc8:	mov	x29, sp
  405dcc:	stp	x19, x20, [sp, #16]
  405dd0:	mov	x20, x0
  405dd4:	mov	w19, w2
  405dd8:	stp	x21, x22, [sp, #32]
  405ddc:	mov	x21, x1
  405de0:	stp	x23, x24, [sp, #48]
  405de4:	ldp	w23, w22, [x3, #24]
  405de8:	b.ne	405e90 <__fxstatat@plt+0x29b0>  // b.any
  405dec:	ldr	x0, [x0, #24]
  405df0:	and	x0, x0, #0xffffffffffffff
  405df4:	and	x0, x0, #0xffff0000000000ff
  405df8:	cbz	x0, 405e84 <__fxstatat@plt+0x29a4>
  405dfc:	ldr	w2, [x3, #16]
  405e00:	ldr	w0, [x5]
  405e04:	and	w2, w2, w0
  405e08:	mov	w1, w19
  405e0c:	and	w2, w2, #0x1c0
  405e10:	mov	x0, x21
  405e14:	bl	40cb50 <__fxstatat@plt+0x9670>
  405e18:	cbz	w0, 405e90 <__fxstatat@plt+0x29b0>
  405e1c:	bl	4033f0 <__errno_location@plt>
  405e20:	ldr	w19, [x0]
  405e24:	cmp	w19, #0x1
  405e28:	ccmp	w19, #0x16, #0x4, ne  // ne = any
  405e2c:	b.eq	405fb0 <__fxstatat@plt+0x2ad0>  // b.none
  405e30:	mov	w2, #0x5                   	// #5
  405e34:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  405e38:	mov	x0, #0x0                   	// #0
  405e3c:	add	x1, x1, #0xfc0
  405e40:	bl	403350 <dcgettext@plt>
  405e44:	mov	x22, x0
  405e48:	mov	x1, x21
  405e4c:	mov	w0, #0x4                   	// #4
  405e50:	bl	40e360 <__fxstatat@plt+0xae80>
  405e54:	mov	x3, x0
  405e58:	mov	x2, x22
  405e5c:	mov	w1, w19
  405e60:	mov	w0, #0x0                   	// #0
  405e64:	bl	402c90 <error@plt>
  405e68:	ldrb	w0, [x20, #36]
  405e6c:	ldp	x19, x20, [sp, #16]
  405e70:	neg	w0, w0
  405e74:	ldp	x21, x22, [sp, #32]
  405e78:	ldp	x23, x24, [sp, #48]
  405e7c:	ldp	x29, x30, [sp], #64
  405e80:	ret
  405e84:	ldrb	w0, [x20, #43]
  405e88:	cbnz	w0, 405f44 <__fxstatat@plt+0x2a64>
  405e8c:	nop
  405e90:	mov	w1, w23
  405e94:	mov	w2, w22
  405e98:	cmn	w19, #0x1
  405e9c:	b.eq	405ef0 <__fxstatat@plt+0x2a10>  // b.none
  405ea0:	mov	w0, w19
  405ea4:	bl	403470 <fchown@plt>
  405ea8:	cbz	w0, 405efc <__fxstatat@plt+0x2a1c>
  405eac:	bl	4033f0 <__errno_location@plt>
  405eb0:	ldr	w24, [x0]
  405eb4:	mov	x23, x0
  405eb8:	cmp	w24, #0x1
  405ebc:	ccmp	w24, #0x16, #0x4, ne  // ne = any
  405ec0:	b.eq	405f98 <__fxstatat@plt+0x2ab8>  // b.none
  405ec4:	mov	x0, x20
  405ec8:	bl	405d80 <__fxstatat@plt+0x28a0>
  405ecc:	mov	w1, w0
  405ed0:	mov	w0, #0x0                   	// #0
  405ed4:	tst	w1, #0xff
  405ed8:	b.eq	405f50 <__fxstatat@plt+0x2a70>  // b.none
  405edc:	ldp	x19, x20, [sp, #16]
  405ee0:	ldp	x21, x22, [sp, #32]
  405ee4:	ldp	x23, x24, [sp, #48]
  405ee8:	ldp	x29, x30, [sp], #64
  405eec:	ret
  405ef0:	mov	x0, x21
  405ef4:	bl	403170 <lchown@plt>
  405ef8:	cbnz	w0, 405f14 <__fxstatat@plt+0x2a34>
  405efc:	mov	w0, #0x1                   	// #1
  405f00:	ldp	x19, x20, [sp, #16]
  405f04:	ldp	x21, x22, [sp, #32]
  405f08:	ldp	x23, x24, [sp, #48]
  405f0c:	ldp	x29, x30, [sp], #64
  405f10:	ret
  405f14:	bl	4033f0 <__errno_location@plt>
  405f18:	ldr	w24, [x0]
  405f1c:	mov	x23, x0
  405f20:	cmp	w24, #0x1
  405f24:	ccmp	w24, #0x16, #0x4, ne  // ne = any
  405f28:	b.ne	405ec4 <__fxstatat@plt+0x29e4>  // b.any
  405f2c:	mov	w2, w22
  405f30:	mov	w1, w19
  405f34:	mov	x0, x21
  405f38:	bl	403170 <lchown@plt>
  405f3c:	str	w24, [x23]
  405f40:	b	405ec4 <__fxstatat@plt+0x29e4>
  405f44:	ldr	w0, [x5]
  405f48:	ldr	w2, [x20, #16]
  405f4c:	b	405e04 <__fxstatat@plt+0x2924>
  405f50:	bl	4033f0 <__errno_location@plt>
  405f54:	mov	x3, x0
  405f58:	mov	w2, #0x5                   	// #5
  405f5c:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  405f60:	mov	x0, #0x0                   	// #0
  405f64:	add	x1, x1, #0xf98
  405f68:	ldr	w22, [x3]
  405f6c:	bl	403350 <dcgettext@plt>
  405f70:	mov	x1, x21
  405f74:	mov	x19, x0
  405f78:	mov	w0, #0x4                   	// #4
  405f7c:	bl	40e360 <__fxstatat@plt+0xae80>
  405f80:	mov	x2, x19
  405f84:	mov	x3, x0
  405f88:	mov	w1, w22
  405f8c:	mov	w0, #0x0                   	// #0
  405f90:	bl	402c90 <error@plt>
  405f94:	b	405e68 <__fxstatat@plt+0x2988>
  405f98:	mov	w2, w22
  405f9c:	mov	w0, w19
  405fa0:	mov	w1, #0xffffffff            	// #-1
  405fa4:	bl	403470 <fchown@plt>
  405fa8:	str	w24, [x23]
  405fac:	b	405ec4 <__fxstatat@plt+0x29e4>
  405fb0:	ldrb	w0, [x20, #27]
  405fb4:	cbnz	w0, 405e30 <__fxstatat@plt+0x2950>
  405fb8:	b	405e68 <__fxstatat@plt+0x2988>
  405fbc:	nop
  405fc0:	stp	x29, x30, [sp, #-32]!
  405fc4:	mov	x29, sp
  405fc8:	stp	x19, x20, [sp, #16]
  405fcc:	adrp	x19, 42a000 <__fxstatat@plt+0x26b20>
  405fd0:	add	x19, x19, #0x4a8
  405fd4:	ldr	w20, [x19, #8]
  405fd8:	cmn	w20, #0x1
  405fdc:	b.eq	405ff0 <__fxstatat@plt+0x2b10>  // b.none
  405fe0:	mov	w0, w20
  405fe4:	ldp	x19, x20, [sp, #16]
  405fe8:	ldp	x29, x30, [sp], #32
  405fec:	ret
  405ff0:	mov	w0, #0x0                   	// #0
  405ff4:	bl	4033c0 <umask@plt>
  405ff8:	mov	w20, w0
  405ffc:	str	w0, [x19, #8]
  406000:	bl	4033c0 <umask@plt>
  406004:	mov	w0, w20
  406008:	ldp	x19, x20, [sp, #16]
  40600c:	ldp	x29, x30, [sp], #32
  406010:	ret
  406014:	nop
  406018:	sub	sp, sp, #0x360
  40601c:	stp	x29, x30, [sp, #32]
  406020:	add	x29, sp, #0x20
  406024:	stp	x21, x22, [sp, #64]
  406028:	mov	x22, x5
  40602c:	and	w21, w2, #0xff
  406030:	stp	x23, x24, [sp, #80]
  406034:	and	w24, w6, #0xff
  406038:	ldr	w23, [x5, #52]
  40603c:	ldr	x5, [x29, #832]
  406040:	stp	x19, x20, [sp, #48]
  406044:	mov	x20, x0
  406048:	stp	x25, x26, [sp, #96]
  40604c:	mov	x19, x1
  406050:	stp	x27, x28, [sp, #112]
  406054:	strb	wzr, [x5]
  406058:	stp	x3, x7, [x29, #232]
  40605c:	ldrb	w25, [x22, #24]
  406060:	str	x4, [x29, #248]
  406064:	cbz	w25, 406080 <__fxstatat@plt+0x2ba0>
  406068:	tbnz	w23, #31, 406274 <__fxstatat@plt+0x2d94>
  40606c:	ldr	x0, [x29, #840]
  406070:	cmp	w23, #0x0
  406074:	cset	w21, eq  // eq = none
  406078:	cbz	x0, 406080 <__fxstatat@plt+0x2ba0>
  40607c:	strb	w21, [x0]
  406080:	cbz	w23, 4062a8 <__fxstatat@plt+0x2dc8>
  406084:	cmp	w23, #0x11
  406088:	mov	x25, x20
  40608c:	b.eq	4062dc <__fxstatat@plt+0x2dfc>  // b.none
  406090:	ldr	w0, [x22, #4]
  406094:	add	x2, x29, #0x140
  406098:	mov	x1, x25
  40609c:	cmp	w0, #0x2
  4060a0:	mov	w0, #0x0                   	// #0
  4060a4:	b.eq	406918 <__fxstatat@plt+0x3438>  // b.none
  4060a8:	bl	403420 <__xstat@plt>
  4060ac:	cmp	w0, #0x0
  4060b0:	cset	w0, ne  // ne = any
  4060b4:	cbnz	w0, 406928 <__fxstatat@plt+0x3448>
  4060b8:	ldr	w26, [x29, #336]
  4060bc:	and	w0, w26, #0xf000
  4060c0:	cmp	w0, #0x4, lsl #12
  4060c4:	b.eq	406974 <__fxstatat@plt+0x3494>  // b.none
  4060c8:	cbz	w24, 4060fc <__fxstatat@plt+0x2c1c>
  4060cc:	ldr	x0, [x22, #72]
  4060d0:	cbz	x0, 4060fc <__fxstatat@plt+0x2c1c>
  4060d4:	and	w1, w26, #0xf000
  4060d8:	add	x28, x29, #0x140
  4060dc:	cmp	w1, #0x4, lsl #12
  4060e0:	b.eq	4060f0 <__fxstatat@plt+0x2c10>  // b.none
  4060e4:	ldr	w1, [x22]
  4060e8:	add	x28, x29, #0x140
  4060ec:	cbz	w1, 4069e8 <__fxstatat@plt+0x3508>
  4060f0:	mov	x2, x28
  4060f4:	mov	x1, x20
  4060f8:	bl	40aa38 <__fxstatat@plt+0x7558>
  4060fc:	ldr	w0, [x22, #4]
  406100:	mov	w25, #0x1                   	// #1
  406104:	cmp	w0, #0x4
  406108:	b.eq	406118 <__fxstatat@plt+0x2c38>  // b.none
  40610c:	cmp	w0, #0x3
  406110:	cset	w25, eq  // eq = none
  406114:	and	w25, w24, w25
  406118:	cbnz	w21, 406318 <__fxstatat@plt+0x2e38>
  40611c:	cmp	w23, #0x11
  406120:	b.eq	406a40 <__fxstatat@plt+0x3560>  // b.none
  406124:	and	w0, w26, #0xf000
  406128:	cmp	w0, #0x8, lsl #12
  40612c:	b.eq	406a04 <__fxstatat@plt+0x3524>  // b.none
  406130:	cmp	w0, #0xa, lsl #12
  406134:	ldrb	w1, [x22, #20]
  406138:	mov	w2, #0x4000                	// #16384
  40613c:	ccmp	w0, w2, #0x4, ne  // ne = any
  406140:	cset	w5, eq  // eq = none
  406144:	eor	w0, w1, #0x1
  406148:	orr	w5, w5, w0
  40614c:	mov	w4, #0x100                 	// #256
  406150:	ands	w5, w5, #0xff
  406154:	b.eq	406a04 <__fxstatat@plt+0x3524>  // b.none
  406158:	add	x3, x29, #0x1c0
  40615c:	mov	x2, x19
  406160:	mov	w1, #0xffffff9c            	// #-100
  406164:	mov	w0, #0x0                   	// #0
  406168:	str	w5, [x29, #224]
  40616c:	bl	4034e0 <__fxstatat@plt>
  406170:	ldr	w5, [x29, #224]
  406174:	cbnz	w0, 4062ec <__fxstatat@plt+0x2e0c>
  406178:	mov	w4, #0x0                   	// #0
  40617c:	ldr	w0, [x22, #8]
  406180:	cmp	w0, #0x2
  406184:	b.eq	4061a8 <__fxstatat@plt+0x2cc8>  // b.none
  406188:	ldr	x1, [x29, #328]
  40618c:	ldr	x0, [x29, #456]
  406190:	cmp	x1, x0
  406194:	b.eq	407564 <__fxstatat@plt+0x4084>  // b.none
  406198:	ldr	w0, [x22, #4]
  40619c:	cmp	w0, #0x2
  4061a0:	b.eq	407070 <__fxstatat@plt+0x3b90>  // b.none
  4061a4:	nop
  4061a8:	ldrb	w0, [x22, #45]
  4061ac:	cbz	w0, 406a58 <__fxstatat@plt+0x3578>
  4061b0:	and	w0, w26, #0xf000
  4061b4:	cmp	w0, #0x4, lsl #12
  4061b8:	b.eq	407638 <__fxstatat@plt+0x4158>  // b.none
  4061bc:	ldrb	w0, [x22, #31]
  4061c0:	mov	w3, #0x0                   	// #0
  4061c4:	cbz	w0, 4061e4 <__fxstatat@plt+0x2d04>
  4061c8:	ldrb	w0, [x22, #24]
  4061cc:	mov	w3, #0x1                   	// #1
  4061d0:	cbz	w0, 4061e4 <__fxstatat@plt+0x2d04>
  4061d4:	ldr	x0, [x29, #320]
  4061d8:	ldr	x1, [x29, #448]
  4061dc:	cmp	x1, x0
  4061e0:	cset	w3, ne  // ne = any
  4061e4:	add	x2, x29, #0x140
  4061e8:	add	x1, x29, #0x1c0
  4061ec:	mov	x0, x19
  4061f0:	stp	w4, w5, [x29, #220]
  4061f4:	bl	40fda8 <__fxstatat@plt+0xc8c8>
  4061f8:	ldp	w4, w5, [x29, #220]
  4061fc:	tbnz	w0, #31, 406f40 <__fxstatat@plt+0x3a60>
  406200:	ldr	x0, [x29, #840]
  406204:	cbz	x0, 406214 <__fxstatat@plt+0x2d34>
  406208:	ldr	x1, [x29, #840]
  40620c:	mov	w0, #0x1                   	// #1
  406210:	strb	w0, [x1]
  406214:	ldp	x2, x1, [x29, #320]
  406218:	mov	x0, x19
  40621c:	bl	409578 <__fxstatat@plt+0x6098>
  406220:	cbz	x0, 4065c8 <__fxstatat@plt+0x30e8>
  406224:	ldrb	w3, [x22, #46]
  406228:	mov	w4, w25
  40622c:	mov	x1, x19
  406230:	mov	w2, #0x1                   	// #1
  406234:	bl	405378 <__fxstatat@plt+0x1e98>
  406238:	tst	w0, #0xff
  40623c:	b.ne	4065c8 <__fxstatat@plt+0x30e8>  // b.any
  406240:	ldrb	w0, [x22, #37]
  406244:	cbnz	w0, 408cfc <__fxstatat@plt+0x581c>
  406248:	mov	w27, #0x0                   	// #0
  40624c:	sub	sp, x29, #0x20
  406250:	mov	w0, w27
  406254:	ldp	x29, x30, [sp, #32]
  406258:	ldp	x19, x20, [sp, #48]
  40625c:	ldp	x21, x22, [sp, #64]
  406260:	ldp	x23, x24, [sp, #80]
  406264:	ldp	x25, x26, [sp, #96]
  406268:	ldp	x27, x28, [sp, #112]
  40626c:	add	sp, sp, #0x360
  406270:	ret
  406274:	mov	x3, x1
  406278:	mov	w2, #0xffffff9c            	// #-100
  40627c:	mov	x1, x20
  406280:	mov	w0, w2
  406284:	mov	w4, #0x1                   	// #1
  406288:	bl	40e5c8 <__fxstatat@plt+0xb0e8>
  40628c:	cbnz	w0, 406c74 <__fxstatat@plt+0x3794>
  406290:	ldr	x0, [x29, #840]
  406294:	mov	w21, w25
  406298:	cbz	x0, 4062a8 <__fxstatat@plt+0x2dc8>
  40629c:	ldr	x1, [x29, #840]
  4062a0:	mov	w0, #0x1                   	// #1
  4062a4:	strb	w0, [x1]
  4062a8:	ldrb	w0, [x22, #49]
  4062ac:	cbnz	w0, 4062d4 <__fxstatat@plt+0x2df4>
  4062b0:	ldr	w0, [x22, #4]
  4062b4:	mov	x25, x19
  4062b8:	add	x2, x29, #0x140
  4062bc:	mov	x1, x25
  4062c0:	cmp	w0, #0x2
  4062c4:	mov	w23, #0x0                   	// #0
  4062c8:	mov	w0, #0x0                   	// #0
  4062cc:	b.ne	4060a8 <__fxstatat@plt+0x2bc8>  // b.any
  4062d0:	b	406918 <__fxstatat@plt+0x3438>
  4062d4:	mov	w23, #0x0                   	// #0
  4062d8:	b	4060c8 <__fxstatat@plt+0x2be8>
  4062dc:	ldr	w0, [x22, #8]
  4062e0:	cmp	w0, #0x2
  4062e4:	b.eq	4060c8 <__fxstatat@plt+0x2be8>  // b.none
  4062e8:	b	406090 <__fxstatat@plt+0x2bb0>
  4062ec:	bl	4033f0 <__errno_location@plt>
  4062f0:	ldr	w28, [x0]
  4062f4:	cmp	w28, #0x28
  4062f8:	b.eq	406c80 <__fxstatat@plt+0x37a0>  // b.none
  4062fc:	cmp	w28, #0x2
  406300:	mov	w4, #0x1                   	// #1
  406304:	b.ne	406c90 <__fxstatat@plt+0x37b0>  // b.any
  406308:	cmp	w23, #0x11
  40630c:	mov	w5, #0x0                   	// #0
  406310:	b.eq	40617c <__fxstatat@plt+0x2c9c>  // b.none
  406314:	mov	w21, w4
  406318:	mov	w5, #0x0                   	// #0
  40631c:	mov	x28, #0x0                   	// #0
  406320:	cbz	w24, 4063c0 <__fxstatat@plt+0x2ee0>
  406324:	ldr	x0, [x22, #64]
  406328:	cbz	x0, 4063c0 <__fxstatat@plt+0x2ee0>
  40632c:	ldrb	w27, [x22, #24]
  406330:	cbnz	w27, 4063c0 <__fxstatat@plt+0x2ee0>
  406334:	ldr	w0, [x22]
  406338:	cbnz	w0, 4069c0 <__fxstatat@plt+0x34e0>
  40633c:	add	x2, x29, #0x1c0
  406340:	cbz	w5, 407330 <__fxstatat@plt+0x3e50>
  406344:	ldr	w0, [x2, #16]
  406348:	and	w0, w0, #0xf000
  40634c:	cmp	w0, #0xa, lsl #12
  406350:	b.ne	4063c0 <__fxstatat@plt+0x2ee0>  // b.any
  406354:	ldr	x0, [x22, #64]
  406358:	mov	x1, x19
  40635c:	bl	40aac0 <__fxstatat@plt+0x75e0>
  406360:	tst	w0, #0xff
  406364:	b.eq	4063c0 <__fxstatat@plt+0x2ee0>  // b.none
  406368:	mov	w2, #0x5                   	// #5
  40636c:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  406370:	mov	x0, #0x0                   	// #0
  406374:	add	x1, x1, #0x1f0
  406378:	bl	403350 <dcgettext@plt>
  40637c:	mov	x21, x0
  406380:	mov	x2, x20
  406384:	mov	w1, #0x4                   	// #4
  406388:	mov	w0, #0x0                   	// #0
  40638c:	bl	40e2d0 <__fxstatat@plt+0xadf0>
  406390:	mov	x2, x19
  406394:	mov	x20, x0
  406398:	mov	w1, #0x4                   	// #4
  40639c:	mov	w0, #0x1                   	// #1
  4063a0:	bl	40e2d0 <__fxstatat@plt+0xadf0>
  4063a4:	mov	x4, x0
  4063a8:	mov	x3, x20
  4063ac:	mov	x2, x21
  4063b0:	mov	w1, #0x0                   	// #0
  4063b4:	mov	w0, #0x0                   	// #0
  4063b8:	bl	402c90 <error@plt>
  4063bc:	b	40624c <__fxstatat@plt+0x2d6c>
  4063c0:	ldrb	w0, [x22, #46]
  4063c4:	cbz	w0, 4063d0 <__fxstatat@plt+0x2ef0>
  4063c8:	ldrb	w0, [x22, #24]
  4063cc:	cbz	w0, 4069c8 <__fxstatat@plt+0x34e8>
  4063d0:	cbz	w23, 406590 <__fxstatat@plt+0x30b0>
  4063d4:	ldrb	w0, [x22, #42]
  4063d8:	cbz	w0, 406514 <__fxstatat@plt+0x3034>
  4063dc:	and	w0, w26, #0xf000
  4063e0:	cmp	w0, #0x4, lsl #12
  4063e4:	b.ne	406514 <__fxstatat@plt+0x3034>  // b.any
  4063e8:	ldp	x1, x0, [x29, #320]
  4063ec:	cbnz	w24, 407138 <__fxstatat@plt+0x3c58>
  4063f0:	bl	409540 <__fxstatat@plt+0x6060>
  4063f4:	str	x0, [x29, #224]
  4063f8:	ldr	x0, [x29, #224]
  4063fc:	cbz	x0, 407558 <__fxstatat@plt+0x4078>
  406400:	ldr	x1, [x29, #224]
  406404:	mov	x0, x20
  406408:	bl	40ea38 <__fxstatat@plt+0xb558>
  40640c:	tst	w0, #0xff
  406410:	b.ne	407dc8 <__fxstatat@plt+0x48e8>  // b.any
  406414:	ldr	x1, [x29, #224]
  406418:	mov	x0, x19
  40641c:	bl	40ea38 <__fxstatat@plt+0xb558>
  406420:	tst	w0, #0xff
  406424:	b.ne	40819c <__fxstatat@plt+0x4cbc>  // b.any
  406428:	ldr	w0, [x22, #4]
  40642c:	cmp	w0, #0x4
  406430:	b.eq	407558 <__fxstatat@plt+0x4078>  // b.none
  406434:	cmp	w24, #0x0
  406438:	ccmp	w0, #0x3, #0x0, ne  // ne = any
  40643c:	b.eq	407558 <__fxstatat@plt+0x4078>  // b.none
  406440:	mov	w2, #0x5                   	// #5
  406444:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  406448:	mov	x0, #0x0                   	// #0
  40644c:	add	x1, x1, #0x290
  406450:	bl	403350 <dcgettext@plt>
  406454:	mov	x20, x0
  406458:	mov	x2, x19
  40645c:	mov	w1, #0x4                   	// #4
  406460:	mov	w0, #0x0                   	// #0
  406464:	bl	40e2d0 <__fxstatat@plt+0xadf0>
  406468:	ldr	x2, [x29, #224]
  40646c:	mov	x21, x0
  406470:	mov	w1, #0x4                   	// #4
  406474:	mov	w0, #0x1                   	// #1
  406478:	bl	40e2d0 <__fxstatat@plt+0xadf0>
  40647c:	mov	x4, x0
  406480:	mov	x3, x21
  406484:	mov	x2, x20
  406488:	mov	w1, #0x0                   	// #0
  40648c:	mov	w0, #0x0                   	// #0
  406490:	bl	402c90 <error@plt>
  406494:	nop
  406498:	ldrb	w0, [x22, #37]
  40649c:	cbnz	w0, 408cfc <__fxstatat@plt+0x581c>
  4064a0:	cbz	x28, 406248 <__fxstatat@plt+0x2d68>
  4064a4:	mov	x1, x19
  4064a8:	mov	x0, x28
  4064ac:	bl	403260 <rename@plt>
  4064b0:	cbnz	w0, 407750 <__fxstatat@plt+0x4270>
  4064b4:	ldrb	w0, [x22, #46]
  4064b8:	cbz	w0, 406248 <__fxstatat@plt+0x2d68>
  4064bc:	mov	w2, #0x5                   	// #5
  4064c0:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  4064c4:	mov	x0, #0x0                   	// #0
  4064c8:	add	x1, x1, #0x5e0
  4064cc:	bl	403350 <dcgettext@plt>
  4064d0:	mov	x20, x0
  4064d4:	mov	x2, x28
  4064d8:	mov	w1, #0x4                   	// #4
  4064dc:	mov	w0, #0x0                   	// #0
  4064e0:	bl	40e2d0 <__fxstatat@plt+0xadf0>
  4064e4:	mov	x2, x19
  4064e8:	mov	x21, x0
  4064ec:	mov	w1, #0x4                   	// #4
  4064f0:	mov	w0, #0x1                   	// #1
  4064f4:	bl	40e2d0 <__fxstatat@plt+0xadf0>
  4064f8:	mov	w27, #0x0                   	// #0
  4064fc:	mov	x3, x0
  406500:	mov	x2, x21
  406504:	mov	x1, x20
  406508:	mov	w0, #0x1                   	// #1
  40650c:	bl	402f20 <__printf_chk@plt>
  406510:	b	40624c <__fxstatat@plt+0x2d6c>
  406514:	ldrb	w0, [x22, #24]
  406518:	cbz	w0, 4065d0 <__fxstatat@plt+0x30f0>
  40651c:	ldr	w1, [x29, #340]
  406520:	cmp	w1, #0x1
  406524:	b.eq	407778 <__fxstatat@plt+0x4298>  // b.none
  406528:	ldrb	w2, [x22, #34]
  40652c:	cbnz	w2, 406fc4 <__fxstatat@plt+0x3ae4>
  406530:	str	xzr, [x29, #224]
  406534:	cmp	w23, #0x11
  406538:	b.eq	4074d4 <__fxstatat@plt+0x3ff4>  // b.none
  40653c:	cmp	w23, #0x16
  406540:	b.eq	407964 <__fxstatat@plt+0x4484>  // b.none
  406544:	cmp	w23, #0x12
  406548:	b.ne	4074f4 <__fxstatat@plt+0x4014>  // b.any
  40654c:	and	w21, w26, #0xf000
  406550:	mov	x0, x19
  406554:	cmp	w21, #0x4, lsl #12
  406558:	b.eq	407690 <__fxstatat@plt+0x41b0>  // b.none
  40655c:	bl	403460 <unlink@plt>
  406560:	cbz	w0, 406574 <__fxstatat@plt+0x3094>
  406564:	bl	4033f0 <__errno_location@plt>
  406568:	ldr	w27, [x0]
  40656c:	cmp	w27, #0x2
  406570:	b.ne	4076a8 <__fxstatat@plt+0x41c8>  // b.any
  406574:	cmp	w21, #0x4, lsl #12
  406578:	ldrb	w0, [x22, #46]
  40657c:	cset	w21, ne  // ne = any
  406580:	ands	w21, w21, w0
  406584:	b.ne	4072fc <__fxstatat@plt+0x3e1c>  // b.any
  406588:	mov	w21, #0x1                   	// #1
  40658c:	b	4065e4 <__fxstatat@plt+0x3104>
  406590:	ldrb	w0, [x22, #24]
  406594:	cbz	w0, 4065e0 <__fxstatat@plt+0x3100>
  406598:	ldrb	w0, [x22, #46]
  40659c:	cbnz	w0, 40765c <__fxstatat@plt+0x417c>
  4065a0:	ldrb	w0, [x22, #33]
  4065a4:	cbnz	w0, 407644 <__fxstatat@plt+0x4164>
  4065a8:	ldr	x0, [x29, #840]
  4065ac:	cbz	x0, 4065bc <__fxstatat@plt+0x30dc>
  4065b0:	ldr	x1, [x29, #840]
  4065b4:	mov	w0, #0x1                   	// #1
  4065b8:	strb	w0, [x1]
  4065bc:	cbz	w24, 4065c8 <__fxstatat@plt+0x30e8>
  4065c0:	ldrb	w0, [x22, #49]
  4065c4:	cbz	w0, 4073ac <__fxstatat@plt+0x3ecc>
  4065c8:	mov	w27, #0x1                   	// #1
  4065cc:	b	40624c <__fxstatat@plt+0x2d6c>
  4065d0:	ldrb	w1, [x22, #34]
  4065d4:	cbz	w1, 4065e0 <__fxstatat@plt+0x3100>
  4065d8:	ldrb	w1, [x22, #23]
  4065dc:	cbz	w1, 407034 <__fxstatat@plt+0x3b54>
  4065e0:	str	xzr, [x29, #224]
  4065e4:	ldrb	w0, [x22, #43]
  4065e8:	and	w23, w26, #0xfff
  4065ec:	cbz	w0, 4065f8 <__fxstatat@plt+0x3118>
  4065f0:	ldr	w27, [x22, #16]
  4065f4:	and	w23, w27, #0xfff
  4065f8:	ldrb	w0, [x22, #29]
  4065fc:	cbz	w0, 4068e4 <__fxstatat@plt+0x3404>
  406600:	mov	x4, x22
  406604:	mov	w3, w21
  406608:	mov	w2, w26
  40660c:	mov	x1, x19
  406610:	mov	x0, x20
  406614:	bl	405b20 <__fxstatat@plt+0x2640>
  406618:	tst	w0, #0xff
  40661c:	b.eq	406248 <__fxstatat@plt+0x2d68>  // b.none
  406620:	and	w0, w23, #0x3f
  406624:	str	w0, [x29, #220]
  406628:	and	w27, w26, #0xf000
  40662c:	cmp	w27, #0x4, lsl #12
  406630:	b.eq	406b4c <__fxstatat@plt+0x366c>  // b.none
  406634:	ldrb	w0, [x22, #44]
  406638:	str	w0, [x29, #248]
  40663c:	cbz	w0, 406bb8 <__fxstatat@plt+0x36d8>
  406640:	ldrb	w0, [x20]
  406644:	cmp	w0, #0x2f
  406648:	b.eq	406684 <__fxstatat@plt+0x31a4>  // b.none
  40664c:	mov	x0, x19
  406650:	bl	40a830 <__fxstatat@plt+0x7350>
  406654:	mov	x23, x0
  406658:	ldrb	w0, [x0]
  40665c:	cmp	w0, #0x2e
  406660:	b.eq	407788 <__fxstatat@plt+0x42a8>  // b.none
  406664:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  406668:	add	x2, x29, #0x240
  40666c:	add	x1, x1, #0x3b0
  406670:	mov	w0, #0x0                   	// #0
  406674:	bl	403420 <__xstat@plt>
  406678:	cbz	w0, 408058 <__fxstatat@plt+0x4b78>
  40667c:	mov	x0, x23
  406680:	bl	4031b0 <free@plt>
  406684:	ldrb	w3, [x22, #22]
  406688:	mov	x2, x19
  40668c:	mov	x0, x20
  406690:	mov	w4, #0xffffffff            	// #-1
  406694:	mov	w1, #0xffffff9c            	// #-100
  406698:	mov	w25, #0x0                   	// #0
  40669c:	bl	409b30 <__fxstatat@plt+0x6650>
  4066a0:	mov	w23, w0
  4066a4:	cmp	w0, #0x0
  4066a8:	b.gt	407354 <__fxstatat@plt+0x3e74>
  4066ac:	cmp	w27, #0x4, lsl #12
  4066b0:	cset	w23, ne  // ne = any
  4066b4:	cbnz	w21, 406700 <__fxstatat@plt+0x3220>
  4066b8:	ldrb	w0, [x22, #20]
  4066bc:	eor	w0, w0, #0x1
  4066c0:	ands	w27, w23, w0
  4066c4:	b.eq	406700 <__fxstatat@plt+0x3220>  // b.none
  4066c8:	ldr	x0, [x22, #32]
  4066cc:	mov	w23, w27
  4066d0:	tst	x0, #0xff000000ff00
  4066d4:	b.eq	406700 <__fxstatat@plt+0x3220>  // b.none
  4066d8:	ldrb	w1, [x22, #37]
  4066dc:	mov	x3, x22
  4066e0:	mov	x0, x19
  4066e4:	mov	w2, #0x0                   	// #0
  4066e8:	bl	405c00 <__fxstatat@plt+0x2720>
  4066ec:	ands	w23, w0, #0xff
  4066f0:	b.ne	406700 <__fxstatat@plt+0x3220>  // b.any
  4066f4:	ldrb	w21, [x22, #38]
  4066f8:	cbnz	w21, 406c58 <__fxstatat@plt+0x3778>
  4066fc:	mov	w23, w27
  406700:	mov	w27, #0x1                   	// #1
  406704:	cbz	w24, 406740 <__fxstatat@plt+0x3260>
  406708:	mov	w27, w24
  40670c:	mov	w24, #0x0                   	// #0
  406710:	ldr	x0, [x22, #64]
  406714:	cbz	x0, 406740 <__fxstatat@plt+0x3260>
  406718:	mov	x1, x19
  40671c:	add	x2, x29, #0x2c0
  406720:	mov	w0, #0x0                   	// #0
  406724:	bl	403310 <__lxstat@plt>
  406728:	cbnz	w0, 406740 <__fxstatat@plt+0x3260>
  40672c:	ldr	x0, [x22, #64]
  406730:	add	x2, x29, #0x2c0
  406734:	mov	x1, x19
  406738:	bl	40aa38 <__fxstatat@plt+0x7558>
  40673c:	nop
  406740:	ldrb	w0, [x22, #23]
  406744:	tst	w23, w0
  406748:	b.ne	40624c <__fxstatat@plt+0x2d6c>  // b.any
  40674c:	cbnz	w25, 40624c <__fxstatat@plt+0x2d6c>
  406750:	ldrb	w0, [x22, #31]
  406754:	cbz	w0, 4067f0 <__fxstatat@plt+0x3310>
  406758:	ldr	x0, [x29, #392]
  40675c:	str	x0, [x29, #704]
  406760:	ldr	x0, [x29, #400]
  406764:	str	x0, [x29, #712]
  406768:	ldr	x0, [x29, #408]
  40676c:	str	x0, [x29, #720]
  406770:	ldr	x0, [x29, #416]
  406774:	str	x0, [x29, #728]
  406778:	ldr	w0, [x29, #248]
  40677c:	add	x1, x29, #0x2c0
  406780:	cbz	w0, 407b84 <__fxstatat@plt+0x46a4>
  406784:	mov	x0, x19
  406788:	bl	410310 <__fxstatat@plt+0xce30>
  40678c:	cbz	w0, 4067f0 <__fxstatat@plt+0x3310>
  406790:	bl	4033f0 <__errno_location@plt>
  406794:	ldr	w0, [x0]
  406798:	cmp	w0, #0x26
  40679c:	b.eq	4067f0 <__fxstatat@plt+0x3310>  // b.none
  4067a0:	bl	4033f0 <__errno_location@plt>
  4067a4:	mov	x3, x0
  4067a8:	mov	w2, #0x5                   	// #5
  4067ac:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  4067b0:	mov	x0, #0x0                   	// #0
  4067b4:	add	x1, x1, #0x500
  4067b8:	ldr	w25, [x3]
  4067bc:	bl	403350 <dcgettext@plt>
  4067c0:	mov	x1, x19
  4067c4:	mov	x23, x0
  4067c8:	mov	w0, #0x4                   	// #4
  4067cc:	bl	40e360 <__fxstatat@plt+0xae80>
  4067d0:	mov	x2, x23
  4067d4:	mov	x3, x0
  4067d8:	mov	w1, w25
  4067dc:	mov	w0, #0x0                   	// #0
  4067e0:	bl	402c90 <error@plt>
  4067e4:	ldrb	w0, [x22, #36]
  4067e8:	cbnz	w0, 406248 <__fxstatat@plt+0x2d68>
  4067ec:	nop
  4067f0:	ldr	w0, [x29, #248]
  4067f4:	cbnz	w0, 40703c <__fxstatat@plt+0x3b5c>
  4067f8:	ldrb	w0, [x22, #29]
  4067fc:	cbz	w0, 406840 <__fxstatat@plt+0x3360>
  406800:	cbnz	w21, 406814 <__fxstatat@plt+0x3334>
  406804:	ldr	x1, [x29, #344]
  406808:	ldr	x0, [x29, #472]
  40680c:	cmp	x1, x0
  406810:	b.eq	406840 <__fxstatat@plt+0x3360>  // b.none
  406814:	add	x5, x29, #0x1d0
  406818:	mov	w4, w21
  40681c:	add	x3, x29, #0x140
  406820:	mov	x1, x19
  406824:	mov	x0, x22
  406828:	mov	w2, #0xffffffff            	// #-1
  40682c:	bl	405dc0 <__fxstatat@plt+0x28e0>
  406830:	cmn	w0, #0x1
  406834:	b.eq	406248 <__fxstatat@plt+0x2d68>  // b.none
  406838:	cbnz	w0, 406840 <__fxstatat@plt+0x3360>
  40683c:	and	w26, w26, #0xfffff1ff
  406840:	ldrb	w0, [x22, #39]
  406844:	cbnz	w0, 407fc8 <__fxstatat@plt+0x4ae8>
  406848:	ldr	x0, [x22, #24]
  40684c:	and	x0, x0, #0xffffffffffffff
  406850:	and	x0, x0, #0xffff0000000000ff
  406854:	cbnz	x0, 407d24 <__fxstatat@plt+0x4844>
  406858:	ldrb	w0, [x22, #43]
  40685c:	cbnz	w0, 407e90 <__fxstatat@plt+0x49b0>
  406860:	ldrb	w0, [x22, #32]
  406864:	and	w0, w21, w0
  406868:	tst	w0, #0xff
  40686c:	b.ne	408118 <__fxstatat@plt+0x4c38>  // b.any
  406870:	ldr	w0, [x29, #220]
  406874:	cbnz	w0, 407438 <__fxstatat@plt+0x3f58>
  406878:	cbz	w24, 40624c <__fxstatat@plt+0x2d6c>
  40687c:	ldr	w0, [x29, #168]
  406880:	ldr	w1, [x29, #220]
  406884:	orr	w1, w0, w1
  406888:	mov	x0, x19
  40688c:	bl	402ea0 <chmod@plt>
  406890:	cbz	w0, 40624c <__fxstatat@plt+0x2d6c>
  406894:	bl	4033f0 <__errno_location@plt>
  406898:	mov	x3, x0
  40689c:	mov	w2, #0x5                   	// #5
  4068a0:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  4068a4:	mov	x0, #0x0                   	// #0
  4068a8:	add	x1, x1, #0x518
  4068ac:	ldr	w20, [x3]
  4068b0:	bl	403350 <dcgettext@plt>
  4068b4:	mov	x1, x19
  4068b8:	mov	x19, x0
  4068bc:	mov	w0, #0x4                   	// #4
  4068c0:	bl	40e360 <__fxstatat@plt+0xae80>
  4068c4:	mov	x2, x19
  4068c8:	mov	x3, x0
  4068cc:	mov	w1, w20
  4068d0:	mov	w0, #0x0                   	// #0
  4068d4:	bl	402c90 <error@plt>
  4068d8:	ldrb	w0, [x22, #36]
  4068dc:	cbz	w0, 40624c <__fxstatat@plt+0x2d6c>
  4068e0:	b	406248 <__fxstatat@plt+0x2d68>
  4068e4:	and	w27, w26, #0xf000
  4068e8:	cmp	w27, #0x4, lsl #12
  4068ec:	b.eq	406b20 <__fxstatat@plt+0x3640>  // b.none
  4068f0:	mov	x4, x22
  4068f4:	mov	w3, w21
  4068f8:	mov	w2, w26
  4068fc:	mov	x1, x19
  406900:	mov	x0, x20
  406904:	bl	405b20 <__fxstatat@plt+0x2640>
  406908:	str	wzr, [x29, #220]
  40690c:	tst	w0, #0xff
  406910:	b.ne	406634 <__fxstatat@plt+0x3154>  // b.any
  406914:	b	406248 <__fxstatat@plt+0x2d68>
  406918:	bl	403310 <__lxstat@plt>
  40691c:	cmp	w0, #0x0
  406920:	cset	w0, ne  // ne = any
  406924:	cbz	w0, 4060b8 <__fxstatat@plt+0x2bd8>
  406928:	bl	4033f0 <__errno_location@plt>
  40692c:	mov	x3, x0
  406930:	mov	w2, #0x5                   	// #5
  406934:	adrp	x1, 413000 <__fxstatat@plt+0xfb20>
  406938:	mov	x0, #0x0                   	// #0
  40693c:	add	x1, x1, #0x700
  406940:	ldr	w20, [x3]
  406944:	bl	403350 <dcgettext@plt>
  406948:	mov	x1, x25
  40694c:	mov	x19, x0
  406950:	mov	w0, #0x4                   	// #4
  406954:	bl	40e360 <__fxstatat@plt+0xae80>
  406958:	mov	w27, #0x0                   	// #0
  40695c:	mov	x3, x0
  406960:	mov	x2, x19
  406964:	mov	w1, w20
  406968:	mov	w0, #0x0                   	// #0
  40696c:	bl	402c90 <error@plt>
  406970:	b	40624c <__fxstatat@plt+0x2d6c>
  406974:	ldrb	w27, [x22, #42]
  406978:	cbnz	w27, 4060c8 <__fxstatat@plt+0x2be8>
  40697c:	ldrb	w0, [x22, #25]
  406980:	cbnz	w0, 407794 <__fxstatat@plt+0x42b4>
  406984:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  406988:	mov	w2, #0x5                   	// #5
  40698c:	add	x1, x1, #0xfe0
  406990:	mov	x0, #0x0                   	// #0
  406994:	bl	403350 <dcgettext@plt>
  406998:	mov	x19, x0
  40699c:	mov	x1, x20
  4069a0:	mov	w0, #0x4                   	// #4
  4069a4:	bl	40e360 <__fxstatat@plt+0xae80>
  4069a8:	mov	x3, x0
  4069ac:	mov	x2, x19
  4069b0:	mov	w1, #0x0                   	// #0
  4069b4:	mov	w0, #0x0                   	// #0
  4069b8:	bl	402c90 <error@plt>
  4069bc:	b	40624c <__fxstatat@plt+0x2d6c>
  4069c0:	ldrb	w0, [x22, #46]
  4069c4:	cbz	w0, 40712c <__fxstatat@plt+0x3c4c>
  4069c8:	and	w0, w26, #0xf000
  4069cc:	cmp	w0, #0x4, lsl #12
  4069d0:	b.eq	4063d0 <__fxstatat@plt+0x2ef0>  // b.none
  4069d4:	mov	x2, x28
  4069d8:	mov	x1, x19
  4069dc:	mov	x0, x20
  4069e0:	bl	4052b0 <__fxstatat@plt+0x1dd0>
  4069e4:	b	4063d0 <__fxstatat@plt+0x2ef0>
  4069e8:	mov	x2, x28
  4069ec:	mov	x1, x20
  4069f0:	bl	40aac0 <__fxstatat@plt+0x75e0>
  4069f4:	ands	w27, w0, #0xff
  4069f8:	b.ne	407bbc <__fxstatat@plt+0x46dc>  // b.any
  4069fc:	ldr	x0, [x22, #72]
  406a00:	b	4060f0 <__fxstatat@plt+0x2c10>
  406a04:	ldrb	w5, [x22, #24]
  406a08:	mov	w4, #0x100                 	// #256
  406a0c:	cbnz	w5, 406158 <__fxstatat@plt+0x2c78>
  406a10:	ldrb	w5, [x22, #44]
  406a14:	cbnz	w5, 406158 <__fxstatat@plt+0x2c78>
  406a18:	ldrb	w5, [x22, #23]
  406a1c:	cbnz	w5, 406158 <__fxstatat@plt+0x2c78>
  406a20:	ldr	w0, [x22]
  406a24:	mov	w5, #0x1                   	// #1
  406a28:	cbnz	w0, 406158 <__fxstatat@plt+0x2c78>
  406a2c:	ldrb	w5, [x22, #21]
  406a30:	cmp	w5, #0x0
  406a34:	cset	w4, ne  // ne = any
  406a38:	lsl	w4, w4, #8
  406a3c:	b	406158 <__fxstatat@plt+0x2c78>
  406a40:	ldr	w0, [x22, #8]
  406a44:	cmp	w0, #0x2
  406a48:	b.ne	406124 <__fxstatat@plt+0x2c44>  // b.any
  406a4c:	mov	w4, #0x0                   	// #0
  406a50:	mov	w5, #0x0                   	// #0
  406a54:	b	4061a8 <__fxstatat@plt+0x2cc8>
  406a58:	ldrb	w0, [x22, #24]
  406a5c:	cbnz	w0, 406f48 <__fxstatat@plt+0x3a68>
  406a60:	and	w0, w26, #0xf000
  406a64:	cmp	w0, #0x4, lsl #12
  406a68:	b.eq	406a80 <__fxstatat@plt+0x35a0>  // b.none
  406a6c:	ldr	w0, [x22, #8]
  406a70:	cmp	w0, #0x2
  406a74:	b.eq	4065c8 <__fxstatat@plt+0x30e8>  // b.none
  406a78:	cmp	w0, #0x3
  406a7c:	b.eq	4073c4 <__fxstatat@plt+0x3ee4>  // b.none
  406a80:	cbnz	w21, 4065c8 <__fxstatat@plt+0x30e8>
  406a84:	ldr	w0, [x29, #464]
  406a88:	and	w21, w26, #0xf000
  406a8c:	and	w1, w0, #0xf000
  406a90:	cmp	w1, #0x4, lsl #12
  406a94:	b.eq	4076f8 <__fxstatat@plt+0x4218>  // b.none
  406a98:	cmp	w21, #0x4, lsl #12
  406a9c:	b.eq	407150 <__fxstatat@plt+0x3c70>  // b.none
  406aa0:	ldr	w28, [x22]
  406aa4:	cbz	w24, 406aec <__fxstatat@plt+0x360c>
  406aa8:	cmp	w28, #0x3
  406aac:	b.eq	407bd0 <__fxstatat@plt+0x46f0>  // b.none
  406ab0:	ldr	x0, [x22, #64]
  406ab4:	add	x2, x29, #0x1c0
  406ab8:	mov	x1, x19
  406abc:	stp	w4, w5, [x29, #220]
  406ac0:	bl	40aac0 <__fxstatat@plt+0x75e0>
  406ac4:	tst	w0, #0xff
  406ac8:	ldp	w4, w5, [x29, #220]
  406acc:	b.ne	408360 <__fxstatat@plt+0x4e80>  // b.any
  406ad0:	cmp	w21, #0x4, lsl #12
  406ad4:	b.eq	406ae8 <__fxstatat@plt+0x3608>  // b.none
  406ad8:	ldr	w0, [x29, #464]
  406adc:	and	w1, w0, #0xf000
  406ae0:	cmp	w1, #0x4, lsl #12
  406ae4:	b.eq	407700 <__fxstatat@plt+0x4220>  // b.none
  406ae8:	ldr	w28, [x22]
  406aec:	ldrb	w9, [x22, #24]
  406af0:	cbnz	w9, 407c0c <__fxstatat@plt+0x472c>
  406af4:	cbnz	w28, 407bd8 <__fxstatat@plt+0x46f8>
  406af8:	ldr	w0, [x29, #464]
  406afc:	and	w0, w0, #0xf000
  406b00:	cmp	w0, #0x4, lsl #12
  406b04:	cset	w0, eq  // eq = none
  406b08:	orr	w27, w9, w0
  406b0c:	cbz	w27, 407c80 <__fxstatat@plt+0x47a0>
  406b10:	mov	w21, w4
  406b14:	mov	w23, #0x11                  	// #17
  406b18:	mov	x28, #0x0                   	// #0
  406b1c:	b	406320 <__fxstatat@plt+0x2e40>
  406b20:	mov	x4, x22
  406b24:	mov	w3, w21
  406b28:	mov	w2, w26
  406b2c:	mov	x1, x19
  406b30:	mov	x0, x20
  406b34:	bl	405b20 <__fxstatat@plt+0x2640>
  406b38:	tst	w0, #0xff
  406b3c:	b.eq	406248 <__fxstatat@plt+0x2d68>  // b.none
  406b40:	mov	w0, #0x12                  	// #18
  406b44:	and	w0, w23, w0
  406b48:	str	w0, [x29, #220]
  406b4c:	ldr	x0, [x29, #248]
  406b50:	ldp	x3, x2, [x29, #320]
  406b54:	cbnz	x0, 406b64 <__fxstatat@plt+0x3684>
  406b58:	b	406cd0 <__fxstatat@plt+0x37f0>
  406b5c:	ldr	x0, [x0]
  406b60:	cbz	x0, 406cd0 <__fxstatat@plt+0x37f0>
  406b64:	ldr	x1, [x0, #8]
  406b68:	cmp	x1, x2
  406b6c:	b.ne	406b5c <__fxstatat@plt+0x367c>  // b.any
  406b70:	ldr	x1, [x0, #16]
  406b74:	cmp	x1, x3
  406b78:	b.ne	406b5c <__fxstatat@plt+0x367c>  // b.any
  406b7c:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  406b80:	add	x1, x1, #0x5f8
  406b84:	mov	w2, #0x5                   	// #5
  406b88:	mov	x0, #0x0                   	// #0
  406b8c:	bl	403350 <dcgettext@plt>
  406b90:	mov	x21, x0
  406b94:	mov	x1, x20
  406b98:	mov	w0, #0x4                   	// #4
  406b9c:	bl	40e360 <__fxstatat@plt+0xae80>
  406ba0:	mov	x3, x0
  406ba4:	mov	x2, x21
  406ba8:	mov	w1, #0x0                   	// #0
  406bac:	mov	w0, #0x0                   	// #0
  406bb0:	bl	402c90 <error@plt>
  406bb4:	b	406c58 <__fxstatat@plt+0x3778>
  406bb8:	ldrb	w0, [x22, #23]
  406bbc:	cbnz	w0, 406ffc <__fxstatat@plt+0x3b1c>
  406bc0:	cmp	w27, #0x8, lsl #12
  406bc4:	b.eq	4079e8 <__fxstatat@plt+0x4508>  // b.none
  406bc8:	cmp	w27, #0xa, lsl #12
  406bcc:	ldrb	w0, [x22, #20]
  406bd0:	cset	w1, ne  // ne = any
  406bd4:	ands	w25, w1, w0
  406bd8:	b.ne	4079e8 <__fxstatat@plt+0x4508>  // b.any
  406bdc:	cmp	w27, #0x1, lsl #12
  406be0:	b.eq	408148 <__fxstatat@plt+0x4c68>  // b.none
  406be4:	and	w0, w27, #0xffffbfff
  406be8:	mov	w1, #0xc000                	// #49152
  406bec:	cmp	w0, #0x2, lsl #12
  406bf0:	ccmp	w27, w1, #0x4, ne  // ne = any
  406bf4:	b.ne	407ef0 <__fxstatat@plt+0x4a10>  // b.any
  406bf8:	ldr	x2, [x29, #352]
  406bfc:	ldr	w0, [x29, #220]
  406c00:	bic	w1, w26, w0
  406c04:	mov	x0, x19
  406c08:	bl	411890 <__fxstatat@plt+0xe3b0>
  406c0c:	cbz	w0, 4066ac <__fxstatat@plt+0x31cc>
  406c10:	bl	4033f0 <__errno_location@plt>
  406c14:	mov	x3, x0
  406c18:	mov	w2, #0x5                   	// #5
  406c1c:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  406c20:	mov	x0, #0x0                   	// #0
  406c24:	add	x1, x1, #0x568
  406c28:	ldr	w21, [x3]
  406c2c:	bl	403350 <dcgettext@plt>
  406c30:	mov	x1, x19
  406c34:	nop
  406c38:	mov	x20, x0
  406c3c:	mov	w0, #0x4                   	// #4
  406c40:	bl	40e360 <__fxstatat@plt+0xae80>
  406c44:	mov	x3, x0
  406c48:	mov	x2, x20
  406c4c:	mov	w1, w21
  406c50:	mov	w0, #0x0                   	// #0
  406c54:	bl	402c90 <error@plt>
  406c58:	ldrb	w0, [x22, #37]
  406c5c:	cbnz	w0, 408cfc <__fxstatat@plt+0x581c>
  406c60:	ldr	x0, [x29, #224]
  406c64:	cbnz	x0, 4064a0 <__fxstatat@plt+0x2fc0>
  406c68:	ldp	x1, x0, [x29, #320]
  406c6c:	bl	4094f0 <__fxstatat@plt+0x6010>
  406c70:	b	4064a0 <__fxstatat@plt+0x2fc0>
  406c74:	bl	4033f0 <__errno_location@plt>
  406c78:	ldr	w23, [x0]
  406c7c:	b	40606c <__fxstatat@plt+0x2b8c>
  406c80:	ldrb	w0, [x22, #22]
  406c84:	cbz	w0, 406c90 <__fxstatat@plt+0x37b0>
  406c88:	mov	w4, #0x0                   	// #0
  406c8c:	b	406308 <__fxstatat@plt+0x2e28>
  406c90:	mov	w2, #0x5                   	// #5
  406c94:	adrp	x1, 413000 <__fxstatat@plt+0xfb20>
  406c98:	mov	x0, #0x0                   	// #0
  406c9c:	add	x1, x1, #0x700
  406ca0:	bl	403350 <dcgettext@plt>
  406ca4:	mov	x20, x0
  406ca8:	mov	x1, x19
  406cac:	mov	w0, #0x4                   	// #4
  406cb0:	bl	40e360 <__fxstatat@plt+0xae80>
  406cb4:	mov	w27, #0x0                   	// #0
  406cb8:	mov	x3, x0
  406cbc:	mov	x2, x20
  406cc0:	mov	w1, w28
  406cc4:	mov	w0, #0x0                   	// #0
  406cc8:	bl	402c90 <error@plt>
  406ccc:	b	40624c <__fxstatat@plt+0x2d6c>
  406cd0:	sub	sp, sp, #0x20
  406cd4:	ldr	x1, [x29, #248]
  406cd8:	add	x0, sp, #0x20
  406cdc:	stp	x1, x2, [sp, #32]
  406ce0:	str	x3, [sp, #48]
  406ce4:	str	x0, [x29, #200]
  406ce8:	cbnz	w21, 406cfc <__fxstatat@plt+0x381c>
  406cec:	ldr	w0, [x29, #464]
  406cf0:	and	w0, w0, #0xf000
  406cf4:	cmp	w0, #0x4, lsl #12
  406cf8:	b.eq	407ce4 <__fxstatat@plt+0x4804>  // b.none
  406cfc:	ldr	w0, [x29, #220]
  406d00:	bic	w1, w23, w0
  406d04:	mov	x0, x19
  406d08:	bl	403480 <mkdir@plt>
  406d0c:	cbnz	w0, 407b94 <__fxstatat@plt+0x46b4>
  406d10:	add	x2, x29, #0x1c0
  406d14:	mov	x1, x19
  406d18:	bl	403310 <__lxstat@plt>
  406d1c:	cbnz	w0, 40801c <__fxstatat@plt+0x4b3c>
  406d20:	ldr	w0, [x29, #464]
  406d24:	str	wzr, [x29, #216]
  406d28:	and	w1, w0, #0x1c0
  406d2c:	cmp	w1, #0x1c0
  406d30:	b.eq	406d50 <__fxstatat@plt+0x3870>  // b.none
  406d34:	mov	w2, #0x1                   	// #1
  406d38:	orr	w1, w0, #0x1c0
  406d3c:	str	w0, [x29, #168]
  406d40:	mov	x0, x19
  406d44:	str	w2, [x29, #216]
  406d48:	bl	402ea0 <chmod@plt>
  406d4c:	cbnz	w0, 408370 <__fxstatat@plt+0x4e90>
  406d50:	ldr	x0, [x29, #240]
  406d54:	ldrb	w0, [x0]
  406d58:	cbz	w0, 407eb4 <__fxstatat@plt+0x49d4>
  406d5c:	ldrb	w0, [x22, #46]
  406d60:	cbz	w0, 406da0 <__fxstatat@plt+0x38c0>
  406d64:	ldrb	w0, [x22, #24]
  406d68:	cbz	w0, 408044 <__fxstatat@plt+0x4b64>
  406d6c:	mov	w2, #0x5                   	// #5
  406d70:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  406d74:	mov	x0, #0x0                   	// #0
  406d78:	add	x1, x1, #0x380
  406d7c:	bl	403350 <dcgettext@plt>
  406d80:	mov	x23, x0
  406d84:	mov	x1, x19
  406d88:	mov	w0, #0x4                   	// #4
  406d8c:	bl	40e360 <__fxstatat@plt+0xae80>
  406d90:	mov	x2, x0
  406d94:	mov	x1, x23
  406d98:	mov	w0, #0x1                   	// #1
  406d9c:	bl	402f20 <__printf_chk@plt>
  406da0:	ldr	x1, [x29, #232]
  406da4:	ldrb	w0, [x22, #28]
  406da8:	cmp	x1, #0x0
  406dac:	cset	w9, ne  // ne = any
  406db0:	ands	w27, w9, w0
  406db4:	b.ne	407b70 <__fxstatat@plt+0x4690>  // b.any
  406db8:	add	x8, x29, #0x2a0
  406dbc:	mov	x0, x20
  406dc0:	ldp	x4, x5, [x22]
  406dc4:	mov	w1, #0x2                   	// #2
  406dc8:	ldp	x2, x3, [x22, #16]
  406dcc:	stp	x4, x5, [x8, #32]
  406dd0:	stp	x2, x3, [x8, #48]
  406dd4:	ldp	x6, x7, [x22, #32]
  406dd8:	stp	x6, x7, [x8, #64]
  406ddc:	ldp	x4, x5, [x22, #48]
  406de0:	stp	x4, x5, [x8, #80]
  406de4:	ldp	x2, x3, [x22, #64]
  406de8:	stp	x2, x3, [x8, #96]
  406dec:	bl	40ed78 <__fxstatat@plt+0xb898>
  406df0:	str	x0, [x29, #192]
  406df4:	cbz	x0, 408398 <__fxstatat@plt+0x4eb8>
  406df8:	ldr	w0, [x22, #4]
  406dfc:	cmp	w0, #0x3
  406e00:	b.ne	406e0c <__fxstatat@plt+0x392c>  // b.any
  406e04:	mov	w0, #0x2                   	// #2
  406e08:	str	w0, [x29, #708]
  406e0c:	ldr	x0, [x29, #192]
  406e10:	mov	w23, #0x0                   	// #0
  406e14:	mov	w27, #0x1                   	// #1
  406e18:	ldrb	w0, [x0]
  406e1c:	cbz	w0, 406f20 <__fxstatat@plt+0x3a40>
  406e20:	add	x0, x29, #0x240
  406e24:	str	x0, [x29, #224]
  406e28:	add	x0, x29, #0x2c0
  406e2c:	str	x0, [x29, #208]
  406e30:	add	x0, x29, #0x110
  406e34:	add	x28, x29, #0x140
  406e38:	mov	w27, #0x1                   	// #1
  406e3c:	str	w24, [x29, #172]
  406e40:	str	x22, [x29, #176]
  406e44:	str	w26, [x29, #184]
  406e48:	str	x0, [x29, #232]
  406e4c:	mov	w0, #0x0                   	// #0
  406e50:	mov	w22, w0
  406e54:	str	w21, [x29, #248]
  406e58:	ldr	x23, [x29, #192]
  406e5c:	ldr	x25, [x29, #240]
  406e60:	ldr	x21, [x29, #832]
  406e64:	b	406e88 <__fxstatat@plt+0x39a8>
  406e68:	ldrb	w1, [x29, #576]
  406e6c:	mov	x0, x23
  406e70:	orr	w22, w1, w22
  406e74:	bl	402c50 <strlen@plt>
  406e78:	add	x0, x0, #0x1
  406e7c:	add	x23, x23, x0
  406e80:	ldrb	w0, [x23]
  406e84:	cbz	w0, 406f0c <__fxstatat@plt+0x3a2c>
  406e88:	mov	x1, x23
  406e8c:	mov	x2, #0x0                   	// #0
  406e90:	mov	x0, x20
  406e94:	bl	40ac70 <__fxstatat@plt+0x7790>
  406e98:	mov	x1, x23
  406e9c:	mov	x24, x0
  406ea0:	mov	x2, #0x0                   	// #0
  406ea4:	mov	x0, x19
  406ea8:	bl	40ac70 <__fxstatat@plt+0x7790>
  406eac:	mov	x26, x0
  406eb0:	ldp	x7, x1, [x29, #224]
  406eb4:	stp	x1, xzr, [sp]
  406eb8:	mov	w6, #0x0                   	// #0
  406ebc:	ldp	x4, x5, [x29, #200]
  406ec0:	mov	x1, x26
  406ec4:	ldrb	w2, [x25]
  406ec8:	mov	x3, x28
  406ecc:	strb	w2, [x29, #576]
  406ed0:	mov	x0, x24
  406ed4:	ldrb	w2, [x29, #248]
  406ed8:	bl	406018 <__fxstatat@plt+0x2b38>
  406edc:	and	w3, w0, #0xff
  406ee0:	ldrb	w4, [x29, #272]
  406ee4:	mov	x0, x26
  406ee8:	ldrb	w2, [x21]
  406eec:	and	w27, w27, w3
  406ef0:	orr	w2, w2, w4
  406ef4:	strb	w2, [x21]
  406ef8:	bl	4031b0 <free@plt>
  406efc:	mov	x0, x24
  406f00:	bl	4031b0 <free@plt>
  406f04:	ldrb	w0, [x29, #272]
  406f08:	cbz	w0, 406e68 <__fxstatat@plt+0x3988>
  406f0c:	mov	w23, w22
  406f10:	ldr	w24, [x29, #172]
  406f14:	ldr	w26, [x29, #184]
  406f18:	ldr	w21, [x29, #248]
  406f1c:	ldr	x22, [x29, #176]
  406f20:	ldr	x0, [x29, #192]
  406f24:	bl	4031b0 <free@plt>
  406f28:	ldr	x0, [x29, #240]
  406f2c:	strb	w23, [x0]
  406f30:	cbnz	w24, 4079d4 <__fxstatat@plt+0x44f4>
  406f34:	ldr	w24, [x29, #216]
  406f38:	str	wzr, [x29, #248]
  406f3c:	b	406750 <__fxstatat@plt+0x3270>
  406f40:	ldrb	w0, [x22, #24]
  406f44:	cbz	w0, 406a6c <__fxstatat@plt+0x358c>
  406f48:	ldr	w0, [x22, #8]
  406f4c:	cmp	w0, #0x2
  406f50:	b.eq	406fa8 <__fxstatat@plt+0x3ac8>  // b.none
  406f54:	cmp	w0, #0x3
  406f58:	b.eq	406f88 <__fxstatat@plt+0x3aa8>  // b.none
  406f5c:	cmp	w0, #0x4
  406f60:	b.ne	406a80 <__fxstatat@plt+0x35a0>  // b.any
  406f64:	ldrb	w0, [x22, #47]
  406f68:	cbz	w0, 406a80 <__fxstatat@plt+0x35a0>
  406f6c:	ldr	w1, [x29, #464]
  406f70:	mov	x0, x19
  406f74:	stp	w4, w5, [x29, #220]
  406f78:	bl	404ec0 <__fxstatat@plt+0x19e0>
  406f7c:	tst	w0, #0xff
  406f80:	ldp	w4, w5, [x29, #220]
  406f84:	b.ne	406a80 <__fxstatat@plt+0x35a0>  // b.any
  406f88:	add	x2, x29, #0x1d0
  406f8c:	mov	x1, x19
  406f90:	mov	x0, x22
  406f94:	stp	w4, w5, [x29, #220]
  406f98:	bl	4054a0 <__fxstatat@plt+0x1fc0>
  406f9c:	tst	w0, #0xff
  406fa0:	ldp	w4, w5, [x29, #220]
  406fa4:	b.ne	406a80 <__fxstatat@plt+0x35a0>  // b.any
  406fa8:	ldr	x0, [x29, #840]
  406fac:	cbz	x0, 4065c8 <__fxstatat@plt+0x30e8>
  406fb0:	ldr	x1, [x29, #840]
  406fb4:	mov	w0, #0x1                   	// #1
  406fb8:	mov	w27, #0x1                   	// #1
  406fbc:	strb	w0, [x1]
  406fc0:	b	40624c <__fxstatat@plt+0x2d6c>
  406fc4:	ldrb	w2, [x22, #23]
  406fc8:	str	xzr, [x29, #224]
  406fcc:	cbnz	w2, 406534 <__fxstatat@plt+0x3054>
  406fd0:	cmp	w1, #0x1
  406fd4:	b.hi	4073ec <__fxstatat@plt+0x3f0c>  // b.pmore
  406fd8:	ldr	w1, [x22, #4]
  406fdc:	cbz	w24, 406fe8 <__fxstatat@plt+0x3b08>
  406fe0:	cmp	w1, #0x3
  406fe4:	b.eq	4073ec <__fxstatat@plt+0x3f0c>  // b.none
  406fe8:	str	xzr, [x29, #224]
  406fec:	cmp	w1, #0x4
  406ff0:	b.eq	4073ec <__fxstatat@plt+0x3f0c>  // b.none
  406ff4:	cbnz	w0, 406534 <__fxstatat@plt+0x3054>
  406ff8:	b	4065e4 <__fxstatat@plt+0x3104>
  406ffc:	ldrb	w2, [x22, #22]
  407000:	cbnz	w2, 407010 <__fxstatat@plt+0x3b30>
  407004:	ldr	w0, [x22, #8]
  407008:	cmp	w0, #0x3
  40700c:	cset	w2, eq  // eq = none
  407010:	mov	w4, w25
  407014:	mov	x1, x19
  407018:	mov	x0, x20
  40701c:	mov	w3, #0x0                   	// #0
  407020:	mov	w25, #0x0                   	// #0
  407024:	bl	405378 <__fxstatat@plt+0x1e98>
  407028:	tst	w0, #0xff
  40702c:	b.ne	4066ac <__fxstatat@plt+0x31cc>  // b.any
  407030:	b	406c58 <__fxstatat@plt+0x3778>
  407034:	ldr	w1, [x29, #340]
  407038:	b	406fd0 <__fxstatat@plt+0x3af0>
  40703c:	ldrb	w0, [x22, #39]
  407040:	cbz	w0, 40624c <__fxstatat@plt+0x2d6c>
  407044:	mov	w3, #0xffffffff            	// #-1
  407048:	mov	x2, x19
  40704c:	mov	x0, x20
  407050:	mov	x4, x22
  407054:	mov	w1, w3
  407058:	bl	405050 <__fxstatat@plt+0x1b70>
  40705c:	tst	w0, #0xff
  407060:	b.ne	40624c <__fxstatat@plt+0x2d6c>  // b.any
  407064:	ldrb	w0, [x22, #40]
  407068:	cbnz	w0, 406248 <__fxstatat@plt+0x2d68>
  40706c:	b	40624c <__fxstatat@plt+0x2d6c>
  407070:	mov	w1, #0x0                   	// #0
  407074:	mov	w28, #0x0                   	// #0
  407078:	ldr	w0, [x29, #336]
  40707c:	and	w0, w0, #0xf000
  407080:	cmp	w0, #0xa, lsl #12
  407084:	b.eq	407d44 <__fxstatat@plt+0x4864>  // b.none
  407088:	add	x28, x29, #0x1c0
  40708c:	add	x23, x29, #0x140
  407090:	ldr	w0, [x22]
  407094:	cbz	w0, 407810 <__fxstatat@plt+0x4330>
  407098:	cbnz	w1, 4080f0 <__fxstatat@plt+0x4c10>
  40709c:	ldrb	w0, [x22, #24]
  4070a0:	cbnz	w0, 407630 <__fxstatat@plt+0x4150>
  4070a4:	ldr	w0, [x22, #4]
  4070a8:	cmp	w0, #0x2
  4070ac:	b.eq	407630 <__fxstatat@plt+0x4150>  // b.none
  4070b0:	ldr	w0, [x23, #16]
  4070b4:	and	w0, w0, #0xf000
  4070b8:	cmp	w0, #0xa, lsl #12
  4070bc:	b.ne	407630 <__fxstatat@plt+0x4150>  // b.any
  4070c0:	ldr	w0, [x28, #16]
  4070c4:	and	w0, w0, #0xf000
  4070c8:	cmp	w0, #0xa, lsl #12
  4070cc:	b.eq	407630 <__fxstatat@plt+0x4150>  // b.none
  4070d0:	mov	w2, #0x5                   	// #5
  4070d4:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  4070d8:	mov	x0, #0x0                   	// #0
  4070dc:	add	x1, x1, #0x58
  4070e0:	bl	403350 <dcgettext@plt>
  4070e4:	mov	x21, x0
  4070e8:	mov	x2, x20
  4070ec:	mov	w1, #0x4                   	// #4
  4070f0:	mov	w0, #0x0                   	// #0
  4070f4:	bl	40e2d0 <__fxstatat@plt+0xadf0>
  4070f8:	mov	x2, x19
  4070fc:	mov	x20, x0
  407100:	mov	w1, #0x4                   	// #4
  407104:	mov	w0, #0x1                   	// #1
  407108:	bl	40e2d0 <__fxstatat@plt+0xadf0>
  40710c:	mov	x4, x0
  407110:	mov	x3, x20
  407114:	mov	x2, x21
  407118:	mov	w1, #0x0                   	// #0
  40711c:	mov	w0, #0x0                   	// #0
  407120:	mov	w27, #0x0                   	// #0
  407124:	bl	402c90 <error@plt>
  407128:	b	40624c <__fxstatat@plt+0x2d6c>
  40712c:	str	xzr, [x29, #224]
  407130:	cbz	w23, 4065e4 <__fxstatat@plt+0x3104>
  407134:	b	4063d4 <__fxstatat@plt+0x2ef4>
  407138:	mov	x2, x1
  40713c:	mov	x1, x0
  407140:	mov	x0, x19
  407144:	bl	409578 <__fxstatat@plt+0x6098>
  407148:	str	x0, [x29, #224]
  40714c:	b	4063f8 <__fxstatat@plt+0x2f18>
  407150:	ldrb	w1, [x22, #24]
  407154:	cbz	w1, 407d94 <__fxstatat@plt+0x48b4>
  407158:	ldr	w28, [x22]
  40715c:	cbz	w28, 407d94 <__fxstatat@plt+0x48b4>
  407160:	cbnz	w24, 406aa8 <__fxstatat@plt+0x35c8>
  407164:	ldr	w1, [x29, #336]
  407168:	and	w1, w1, #0xf000
  40716c:	cmp	w1, #0x4, lsl #12
  407170:	b.eq	407c28 <__fxstatat@plt+0x4748>  // b.none
  407174:	mov	x0, x20
  407178:	stp	w4, w5, [x29, #220]
  40717c:	bl	40a910 <__fxstatat@plt+0x7430>
  407180:	mov	x27, x0
  407184:	ldrb	w0, [x0]
  407188:	ldp	w4, w5, [x29, #220]
  40718c:	cmp	w0, #0x2e
  407190:	b.eq	407ff4 <__fxstatat@plt+0x4b14>  // b.none
  407194:	cmp	w28, #0x3
  407198:	b.eq	407298 <__fxstatat@plt+0x3db8>  // b.none
  40719c:	mov	x0, x27
  4071a0:	str	w5, [x29, #220]
  4071a4:	bl	402c50 <strlen@plt>
  4071a8:	mov	x6, x0
  4071ac:	mov	x0, x19
  4071b0:	str	x6, [x29, #224]
  4071b4:	bl	40a910 <__fxstatat@plt+0x7430>
  4071b8:	str	x0, [x29, #208]
  4071bc:	bl	402c50 <strlen@plt>
  4071c0:	mov	x21, x0
  4071c4:	adrp	x1, 42c000 <__progname@@GLIBC_2.17+0x1aa8>
  4071c8:	ldr	x23, [x1, #2488]
  4071cc:	mov	x0, x23
  4071d0:	bl	402c50 <strlen@plt>
  4071d4:	ldr	x6, [x29, #224]
  4071d8:	mov	x3, x0
  4071dc:	str	x3, [x29, #200]
  4071e0:	add	x0, x21, x0
  4071e4:	ldr	w5, [x29, #220]
  4071e8:	cmp	x6, x0
  4071ec:	b.ne	407298 <__fxstatat@plt+0x3db8>  // b.any
  4071f0:	ldr	x1, [x29, #208]
  4071f4:	mov	x2, x21
  4071f8:	mov	x0, x27
  4071fc:	str	w5, [x29, #224]
  407200:	bl	4030e0 <memcmp@plt>
  407204:	ldr	w5, [x29, #224]
  407208:	cbnz	w0, 407298 <__fxstatat@plt+0x3db8>
  40720c:	mov	x1, x23
  407210:	add	x0, x27, x21
  407214:	str	w5, [x29, #224]
  407218:	bl	403130 <strcmp@plt>
  40721c:	ldr	w5, [x29, #224]
  407220:	cbnz	w0, 407298 <__fxstatat@plt+0x3db8>
  407224:	mov	x0, x19
  407228:	str	w5, [x29, #224]
  40722c:	bl	402c50 <strlen@plt>
  407230:	mov	x28, x0
  407234:	ldr	x3, [x29, #200]
  407238:	add	x4, x3, #0x1
  40723c:	add	x0, x4, x0
  407240:	bl	410bd8 <__fxstatat@plt+0xd6f8>
  407244:	mov	x2, x28
  407248:	mov	x1, x19
  40724c:	mov	x28, x0
  407250:	bl	403210 <mempcpy@plt>
  407254:	adrp	x1, 42c000 <__progname@@GLIBC_2.17+0x1aa8>
  407258:	ldr	x1, [x1, #2488]
  40725c:	bl	4032d0 <strcpy@plt>
  407260:	mov	x1, x28
  407264:	add	x2, x29, #0x2c0
  407268:	mov	w0, #0x0                   	// #0
  40726c:	bl	403420 <__xstat@plt>
  407270:	mov	w21, w0
  407274:	mov	x0, x28
  407278:	bl	4031b0 <free@plt>
  40727c:	ldr	w5, [x29, #224]
  407280:	cbnz	w21, 407294 <__fxstatat@plt+0x3db4>
  407284:	ldr	x1, [x29, #328]
  407288:	ldr	x0, [x29, #712]
  40728c:	cmp	x1, x0
  407290:	b.eq	407474 <__fxstatat@plt+0x3f94>  // b.none
  407294:	ldr	w28, [x22]
  407298:	mov	w2, w28
  40729c:	mov	x1, x19
  4072a0:	mov	w0, #0xffffff9c            	// #-100
  4072a4:	str	w5, [x29, #224]
  4072a8:	bl	40a4e8 <__fxstatat@plt+0x7008>
  4072ac:	mov	x28, x0
  4072b0:	ldr	w5, [x29, #224]
  4072b4:	str	w5, [x29, #224]
  4072b8:	cbz	x0, 407e34 <__fxstatat@plt+0x4954>
  4072bc:	bl	402c50 <strlen@plt>
  4072c0:	add	x3, x0, #0x10
  4072c4:	and	x3, x3, #0xfffffffffffffff0
  4072c8:	mov	x1, x28
  4072cc:	sub	sp, sp, x3
  4072d0:	add	x2, x0, #0x1
  4072d4:	add	x0, sp, #0x20
  4072d8:	mov	w21, #0x1                   	// #1
  4072dc:	bl	402c10 <memcpy@plt>
  4072e0:	mov	x1, x0
  4072e4:	mov	x0, x28
  4072e8:	mov	x28, x1
  4072ec:	mov	w23, #0x11                  	// #17
  4072f0:	bl	4031b0 <free@plt>
  4072f4:	ldr	w5, [x29, #224]
  4072f8:	b	406320 <__fxstatat@plt+0x2e40>
  4072fc:	mov	w2, #0x5                   	// #5
  407300:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  407304:	mov	x0, #0x0                   	// #0
  407308:	add	x1, x1, #0x358
  40730c:	bl	403350 <dcgettext@plt>
  407310:	mov	x1, x0
  407314:	mov	w0, #0x1                   	// #1
  407318:	bl	402f20 <__printf_chk@plt>
  40731c:	mov	x2, x28
  407320:	mov	x1, x19
  407324:	mov	x0, x20
  407328:	bl	4052b0 <__fxstatat@plt+0x1dd0>
  40732c:	b	4065e4 <__fxstatat@plt+0x3104>
  407330:	add	x0, x29, #0x2c0
  407334:	mov	x1, x19
  407338:	mov	x2, x0
  40733c:	str	x0, [x29, #208]
  407340:	mov	w0, #0x0                   	// #0
  407344:	bl	403310 <__lxstat@plt>
  407348:	cbnz	w0, 4063c0 <__fxstatat@plt+0x2ee0>
  40734c:	ldr	x2, [x29, #208]
  407350:	b	406344 <__fxstatat@plt+0x2e64>
  407354:	mov	w2, #0x5                   	// #5
  407358:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  40735c:	mov	x0, #0x0                   	// #0
  407360:	add	x1, x1, #0x3b8
  407364:	bl	403350 <dcgettext@plt>
  407368:	mov	x21, x0
  40736c:	mov	x2, x19
  407370:	mov	w1, #0x4                   	// #4
  407374:	mov	w0, #0x0                   	// #0
  407378:	bl	40e2d0 <__fxstatat@plt+0xadf0>
  40737c:	mov	x2, x20
  407380:	mov	x24, x0
  407384:	mov	w1, #0x4                   	// #4
  407388:	mov	w0, #0x1                   	// #1
  40738c:	bl	40e2d0 <__fxstatat@plt+0xadf0>
  407390:	mov	x4, x0
  407394:	mov	x3, x24
  407398:	mov	x2, x21
  40739c:	mov	w1, w23
  4073a0:	mov	w0, #0x0                   	// #0
  4073a4:	bl	402c90 <error@plt>
  4073a8:	b	406c58 <__fxstatat@plt+0x3778>
  4073ac:	ldr	x0, [x22, #64]
  4073b0:	mov	x1, x19
  4073b4:	mov	w27, w24
  4073b8:	add	x2, x29, #0x140
  4073bc:	bl	40aa38 <__fxstatat@plt+0x7558>
  4073c0:	b	40624c <__fxstatat@plt+0x2d6c>
  4073c4:	add	x2, x29, #0x1d0
  4073c8:	mov	x1, x19
  4073cc:	mov	x0, x22
  4073d0:	stp	w4, w5, [x29, #220]
  4073d4:	bl	4054a0 <__fxstatat@plt+0x1fc0>
  4073d8:	tst	w0, #0xff
  4073dc:	ldp	w4, w5, [x29, #220]
  4073e0:	b.ne	406a80 <__fxstatat@plt+0x35a0>  // b.any
  4073e4:	mov	w27, #0x1                   	// #1
  4073e8:	b	40624c <__fxstatat@plt+0x2d6c>
  4073ec:	ldp	x2, x1, [x29, #320]
  4073f0:	mov	x0, x19
  4073f4:	bl	409578 <__fxstatat@plt+0x6098>
  4073f8:	str	x0, [x29, #224]
  4073fc:	ldr	x0, [x29, #224]
  407400:	cbz	x0, 407558 <__fxstatat@plt+0x4078>
  407404:	and	w0, w26, #0xf000
  407408:	cmp	w0, #0x4, lsl #12
  40740c:	b.eq	406400 <__fxstatat@plt+0x2f20>  // b.none
  407410:	ldrb	w3, [x22, #46]
  407414:	mov	w4, w25
  407418:	ldr	x0, [x29, #224]
  40741c:	mov	x1, x19
  407420:	mov	w2, #0x1                   	// #1
  407424:	bl	405378 <__fxstatat@plt+0x1e98>
  407428:	tst	w0, #0xff
  40742c:	b.eq	406498 <__fxstatat@plt+0x2fb8>  // b.none
  407430:	mov	w27, #0x1                   	// #1
  407434:	b	40624c <__fxstatat@plt+0x2d6c>
  407438:	bl	405fc0 <__fxstatat@plt+0x2ae0>
  40743c:	ldr	w1, [x29, #220]
  407440:	bics	w0, w1, w0
  407444:	str	w0, [x29, #220]
  407448:	cset	w1, ne  // ne = any
  40744c:	eor	w0, w24, #0x1
  407450:	tst	w1, w0
  407454:	b.eq	406878 <__fxstatat@plt+0x3398>  // b.none
  407458:	cbnz	w21, 408830 <__fxstatat@plt+0x5350>
  40745c:	ldr	w0, [x29, #464]
  407460:	ldr	w1, [x29, #220]
  407464:	str	w0, [x29, #168]
  407468:	bics	wzr, w1, w0
  40746c:	b.ne	40687c <__fxstatat@plt+0x339c>  // b.any
  407470:	b	40624c <__fxstatat@plt+0x2d6c>
  407474:	ldr	x1, [x29, #320]
  407478:	ldr	x0, [x29, #704]
  40747c:	cmp	x1, x0
  407480:	b.ne	407294 <__fxstatat@plt+0x3db4>  // b.any
  407484:	ldrb	w0, [x22, #24]
  407488:	cbz	w0, 4082c0 <__fxstatat@plt+0x4de0>
  40748c:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  407490:	mov	w2, #0x5                   	// #5
  407494:	add	x1, x1, #0x150
  407498:	mov	x0, #0x0                   	// #0
  40749c:	bl	403350 <dcgettext@plt>
  4074a0:	mov	x21, x0
  4074a4:	mov	x2, x19
  4074a8:	mov	w1, #0x4                   	// #4
  4074ac:	mov	w0, #0x0                   	// #0
  4074b0:	bl	40e2d0 <__fxstatat@plt+0xadf0>
  4074b4:	mov	x2, x20
  4074b8:	mov	x19, x0
  4074bc:	mov	w1, #0x4                   	// #4
  4074c0:	mov	w0, #0x1                   	// #1
  4074c4:	bl	40e2d0 <__fxstatat@plt+0xadf0>
  4074c8:	mov	x4, x0
  4074cc:	mov	x3, x19
  4074d0:	b	407114 <__fxstatat@plt+0x3c34>
  4074d4:	mov	x1, x19
  4074d8:	mov	x0, x20
  4074dc:	bl	403260 <rename@plt>
  4074e0:	cbz	w0, 406598 <__fxstatat@plt+0x30b8>
  4074e4:	bl	4033f0 <__errno_location@plt>
  4074e8:	ldr	w23, [x0]
  4074ec:	cbnz	w23, 40653c <__fxstatat@plt+0x305c>
  4074f0:	b	406598 <__fxstatat@plt+0x30b8>
  4074f4:	mov	w2, #0x5                   	// #5
  4074f8:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  4074fc:	mov	x0, #0x0                   	// #0
  407500:	add	x1, x1, #0x300
  407504:	bl	403350 <dcgettext@plt>
  407508:	mov	x21, x0
  40750c:	mov	x2, x20
  407510:	mov	w1, #0x4                   	// #4
  407514:	mov	w0, #0x0                   	// #0
  407518:	bl	40e2d0 <__fxstatat@plt+0xadf0>
  40751c:	mov	x2, x19
  407520:	mov	x20, x0
  407524:	mov	w1, #0x4                   	// #4
  407528:	mov	w0, #0x1                   	// #1
  40752c:	bl	40e2d0 <__fxstatat@plt+0xadf0>
  407530:	mov	x4, x0
  407534:	mov	x3, x20
  407538:	mov	x2, x21
  40753c:	mov	w1, w23
  407540:	mov	w0, #0x0                   	// #0
  407544:	bl	402c90 <error@plt>
  407548:	ldp	x1, x0, [x29, #320]
  40754c:	mov	w27, #0x0                   	// #0
  407550:	bl	4094f0 <__fxstatat@plt+0x6010>
  407554:	b	40624c <__fxstatat@plt+0x2d6c>
  407558:	ldrb	w0, [x22, #24]
  40755c:	cbnz	w0, 406534 <__fxstatat@plt+0x3054>
  407560:	b	4065e4 <__fxstatat@plt+0x3104>
  407564:	ldr	x1, [x29, #320]
  407568:	ldr	x0, [x29, #448]
  40756c:	cmp	x1, x0
  407570:	b.ne	406198 <__fxstatat@plt+0x2cb8>  // b.any
  407574:	ldrb	w0, [x22, #23]
  407578:	cbnz	w0, 407808 <__fxstatat@plt+0x4328>
  40757c:	ldr	w0, [x22, #4]
  407580:	cmp	w0, #0x2
  407584:	b.eq	407ea8 <__fxstatat@plt+0x49c8>  // b.none
  407588:	add	x0, x29, #0x240
  40758c:	mov	x1, x19
  407590:	mov	x2, x0
  407594:	str	w4, [x29, #208]
  407598:	str	w5, [x29, #220]
  40759c:	str	x0, [x29, #224]
  4075a0:	mov	w0, #0x0                   	// #0
  4075a4:	bl	403310 <__lxstat@plt>
  4075a8:	ldr	w4, [x29, #208]
  4075ac:	ldr	w5, [x29, #220]
  4075b0:	cbnz	w0, 407630 <__fxstatat@plt+0x4150>
  4075b4:	add	x1, x29, #0x2c0
  4075b8:	str	w4, [x29, #200]
  4075bc:	mov	x2, x1
  4075c0:	mov	x1, x20
  4075c4:	str	x2, [x29, #208]
  4075c8:	str	w5, [x29, #220]
  4075cc:	bl	403310 <__lxstat@plt>
  4075d0:	ldr	w4, [x29, #200]
  4075d4:	ldr	w5, [x29, #220]
  4075d8:	cbnz	w0, 407630 <__fxstatat@plt+0x4150>
  4075dc:	ldr	x0, [x29, #584]
  4075e0:	mov	w1, #0x0                   	// #0
  4075e4:	ldr	x2, [x29, #712]
  4075e8:	cmp	x2, x0
  4075ec:	b.ne	407600 <__fxstatat@plt+0x4120>  // b.any
  4075f0:	ldr	x0, [x29, #576]
  4075f4:	ldr	x1, [x29, #704]
  4075f8:	cmp	x1, x0
  4075fc:	cset	w1, eq  // eq = none
  407600:	ldr	w0, [x29, #720]
  407604:	ldr	x23, [x29, #208]
  407608:	and	w0, w0, #0xf000
  40760c:	cmp	w0, #0xa, lsl #12
  407610:	ldr	x28, [x29, #224]
  407614:	b.ne	407090 <__fxstatat@plt+0x3bb0>  // b.any
  407618:	ldr	w0, [x29, #592]
  40761c:	and	w0, w0, #0xf000
  407620:	cmp	w0, #0xa, lsl #12
  407624:	b.ne	407090 <__fxstatat@plt+0x3bb0>  // b.any
  407628:	ldrb	w0, [x22, #21]
  40762c:	cbz	w0, 407090 <__fxstatat@plt+0x3bb0>
  407630:	mov	w21, #0x0                   	// #0
  407634:	b	4061a8 <__fxstatat@plt+0x2cc8>
  407638:	ldrb	w0, [x22, #24]
  40763c:	cbz	w0, 406a80 <__fxstatat@plt+0x35a0>
  407640:	b	406f48 <__fxstatat@plt+0x3a68>
  407644:	mov	x3, x22
  407648:	mov	x0, x19
  40764c:	mov	w2, #0x1                   	// #1
  407650:	mov	w1, #0x0                   	// #0
  407654:	bl	405c00 <__fxstatat@plt+0x2720>
  407658:	b	4065a8 <__fxstatat@plt+0x30c8>
  40765c:	mov	w2, #0x5                   	// #5
  407660:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  407664:	mov	x0, #0x0                   	// #0
  407668:	add	x1, x1, #0x2c0
  40766c:	bl	403350 <dcgettext@plt>
  407670:	mov	x1, x0
  407674:	mov	w0, #0x1                   	// #1
  407678:	bl	402f20 <__printf_chk@plt>
  40767c:	mov	x2, x28
  407680:	mov	x1, x19
  407684:	mov	x0, x20
  407688:	bl	4052b0 <__fxstatat@plt+0x1dd0>
  40768c:	b	4065a0 <__fxstatat@plt+0x30c0>
  407690:	bl	403160 <rmdir@plt>
  407694:	cbz	w0, 406588 <__fxstatat@plt+0x30a8>
  407698:	bl	4033f0 <__errno_location@plt>
  40769c:	ldr	w27, [x0]
  4076a0:	cmp	w27, #0x2
  4076a4:	b.eq	406588 <__fxstatat@plt+0x30a8>  // b.none
  4076a8:	mov	w2, #0x5                   	// #5
  4076ac:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  4076b0:	mov	x0, #0x0                   	// #0
  4076b4:	add	x1, x1, #0x318
  4076b8:	bl	403350 <dcgettext@plt>
  4076bc:	mov	x21, x0
  4076c0:	mov	x2, x20
  4076c4:	mov	w1, #0x4                   	// #4
  4076c8:	mov	w0, #0x0                   	// #0
  4076cc:	bl	40e2d0 <__fxstatat@plt+0xadf0>
  4076d0:	mov	x2, x19
  4076d4:	mov	x20, x0
  4076d8:	mov	w1, #0x4                   	// #4
  4076dc:	mov	w0, #0x1                   	// #1
  4076e0:	bl	40e2d0 <__fxstatat@plt+0xadf0>
  4076e4:	mov	x4, x0
  4076e8:	mov	x3, x20
  4076ec:	mov	x2, x21
  4076f0:	mov	w1, w27
  4076f4:	b	407540 <__fxstatat@plt+0x4060>
  4076f8:	cmp	w21, #0x4, lsl #12
  4076fc:	b.eq	406ae8 <__fxstatat@plt+0x3608>  // b.none
  407700:	ldrb	w1, [x22, #24]
  407704:	cbz	w1, 407710 <__fxstatat@plt+0x4230>
  407708:	ldr	w28, [x22]
  40770c:	cbnz	w28, 407164 <__fxstatat@plt+0x3c84>
  407710:	mov	w2, #0x5                   	// #5
  407714:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  407718:	mov	x0, #0x0                   	// #0
  40771c:	add	x1, x1, #0xe0
  407720:	bl	403350 <dcgettext@plt>
  407724:	mov	x20, x0
  407728:	mov	x1, x19
  40772c:	mov	w0, #0x4                   	// #4
  407730:	bl	40e360 <__fxstatat@plt+0xae80>
  407734:	mov	w27, #0x0                   	// #0
  407738:	mov	x3, x0
  40773c:	mov	x2, x20
  407740:	mov	w1, #0x0                   	// #0
  407744:	mov	w0, #0x0                   	// #0
  407748:	bl	402c90 <error@plt>
  40774c:	b	40624c <__fxstatat@plt+0x2d6c>
  407750:	bl	4033f0 <__errno_location@plt>
  407754:	mov	x3, x0
  407758:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  40775c:	add	x1, x1, #0x5c8
  407760:	mov	w2, #0x5                   	// #5
  407764:	mov	x0, #0x0                   	// #0
  407768:	ldr	w20, [x3]
  40776c:	bl	403350 <dcgettext@plt>
  407770:	mov	x1, x19
  407774:	b	40694c <__fxstatat@plt+0x346c>
  407778:	ldp	x1, x0, [x29, #320]
  40777c:	bl	409540 <__fxstatat@plt+0x6060>
  407780:	str	x0, [x29, #224]
  407784:	b	4073fc <__fxstatat@plt+0x3f1c>
  407788:	ldrb	w0, [x23, #1]
  40778c:	cbz	w0, 40667c <__fxstatat@plt+0x319c>
  407790:	b	406664 <__fxstatat@plt+0x3184>
  407794:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  407798:	add	x1, x1, #0x8
  40779c:	mov	w2, #0x5                   	// #5
  4077a0:	mov	x0, #0x0                   	// #0
  4077a4:	bl	403350 <dcgettext@plt>
  4077a8:	mov	x19, x0
  4077ac:	b	40699c <__fxstatat@plt+0x34bc>
  4077b0:	ldr	w0, [x28, #16]
  4077b4:	and	w0, w0, #0xf000
  4077b8:	cmp	w0, #0xa, lsl #12
  4077bc:	b.eq	4061a8 <__fxstatat@plt+0x2cc8>  // b.none
  4077c0:	cbz	w1, 4077d0 <__fxstatat@plt+0x42f0>
  4077c4:	ldr	w0, [x28, #20]
  4077c8:	cmp	w0, #0x1
  4077cc:	b.hi	4082dc <__fxstatat@plt+0x4dfc>  // b.pmore
  4077d0:	ldr	w0, [x23, #16]
  4077d4:	and	w0, w0, #0xf000
  4077d8:	cmp	w0, #0xa, lsl #12
  4077dc:	b.eq	407844 <__fxstatat@plt+0x4364>  // b.none
  4077e0:	ldr	x1, [x23, #8]
  4077e4:	ldr	x0, [x28, #8]
  4077e8:	cmp	x1, x0
  4077ec:	b.ne	4061a8 <__fxstatat@plt+0x2cc8>  // b.any
  4077f0:	ldr	x1, [x23]
  4077f4:	ldr	x0, [x28]
  4077f8:	cmp	x1, x0
  4077fc:	b.ne	4061a8 <__fxstatat@plt+0x2cc8>  // b.any
  407800:	ldrb	w0, [x22, #23]
  407804:	cbz	w0, 407840 <__fxstatat@plt+0x4360>
  407808:	mov	w21, w0
  40780c:	b	4061a8 <__fxstatat@plt+0x2cc8>
  407810:	ldrb	w3, [x22, #24]
  407814:	cbnz	w3, 4077b0 <__fxstatat@plt+0x42d0>
  407818:	ldrb	w0, [x22, #21]
  40781c:	cbnz	w0, 4077b0 <__fxstatat@plt+0x42d0>
  407820:	ldr	w0, [x23, #16]
  407824:	and	w0, w0, #0xf000
  407828:	cmp	w0, #0xa, lsl #12
  40782c:	b.eq	407858 <__fxstatat@plt+0x4378>  // b.none
  407830:	ldr	w0, [x28, #16]
  407834:	and	w0, w0, #0xf000
  407838:	cmp	w0, #0xa, lsl #12
  40783c:	b.ne	4077e0 <__fxstatat@plt+0x4300>  // b.any
  407840:	ldrb	w3, [x22, #24]
  407844:	cbz	w3, 407858 <__fxstatat@plt+0x4378>
  407848:	ldr	w0, [x29, #336]
  40784c:	and	w0, w0, #0xf000
  407850:	cmp	w0, #0xa, lsl #12
  407854:	b.eq	4083e4 <__fxstatat@plt+0x4f04>  // b.none
  407858:	ldrb	w0, [x22, #44]
  40785c:	cbz	w0, 407870 <__fxstatat@plt+0x4390>
  407860:	ldr	w0, [x28, #16]
  407864:	and	w0, w0, #0xf000
  407868:	cmp	w0, #0xa, lsl #12
  40786c:	b.eq	4061a8 <__fxstatat@plt+0x2cc8>  // b.none
  407870:	ldr	w0, [x22, #4]
  407874:	cmp	w0, #0x2
  407878:	b.ne	4070d0 <__fxstatat@plt+0x3bf0>  // b.any
  40787c:	ldr	w0, [x23, #16]
  407880:	and	w0, w0, #0xf000
  407884:	cmp	w0, #0xa, lsl #12
  407888:	b.eq	408880 <__fxstatat@plt+0x53a0>  // b.none
  40788c:	add	x2, x29, #0x2a0
  407890:	ldp	x0, x1, [x23]
  407894:	stp	x0, x1, [x2, #32]
  407898:	ldp	x0, x1, [x23, #16]
  40789c:	stp	x0, x1, [x2, #48]
  4078a0:	ldp	x0, x1, [x23, #32]
  4078a4:	stp	x0, x1, [x2, #64]
  4078a8:	ldp	x0, x1, [x23, #48]
  4078ac:	stp	x0, x1, [x2, #80]
  4078b0:	ldp	x0, x1, [x23, #64]
  4078b4:	stp	x0, x1, [x2, #96]
  4078b8:	ldp	x0, x1, [x23, #80]
  4078bc:	stp	x0, x1, [x2, #112]
  4078c0:	ldp	x0, x1, [x23, #96]
  4078c4:	stp	x0, x1, [x2, #128]
  4078c8:	ldp	x0, x1, [x23, #112]
  4078cc:	stp	x0, x1, [x2, #144]
  4078d0:	ldr	w0, [x28, #16]
  4078d4:	and	w0, w0, #0xf000
  4078d8:	cmp	w0, #0xa, lsl #12
  4078dc:	b.eq	408860 <__fxstatat@plt+0x5380>  // b.none
  4078e0:	add	x2, x29, #0x200
  4078e4:	ldp	x0, x1, [x28]
  4078e8:	stp	x0, x1, [x2, #64]
  4078ec:	ldp	x0, x1, [x28, #16]
  4078f0:	stp	x0, x1, [x2, #80]
  4078f4:	ldp	x0, x1, [x28, #32]
  4078f8:	stp	x0, x1, [x2, #96]
  4078fc:	ldp	x0, x1, [x28, #48]
  407900:	stp	x0, x1, [x2, #112]
  407904:	ldp	x0, x1, [x28, #64]
  407908:	stp	x0, x1, [x2, #128]
  40790c:	ldp	x0, x1, [x28, #80]
  407910:	stp	x0, x1, [x2, #144]
  407914:	add	x2, x29, #0x2a0
  407918:	ldp	x0, x1, [x28, #96]
  40791c:	stp	x0, x1, [x2]
  407920:	ldp	x0, x1, [x28, #112]
  407924:	stp	x0, x1, [x2, #16]
  407928:	ldr	x0, [x29, #584]
  40792c:	ldr	x1, [x29, #712]
  407930:	cmp	x1, x0
  407934:	b.ne	4061a8 <__fxstatat@plt+0x2cc8>  // b.any
  407938:	ldr	x0, [x29, #576]
  40793c:	ldr	x1, [x29, #704]
  407940:	cmp	x1, x0
  407944:	b.ne	4061a8 <__fxstatat@plt+0x2cc8>  // b.any
  407948:	ldrb	w0, [x22, #23]
  40794c:	cbz	w0, 4070d0 <__fxstatat@plt+0x3bf0>
  407950:	ldr	w0, [x28, #16]
  407954:	and	w0, w0, #0xf000
  407958:	cmp	w0, #0xa, lsl #12
  40795c:	cset	w21, ne  // ne = any
  407960:	b	4061a8 <__fxstatat@plt+0x2cc8>
  407964:	adrp	x19, 42c000 <__progname@@GLIBC_2.17+0x1aa8>
  407968:	add	x19, x19, #0x598
  40796c:	mov	w2, #0x5                   	// #5
  407970:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  407974:	mov	x0, #0x0                   	// #0
  407978:	add	x1, x1, #0x2d0
  40797c:	bl	403350 <dcgettext@plt>
  407980:	mov	x20, x0
  407984:	ldr	x2, [x19, #1032]
  407988:	mov	w1, #0x4                   	// #4
  40798c:	mov	w0, #0x0                   	// #0
  407990:	mov	w27, #0x1                   	// #1
  407994:	bl	40e2d0 <__fxstatat@plt+0xadf0>
  407998:	ldr	x2, [x19, #1040]
  40799c:	mov	w1, #0x4                   	// #4
  4079a0:	mov	x19, x0
  4079a4:	mov	w0, w27
  4079a8:	bl	40e2d0 <__fxstatat@plt+0xadf0>
  4079ac:	mov	x4, x0
  4079b0:	mov	w1, #0x0                   	// #0
  4079b4:	mov	w0, #0x0                   	// #0
  4079b8:	mov	x3, x19
  4079bc:	mov	x2, x20
  4079c0:	bl	402c90 <error@plt>
  4079c4:	ldr	x1, [x29, #832]
  4079c8:	mov	w0, #0x1                   	// #1
  4079cc:	strb	w0, [x1]
  4079d0:	b	40624c <__fxstatat@plt+0x2d6c>
  4079d4:	ldr	w24, [x29, #216]
  4079d8:	mov	w25, #0x0                   	// #0
  4079dc:	mov	w23, #0x0                   	// #0
  4079e0:	str	wzr, [x29, #248]
  4079e4:	b	406710 <__fxstatat@plt+0x3230>
  4079e8:	ldr	w1, [x22, #4]
  4079ec:	mov	x0, x20
  4079f0:	ldrb	w2, [x22, #35]
  4079f4:	cmp	w1, #0x2
  4079f8:	ldr	w1, [x29, #336]
  4079fc:	str	w1, [x29, #216]
  407a00:	cset	w1, eq  // eq = none
  407a04:	str	w2, [x29, #192]
  407a08:	lsl	w1, w1, #15
  407a0c:	bl	40a9e8 <__fxstatat@plt+0x7508>
  407a10:	str	w0, [x29, #248]
  407a14:	tbnz	w0, #31, 4080c8 <__fxstatat@plt+0x4be8>
  407a18:	ldr	w1, [x29, #248]
  407a1c:	add	x2, x29, #0x240
  407a20:	mov	w0, #0x0                   	// #0
  407a24:	bl	403340 <__fxstat@plt>
  407a28:	cbnz	w0, 408310 <__fxstatat@plt+0x4e30>
  407a2c:	ldr	x1, [x29, #328]
  407a30:	ldr	x0, [x29, #584]
  407a34:	cmp	x1, x0
  407a38:	b.ne	407f84 <__fxstatat@plt+0x4aa4>  // b.any
  407a3c:	ldr	x1, [x29, #320]
  407a40:	ldr	x0, [x29, #576]
  407a44:	cmp	x1, x0
  407a48:	b.ne	407f84 <__fxstatat@plt+0x4aa4>  // b.any
  407a4c:	and	w0, w23, #0x1ff
  407a50:	str	w0, [x29, #148]
  407a54:	cbnz	w21, 407ab0 <__fxstatat@plt+0x45d0>
  407a58:	ldrb	w2, [x22, #35]
  407a5c:	mov	x0, x19
  407a60:	mov	w1, #0x201                 	// #513
  407a64:	cmp	w2, #0x0
  407a68:	csinc	w1, w1, wzr, ne  // ne = any
  407a6c:	bl	40a9e8 <__fxstatat@plt+0x7508>
  407a70:	str	w0, [x29, #200]
  407a74:	ldr	x1, [x22, #32]
  407a78:	tst	x1, #0xff000000ff00
  407a7c:	b.eq	4084e4 <__fxstatat@plt+0x5004>  // b.none
  407a80:	tbz	w0, #31, 408a20 <__fxstatat@plt+0x5540>
  407a84:	bl	4033f0 <__errno_location@plt>
  407a88:	mov	x23, x0
  407a8c:	ldrb	w1, [x22, #22]
  407a90:	cbz	w1, 408a50 <__fxstatat@plt+0x5570>
  407a94:	mov	x0, x19
  407a98:	bl	403460 <unlink@plt>
  407a9c:	cbnz	w0, 409308 <__fxstatat@plt+0x5e28>
  407aa0:	ldrb	w0, [x22, #46]
  407aa4:	cbnz	w0, 4090e0 <__fxstatat@plt+0x5c00>
  407aa8:	ldrb	w21, [x22, #33]
  407aac:	cbnz	w21, 4090b8 <__fxstatat@plt+0x5bd8>
  407ab0:	ldr	w0, [x29, #220]
  407ab4:	str	w0, [x29, #176]
  407ab8:	ldr	w1, [x29, #148]
  407abc:	ldr	w0, [x29, #176]
  407ac0:	bic	w3, w1, w0
  407ac4:	mov	w1, #0xc1                  	// #193
  407ac8:	mov	w2, w3
  407acc:	mov	x0, x19
  407ad0:	str	w3, [x29, #208]
  407ad4:	bl	40a9e8 <__fxstatat@plt+0x7508>
  407ad8:	lsr	w25, w0, #31
  407adc:	str	w0, [x29, #200]
  407ae0:	bl	4033f0 <__errno_location@plt>
  407ae4:	ldr	w23, [x0]
  407ae8:	str	x0, [x29, #240]
  407aec:	cmp	w23, #0x11
  407af0:	csel	w0, w25, wzr, eq  // eq = none
  407af4:	str	w0, [x29, #232]
  407af8:	cbz	w0, 4087d8 <__fxstatat@plt+0x52f8>
  407afc:	ldrb	w21, [x22, #24]
  407b00:	ldr	w3, [x29, #208]
  407b04:	cbz	w21, 408784 <__fxstatat@plt+0x52a4>
  407b08:	mov	w23, #0x11                  	// #17
  407b0c:	mov	w2, #0x5                   	// #5
  407b10:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  407b14:	mov	x0, #0x0                   	// #0
  407b18:	add	x1, x1, #0x470
  407b1c:	bl	403350 <dcgettext@plt>
  407b20:	mov	x25, x0
  407b24:	mov	x1, x19
  407b28:	mov	w0, #0x4                   	// #4
  407b2c:	bl	40e360 <__fxstatat@plt+0xae80>
  407b30:	mov	x2, x25
  407b34:	mov	x3, x0
  407b38:	mov	w1, w23
  407b3c:	mov	w0, #0x0                   	// #0
  407b40:	mov	w25, #0x0                   	// #0
  407b44:	bl	402c90 <error@plt>
  407b48:	str	xzr, [x29, #240]
  407b4c:	nop
  407b50:	ldr	w0, [x29, #248]
  407b54:	bl	403020 <close@plt>
  407b58:	tbnz	w0, #31, 40820c <__fxstatat@plt+0x4d2c>
  407b5c:	ldr	x0, [x29, #240]
  407b60:	str	wzr, [x29, #248]
  407b64:	bl	4031b0 <free@plt>
  407b68:	cbnz	w25, 4066ac <__fxstatat@plt+0x31cc>
  407b6c:	b	406c58 <__fxstatat@plt+0x3778>
  407b70:	ldr	x1, [x1]
  407b74:	ldr	x0, [x29, #320]
  407b78:	cmp	x1, x0
  407b7c:	b.ne	406f30 <__fxstatat@plt+0x3a50>  // b.any
  407b80:	b	406db8 <__fxstatat@plt+0x38d8>
  407b84:	mov	x0, x19
  407b88:	bl	410300 <__fxstatat@plt+0xce20>
  407b8c:	cbz	w0, 4067f8 <__fxstatat@plt+0x3318>
  407b90:	b	4067a0 <__fxstatat@plt+0x32c0>
  407b94:	bl	4033f0 <__errno_location@plt>
  407b98:	mov	x3, x0
  407b9c:	mov	w2, #0x5                   	// #5
  407ba0:	adrp	x1, 413000 <__fxstatat@plt+0xfb20>
  407ba4:	mov	x0, #0x0                   	// #0
  407ba8:	add	x1, x1, #0x6c8
  407bac:	ldr	w21, [x3]
  407bb0:	bl	403350 <dcgettext@plt>
  407bb4:	mov	x1, x19
  407bb8:	b	406c38 <__fxstatat@plt+0x3758>
  407bbc:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  407bc0:	mov	w2, #0x5                   	// #5
  407bc4:	add	x1, x1, #0x20
  407bc8:	mov	x0, #0x0                   	// #0
  407bcc:	b	4077a4 <__fxstatat@plt+0x42c4>
  407bd0:	ldrb	w1, [x22, #24]
  407bd4:	cbnz	w1, 407164 <__fxstatat@plt+0x3c84>
  407bd8:	mov	x0, x20
  407bdc:	stp	w4, w5, [x29, #220]
  407be0:	bl	40a910 <__fxstatat@plt+0x7430>
  407be4:	mov	x27, x0
  407be8:	ldrb	w0, [x0]
  407bec:	ldp	w4, w5, [x29, #220]
  407bf0:	cmp	w0, #0x2e
  407bf4:	b.eq	4080c0 <__fxstatat@plt+0x4be0>  // b.none
  407bf8:	ldr	w0, [x29, #464]
  407bfc:	and	w0, w0, #0xf000
  407c00:	cmp	w0, #0x4, lsl #12
  407c04:	b.ne	407194 <__fxstatat@plt+0x3cb4>  // b.any
  407c08:	b	406b10 <__fxstatat@plt+0x3630>
  407c0c:	ldr	w0, [x29, #336]
  407c10:	and	w0, w0, #0xf000
  407c14:	cmp	w0, #0x4, lsl #12
  407c18:	b.eq	407c24 <__fxstatat@plt+0x4744>  // b.none
  407c1c:	cbz	w28, 406b10 <__fxstatat@plt+0x3630>
  407c20:	b	407174 <__fxstatat@plt+0x3c94>
  407c24:	ldr	w0, [x29, #464]
  407c28:	and	w0, w0, #0xf000
  407c2c:	cmp	w0, #0x4, lsl #12
  407c30:	b.eq	407c1c <__fxstatat@plt+0x473c>  // b.none
  407c34:	cbnz	w28, 407174 <__fxstatat@plt+0x3c94>
  407c38:	mov	w2, #0x5                   	// #5
  407c3c:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  407c40:	mov	x0, #0x0                   	// #0
  407c44:	add	x1, x1, #0x118
  407c48:	bl	403350 <dcgettext@plt>
  407c4c:	mov	x21, x0
  407c50:	mov	x2, x20
  407c54:	mov	w1, #0x3                   	// #3
  407c58:	mov	w0, #0x0                   	// #0
  407c5c:	bl	40e430 <__fxstatat@plt+0xaf50>
  407c60:	mov	x2, x19
  407c64:	mov	x20, x0
  407c68:	mov	w1, #0x3                   	// #3
  407c6c:	mov	w0, #0x0                   	// #0
  407c70:	bl	40e430 <__fxstatat@plt+0xaf50>
  407c74:	mov	x4, x0
  407c78:	mov	x3, x20
  407c7c:	b	407114 <__fxstatat@plt+0x3c34>
  407c80:	ldrb	w0, [x22, #21]
  407c84:	cbnz	w0, 407c9c <__fxstatat@plt+0x47bc>
  407c88:	ldrb	w0, [x22, #34]
  407c8c:	cbz	w0, 407ed0 <__fxstatat@plt+0x49f0>
  407c90:	ldr	w0, [x29, #468]
  407c94:	cmp	w0, #0x1
  407c98:	b.ls	407ed0 <__fxstatat@plt+0x49f0>  // b.plast
  407c9c:	mov	x0, x19
  407ca0:	str	w5, [x29, #224]
  407ca4:	bl	403460 <unlink@plt>
  407ca8:	ldr	w5, [x29, #224]
  407cac:	cbz	w0, 407cc8 <__fxstatat@plt+0x47e8>
  407cb0:	str	w5, [x29, #224]
  407cb4:	bl	4033f0 <__errno_location@plt>
  407cb8:	ldr	w21, [x0]
  407cbc:	ldr	w5, [x29, #224]
  407cc0:	cmp	w21, #0x2
  407cc4:	b.ne	408434 <__fxstatat@plt+0x4f54>  // b.any
  407cc8:	ldrb	w21, [x22, #46]
  407ccc:	cbnz	w21, 408278 <__fxstatat@plt+0x4d98>
  407cd0:	cbnz	w24, 40825c <__fxstatat@plt+0x4d7c>
  407cd4:	mov	w23, #0x11                  	// #17
  407cd8:	mov	w21, #0x1                   	// #1
  407cdc:	mov	x28, #0x0                   	// #0
  407ce0:	b	4063d4 <__fxstatat@plt+0x2ef4>
  407ce4:	ldr	x0, [x22, #32]
  407ce8:	tst	x0, #0xff000000ff00
  407cec:	b.ne	407cf8 <__fxstatat@plt+0x4818>  // b.any
  407cf0:	stp	wzr, wzr, [x29, #216]
  407cf4:	b	406da0 <__fxstatat@plt+0x38c0>
  407cf8:	ldrb	w1, [x22, #37]
  407cfc:	mov	x3, x22
  407d00:	mov	x0, x19
  407d04:	mov	w2, #0x0                   	// #0
  407d08:	bl	405c00 <__fxstatat@plt+0x2720>
  407d0c:	tst	w0, #0xff
  407d10:	b.ne	407cf0 <__fxstatat@plt+0x4810>  // b.any
  407d14:	ldrb	w0, [x22, #38]
  407d18:	cbnz	w0, 406c58 <__fxstatat@plt+0x3778>
  407d1c:	stp	wzr, wzr, [x29, #216]
  407d20:	b	406da0 <__fxstatat@plt+0x38c0>
  407d24:	mov	w3, #0xffffffff            	// #-1
  407d28:	mov	w4, w26
  407d2c:	mov	x2, x19
  407d30:	mov	x0, x20
  407d34:	mov	w1, w3
  407d38:	bl	409c50 <__fxstatat@plt+0x6770>
  407d3c:	cbz	w0, 40624c <__fxstatat@plt+0x2d6c>
  407d40:	b	4068d8 <__fxstatat@plt+0x33f8>
  407d44:	ldr	w0, [x29, #464]
  407d48:	and	w0, w0, #0xf000
  407d4c:	cmp	w0, #0xa, lsl #12
  407d50:	b.ne	407088 <__fxstatat@plt+0x3ba8>  // b.any
  407d54:	mov	x1, x19
  407d58:	mov	x0, x20
  407d5c:	stp	w4, w5, [x29, #220]
  407d60:	bl	40ea38 <__fxstatat@plt+0xb558>
  407d64:	tst	w0, #0xff
  407d68:	b.ne	4070d0 <__fxstatat@plt+0x3bf0>  // b.any
  407d6c:	ldr	w0, [x22]
  407d70:	ldp	w4, w5, [x29, #220]
  407d74:	cbnz	w0, 407630 <__fxstatat@plt+0x4150>
  407d78:	cbz	w28, 407630 <__fxstatat@plt+0x4150>
  407d7c:	ldrb	w21, [x22, #24]
  407d80:	mov	w0, #0x1                   	// #1
  407d84:	eor	w21, w21, w0
  407d88:	cbz	w21, 4070d0 <__fxstatat@plt+0x3bf0>
  407d8c:	mov	w21, w0
  407d90:	b	4061a8 <__fxstatat@plt+0x2cc8>
  407d94:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  407d98:	add	x1, x1, #0x78
  407d9c:	mov	w2, #0x5                   	// #5
  407da0:	mov	x0, #0x0                   	// #0
  407da4:	bl	403350 <dcgettext@plt>
  407da8:	mov	x2, x19
  407dac:	mov	x21, x0
  407db0:	mov	w1, #0x4                   	// #4
  407db4:	mov	w0, #0x0                   	// #0
  407db8:	bl	40e2d0 <__fxstatat@plt+0xadf0>
  407dbc:	mov	x19, x0
  407dc0:	mov	x2, x20
  407dc4:	b	4074bc <__fxstatat@plt+0x3fdc>
  407dc8:	adrp	x20, 42c000 <__progname@@GLIBC_2.17+0x1aa8>
  407dcc:	add	x20, x20, #0x598
  407dd0:	mov	w2, #0x5                   	// #5
  407dd4:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  407dd8:	mov	x0, #0x0                   	// #0
  407ddc:	add	x1, x1, #0x228
  407de0:	bl	403350 <dcgettext@plt>
  407de4:	mov	x21, x0
  407de8:	ldr	x2, [x20, #1032]
  407dec:	mov	w1, #0x4                   	// #4
  407df0:	mov	w0, #0x0                   	// #0
  407df4:	bl	40e2d0 <__fxstatat@plt+0xadf0>
  407df8:	ldr	x2, [x20, #1040]
  407dfc:	mov	w1, #0x4                   	// #4
  407e00:	mov	x20, x0
  407e04:	mov	w0, #0x1                   	// #1
  407e08:	bl	40e2d0 <__fxstatat@plt+0xadf0>
  407e0c:	mov	x4, x0
  407e10:	mov	w1, #0x0                   	// #0
  407e14:	mov	w0, #0x0                   	// #0
  407e18:	mov	x3, x20
  407e1c:	mov	x2, x21
  407e20:	bl	402c90 <error@plt>
  407e24:	ldr	x1, [x29, #832]
  407e28:	mov	w0, #0x1                   	// #1
  407e2c:	strb	w0, [x1]
  407e30:	b	406498 <__fxstatat@plt+0x2fb8>
  407e34:	bl	4033f0 <__errno_location@plt>
  407e38:	ldr	w27, [x0]
  407e3c:	ldr	w5, [x29, #224]
  407e40:	mov	w21, #0x1                   	// #1
  407e44:	cmp	w27, #0x2
  407e48:	mov	w23, #0x11                  	// #17
  407e4c:	b.eq	406320 <__fxstatat@plt+0x2e40>  // b.none
  407e50:	mov	w2, #0x5                   	// #5
  407e54:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  407e58:	mov	x0, #0x0                   	// #0
  407e5c:	add	x1, x1, #0x1c0
  407e60:	bl	403350 <dcgettext@plt>
  407e64:	mov	x20, x0
  407e68:	mov	x1, x19
  407e6c:	mov	w0, #0x4                   	// #4
  407e70:	bl	40e360 <__fxstatat@plt+0xae80>
  407e74:	mov	x3, x0
  407e78:	mov	w1, w27
  407e7c:	mov	x2, x20
  407e80:	mov	w0, #0x0                   	// #0
  407e84:	mov	w27, #0x0                   	// #0
  407e88:	bl	402c90 <error@plt>
  407e8c:	b	40624c <__fxstatat@plt+0x2d6c>
  407e90:	ldr	w2, [x22, #16]
  407e94:	mov	x0, x19
  407e98:	mov	w1, #0xffffffff            	// #-1
  407e9c:	bl	409d18 <__fxstatat@plt+0x6838>
  407ea0:	cbz	w0, 40624c <__fxstatat@plt+0x2d6c>
  407ea4:	b	406248 <__fxstatat@plt+0x2d68>
  407ea8:	mov	w1, #0x1                   	// #1
  407eac:	mov	w28, w1
  407eb0:	b	407078 <__fxstatat@plt+0x3b98>
  407eb4:	ldp	x2, x1, [x29, #448]
  407eb8:	mov	x0, x19
  407ebc:	bl	409578 <__fxstatat@plt+0x6098>
  407ec0:	ldr	x1, [x29, #240]
  407ec4:	mov	w0, #0x1                   	// #1
  407ec8:	strb	w0, [x1]
  407ecc:	b	406d5c <__fxstatat@plt+0x387c>
  407ed0:	ldr	w0, [x22, #4]
  407ed4:	cmp	w0, #0x2
  407ed8:	b.ne	406b10 <__fxstatat@plt+0x3630>  // b.any
  407edc:	ldr	w0, [x29, #336]
  407ee0:	and	w0, w0, #0xf000
  407ee4:	cmp	w0, #0x8, lsl #12
  407ee8:	b.ne	407c9c <__fxstatat@plt+0x47bc>  // b.any
  407eec:	b	406b10 <__fxstatat@plt+0x3630>
  407ef0:	cmp	w27, #0xa, lsl #12
  407ef4:	b.ne	4081f8 <__fxstatat@plt+0x4d18>  // b.any
  407ef8:	ldr	x1, [x29, #368]
  407efc:	mov	x0, x20
  407f00:	bl	409da0 <__fxstatat@plt+0x68c0>
  407f04:	mov	x23, x0
  407f08:	cbz	x0, 40880c <__fxstatat@plt+0x532c>
  407f0c:	ldrb	w3, [x22, #22]
  407f10:	mov	x2, x19
  407f14:	mov	w4, #0xffffffff            	// #-1
  407f18:	mov	w1, #0xffffff9c            	// #-100
  407f1c:	bl	409b30 <__fxstatat@plt+0x6650>
  407f20:	mov	w25, w0
  407f24:	cmp	w0, #0x0
  407f28:	b.le	408470 <__fxstatat@plt+0x4f90>
  407f2c:	ldrb	w0, [x22, #45]
  407f30:	eor	w0, w0, #0x1
  407f34:	orr	w0, w21, w0
  407f38:	tst	w0, #0xff
  407f3c:	b.eq	4088a8 <__fxstatat@plt+0x53c8>  // b.none
  407f40:	mov	x0, x23
  407f44:	bl	4031b0 <free@plt>
  407f48:	mov	w2, #0x5                   	// #5
  407f4c:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  407f50:	mov	x0, #0x0                   	// #0
  407f54:	add	x1, x1, #0x660
  407f58:	bl	403350 <dcgettext@plt>
  407f5c:	mov	x20, x0
  407f60:	mov	x1, x19
  407f64:	mov	w0, #0x4                   	// #4
  407f68:	bl	40e360 <__fxstatat@plt+0xae80>
  407f6c:	mov	x3, x0
  407f70:	mov	x2, x20
  407f74:	mov	w1, w25
  407f78:	mov	w0, #0x0                   	// #0
  407f7c:	bl	402c90 <error@plt>
  407f80:	b	406c58 <__fxstatat@plt+0x3778>
  407f84:	mov	w2, #0x5                   	// #5
  407f88:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  407f8c:	mov	x0, #0x0                   	// #0
  407f90:	add	x1, x1, #0x410
  407f94:	bl	403350 <dcgettext@plt>
  407f98:	mov	x23, x0
  407f9c:	mov	x1, x20
  407fa0:	mov	w0, #0x4                   	// #4
  407fa4:	bl	40e360 <__fxstatat@plt+0xae80>
  407fa8:	mov	w25, #0x0                   	// #0
  407fac:	mov	x3, x0
  407fb0:	mov	x2, x23
  407fb4:	mov	w1, #0x0                   	// #0
  407fb8:	mov	w0, #0x0                   	// #0
  407fbc:	bl	402c90 <error@plt>
  407fc0:	str	xzr, [x29, #240]
  407fc4:	b	407b50 <__fxstatat@plt+0x4670>
  407fc8:	mov	w3, #0xffffffff            	// #-1
  407fcc:	mov	x4, x22
  407fd0:	mov	w1, w3
  407fd4:	mov	x2, x19
  407fd8:	mov	x0, x20
  407fdc:	bl	405050 <__fxstatat@plt+0x1b70>
  407fe0:	tst	w0, #0xff
  407fe4:	b.ne	406848 <__fxstatat@plt+0x3368>  // b.any
  407fe8:	ldrb	w0, [x22, #40]
  407fec:	cbz	w0, 406848 <__fxstatat@plt+0x3368>
  407ff0:	b	406248 <__fxstatat@plt+0x2d68>
  407ff4:	mov	w9, #0x1                   	// #1
  407ff8:	ldrb	w0, [x27, #1]
  407ffc:	cmp	w0, #0x2e
  408000:	cinc	x0, x27, eq  // eq = none
  408004:	ldrb	w0, [x0, #1]
  408008:	cmp	w0, #0x2f
  40800c:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  408010:	b.eq	406af8 <__fxstatat@plt+0x3618>  // b.none
  408014:	cbz	w9, 407bf8 <__fxstatat@plt+0x4718>
  408018:	b	407194 <__fxstatat@plt+0x3cb4>
  40801c:	bl	4033f0 <__errno_location@plt>
  408020:	mov	x3, x0
  408024:	mov	w2, #0x5                   	// #5
  408028:	adrp	x1, 413000 <__fxstatat@plt+0xfb20>
  40802c:	mov	x0, #0x0                   	// #0
  408030:	add	x1, x1, #0x700
  408034:	ldr	w21, [x3]
  408038:	bl	403350 <dcgettext@plt>
  40803c:	mov	x1, x19
  408040:	b	406c38 <__fxstatat@plt+0x3758>
  408044:	mov	x1, x19
  408048:	mov	x0, x20
  40804c:	mov	x2, #0x0                   	// #0
  408050:	bl	4052b0 <__fxstatat@plt+0x1dd0>
  408054:	b	406da0 <__fxstatat@plt+0x38c0>
  408058:	add	x2, x29, #0x2c0
  40805c:	mov	x1, x23
  408060:	bl	403420 <__xstat@plt>
  408064:	cbnz	w0, 40667c <__fxstatat@plt+0x319c>
  408068:	ldr	x1, [x29, #584]
  40806c:	ldr	x0, [x29, #712]
  408070:	cmp	x1, x0
  408074:	b.eq	4084c0 <__fxstatat@plt+0x4fe0>  // b.none
  408078:	mov	x0, x23
  40807c:	bl	4031b0 <free@plt>
  408080:	mov	w2, #0x5                   	// #5
  408084:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  408088:	mov	x0, #0x0                   	// #0
  40808c:	add	x1, x1, #0x620
  408090:	bl	403350 <dcgettext@plt>
  408094:	mov	x20, x0
  408098:	mov	x2, x19
  40809c:	mov	w1, #0x3                   	// #3
  4080a0:	mov	w0, #0x0                   	// #0
  4080a4:	bl	40e430 <__fxstatat@plt+0xaf50>
  4080a8:	mov	x2, x20
  4080ac:	mov	x3, x0
  4080b0:	mov	w1, #0x0                   	// #0
  4080b4:	mov	w0, #0x0                   	// #0
  4080b8:	bl	402c90 <error@plt>
  4080bc:	b	406c58 <__fxstatat@plt+0x3778>
  4080c0:	mov	w9, #0x0                   	// #0
  4080c4:	b	407ff8 <__fxstatat@plt+0x4b18>
  4080c8:	bl	4033f0 <__errno_location@plt>
  4080cc:	mov	x3, x0
  4080d0:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  4080d4:	add	x1, x1, #0x3e0
  4080d8:	mov	w2, #0x5                   	// #5
  4080dc:	mov	x0, #0x0                   	// #0
  4080e0:	ldr	w21, [x3]
  4080e4:	bl	403350 <dcgettext@plt>
  4080e8:	mov	x1, x20
  4080ec:	b	406c38 <__fxstatat@plt+0x3758>
  4080f0:	mov	x1, x19
  4080f4:	mov	x0, x20
  4080f8:	stp	w4, w5, [x29, #220]
  4080fc:	bl	40ea38 <__fxstatat@plt+0xb558>
  408100:	and	w21, w0, #0xff
  408104:	mov	w0, #0x0                   	// #0
  408108:	ldp	w4, w5, [x29, #220]
  40810c:	eor	w21, w21, #0x1
  408110:	cbz	w21, 4070d0 <__fxstatat@plt+0x3bf0>
  408114:	b	407d8c <__fxstatat@plt+0x48ac>
  408118:	and	w0, w26, #0x7000
  40811c:	mov	w20, #0x1ff                 	// #511
  408120:	cmp	w0, #0x4, lsl #12
  408124:	mov	w0, #0x1b6                 	// #438
  408128:	csel	w20, w20, w0, eq  // eq = none
  40812c:	bl	405fc0 <__fxstatat@plt+0x2ae0>
  408130:	bic	w2, w20, w0
  408134:	mov	w1, #0xffffffff            	// #-1
  408138:	mov	x0, x19
  40813c:	bl	409d18 <__fxstatat@plt+0x6838>
  408140:	cbz	w0, 40624c <__fxstatat@plt+0x2d6c>
  408144:	b	406248 <__fxstatat@plt+0x2d68>
  408148:	ldr	w0, [x29, #220]
  40814c:	mov	x2, #0x0                   	// #0
  408150:	bic	w23, w26, w0
  408154:	mov	x0, x19
  408158:	mov	w1, w23
  40815c:	bl	411890 <__fxstatat@plt+0xe3b0>
  408160:	cbz	w0, 4066ac <__fxstatat@plt+0x31cc>
  408164:	and	w1, w23, #0xffffefff
  408168:	mov	x0, x19
  40816c:	bl	402de0 <mkfifo@plt>
  408170:	cbz	w0, 4066ac <__fxstatat@plt+0x31cc>
  408174:	bl	4033f0 <__errno_location@plt>
  408178:	mov	x3, x0
  40817c:	mov	w2, #0x5                   	// #5
  408180:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  408184:	mov	x0, #0x0                   	// #0
  408188:	add	x1, x1, #0x550
  40818c:	ldr	w21, [x3]
  408190:	bl	403350 <dcgettext@plt>
  408194:	mov	x1, x19
  408198:	b	406c38 <__fxstatat@plt+0x3758>
  40819c:	mov	w2, #0x5                   	// #5
  4081a0:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  4081a4:	mov	x0, #0x0                   	// #0
  4081a8:	add	x1, x1, #0x258
  4081ac:	bl	403350 <dcgettext@plt>
  4081b0:	mov	x19, x0
  4081b4:	adrp	x1, 42c000 <__progname@@GLIBC_2.17+0x1aa8>
  4081b8:	mov	w0, #0x4                   	// #4
  4081bc:	ldr	x1, [x1, #2464]
  4081c0:	bl	40e360 <__fxstatat@plt+0xae80>
  4081c4:	mov	x3, x0
  4081c8:	mov	w1, #0x0                   	// #0
  4081cc:	mov	w0, #0x0                   	// #0
  4081d0:	mov	x2, x19
  4081d4:	bl	402c90 <error@plt>
  4081d8:	ldr	x1, [x29, #840]
  4081dc:	ldrb	w0, [x22, #24]
  4081e0:	cmp	x1, #0x0
  4081e4:	cset	w1, ne  // ne = any
  4081e8:	tst	w1, w0
  4081ec:	b.ne	406fb0 <__fxstatat@plt+0x3ad0>  // b.any
  4081f0:	mov	w27, #0x1                   	// #1
  4081f4:	b	40624c <__fxstatat@plt+0x2d6c>
  4081f8:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  4081fc:	mov	w2, #0x5                   	// #5
  408200:	add	x1, x1, #0x5a8
  408204:	mov	x0, #0x0                   	// #0
  408208:	b	406b8c <__fxstatat@plt+0x36ac>
  40820c:	bl	4033f0 <__errno_location@plt>
  408210:	mov	x3, x0
  408214:	mov	w2, #0x5                   	// #5
  408218:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  40821c:	mov	x0, #0x0                   	// #0
  408220:	add	x1, x1, #0x538
  408224:	ldr	w21, [x3]
  408228:	bl	403350 <dcgettext@plt>
  40822c:	mov	x1, x20
  408230:	mov	x20, x0
  408234:	mov	w0, #0x4                   	// #4
  408238:	bl	40e360 <__fxstatat@plt+0xae80>
  40823c:	mov	x2, x20
  408240:	mov	x3, x0
  408244:	mov	w1, w21
  408248:	mov	w0, #0x0                   	// #0
  40824c:	bl	402c90 <error@plt>
  408250:	ldr	x0, [x29, #240]
  408254:	bl	4031b0 <free@plt>
  408258:	b	406c58 <__fxstatat@plt+0x3778>
  40825c:	ldr	x28, [x22, #64]
  408260:	mov	w21, w24
  408264:	mov	w23, #0x11                  	// #17
  408268:	cbz	x28, 4063d4 <__fxstatat@plt+0x2ef4>
  40826c:	mov	x28, #0x0                   	// #0
  408270:	mov	w23, #0x11                  	// #17
  408274:	b	40632c <__fxstatat@plt+0x2e4c>
  408278:	mov	w2, #0x5                   	// #5
  40827c:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  408280:	mov	x0, #0x0                   	// #0
  408284:	add	x1, x1, #0xe28
  408288:	str	w5, [x29, #224]
  40828c:	bl	403350 <dcgettext@plt>
  408290:	mov	x1, x19
  408294:	mov	x28, x0
  408298:	mov	w0, #0x4                   	// #4
  40829c:	bl	40e360 <__fxstatat@plt+0xae80>
  4082a0:	mov	x1, x28
  4082a4:	mov	x2, x0
  4082a8:	mov	w0, #0x1                   	// #1
  4082ac:	bl	402f20 <__printf_chk@plt>
  4082b0:	ldr	w5, [x29, #224]
  4082b4:	mov	w23, #0x11                  	// #17
  4082b8:	mov	x28, #0x0                   	// #0
  4082bc:	b	406320 <__fxstatat@plt+0x2e40>
  4082c0:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  4082c4:	mov	w2, #0x5                   	// #5
  4082c8:	add	x1, x1, #0x188
  4082cc:	mov	x0, #0x0                   	// #0
  4082d0:	bl	403350 <dcgettext@plt>
  4082d4:	mov	x21, x0
  4082d8:	b	4074a4 <__fxstatat@plt+0x3fc4>
  4082dc:	mov	x1, x19
  4082e0:	mov	x0, x20
  4082e4:	stp	w4, w5, [x29, #220]
  4082e8:	bl	40ea38 <__fxstatat@plt+0xb558>
  4082ec:	ldp	w4, w5, [x29, #220]
  4082f0:	ands	w0, w0, #0xff
  4082f4:	b.eq	4084d4 <__fxstatat@plt+0x4ff4>  // b.none
  4082f8:	ldr	w0, [x23, #16]
  4082fc:	and	w0, w0, #0xf000
  408300:	cmp	w0, #0xa, lsl #12
  408304:	b.ne	407830 <__fxstatat@plt+0x4350>  // b.any
  408308:	ldrb	w3, [x22, #24]
  40830c:	b	407844 <__fxstatat@plt+0x4364>
  408310:	bl	4033f0 <__errno_location@plt>
  408314:	mov	x3, x0
  408318:	mov	w2, #0x5                   	// #5
  40831c:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  408320:	mov	x0, #0x0                   	// #0
  408324:	add	x1, x1, #0x400
  408328:	ldr	w23, [x3]
  40832c:	bl	403350 <dcgettext@plt>
  408330:	mov	x1, x20
  408334:	mov	x2, x0
  408338:	mov	w25, #0x0                   	// #0
  40833c:	mov	w0, #0x4                   	// #4
  408340:	stp	x2, xzr, [x29, #232]
  408344:	bl	40e360 <__fxstatat@plt+0xae80>
  408348:	ldr	x2, [x29, #232]
  40834c:	mov	x3, x0
  408350:	mov	w1, w23
  408354:	mov	w0, #0x0                   	// #0
  408358:	bl	402c90 <error@plt>
  40835c:	b	407b50 <__fxstatat@plt+0x4670>
  408360:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  408364:	mov	w2, #0x5                   	// #5
  408368:	add	x1, x1, #0xb0
  40836c:	b	407da0 <__fxstatat@plt+0x48c0>
  408370:	bl	4033f0 <__errno_location@plt>
  408374:	mov	x3, x0
  408378:	mov	w2, #0x5                   	// #5
  40837c:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  408380:	mov	x0, #0x0                   	// #0
  408384:	add	x1, x1, #0x360
  408388:	ldr	w21, [x3]
  40838c:	bl	403350 <dcgettext@plt>
  408390:	mov	x1, x19
  408394:	b	406c38 <__fxstatat@plt+0x3758>
  408398:	bl	4033f0 <__errno_location@plt>
  40839c:	mov	x3, x0
  4083a0:	mov	w2, #0x5                   	// #5
  4083a4:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  4083a8:	mov	x0, #0x0                   	// #0
  4083ac:	add	x1, x1, #0x398
  4083b0:	ldr	w23, [x3]
  4083b4:	bl	403350 <dcgettext@plt>
  4083b8:	mov	x1, x20
  4083bc:	mov	x25, x0
  4083c0:	mov	w0, #0x4                   	// #4
  4083c4:	bl	40e360 <__fxstatat@plt+0xae80>
  4083c8:	mov	x2, x25
  4083cc:	mov	x3, x0
  4083d0:	mov	w1, w23
  4083d4:	mov	w27, #0x0                   	// #0
  4083d8:	mov	w0, #0x0                   	// #0
  4083dc:	bl	402c90 <error@plt>
  4083e0:	b	406f30 <__fxstatat@plt+0x3a50>
  4083e4:	ldr	w0, [x28, #20]
  4083e8:	cmp	w0, #0x1
  4083ec:	b.ls	407858 <__fxstatat@plt+0x4378>  // b.plast
  4083f0:	mov	x0, x20
  4083f4:	stp	w4, w5, [x29, #220]
  4083f8:	bl	4030d0 <canonicalize_file_name@plt>
  4083fc:	mov	x27, x0
  408400:	ldp	w4, w5, [x29, #220]
  408404:	cbz	x0, 407858 <__fxstatat@plt+0x4378>
  408408:	mov	x1, x19
  40840c:	stp	w4, w5, [x29, #220]
  408410:	bl	40ea38 <__fxstatat@plt+0xb558>
  408414:	and	w21, w0, #0xff
  408418:	mov	x0, x27
  40841c:	eor	w21, w21, #0x1
  408420:	bl	4031b0 <free@plt>
  408424:	ldp	w4, w5, [x29, #220]
  408428:	mov	w0, #0x0                   	// #0
  40842c:	cbz	w21, 4070d0 <__fxstatat@plt+0x3bf0>
  408430:	b	407d8c <__fxstatat@plt+0x48ac>
  408434:	mov	w2, #0x5                   	// #5
  408438:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  40843c:	mov	x0, #0x0                   	// #0
  408440:	add	x1, x1, #0x1d8
  408444:	bl	403350 <dcgettext@plt>
  408448:	mov	x20, x0
  40844c:	mov	x1, x19
  408450:	mov	w0, #0x4                   	// #4
  408454:	bl	40e360 <__fxstatat@plt+0xae80>
  408458:	mov	x3, x0
  40845c:	mov	x2, x20
  408460:	mov	w1, w21
  408464:	mov	w0, #0x0                   	// #0
  408468:	bl	402c90 <error@plt>
  40846c:	b	40624c <__fxstatat@plt+0x2d6c>
  408470:	mov	x0, x23
  408474:	bl	4031b0 <free@plt>
  408478:	ldrb	w0, [x22, #37]
  40847c:	cbnz	w0, 408cfc <__fxstatat@plt+0x581c>
  408480:	ldrb	w25, [x22, #29]
  408484:	mov	w0, #0x1                   	// #1
  408488:	str	w0, [x29, #248]
  40848c:	cbz	w25, 4066ac <__fxstatat@plt+0x31cc>
  408490:	ldr	w1, [x29, #344]
  408494:	mov	x0, x19
  408498:	ldr	w2, [x29, #348]
  40849c:	bl	403170 <lchown@plt>
  4084a0:	cbz	w0, 408944 <__fxstatat@plt+0x5464>
  4084a4:	mov	x0, x22
  4084a8:	bl	405d80 <__fxstatat@plt+0x28a0>
  4084ac:	ands	w0, w0, #0xff
  4084b0:	str	w0, [x29, #248]
  4084b4:	b.eq	408908 <__fxstatat@plt+0x5428>  // b.none
  4084b8:	mov	w25, #0x0                   	// #0
  4084bc:	b	4066ac <__fxstatat@plt+0x31cc>
  4084c0:	ldr	x1, [x29, #576]
  4084c4:	ldr	x0, [x29, #704]
  4084c8:	cmp	x1, x0
  4084cc:	b.ne	408078 <__fxstatat@plt+0x4b98>  // b.any
  4084d0:	b	40667c <__fxstatat@plt+0x319c>
  4084d4:	ldrb	w21, [x22, #24]
  4084d8:	eor	w21, w21, #0x1
  4084dc:	cbz	w21, 4070d0 <__fxstatat@plt+0x3bf0>
  4084e0:	b	407d8c <__fxstatat@plt+0x48ac>
  4084e4:	ldr	w0, [x29, #200]
  4084e8:	tbnz	w0, #31, 407a84 <__fxstatat@plt+0x45a4>
  4084ec:	str	wzr, [x29, #176]
  4084f0:	ldr	w1, [x29, #200]
  4084f4:	add	x0, x29, #0x2c0
  4084f8:	mov	x2, x0
  4084fc:	str	x0, [x29, #208]
  408500:	mov	w0, #0x0                   	// #0
  408504:	bl	403340 <__fxstat@plt>
  408508:	mov	w25, w0
  40850c:	cbnz	w0, 408950 <__fxstatat@plt+0x5470>
  408510:	ldr	w0, [x29, #192]
  408514:	cbz	w0, 408828 <__fxstatat@plt+0x5348>
  408518:	ldr	w0, [x22, #56]
  40851c:	cbnz	w0, 408af8 <__fxstatat@plt+0x5618>
  408520:	bl	402fe0 <getpagesize@plt>
  408524:	sxtw	x23, w0
  408528:	ldr	w4, [x29, #760]
  40852c:	mov	w5, #0x20000               	// #131072
  408530:	mov	w1, #0x200                 	// #512
  408534:	mov	w3, #0x2                   	// #2
  408538:	cmp	w4, w5
  40853c:	mov	x2, #0x0                   	// #0
  408540:	csel	w0, w4, w5, ge  // ge = tcont
  408544:	cmp	w4, #0x0
  408548:	csel	w4, w4, w1, gt
  40854c:	mov	x1, #0x0                   	// #0
  408550:	sxtw	x0, w0
  408554:	str	x0, [x29, #184]
  408558:	sxtw	x0, w4
  40855c:	str	x0, [x29, #152]
  408560:	ldr	w0, [x29, #248]
  408564:	bl	40a9a8 <__fxstatat@plt+0x74c8>
  408568:	ldr	w3, [x29, #592]
  40856c:	sub	x0, x23, #0x1
  408570:	str	x0, [x29, #240]
  408574:	mov	w5, #0x20000               	// #131072
  408578:	and	w3, w3, #0xf000
  40857c:	cmp	w3, #0x8, lsl #12
  408580:	b.eq	408a84 <__fxstatat@plt+0x55a4>  // b.none
  408584:	ldr	w0, [x29, #720]
  408588:	and	w0, w0, #0xf000
  40858c:	cmp	w0, #0x8, lsl #12
  408590:	b.eq	409034 <__fxstatat@plt+0x5b54>  // b.none
  408594:	ldr	w0, [x29, #632]
  408598:	mov	x2, #0x7fffffffffffffff    	// #9223372036854775807
  40859c:	ldr	x1, [x29, #184]
  4085a0:	cmp	w0, #0x20, lsl #12
  4085a4:	csel	w0, w0, w5, ge  // ge = tcont
  4085a8:	sub	x2, x2, x23
  4085ac:	str	x2, [x29, #240]
  4085b0:	sxtw	x0, w0
  4085b4:	bl	40a5b8 <__fxstatat@plt+0x70d8>
  4085b8:	ldr	x2, [x29, #240]
  4085bc:	ldr	x1, [x29, #184]
  4085c0:	add	x1, x1, x0
  4085c4:	sub	x1, x1, #0x1
  4085c8:	udiv	x3, x1, x0
  4085cc:	msub	x3, x3, x0, x1
  4085d0:	subs	x1, x1, x3
  4085d4:	ccmp	x1, x2, #0x2, ne  // ne = any
  4085d8:	csel	x0, x1, x0, ls  // ls = plast
  4085dc:	str	x0, [x29, #184]
  4085e0:	add	x0, x23, x0
  4085e4:	bl	410bd8 <__fxstatat@plt+0xd6f8>
  4085e8:	str	x0, [x29, #240]
  4085ec:	sub	x1, x23, #0x1
  4085f0:	add	x1, x0, x1
  4085f4:	udiv	x0, x1, x23
  4085f8:	msub	x0, x0, x23, x1
  4085fc:	sub	x0, x1, x0
  408600:	str	x0, [x29, #160]
  408604:	cbnz	w25, 408d5c <__fxstatat@plt+0x587c>
  408608:	add	x0, x29, #0x110
  40860c:	str	xzr, [x29, #152]
  408610:	str	x0, [x29, #232]
  408614:	ldr	w1, [x22, #12]
  408618:	add	x0, x29, #0x108
  40861c:	mov	x2, #0xffffffffffffffff    	// #-1
  408620:	str	x0, [sp, #16]
  408624:	cmp	w1, #0x3
  408628:	ldr	w0, [x29, #248]
  40862c:	ldr	x1, [x29, #232]
  408630:	stp	x2, x1, [sp]
  408634:	ldr	w1, [x29, #200]
  408638:	ldr	x4, [x29, #152]
  40863c:	cset	w5, eq  // eq = none
  408640:	ldr	x2, [x29, #160]
  408644:	mov	x7, x19
  408648:	ldr	x3, [x29, #184]
  40864c:	mov	x6, x20
  408650:	bl	4056b0 <__fxstatat@plt+0x21d0>
  408654:	tst	w0, #0xff
  408658:	b.eq	408a10 <__fxstatat@plt+0x5530>  // b.none
  40865c:	ldrb	w0, [x29, #264]
  408660:	cbnz	w0, 408d00 <__fxstatat@plt+0x5820>
  408664:	ldrb	w0, [x22, #31]
  408668:	cbnz	w0, 4089a0 <__fxstatat@plt+0x54c0>
  40866c:	ldrb	w0, [x22, #29]
  408670:	cbz	w0, 4086bc <__fxstatat@plt+0x51dc>
  408674:	ldr	x1, [x29, #344]
  408678:	ldr	x0, [x29, #728]
  40867c:	cmp	x1, x0
  408680:	b.eq	4086bc <__fxstatat@plt+0x51dc>  // b.none
  408684:	ldr	w2, [x29, #200]
  408688:	mov	w4, w21
  40868c:	ldr	x0, [x29, #208]
  408690:	add	x3, x29, #0x140
  408694:	mov	x1, x19
  408698:	add	x5, x0, #0x10
  40869c:	mov	x0, x22
  4086a0:	bl	405dc0 <__fxstatat@plt+0x28e0>
  4086a4:	cmn	w0, #0x1
  4086a8:	b.eq	408a10 <__fxstatat@plt+0x5530>  // b.none
  4086ac:	cbnz	w0, 4086bc <__fxstatat@plt+0x51dc>
  4086b0:	ldr	w0, [x29, #216]
  4086b4:	and	w0, w0, #0xfffff1ff
  4086b8:	str	w0, [x29, #216]
  4086bc:	ldrb	w0, [x22, #39]
  4086c0:	cbz	w0, 4088a0 <__fxstatat@plt+0x53c0>
  4086c4:	ldr	w0, [x29, #720]
  4086c8:	tbz	w0, #7, 408be0 <__fxstatat@plt+0x5700>
  4086cc:	ldr	w3, [x29, #200]
  4086d0:	mov	x4, x22
  4086d4:	ldr	w1, [x29, #248]
  4086d8:	mov	x2, x19
  4086dc:	mov	x0, x20
  4086e0:	bl	405050 <__fxstatat@plt+0x1b70>
  4086e4:	ands	w5, w0, #0xff
  4086e8:	b.ne	4088a0 <__fxstatat@plt+0x53c0>  // b.any
  4086ec:	ldrb	w23, [x22, #40]
  4086f0:	eor	w25, w23, #0x1
  4086f4:	cbz	w5, 408710 <__fxstatat@plt+0x5230>
  4086f8:	ldr	w1, [x29, #148]
  4086fc:	ldr	w0, [x29, #176]
  408700:	bic	w2, w1, w0
  408704:	ldr	w0, [x29, #200]
  408708:	mov	x1, x19
  40870c:	bl	405038 <__fxstatat@plt+0x1b58>
  408710:	ldr	x0, [x22, #24]
  408714:	and	x0, x0, #0xffffffffffffff
  408718:	and	x0, x0, #0xffff0000000000ff
  40871c:	cbnz	x0, 408bb4 <__fxstatat@plt+0x56d4>
  408720:	ldrb	w0, [x22, #43]
  408724:	cbnz	w0, 408b98 <__fxstatat@plt+0x56b8>
  408728:	ldrb	w0, [x22, #32]
  40872c:	and	w0, w21, w0
  408730:	ands	w23, w0, #0xff
  408734:	b.ne	408ca0 <__fxstatat@plt+0x57c0>  // b.any
  408738:	ldr	w0, [x29, #176]
  40873c:	cbnz	w0, 408c30 <__fxstatat@plt+0x5750>
  408740:	ldr	w0, [x29, #200]
  408744:	bl	403020 <close@plt>
  408748:	tbz	w0, #31, 407b50 <__fxstatat@plt+0x4670>
  40874c:	bl	4033f0 <__errno_location@plt>
  408750:	mov	x3, x0
  408754:	mov	w2, #0x5                   	// #5
  408758:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  40875c:	mov	x0, #0x0                   	// #0
  408760:	add	x1, x1, #0x538
  408764:	ldr	w23, [x3]
  408768:	bl	403350 <dcgettext@plt>
  40876c:	mov	x1, x19
  408770:	mov	x2, x0
  408774:	mov	w25, #0x0                   	// #0
  408778:	mov	w0, #0x4                   	// #4
  40877c:	str	x2, [x29, #232]
  408780:	b	408344 <__fxstatat@plt+0x4e64>
  408784:	add	x2, x29, #0x2c0
  408788:	mov	x1, x19
  40878c:	mov	w0, #0x0                   	// #0
  408790:	str	w3, [x29, #208]
  408794:	bl	403310 <__lxstat@plt>
  408798:	cbnz	w0, 408b90 <__fxstatat@plt+0x56b0>
  40879c:	ldr	w0, [x29, #720]
  4087a0:	ldr	w3, [x29, #208]
  4087a4:	and	w0, w0, #0xf000
  4087a8:	cmp	w0, #0xa, lsl #12
  4087ac:	b.ne	408b90 <__fxstatat@plt+0x56b0>  // b.any
  4087b0:	ldrb	w25, [x22, #48]
  4087b4:	cbz	w25, 4092c4 <__fxstatat@plt+0x5de4>
  4087b8:	mov	w1, #0x41                  	// #65
  4087bc:	mov	w2, w3
  4087c0:	mov	x0, x19
  4087c4:	bl	40a9e8 <__fxstatat@plt+0x7508>
  4087c8:	ldr	x1, [x29, #240]
  4087cc:	lsr	w25, w0, #31
  4087d0:	str	w0, [x29, #200]
  4087d4:	ldr	w23, [x1]
  4087d8:	cmp	w23, #0x15
  4087dc:	csel	w21, w25, wzr, eq  // eq = none
  4087e0:	cbz	w21, 408a74 <__fxstatat@plt+0x5594>
  4087e4:	ldrb	w0, [x19]
  4087e8:	cbz	w0, 408a18 <__fxstatat@plt+0x5538>
  4087ec:	mov	x0, x19
  4087f0:	bl	402c50 <strlen@plt>
  4087f4:	add	x0, x19, x0
  4087f8:	ldurb	w0, [x0, #-1]
  4087fc:	cmp	w0, #0x2f
  408800:	cset	w23, ne  // ne = any
  408804:	add	w23, w23, #0x14
  408808:	b	407b0c <__fxstatat@plt+0x462c>
  40880c:	bl	4033f0 <__errno_location@plt>
  408810:	mov	x3, x0
  408814:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  408818:	mov	w2, #0x5                   	// #5
  40881c:	add	x1, x1, #0x588
  408820:	mov	x0, #0x0                   	// #0
  408824:	b	4080e0 <__fxstatat@plt+0x4c00>
  408828:	str	xzr, [x29, #240]
  40882c:	b	408664 <__fxstatat@plt+0x5184>
  408830:	add	x2, x29, #0x1c0
  408834:	mov	x1, x19
  408838:	mov	w0, #0x0                   	// #0
  40883c:	bl	403310 <__lxstat@plt>
  408840:	cbz	w0, 40745c <__fxstatat@plt+0x3f7c>
  408844:	bl	4033f0 <__errno_location@plt>
  408848:	mov	x3, x0
  40884c:	adrp	x1, 413000 <__fxstatat@plt+0xfb20>
  408850:	mov	w2, #0x5                   	// #5
  408854:	add	x1, x1, #0x700
  408858:	mov	x0, #0x0                   	// #0
  40885c:	b	407768 <__fxstatat@plt+0x4288>
  408860:	add	x2, x29, #0x240
  408864:	mov	x1, x19
  408868:	mov	w0, #0x0                   	// #0
  40886c:	stp	w4, w5, [x29, #220]
  408870:	bl	403420 <__xstat@plt>
  408874:	ldp	w4, w5, [x29, #220]
  408878:	cbz	w0, 407928 <__fxstatat@plt+0x4448>
  40887c:	b	4061a8 <__fxstatat@plt+0x2cc8>
  408880:	add	x2, x29, #0x2c0
  408884:	mov	x1, x20
  408888:	mov	w0, #0x0                   	// #0
  40888c:	stp	w4, w5, [x29, #220]
  408890:	bl	403420 <__xstat@plt>
  408894:	ldp	w4, w5, [x29, #220]
  408898:	cbz	w0, 4078d0 <__fxstatat@plt+0x43f0>
  40889c:	b	4061a8 <__fxstatat@plt+0x2cc8>
  4088a0:	mov	w25, #0x1                   	// #1
  4088a4:	b	408710 <__fxstatat@plt+0x5230>
  4088a8:	ldr	w0, [x29, #464]
  4088ac:	and	w0, w0, #0xf000
  4088b0:	cmp	w0, #0xa, lsl #12
  4088b4:	b.ne	407f40 <__fxstatat@plt+0x4a60>  // b.any
  4088b8:	ldr	x1, [x29, #496]
  4088bc:	mov	x0, x23
  4088c0:	str	x1, [x29, #248]
  4088c4:	bl	402c50 <strlen@plt>
  4088c8:	ldr	x1, [x29, #248]
  4088cc:	cmp	x1, x0
  4088d0:	b.ne	407f40 <__fxstatat@plt+0x4a60>  // b.any
  4088d4:	mov	x0, x19
  4088d8:	bl	409da0 <__fxstatat@plt+0x68c0>
  4088dc:	str	x0, [x29, #248]
  4088e0:	cbz	x0, 407f40 <__fxstatat@plt+0x4a60>
  4088e4:	mov	x1, x23
  4088e8:	bl	403130 <strcmp@plt>
  4088ec:	ldr	x2, [x29, #248]
  4088f0:	cbnz	w0, 409118 <__fxstatat@plt+0x5c38>
  4088f4:	mov	x0, x2
  4088f8:	bl	4031b0 <free@plt>
  4088fc:	mov	x0, x23
  408900:	bl	4031b0 <free@plt>
  408904:	b	408478 <__fxstatat@plt+0x4f98>
  408908:	bl	4033f0 <__errno_location@plt>
  40890c:	mov	x3, x0
  408910:	mov	w2, #0x5                   	// #5
  408914:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  408918:	mov	x0, #0x0                   	// #0
  40891c:	add	x1, x1, #0xf98
  408920:	ldr	w23, [x3]
  408924:	bl	403350 <dcgettext@plt>
  408928:	mov	x3, x19
  40892c:	mov	x2, x0
  408930:	mov	w1, w23
  408934:	mov	w0, #0x0                   	// #0
  408938:	bl	402c90 <error@plt>
  40893c:	ldrb	w0, [x22, #36]
  408940:	cbnz	w0, 406c58 <__fxstatat@plt+0x3778>
  408944:	str	w25, [x29, #248]
  408948:	mov	w25, #0x0                   	// #0
  40894c:	b	4066ac <__fxstatat@plt+0x31cc>
  408950:	bl	4033f0 <__errno_location@plt>
  408954:	mov	x3, x0
  408958:	mov	w2, #0x5                   	// #5
  40895c:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  408960:	mov	x0, #0x0                   	// #0
  408964:	add	x1, x1, #0x400
  408968:	ldr	w23, [x3]
  40896c:	bl	403350 <dcgettext@plt>
  408970:	mov	x2, x0
  408974:	mov	x1, x19
  408978:	mov	w0, #0x4                   	// #4
  40897c:	stp	x2, xzr, [x29, #232]
  408980:	mov	w25, #0x0                   	// #0
  408984:	bl	40e360 <__fxstatat@plt+0xae80>
  408988:	mov	x3, x0
  40898c:	ldr	x2, [x29, #232]
  408990:	mov	w1, w23
  408994:	mov	w0, #0x0                   	// #0
  408998:	bl	402c90 <error@plt>
  40899c:	b	408740 <__fxstatat@plt+0x5260>
  4089a0:	ldp	x1, x0, [x29, #392]
  4089a4:	stp	x1, x0, [x29, #272]
  4089a8:	add	x2, x29, #0x110
  4089ac:	ldp	x1, x0, [x29, #408]
  4089b0:	stp	x1, x0, [x29, #288]
  4089b4:	ldr	w0, [x29, #200]
  4089b8:	mov	x1, x19
  4089bc:	bl	40ff58 <__fxstatat@plt+0xca78>
  4089c0:	cbz	w0, 40866c <__fxstatat@plt+0x518c>
  4089c4:	bl	4033f0 <__errno_location@plt>
  4089c8:	mov	x3, x0
  4089cc:	mov	w2, #0x5                   	// #5
  4089d0:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  4089d4:	mov	x0, #0x0                   	// #0
  4089d8:	add	x1, x1, #0x500
  4089dc:	ldr	w23, [x3]
  4089e0:	bl	403350 <dcgettext@plt>
  4089e4:	mov	x1, x19
  4089e8:	mov	x25, x0
  4089ec:	mov	w0, #0x4                   	// #4
  4089f0:	bl	40e360 <__fxstatat@plt+0xae80>
  4089f4:	mov	x2, x25
  4089f8:	mov	x3, x0
  4089fc:	mov	w1, w23
  408a00:	mov	w0, #0x0                   	// #0
  408a04:	bl	402c90 <error@plt>
  408a08:	ldrb	w0, [x22, #36]
  408a0c:	cbz	w0, 40866c <__fxstatat@plt+0x518c>
  408a10:	mov	w25, #0x0                   	// #0
  408a14:	b	408740 <__fxstatat@plt+0x5260>
  408a18:	mov	w23, #0x15                  	// #21
  408a1c:	b	407b0c <__fxstatat@plt+0x462c>
  408a20:	ldrb	w1, [x22, #37]
  408a24:	mov	x3, x22
  408a28:	mov	x0, x19
  408a2c:	mov	w2, #0x0                   	// #0
  408a30:	bl	405c00 <__fxstatat@plt+0x2720>
  408a34:	ands	w25, w0, #0xff
  408a38:	b.ne	4084ec <__fxstatat@plt+0x500c>  // b.any
  408a3c:	ldrb	w21, [x22, #38]
  408a40:	cbz	w21, 4084ec <__fxstatat@plt+0x500c>
  408a44:	mov	w21, #0x0                   	// #0
  408a48:	str	xzr, [x29, #240]
  408a4c:	b	408740 <__fxstatat@plt+0x5260>
  408a50:	ldr	w23, [x23]
  408a54:	cmp	w23, #0x2
  408a58:	b.ne	408a6c <__fxstatat@plt+0x558c>  // b.any
  408a5c:	ldrb	w0, [x22, #24]
  408a60:	cbnz	w0, 408a6c <__fxstatat@plt+0x558c>
  408a64:	str	wzr, [x29, #176]
  408a68:	b	407ab8 <__fxstatat@plt+0x45d8>
  408a6c:	mov	w21, #0x0                   	// #0
  408a70:	b	407b0c <__fxstatat@plt+0x462c>
  408a74:	ldr	w0, [x29, #200]
  408a78:	mov	w21, #0x1                   	// #1
  408a7c:	tbnz	w0, #31, 407b0c <__fxstatat@plt+0x462c>
  408a80:	b	4084f0 <__fxstatat@plt+0x5010>
  408a84:	ldr	x0, [x29, #624]
  408a88:	mov	x1, #0x200                 	// #512
  408a8c:	ldr	x2, [x29, #640]
  408a90:	str	x0, [x29, #240]
  408a94:	sdiv	x1, x0, x1
  408a98:	ldr	w0, [x29, #720]
  408a9c:	and	w0, w0, #0xf000
  408aa0:	cmp	x2, x1
  408aa4:	b.ge	408cc8 <__fxstatat@plt+0x57e8>  // b.tcont
  408aa8:	cmp	w0, #0x8, lsl #12
  408aac:	b.eq	409270 <__fxstatat@plt+0x5d90>  // b.none
  408ab0:	ldr	w0, [x29, #632]
  408ab4:	mov	x2, #0x7fffffffffffffff    	// #9223372036854775807
  408ab8:	ldr	x1, [x29, #184]
  408abc:	cmp	w0, #0x20, lsl #12
  408ac0:	csel	w0, w0, w5, ge  // ge = tcont
  408ac4:	sub	x2, x2, x23
  408ac8:	str	x2, [x29, #232]
  408acc:	mov	w25, #0x1                   	// #1
  408ad0:	sxtw	x0, w0
  408ad4:	bl	40a5b8 <__fxstatat@plt+0x70d8>
  408ad8:	ldr	x2, [x29, #232]
  408adc:	ldr	x3, [x29, #184]
  408ae0:	ldr	x1, [x29, #240]
  408ae4:	cmp	x3, x1
  408ae8:	b.ls	4085bc <__fxstatat@plt+0x50dc>  // b.plast
  408aec:	add	x1, x1, #0x1
  408af0:	str	x1, [x29, #184]
  408af4:	b	4085bc <__fxstatat@plt+0x50dc>
  408af8:	ldr	w0, [x29, #200]
  408afc:	mov	x1, #0x9409                	// #37897
  408b00:	ldr	w2, [x29, #248]
  408b04:	movk	x1, #0x4004, lsl #16
  408b08:	bl	4034b0 <ioctl@plt>
  408b0c:	cbz	w0, 408828 <__fxstatat@plt+0x5348>
  408b10:	ldr	w0, [x22, #56]
  408b14:	cmp	w0, #0x2
  408b18:	b.ne	408520 <__fxstatat@plt+0x5040>  // b.any
  408b1c:	bl	4033f0 <__errno_location@plt>
  408b20:	mov	x3, x0
  408b24:	mov	w2, #0x5                   	// #5
  408b28:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  408b2c:	mov	x0, #0x0                   	// #0
  408b30:	add	x1, x1, #0x490
  408b34:	ldr	w25, [x3]
  408b38:	bl	403350 <dcgettext@plt>
  408b3c:	mov	x5, x0
  408b40:	mov	x2, x19
  408b44:	mov	w1, #0x4                   	// #4
  408b48:	mov	w0, #0x0                   	// #0
  408b4c:	str	x5, [x29, #240]
  408b50:	bl	40e2d0 <__fxstatat@plt+0xadf0>
  408b54:	mov	x23, x0
  408b58:	mov	x2, x20
  408b5c:	mov	w1, #0x4                   	// #4
  408b60:	mov	w0, #0x1                   	// #1
  408b64:	bl	40e2d0 <__fxstatat@plt+0xadf0>
  408b68:	ldr	x5, [x29, #240]
  408b6c:	mov	x4, x0
  408b70:	mov	w1, w25
  408b74:	mov	x3, x23
  408b78:	mov	x2, x5
  408b7c:	mov	w0, #0x0                   	// #0
  408b80:	mov	w25, #0x0                   	// #0
  408b84:	bl	402c90 <error@plt>
  408b88:	str	xzr, [x29, #240]
  408b8c:	b	408740 <__fxstatat@plt+0x5260>
  408b90:	mov	w23, #0x11                  	// #17
  408b94:	b	4087d8 <__fxstatat@plt+0x52f8>
  408b98:	ldr	w2, [x22, #16]
  408b9c:	mov	x0, x19
  408ba0:	ldr	w1, [x29, #200]
  408ba4:	bl	409d18 <__fxstatat@plt+0x6838>
  408ba8:	cmp	w0, #0x0
  408bac:	csel	w25, w25, wzr, eq  // eq = none
  408bb0:	b	408740 <__fxstatat@plt+0x5260>
  408bb4:	ldr	w3, [x29, #200]
  408bb8:	mov	x2, x19
  408bbc:	ldr	w4, [x29, #216]
  408bc0:	mov	x0, x20
  408bc4:	ldr	w1, [x29, #248]
  408bc8:	bl	409c50 <__fxstatat@plt+0x6770>
  408bcc:	cbz	w0, 408740 <__fxstatat@plt+0x5260>
  408bd0:	ldrb	w0, [x22, #36]
  408bd4:	cmp	w0, #0x0
  408bd8:	csel	w25, w25, wzr, eq  // eq = none
  408bdc:	b	408740 <__fxstatat@plt+0x5260>
  408be0:	bl	402cd0 <geteuid@plt>
  408be4:	cbz	w0, 4086cc <__fxstatat@plt+0x51ec>
  408be8:	ldr	w23, [x29, #200]
  408bec:	mov	x1, x19
  408bf0:	mov	w2, #0x180                 	// #384
  408bf4:	mov	w0, w23
  408bf8:	bl	405038 <__fxstatat@plt+0x1b58>
  408bfc:	ldr	w1, [x29, #248]
  408c00:	cmp	w0, #0x0
  408c04:	cset	w5, eq  // eq = none
  408c08:	mov	x4, x22
  408c0c:	mov	w3, w23
  408c10:	mov	x2, x19
  408c14:	mov	x0, x20
  408c18:	str	w5, [x29, #232]
  408c1c:	bl	405050 <__fxstatat@plt+0x1b70>
  408c20:	ands	w25, w0, #0xff
  408c24:	ldr	w5, [x29, #232]
  408c28:	b.ne	4086f4 <__fxstatat@plt+0x5214>  // b.any
  408c2c:	b	4086ec <__fxstatat@plt+0x520c>
  408c30:	bl	405fc0 <__fxstatat@plt+0x2ae0>
  408c34:	ldr	w1, [x29, #176]
  408c38:	bics	wzr, w1, w0
  408c3c:	b.eq	408740 <__fxstatat@plt+0x5260>  // b.none
  408c40:	ldr	w2, [x29, #148]
  408c44:	mov	x1, x19
  408c48:	ldr	w0, [x29, #200]
  408c4c:	bl	405038 <__fxstatat@plt+0x1b58>
  408c50:	cbz	w0, 408740 <__fxstatat@plt+0x5260>
  408c54:	bl	4033f0 <__errno_location@plt>
  408c58:	mov	x3, x0
  408c5c:	mov	w2, #0x5                   	// #5
  408c60:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  408c64:	mov	x0, #0x0                   	// #0
  408c68:	add	x1, x1, #0x518
  408c6c:	ldr	w23, [x3]
  408c70:	bl	403350 <dcgettext@plt>
  408c74:	mov	x2, x0
  408c78:	mov	x1, x19
  408c7c:	mov	w0, #0x4                   	// #4
  408c80:	str	x2, [x29, #232]
  408c84:	bl	40e360 <__fxstatat@plt+0xae80>
  408c88:	mov	x3, x0
  408c8c:	ldr	x2, [x29, #232]
  408c90:	mov	w1, w23
  408c94:	mov	w0, #0x0                   	// #0
  408c98:	bl	402c90 <error@plt>
  408c9c:	b	408bd0 <__fxstatat@plt+0x56f0>
  408ca0:	bl	405fc0 <__fxstatat@plt+0x2ae0>
  408ca4:	mov	w21, w23
  408ca8:	ldr	w1, [x29, #200]
  408cac:	mov	w2, #0x1b6                 	// #438
  408cb0:	bic	w2, w2, w0
  408cb4:	mov	x0, x19
  408cb8:	bl	409d18 <__fxstatat@plt+0x6838>
  408cbc:	cmp	w0, #0x0
  408cc0:	csel	w25, w25, wzr, eq  // eq = none
  408cc4:	b	408740 <__fxstatat@plt+0x5260>
  408cc8:	cmp	w0, #0x8, lsl #12
  408ccc:	b.eq	409034 <__fxstatat@plt+0x5b54>  // b.none
  408cd0:	ldr	w0, [x29, #632]
  408cd4:	mov	x2, #0x7fffffffffffffff    	// #9223372036854775807
  408cd8:	ldr	x1, [x29, #184]
  408cdc:	cmp	w0, #0x20, lsl #12
  408ce0:	csel	w0, w0, w5, ge  // ge = tcont
  408ce4:	sub	x2, x2, x23
  408ce8:	str	x2, [x29, #232]
  408cec:	sxtw	x0, w0
  408cf0:	bl	40a5b8 <__fxstatat@plt+0x70d8>
  408cf4:	ldr	x2, [x29, #232]
  408cf8:	b	408adc <__fxstatat@plt+0x55fc>
  408cfc:	bl	405270 <__fxstatat@plt+0x1d90>
  408d00:	ldr	w0, [x29, #200]
  408d04:	ldr	x1, [x29, #272]
  408d08:	bl	403380 <ftruncate@plt>
  408d0c:	tbz	w0, #31, 408664 <__fxstatat@plt+0x5184>
  408d10:	bl	4033f0 <__errno_location@plt>
  408d14:	mov	x3, x0
  408d18:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  408d1c:	add	x1, x1, #0x4e8
  408d20:	mov	w2, #0x5                   	// #5
  408d24:	mov	x0, #0x0                   	// #0
  408d28:	ldr	w23, [x3]
  408d2c:	bl	403350 <dcgettext@plt>
  408d30:	mov	x1, x19
  408d34:	mov	x25, x0
  408d38:	mov	w0, #0x4                   	// #4
  408d3c:	bl	40e360 <__fxstatat@plt+0xae80>
  408d40:	mov	x3, x0
  408d44:	mov	x2, x25
  408d48:	mov	w1, w23
  408d4c:	mov	w0, #0x0                   	// #0
  408d50:	mov	w25, #0x0                   	// #0
  408d54:	bl	402c90 <error@plt>
  408d58:	b	408740 <__fxstatat@plt+0x5260>
  408d5c:	ldr	x10, [x29, #624]
  408d60:	mov	w0, #0x1                   	// #1
  408d64:	str	wzr, [x29, #108]
  408d68:	str	w0, [x29, #172]
  408d6c:	add	x0, x29, #0x110
  408d70:	str	x0, [x29, #232]
  408d74:	mov	x1, x0
  408d78:	ldr	w0, [x29, #248]
  408d7c:	mov	x3, #0x0                   	// #0
  408d80:	stp	x10, x3, [x29, #120]
  408d84:	mov	x23, #0x0                   	// #0
  408d88:	mov	x25, #0x0                   	// #0
  408d8c:	bl	409658 <__fxstatat@plt+0x6178>
  408d90:	str	x22, [x29, #112]
  408d94:	ldp	x10, x3, [x29, #120]
  408d98:	str	x28, [x29, #128]
  408d9c:	ldr	w28, [x29, #200]
  408da0:	str	w27, [x29, #144]
  408da4:	ldr	w27, [x29, #248]
  408da8:	ldr	x22, [x29, #184]
  408dac:	stp	w24, w26, [x29, #136]
  408db0:	mov	x24, x23
  408db4:	mov	x26, x10
  408db8:	mov	x23, x20
  408dbc:	str	w21, [x29, #120]
  408dc0:	ldr	x0, [x29, #232]
  408dc4:	str	x3, [x29, #96]
  408dc8:	bl	409678 <__fxstatat@plt+0x6198>
  408dcc:	tst	w0, #0xff
  408dd0:	ldr	x3, [x29, #96]
  408dd4:	b.eq	409124 <__fxstatat@plt+0x5c44>  // b.none
  408dd8:	ldr	x0, [x29, #296]
  408ddc:	cbz	x0, 408f58 <__fxstatat@plt+0x5a78>
  408de0:	mov	w20, #0x0                   	// #0
  408de4:	mov	x3, x25
  408de8:	mov	x0, x24
  408dec:	mov	w25, w20
  408df0:	mov	x1, #0x0                   	// #0
  408df4:	mov	x20, x19
  408df8:	mov	x19, x26
  408dfc:	b	408e80 <__fxstatat@plt+0x59a0>
  408e00:	ldr	w0, [x29, #172]
  408e04:	cmp	w0, #0x3
  408e08:	ldr	x0, [x29, #152]
  408e0c:	csel	x4, x0, xzr, eq  // eq = none
  408e10:	ldr	x2, [x29, #160]
  408e14:	add	x0, x29, #0x108
  408e18:	stp	x21, x0, [sp]
  408e1c:	add	x0, x29, #0x107
  408e20:	mov	x7, x20
  408e24:	str	x0, [sp, #16]
  408e28:	mov	x6, x23
  408e2c:	mov	x3, x22
  408e30:	mov	w1, w28
  408e34:	mov	w0, w27
  408e38:	mov	w5, #0x1                   	// #1
  408e3c:	bl	4056b0 <__fxstatat@plt+0x21d0>
  408e40:	tst	w0, #0xff
  408e44:	b.eq	408f00 <__fxstatat@plt+0x5a20>  // b.none
  408e48:	ldr	x0, [x29, #264]
  408e4c:	ldrb	w1, [x29, #263]
  408e50:	cmp	x0, #0x0
  408e54:	add	x3, x24, x0
  408e58:	csel	w26, w1, w26, ne  // ne = any
  408e5c:	cmp	x3, x19
  408e60:	b.eq	409018 <__fxstatat@plt+0x5b38>  // b.none
  408e64:	ldr	x0, [x29, #296]
  408e68:	add	w1, w25, #0x1
  408e6c:	mov	x25, x1
  408e70:	cmp	x0, w1, uxtw
  408e74:	b.ls	408f48 <__fxstatat@plt+0x5a68>  // b.plast
  408e78:	mov	x3, x21
  408e7c:	mov	x0, x24
  408e80:	ldr	x2, [x29, #312]
  408e84:	add	x1, x1, x1, lsl #1
  408e88:	add	x4, x2, x1, lsl #3
  408e8c:	ldr	x24, [x2, x1, lsl #3]
  408e90:	ldr	x21, [x4, #8]
  408e94:	add	x1, x24, x21
  408e98:	cmp	x1, x19
  408e9c:	b.le	408eac <__fxstatat@plt+0x59cc>
  408ea0:	cmp	x24, x19
  408ea4:	csel	x24, x24, x19, le
  408ea8:	sub	x21, x19, x24
  408eac:	sub	x0, x24, x0
  408eb0:	mov	w26, #0x0                   	// #0
  408eb4:	subs	x3, x0, x3
  408eb8:	b.eq	408e00 <__fxstatat@plt+0x5920>  // b.none
  408ebc:	mov	x1, x24
  408ec0:	mov	w0, w27
  408ec4:	mov	w2, #0x0                   	// #0
  408ec8:	str	x3, [x29, #192]
  408ecc:	bl	402dd0 <lseek@plt>
  408ed0:	ldr	x3, [x29, #192]
  408ed4:	tbnz	x0, #63, 409208 <__fxstatat@plt+0x5d28>
  408ed8:	ldr	w0, [x29, #172]
  408edc:	cmp	w0, #0x1
  408ee0:	b.eq	408f2c <__fxstatat@plt+0x5a4c>  // b.none
  408ee4:	cmp	w0, #0x3
  408ee8:	mov	x1, x20
  408eec:	cset	w2, eq  // eq = none
  408ef0:	mov	w0, w28
  408ef4:	bl	4055e0 <__fxstatat@plt+0x2100>
  408ef8:	ands	w26, w0, #0xff
  408efc:	b.ne	408e00 <__fxstatat@plt+0x5920>  // b.any
  408f00:	ldr	w21, [x29, #120]
  408f04:	mov	x19, x20
  408f08:	ldp	w24, w26, [x29, #136]
  408f0c:	mov	x20, x23
  408f10:	ldr	w27, [x29, #144]
  408f14:	ldr	x22, [x29, #112]
  408f18:	ldr	x28, [x29, #128]
  408f1c:	mov	w25, #0x0                   	// #0
  408f20:	ldr	x0, [x29, #312]
  408f24:	bl	4031b0 <free@plt>
  408f28:	b	408740 <__fxstatat@plt+0x5260>
  408f2c:	mov	x1, x3
  408f30:	mov	w0, w28
  408f34:	bl	404f20 <__fxstatat@plt+0x1a40>
  408f38:	tst	w0, #0xff
  408f3c:	b.eq	409168 <__fxstatat@plt+0x5c88>  // b.none
  408f40:	mov	x4, #0x0                   	// #0
  408f44:	b	408e10 <__fxstatat@plt+0x5930>
  408f48:	mov	x25, x21
  408f4c:	str	w26, [x29, #192]
  408f50:	mov	x26, x19
  408f54:	mov	x19, x20
  408f58:	ldr	x0, [x29, #312]
  408f5c:	str	x3, [x29, #96]
  408f60:	bl	4031b0 <free@plt>
  408f64:	str	xzr, [x29, #296]
  408f68:	ldrb	w0, [x29, #305]
  408f6c:	str	xzr, [x29, #312]
  408f70:	ldr	x3, [x29, #96]
  408f74:	cbz	w0, 408dc0 <__fxstatat@plt+0x58e0>
  408f78:	mov	x10, x26
  408f7c:	ldr	w21, [x29, #120]
  408f80:	ldp	w24, w26, [x29, #136]
  408f84:	mov	x20, x23
  408f88:	ldr	w27, [x29, #144]
  408f8c:	ldr	x22, [x29, #112]
  408f90:	ldr	x28, [x29, #128]
  408f94:	cmp	x3, x10
  408f98:	ldr	w0, [x29, #192]
  408f9c:	cset	w23, lt  // lt = tstop
  408fa0:	cmp	w23, #0x0
  408fa4:	ccmp	w0, #0x0, #0x0, eq  // eq = none
  408fa8:	b.eq	408664 <__fxstatat@plt+0x5184>  // b.none
  408fac:	ldr	w0, [x29, #172]
  408fb0:	cmp	w0, #0x1
  408fb4:	b.eq	409258 <__fxstatat@plt+0x5d78>  // b.none
  408fb8:	ldr	w0, [x29, #200]
  408fbc:	mov	x1, x10
  408fc0:	str	x3, [x29, #192]
  408fc4:	str	x10, [x29, #232]
  408fc8:	bl	403380 <ftruncate@plt>
  408fcc:	ldr	x3, [x29, #192]
  408fd0:	ldr	x10, [x29, #232]
  408fd4:	cbnz	w0, 408d10 <__fxstatat@plt+0x5830>
  408fd8:	ldr	w0, [x29, #172]
  408fdc:	cmp	w23, #0x0
  408fe0:	ccmp	w0, #0x3, #0x0, ne  // ne = any
  408fe4:	b.ne	408664 <__fxstatat@plt+0x5184>  // b.any
  408fe8:	ldr	w0, [x29, #200]
  408fec:	sub	x2, x10, x3
  408ff0:	mov	x1, x3
  408ff4:	bl	404fe8 <__fxstatat@plt+0x1b08>
  408ff8:	tbz	w0, #31, 408664 <__fxstatat@plt+0x5184>
  408ffc:	bl	4033f0 <__errno_location@plt>
  409000:	mov	x3, x0
  409004:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  409008:	mov	w2, #0x5                   	// #5
  40900c:	add	x1, x1, #0xec8
  409010:	mov	x0, #0x0                   	// #0
  409014:	b	408d28 <__fxstatat@plt+0x5848>
  409018:	mov	w0, #0x1                   	// #1
  40901c:	mov	x25, x21
  409020:	str	w26, [x29, #192]
  409024:	mov	x26, x19
  409028:	mov	x19, x20
  40902c:	strb	w0, [x29, #305]
  409030:	b	408f58 <__fxstatat@plt+0x5a78>
  409034:	ldr	w0, [x22, #12]
  409038:	cmp	w0, #0x3
  40903c:	b.eq	409088 <__fxstatat@plt+0x5ba8>  // b.none
  409040:	ldr	w0, [x29, #632]
  409044:	mov	w1, #0x20000               	// #131072
  409048:	mov	x2, #0x7fffffffffffffff    	// #9223372036854775807
  40904c:	sub	x2, x2, x23
  409050:	cmp	w0, w1
  409054:	str	w3, [x29, #232]
  409058:	csel	w0, w0, w1, ge  // ge = tcont
  40905c:	str	x2, [x29, #240]
  409060:	ldr	x1, [x29, #184]
  409064:	sxtw	x0, w0
  409068:	bl	40a5b8 <__fxstatat@plt+0x70d8>
  40906c:	ldr	w3, [x29, #232]
  409070:	ldr	x2, [x29, #240]
  409074:	cmp	w3, #0x8, lsl #12
  409078:	b.ne	4085bc <__fxstatat@plt+0x50dc>  // b.any
  40907c:	ldr	x1, [x29, #624]
  409080:	str	x1, [x29, #240]
  409084:	b	408adc <__fxstatat@plt+0x55fc>
  409088:	ldr	x0, [x29, #184]
  40908c:	add	x0, x23, x0
  409090:	bl	410bd8 <__fxstatat@plt+0xd6f8>
  409094:	add	x1, x29, #0x110
  409098:	stp	x1, x0, [x29, #232]
  40909c:	sub	x1, x23, #0x1
  4090a0:	add	x1, x0, x1
  4090a4:	udiv	x0, x1, x23
  4090a8:	msub	x0, x0, x23, x1
  4090ac:	sub	x0, x1, x0
  4090b0:	str	x0, [x29, #160]
  4090b4:	b	408614 <__fxstatat@plt+0x5134>
  4090b8:	ldr	w2, [x29, #148]
  4090bc:	mov	x4, x22
  4090c0:	mov	x1, x19
  4090c4:	mov	x0, x20
  4090c8:	mov	w3, #0x1                   	// #1
  4090cc:	bl	405b20 <__fxstatat@plt+0x2640>
  4090d0:	ands	w25, w0, #0xff
  4090d4:	b.ne	407ab0 <__fxstatat@plt+0x45d0>  // b.any
  4090d8:	str	xzr, [x29, #240]
  4090dc:	b	407b50 <__fxstatat@plt+0x4670>
  4090e0:	mov	w2, #0x5                   	// #5
  4090e4:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  4090e8:	mov	x0, #0x0                   	// #0
  4090ec:	add	x1, x1, #0xe28
  4090f0:	bl	403350 <dcgettext@plt>
  4090f4:	mov	x21, x0
  4090f8:	mov	x1, x19
  4090fc:	mov	w0, #0x4                   	// #4
  409100:	bl	40e360 <__fxstatat@plt+0xae80>
  409104:	mov	x2, x0
  409108:	mov	x1, x21
  40910c:	mov	w0, #0x1                   	// #1
  409110:	bl	402f20 <__printf_chk@plt>
  409114:	b	407aa8 <__fxstatat@plt+0x45c8>
  409118:	mov	x0, x2
  40911c:	bl	4031b0 <free@plt>
  409120:	b	407f40 <__fxstatat@plt+0x4a60>
  409124:	ldrb	w0, [x29, #305]
  409128:	mov	x10, x26
  40912c:	ldr	w21, [x29, #120]
  409130:	mov	x20, x23
  409134:	ldp	w24, w26, [x29, #136]
  409138:	ldr	w27, [x29, #144]
  40913c:	ldr	x22, [x29, #112]
  409140:	ldr	x28, [x29, #128]
  409144:	cbnz	w0, 408f94 <__fxstatat@plt+0x5ab4>
  409148:	ldrb	w0, [x29, #304]
  40914c:	cbz	w0, 4091d0 <__fxstatat@plt+0x5cf0>
  409150:	ldr	w0, [x29, #108]
  409154:	cmp	w0, #0x0
  409158:	ldr	x0, [x29, #152]
  40915c:	csel	x0, x0, xzr, ne  // ne = any
  409160:	str	x0, [x29, #152]
  409164:	b	408614 <__fxstatat@plt+0x5134>
  409168:	bl	4033f0 <__errno_location@plt>
  40916c:	mov	x3, x0
  409170:	mov	x19, x20
  409174:	mov	w2, #0x5                   	// #5
  409178:	ldr	w21, [x29, #120]
  40917c:	mov	x20, x23
  409180:	ldp	w24, w26, [x29, #136]
  409184:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  409188:	ldr	w23, [x3]
  40918c:	add	x1, x1, #0x4d0
  409190:	ldr	w27, [x29, #144]
  409194:	mov	x0, #0x0                   	// #0
  409198:	ldr	x22, [x29, #112]
  40919c:	ldr	x28, [x29, #128]
  4091a0:	bl	403350 <dcgettext@plt>
  4091a4:	mov	x2, x19
  4091a8:	mov	x25, x0
  4091ac:	mov	w1, #0x3                   	// #3
  4091b0:	mov	w0, #0x0                   	// #0
  4091b4:	bl	40e430 <__fxstatat@plt+0xaf50>
  4091b8:	mov	x3, x0
  4091bc:	mov	x2, x25
  4091c0:	mov	w1, w23
  4091c4:	mov	w0, #0x0                   	// #0
  4091c8:	bl	402c90 <error@plt>
  4091cc:	b	408f1c <__fxstatat@plt+0x5a3c>
  4091d0:	bl	4033f0 <__errno_location@plt>
  4091d4:	mov	x3, x0
  4091d8:	mov	w2, #0x5                   	// #5
  4091dc:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  4091e0:	mov	x0, #0x0                   	// #0
  4091e4:	add	x1, x1, #0x4b0
  4091e8:	ldr	w23, [x3]
  4091ec:	bl	403350 <dcgettext@plt>
  4091f0:	mov	x2, x20
  4091f4:	mov	x25, x0
  4091f8:	mov	w1, #0x3                   	// #3
  4091fc:	mov	w0, #0x0                   	// #0
  409200:	bl	40e430 <__fxstatat@plt+0xaf50>
  409204:	b	408d40 <__fxstatat@plt+0x5860>
  409208:	bl	4033f0 <__errno_location@plt>
  40920c:	mov	x3, x0
  409210:	mov	w2, #0x5                   	// #5
  409214:	ldr	w21, [x29, #120]
  409218:	ldp	w24, w26, [x29, #136]
  40921c:	mov	x19, x20
  409220:	ldr	w27, [x29, #144]
  409224:	mov	x20, x23
  409228:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  40922c:	ldr	w23, [x3]
  409230:	add	x1, x1, #0xeb8
  409234:	mov	x0, #0x0                   	// #0
  409238:	ldr	x22, [x29, #112]
  40923c:	ldr	x28, [x29, #128]
  409240:	bl	403350 <dcgettext@plt>
  409244:	mov	x1, x20
  409248:	mov	x25, x0
  40924c:	mov	w0, #0x4                   	// #4
  409250:	bl	40e360 <__fxstatat@plt+0xae80>
  409254:	b	4091b8 <__fxstatat@plt+0x5cd8>
  409258:	ldr	w0, [x29, #200]
  40925c:	sub	x1, x10, x3
  409260:	bl	404f20 <__fxstatat@plt+0x1a40>
  409264:	tst	w0, #0xff
  409268:	b.ne	408664 <__fxstatat@plt+0x5184>  // b.any
  40926c:	b	408d10 <__fxstatat@plt+0x5830>
  409270:	ldr	w0, [x22, #12]
  409274:	cmp	w0, #0x3
  409278:	b.eq	409284 <__fxstatat@plt+0x5da4>  // b.none
  40927c:	cmp	w0, #0x2
  409280:	b.ne	408ab0 <__fxstatat@plt+0x55d0>  // b.any
  409284:	ldr	x0, [x29, #184]
  409288:	add	x0, x23, x0
  40928c:	bl	410bd8 <__fxstatat@plt+0xd6f8>
  409290:	sub	x1, x23, #0x1
  409294:	str	x0, [x29, #240]
  409298:	add	x1, x0, x1
  40929c:	ldr	x10, [x29, #624]
  4092a0:	udiv	x0, x1, x23
  4092a4:	msub	x0, x0, x23, x1
  4092a8:	sub	x0, x1, x0
  4092ac:	str	x0, [x29, #160]
  4092b0:	ldr	w0, [x22, #12]
  4092b4:	str	w0, [x29, #172]
  4092b8:	ldr	w0, [x29, #192]
  4092bc:	str	w0, [x29, #108]
  4092c0:	b	408d6c <__fxstatat@plt+0x588c>
  4092c4:	mov	w2, #0x5                   	// #5
  4092c8:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  4092cc:	mov	x0, #0x0                   	// #0
  4092d0:	add	x1, x1, #0x448
  4092d4:	bl	403350 <dcgettext@plt>
  4092d8:	mov	x21, x0
  4092dc:	mov	x1, x19
  4092e0:	mov	w0, #0x4                   	// #4
  4092e4:	bl	40e360 <__fxstatat@plt+0xae80>
  4092e8:	mov	x3, x0
  4092ec:	mov	x2, x21
  4092f0:	mov	w1, #0x0                   	// #0
  4092f4:	ldr	w21, [x29, #232]
  4092f8:	mov	w0, #0x0                   	// #0
  4092fc:	str	xzr, [x29, #240]
  409300:	bl	402c90 <error@plt>
  409304:	b	407b50 <__fxstatat@plt+0x4670>
  409308:	ldr	w23, [x23]
  40930c:	mov	w2, #0x5                   	// #5
  409310:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  409314:	mov	x0, #0x0                   	// #0
  409318:	add	x1, x1, #0x1d8
  40931c:	bl	403350 <dcgettext@plt>
  409320:	mov	x1, x19
  409324:	mov	x25, x0
  409328:	b	407b28 <__fxstatat@plt+0x4648>
  40932c:	nop
  409330:	sub	sp, sp, #0x30
  409334:	stp	x29, x30, [sp, #16]
  409338:	add	x29, sp, #0x10
  40933c:	cbz	x3, 409448 <__fxstatat@plt+0x5f68>
  409340:	mov	x6, x5
  409344:	ldr	w5, [x3]
  409348:	cmp	w5, #0x3
  40934c:	b.hi	409428 <__fxstatat@plt+0x5f48>  // b.pmore
  409350:	ldr	w5, [x3, #12]
  409354:	sub	w7, w5, #0x1
  409358:	cmp	w7, #0x2
  40935c:	b.hi	409408 <__fxstatat@plt+0x5f28>  // b.pmore
  409360:	ldr	w7, [x3, #56]
  409364:	cmp	w7, #0x2
  409368:	b.hi	4093e8 <__fxstatat@plt+0x5f08>  // b.pmore
  40936c:	ldrb	w8, [x3, #23]
  409370:	and	w2, w2, #0xff
  409374:	cbnz	w8, 4093c0 <__fxstatat@plt+0x5ee0>
  409378:	cmp	w5, #0x2
  40937c:	ccmp	w7, #0x2, #0x0, ne  // ne = any
  409380:	b.eq	409468 <__fxstatat@plt+0x5f88>  // b.none
  409384:	adrp	x8, 42c000 <__progname@@GLIBC_2.17+0x1aa8>
  409388:	add	x8, x8, #0x598
  40938c:	stp	x4, x6, [sp]
  409390:	mov	x5, x3
  409394:	add	x7, sp, #0x2f
  409398:	str	x0, [x8, #1032]
  40939c:	mov	x3, #0x0                   	// #0
  4093a0:	str	x1, [x8, #1040]
  4093a4:	mov	w6, #0x1                   	// #1
  4093a8:	mov	x4, #0x0                   	// #0
  4093ac:	strb	wzr, [sp, #47]
  4093b0:	bl	406018 <__fxstatat@plt+0x2b38>
  4093b4:	ldp	x29, x30, [sp, #16]
  4093b8:	add	sp, sp, #0x30
  4093bc:	ret
  4093c0:	ldrb	w8, [x3, #44]
  4093c4:	cbz	w8, 409378 <__fxstatat@plt+0x5e98>
  4093c8:	adrp	x3, 415000 <__fxstatat@plt+0x11b20>
  4093cc:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  4093d0:	adrp	x0, 415000 <__fxstatat@plt+0x11b20>
  4093d4:	add	x3, x3, #0x790
  4093d8:	add	x1, x1, #0x680
  4093dc:	add	x0, x0, #0x718
  4093e0:	mov	w2, #0xb8a                 	// #2954
  4093e4:	bl	4033e0 <__assert_fail@plt>
  4093e8:	adrp	x3, 415000 <__fxstatat@plt+0x11b20>
  4093ec:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  4093f0:	adrp	x0, 415000 <__fxstatat@plt+0x11b20>
  4093f4:	add	x3, x3, #0x790
  4093f8:	add	x1, x1, #0x680
  4093fc:	add	x0, x0, #0x6f0
  409400:	mov	w2, #0xb89                 	// #2953
  409404:	bl	4033e0 <__assert_fail@plt>
  409408:	adrp	x3, 415000 <__fxstatat@plt+0x11b20>
  40940c:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  409410:	adrp	x0, 415000 <__fxstatat@plt+0x11b20>
  409414:	add	x3, x3, #0x790
  409418:	add	x1, x1, #0x680
  40941c:	add	x0, x0, #0x6c8
  409420:	mov	w2, #0xb88                 	// #2952
  409424:	bl	4033e0 <__assert_fail@plt>
  409428:	adrp	x3, 415000 <__fxstatat@plt+0x11b20>
  40942c:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  409430:	adrp	x0, 415000 <__fxstatat@plt+0x11b20>
  409434:	add	x3, x3, #0x790
  409438:	add	x1, x1, #0x680
  40943c:	add	x0, x0, #0x6a0
  409440:	mov	w2, #0xb87                 	// #2951
  409444:	bl	4033e0 <__assert_fail@plt>
  409448:	adrp	x3, 415000 <__fxstatat@plt+0x11b20>
  40944c:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  409450:	adrp	x0, 415000 <__fxstatat@plt+0x11b20>
  409454:	add	x3, x3, #0x790
  409458:	add	x1, x1, #0x680
  40945c:	add	x0, x0, #0x690
  409460:	mov	w2, #0xb86                 	// #2950
  409464:	bl	4033e0 <__assert_fail@plt>
  409468:	adrp	x3, 415000 <__fxstatat@plt+0x11b20>
  40946c:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  409470:	adrp	x0, 415000 <__fxstatat@plt+0x11b20>
  409474:	add	x3, x3, #0x790
  409478:	add	x1, x1, #0x680
  40947c:	add	x0, x0, #0x740
  409480:	mov	w2, #0xb8b                 	// #2955
  409484:	bl	4033e0 <__assert_fail@plt>
  409488:	ldr	x0, [x0]
  40948c:	udiv	x2, x0, x1
  409490:	msub	x0, x2, x1, x0
  409494:	ret
  409498:	ldr	x3, [x0]
  40949c:	ldr	x2, [x1]
  4094a0:	cmp	x3, x2
  4094a4:	b.eq	4094b0 <__fxstatat@plt+0x5fd0>  // b.none
  4094a8:	mov	w0, #0x0                   	// #0
  4094ac:	ret
  4094b0:	ldr	x2, [x0, #8]
  4094b4:	ldr	x0, [x1, #8]
  4094b8:	cmp	x2, x0
  4094bc:	cset	w0, eq  // eq = none
  4094c0:	ret
  4094c4:	nop
  4094c8:	stp	x29, x30, [sp, #-32]!
  4094cc:	mov	x29, sp
  4094d0:	str	x19, [sp, #16]
  4094d4:	mov	x19, x0
  4094d8:	ldr	x0, [x0, #16]
  4094dc:	bl	4031b0 <free@plt>
  4094e0:	mov	x0, x19
  4094e4:	ldr	x19, [sp, #16]
  4094e8:	ldp	x29, x30, [sp], #32
  4094ec:	b	4031b0 <free@plt>
  4094f0:	stp	x29, x30, [sp, #-64]!
  4094f4:	adrp	x4, 42c000 <__progname@@GLIBC_2.17+0x1aa8>
  4094f8:	mov	x3, x0
  4094fc:	mov	x29, sp
  409500:	ldr	x0, [x4, #2480]
  409504:	mov	x2, x1
  409508:	add	x1, sp, #0x28
  40950c:	stp	x3, x2, [sp, #40]
  409510:	str	xzr, [sp, #56]
  409514:	bl	40bd30 <__fxstatat@plt+0x8850>
  409518:	cbz	x0, 409538 <__fxstatat@plt+0x6058>
  40951c:	str	x19, [sp, #16]
  409520:	mov	x19, x0
  409524:	ldr	x0, [x0, #16]
  409528:	bl	4031b0 <free@plt>
  40952c:	mov	x0, x19
  409530:	bl	4031b0 <free@plt>
  409534:	ldr	x19, [sp, #16]
  409538:	ldp	x29, x30, [sp], #64
  40953c:	ret
  409540:	stp	x29, x30, [sp, #-48]!
  409544:	adrp	x4, 42c000 <__progname@@GLIBC_2.17+0x1aa8>
  409548:	mov	x3, x0
  40954c:	mov	x29, sp
  409550:	ldr	x0, [x4, #2480]
  409554:	mov	x2, x1
  409558:	add	x1, sp, #0x18
  40955c:	stp	x3, x2, [sp, #24]
  409560:	bl	40b4f8 <__fxstatat@plt+0x8018>
  409564:	cbz	x0, 40956c <__fxstatat@plt+0x608c>
  409568:	ldr	x0, [x0, #16]
  40956c:	ldp	x29, x30, [sp], #48
  409570:	ret
  409574:	nop
  409578:	stp	x29, x30, [sp, #-48]!
  40957c:	mov	x29, sp
  409580:	stp	x19, x20, [sp, #16]
  409584:	mov	x20, x2
  409588:	stp	x21, x22, [sp, #32]
  40958c:	mov	x21, x1
  409590:	mov	x22, x0
  409594:	mov	x0, #0x18                  	// #24
  409598:	bl	410bd8 <__fxstatat@plt+0xd6f8>
  40959c:	mov	x19, x0
  4095a0:	mov	x0, x22
  4095a4:	bl	410e00 <__fxstatat@plt+0xd920>
  4095a8:	mov	x2, x0
  4095ac:	adrp	x0, 42c000 <__progname@@GLIBC_2.17+0x1aa8>
  4095b0:	mov	x1, x19
  4095b4:	stp	x21, x20, [x19]
  4095b8:	ldr	x0, [x0, #2480]
  4095bc:	str	x2, [x19, #16]
  4095c0:	bl	40bce8 <__fxstatat@plt+0x8808>
  4095c4:	cbz	x0, 4095fc <__fxstatat@plt+0x611c>
  4095c8:	mov	x20, x0
  4095cc:	cmp	x19, x0
  4095d0:	mov	x0, #0x0                   	// #0
  4095d4:	b.eq	4095ec <__fxstatat@plt+0x610c>  // b.none
  4095d8:	ldr	x0, [x19, #16]
  4095dc:	bl	4031b0 <free@plt>
  4095e0:	mov	x0, x19
  4095e4:	bl	4031b0 <free@plt>
  4095e8:	ldr	x0, [x20, #16]
  4095ec:	ldp	x19, x20, [sp, #16]
  4095f0:	ldp	x21, x22, [sp, #32]
  4095f4:	ldp	x29, x30, [sp], #48
  4095f8:	ret
  4095fc:	bl	410e30 <__fxstatat@plt+0xd950>
  409600:	stp	x29, x30, [sp, #-16]!
  409604:	mov	x1, #0x0                   	// #0
  409608:	adrp	x4, 409000 <__fxstatat@plt+0x5b20>
  40960c:	mov	x29, sp
  409610:	add	x4, x4, #0x4c8
  409614:	adrp	x3, 409000 <__fxstatat@plt+0x5b20>
  409618:	adrp	x2, 409000 <__fxstatat@plt+0x5b20>
  40961c:	add	x3, x3, #0x498
  409620:	add	x2, x2, #0x488
  409624:	mov	x0, #0x67                  	// #103
  409628:	bl	40b790 <__fxstatat@plt+0x82b0>
  40962c:	adrp	x1, 42c000 <__progname@@GLIBC_2.17+0x1aa8>
  409630:	str	x0, [x1, #2480]
  409634:	cbz	x0, 409640 <__fxstatat@plt+0x6160>
  409638:	ldp	x29, x30, [sp], #16
  40963c:	ret
  409640:	bl	410e30 <__fxstatat@plt+0xd950>
  409644:	nop
  409648:	adrp	x0, 42c000 <__progname@@GLIBC_2.17+0x1aa8>
  40964c:	ldr	x0, [x0, #2480]
  409650:	b	40b928 <__fxstatat@plt+0x8448>
  409654:	nop
  409658:	mov	w2, #0x1                   	// #1
  40965c:	str	w0, [x1]
  409660:	str	xzr, [x1, #8]
  409664:	str	w2, [x1, #16]
  409668:	str	xzr, [x1, #24]
  40966c:	strh	wzr, [x1, #32]
  409670:	str	xzr, [x1, #40]
  409674:	ret
  409678:	mov	x12, #0x1040                	// #4160
  40967c:	sub	sp, sp, x12
  409680:	stp	x29, x30, [sp]
  409684:	mov	x29, sp
  409688:	stp	x19, x20, [sp, #16]
  40968c:	mov	w20, #0x18                  	// #24
  409690:	ldr	x19, [x0, #40]
  409694:	stp	x21, x22, [sp, #32]
  409698:	mov	x21, #0x660b                	// #26123
  40969c:	stp	x23, x24, [sp, #48]
  4096a0:	mov	x23, x0
  4096a4:	mov	x24, #0x0                   	// #0
  4096a8:	mov	w22, #0x48                  	// #72
  4096ac:	movk	x21, #0xc020, lsl #16
  4096b0:	mov	x2, #0x1000                	// #4096
  4096b4:	mov	w1, #0x0                   	// #0
  4096b8:	add	x0, sp, #0x40
  4096bc:	bl	402f40 <memset@plt>
  4096c0:	ldr	x3, [x23, #8]
  4096c4:	str	x3, [sp, #64]
  4096c8:	ldr	w4, [x23, #16]
  4096cc:	add	x2, sp, #0x40
  4096d0:	ldr	w0, [x23]
  4096d4:	mvn	x3, x3
  4096d8:	mov	x1, x21
  4096dc:	str	x3, [sp, #72]
  4096e0:	str	w4, [sp, #80]
  4096e4:	str	w22, [sp, #88]
  4096e8:	bl	4034b0 <ioctl@plt>
  4096ec:	tbnz	w0, #31, 409844 <__fxstatat@plt+0x6364>
  4096f0:	ldr	w0, [sp, #84]
  4096f4:	cbz	w0, 4098e8 <__fxstatat@plt+0x6408>
  4096f8:	ldr	x1, [x23, #24]
  4096fc:	mov	w0, w0
  409700:	mvn	x2, x0
  409704:	cmp	x1, x2
  409708:	b.hi	409924 <__fxstatat@plt+0x6444>  // b.pmore
  40970c:	add	x1, x1, x0
  409710:	mov	x2, #0x18                  	// #24
  409714:	ldr	x0, [x23, #40]
  409718:	str	x1, [x23, #24]
  40971c:	umulh	x3, x1, x2
  409720:	mul	x2, x1, x2
  409724:	sub	x19, x19, x0
  409728:	cmp	x3, #0x0
  40972c:	cset	x3, ne  // ne = any
  409730:	tbnz	x2, #63, 409920 <__fxstatat@plt+0x6440>
  409734:	cbnz	x3, 409920 <__fxstatat@plt+0x6440>
  409738:	add	x1, x1, x1, lsl #1
  40973c:	lsl	x1, x1, #3
  409740:	bl	410c38 <__fxstatat@plt+0xd758>
  409744:	ldr	w9, [sp, #84]
  409748:	add	x19, x0, x19
  40974c:	str	x0, [x23, #40]
  409750:	cbz	w9, 4097cc <__fxstatat@plt+0x62ec>
  409754:	add	x7, sp, #0x60
  409758:	mov	w3, #0x0                   	// #0
  40975c:	mov	w11, #0x38                  	// #56
  409760:	mov	x10, #0x7fffffffffffffff    	// #9223372036854775807
  409764:	umull	x4, w3, w11
  409768:	add	x6, x7, x4
  40976c:	ldr	x1, [x7, x4]
  409770:	ldr	x5, [x6, #16]
  409774:	sub	x2, x10, x5
  409778:	cmp	x1, x2
  40977c:	b.hi	409900 <__fxstatat@plt+0x6420>  // b.pmore
  409780:	cbz	w24, 409814 <__fxstatat@plt+0x6334>
  409784:	ldp	x2, x12, [x19]
  409788:	ldr	w8, [x6, #40]
  40978c:	ldr	w14, [x19, #16]
  409790:	and	w13, w8, #0xfffffffe
  409794:	cmp	w14, w13
  409798:	add	x2, x12, x2
  40979c:	b.eq	40986c <__fxstatat@plt+0x638c>  // b.none
  4097a0:	cmp	x1, x2
  4097a4:	b.cs	409824 <__fxstatat@plt+0x6344>  // b.hs, b.nlast
  4097a8:	sub	x8, x2, x1
  4097ac:	cmp	x5, x8
  4097b0:	b.hi	409844 <__fxstatat@plt+0x6364>  // b.pmore
  4097b4:	add	x1, x1, x5
  4097b8:	str	x2, [x7, x4]
  4097bc:	sub	x1, x1, x2
  4097c0:	str	x1, [x6, #16]
  4097c4:	cmp	w3, w9
  4097c8:	b.cc	409764 <__fxstatat@plt+0x6284>  // b.lo, b.ul, b.last
  4097cc:	ldr	w1, [x19, #16]
  4097d0:	tbnz	w1, #0, 4098d4 <__fxstatat@plt+0x63f4>
  4097d4:	ldrb	w1, [x23, #33]
  4097d8:	cmp	w24, #0x48
  4097dc:	b.ls	4098b0 <__fxstatat@plt+0x63d0>  // b.plast
  4097e0:	cbnz	w1, 4098dc <__fxstatat@plt+0x63fc>
  4097e4:	sub	w4, w24, #0x1
  4097e8:	mov	x2, #0xffffffffffffffe8    	// #-24
  4097ec:	mov	w3, #0x18                  	// #24
  4097f0:	umaddl	x1, w4, w3, x2
  4097f4:	add	x2, x0, x1
  4097f8:	ldr	x1, [x0, x1]
  4097fc:	ldr	x0, [x2, #8]
  409800:	str	x4, [x23, #24]
  409804:	add	x0, x0, x1
  409808:	str	x0, [x23, #8]
  40980c:	mov	w0, #0x1                   	// #1
  409810:	b	409850 <__fxstatat@plt+0x6370>
  409814:	ldr	x2, [x23, #8]
  409818:	cmp	x1, x2
  40981c:	b.cc	4097a8 <__fxstatat@plt+0x62c8>  // b.lo, b.ul, b.last
  409820:	ldr	w8, [x6, #40]
  409824:	umull	x2, w24, w20
  409828:	add	w3, w3, #0x1
  40982c:	add	w24, w24, #0x1
  409830:	add	x19, x0, x2
  409834:	str	x1, [x0, x2]
  409838:	str	x5, [x19, #8]
  40983c:	str	w8, [x19, #16]
  409840:	b	4097c4 <__fxstatat@plt+0x62e4>
  409844:	ldr	x0, [x23, #8]
  409848:	cbz	x0, 409888 <__fxstatat@plt+0x63a8>
  40984c:	mov	w0, #0x0                   	// #0
  409850:	mov	x12, #0x1040                	// #4160
  409854:	ldp	x29, x30, [sp]
  409858:	ldp	x19, x20, [sp, #16]
  40985c:	ldp	x21, x22, [sp, #32]
  409860:	ldp	x23, x24, [sp, #48]
  409864:	add	sp, sp, x12
  409868:	ret
  40986c:	cmp	x1, x2
  409870:	b.ne	4097a0 <__fxstatat@plt+0x62c0>  // b.any
  409874:	add	x1, x12, x5
  409878:	add	w3, w3, #0x1
  40987c:	str	x1, [x19, #8]
  409880:	str	w8, [x19, #16]
  409884:	b	4097c4 <__fxstatat@plt+0x62e4>
  409888:	mov	w1, #0x1                   	// #1
  40988c:	strb	w1, [x23, #32]
  409890:	mov	w0, #0x0                   	// #0
  409894:	mov	x12, #0x1040                	// #4160
  409898:	ldp	x29, x30, [sp]
  40989c:	ldp	x19, x20, [sp, #16]
  4098a0:	ldp	x21, x22, [sp, #32]
  4098a4:	ldp	x23, x24, [sp, #48]
  4098a8:	add	sp, sp, x12
  4098ac:	ret
  4098b0:	mov	w0, w24
  4098b4:	str	x0, [x23, #24]
  4098b8:	cbnz	w1, 40980c <__fxstatat@plt+0x632c>
  4098bc:	ldp	x0, x1, [x19]
  4098c0:	add	x0, x0, x1
  4098c4:	str	x0, [x23, #8]
  4098c8:	b.ne	4096b0 <__fxstatat@plt+0x61d0>  // b.any
  4098cc:	mov	w0, #0x1                   	// #1
  4098d0:	b	409850 <__fxstatat@plt+0x6370>
  4098d4:	mov	w0, #0x1                   	// #1
  4098d8:	strb	w0, [x23, #33]
  4098dc:	mov	w0, #0x1                   	// #1
  4098e0:	str	x24, [x23, #24]
  4098e4:	b	409850 <__fxstatat@plt+0x6370>
  4098e8:	ldr	x0, [x23, #8]
  4098ec:	mov	w1, #0x1                   	// #1
  4098f0:	strb	w1, [x23, #33]
  4098f4:	cmp	x0, #0x0
  4098f8:	cset	w0, ne  // ne = any
  4098fc:	b	409850 <__fxstatat@plt+0x6370>
  409900:	adrp	x3, 415000 <__fxstatat@plt+0x11b20>
  409904:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  409908:	adrp	x0, 415000 <__fxstatat@plt+0x11b20>
  40990c:	add	x3, x3, #0x830
  409910:	add	x1, x1, #0x7a0
  409914:	add	x0, x0, #0x7f0
  409918:	mov	w2, #0x8c                  	// #140
  40991c:	bl	4033e0 <__assert_fail@plt>
  409920:	bl	410e30 <__fxstatat@plt+0xd950>
  409924:	adrp	x3, 415000 <__fxstatat@plt+0x11b20>
  409928:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  40992c:	adrp	x0, 415000 <__fxstatat@plt+0x11b20>
  409930:	add	x3, x3, #0x830
  409934:	add	x1, x1, #0x7a0
  409938:	add	x0, x0, #0x7b8
  40993c:	mov	w2, #0x7e                  	// #126
  409940:	bl	4033e0 <__assert_fail@plt>
  409944:	nop
  409948:	mov	x4, x1
  40994c:	ldr	w2, [x1, #16]
  409950:	mov	x3, x0
  409954:	ldr	w0, [x1]
  409958:	ldr	x1, [x1, #8]
  40995c:	ldr	w4, [x4, #20]
  409960:	b	402cf0 <linkat@plt>
  409964:	nop
  409968:	stp	x29, x30, [sp, #-48]!
  40996c:	mov	x29, sp
  409970:	stp	x19, x20, [sp, #16]
  409974:	mov	x20, x0
  409978:	mov	x19, x1
  40997c:	str	x21, [sp, #32]
  409980:	bl	40a910 <__fxstatat@plt+0x7430>
  409984:	sub	x21, x0, x20
  409988:	add	x0, x21, #0x9
  40998c:	cmp	x0, #0x100
  409990:	b.ls	4099a0 <__fxstatat@plt+0x64c0>  // b.plast
  409994:	bl	402e80 <malloc@plt>
  409998:	mov	x19, x0
  40999c:	cbz	x0, 4099e0 <__fxstatat@plt+0x6500>
  4099a0:	mov	x2, x21
  4099a4:	mov	x1, x20
  4099a8:	mov	x0, x19
  4099ac:	bl	403210 <mempcpy@plt>
  4099b0:	adrp	x2, 415000 <__fxstatat@plt+0x11b20>
  4099b4:	add	x2, x2, #0x848
  4099b8:	mov	x1, x0
  4099bc:	mov	x0, x19
  4099c0:	ldr	x3, [x2]
  4099c4:	str	x3, [x1]
  4099c8:	ldrb	w2, [x2, #8]
  4099cc:	strb	w2, [x1, #8]
  4099d0:	ldp	x19, x20, [sp, #16]
  4099d4:	ldr	x21, [sp, #32]
  4099d8:	ldp	x29, x30, [sp], #48
  4099dc:	ret
  4099e0:	mov	x0, #0x0                   	// #0
  4099e4:	b	4099d0 <__fxstatat@plt+0x64f0>
  4099e8:	mov	x2, x0
  4099ec:	ldr	x0, [x1]
  4099f0:	ldr	w1, [x1, #8]
  4099f4:	b	403390 <symlinkat@plt>
  4099f8:	stp	x29, x30, [sp, #-368]!
  4099fc:	mov	x29, sp
  409a00:	stp	x19, x20, [sp, #16]
  409a04:	mov	w20, w2
  409a08:	stp	x21, x22, [sp, #32]
  409a0c:	and	w21, w5, #0xff
  409a10:	mov	x22, x3
  409a14:	stp	x23, x24, [sp, #48]
  409a18:	mov	x24, x1
  409a1c:	mov	w23, w4
  409a20:	stp	x25, x26, [sp, #64]
  409a24:	mov	w25, w0
  409a28:	tbnz	w6, #31, 409ab8 <__fxstatat@plt+0x65d8>
  409a2c:	cmp	w6, #0x11
  409a30:	eor	w21, w21, #0x1
  409a34:	cset	w5, ne  // ne = any
  409a38:	mov	w19, w6
  409a3c:	orr	w21, w5, w21
  409a40:	cbnz	w21, 409a9c <__fxstatat@plt+0x65bc>
  409a44:	add	x26, sp, #0x70
  409a48:	mov	x0, x22
  409a4c:	mov	x1, x26
  409a50:	bl	409968 <__fxstatat@plt+0x6488>
  409a54:	mov	x21, x0
  409a58:	cbz	x0, 409ad0 <__fxstatat@plt+0x65f0>
  409a5c:	adrp	x3, 409000 <__fxstatat@plt+0x5b20>
  409a60:	add	x2, sp, #0x58
  409a64:	add	x3, x3, #0x948
  409a68:	mov	x4, #0x6                   	// #6
  409a6c:	mov	w1, #0x0                   	// #0
  409a70:	str	w25, [sp, #88]
  409a74:	str	x24, [sp, #96]
  409a78:	stp	w20, w23, [sp, #104]
  409a7c:	bl	40f528 <__fxstatat@plt+0xc048>
  409a80:	cbz	w0, 409af4 <__fxstatat@plt+0x6614>
  409a84:	bl	4033f0 <__errno_location@plt>
  409a88:	ldr	w19, [x0]
  409a8c:	cmp	x21, x26
  409a90:	b.eq	409a9c <__fxstatat@plt+0x65bc>  // b.none
  409a94:	mov	x0, x21
  409a98:	bl	4031b0 <free@plt>
  409a9c:	mov	w0, w19
  409aa0:	ldp	x19, x20, [sp, #16]
  409aa4:	ldp	x21, x22, [sp, #32]
  409aa8:	ldp	x23, x24, [sp, #48]
  409aac:	ldp	x25, x26, [sp, #64]
  409ab0:	ldp	x29, x30, [sp], #368
  409ab4:	ret
  409ab8:	bl	402cf0 <linkat@plt>
  409abc:	mov	w19, w0
  409ac0:	cbz	w0, 409a9c <__fxstatat@plt+0x65bc>
  409ac4:	bl	4033f0 <__errno_location@plt>
  409ac8:	ldr	w6, [x0]
  409acc:	b	409a2c <__fxstatat@plt+0x654c>
  409ad0:	bl	4033f0 <__errno_location@plt>
  409ad4:	ldr	w19, [x0]
  409ad8:	ldp	x21, x22, [sp, #32]
  409adc:	mov	w0, w19
  409ae0:	ldp	x19, x20, [sp, #16]
  409ae4:	ldp	x23, x24, [sp, #48]
  409ae8:	ldp	x25, x26, [sp, #64]
  409aec:	ldp	x29, x30, [sp], #368
  409af0:	ret
  409af4:	mov	x3, x22
  409af8:	mov	w2, w20
  409afc:	mov	x1, x21
  409b00:	mov	w0, w20
  409b04:	mov	w19, #0xffffffff            	// #-1
  409b08:	bl	403200 <renameat@plt>
  409b0c:	cbz	w0, 409b18 <__fxstatat@plt+0x6638>
  409b10:	bl	4033f0 <__errno_location@plt>
  409b14:	ldr	w19, [x0]
  409b18:	mov	w0, w20
  409b1c:	mov	x1, x21
  409b20:	mov	w2, #0x0                   	// #0
  409b24:	bl	402d50 <unlinkat@plt>
  409b28:	b	409a8c <__fxstatat@plt+0x65ac>
  409b2c:	nop
  409b30:	stp	x29, x30, [sp, #-336]!
  409b34:	mov	x29, sp
  409b38:	stp	x19, x20, [sp, #16]
  409b3c:	and	w20, w3, #0xff
  409b40:	stp	x21, x22, [sp, #32]
  409b44:	mov	w22, w1
  409b48:	mov	x21, x2
  409b4c:	stp	x23, x24, [sp, #48]
  409b50:	mov	x23, x0
  409b54:	tbnz	w4, #31, 409bdc <__fxstatat@plt+0x66fc>
  409b58:	cmp	w4, #0x11
  409b5c:	eor	w20, w20, #0x1
  409b60:	cset	w3, ne  // ne = any
  409b64:	mov	w19, w4
  409b68:	orr	w20, w3, w20
  409b6c:	cbnz	w20, 409bc4 <__fxstatat@plt+0x66e4>
  409b70:	add	x24, sp, #0x50
  409b74:	mov	x0, x21
  409b78:	mov	x1, x24
  409b7c:	bl	409968 <__fxstatat@plt+0x6488>
  409b80:	mov	x20, x0
  409b84:	cbz	x0, 409bf4 <__fxstatat@plt+0x6714>
  409b88:	adrp	x3, 409000 <__fxstatat@plt+0x5b20>
  409b8c:	add	x2, sp, #0x40
  409b90:	add	x3, x3, #0x9e8
  409b94:	mov	x4, #0x6                   	// #6
  409b98:	mov	w1, #0x0                   	// #0
  409b9c:	str	x23, [sp, #64]
  409ba0:	str	w22, [sp, #72]
  409ba4:	bl	40f528 <__fxstatat@plt+0xc048>
  409ba8:	cbz	w0, 409c14 <__fxstatat@plt+0x6734>
  409bac:	bl	4033f0 <__errno_location@plt>
  409bb0:	ldr	w19, [x0]
  409bb4:	cmp	x20, x24
  409bb8:	b.eq	409bc4 <__fxstatat@plt+0x66e4>  // b.none
  409bbc:	mov	x0, x20
  409bc0:	bl	4031b0 <free@plt>
  409bc4:	mov	w0, w19
  409bc8:	ldp	x19, x20, [sp, #16]
  409bcc:	ldp	x21, x22, [sp, #32]
  409bd0:	ldp	x23, x24, [sp, #48]
  409bd4:	ldp	x29, x30, [sp], #336
  409bd8:	ret
  409bdc:	bl	403390 <symlinkat@plt>
  409be0:	mov	w19, w0
  409be4:	cbz	w0, 409bc4 <__fxstatat@plt+0x66e4>
  409be8:	bl	4033f0 <__errno_location@plt>
  409bec:	ldr	w4, [x0]
  409bf0:	b	409b58 <__fxstatat@plt+0x6678>
  409bf4:	bl	4033f0 <__errno_location@plt>
  409bf8:	ldr	w19, [x0]
  409bfc:	ldp	x21, x22, [sp, #32]
  409c00:	mov	w0, w19
  409c04:	ldp	x19, x20, [sp, #16]
  409c08:	ldp	x23, x24, [sp, #48]
  409c0c:	ldp	x29, x30, [sp], #336
  409c10:	ret
  409c14:	mov	x3, x21
  409c18:	mov	w2, w22
  409c1c:	mov	x1, x20
  409c20:	mov	w0, w22
  409c24:	mov	w19, #0xffffffff            	// #-1
  409c28:	bl	403200 <renameat@plt>
  409c2c:	cbz	w0, 409bb4 <__fxstatat@plt+0x66d4>
  409c30:	bl	4033f0 <__errno_location@plt>
  409c34:	mov	x3, x0
  409c38:	mov	x1, x20
  409c3c:	mov	w0, w22
  409c40:	mov	w2, #0x0                   	// #0
  409c44:	ldr	w19, [x3]
  409c48:	bl	402d50 <unlinkat@plt>
  409c4c:	b	409bb4 <__fxstatat@plt+0x66d4>
  409c50:	stp	x29, x30, [sp, #-48]!
  409c54:	mov	x29, sp
  409c58:	stp	x19, x20, [sp, #16]
  409c5c:	mov	x20, x2
  409c60:	str	x21, [sp, #32]
  409c64:	mov	x21, x0
  409c68:	bl	40caf8 <__fxstatat@plt+0x9618>
  409c6c:	mov	w19, w0
  409c70:	cmn	w0, #0x2
  409c74:	b.eq	409cd8 <__fxstatat@plt+0x67f8>  // b.none
  409c78:	cmn	w0, #0x1
  409c7c:	b.ne	409cc4 <__fxstatat@plt+0x67e4>  // b.any
  409c80:	bl	4033f0 <__errno_location@plt>
  409c84:	mov	x3, x0
  409c88:	mov	w2, #0x5                   	// #5
  409c8c:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  409c90:	mov	x0, #0x0                   	// #0
  409c94:	add	x1, x1, #0x518
  409c98:	ldr	w21, [x3]
  409c9c:	bl	403350 <dcgettext@plt>
  409ca0:	mov	x2, x0
  409ca4:	mov	x0, x20
  409ca8:	mov	x20, x2
  409cac:	bl	40e5a8 <__fxstatat@plt+0xb0c8>
  409cb0:	mov	x3, x0
  409cb4:	mov	x2, x20
  409cb8:	mov	w1, w21
  409cbc:	mov	w0, #0x0                   	// #0
  409cc0:	bl	402c90 <error@plt>
  409cc4:	mov	w0, w19
  409cc8:	ldp	x19, x20, [sp, #16]
  409ccc:	ldr	x21, [sp, #32]
  409cd0:	ldp	x29, x30, [sp], #48
  409cd4:	ret
  409cd8:	bl	4033f0 <__errno_location@plt>
  409cdc:	mov	x1, x0
  409ce0:	mov	x0, x21
  409ce4:	ldr	w20, [x1]
  409ce8:	bl	40e5a8 <__fxstatat@plt+0xb0c8>
  409cec:	adrp	x2, 415000 <__fxstatat@plt+0x11b20>
  409cf0:	mov	x3, x0
  409cf4:	mov	w1, w20
  409cf8:	add	x2, x2, #0x148
  409cfc:	mov	w0, #0x0                   	// #0
  409d00:	bl	402c90 <error@plt>
  409d04:	mov	w0, w19
  409d08:	ldp	x19, x20, [sp, #16]
  409d0c:	ldr	x21, [sp, #32]
  409d10:	ldp	x29, x30, [sp], #48
  409d14:	ret
  409d18:	stp	x29, x30, [sp, #-48]!
  409d1c:	mov	x29, sp
  409d20:	stp	x19, x20, [sp, #16]
  409d24:	mov	x20, x0
  409d28:	bl	40cb50 <__fxstatat@plt+0x9670>
  409d2c:	mov	w19, w0
  409d30:	cbnz	w0, 409d44 <__fxstatat@plt+0x6864>
  409d34:	mov	w0, w19
  409d38:	ldp	x19, x20, [sp, #16]
  409d3c:	ldp	x29, x30, [sp], #48
  409d40:	ret
  409d44:	str	x21, [sp, #32]
  409d48:	bl	4033f0 <__errno_location@plt>
  409d4c:	mov	x3, x0
  409d50:	mov	w2, #0x5                   	// #5
  409d54:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  409d58:	mov	x0, #0x0                   	// #0
  409d5c:	add	x1, x1, #0x360
  409d60:	ldr	w21, [x3]
  409d64:	bl	403350 <dcgettext@plt>
  409d68:	mov	x2, x0
  409d6c:	mov	x0, x20
  409d70:	mov	x20, x2
  409d74:	bl	40e5a8 <__fxstatat@plt+0xb0c8>
  409d78:	mov	x3, x0
  409d7c:	mov	x2, x20
  409d80:	mov	w1, w21
  409d84:	mov	w0, #0x0                   	// #0
  409d88:	bl	402c90 <error@plt>
  409d8c:	mov	w0, w19
  409d90:	ldp	x19, x20, [sp, #16]
  409d94:	ldr	x21, [sp, #32]
  409d98:	ldp	x29, x30, [sp], #48
  409d9c:	ret
  409da0:	stp	x29, x30, [sp, #-64]!
  409da4:	cmp	x1, #0x401
  409da8:	mov	x29, sp
  409dac:	stp	x19, x20, [sp, #16]
  409db0:	mov	x19, #0x401                 	// #1025
  409db4:	csinc	x19, x19, x1, cs  // cs = hs, nlast
  409db8:	stp	x21, x22, [sp, #32]
  409dbc:	mov	x22, x0
  409dc0:	stp	x23, x24, [sp, #48]
  409dc4:	mov	x23, #0x3fffffffffffffff    	// #4611686018427387903
  409dc8:	mov	x24, #0x7ffffffffffffffe    	// #9223372036854775806
  409dcc:	nop
  409dd0:	mov	x0, x19
  409dd4:	bl	402e80 <malloc@plt>
  409dd8:	mov	x20, x0
  409ddc:	mov	x2, x19
  409de0:	mov	x0, x22
  409de4:	mov	x1, x20
  409de8:	cbz	x20, 409e30 <__fxstatat@plt+0x6950>
  409dec:	bl	402d00 <readlink@plt>
  409df0:	mov	x21, x0
  409df4:	tbnz	x0, #63, 409e7c <__fxstatat@plt+0x699c>
  409df8:	mov	x0, x20
  409dfc:	cmp	x19, x21
  409e00:	b.hi	409eb0 <__fxstatat@plt+0x69d0>  // b.pmore
  409e04:	bl	4031b0 <free@plt>
  409e08:	cmp	x19, x23
  409e0c:	b.hi	409e48 <__fxstatat@plt+0x6968>  // b.pmore
  409e10:	lsl	x19, x19, #1
  409e14:	mov	x0, x19
  409e18:	bl	402e80 <malloc@plt>
  409e1c:	mov	x20, x0
  409e20:	mov	x2, x19
  409e24:	mov	x0, x22
  409e28:	mov	x1, x20
  409e2c:	cbnz	x20, 409dec <__fxstatat@plt+0x690c>
  409e30:	mov	x0, x20
  409e34:	ldp	x19, x20, [sp, #16]
  409e38:	ldp	x21, x22, [sp, #32]
  409e3c:	ldp	x23, x24, [sp, #48]
  409e40:	ldp	x29, x30, [sp], #64
  409e44:	ret
  409e48:	cmp	x19, x24
  409e4c:	mov	x19, #0x7fffffffffffffff    	// #9223372036854775807
  409e50:	b.ls	409dd0 <__fxstatat@plt+0x68f0>  // b.plast
  409e54:	bl	4033f0 <__errno_location@plt>
  409e58:	mov	x20, #0x0                   	// #0
  409e5c:	mov	w1, #0xc                   	// #12
  409e60:	str	w1, [x0]
  409e64:	mov	x0, x20
  409e68:	ldp	x19, x20, [sp, #16]
  409e6c:	ldp	x21, x22, [sp, #32]
  409e70:	ldp	x23, x24, [sp, #48]
  409e74:	ldp	x29, x30, [sp], #64
  409e78:	ret
  409e7c:	bl	4033f0 <__errno_location@plt>
  409e80:	ldr	w0, [x0]
  409e84:	cmp	w0, #0x22
  409e88:	b.eq	409df8 <__fxstatat@plt+0x6918>  // b.none
  409e8c:	mov	x0, x20
  409e90:	mov	x20, #0x0                   	// #0
  409e94:	bl	4031b0 <free@plt>
  409e98:	mov	x0, x20
  409e9c:	ldp	x19, x20, [sp, #16]
  409ea0:	ldp	x21, x22, [sp, #32]
  409ea4:	ldp	x23, x24, [sp, #48]
  409ea8:	ldp	x29, x30, [sp], #64
  409eac:	ret
  409eb0:	strb	wzr, [x20, x21]
  409eb4:	mov	x0, x20
  409eb8:	ldp	x19, x20, [sp, #16]
  409ebc:	ldp	x21, x22, [sp, #32]
  409ec0:	ldp	x23, x24, [sp, #48]
  409ec4:	ldp	x29, x30, [sp], #64
  409ec8:	ret
  409ecc:	nop
  409ed0:	stp	x29, x30, [sp, #-32]!
  409ed4:	mov	x29, sp
  409ed8:	str	x19, [sp, #16]
  409edc:	mov	x19, x0
  409ee0:	cbz	x0, 409f2c <__fxstatat@plt+0x6a4c>
  409ee4:	ldrb	w0, [x19]
  409ee8:	cbnz	w0, 409f08 <__fxstatat@plt+0x6a28>
  409eec:	adrp	x0, 42c000 <__progname@@GLIBC_2.17+0x1aa8>
  409ef0:	adrp	x19, 415000 <__fxstatat@plt+0x11b20>
  409ef4:	add	x19, x19, #0x860
  409ef8:	str	x19, [x0, #2488]
  409efc:	ldr	x19, [sp, #16]
  409f00:	ldp	x29, x30, [sp], #32
  409f04:	ret
  409f08:	mov	x0, x19
  409f0c:	bl	40a910 <__fxstatat@plt+0x7430>
  409f10:	cmp	x19, x0
  409f14:	b.ne	409eec <__fxstatat@plt+0x6a0c>  // b.any
  409f18:	adrp	x0, 42c000 <__progname@@GLIBC_2.17+0x1aa8>
  409f1c:	str	x19, [x0, #2488]
  409f20:	ldr	x19, [sp, #16]
  409f24:	ldp	x29, x30, [sp], #32
  409f28:	ret
  409f2c:	adrp	x0, 415000 <__fxstatat@plt+0x11b20>
  409f30:	add	x0, x0, #0x868
  409f34:	bl	403410 <getenv@plt>
  409f38:	mov	x19, x0
  409f3c:	cbz	x0, 409eec <__fxstatat@plt+0x6a0c>
  409f40:	b	409ee4 <__fxstatat@plt+0x6a04>
  409f44:	nop
  409f48:	stp	x29, x30, [sp, #-208]!
  409f4c:	mov	x29, sp
  409f50:	stp	x23, x24, [sp, #48]
  409f54:	mov	x23, x1
  409f58:	str	w0, [sp, #188]
  409f5c:	and	w0, w3, #0xff
  409f60:	stp	x19, x20, [sp, #16]
  409f64:	stp	x21, x22, [sp, #32]
  409f68:	stp	x25, x26, [sp, #64]
  409f6c:	mov	w25, w2
  409f70:	str	w0, [sp, #184]
  409f74:	mov	x0, x1
  409f78:	bl	40a910 <__fxstatat@plt+0x7430>
  409f7c:	sub	x21, x0, x23
  409f80:	bl	402c50 <strlen@plt>
  409f84:	add	x24, x21, x0
  409f88:	adrp	x1, 42c000 <__progname@@GLIBC_2.17+0x1aa8>
  409f8c:	ldr	x1, [x1, #2488]
  409f90:	cbz	x1, 40a48c <__fxstatat@plt+0x6fac>
  409f94:	mov	x0, x1
  409f98:	bl	402c50 <strlen@plt>
  409f9c:	add	x1, x0, #0x1
  409fa0:	add	x2, x24, #0x1
  409fa4:	mov	x0, #0x9                   	// #9
  409fa8:	cmp	x1, x0
  409fac:	csel	x0, x1, x0, cs  // cs = hs, nlast
  409fb0:	str	x2, [sp, #120]
  409fb4:	add	x0, x0, x2
  409fb8:	str	x0, [sp, #152]
  409fbc:	str	x1, [sp, #176]
  409fc0:	bl	402e80 <malloc@plt>
  409fc4:	mov	x19, x0
  409fc8:	cbz	x0, 40a274 <__fxstatat@plt+0x6d94>
  409fcc:	add	x0, x24, #0x4
  409fd0:	mov	x22, #0x0                   	// #0
  409fd4:	stp	x27, x28, [sp, #80]
  409fd8:	str	xzr, [sp, #144]
  409fdc:	str	x0, [sp, #160]
  409fe0:	mov	w0, #0xffffffff            	// #-1
  409fe4:	str	w0, [sp, #204]
  409fe8:	ldr	x2, [sp, #120]
  409fec:	mov	x1, x23
  409ff0:	mov	x0, x19
  409ff4:	bl	402c10 <memcpy@plt>
  409ff8:	cmp	w25, #0x1
  409ffc:	b.eq	40a290 <__fxstatat@plt+0x6db0>  // b.none
  40a000:	add	x27, x19, x21
  40a004:	mov	x0, x27
  40a008:	bl	40a968 <__fxstatat@plt+0x7488>
  40a00c:	mov	x20, x0
  40a010:	cbz	x22, 40a360 <__fxstatat@plt+0x6e80>
  40a014:	mov	x0, x22
  40a018:	bl	403150 <rewinddir@plt>
  40a01c:	ldr	x0, [sp, #152]
  40a020:	str	x0, [sp, #104]
  40a024:	add	x0, x20, #0x4
  40a028:	add	x20, x20, #0x2
  40a02c:	mov	x27, #0x1                   	// #1
  40a030:	mov	w26, #0x2                   	// #2
  40a034:	str	x0, [sp, #112]
  40a038:	mov	x0, x22
  40a03c:	bl	402fb0 <readdir@plt>
  40a040:	cbz	x0, 40a1f0 <__fxstatat@plt+0x6d10>
  40a044:	add	x28, x0, #0x13
  40a048:	mov	x0, x28
  40a04c:	bl	402c50 <strlen@plt>
  40a050:	ldr	x1, [sp, #112]
  40a054:	cmp	x0, x1
  40a058:	b.cc	40a038 <__fxstatat@plt+0x6b58>  // b.lo, b.ul, b.last
  40a05c:	mov	x2, x20
  40a060:	mov	x1, x28
  40a064:	add	x0, x19, x21
  40a068:	bl	4030e0 <memcmp@plt>
  40a06c:	cbnz	w0, 40a038 <__fxstatat@plt+0x6b58>
  40a070:	ldrb	w2, [x28, x20]
  40a074:	add	x3, x28, x20
  40a078:	sub	w0, w2, #0x31
  40a07c:	and	w0, w0, #0xff
  40a080:	cmp	w0, #0x8
  40a084:	b.hi	40a038 <__fxstatat@plt+0x6b58>  // b.pmore
  40a088:	ldrb	w0, [x3, #1]
  40a08c:	cmp	w2, #0x39
  40a090:	cset	w5, eq  // eq = none
  40a094:	mov	x4, #0x1                   	// #1
  40a098:	sub	w1, w0, #0x30
  40a09c:	cmp	w1, #0x9
  40a0a0:	b.hi	40a0c4 <__fxstatat@plt+0x6be4>  // b.pmore
  40a0a4:	nop
  40a0a8:	add	x4, x4, #0x1
  40a0ac:	cmp	w0, #0x39
  40a0b0:	csel	w5, w5, wzr, eq  // eq = none
  40a0b4:	ldrb	w0, [x3, x4]
  40a0b8:	sub	w1, w0, #0x30
  40a0bc:	cmp	w1, #0x9
  40a0c0:	b.ls	40a0a8 <__fxstatat@plt+0x6bc8>  // b.plast
  40a0c4:	cmp	w0, #0x7e
  40a0c8:	b.ne	40a038 <__fxstatat@plt+0x6b58>  // b.any
  40a0cc:	add	x0, x3, x4
  40a0d0:	ldrb	w0, [x0, #1]
  40a0d4:	cbnz	w0, 40a038 <__fxstatat@plt+0x6b58>
  40a0d8:	cmp	x27, x4
  40a0dc:	b.cc	40a118 <__fxstatat@plt+0x6c38>  // b.lo, b.ul, b.last
  40a0e0:	str	x4, [sp, #128]
  40a0e4:	str	w5, [sp, #136]
  40a0e8:	b.ne	40a038 <__fxstatat@plt+0x6b58>  // b.any
  40a0ec:	add	x0, x24, #0x2
  40a0f0:	mov	x1, x3
  40a0f4:	mov	x2, x27
  40a0f8:	add	x0, x19, x0
  40a0fc:	str	x3, [sp, #168]
  40a100:	bl	4030e0 <memcmp@plt>
  40a104:	ldr	w5, [sp, #136]
  40a108:	cmp	w0, #0x0
  40a10c:	ldr	x4, [sp, #128]
  40a110:	ldr	x3, [sp, #168]
  40a114:	b.gt	40a038 <__fxstatat@plt+0x6b58>
  40a118:	ldr	x0, [sp, #160]
  40a11c:	and	x6, x5, #0xff
  40a120:	ldr	x1, [sp, #104]
  40a124:	add	x27, x6, x4
  40a128:	add	x0, x0, x27
  40a12c:	mov	w26, w5
  40a130:	cmp	x0, x1
  40a134:	b.ls	40a430 <__fxstatat@plt+0x6f50>  // b.plast
  40a138:	cmp	x0, #0x0
  40a13c:	lsl	x2, x0, #1
  40a140:	cset	x1, lt  // lt = tstop
  40a144:	tbnz	x0, #62, 40a428 <__fxstatat@plt+0x6f48>
  40a148:	cbnz	x1, 40a428 <__fxstatat@plt+0x6f48>
  40a14c:	str	x2, [sp, #104]
  40a150:	ldr	x1, [sp, #104]
  40a154:	mov	x0, x19
  40a158:	stp	x4, x3, [sp, #128]
  40a15c:	str	x6, [sp, #168]
  40a160:	bl	402fc0 <realloc@plt>
  40a164:	mov	x5, x0
  40a168:	ldp	x4, x3, [sp, #128]
  40a16c:	ldr	x6, [sp, #168]
  40a170:	cbz	x0, 40a3f0 <__fxstatat@plt+0x6f10>
  40a174:	add	x0, x5, x24
  40a178:	mov	w1, #0x7e2e                	// #32302
  40a17c:	add	x2, x0, #0x2
  40a180:	strh	w1, [x5, x24]
  40a184:	add	x6, x2, x6
  40a188:	mov	x1, x3
  40a18c:	mov	w3, #0x30                  	// #48
  40a190:	strb	w3, [x0, #2]
  40a194:	add	x2, x4, #0x2
  40a198:	mov	x0, x6
  40a19c:	stp	x4, x5, [sp, #128]
  40a1a0:	bl	402c10 <memcpy@plt>
  40a1a4:	ldp	x4, x5, [sp, #128]
  40a1a8:	add	x4, x0, x4
  40a1ac:	sub	x2, x4, #0x1
  40a1b0:	ldurb	w1, [x4, #-1]
  40a1b4:	cmp	w1, #0x39
  40a1b8:	b.ne	40a1d4 <__fxstatat@plt+0x6cf4>  // b.any
  40a1bc:	nop
  40a1c0:	mov	w0, #0x30                  	// #48
  40a1c4:	strb	w0, [x2]
  40a1c8:	ldrb	w1, [x2, #-1]!
  40a1cc:	cmp	w1, #0x39
  40a1d0:	b.eq	40a1c0 <__fxstatat@plt+0x6ce0>  // b.none
  40a1d4:	add	w1, w1, #0x1
  40a1d8:	strb	w1, [x2]
  40a1dc:	mov	x19, x5
  40a1e0:	mov	x0, x22
  40a1e4:	bl	402fb0 <readdir@plt>
  40a1e8:	cbnz	x0, 40a044 <__fxstatat@plt+0x6b64>
  40a1ec:	nop
  40a1f0:	cmp	w26, #0x2
  40a1f4:	b.eq	40a2a8 <__fxstatat@plt+0x6dc8>  // b.none
  40a1f8:	cmp	w26, #0x1
  40a1fc:	b.eq	40a2c8 <__fxstatat@plt+0x6de8>  // b.none
  40a200:	ldr	w0, [sp, #184]
  40a204:	cbz	w0, 40a460 <__fxstatat@plt+0x6f80>
  40a208:	ldr	w2, [sp, #204]
  40a20c:	add	x3, x19, x21
  40a210:	tbz	w2, #31, 40a228 <__fxstatat@plt+0x6d48>
  40a214:	mov	w0, #0xffffff9c            	// #-100
  40a218:	mov	x3, x19
  40a21c:	mov	w2, w0
  40a220:	mov	x21, #0x0                   	// #0
  40a224:	str	w0, [sp, #204]
  40a228:	cmp	w25, #0x1
  40a22c:	mov	x1, x23
  40a230:	cset	w4, ne  // ne = any
  40a234:	mov	w0, #0xffffff9c            	// #-100
  40a238:	bl	40e5c8 <__fxstatat@plt+0xb0e8>
  40a23c:	cbz	w0, 40a460 <__fxstatat@plt+0x6f80>
  40a240:	bl	4033f0 <__errno_location@plt>
  40a244:	ldr	w26, [x0]
  40a248:	mov	x20, x0
  40a24c:	cmp	w26, #0x11
  40a250:	b.eq	409fe8 <__fxstatat@plt+0x6b08>  // b.none
  40a254:	cbz	x22, 40a260 <__fxstatat@plt+0x6d80>
  40a258:	mov	x0, x22
  40a25c:	bl	403010 <closedir@plt>
  40a260:	mov	x0, x19
  40a264:	mov	x19, #0x0                   	// #0
  40a268:	bl	4031b0 <free@plt>
  40a26c:	ldp	x27, x28, [sp, #80]
  40a270:	str	w26, [x20]
  40a274:	mov	x0, x19
  40a278:	ldp	x19, x20, [sp, #16]
  40a27c:	ldp	x21, x22, [sp, #32]
  40a280:	ldp	x23, x24, [sp, #48]
  40a284:	ldp	x25, x26, [sp, #64]
  40a288:	ldp	x29, x30, [sp], #208
  40a28c:	ret
  40a290:	adrp	x0, 42c000 <__progname@@GLIBC_2.17+0x1aa8>
  40a294:	ldr	x2, [sp, #176]
  40a298:	ldr	x1, [x0, #2488]
  40a29c:	add	x0, x19, x24
  40a2a0:	bl	402c10 <memcpy@plt>
  40a2a4:	b	40a200 <__fxstatat@plt+0x6d20>
  40a2a8:	cmp	w25, #0x2
  40a2ac:	b.ne	40a2c8 <__fxstatat@plt+0x6de8>  // b.any
  40a2b0:	adrp	x0, 42c000 <__progname@@GLIBC_2.17+0x1aa8>
  40a2b4:	mov	w25, #0x1                   	// #1
  40a2b8:	ldr	x2, [sp, #176]
  40a2bc:	ldr	x1, [x0, #2488]
  40a2c0:	add	x0, x19, x24
  40a2c4:	bl	402c10 <memcpy@plt>
  40a2c8:	mov	x0, x19
  40a2cc:	bl	40a910 <__fxstatat@plt+0x7430>
  40a2d0:	mov	x20, x0
  40a2d4:	bl	40a968 <__fxstatat@plt+0x7488>
  40a2d8:	mov	x26, x0
  40a2dc:	cmp	x0, #0xe
  40a2e0:	b.ls	40a200 <__fxstatat@plt+0x6d20>  // b.plast
  40a2e4:	ldr	x0, [sp, #144]
  40a2e8:	cbnz	x0, 40a32c <__fxstatat@plt+0x6e4c>
  40a2ec:	ldr	w1, [sp, #204]
  40a2f0:	str	w1, [sp, #104]
  40a2f4:	bl	4033f0 <__errno_location@plt>
  40a2f8:	mov	x27, x0
  40a2fc:	ldr	w1, [sp, #104]
  40a300:	tbnz	w1, #31, 40a4a0 <__fxstatat@plt+0x6fc0>
  40a304:	str	wzr, [x27]
  40a308:	mov	w0, w1
  40a30c:	mov	w1, #0x3                   	// #3
  40a310:	bl	4030b0 <fpathconf@plt>
  40a314:	ldr	w1, [x27]
  40a318:	cmp	w1, #0x0
  40a31c:	cset	x1, eq  // eq = none
  40a320:	sub	x0, x0, x1
  40a324:	str	x0, [sp, #144]
  40a328:	tbnz	x0, #63, 40a448 <__fxstatat@plt+0x6f68>
  40a32c:	ldr	x0, [sp, #144]
  40a330:	cmp	x26, x0
  40a334:	b.ls	40a200 <__fxstatat@plt+0x6d20>  // b.plast
  40a338:	ldr	x2, [sp, #144]
  40a33c:	add	x0, x19, x24
  40a340:	sub	x1, x0, x20
  40a344:	cmp	x1, x2
  40a348:	b.cs	40a438 <__fxstatat@plt+0x6f58>  // b.hs, b.nlast
  40a34c:	add	x1, x1, #0x1
  40a350:	mov	w2, #0x7e                  	// #126
  40a354:	strb	w2, [x0]
  40a358:	strb	wzr, [x20, x1]
  40a35c:	b	40a200 <__fxstatat@plt+0x6d20>
  40a360:	mov	w0, #0x2e                  	// #46
  40a364:	ldrh	w26, [x19, x21]
  40a368:	strh	w0, [x19, x21]
  40a36c:	mov	x1, x19
  40a370:	ldr	w0, [sp, #188]
  40a374:	add	x3, sp, #0xcc
  40a378:	mov	w2, #0x0                   	// #0
  40a37c:	bl	40c980 <__fxstatat@plt+0x94a0>
  40a380:	mov	x22, x0
  40a384:	add	x1, x27, x20
  40a388:	cbz	x0, 40a3ac <__fxstatat@plt+0x6ecc>
  40a38c:	adrp	x0, 415000 <__fxstatat@plt+0x11b20>
  40a390:	add	x0, x0, #0x880
  40a394:	strh	w26, [x27]
  40a398:	ldr	w2, [x0]
  40a39c:	ldrb	w0, [x0, #4]
  40a3a0:	str	w2, [x27, x20]
  40a3a4:	strb	w0, [x1, #4]
  40a3a8:	b	40a01c <__fxstatat@plt+0x6b3c>
  40a3ac:	str	x1, [sp, #104]
  40a3b0:	bl	4033f0 <__errno_location@plt>
  40a3b4:	adrp	x2, 415000 <__fxstatat@plt+0x11b20>
  40a3b8:	add	x2, x2, #0x880
  40a3bc:	ldr	x1, [sp, #104]
  40a3c0:	strh	w26, [x27]
  40a3c4:	ldr	w0, [x0]
  40a3c8:	ldr	w3, [x2]
  40a3cc:	ldrb	w2, [x2, #4]
  40a3d0:	cmp	w0, #0xc
  40a3d4:	str	w3, [x27, x20]
  40a3d8:	cset	w0, eq  // eq = none
  40a3dc:	strb	w2, [x1, #4]
  40a3e0:	add	w26, w0, #0x2
  40a3e4:	cbz	w0, 40a2a8 <__fxstatat@plt+0x6dc8>
  40a3e8:	cmp	w26, #0x3
  40a3ec:	b.ne	40a1f8 <__fxstatat@plt+0x6d18>  // b.any
  40a3f0:	mov	x0, x19
  40a3f4:	bl	4031b0 <free@plt>
  40a3f8:	mov	x19, #0x0                   	// #0
  40a3fc:	bl	4033f0 <__errno_location@plt>
  40a400:	mov	w1, #0xc                   	// #12
  40a404:	ldp	x27, x28, [sp, #80]
  40a408:	str	w1, [x0]
  40a40c:	mov	x0, x19
  40a410:	ldp	x19, x20, [sp, #16]
  40a414:	ldp	x21, x22, [sp, #32]
  40a418:	ldp	x23, x24, [sp, #48]
  40a41c:	ldp	x25, x26, [sp, #64]
  40a420:	ldp	x29, x30, [sp], #208
  40a424:	ret
  40a428:	str	x0, [sp, #104]
  40a42c:	b	40a150 <__fxstatat@plt+0x6c70>
  40a430:	mov	x5, x19
  40a434:	b	40a174 <__fxstatat@plt+0x6c94>
  40a438:	ldr	x1, [sp, #144]
  40a43c:	sub	x0, x1, #0x1
  40a440:	add	x0, x20, x0
  40a444:	b	40a350 <__fxstatat@plt+0x6e70>
  40a448:	mov	x1, #0xe                   	// #14
  40a44c:	str	x1, [sp, #144]
  40a450:	cmn	x0, #0x1
  40a454:	b.ne	40a338 <__fxstatat@plt+0x6e58>  // b.any
  40a458:	str	x0, [sp, #144]
  40a45c:	b	40a200 <__fxstatat@plt+0x6d20>
  40a460:	cbz	x22, 40a4dc <__fxstatat@plt+0x6ffc>
  40a464:	mov	x0, x22
  40a468:	bl	403010 <closedir@plt>
  40a46c:	mov	x0, x19
  40a470:	ldp	x19, x20, [sp, #16]
  40a474:	ldp	x21, x22, [sp, #32]
  40a478:	ldp	x23, x24, [sp, #48]
  40a47c:	ldp	x25, x26, [sp, #64]
  40a480:	ldp	x27, x28, [sp, #80]
  40a484:	ldp	x29, x30, [sp], #208
  40a488:	ret
  40a48c:	mov	x0, #0x0                   	// #0
  40a490:	bl	409ed0 <__fxstatat@plt+0x69f0>
  40a494:	adrp	x0, 42c000 <__progname@@GLIBC_2.17+0x1aa8>
  40a498:	ldr	x1, [x0, #2488]
  40a49c:	b	409f94 <__fxstatat@plt+0x6ab4>
  40a4a0:	ldrh	w2, [x20]
  40a4a4:	mov	w0, #0x2e                  	// #46
  40a4a8:	strh	w0, [x20]
  40a4ac:	mov	w1, #0x3                   	// #3
  40a4b0:	str	wzr, [x27]
  40a4b4:	mov	x0, x19
  40a4b8:	str	w2, [sp, #104]
  40a4bc:	bl	402d90 <pathconf@plt>
  40a4c0:	ldr	w1, [x27]
  40a4c4:	ldr	w2, [sp, #104]
  40a4c8:	cmp	w1, #0x0
  40a4cc:	strh	w2, [x20]
  40a4d0:	cset	x1, eq  // eq = none
  40a4d4:	sub	x0, x0, x1
  40a4d8:	b	40a324 <__fxstatat@plt+0x6e44>
  40a4dc:	ldp	x27, x28, [sp, #80]
  40a4e0:	b	40a274 <__fxstatat@plt+0x6d94>
  40a4e4:	nop
  40a4e8:	mov	w3, #0x1                   	// #1
  40a4ec:	b	409f48 <__fxstatat@plt+0x6a68>
  40a4f0:	stp	x29, x30, [sp, #-32]!
  40a4f4:	adrp	x2, 42a000 <__fxstatat@plt+0x26b20>
  40a4f8:	mov	x4, #0x4                   	// #4
  40a4fc:	mov	x29, sp
  40a500:	ldr	x5, [x2, #1312]
  40a504:	str	x19, [sp, #16]
  40a508:	adrp	x19, 415000 <__fxstatat@plt+0x11b20>
  40a50c:	add	x19, x19, #0x8f8
  40a510:	mov	x3, x19
  40a514:	add	x2, x19, #0x20
  40a518:	bl	4120b8 <__fxstatat@plt+0xebd8>
  40a51c:	ldr	w0, [x19, x0, lsl #2]
  40a520:	ldr	x19, [sp, #16]
  40a524:	ldp	x29, x30, [sp], #32
  40a528:	ret
  40a52c:	nop
  40a530:	stp	x29, x30, [sp, #-16]!
  40a534:	mov	w3, #0x0                   	// #0
  40a538:	mov	x29, sp
  40a53c:	bl	409f48 <__fxstatat@plt+0x6a68>
  40a540:	cbz	x0, 40a54c <__fxstatat@plt+0x706c>
  40a544:	ldp	x29, x30, [sp], #16
  40a548:	ret
  40a54c:	bl	410e30 <__fxstatat@plt+0xd950>
  40a550:	cbz	x1, 40a55c <__fxstatat@plt+0x707c>
  40a554:	ldrb	w2, [x1]
  40a558:	cbnz	w2, 40a564 <__fxstatat@plt+0x7084>
  40a55c:	mov	w0, #0x2                   	// #2
  40a560:	ret
  40a564:	b	40a4f0 <__fxstatat@plt+0x7010>
  40a568:	cbz	x1, 40a574 <__fxstatat@plt+0x7094>
  40a56c:	ldrb	w2, [x1]
  40a570:	cbnz	w2, 40a5b0 <__fxstatat@plt+0x70d0>
  40a574:	stp	x29, x30, [sp, #-16]!
  40a578:	adrp	x0, 415000 <__fxstatat@plt+0x11b20>
  40a57c:	add	x0, x0, #0x888
  40a580:	mov	x29, sp
  40a584:	bl	403410 <getenv@plt>
  40a588:	mov	x1, x0
  40a58c:	cbz	x0, 40a598 <__fxstatat@plt+0x70b8>
  40a590:	ldrb	w0, [x0]
  40a594:	cbnz	w0, 40a5a4 <__fxstatat@plt+0x70c4>
  40a598:	mov	w0, #0x2                   	// #2
  40a59c:	ldp	x29, x30, [sp], #16
  40a5a0:	ret
  40a5a4:	adrp	x0, 415000 <__fxstatat@plt+0x11b20>
  40a5a8:	add	x0, x0, #0x898
  40a5ac:	ldp	x29, x30, [sp], #16
  40a5b0:	b	40a4f0 <__fxstatat@plt+0x7010>
  40a5b4:	nop
  40a5b8:	mov	x3, x0
  40a5bc:	cbnz	x0, 40a5d8 <__fxstatat@plt+0x70f8>
  40a5c0:	cmp	x1, #0x0
  40a5c4:	mov	x3, #0x2000                	// #8192
  40a5c8:	csel	x3, x1, x3, ne  // ne = any
  40a5cc:	cmp	x3, x2
  40a5d0:	csel	x0, x3, x2, ls  // ls = plast
  40a5d4:	ret
  40a5d8:	cbz	x1, 40a5cc <__fxstatat@plt+0x70ec>
  40a5dc:	mov	x0, x1
  40a5e0:	mov	x5, x3
  40a5e4:	udiv	x4, x5, x0
  40a5e8:	msub	x4, x4, x0, x5
  40a5ec:	cbnz	x4, 40a610 <__fxstatat@plt+0x7130>
  40a5f0:	udiv	x4, x3, x0
  40a5f4:	mul	x0, x1, x4
  40a5f8:	cmp	x0, x2
  40a5fc:	b.hi	40a5cc <__fxstatat@plt+0x70ec>  // b.pmore
  40a600:	udiv	x1, x0, x1
  40a604:	cmp	x1, x4
  40a608:	b.ne	40a5cc <__fxstatat@plt+0x70ec>  // b.any
  40a60c:	ret
  40a610:	mov	x5, x0
  40a614:	mov	x0, x4
  40a618:	b	40a5e4 <__fxstatat@plt+0x7104>
  40a61c:	nop
  40a620:	adrp	x1, 42c000 <__progname@@GLIBC_2.17+0x1aa8>
  40a624:	str	x0, [x1, #2496]
  40a628:	ret
  40a62c:	nop
  40a630:	stp	x29, x30, [sp, #-48]!
  40a634:	mov	x29, sp
  40a638:	stp	x19, x20, [sp, #16]
  40a63c:	adrp	x20, 42a000 <__fxstatat@plt+0x26b20>
  40a640:	ldr	x19, [x20, #1360]
  40a644:	mov	x0, x19
  40a648:	bl	411748 <__fxstatat@plt+0xe268>
  40a64c:	cbnz	x0, 40a6e4 <__fxstatat@plt+0x7204>
  40a650:	mov	x0, x19
  40a654:	bl	4121a8 <__fxstatat@plt+0xecc8>
  40a658:	cbnz	w0, 40a680 <__fxstatat@plt+0x71a0>
  40a65c:	ldp	x19, x20, [sp, #16]
  40a660:	ldp	x29, x30, [sp], #48
  40a664:	b	40a750 <__fxstatat@plt+0x7270>
  40a668:	ldr	x0, [x20, #1360]
  40a66c:	bl	4116f0 <__fxstatat@plt+0xe210>
  40a670:	cbz	w0, 40a6f8 <__fxstatat@plt+0x7218>
  40a674:	ldr	x0, [x20, #1360]
  40a678:	bl	4121a8 <__fxstatat@plt+0xecc8>
  40a67c:	nop
  40a680:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  40a684:	mov	w2, #0x5                   	// #5
  40a688:	add	x1, x1, #0x960
  40a68c:	mov	x0, #0x0                   	// #0
  40a690:	str	x21, [sp, #32]
  40a694:	bl	403350 <dcgettext@plt>
  40a698:	adrp	x1, 42c000 <__progname@@GLIBC_2.17+0x1aa8>
  40a69c:	mov	x19, x0
  40a6a0:	ldr	x20, [x1, #2496]
  40a6a4:	bl	4033f0 <__errno_location@plt>
  40a6a8:	cbz	x20, 40a710 <__fxstatat@plt+0x7230>
  40a6ac:	ldr	w21, [x0]
  40a6b0:	mov	x0, x20
  40a6b4:	bl	40e418 <__fxstatat@plt+0xaf38>
  40a6b8:	mov	x3, x0
  40a6bc:	adrp	x2, 415000 <__fxstatat@plt+0x11b20>
  40a6c0:	mov	w1, w21
  40a6c4:	mov	x4, x19
  40a6c8:	add	x2, x2, #0x978
  40a6cc:	mov	w0, #0x0                   	// #0
  40a6d0:	bl	402c90 <error@plt>
  40a6d4:	bl	40a750 <__fxstatat@plt+0x7270>
  40a6d8:	adrp	x0, 42a000 <__fxstatat@plt+0x26b20>
  40a6dc:	ldr	w0, [x0, #1216]
  40a6e0:	bl	402c20 <_exit@plt>
  40a6e4:	mov	x0, x19
  40a6e8:	mov	w2, #0x1                   	// #1
  40a6ec:	mov	x1, #0x0                   	// #0
  40a6f0:	bl	411788 <__fxstatat@plt+0xe2a8>
  40a6f4:	cbz	w0, 40a668 <__fxstatat@plt+0x7188>
  40a6f8:	ldr	x0, [x20, #1360]
  40a6fc:	bl	4121a8 <__fxstatat@plt+0xecc8>
  40a700:	cbnz	w0, 40a680 <__fxstatat@plt+0x71a0>
  40a704:	ldp	x19, x20, [sp, #16]
  40a708:	ldp	x29, x30, [sp], #48
  40a70c:	b	40a750 <__fxstatat@plt+0x7270>
  40a710:	ldr	w1, [x0]
  40a714:	mov	x3, x19
  40a718:	adrp	x2, 415000 <__fxstatat@plt+0x11b20>
  40a71c:	mov	w0, #0x0                   	// #0
  40a720:	add	x2, x2, #0x148
  40a724:	bl	402c90 <error@plt>
  40a728:	b	40a6d4 <__fxstatat@plt+0x71f4>
  40a72c:	nop
  40a730:	adrp	x1, 42c000 <__progname@@GLIBC_2.17+0x1aa8>
  40a734:	str	x0, [x1, #2504]
  40a738:	ret
  40a73c:	nop
  40a740:	adrp	x1, 42c000 <__progname@@GLIBC_2.17+0x1aa8>
  40a744:	strb	w0, [x1, #2512]
  40a748:	ret
  40a74c:	nop
  40a750:	stp	x29, x30, [sp, #-48]!
  40a754:	adrp	x0, 42a000 <__fxstatat@plt+0x26b20>
  40a758:	mov	x29, sp
  40a75c:	ldr	x0, [x0, #1352]
  40a760:	bl	4121a8 <__fxstatat@plt+0xecc8>
  40a764:	cbz	w0, 40a79c <__fxstatat@plt+0x72bc>
  40a768:	stp	x19, x20, [sp, #16]
  40a76c:	adrp	x20, 42c000 <__progname@@GLIBC_2.17+0x1aa8>
  40a770:	add	x0, x20, #0x9c8
  40a774:	str	x21, [sp, #32]
  40a778:	ldrb	w21, [x0, #8]
  40a77c:	bl	4033f0 <__errno_location@plt>
  40a780:	mov	x19, x0
  40a784:	cbz	w21, 40a7b4 <__fxstatat@plt+0x72d4>
  40a788:	ldr	w0, [x0]
  40a78c:	cmp	w0, #0x20
  40a790:	b.ne	40a7b4 <__fxstatat@plt+0x72d4>  // b.any
  40a794:	ldp	x19, x20, [sp, #16]
  40a798:	ldr	x21, [sp, #32]
  40a79c:	adrp	x0, 42a000 <__fxstatat@plt+0x26b20>
  40a7a0:	ldr	x0, [x0, #1328]
  40a7a4:	bl	4121a8 <__fxstatat@plt+0xecc8>
  40a7a8:	cbnz	w0, 40a808 <__fxstatat@plt+0x7328>
  40a7ac:	ldp	x29, x30, [sp], #48
  40a7b0:	ret
  40a7b4:	mov	w2, #0x5                   	// #5
  40a7b8:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  40a7bc:	mov	x0, #0x0                   	// #0
  40a7c0:	add	x1, x1, #0x980
  40a7c4:	bl	403350 <dcgettext@plt>
  40a7c8:	ldr	x2, [x20, #2504]
  40a7cc:	mov	x20, x0
  40a7d0:	cbz	x2, 40a814 <__fxstatat@plt+0x7334>
  40a7d4:	ldr	w19, [x19]
  40a7d8:	mov	x0, x2
  40a7dc:	bl	40e418 <__fxstatat@plt+0xaf38>
  40a7e0:	mov	x3, x0
  40a7e4:	adrp	x2, 415000 <__fxstatat@plt+0x11b20>
  40a7e8:	mov	w1, w19
  40a7ec:	mov	x4, x20
  40a7f0:	add	x2, x2, #0x978
  40a7f4:	mov	w0, #0x0                   	// #0
  40a7f8:	bl	402c90 <error@plt>
  40a7fc:	adrp	x0, 42a000 <__fxstatat@plt+0x26b20>
  40a800:	ldr	w0, [x0, #1216]
  40a804:	bl	402c20 <_exit@plt>
  40a808:	stp	x19, x20, [sp, #16]
  40a80c:	str	x21, [sp, #32]
  40a810:	b	40a7fc <__fxstatat@plt+0x731c>
  40a814:	ldr	w1, [x19]
  40a818:	mov	x3, x0
  40a81c:	adrp	x2, 415000 <__fxstatat@plt+0x11b20>
  40a820:	mov	w0, #0x0                   	// #0
  40a824:	add	x2, x2, #0x148
  40a828:	bl	402c90 <error@plt>
  40a82c:	b	40a7fc <__fxstatat@plt+0x731c>
  40a830:	stp	x29, x30, [sp, #-16]!
  40a834:	mov	x29, sp
  40a838:	bl	40a8a0 <__fxstatat@plt+0x73c0>
  40a83c:	cbz	x0, 40a848 <__fxstatat@plt+0x7368>
  40a840:	ldp	x29, x30, [sp], #16
  40a844:	ret
  40a848:	bl	410e30 <__fxstatat@plt+0xd950>
  40a84c:	nop
  40a850:	stp	x29, x30, [sp, #-32]!
  40a854:	mov	x29, sp
  40a858:	stp	x19, x20, [sp, #16]
  40a85c:	mov	x19, x0
  40a860:	ldrb	w1, [x0]
  40a864:	cmp	w1, #0x2f
  40a868:	cset	x20, eq  // eq = none
  40a86c:	bl	40a910 <__fxstatat@plt+0x7430>
  40a870:	sub	x0, x0, x19
  40a874:	b	40a888 <__fxstatat@plt+0x73a8>
  40a878:	ldrb	w2, [x19, x1]
  40a87c:	cmp	w2, #0x2f
  40a880:	b.ne	40a894 <__fxstatat@plt+0x73b4>  // b.any
  40a884:	mov	x0, x1
  40a888:	sub	x1, x0, #0x1
  40a88c:	cmp	x0, x20
  40a890:	b.hi	40a878 <__fxstatat@plt+0x7398>  // b.pmore
  40a894:	ldp	x19, x20, [sp, #16]
  40a898:	ldp	x29, x30, [sp], #32
  40a89c:	ret
  40a8a0:	stp	x29, x30, [sp, #-48]!
  40a8a4:	mov	x29, sp
  40a8a8:	stp	x19, x20, [sp, #16]
  40a8ac:	str	x21, [sp, #32]
  40a8b0:	mov	x21, x0
  40a8b4:	bl	40a850 <__fxstatat@plt+0x7370>
  40a8b8:	cmp	x0, #0x0
  40a8bc:	mov	x19, x0
  40a8c0:	add	x0, x0, #0x1
  40a8c4:	cinc	x0, x0, eq  // eq = none
  40a8c8:	bl	402e80 <malloc@plt>
  40a8cc:	mov	x20, x0
  40a8d0:	cbz	x0, 40a8e8 <__fxstatat@plt+0x7408>
  40a8d4:	mov	x1, x21
  40a8d8:	mov	x2, x19
  40a8dc:	bl	402c10 <memcpy@plt>
  40a8e0:	cbz	x19, 40a8fc <__fxstatat@plt+0x741c>
  40a8e4:	strb	wzr, [x20, x19]
  40a8e8:	mov	x0, x20
  40a8ec:	ldp	x19, x20, [sp, #16]
  40a8f0:	ldr	x21, [sp, #32]
  40a8f4:	ldp	x29, x30, [sp], #48
  40a8f8:	ret
  40a8fc:	mov	w0, #0x2e                  	// #46
  40a900:	mov	x19, #0x1                   	// #1
  40a904:	strb	w0, [x20]
  40a908:	b	40a8e4 <__fxstatat@plt+0x7404>
  40a90c:	nop
  40a910:	ldrb	w1, [x0]
  40a914:	cmp	w1, #0x2f
  40a918:	b.ne	40a92c <__fxstatat@plt+0x744c>  // b.any
  40a91c:	nop
  40a920:	ldrb	w1, [x0, #1]!
  40a924:	cmp	w1, #0x2f
  40a928:	b.eq	40a920 <__fxstatat@plt+0x7440>  // b.none
  40a92c:	cbz	w1, 40a964 <__fxstatat@plt+0x7484>
  40a930:	mov	x2, x0
  40a934:	mov	w3, #0x0                   	// #0
  40a938:	b	40a950 <__fxstatat@plt+0x7470>
  40a93c:	cbz	w3, 40a948 <__fxstatat@plt+0x7468>
  40a940:	mov	x0, x2
  40a944:	mov	w3, #0x0                   	// #0
  40a948:	ldrb	w1, [x2, #1]!
  40a94c:	cbz	w1, 40a964 <__fxstatat@plt+0x7484>
  40a950:	cmp	w1, #0x2f
  40a954:	b.ne	40a93c <__fxstatat@plt+0x745c>  // b.any
  40a958:	ldrb	w1, [x2, #1]!
  40a95c:	mov	w3, #0x1                   	// #1
  40a960:	cbnz	w1, 40a950 <__fxstatat@plt+0x7470>
  40a964:	ret
  40a968:	stp	x29, x30, [sp, #-32]!
  40a96c:	mov	x29, sp
  40a970:	str	x19, [sp, #16]
  40a974:	mov	x19, x0
  40a978:	bl	402c50 <strlen@plt>
  40a97c:	subs	x1, x0, #0x1
  40a980:	b.ls	40a990 <__fxstatat@plt+0x74b0>  // b.plast
  40a984:	ldrb	w2, [x19, x1]
  40a988:	cmp	w2, #0x2f
  40a98c:	b.eq	40a99c <__fxstatat@plt+0x74bc>  // b.none
  40a990:	ldr	x19, [sp, #16]
  40a994:	ldp	x29, x30, [sp], #32
  40a998:	ret
  40a99c:	mov	x0, x1
  40a9a0:	b	40a97c <__fxstatat@plt+0x749c>
  40a9a4:	nop
  40a9a8:	b	403080 <posix_fadvise@plt>
  40a9ac:	nop
  40a9b0:	cbz	x0, 40a9e0 <__fxstatat@plt+0x7500>
  40a9b4:	stp	x29, x30, [sp, #-32]!
  40a9b8:	mov	x29, sp
  40a9bc:	str	x19, [sp, #16]
  40a9c0:	mov	w19, w1
  40a9c4:	bl	402e10 <fileno@plt>
  40a9c8:	mov	w3, w19
  40a9cc:	mov	x2, #0x0                   	// #0
  40a9d0:	ldr	x19, [sp, #16]
  40a9d4:	mov	x1, #0x0                   	// #0
  40a9d8:	ldp	x29, x30, [sp], #32
  40a9dc:	b	403080 <posix_fadvise@plt>
  40a9e0:	ret
  40a9e4:	nop
  40a9e8:	stp	x29, x30, [sp, #-64]!
  40a9ec:	mov	x29, sp
  40a9f0:	str	x2, [sp, #56]
  40a9f4:	mov	w2, #0x0                   	// #0
  40a9f8:	tbnz	w1, #6, 40aa0c <__fxstatat@plt+0x752c>
  40a9fc:	bl	402eb0 <open@plt>
  40aa00:	bl	40f758 <__fxstatat@plt+0xc278>
  40aa04:	ldp	x29, x30, [sp], #64
  40aa08:	ret
  40aa0c:	mov	w2, #0xfffffff8            	// #-8
  40aa10:	stp	w2, wzr, [sp, #40]
  40aa14:	ldr	w2, [sp, #56]
  40aa18:	add	x3, sp, #0x30
  40aa1c:	add	x4, sp, #0x40
  40aa20:	stp	x4, x4, [sp, #16]
  40aa24:	str	x3, [sp, #32]
  40aa28:	bl	402eb0 <open@plt>
  40aa2c:	bl	40f758 <__fxstatat@plt+0xc278>
  40aa30:	ldp	x29, x30, [sp], #64
  40aa34:	ret
  40aa38:	cbz	x0, 40aab8 <__fxstatat@plt+0x75d8>
  40aa3c:	stp	x29, x30, [sp, #-48]!
  40aa40:	mov	x29, sp
  40aa44:	stp	x21, x22, [sp, #32]
  40aa48:	mov	x21, x2
  40aa4c:	mov	x22, x1
  40aa50:	stp	x19, x20, [sp, #16]
  40aa54:	mov	x20, x0
  40aa58:	mov	x0, #0x18                  	// #24
  40aa5c:	bl	410bd8 <__fxstatat@plt+0xd6f8>
  40aa60:	mov	x19, x0
  40aa64:	mov	x0, x22
  40aa68:	bl	410e00 <__fxstatat@plt+0xd920>
  40aa6c:	ldp	x2, x3, [x21]
  40aa70:	mov	x4, x0
  40aa74:	stp	x4, x3, [x19]
  40aa78:	mov	x1, x19
  40aa7c:	mov	x0, x20
  40aa80:	str	x2, [x19, #16]
  40aa84:	bl	40bce8 <__fxstatat@plt+0x8808>
  40aa88:	cbz	x0, 40aabc <__fxstatat@plt+0x75dc>
  40aa8c:	cmp	x19, x0
  40aa90:	b.eq	40aaa8 <__fxstatat@plt+0x75c8>  // b.none
  40aa94:	mov	x0, x19
  40aa98:	ldp	x19, x20, [sp, #16]
  40aa9c:	ldp	x21, x22, [sp, #32]
  40aaa0:	ldp	x29, x30, [sp], #48
  40aaa4:	b	40bf10 <__fxstatat@plt+0x8a30>
  40aaa8:	ldp	x19, x20, [sp, #16]
  40aaac:	ldp	x21, x22, [sp, #32]
  40aab0:	ldp	x29, x30, [sp], #48
  40aab4:	ret
  40aab8:	ret
  40aabc:	bl	410e30 <__fxstatat@plt+0xd950>
  40aac0:	cbz	x0, 40aaf4 <__fxstatat@plt+0x7614>
  40aac4:	stp	x29, x30, [sp, #-48]!
  40aac8:	mov	x3, x1
  40aacc:	mov	x29, sp
  40aad0:	ldp	x4, x2, [x2]
  40aad4:	add	x1, sp, #0x18
  40aad8:	stp	x3, x2, [sp, #24]
  40aadc:	str	x4, [sp, #40]
  40aae0:	bl	40b4f8 <__fxstatat@plt+0x8018>
  40aae4:	cmp	x0, #0x0
  40aae8:	cset	w0, ne  // ne = any
  40aaec:	ldp	x29, x30, [sp], #48
  40aaf0:	ret
  40aaf4:	mov	w0, #0x0                   	// #0
  40aaf8:	ret
  40aafc:	nop
  40ab00:	and	w3, w0, #0xf000
  40ab04:	mov	w2, #0x2d                  	// #45
  40ab08:	cmp	w3, #0x8, lsl #12
  40ab0c:	b.eq	40ab5c <__fxstatat@plt+0x767c>  // b.none
  40ab10:	cmp	w3, #0x4, lsl #12
  40ab14:	mov	w2, #0x64                  	// #100
  40ab18:	b.eq	40ab5c <__fxstatat@plt+0x767c>  // b.none
  40ab1c:	cmp	w3, #0x6, lsl #12
  40ab20:	mov	w2, #0x62                  	// #98
  40ab24:	b.eq	40ab5c <__fxstatat@plt+0x767c>  // b.none
  40ab28:	cmp	w3, #0x2, lsl #12
  40ab2c:	mov	w2, #0x63                  	// #99
  40ab30:	b.eq	40ab5c <__fxstatat@plt+0x767c>  // b.none
  40ab34:	cmp	w3, #0xa, lsl #12
  40ab38:	mov	w2, #0x6c                  	// #108
  40ab3c:	b.eq	40ab5c <__fxstatat@plt+0x767c>  // b.none
  40ab40:	cmp	w3, #0x1, lsl #12
  40ab44:	mov	w2, #0x70                  	// #112
  40ab48:	b.eq	40ab5c <__fxstatat@plt+0x767c>  // b.none
  40ab4c:	cmp	w3, #0xc, lsl #12
  40ab50:	mov	w2, #0x73                  	// #115
  40ab54:	mov	w3, #0x3f                  	// #63
  40ab58:	csel	w2, w2, w3, eq  // eq = none
  40ab5c:	tst	x0, #0x100
  40ab60:	mov	w6, #0x2d                  	// #45
  40ab64:	mov	w4, #0x72                  	// #114
  40ab68:	csel	w4, w4, w6, ne  // ne = any
  40ab6c:	tst	x0, #0x80
  40ab70:	mov	w3, #0x77                  	// #119
  40ab74:	csel	w3, w3, w6, ne  // ne = any
  40ab78:	strb	w2, [x1]
  40ab7c:	strb	w4, [x1, #1]
  40ab80:	and	w2, w0, #0x40
  40ab84:	strb	w3, [x1, #2]
  40ab88:	tbz	w0, #11, 40ac2c <__fxstatat@plt+0x774c>
  40ab8c:	cmp	w2, #0x0
  40ab90:	mov	w5, #0x73                  	// #115
  40ab94:	mov	w2, #0x53                  	// #83
  40ab98:	csel	w5, w5, w2, ne  // ne = any
  40ab9c:	tst	x0, #0x20
  40aba0:	mov	w6, #0x2d                  	// #45
  40aba4:	mov	w3, #0x72                  	// #114
  40aba8:	csel	w3, w3, w6, ne  // ne = any
  40abac:	tst	x0, #0x10
  40abb0:	mov	w2, #0x77                  	// #119
  40abb4:	csel	w2, w2, w6, ne  // ne = any
  40abb8:	strb	w5, [x1, #3]
  40abbc:	strb	w3, [x1, #4]
  40abc0:	and	w3, w0, #0x8
  40abc4:	strb	w2, [x1, #5]
  40abc8:	tbz	w0, #10, 40ac3c <__fxstatat@plt+0x775c>
  40abcc:	cmp	w3, #0x0
  40abd0:	mov	w4, #0x73                  	// #115
  40abd4:	mov	w2, #0x53                  	// #83
  40abd8:	csel	w4, w4, w2, ne  // ne = any
  40abdc:	tst	x0, #0x4
  40abe0:	mov	w5, #0x2d                  	// #45
  40abe4:	mov	w3, #0x72                  	// #114
  40abe8:	csel	w3, w3, w5, ne  // ne = any
  40abec:	tst	x0, #0x2
  40abf0:	mov	w2, #0x77                  	// #119
  40abf4:	csel	w2, w2, w5, ne  // ne = any
  40abf8:	strb	w4, [x1, #6]
  40abfc:	strb	w3, [x1, #7]
  40ac00:	and	w3, w0, #0x1
  40ac04:	strb	w2, [x1, #8]
  40ac08:	tbz	w0, #9, 40ac4c <__fxstatat@plt+0x776c>
  40ac0c:	cmp	w3, #0x0
  40ac10:	mov	w2, #0x54                  	// #84
  40ac14:	mov	w0, #0x74                  	// #116
  40ac18:	csel	w0, w0, w2, ne  // ne = any
  40ac1c:	mov	w2, #0x20                  	// #32
  40ac20:	strb	w0, [x1, #9]
  40ac24:	strh	w2, [x1, #10]
  40ac28:	ret
  40ac2c:	cmp	w2, #0x0
  40ac30:	mov	w5, #0x78                  	// #120
  40ac34:	csel	w5, w5, w6, ne  // ne = any
  40ac38:	b	40ab9c <__fxstatat@plt+0x76bc>
  40ac3c:	cmp	w3, #0x0
  40ac40:	mov	w4, #0x78                  	// #120
  40ac44:	csel	w4, w4, w6, ne  // ne = any
  40ac48:	b	40abdc <__fxstatat@plt+0x76fc>
  40ac4c:	cmp	w3, #0x0
  40ac50:	mov	w2, #0x20                  	// #32
  40ac54:	mov	w0, #0x78                  	// #120
  40ac58:	csel	w0, w0, w5, ne  // ne = any
  40ac5c:	strb	w0, [x1, #9]
  40ac60:	strh	w2, [x1, #10]
  40ac64:	ret
  40ac68:	ldr	w0, [x0, #16]
  40ac6c:	b	40ab00 <__fxstatat@plt+0x7620>
  40ac70:	stp	x29, x30, [sp, #-16]!
  40ac74:	mov	x29, sp
  40ac78:	bl	40ac90 <__fxstatat@plt+0x77b0>
  40ac7c:	cbz	x0, 40ac88 <__fxstatat@plt+0x77a8>
  40ac80:	ldp	x29, x30, [sp], #16
  40ac84:	ret
  40ac88:	bl	410e30 <__fxstatat@plt+0xd950>
  40ac8c:	nop
  40ac90:	stp	x29, x30, [sp, #-80]!
  40ac94:	mov	x29, sp
  40ac98:	stp	x19, x20, [sp, #16]
  40ac9c:	stp	x21, x22, [sp, #32]
  40aca0:	mov	x21, x1
  40aca4:	mov	x22, x0
  40aca8:	stp	x23, x24, [sp, #48]
  40acac:	mov	x23, x2
  40acb0:	stp	x25, x26, [sp, #64]
  40acb4:	bl	40a910 <__fxstatat@plt+0x7430>
  40acb8:	mov	x20, x0
  40acbc:	bl	40a968 <__fxstatat@plt+0x7488>
  40acc0:	mov	x19, x0
  40acc4:	mov	x0, x21
  40acc8:	bl	402c50 <strlen@plt>
  40accc:	sub	x3, x20, x22
  40acd0:	mov	x24, x0
  40acd4:	add	x26, x3, x19
  40acd8:	add	x1, x0, #0x1
  40acdc:	cbz	x19, 40ad64 <__fxstatat@plt+0x7884>
  40ace0:	add	x0, x22, x26
  40ace4:	ldurb	w0, [x0, #-1]
  40ace8:	cmp	w0, #0x2f
  40acec:	b.eq	40ad88 <__fxstatat@plt+0x78a8>  // b.none
  40acf0:	ldrb	w0, [x21]
  40acf4:	cmp	w0, #0x2f
  40acf8:	b.eq	40ad88 <__fxstatat@plt+0x78a8>  // b.none
  40acfc:	add	x0, x26, #0x1
  40ad00:	mov	x19, #0x1                   	// #1
  40ad04:	mov	w25, #0x2f                  	// #47
  40ad08:	add	x0, x1, x0
  40ad0c:	bl	402e80 <malloc@plt>
  40ad10:	mov	x20, x0
  40ad14:	cbz	x0, 40ad48 <__fxstatat@plt+0x7868>
  40ad18:	mov	x1, x22
  40ad1c:	mov	x2, x26
  40ad20:	bl	403210 <mempcpy@plt>
  40ad24:	mov	x1, x0
  40ad28:	add	x0, x0, x19
  40ad2c:	strb	w25, [x1]
  40ad30:	cbz	x23, 40ad38 <__fxstatat@plt+0x7858>
  40ad34:	str	x0, [x23]
  40ad38:	mov	x2, x24
  40ad3c:	mov	x1, x21
  40ad40:	bl	403210 <mempcpy@plt>
  40ad44:	strb	wzr, [x0]
  40ad48:	mov	x0, x20
  40ad4c:	ldp	x19, x20, [sp, #16]
  40ad50:	ldp	x21, x22, [sp, #32]
  40ad54:	ldp	x23, x24, [sp, #48]
  40ad58:	ldp	x25, x26, [sp, #64]
  40ad5c:	ldp	x29, x30, [sp], #80
  40ad60:	ret
  40ad64:	ldrb	w2, [x21]
  40ad68:	mov	x0, x26
  40ad6c:	mov	w25, #0x0                   	// #0
  40ad70:	cmp	w2, #0x2f
  40ad74:	b.ne	40ad08 <__fxstatat@plt+0x7828>  // b.any
  40ad78:	add	x0, x3, #0x1
  40ad7c:	mov	x19, #0x1                   	// #1
  40ad80:	mov	w25, #0x2e                  	// #46
  40ad84:	b	40ad08 <__fxstatat@plt+0x7828>
  40ad88:	mov	x0, x26
  40ad8c:	mov	x19, #0x0                   	// #0
  40ad90:	mov	w25, #0x0                   	// #0
  40ad94:	b	40ad08 <__fxstatat@plt+0x7828>
  40ad98:	stp	x29, x30, [sp, #-48]!
  40ad9c:	mov	x29, sp
  40ada0:	stp	x21, x22, [sp, #32]
  40ada4:	cbz	x2, 40ae1c <__fxstatat@plt+0x793c>
  40ada8:	mov	w22, w0
  40adac:	mov	x21, #0x0                   	// #0
  40adb0:	stp	x19, x20, [sp, #16]
  40adb4:	mov	x20, x1
  40adb8:	mov	x19, x2
  40adbc:	b	40add4 <__fxstatat@plt+0x78f4>
  40adc0:	cbz	x0, 40ae00 <__fxstatat@plt+0x7920>
  40adc4:	add	x21, x21, x0
  40adc8:	add	x20, x20, x0
  40adcc:	subs	x19, x19, x0
  40add0:	b.eq	40adec <__fxstatat@plt+0x790c>  // b.none
  40add4:	mov	x2, x19
  40add8:	mov	x1, x20
  40addc:	mov	w0, w22
  40ade0:	bl	40e7d0 <__fxstatat@plt+0xb2f0>
  40ade4:	cmn	x0, #0x1
  40ade8:	b.ne	40adc0 <__fxstatat@plt+0x78e0>  // b.any
  40adec:	ldp	x19, x20, [sp, #16]
  40adf0:	mov	x0, x21
  40adf4:	ldp	x21, x22, [sp, #32]
  40adf8:	ldp	x29, x30, [sp], #48
  40adfc:	ret
  40ae00:	bl	4033f0 <__errno_location@plt>
  40ae04:	ldp	x19, x20, [sp, #16]
  40ae08:	str	wzr, [x0]
  40ae0c:	mov	x0, x21
  40ae10:	ldp	x21, x22, [sp, #32]
  40ae14:	ldp	x29, x30, [sp], #48
  40ae18:	ret
  40ae1c:	mov	x21, #0x0                   	// #0
  40ae20:	b	40adf0 <__fxstatat@plt+0x7910>
  40ae24:	nop
  40ae28:	stp	x29, x30, [sp, #-48]!
  40ae2c:	mov	x29, sp
  40ae30:	stp	x21, x22, [sp, #32]
  40ae34:	cbz	x2, 40aeb0 <__fxstatat@plt+0x79d0>
  40ae38:	mov	w22, w0
  40ae3c:	mov	x21, #0x0                   	// #0
  40ae40:	stp	x19, x20, [sp, #16]
  40ae44:	mov	x20, x1
  40ae48:	mov	x19, x2
  40ae4c:	b	40ae64 <__fxstatat@plt+0x7984>
  40ae50:	cbz	x0, 40ae90 <__fxstatat@plt+0x79b0>
  40ae54:	add	x21, x21, x0
  40ae58:	add	x20, x20, x0
  40ae5c:	subs	x19, x19, x0
  40ae60:	b.eq	40ae7c <__fxstatat@plt+0x799c>  // b.none
  40ae64:	mov	x2, x19
  40ae68:	mov	x1, x20
  40ae6c:	mov	w0, w22
  40ae70:	bl	40e848 <__fxstatat@plt+0xb368>
  40ae74:	cmn	x0, #0x1
  40ae78:	b.ne	40ae50 <__fxstatat@plt+0x7970>  // b.any
  40ae7c:	ldp	x19, x20, [sp, #16]
  40ae80:	mov	x0, x21
  40ae84:	ldp	x21, x22, [sp, #32]
  40ae88:	ldp	x29, x30, [sp], #48
  40ae8c:	ret
  40ae90:	bl	4033f0 <__errno_location@plt>
  40ae94:	mov	w1, #0x1c                  	// #28
  40ae98:	ldp	x19, x20, [sp, #16]
  40ae9c:	str	w1, [x0]
  40aea0:	mov	x0, x21
  40aea4:	ldp	x21, x22, [sp, #32]
  40aea8:	ldp	x29, x30, [sp], #48
  40aeac:	ret
  40aeb0:	mov	x21, #0x0                   	// #0
  40aeb4:	b	40ae80 <__fxstatat@plt+0x79a0>
  40aeb8:	ror	x2, x0, #3
  40aebc:	udiv	x0, x2, x1
  40aec0:	msub	x0, x0, x1, x2
  40aec4:	ret
  40aec8:	cmp	x1, x0
  40aecc:	cset	w0, eq  // eq = none
  40aed0:	ret
  40aed4:	nop
  40aed8:	stp	x29, x30, [sp, #-32]!
  40aedc:	mov	x29, sp
  40aee0:	str	x19, [sp, #16]
  40aee4:	mov	x19, x0
  40aee8:	mov	x0, x1
  40aeec:	ldr	x1, [x19, #16]
  40aef0:	ldr	x2, [x19, #48]
  40aef4:	blr	x2
  40aef8:	ldr	x1, [x19, #16]
  40aefc:	cmp	x1, x0
  40af00:	b.ls	40af18 <__fxstatat@plt+0x7a38>  // b.plast
  40af04:	ldr	x1, [x19]
  40af08:	ldr	x19, [sp, #16]
  40af0c:	add	x0, x1, x0, lsl #4
  40af10:	ldp	x29, x30, [sp], #32
  40af14:	ret
  40af18:	bl	403070 <abort@plt>
  40af1c:	nop
  40af20:	stp	x29, x30, [sp, #-64]!
  40af24:	mov	x29, sp
  40af28:	str	x23, [sp, #48]
  40af2c:	mov	x23, x2
  40af30:	stp	x19, x20, [sp, #16]
  40af34:	mov	x20, x1
  40af38:	stp	x21, x22, [sp, #32]
  40af3c:	and	w22, w3, #0xff
  40af40:	mov	x21, x0
  40af44:	bl	40aed8 <__fxstatat@plt+0x79f8>
  40af48:	str	x0, [x23]
  40af4c:	ldr	x1, [x0]
  40af50:	cbz	x1, 40afdc <__fxstatat@plt+0x7afc>
  40af54:	mov	x19, x0
  40af58:	cmp	x1, x20
  40af5c:	b.eq	40b034 <__fxstatat@plt+0x7b54>  // b.none
  40af60:	ldr	x2, [x21, #56]
  40af64:	mov	x0, x20
  40af68:	blr	x2
  40af6c:	tst	w0, #0xff
  40af70:	b.eq	40afd4 <__fxstatat@plt+0x7af4>  // b.none
  40af74:	ldr	x0, [x19]
  40af78:	cbz	w22, 40afe0 <__fxstatat@plt+0x7b00>
  40af7c:	ldr	x1, [x19, #8]
  40af80:	cbz	x1, 40b02c <__fxstatat@plt+0x7b4c>
  40af84:	ldp	x2, x3, [x1]
  40af88:	stp	x2, x3, [x19]
  40af8c:	str	xzr, [x1]
  40af90:	ldp	x19, x20, [sp, #16]
  40af94:	ldr	x2, [x21, #72]
  40af98:	str	x2, [x1, #8]
  40af9c:	str	x1, [x21, #72]
  40afa0:	ldp	x21, x22, [sp, #32]
  40afa4:	ldr	x23, [sp, #48]
  40afa8:	ldp	x29, x30, [sp], #64
  40afac:	ret
  40afb0:	ldr	x1, [x2]
  40afb4:	mov	x0, x20
  40afb8:	cmp	x1, x20
  40afbc:	b.eq	40aff4 <__fxstatat@plt+0x7b14>  // b.none
  40afc0:	ldr	x2, [x21, #56]
  40afc4:	blr	x2
  40afc8:	tst	w0, #0xff
  40afcc:	b.ne	40aff4 <__fxstatat@plt+0x7b14>  // b.any
  40afd0:	ldr	x19, [x19, #8]
  40afd4:	ldr	x2, [x19, #8]
  40afd8:	cbnz	x2, 40afb0 <__fxstatat@plt+0x7ad0>
  40afdc:	mov	x0, #0x0                   	// #0
  40afe0:	ldp	x19, x20, [sp, #16]
  40afe4:	ldp	x21, x22, [sp, #32]
  40afe8:	ldr	x23, [sp, #48]
  40afec:	ldp	x29, x30, [sp], #64
  40aff0:	ret
  40aff4:	ldr	x1, [x19, #8]
  40aff8:	ldr	x0, [x1]
  40affc:	cbz	w22, 40afe0 <__fxstatat@plt+0x7b00>
  40b000:	ldr	x2, [x1, #8]
  40b004:	str	x2, [x19, #8]
  40b008:	str	xzr, [x1]
  40b00c:	ldp	x19, x20, [sp, #16]
  40b010:	ldr	x2, [x21, #72]
  40b014:	str	x2, [x1, #8]
  40b018:	str	x1, [x21, #72]
  40b01c:	ldp	x21, x22, [sp, #32]
  40b020:	ldr	x23, [sp, #48]
  40b024:	ldp	x29, x30, [sp], #64
  40b028:	ret
  40b02c:	str	xzr, [x19]
  40b030:	b	40afe0 <__fxstatat@plt+0x7b00>
  40b034:	mov	x0, x1
  40b038:	b	40af78 <__fxstatat@plt+0x7a98>
  40b03c:	nop
  40b040:	ldr	x3, [x0]
  40b044:	adrp	x2, 415000 <__fxstatat@plt+0x11b20>
  40b048:	add	x2, x2, #0xa00
  40b04c:	mov	x1, x0
  40b050:	cmp	x3, x2
  40b054:	b.eq	40b0dc <__fxstatat@plt+0x7bfc>  // b.none
  40b058:	mov	w0, #0xcccd                	// #52429
  40b05c:	ldr	s1, [x3, #8]
  40b060:	movk	w0, #0x3dcc, lsl #16
  40b064:	fmov	s0, w0
  40b068:	fcmpe	s1, s0
  40b06c:	b.le	40b0d0 <__fxstatat@plt+0x7bf0>
  40b070:	mov	w0, #0x6666                	// #26214
  40b074:	movk	w0, #0x3f66, lsl #16
  40b078:	fmov	s2, w0
  40b07c:	fcmpe	s1, s2
  40b080:	b.pl	40b0d0 <__fxstatat@plt+0x7bf0>  // b.nfrst
  40b084:	mov	w0, #0xcccd                	// #52429
  40b088:	ldr	s3, [x3, #12]
  40b08c:	movk	w0, #0x3f8c, lsl #16
  40b090:	fmov	s2, w0
  40b094:	fcmpe	s3, s2
  40b098:	b.le	40b0d0 <__fxstatat@plt+0x7bf0>
  40b09c:	ldr	s2, [x3]
  40b0a0:	fcmpe	s2, #0.0
  40b0a4:	b.lt	40b0d0 <__fxstatat@plt+0x7bf0>  // b.tstop
  40b0a8:	fadd	s0, s2, s0
  40b0ac:	ldr	s2, [x3, #4]
  40b0b0:	fcmpe	s0, s2
  40b0b4:	b.pl	40b0d0 <__fxstatat@plt+0x7bf0>  // b.nfrst
  40b0b8:	fmov	s3, #1.000000000000000000e+00
  40b0bc:	fcmpe	s2, s3
  40b0c0:	b.hi	40b0d0 <__fxstatat@plt+0x7bf0>  // b.pmore
  40b0c4:	fcmpe	s1, s0
  40b0c8:	mov	w0, #0x1                   	// #1
  40b0cc:	b.gt	40b0d8 <__fxstatat@plt+0x7bf8>
  40b0d0:	mov	w0, #0x0                   	// #0
  40b0d4:	str	x2, [x1]
  40b0d8:	ret
  40b0dc:	mov	w0, #0x1                   	// #1
  40b0e0:	ret
  40b0e4:	nop
  40b0e8:	tst	w1, #0xff
  40b0ec:	b.ne	40b110 <__fxstatat@plt+0x7c30>  // b.any
  40b0f0:	ucvtf	s1, x0
  40b0f4:	mov	w0, #0x5f800000            	// #1602224128
  40b0f8:	fmov	s2, w0
  40b0fc:	mov	x0, #0x0                   	// #0
  40b100:	fdiv	s0, s1, s0
  40b104:	fcmpe	s0, s2
  40b108:	b.ge	40b190 <__fxstatat@plt+0x7cb0>  // b.tcont
  40b10c:	fcvtzu	x0, s0
  40b110:	cmp	x0, #0xa
  40b114:	mov	x1, #0xa                   	// #10
  40b118:	csel	x0, x0, x1, cs  // cs = hs, nlast
  40b11c:	mov	x5, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  40b120:	orr	x0, x0, #0x1
  40b124:	movk	x5, #0xaaab
  40b128:	cmn	x0, #0x1
  40b12c:	b.eq	40b18c <__fxstatat@plt+0x7cac>  // b.none
  40b130:	umulh	x1, x0, x5
  40b134:	cmp	x0, #0x9
  40b138:	and	x2, x1, #0xfffffffffffffffe
  40b13c:	add	x1, x2, x1, lsr #1
  40b140:	sub	x1, x0, x1
  40b144:	b.ls	40b17c <__fxstatat@plt+0x7c9c>  // b.plast
  40b148:	cbz	x1, 40b180 <__fxstatat@plt+0x7ca0>
  40b14c:	mov	x4, #0x10                  	// #16
  40b150:	mov	x3, #0x9                   	// #9
  40b154:	mov	x2, #0x3                   	// #3
  40b158:	b	40b160 <__fxstatat@plt+0x7c80>
  40b15c:	cbz	x1, 40b180 <__fxstatat@plt+0x7ca0>
  40b160:	add	x2, x2, #0x2
  40b164:	add	x3, x3, x4
  40b168:	cmp	x0, x3
  40b16c:	add	x4, x4, #0x8
  40b170:	udiv	x1, x0, x2
  40b174:	msub	x1, x1, x2, x0
  40b178:	b.hi	40b15c <__fxstatat@plt+0x7c7c>  // b.pmore
  40b17c:	cbnz	x1, 40b194 <__fxstatat@plt+0x7cb4>
  40b180:	add	x0, x0, #0x2
  40b184:	cmn	x0, #0x1
  40b188:	b.ne	40b130 <__fxstatat@plt+0x7c50>  // b.any
  40b18c:	mov	x0, #0x0                   	// #0
  40b190:	ret
  40b194:	cmp	xzr, x0, lsr #61
  40b198:	cset	x1, ne  // ne = any
  40b19c:	tbnz	x0, #60, 40b18c <__fxstatat@plt+0x7cac>
  40b1a0:	cbnz	x1, 40b18c <__fxstatat@plt+0x7cac>
  40b1a4:	ret
  40b1a8:	stp	x29, x30, [sp, #-64]!
  40b1ac:	mov	x29, sp
  40b1b0:	stp	x19, x20, [sp, #16]
  40b1b4:	mov	x20, x0
  40b1b8:	stp	x21, x22, [sp, #32]
  40b1bc:	ldp	x22, x0, [x1]
  40b1c0:	stp	x23, x24, [sp, #48]
  40b1c4:	mov	x23, x1
  40b1c8:	and	w24, w2, #0xff
  40b1cc:	cmp	x22, x0
  40b1d0:	b.cc	40b1e4 <__fxstatat@plt+0x7d04>  // b.lo, b.ul, b.last
  40b1d4:	b	40b244 <__fxstatat@plt+0x7d64>
  40b1d8:	add	x22, x22, #0x10
  40b1dc:	cmp	x0, x22
  40b1e0:	b.ls	40b244 <__fxstatat@plt+0x7d64>  // b.plast
  40b1e4:	ldr	x21, [x22]
  40b1e8:	cbz	x21, 40b1d8 <__fxstatat@plt+0x7cf8>
  40b1ec:	ldr	x19, [x22, #8]
  40b1f0:	cbz	x19, 40b22c <__fxstatat@plt+0x7d4c>
  40b1f4:	nop
  40b1f8:	ldr	x21, [x19]
  40b1fc:	mov	x0, x20
  40b200:	mov	x1, x21
  40b204:	bl	40aed8 <__fxstatat@plt+0x79f8>
  40b208:	ldr	x3, [x0]
  40b20c:	mov	x2, x19
  40b210:	ldr	x19, [x19, #8]
  40b214:	cbz	x3, 40b260 <__fxstatat@plt+0x7d80>
  40b218:	ldr	x1, [x0, #8]
  40b21c:	str	x1, [x2, #8]
  40b220:	str	x2, [x0, #8]
  40b224:	cbnz	x19, 40b1f8 <__fxstatat@plt+0x7d18>
  40b228:	ldr	x21, [x22]
  40b22c:	str	xzr, [x22, #8]
  40b230:	cbz	w24, 40b288 <__fxstatat@plt+0x7da8>
  40b234:	ldr	x0, [x23, #8]
  40b238:	add	x22, x22, #0x10
  40b23c:	cmp	x0, x22
  40b240:	b.hi	40b1e4 <__fxstatat@plt+0x7d04>  // b.pmore
  40b244:	mov	w24, #0x1                   	// #1
  40b248:	mov	w0, w24
  40b24c:	ldp	x19, x20, [sp, #16]
  40b250:	ldp	x21, x22, [sp, #32]
  40b254:	ldp	x23, x24, [sp, #48]
  40b258:	ldp	x29, x30, [sp], #64
  40b25c:	ret
  40b260:	ldr	x1, [x20, #24]
  40b264:	str	x21, [x0]
  40b268:	add	x1, x1, #0x1
  40b26c:	str	x1, [x20, #24]
  40b270:	str	xzr, [x2]
  40b274:	ldr	x0, [x20, #72]
  40b278:	str	x0, [x2, #8]
  40b27c:	str	x2, [x20, #72]
  40b280:	cbnz	x19, 40b1f8 <__fxstatat@plt+0x7d18>
  40b284:	b	40b228 <__fxstatat@plt+0x7d48>
  40b288:	mov	x1, x21
  40b28c:	mov	x0, x20
  40b290:	bl	40aed8 <__fxstatat@plt+0x79f8>
  40b294:	mov	x19, x0
  40b298:	ldr	x0, [x0]
  40b29c:	cbz	x0, 40b2d4 <__fxstatat@plt+0x7df4>
  40b2a0:	ldr	x0, [x20, #72]
  40b2a4:	cbz	x0, 40b2e8 <__fxstatat@plt+0x7e08>
  40b2a8:	ldr	x1, [x0, #8]
  40b2ac:	str	x1, [x20, #72]
  40b2b0:	ldr	x1, [x19, #8]
  40b2b4:	stp	x21, x1, [x0]
  40b2b8:	str	x0, [x19, #8]
  40b2bc:	ldr	x1, [x23, #24]
  40b2c0:	str	xzr, [x22]
  40b2c4:	sub	x1, x1, #0x1
  40b2c8:	str	x1, [x23, #24]
  40b2cc:	ldr	x0, [x23, #8]
  40b2d0:	b	40b1d8 <__fxstatat@plt+0x7cf8>
  40b2d4:	ldr	x0, [x20, #24]
  40b2d8:	str	x21, [x19]
  40b2dc:	add	x0, x0, #0x1
  40b2e0:	str	x0, [x20, #24]
  40b2e4:	b	40b2bc <__fxstatat@plt+0x7ddc>
  40b2e8:	mov	x0, #0x10                  	// #16
  40b2ec:	bl	402e80 <malloc@plt>
  40b2f0:	cbnz	x0, 40b2b0 <__fxstatat@plt+0x7dd0>
  40b2f4:	mov	w0, w24
  40b2f8:	ldp	x19, x20, [sp, #16]
  40b2fc:	ldp	x21, x22, [sp, #32]
  40b300:	ldp	x23, x24, [sp, #48]
  40b304:	ldp	x29, x30, [sp], #64
  40b308:	ret
  40b30c:	nop
  40b310:	ldr	x0, [x0, #16]
  40b314:	ret
  40b318:	ldr	x0, [x0, #24]
  40b31c:	ret
  40b320:	ldr	x0, [x0, #32]
  40b324:	ret
  40b328:	ldp	x3, x4, [x0]
  40b32c:	mov	x0, #0x0                   	// #0
  40b330:	cmp	x3, x4
  40b334:	b.cc	40b348 <__fxstatat@plt+0x7e68>  // b.lo, b.ul, b.last
  40b338:	b	40b380 <__fxstatat@plt+0x7ea0>
  40b33c:	add	x3, x3, #0x10
  40b340:	cmp	x3, x4
  40b344:	b.cs	40b380 <__fxstatat@plt+0x7ea0>  // b.hs, b.nlast
  40b348:	ldr	x1, [x3]
  40b34c:	cbz	x1, 40b33c <__fxstatat@plt+0x7e5c>
  40b350:	ldr	x1, [x3, #8]
  40b354:	mov	x2, #0x1                   	// #1
  40b358:	cbz	x1, 40b36c <__fxstatat@plt+0x7e8c>
  40b35c:	nop
  40b360:	ldr	x1, [x1, #8]
  40b364:	add	x2, x2, #0x1
  40b368:	cbnz	x1, 40b360 <__fxstatat@plt+0x7e80>
  40b36c:	cmp	x0, x2
  40b370:	add	x3, x3, #0x10
  40b374:	csel	x0, x0, x2, cs  // cs = hs, nlast
  40b378:	cmp	x3, x4
  40b37c:	b.cc	40b348 <__fxstatat@plt+0x7e68>  // b.lo, b.ul, b.last
  40b380:	ret
  40b384:	nop
  40b388:	ldp	x3, x4, [x0]
  40b38c:	mov	x6, x0
  40b390:	mov	x2, #0x0                   	// #0
  40b394:	mov	x5, #0x0                   	// #0
  40b398:	cmp	x3, x4
  40b39c:	b.cc	40b3b0 <__fxstatat@plt+0x7ed0>  // b.lo, b.ul, b.last
  40b3a0:	b	40b3e0 <__fxstatat@plt+0x7f00>
  40b3a4:	add	x3, x3, #0x10
  40b3a8:	cmp	x3, x4
  40b3ac:	b.cs	40b3e0 <__fxstatat@plt+0x7f00>  // b.hs, b.nlast
  40b3b0:	ldr	x1, [x3]
  40b3b4:	cbz	x1, 40b3a4 <__fxstatat@plt+0x7ec4>
  40b3b8:	ldr	x1, [x3, #8]
  40b3bc:	add	x5, x5, #0x1
  40b3c0:	add	x2, x2, #0x1
  40b3c4:	cbz	x1, 40b3a4 <__fxstatat@plt+0x7ec4>
  40b3c8:	ldr	x1, [x1, #8]
  40b3cc:	add	x2, x2, #0x1
  40b3d0:	cbnz	x1, 40b3c8 <__fxstatat@plt+0x7ee8>
  40b3d4:	add	x3, x3, #0x10
  40b3d8:	cmp	x3, x4
  40b3dc:	b.cc	40b3b0 <__fxstatat@plt+0x7ed0>  // b.lo, b.ul, b.last
  40b3e0:	ldr	x1, [x6, #24]
  40b3e4:	mov	w0, #0x0                   	// #0
  40b3e8:	cmp	x1, x5
  40b3ec:	b.eq	40b3f4 <__fxstatat@plt+0x7f14>  // b.none
  40b3f0:	ret
  40b3f4:	ldr	x0, [x6, #32]
  40b3f8:	cmp	x0, x2
  40b3fc:	cset	w0, eq  // eq = none
  40b400:	ret
  40b404:	nop
  40b408:	stp	x29, x30, [sp, #-48]!
  40b40c:	mov	x29, sp
  40b410:	ldp	x4, x5, [x0]
  40b414:	stp	x19, x20, [sp, #16]
  40b418:	mov	x20, x1
  40b41c:	stp	x21, x22, [sp, #32]
  40b420:	mov	x19, #0x0                   	// #0
  40b424:	ldp	x21, x22, [x0, #16]
  40b428:	cmp	x4, x5
  40b42c:	ldr	x3, [x0, #32]
  40b430:	b.cc	40b444 <__fxstatat@plt+0x7f64>  // b.lo, b.ul, b.last
  40b434:	b	40b478 <__fxstatat@plt+0x7f98>
  40b438:	add	x4, x4, #0x10
  40b43c:	cmp	x4, x5
  40b440:	b.cs	40b478 <__fxstatat@plt+0x7f98>  // b.hs, b.nlast
  40b444:	ldr	x0, [x4]
  40b448:	cbz	x0, 40b438 <__fxstatat@plt+0x7f58>
  40b44c:	ldr	x0, [x4, #8]
  40b450:	mov	x2, #0x1                   	// #1
  40b454:	cbz	x0, 40b464 <__fxstatat@plt+0x7f84>
  40b458:	ldr	x0, [x0, #8]
  40b45c:	add	x2, x2, #0x1
  40b460:	cbnz	x0, 40b458 <__fxstatat@plt+0x7f78>
  40b464:	cmp	x19, x2
  40b468:	add	x4, x4, #0x10
  40b46c:	csel	x19, x19, x2, cs  // cs = hs, nlast
  40b470:	cmp	x4, x5
  40b474:	b.cc	40b444 <__fxstatat@plt+0x7f64>  // b.lo, b.ul, b.last
  40b478:	mov	x0, x20
  40b47c:	mov	w1, #0x1                   	// #1
  40b480:	adrp	x2, 415000 <__fxstatat@plt+0x11b20>
  40b484:	add	x2, x2, #0x990
  40b488:	bl	403120 <__fprintf_chk@plt>
  40b48c:	mov	x3, x21
  40b490:	mov	x0, x20
  40b494:	mov	w1, #0x1                   	// #1
  40b498:	adrp	x2, 415000 <__fxstatat@plt+0x11b20>
  40b49c:	add	x2, x2, #0x9a8
  40b4a0:	bl	403120 <__fprintf_chk@plt>
  40b4a4:	ucvtf	d1, x22
  40b4a8:	mov	x0, #0x4059000000000000    	// #4636737291354636288
  40b4ac:	fmov	d2, x0
  40b4b0:	ucvtf	d0, x21
  40b4b4:	mov	x3, x22
  40b4b8:	mov	x0, x20
  40b4bc:	mov	w1, #0x1                   	// #1
  40b4c0:	adrp	x2, 415000 <__fxstatat@plt+0x11b20>
  40b4c4:	fmul	d1, d1, d2
  40b4c8:	add	x2, x2, #0x9c0
  40b4cc:	fdiv	d0, d1, d0
  40b4d0:	bl	403120 <__fprintf_chk@plt>
  40b4d4:	mov	x3, x19
  40b4d8:	mov	x0, x20
  40b4dc:	ldp	x19, x20, [sp, #16]
  40b4e0:	adrp	x2, 415000 <__fxstatat@plt+0x11b20>
  40b4e4:	ldp	x21, x22, [sp, #32]
  40b4e8:	add	x2, x2, #0x9e8
  40b4ec:	ldp	x29, x30, [sp], #48
  40b4f0:	mov	w1, #0x1                   	// #1
  40b4f4:	b	403120 <__fprintf_chk@plt>
  40b4f8:	stp	x29, x30, [sp, #-48]!
  40b4fc:	mov	x29, sp
  40b500:	stp	x19, x20, [sp, #16]
  40b504:	mov	x20, x1
  40b508:	str	x21, [sp, #32]
  40b50c:	mov	x21, x0
  40b510:	bl	40aed8 <__fxstatat@plt+0x79f8>
  40b514:	ldr	x1, [x0]
  40b518:	cbz	x1, 40b54c <__fxstatat@plt+0x806c>
  40b51c:	mov	x19, x0
  40b520:	b	40b528 <__fxstatat@plt+0x8048>
  40b524:	ldr	x1, [x19]
  40b528:	mov	x0, x20
  40b52c:	cmp	x1, x20
  40b530:	b.eq	40b564 <__fxstatat@plt+0x8084>  // b.none
  40b534:	ldr	x2, [x21, #56]
  40b538:	blr	x2
  40b53c:	tst	w0, #0xff
  40b540:	b.ne	40b560 <__fxstatat@plt+0x8080>  // b.any
  40b544:	ldr	x19, [x19, #8]
  40b548:	cbnz	x19, 40b524 <__fxstatat@plt+0x8044>
  40b54c:	mov	x0, #0x0                   	// #0
  40b550:	ldp	x19, x20, [sp, #16]
  40b554:	ldr	x21, [sp, #32]
  40b558:	ldp	x29, x30, [sp], #48
  40b55c:	ret
  40b560:	ldr	x20, [x19]
  40b564:	mov	x0, x20
  40b568:	ldp	x19, x20, [sp, #16]
  40b56c:	ldr	x21, [sp, #32]
  40b570:	ldp	x29, x30, [sp], #48
  40b574:	ret
  40b578:	ldr	x1, [x0, #32]
  40b57c:	cbz	x1, 40b5a8 <__fxstatat@plt+0x80c8>
  40b580:	ldp	x1, x2, [x0]
  40b584:	cmp	x1, x2
  40b588:	b.cc	40b59c <__fxstatat@plt+0x80bc>  // b.lo, b.ul, b.last
  40b58c:	b	40b5b0 <__fxstatat@plt+0x80d0>
  40b590:	add	x1, x1, #0x10
  40b594:	cmp	x1, x2
  40b598:	b.cs	40b5b0 <__fxstatat@plt+0x80d0>  // b.hs, b.nlast
  40b59c:	ldr	x0, [x1]
  40b5a0:	cbz	x0, 40b590 <__fxstatat@plt+0x80b0>
  40b5a4:	ret
  40b5a8:	mov	x0, #0x0                   	// #0
  40b5ac:	ret
  40b5b0:	stp	x29, x30, [sp, #-16]!
  40b5b4:	mov	x29, sp
  40b5b8:	bl	403070 <abort@plt>
  40b5bc:	nop
  40b5c0:	stp	x29, x30, [sp, #-32]!
  40b5c4:	mov	x29, sp
  40b5c8:	stp	x19, x20, [sp, #16]
  40b5cc:	mov	x20, x0
  40b5d0:	mov	x19, x1
  40b5d4:	bl	40aed8 <__fxstatat@plt+0x79f8>
  40b5d8:	mov	x3, x0
  40b5dc:	mov	x2, x0
  40b5e0:	b	40b5e8 <__fxstatat@plt+0x8108>
  40b5e4:	cbz	x2, 40b5f8 <__fxstatat@plt+0x8118>
  40b5e8:	ldp	x4, x2, [x2]
  40b5ec:	cmp	x4, x19
  40b5f0:	b.ne	40b5e4 <__fxstatat@plt+0x8104>  // b.any
  40b5f4:	cbnz	x2, 40b624 <__fxstatat@plt+0x8144>
  40b5f8:	ldr	x1, [x20, #8]
  40b5fc:	b	40b608 <__fxstatat@plt+0x8128>
  40b600:	ldr	x0, [x3]
  40b604:	cbnz	x0, 40b618 <__fxstatat@plt+0x8138>
  40b608:	add	x3, x3, #0x10
  40b60c:	cmp	x1, x3
  40b610:	b.hi	40b600 <__fxstatat@plt+0x8120>  // b.pmore
  40b614:	mov	x0, #0x0                   	// #0
  40b618:	ldp	x19, x20, [sp, #16]
  40b61c:	ldp	x29, x30, [sp], #32
  40b620:	ret
  40b624:	ldr	x0, [x2]
  40b628:	ldp	x19, x20, [sp, #16]
  40b62c:	ldp	x29, x30, [sp], #32
  40b630:	ret
  40b634:	nop
  40b638:	ldp	x5, x3, [x0]
  40b63c:	mov	x6, x0
  40b640:	cmp	x3, x5
  40b644:	b.ls	40b694 <__fxstatat@plt+0x81b4>  // b.plast
  40b648:	sub	x4, x1, #0x8
  40b64c:	mov	x0, #0x0                   	// #0
  40b650:	ldr	x1, [x5]
  40b654:	cbnz	x1, 40b668 <__fxstatat@plt+0x8188>
  40b658:	add	x5, x5, #0x10
  40b65c:	cmp	x3, x5
  40b660:	b.hi	40b650 <__fxstatat@plt+0x8170>  // b.pmore
  40b664:	ret
  40b668:	mov	x1, x5
  40b66c:	nop
  40b670:	cmp	x2, x0
  40b674:	b.ls	40b664 <__fxstatat@plt+0x8184>  // b.plast
  40b678:	add	x0, x0, #0x1
  40b67c:	ldr	x3, [x1]
  40b680:	str	x3, [x4, x0, lsl #3]
  40b684:	ldr	x1, [x1, #8]
  40b688:	cbnz	x1, 40b670 <__fxstatat@plt+0x8190>
  40b68c:	ldr	x3, [x6, #8]
  40b690:	b	40b658 <__fxstatat@plt+0x8178>
  40b694:	mov	x0, #0x0                   	// #0
  40b698:	ret
  40b69c:	nop
  40b6a0:	stp	x29, x30, [sp, #-64]!
  40b6a4:	mov	x29, sp
  40b6a8:	stp	x21, x22, [sp, #32]
  40b6ac:	mov	x21, x1
  40b6b0:	stp	x23, x24, [sp, #48]
  40b6b4:	ldp	x23, x1, [x0]
  40b6b8:	stp	x19, x20, [sp, #16]
  40b6bc:	cmp	x1, x23
  40b6c0:	b.ls	40b72c <__fxstatat@plt+0x824c>  // b.plast
  40b6c4:	mov	x24, x0
  40b6c8:	mov	x22, x2
  40b6cc:	mov	x20, #0x0                   	// #0
  40b6d0:	ldr	x0, [x23]
  40b6d4:	cbnz	x0, 40b6fc <__fxstatat@plt+0x821c>
  40b6d8:	add	x23, x23, #0x10
  40b6dc:	cmp	x1, x23
  40b6e0:	b.hi	40b6d0 <__fxstatat@plt+0x81f0>  // b.pmore
  40b6e4:	mov	x0, x20
  40b6e8:	ldp	x19, x20, [sp, #16]
  40b6ec:	ldp	x21, x22, [sp, #32]
  40b6f0:	ldp	x23, x24, [sp, #48]
  40b6f4:	ldp	x29, x30, [sp], #64
  40b6f8:	ret
  40b6fc:	mov	x19, x23
  40b700:	b	40b708 <__fxstatat@plt+0x8228>
  40b704:	ldr	x0, [x19]
  40b708:	mov	x1, x22
  40b70c:	blr	x21
  40b710:	tst	w0, #0xff
  40b714:	b.eq	40b6e4 <__fxstatat@plt+0x8204>  // b.none
  40b718:	ldr	x19, [x19, #8]
  40b71c:	add	x20, x20, #0x1
  40b720:	cbnz	x19, 40b704 <__fxstatat@plt+0x8224>
  40b724:	ldr	x1, [x24, #8]
  40b728:	b	40b6d8 <__fxstatat@plt+0x81f8>
  40b72c:	mov	x20, #0x0                   	// #0
  40b730:	b	40b6e4 <__fxstatat@plt+0x8204>
  40b734:	nop
  40b738:	ldrb	w4, [x0]
  40b73c:	mov	x2, #0x0                   	// #0
  40b740:	cbz	w4, 40b764 <__fxstatat@plt+0x8284>
  40b744:	nop
  40b748:	lsl	x3, x2, #5
  40b74c:	sub	x2, x3, x2
  40b750:	add	x2, x2, w4, uxtb
  40b754:	ldrb	w4, [x0, #1]!
  40b758:	udiv	x3, x2, x1
  40b75c:	msub	x2, x3, x1, x2
  40b760:	cbnz	w4, 40b748 <__fxstatat@plt+0x8268>
  40b764:	mov	x0, x2
  40b768:	ret
  40b76c:	nop
  40b770:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  40b774:	add	x1, x1, #0xa00
  40b778:	ldp	x2, x3, [x1]
  40b77c:	stp	x2, x3, [x0]
  40b780:	ldr	w1, [x1, #16]
  40b784:	str	w1, [x0, #16]
  40b788:	ret
  40b78c:	nop
  40b790:	stp	x29, x30, [sp, #-64]!
  40b794:	cmp	x2, #0x0
  40b798:	mov	x29, sp
  40b79c:	stp	x21, x22, [sp, #32]
  40b7a0:	mov	x22, x2
  40b7a4:	adrp	x2, 40a000 <__fxstatat@plt+0x6b20>
  40b7a8:	add	x2, x2, #0xeb8
  40b7ac:	stp	x19, x20, [sp, #16]
  40b7b0:	csel	x22, x2, x22, eq  // eq = none
  40b7b4:	cmp	x3, #0x0
  40b7b8:	adrp	x2, 40a000 <__fxstatat@plt+0x6b20>
  40b7bc:	add	x2, x2, #0xec8
  40b7c0:	mov	x20, x1
  40b7c4:	csel	x21, x2, x3, eq  // eq = none
  40b7c8:	stp	x23, x24, [sp, #48]
  40b7cc:	mov	x24, x0
  40b7d0:	mov	x23, x4
  40b7d4:	mov	x0, #0x50                  	// #80
  40b7d8:	bl	402e80 <malloc@plt>
  40b7dc:	mov	x19, x0
  40b7e0:	cbz	x0, 40b844 <__fxstatat@plt+0x8364>
  40b7e4:	cmp	x20, #0x0
  40b7e8:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  40b7ec:	add	x1, x1, #0xa00
  40b7f0:	csel	x20, x1, x20, eq  // eq = none
  40b7f4:	str	x20, [x0, #40]!
  40b7f8:	bl	40b040 <__fxstatat@plt+0x7b60>
  40b7fc:	tst	w0, #0xff
  40b800:	b.eq	40b85c <__fxstatat@plt+0x837c>  // b.none
  40b804:	ldrb	w1, [x20, #16]
  40b808:	mov	x0, x24
  40b80c:	ldr	s0, [x20, #8]
  40b810:	bl	40b0e8 <__fxstatat@plt+0x7c08>
  40b814:	str	x0, [x19, #16]
  40b818:	mov	x20, x0
  40b81c:	cbz	x0, 40b85c <__fxstatat@plt+0x837c>
  40b820:	mov	x1, #0x10                  	// #16
  40b824:	bl	402fa0 <calloc@plt>
  40b828:	str	x0, [x19]
  40b82c:	cbz	x0, 40b85c <__fxstatat@plt+0x837c>
  40b830:	add	x20, x0, x20, lsl #4
  40b834:	str	x20, [x19, #8]
  40b838:	stp	xzr, xzr, [x19, #24]
  40b83c:	stp	x22, x21, [x19, #48]
  40b840:	stp	x23, xzr, [x19, #64]
  40b844:	mov	x0, x19
  40b848:	ldp	x19, x20, [sp, #16]
  40b84c:	ldp	x21, x22, [sp, #32]
  40b850:	ldp	x23, x24, [sp, #48]
  40b854:	ldp	x29, x30, [sp], #64
  40b858:	ret
  40b85c:	mov	x0, x19
  40b860:	mov	x19, #0x0                   	// #0
  40b864:	bl	4031b0 <free@plt>
  40b868:	mov	x0, x19
  40b86c:	ldp	x19, x20, [sp, #16]
  40b870:	ldp	x21, x22, [sp, #32]
  40b874:	ldp	x23, x24, [sp, #48]
  40b878:	ldp	x29, x30, [sp], #64
  40b87c:	ret
  40b880:	stp	x29, x30, [sp, #-48]!
  40b884:	mov	x29, sp
  40b888:	ldr	x1, [x0, #8]
  40b88c:	str	x21, [sp, #32]
  40b890:	ldr	x21, [x0]
  40b894:	stp	x19, x20, [sp, #16]
  40b898:	mov	x20, x0
  40b89c:	cmp	x21, x1
  40b8a0:	b.cc	40b8b4 <__fxstatat@plt+0x83d4>  // b.lo, b.ul, b.last
  40b8a4:	b	40b910 <__fxstatat@plt+0x8430>
  40b8a8:	add	x21, x21, #0x10
  40b8ac:	cmp	x1, x21
  40b8b0:	b.ls	40b910 <__fxstatat@plt+0x8430>  // b.plast
  40b8b4:	ldr	x0, [x21]
  40b8b8:	cbz	x0, 40b8a8 <__fxstatat@plt+0x83c8>
  40b8bc:	ldr	x19, [x21, #8]
  40b8c0:	ldr	x1, [x20, #64]
  40b8c4:	cbz	x19, 40b8f0 <__fxstatat@plt+0x8410>
  40b8c8:	cbz	x1, 40b8d8 <__fxstatat@plt+0x83f8>
  40b8cc:	ldr	x0, [x19]
  40b8d0:	blr	x1
  40b8d4:	ldr	x1, [x20, #64]
  40b8d8:	ldr	x0, [x19, #8]
  40b8dc:	ldr	x2, [x20, #72]
  40b8e0:	stp	xzr, x2, [x19]
  40b8e4:	str	x19, [x20, #72]
  40b8e8:	mov	x19, x0
  40b8ec:	cbnz	x0, 40b8c8 <__fxstatat@plt+0x83e8>
  40b8f0:	cbz	x1, 40b8fc <__fxstatat@plt+0x841c>
  40b8f4:	ldr	x0, [x21]
  40b8f8:	blr	x1
  40b8fc:	stp	xzr, xzr, [x21]
  40b900:	add	x21, x21, #0x10
  40b904:	ldr	x1, [x20, #8]
  40b908:	cmp	x1, x21
  40b90c:	b.hi	40b8b4 <__fxstatat@plt+0x83d4>  // b.pmore
  40b910:	ldr	x21, [sp, #32]
  40b914:	stp	xzr, xzr, [x20, #24]
  40b918:	ldp	x19, x20, [sp, #16]
  40b91c:	ldp	x29, x30, [sp], #48
  40b920:	ret
  40b924:	nop
  40b928:	stp	x29, x30, [sp, #-48]!
  40b92c:	mov	x29, sp
  40b930:	str	x21, [sp, #32]
  40b934:	mov	x21, x0
  40b938:	ldr	x0, [x0, #64]
  40b93c:	stp	x19, x20, [sp, #16]
  40b940:	ldp	x20, x1, [x21]
  40b944:	cbz	x0, 40b9a0 <__fxstatat@plt+0x84c0>
  40b948:	ldr	x0, [x21, #32]
  40b94c:	cbz	x0, 40b9a0 <__fxstatat@plt+0x84c0>
  40b950:	cmp	x20, x1
  40b954:	b.cc	40b968 <__fxstatat@plt+0x8488>  // b.lo, b.ul, b.last
  40b958:	b	40b9d0 <__fxstatat@plt+0x84f0>
  40b95c:	add	x20, x20, #0x10
  40b960:	cmp	x1, x20
  40b964:	b.ls	40b99c <__fxstatat@plt+0x84bc>  // b.plast
  40b968:	ldr	x0, [x20]
  40b96c:	cbz	x0, 40b95c <__fxstatat@plt+0x847c>
  40b970:	mov	x19, x20
  40b974:	b	40b97c <__fxstatat@plt+0x849c>
  40b978:	ldr	x0, [x19]
  40b97c:	ldr	x1, [x21, #64]
  40b980:	blr	x1
  40b984:	ldr	x19, [x19, #8]
  40b988:	cbnz	x19, 40b978 <__fxstatat@plt+0x8498>
  40b98c:	ldr	x1, [x21, #8]
  40b990:	add	x20, x20, #0x10
  40b994:	cmp	x1, x20
  40b998:	b.hi	40b968 <__fxstatat@plt+0x8488>  // b.pmore
  40b99c:	ldr	x20, [x21]
  40b9a0:	cmp	x20, x1
  40b9a4:	b.cs	40b9d0 <__fxstatat@plt+0x84f0>  // b.hs, b.nlast
  40b9a8:	ldr	x19, [x20, #8]
  40b9ac:	cbz	x19, 40b9c4 <__fxstatat@plt+0x84e4>
  40b9b0:	mov	x0, x19
  40b9b4:	ldr	x19, [x19, #8]
  40b9b8:	bl	4031b0 <free@plt>
  40b9bc:	cbnz	x19, 40b9b0 <__fxstatat@plt+0x84d0>
  40b9c0:	ldr	x1, [x21, #8]
  40b9c4:	add	x20, x20, #0x10
  40b9c8:	cmp	x1, x20
  40b9cc:	b.hi	40b9a8 <__fxstatat@plt+0x84c8>  // b.pmore
  40b9d0:	ldr	x19, [x21, #72]
  40b9d4:	cbz	x19, 40b9e8 <__fxstatat@plt+0x8508>
  40b9d8:	mov	x0, x19
  40b9dc:	ldr	x19, [x19, #8]
  40b9e0:	bl	4031b0 <free@plt>
  40b9e4:	cbnz	x19, 40b9d8 <__fxstatat@plt+0x84f8>
  40b9e8:	ldr	x0, [x21]
  40b9ec:	bl	4031b0 <free@plt>
  40b9f0:	mov	x0, x21
  40b9f4:	ldp	x19, x20, [sp, #16]
  40b9f8:	ldr	x21, [sp, #32]
  40b9fc:	ldp	x29, x30, [sp], #48
  40ba00:	b	4031b0 <free@plt>
  40ba04:	nop
  40ba08:	stp	x29, x30, [sp, #-128]!
  40ba0c:	mov	x29, sp
  40ba10:	stp	x19, x20, [sp, #16]
  40ba14:	mov	x19, x0
  40ba18:	mov	x0, x1
  40ba1c:	str	x21, [sp, #32]
  40ba20:	ldr	x21, [x19, #40]
  40ba24:	ldrb	w1, [x21, #16]
  40ba28:	ldr	s0, [x21, #8]
  40ba2c:	bl	40b0e8 <__fxstatat@plt+0x7c08>
  40ba30:	cbz	x0, 40baf8 <__fxstatat@plt+0x8618>
  40ba34:	ldr	x1, [x19, #16]
  40ba38:	mov	x20, x0
  40ba3c:	cmp	x1, x0
  40ba40:	b.eq	40bae0 <__fxstatat@plt+0x8600>  // b.none
  40ba44:	mov	x1, #0x10                  	// #16
  40ba48:	bl	402fa0 <calloc@plt>
  40ba4c:	str	x0, [sp, #48]
  40ba50:	cbz	x0, 40baf8 <__fxstatat@plt+0x8618>
  40ba54:	ldp	x7, x6, [x19, #48]
  40ba58:	add	x3, x0, x20, lsl #4
  40ba5c:	ldp	x5, x4, [x19, #64]
  40ba60:	add	x0, sp, #0x30
  40ba64:	mov	x1, x19
  40ba68:	mov	w2, #0x0                   	// #0
  40ba6c:	stp	x3, x20, [sp, #56]
  40ba70:	stp	xzr, xzr, [sp, #72]
  40ba74:	stp	x21, x7, [sp, #88]
  40ba78:	stp	x6, x5, [sp, #104]
  40ba7c:	str	x4, [sp, #120]
  40ba80:	bl	40b1a8 <__fxstatat@plt+0x7cc8>
  40ba84:	ands	w20, w0, #0xff
  40ba88:	b.ne	40bb10 <__fxstatat@plt+0x8630>  // b.any
  40ba8c:	ldr	x0, [sp, #120]
  40ba90:	str	x0, [x19, #72]
  40ba94:	add	x1, sp, #0x30
  40ba98:	mov	x0, x19
  40ba9c:	mov	w2, #0x1                   	// #1
  40baa0:	bl	40b1a8 <__fxstatat@plt+0x7cc8>
  40baa4:	tst	w0, #0xff
  40baa8:	b.eq	40bb54 <__fxstatat@plt+0x8674>  // b.none
  40baac:	add	x1, sp, #0x30
  40bab0:	mov	x0, x19
  40bab4:	mov	w2, #0x0                   	// #0
  40bab8:	bl	40b1a8 <__fxstatat@plt+0x7cc8>
  40babc:	tst	w0, #0xff
  40bac0:	b.eq	40bb54 <__fxstatat@plt+0x8674>  // b.none
  40bac4:	ldr	x0, [sp, #48]
  40bac8:	bl	4031b0 <free@plt>
  40bacc:	mov	w0, w20
  40bad0:	ldp	x19, x20, [sp, #16]
  40bad4:	ldr	x21, [sp, #32]
  40bad8:	ldp	x29, x30, [sp], #128
  40badc:	ret
  40bae0:	mov	w20, #0x1                   	// #1
  40bae4:	mov	w0, w20
  40bae8:	ldp	x19, x20, [sp, #16]
  40baec:	ldr	x21, [sp, #32]
  40baf0:	ldp	x29, x30, [sp], #128
  40baf4:	ret
  40baf8:	mov	w20, #0x0                   	// #0
  40bafc:	mov	w0, w20
  40bb00:	ldp	x19, x20, [sp, #16]
  40bb04:	ldr	x21, [sp, #32]
  40bb08:	ldp	x29, x30, [sp], #128
  40bb0c:	ret
  40bb10:	ldr	x0, [x19]
  40bb14:	bl	4031b0 <free@plt>
  40bb18:	ldr	x0, [sp, #48]
  40bb1c:	str	x0, [x19]
  40bb20:	ldr	x0, [sp, #56]
  40bb24:	str	x0, [x19, #8]
  40bb28:	ldr	x0, [sp, #64]
  40bb2c:	str	x0, [x19, #16]
  40bb30:	ldr	x0, [sp, #72]
  40bb34:	str	x0, [x19, #24]
  40bb38:	ldr	x0, [sp, #120]
  40bb3c:	str	x0, [x19, #72]
  40bb40:	mov	w0, w20
  40bb44:	ldp	x19, x20, [sp, #16]
  40bb48:	ldr	x21, [sp, #32]
  40bb4c:	ldp	x29, x30, [sp], #128
  40bb50:	ret
  40bb54:	bl	403070 <abort@plt>
  40bb58:	stp	x29, x30, [sp, #-64]!
  40bb5c:	mov	x29, sp
  40bb60:	stp	x19, x20, [sp, #16]
  40bb64:	str	x21, [sp, #32]
  40bb68:	cbz	x1, 40bce4 <__fxstatat@plt+0x8804>
  40bb6c:	mov	w3, #0x0                   	// #0
  40bb70:	mov	x20, x2
  40bb74:	mov	x19, x0
  40bb78:	mov	x21, x1
  40bb7c:	add	x2, sp, #0x38
  40bb80:	bl	40af20 <__fxstatat@plt+0x7a40>
  40bb84:	mov	x3, x0
  40bb88:	cbz	x0, 40bba8 <__fxstatat@plt+0x86c8>
  40bb8c:	mov	w0, #0x0                   	// #0
  40bb90:	cbz	x20, 40bb98 <__fxstatat@plt+0x86b8>
  40bb94:	str	x3, [x20]
  40bb98:	ldp	x19, x20, [sp, #16]
  40bb9c:	ldr	x21, [sp, #32]
  40bba0:	ldp	x29, x30, [sp], #64
  40bba4:	ret
  40bba8:	ldr	x0, [x19, #16]
  40bbac:	ldr	x1, [x19, #40]
  40bbb0:	ucvtf	s0, x0
  40bbb4:	ldr	x0, [x19, #24]
  40bbb8:	ldr	s2, [x1, #8]
  40bbbc:	ucvtf	s1, x0
  40bbc0:	fmul	s0, s0, s2
  40bbc4:	fcmpe	s1, s0
  40bbc8:	b.gt	40bc14 <__fxstatat@plt+0x8734>
  40bbcc:	ldr	x20, [sp, #56]
  40bbd0:	ldr	x0, [x20]
  40bbd4:	cbz	x0, 40bc74 <__fxstatat@plt+0x8794>
  40bbd8:	ldr	x0, [x19, #72]
  40bbdc:	cbz	x0, 40bc9c <__fxstatat@plt+0x87bc>
  40bbe0:	ldr	x1, [x0, #8]
  40bbe4:	str	x1, [x19, #72]
  40bbe8:	ldr	x2, [x20, #8]
  40bbec:	ldr	x1, [x19, #32]
  40bbf0:	stp	x21, x2, [x0]
  40bbf4:	str	x0, [x20, #8]
  40bbf8:	add	x1, x1, #0x1
  40bbfc:	str	x1, [x19, #32]
  40bc00:	mov	w0, #0x1                   	// #1
  40bc04:	ldp	x19, x20, [sp, #16]
  40bc08:	ldr	x21, [sp, #32]
  40bc0c:	ldp	x29, x30, [sp], #64
  40bc10:	ret
  40bc14:	add	x0, x19, #0x28
  40bc18:	bl	40b040 <__fxstatat@plt+0x7b60>
  40bc1c:	ldr	x0, [x19, #16]
  40bc20:	ldr	x1, [x19, #40]
  40bc24:	ucvtf	s0, x0
  40bc28:	ldr	x0, [x19, #24]
  40bc2c:	ldr	s2, [x1, #8]
  40bc30:	ucvtf	s1, x0
  40bc34:	fmul	s3, s2, s0
  40bc38:	fcmpe	s1, s3
  40bc3c:	b.le	40bbcc <__fxstatat@plt+0x86ec>
  40bc40:	ldrb	w0, [x1, #16]
  40bc44:	ldr	s1, [x1, #12]
  40bc48:	fmul	s0, s0, s1
  40bc4c:	cbz	w0, 40bcb0 <__fxstatat@plt+0x87d0>
  40bc50:	mov	w0, #0x5f800000            	// #1602224128
  40bc54:	fmov	s1, w0
  40bc58:	fcmpe	s0, s1
  40bc5c:	b.lt	40bcb8 <__fxstatat@plt+0x87d8>  // b.tstop
  40bc60:	mov	w0, #0xffffffff            	// #-1
  40bc64:	ldp	x19, x20, [sp, #16]
  40bc68:	ldr	x21, [sp, #32]
  40bc6c:	ldp	x29, x30, [sp], #64
  40bc70:	ret
  40bc74:	ldp	x2, x1, [x19, #24]
  40bc78:	str	x21, [x20]
  40bc7c:	mov	w0, #0x1                   	// #1
  40bc80:	ldr	x21, [sp, #32]
  40bc84:	add	x2, x2, #0x1
  40bc88:	add	x1, x1, #0x1
  40bc8c:	stp	x2, x1, [x19, #24]
  40bc90:	ldp	x19, x20, [sp, #16]
  40bc94:	ldp	x29, x30, [sp], #64
  40bc98:	ret
  40bc9c:	mov	x0, #0x10                  	// #16
  40bca0:	bl	402e80 <malloc@plt>
  40bca4:	cbnz	x0, 40bbe8 <__fxstatat@plt+0x8708>
  40bca8:	mov	w0, #0xffffffff            	// #-1
  40bcac:	b	40bc64 <__fxstatat@plt+0x8784>
  40bcb0:	fmul	s0, s0, s2
  40bcb4:	b	40bc50 <__fxstatat@plt+0x8770>
  40bcb8:	fcvtzu	x1, s0
  40bcbc:	mov	x0, x19
  40bcc0:	bl	40ba08 <__fxstatat@plt+0x8528>
  40bcc4:	tst	w0, #0xff
  40bcc8:	b.eq	40bc60 <__fxstatat@plt+0x8780>  // b.none
  40bccc:	add	x2, sp, #0x38
  40bcd0:	mov	x1, x21
  40bcd4:	mov	x0, x19
  40bcd8:	mov	w3, #0x0                   	// #0
  40bcdc:	bl	40af20 <__fxstatat@plt+0x7a40>
  40bce0:	cbz	x0, 40bbcc <__fxstatat@plt+0x86ec>
  40bce4:	bl	403070 <abort@plt>
  40bce8:	stp	x29, x30, [sp, #-48]!
  40bcec:	mov	x29, sp
  40bcf0:	add	x2, sp, #0x28
  40bcf4:	str	x19, [sp, #16]
  40bcf8:	mov	x19, x1
  40bcfc:	bl	40bb58 <__fxstatat@plt+0x8678>
  40bd00:	cmn	w0, #0x1
  40bd04:	b.eq	40bd20 <__fxstatat@plt+0x8840>  // b.none
  40bd08:	ldr	x1, [sp, #40]
  40bd0c:	cmp	w0, #0x0
  40bd10:	csel	x0, x1, x19, eq  // eq = none
  40bd14:	ldr	x19, [sp, #16]
  40bd18:	ldp	x29, x30, [sp], #48
  40bd1c:	ret
  40bd20:	mov	x0, #0x0                   	// #0
  40bd24:	ldr	x19, [sp, #16]
  40bd28:	ldp	x29, x30, [sp], #48
  40bd2c:	ret
  40bd30:	stp	x29, x30, [sp, #-64]!
  40bd34:	mov	w3, #0x1                   	// #1
  40bd38:	mov	x29, sp
  40bd3c:	add	x2, sp, #0x38
  40bd40:	stp	x19, x20, [sp, #16]
  40bd44:	mov	x19, x0
  40bd48:	bl	40af20 <__fxstatat@plt+0x7a40>
  40bd4c:	mov	x20, x0
  40bd50:	cbz	x0, 40bd6c <__fxstatat@plt+0x888c>
  40bd54:	ldr	x1, [sp, #56]
  40bd58:	ldr	x0, [x19, #32]
  40bd5c:	ldr	x1, [x1]
  40bd60:	sub	x0, x0, #0x1
  40bd64:	str	x0, [x19, #32]
  40bd68:	cbz	x1, 40bd7c <__fxstatat@plt+0x889c>
  40bd6c:	mov	x0, x20
  40bd70:	ldp	x19, x20, [sp, #16]
  40bd74:	ldp	x29, x30, [sp], #64
  40bd78:	ret
  40bd7c:	ldr	x0, [x19, #16]
  40bd80:	ldr	x1, [x19, #40]
  40bd84:	ucvtf	s1, x0
  40bd88:	ldr	x0, [x19, #24]
  40bd8c:	ldr	s0, [x1]
  40bd90:	sub	x0, x0, #0x1
  40bd94:	str	x0, [x19, #24]
  40bd98:	fmul	s1, s1, s0
  40bd9c:	ucvtf	s0, x0
  40bda0:	fcmpe	s0, s1
  40bda4:	b.pl	40bd6c <__fxstatat@plt+0x888c>  // b.nfrst
  40bda8:	add	x0, x19, #0x28
  40bdac:	bl	40b040 <__fxstatat@plt+0x7b60>
  40bdb0:	ldr	x0, [x19, #16]
  40bdb4:	ldr	x1, [x19, #40]
  40bdb8:	ucvtf	s0, x0
  40bdbc:	ldr	x0, [x19, #24]
  40bdc0:	ldr	s1, [x1]
  40bdc4:	ucvtf	s2, x0
  40bdc8:	fmul	s1, s0, s1
  40bdcc:	fcmpe	s2, s1
  40bdd0:	b.pl	40bd6c <__fxstatat@plt+0x888c>  // b.nfrst
  40bdd4:	ldrb	w0, [x1, #16]
  40bdd8:	ldr	s1, [x1, #4]
  40bddc:	fmul	s0, s0, s1
  40bde0:	cbnz	w0, 40bdec <__fxstatat@plt+0x890c>
  40bde4:	ldr	s1, [x1, #8]
  40bde8:	fmul	s0, s0, s1
  40bdec:	fcvtzu	x1, s0
  40bdf0:	mov	x0, x19
  40bdf4:	bl	40ba08 <__fxstatat@plt+0x8528>
  40bdf8:	tst	w0, #0xff
  40bdfc:	b.ne	40bd6c <__fxstatat@plt+0x888c>  // b.any
  40be00:	str	x21, [sp, #32]
  40be04:	ldr	x21, [x19, #72]
  40be08:	cbz	x21, 40be20 <__fxstatat@plt+0x8940>
  40be0c:	nop
  40be10:	mov	x0, x21
  40be14:	ldr	x21, [x21, #8]
  40be18:	bl	4031b0 <free@plt>
  40be1c:	cbnz	x21, 40be10 <__fxstatat@plt+0x8930>
  40be20:	ldr	x21, [sp, #32]
  40be24:	str	xzr, [x19, #72]
  40be28:	b	40bd6c <__fxstatat@plt+0x888c>
  40be2c:	nop
  40be30:	stp	x29, x30, [sp, #-32]!
  40be34:	mov	x29, sp
  40be38:	stp	x19, x20, [sp, #16]
  40be3c:	mov	x20, x0
  40be40:	mov	x19, x1
  40be44:	ldr	x0, [x0]
  40be48:	bl	412350 <__fxstatat@plt+0xee70>
  40be4c:	ldr	x1, [x20, #8]
  40be50:	eor	x0, x0, x1
  40be54:	udiv	x1, x0, x19
  40be58:	msub	x0, x1, x19, x0
  40be5c:	ldp	x19, x20, [sp, #16]
  40be60:	ldp	x29, x30, [sp], #32
  40be64:	ret
  40be68:	ldr	x0, [x0, #8]
  40be6c:	udiv	x2, x0, x1
  40be70:	msub	x0, x2, x1, x0
  40be74:	ret
  40be78:	mov	x2, x0
  40be7c:	ldr	x0, [x1, #8]
  40be80:	ldr	x3, [x2, #8]
  40be84:	cmp	x3, x0
  40be88:	b.eq	40be94 <__fxstatat@plt+0x89b4>  // b.none
  40be8c:	mov	w0, #0x0                   	// #0
  40be90:	ret
  40be94:	ldr	x3, [x1, #16]
  40be98:	mov	w0, #0x0                   	// #0
  40be9c:	ldr	x4, [x2, #16]
  40bea0:	cmp	x4, x3
  40bea4:	b.ne	40be90 <__fxstatat@plt+0x89b0>  // b.any
  40bea8:	ldr	x1, [x1]
  40beac:	ldr	x0, [x2]
  40beb0:	b	40ea38 <__fxstatat@plt+0xb558>
  40beb4:	nop
  40beb8:	mov	x2, x0
  40bebc:	ldr	x3, [x0, #8]
  40bec0:	ldr	x0, [x1, #8]
  40bec4:	cmp	x3, x0
  40bec8:	b.eq	40bed4 <__fxstatat@plt+0x89f4>  // b.none
  40becc:	mov	w0, #0x0                   	// #0
  40bed0:	ret
  40bed4:	ldr	x3, [x1, #16]
  40bed8:	mov	w0, #0x0                   	// #0
  40bedc:	ldr	x4, [x2, #16]
  40bee0:	cmp	x4, x3
  40bee4:	b.eq	40beec <__fxstatat@plt+0x8a0c>  // b.none
  40bee8:	ret
  40beec:	stp	x29, x30, [sp, #-16]!
  40bef0:	mov	x29, sp
  40bef4:	ldr	x1, [x1]
  40bef8:	ldr	x0, [x2]
  40befc:	bl	403130 <strcmp@plt>
  40bf00:	cmp	w0, #0x0
  40bf04:	cset	w0, eq  // eq = none
  40bf08:	ldp	x29, x30, [sp], #16
  40bf0c:	ret
  40bf10:	stp	x29, x30, [sp, #-32]!
  40bf14:	mov	x29, sp
  40bf18:	str	x19, [sp, #16]
  40bf1c:	mov	x19, x0
  40bf20:	ldr	x0, [x0]
  40bf24:	bl	4031b0 <free@plt>
  40bf28:	mov	x0, x19
  40bf2c:	ldr	x19, [sp, #16]
  40bf30:	ldp	x29, x30, [sp], #32
  40bf34:	b	4031b0 <free@plt>
  40bf38:	stp	x29, x30, [sp, #-112]!
  40bf3c:	mov	x29, sp
  40bf40:	stp	x19, x20, [sp, #16]
  40bf44:	mov	x19, x0
  40bf48:	stp	x21, x22, [sp, #32]
  40bf4c:	mov	x22, x2
  40bf50:	ldrb	w2, [x19], #1
  40bf54:	cbz	w2, 40c0ec <__fxstatat@plt+0x8c0c>
  40bf58:	stp	x23, x24, [sp, #48]
  40bf5c:	mov	x21, x1
  40bf60:	mov	x23, x3
  40bf64:	stp	x25, x26, [sp, #64]
  40bf68:	mov	w24, #0x0                   	// #0
  40bf6c:	mov	x26, x0
  40bf70:	stp	x27, x28, [sp, #80]
  40bf74:	mov	w25, #0x2f                  	// #47
  40bf78:	mov	x28, x0
  40bf7c:	ldrb	w4, [x19]
  40bf80:	mov	x27, #0x0                   	// #0
  40bf84:	cmp	w4, #0x2f
  40bf88:	b.eq	40bfbc <__fxstatat@plt+0x8adc>  // b.none
  40bf8c:	nop
  40bf90:	cmp	w4, #0x0
  40bf94:	cset	w20, ne  // ne = any
  40bf98:	cmp	w2, #0x2f
  40bf9c:	csel	w20, w20, wzr, eq  // eq = none
  40bfa0:	cbnz	w20, 40bfc8 <__fxstatat@plt+0x8ae8>
  40bfa4:	cbz	w4, 40c050 <__fxstatat@plt+0x8b70>
  40bfa8:	add	x19, x19, #0x1
  40bfac:	mov	w2, w4
  40bfb0:	ldrb	w4, [x19]
  40bfb4:	cmp	w4, #0x2f
  40bfb8:	b.ne	40bf90 <__fxstatat@plt+0x8ab0>  // b.any
  40bfbc:	cmp	w2, #0x2f
  40bfc0:	csel	x27, x27, x19, eq  // eq = none
  40bfc4:	b	40bfa8 <__fxstatat@plt+0x8ac8>
  40bfc8:	cbz	x27, 40bfa8 <__fxstatat@plt+0x8ac8>
  40bfcc:	sub	x0, x27, x28
  40bfd0:	cmp	x0, #0x1
  40bfd4:	b.eq	40c098 <__fxstatat@plt+0x8bb8>  // b.none
  40bfd8:	strb	wzr, [x27]
  40bfdc:	cmp	x0, #0x2
  40bfe0:	b.eq	40c070 <__fxstatat@plt+0x8b90>  // b.none
  40bfe4:	mov	x2, x23
  40bfe8:	mov	x1, x28
  40bfec:	mov	x0, x26
  40bff0:	str	wzr, [sp, #108]
  40bff4:	blr	x22
  40bff8:	mov	w2, #0x1                   	// #1
  40bffc:	tbz	w0, #31, 40c018 <__fxstatat@plt+0x8b38>
  40c000:	bl	4033f0 <__errno_location@plt>
  40c004:	mov	w20, w24
  40c008:	cmp	w24, #0x0
  40c00c:	ldr	w0, [x0]
  40c010:	cset	w2, ne  // ne = any
  40c014:	str	w0, [sp, #108]
  40c018:	mov	x1, x28
  40c01c:	mov	x0, x21
  40c020:	mov	x3, #0x0                   	// #0
  40c024:	bl	40ee30 <__fxstatat@plt+0xb950>
  40c028:	mov	w24, w0
  40c02c:	cmn	w0, #0x1
  40c030:	b.eq	40c0ac <__fxstatat@plt+0x8bcc>  // b.none
  40c034:	strb	w25, [x27]
  40c038:	cbnz	w0, 40c0ac <__fxstatat@plt+0x8bcc>
  40c03c:	ldrb	w4, [x19]
  40c040:	mov	w24, w20
  40c044:	mov	x28, x19
  40c048:	cbnz	w4, 40bfa8 <__fxstatat@plt+0x8ac8>
  40c04c:	nop
  40c050:	sub	x0, x28, x26
  40c054:	ldp	x23, x24, [sp, #48]
  40c058:	ldp	x25, x26, [sp, #64]
  40c05c:	ldp	x27, x28, [sp, #80]
  40c060:	ldp	x19, x20, [sp, #16]
  40c064:	ldp	x21, x22, [sp, #32]
  40c068:	ldp	x29, x30, [sp], #112
  40c06c:	ret
  40c070:	ldrb	w0, [x28]
  40c074:	cmp	w0, #0x2e
  40c078:	b.ne	40bfe4 <__fxstatat@plt+0x8b04>  // b.any
  40c07c:	ldrb	w0, [x28, #1]
  40c080:	cmp	w0, #0x2e
  40c084:	b.ne	40bfe4 <__fxstatat@plt+0x8b04>  // b.any
  40c088:	mov	w20, #0x0                   	// #0
  40c08c:	mov	w2, #0x0                   	// #0
  40c090:	str	wzr, [sp, #108]
  40c094:	b	40c018 <__fxstatat@plt+0x8b38>
  40c098:	ldrb	w0, [x28]
  40c09c:	cmp	w0, #0x2e
  40c0a0:	b.eq	40c0e4 <__fxstatat@plt+0x8c04>  // b.none
  40c0a4:	strb	wzr, [x27]
  40c0a8:	b	40bfe4 <__fxstatat@plt+0x8b04>
  40c0ac:	ldr	w0, [sp, #108]
  40c0b0:	cbz	w0, 40c0d0 <__fxstatat@plt+0x8bf0>
  40c0b4:	bl	4033f0 <__errno_location@plt>
  40c0b8:	ldr	w1, [x0]
  40c0bc:	cmp	w1, #0x2
  40c0c0:	b.ne	40c0d0 <__fxstatat@plt+0x8bf0>  // b.any
  40c0c4:	ldr	w1, [sp, #108]
  40c0c8:	str	w1, [x0]
  40c0cc:	nop
  40c0d0:	sxtw	x0, w24
  40c0d4:	ldp	x23, x24, [sp, #48]
  40c0d8:	ldp	x25, x26, [sp, #64]
  40c0dc:	ldp	x27, x28, [sp, #80]
  40c0e0:	b	40c060 <__fxstatat@plt+0x8b80>
  40c0e4:	mov	x28, x19
  40c0e8:	b	40bfa8 <__fxstatat@plt+0x8ac8>
  40c0ec:	mov	x0, #0x0                   	// #0
  40c0f0:	b	40c060 <__fxstatat@plt+0x8b80>
  40c0f4:	nop
  40c0f8:	stp	x29, x30, [sp, #-240]!
  40c0fc:	mov	x29, sp
  40c100:	stp	x19, x20, [sp, #16]
  40c104:	mov	x19, x0
  40c108:	mov	x20, x2
  40c10c:	stp	x21, x22, [sp, #32]
  40c110:	mov	w22, w4
  40c114:	stp	x23, x24, [sp, #48]
  40c118:	mov	w24, w6
  40c11c:	stp	x25, x26, [sp, #64]
  40c120:	mov	w25, w7
  40c124:	stp	x27, x28, [sp, #80]
  40c128:	mov	x28, x1
  40c12c:	mov	x27, x3
  40c130:	ldrb	w0, [x0]
  40c134:	str	x5, [sp, #96]
  40c138:	cmp	w0, #0x2f
  40c13c:	ldrb	w0, [sp, #248]
  40c140:	str	w0, [sp, #104]
  40c144:	b.eq	40c154 <__fxstatat@plt+0x8c74>  // b.none
  40c148:	ldr	w0, [x1]
  40c14c:	cmp	w0, #0x4
  40c150:	b.eq	40c23c <__fxstatat@plt+0x8d5c>  // b.none
  40c154:	cbz	x20, 40c234 <__fxstatat@plt+0x8d54>
  40c158:	mov	x3, x27
  40c15c:	mov	x2, x20
  40c160:	mov	x1, x28
  40c164:	mov	x0, x19
  40c168:	bl	40bf38 <__fxstatat@plt+0x8a58>
  40c16c:	add	x23, x19, x0
  40c170:	tbnz	x0, #63, 40c340 <__fxstatat@plt+0x8e60>
  40c174:	ldr	w0, [sp, #240]
  40c178:	and	w1, w22, #0x200
  40c17c:	and	w26, w22, #0xffffffc0
  40c180:	and	w0, w25, w0
  40c184:	mov	w2, w0
  40c188:	str	w2, [sp, #108]
  40c18c:	and	w0, w24, #0xc00
  40c190:	cmn	w2, #0x1
  40c194:	orr	w0, w0, w1
  40c198:	b.eq	40c24c <__fxstatat@plt+0x8d6c>  // b.none
  40c19c:	mov	w1, w26
  40c1a0:	mov	x0, x23
  40c1a4:	bl	403480 <mkdir@plt>
  40c1a8:	mov	w21, w0
  40c1ac:	cbz	w0, 40c2c0 <__fxstatat@plt+0x8de0>
  40c1b0:	bl	4033f0 <__errno_location@plt>
  40c1b4:	ldr	w21, [x0]
  40c1b8:	mov	x26, x0
  40c1bc:	ldr	w0, [sp, #104]
  40c1c0:	cbz	w0, 40c354 <__fxstatat@plt+0x8e74>
  40c1c4:	cbz	w21, 40c280 <__fxstatat@plt+0x8da0>
  40c1c8:	cmp	w21, #0x2
  40c1cc:	cset	w1, ne  // ne = any
  40c1d0:	cmp	x20, #0x0
  40c1d4:	csel	w20, w1, wzr, ne  // ne = any
  40c1d8:	cbnz	w20, 40c2d8 <__fxstatat@plt+0x8df8>
  40c1dc:	adrp	x1, 413000 <__fxstatat@plt+0xfb20>
  40c1e0:	add	x1, x1, #0x6c8
  40c1e4:	mov	w2, #0x5                   	// #5
  40c1e8:	mov	x0, #0x0                   	// #0
  40c1ec:	bl	403350 <dcgettext@plt>
  40c1f0:	mov	x20, x0
  40c1f4:	mov	x0, x19
  40c1f8:	bl	40e5a8 <__fxstatat@plt+0xb0c8>
  40c1fc:	mov	x2, x20
  40c200:	mov	x3, x0
  40c204:	mov	w1, w21
  40c208:	mov	w0, #0x0                   	// #0
  40c20c:	mov	w20, #0x0                   	// #0
  40c210:	bl	402c90 <error@plt>
  40c214:	mov	w0, w20
  40c218:	ldp	x19, x20, [sp, #16]
  40c21c:	ldp	x21, x22, [sp, #32]
  40c220:	ldp	x23, x24, [sp, #48]
  40c224:	ldp	x25, x26, [sp, #64]
  40c228:	ldp	x27, x28, [sp, #80]
  40c22c:	ldp	x29, x30, [sp], #240
  40c230:	ret
  40c234:	mov	x23, x19
  40c238:	b	40c174 <__fxstatat@plt+0x8c94>
  40c23c:	ldr	w21, [x1, #4]
  40c240:	cbnz	w21, 40c1dc <__fxstatat@plt+0x8cfc>
  40c244:	cbnz	x20, 40c158 <__fxstatat@plt+0x8c78>
  40c248:	b	40c234 <__fxstatat@plt+0x8d54>
  40c24c:	cbnz	w0, 40c2a4 <__fxstatat@plt+0x8dc4>
  40c250:	mov	w1, w22
  40c254:	mov	x0, x23
  40c258:	bl	403480 <mkdir@plt>
  40c25c:	mov	w21, w0
  40c260:	cbnz	w0, 40c1b0 <__fxstatat@plt+0x8cd0>
  40c264:	ldr	x2, [sp, #96]
  40c268:	mov	x0, x19
  40c26c:	mov	x1, x27
  40c270:	blr	x2
  40c274:	and	w0, w24, w22
  40c278:	tst	x0, #0x1ff
  40c27c:	b.ne	40c434 <__fxstatat@plt+0x8f54>  // b.any
  40c280:	mov	w20, #0x1                   	// #1
  40c284:	mov	w0, w20
  40c288:	ldp	x19, x20, [sp, #16]
  40c28c:	ldp	x21, x22, [sp, #32]
  40c290:	ldp	x23, x24, [sp, #48]
  40c294:	ldp	x25, x26, [sp, #64]
  40c298:	ldp	x27, x28, [sp, #80]
  40c29c:	ldp	x29, x30, [sp], #240
  40c2a0:	ret
  40c2a4:	mov	w4, #0xffffffed            	// #-19
  40c2a8:	and	w26, w22, w4
  40c2ac:	mov	w1, w26
  40c2b0:	mov	x0, x23
  40c2b4:	bl	403480 <mkdir@plt>
  40c2b8:	mov	w21, w0
  40c2bc:	cbnz	w0, 40c1b0 <__fxstatat@plt+0x8cd0>
  40c2c0:	ldr	x2, [sp, #96]
  40c2c4:	mov	x1, x27
  40c2c8:	mov	x0, x19
  40c2cc:	blr	x2
  40c2d0:	mov	w2, #0x3                   	// #3
  40c2d4:	b	40c35c <__fxstatat@plt+0x8e7c>
  40c2d8:	mov	x1, x23
  40c2dc:	add	x2, sp, #0x70
  40c2e0:	mov	w0, #0x0                   	// #0
  40c2e4:	bl	403420 <__xstat@plt>
  40c2e8:	cbz	w0, 40c414 <__fxstatat@plt+0x8f34>
  40c2ec:	cmp	w21, #0x11
  40c2f0:	b.ne	40c1dc <__fxstatat@plt+0x8cfc>  // b.any
  40c2f4:	ldr	w20, [x26]
  40c2f8:	cmp	w20, #0x2
  40c2fc:	ccmp	w20, #0x14, #0x4, ne  // ne = any
  40c300:	b.eq	40c1dc <__fxstatat@plt+0x8cfc>  // b.none
  40c304:	adrp	x1, 413000 <__fxstatat@plt+0xfb20>
  40c308:	add	x1, x1, #0x700
  40c30c:	mov	w2, #0x5                   	// #5
  40c310:	mov	x0, #0x0                   	// #0
  40c314:	bl	403350 <dcgettext@plt>
  40c318:	mov	x21, x0
  40c31c:	mov	x0, x19
  40c320:	bl	40e5a8 <__fxstatat@plt+0xb0c8>
  40c324:	mov	w1, w20
  40c328:	mov	x3, x0
  40c32c:	mov	x2, x21
  40c330:	mov	w0, #0x0                   	// #0
  40c334:	mov	w20, #0x0                   	// #0
  40c338:	bl	402c90 <error@plt>
  40c33c:	b	40c214 <__fxstatat@plt+0x8d34>
  40c340:	cmn	x0, #0x1
  40c344:	b.ne	40c280 <__fxstatat@plt+0x8da0>  // b.any
  40c348:	bl	4033f0 <__errno_location@plt>
  40c34c:	ldr	w21, [x0]
  40c350:	b	40c1dc <__fxstatat@plt+0x8cfc>
  40c354:	mov	w26, #0xffffffff            	// #-1
  40c358:	mov	w2, #0x2                   	// #2
  40c35c:	mov	x0, x28
  40c360:	add	x3, sp, #0x70
  40c364:	mov	x1, x23
  40c368:	bl	40ee30 <__fxstatat@plt+0xb950>
  40c36c:	cmn	w0, #0x1
  40c370:	b.lt	40c280 <__fxstatat@plt+0x8da0>  // b.tstop
  40c374:	cmp	w0, #0x0
  40c378:	ldr	w4, [sp, #240]
  40c37c:	ldr	w0, [sp, #112]
  40c380:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  40c384:	add	x1, x1, #0x3b0
  40c388:	mov	w6, w24
  40c38c:	mov	w5, w22
  40c390:	mov	w3, w25
  40c394:	mov	w2, w26
  40c398:	csel	x1, x1, x23, eq  // eq = none
  40c39c:	bl	4123c8 <__fxstatat@plt+0xeee8>
  40c3a0:	cbz	w0, 40c280 <__fxstatat@plt+0x8da0>
  40c3a4:	cbz	w21, 40c428 <__fxstatat@plt+0x8f48>
  40c3a8:	cmp	x20, #0x0
  40c3ac:	ccmp	w21, #0x2, #0x4, ne  // ne = any
  40c3b0:	b.eq	40c1dc <__fxstatat@plt+0x8cfc>  // b.none
  40c3b4:	bl	4033f0 <__errno_location@plt>
  40c3b8:	ldr	w22, [x0]
  40c3bc:	cmp	w22, #0x14
  40c3c0:	b.eq	40c1dc <__fxstatat@plt+0x8cfc>  // b.none
  40c3c4:	ldr	w0, [sp, #108]
  40c3c8:	adrp	x1, 413000 <__fxstatat@plt+0xfb20>
  40c3cc:	add	x1, x1, #0x7d0
  40c3d0:	mov	w2, #0x5                   	// #5
  40c3d4:	cmn	w0, #0x1
  40c3d8:	adrp	x0, 415000 <__fxstatat@plt+0x11b20>
  40c3dc:	add	x0, x0, #0xa18
  40c3e0:	csel	x1, x1, x0, eq  // eq = none
  40c3e4:	mov	x0, #0x0                   	// #0
  40c3e8:	bl	403350 <dcgettext@plt>
  40c3ec:	mov	x20, x0
  40c3f0:	mov	x0, x19
  40c3f4:	bl	40e5a8 <__fxstatat@plt+0xb0c8>
  40c3f8:	mov	x3, x0
  40c3fc:	mov	x2, x20
  40c400:	mov	w1, w22
  40c404:	mov	w0, #0x0                   	// #0
  40c408:	mov	w20, #0x0                   	// #0
  40c40c:	bl	402c90 <error@plt>
  40c410:	b	40c214 <__fxstatat@plt+0x8d34>
  40c414:	ldr	w0, [sp, #128]
  40c418:	and	w0, w0, #0xf000
  40c41c:	cmp	w0, #0x4, lsl #12
  40c420:	b.ne	40c1dc <__fxstatat@plt+0x8cfc>  // b.any
  40c424:	b	40c214 <__fxstatat@plt+0x8d34>
  40c428:	bl	4033f0 <__errno_location@plt>
  40c42c:	ldr	w22, [x0]
  40c430:	b	40c3c4 <__fxstatat@plt+0x8ee4>
  40c434:	mov	w26, w22
  40c438:	mov	w2, #0x3                   	// #3
  40c43c:	b	40c35c <__fxstatat@plt+0x8e7c>
  40c440:	stp	x29, x30, [sp, #-48]!
  40c444:	mov	x29, sp
  40c448:	stp	x19, x20, [sp, #16]
  40c44c:	mov	x20, x0
  40c450:	ldrb	w1, [x0]
  40c454:	sub	w0, w1, #0x30
  40c458:	and	w0, w0, #0xff
  40c45c:	cmp	w0, #0x7
  40c460:	b.ls	40c504 <__fxstatat@plt+0x9024>  // b.plast
  40c464:	mov	x3, x20
  40c468:	mov	x2, #0x1                   	// #1
  40c46c:	mov	w4, #0x2b                  	// #43
  40c470:	mov	x0, #0x10                  	// #16
  40c474:	cbz	w1, 40c4a8 <__fxstatat@plt+0x8fc8>
  40c478:	and	w0, w1, #0xffffffef
  40c47c:	and	w0, w0, #0xff
  40c480:	cmp	w0, #0x2d
  40c484:	ccmp	w1, w4, #0x4, ne  // ne = any
  40c488:	ldrb	w1, [x3, #1]!
  40c48c:	cinc	x2, x2, eq  // eq = none
  40c490:	cbnz	w1, 40c478 <__fxstatat@plt+0x8f98>
  40c494:	cmp	xzr, x2, lsr #60
  40c498:	lsl	x0, x2, #4
  40c49c:	cset	x1, ne  // ne = any
  40c4a0:	tbnz	x2, #59, 40c7d0 <__fxstatat@plt+0x92f0>
  40c4a4:	cbnz	x1, 40c7d0 <__fxstatat@plt+0x92f0>
  40c4a8:	bl	410bd8 <__fxstatat@plt+0xd6f8>
  40c4ac:	mov	x6, #0x0                   	// #0
  40c4b0:	mov	w17, #0x438                 	// #1080
  40c4b4:	mov	w16, #0x207                 	// #519
  40c4b8:	mov	w15, #0x9c0                 	// #2496
  40c4bc:	mov	w11, #0x3                   	// #3
  40c4c0:	mov	w14, #0x92                  	// #146
  40c4c4:	mov	w13, #0x49                  	// #73
  40c4c8:	mov	w12, #0x124                 	// #292
  40c4cc:	mov	w10, #0x1                   	// #1
  40c4d0:	ldrb	w4, [x20]
  40c4d4:	mov	w7, #0x0                   	// #0
  40c4d8:	cmp	w4, #0x67
  40c4dc:	b.eq	40c6ac <__fxstatat@plt+0x91cc>  // b.none
  40c4e0:	b.hi	40c688 <__fxstatat@plt+0x91a8>  // b.pmore
  40c4e4:	cmp	w4, #0x61
  40c4e8:	b.eq	40c72c <__fxstatat@plt+0x924c>  // b.none
  40c4ec:	b.ls	40c548 <__fxstatat@plt+0x9068>  // b.plast
  40c4f0:	bl	4031b0 <free@plt>
  40c4f4:	mov	x0, #0x0                   	// #0
  40c4f8:	ldp	x19, x20, [sp, #16]
  40c4fc:	ldp	x29, x30, [sp], #48
  40c500:	ret
  40c504:	mov	x2, x20
  40c508:	mov	w19, #0x0                   	// #0
  40c50c:	b	40c524 <__fxstatat@plt+0x9044>
  40c510:	ldrb	w1, [x2]
  40c514:	sub	w0, w1, #0x30
  40c518:	and	w0, w0, #0xff
  40c51c:	cmp	w0, #0x7
  40c520:	b.hi	40c75c <__fxstatat@plt+0x927c>  // b.pmore
  40c524:	add	w19, w1, w19, lsl #3
  40c528:	add	x2, x2, #0x1
  40c52c:	sub	w19, w19, #0x30
  40c530:	cmp	w19, #0xfff
  40c534:	b.ls	40c510 <__fxstatat@plt+0x9030>  // b.plast
  40c538:	mov	x0, #0x0                   	// #0
  40c53c:	ldp	x19, x20, [sp, #16]
  40c540:	ldp	x29, x30, [sp], #48
  40c544:	ret
  40c548:	and	w1, w4, #0xffffffef
  40c54c:	cmp	w1, #0x2d
  40c550:	b.eq	40c55c <__fxstatat@plt+0x907c>  // b.none
  40c554:	cmp	w4, #0x2b
  40c558:	b.ne	40c4f0 <__fxstatat@plt+0x9010>  // b.any
  40c55c:	ldrb	w1, [x20, #1]
  40c560:	add	x8, x6, #0x1
  40c564:	add	x3, x20, #0x1
  40c568:	add	x6, x0, x6, lsl #4
  40c56c:	cmp	w1, #0x6f
  40c570:	mov	w18, #0xfff                 	// #4095
  40c574:	mov	w9, #0x2b                  	// #43
  40c578:	b.eq	40c668 <__fxstatat@plt+0x9188>  // b.none
  40c57c:	nop
  40c580:	b.hi	40c674 <__fxstatat@plt+0x9194>  // b.pmore
  40c584:	cmp	w1, #0x37
  40c588:	b.hi	40c604 <__fxstatat@plt+0x9124>  // b.pmore
  40c58c:	cmp	w1, #0x2f
  40c590:	b.hi	40c6b8 <__fxstatat@plt+0x91d8>  // b.pmore
  40c594:	cmp	w1, #0x74
  40c598:	mov	w2, #0x1                   	// #1
  40c59c:	mov	w5, #0x0                   	// #0
  40c5a0:	b.eq	40c5c8 <__fxstatat@plt+0x90e8>  // b.none
  40c5a4:	b.hi	40c5e8 <__fxstatat@plt+0x9108>  // b.pmore
  40c5a8:	cmp	w1, #0x72
  40c5ac:	b.eq	40c744 <__fxstatat@plt+0x9264>  // b.none
  40c5b0:	cmp	w1, #0x73
  40c5b4:	b.ne	40c5d4 <__fxstatat@plt+0x90f4>  // b.any
  40c5b8:	ldrb	w1, [x3, #1]!
  40c5bc:	orr	w5, w5, #0xc00
  40c5c0:	cmp	w1, #0x74
  40c5c4:	b.ne	40c5a4 <__fxstatat@plt+0x90c4>  // b.any
  40c5c8:	ldrb	w1, [x3, #1]!
  40c5cc:	orr	w5, w5, #0x200
  40c5d0:	b	40c5c0 <__fxstatat@plt+0x90e0>
  40c5d4:	cmp	w1, #0x58
  40c5d8:	b.ne	40c714 <__fxstatat@plt+0x9234>  // b.any
  40c5dc:	ldrb	w1, [x3, #1]!
  40c5e0:	mov	w2, #0x2                   	// #2
  40c5e4:	b	40c5c0 <__fxstatat@plt+0x90e0>
  40c5e8:	cmp	w1, #0x77
  40c5ec:	b.eq	40c738 <__fxstatat@plt+0x9258>  // b.none
  40c5f0:	cmp	w1, #0x78
  40c5f4:	b.ne	40c714 <__fxstatat@plt+0x9234>  // b.any
  40c5f8:	ldrb	w1, [x3, #1]!
  40c5fc:	orr	w5, w5, w13
  40c600:	b	40c5c0 <__fxstatat@plt+0x90e0>
  40c604:	cmp	w1, #0x67
  40c608:	add	x2, x20, #0x2
  40c60c:	mov	w5, #0x38                  	// #56
  40c610:	b.ne	40c594 <__fxstatat@plt+0x90b4>  // b.any
  40c614:	strb	w4, [x6]
  40c618:	ldrb	w4, [x20, #2]
  40c61c:	mov	x20, x2
  40c620:	strb	w11, [x6, #1]
  40c624:	stp	w7, w5, [x6, #4]
  40c628:	cmp	w7, #0x0
  40c62c:	and	w1, w5, w7
  40c630:	csel	w5, w1, w5, ne  // ne = any
  40c634:	and	w1, w4, #0xffffffef
  40c638:	str	w5, [x6, #12]
  40c63c:	and	w1, w1, #0xff
  40c640:	add	x6, x6, #0x10
  40c644:	cmp	w1, #0x2d
  40c648:	add	x1, x8, #0x1
  40c64c:	ccmp	w4, w9, #0x4, ne  // ne = any
  40c650:	b.ne	40c7ac <__fxstatat@plt+0x92cc>  // b.any
  40c654:	mov	x8, x1
  40c658:	ldrb	w1, [x20, #1]
  40c65c:	add	x3, x20, #0x1
  40c660:	cmp	w1, #0x6f
  40c664:	b.ne	40c580 <__fxstatat@plt+0x90a0>  // b.any
  40c668:	add	x2, x20, #0x2
  40c66c:	mov	w5, #0x7                   	// #7
  40c670:	b	40c614 <__fxstatat@plt+0x9134>
  40c674:	cmp	w1, #0x75
  40c678:	add	x2, x20, #0x2
  40c67c:	mov	w5, #0x1c0                 	// #448
  40c680:	b.eq	40c614 <__fxstatat@plt+0x9134>  // b.none
  40c684:	b	40c594 <__fxstatat@plt+0x90b4>
  40c688:	cmp	w4, #0x6f
  40c68c:	b.eq	40c750 <__fxstatat@plt+0x9270>  // b.none
  40c690:	cmp	w4, #0x75
  40c694:	b.ne	40c4f0 <__fxstatat@plt+0x9010>  // b.any
  40c698:	orr	w7, w7, w15
  40c69c:	add	x20, x20, #0x1
  40c6a0:	ldrb	w4, [x20]
  40c6a4:	cmp	w4, #0x67
  40c6a8:	b.ne	40c4e0 <__fxstatat@plt+0x9000>  // b.any
  40c6ac:	orr	w7, w7, w17
  40c6b0:	add	x20, x20, #0x1
  40c6b4:	b	40c6a0 <__fxstatat@plt+0x91c0>
  40c6b8:	mov	w2, #0x0                   	// #0
  40c6bc:	add	w2, w1, w2, lsl #3
  40c6c0:	add	x3, x3, #0x1
  40c6c4:	sub	w2, w2, #0x30
  40c6c8:	cmp	w2, #0xfff
  40c6cc:	b.hi	40c4f0 <__fxstatat@plt+0x9010>  // b.pmore
  40c6d0:	ldrb	w1, [x3]
  40c6d4:	sub	w5, w1, #0x30
  40c6d8:	and	w5, w5, #0xff
  40c6dc:	cmp	w5, #0x7
  40c6e0:	b.ls	40c6bc <__fxstatat@plt+0x91dc>  // b.plast
  40c6e4:	cbnz	w7, 40c4f0 <__fxstatat@plt+0x9010>
  40c6e8:	cmp	w1, #0x2c
  40c6ec:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  40c6f0:	b.ne	40c4f0 <__fxstatat@plt+0x9010>  // b.any
  40c6f4:	mov	w7, #0xfff                 	// #4095
  40c6f8:	mov	x20, x3
  40c6fc:	mov	w5, w7
  40c700:	strb	w4, [x6]
  40c704:	mov	w4, w1
  40c708:	strb	w10, [x6, #1]
  40c70c:	stp	w18, w2, [x6, #4]
  40c710:	b	40c634 <__fxstatat@plt+0x9154>
  40c714:	mov	x20, x3
  40c718:	strb	w4, [x6]
  40c71c:	mov	w4, w1
  40c720:	strb	w2, [x6, #1]
  40c724:	stp	w7, w5, [x6, #4]
  40c728:	b	40c628 <__fxstatat@plt+0x9148>
  40c72c:	add	x20, x20, #0x1
  40c730:	mov	w7, #0xfff                 	// #4095
  40c734:	b	40c6a0 <__fxstatat@plt+0x91c0>
  40c738:	ldrb	w1, [x3, #1]!
  40c73c:	orr	w5, w5, w14
  40c740:	b	40c5c0 <__fxstatat@plt+0x90e0>
  40c744:	ldrb	w1, [x3, #1]!
  40c748:	orr	w5, w5, w12
  40c74c:	b	40c5c0 <__fxstatat@plt+0x90e0>
  40c750:	orr	w7, w7, w16
  40c754:	add	x20, x20, #0x1
  40c758:	b	40c6a0 <__fxstatat@plt+0x91c0>
  40c75c:	mov	x0, #0x0                   	// #0
  40c760:	cbnz	w1, 40c4f8 <__fxstatat@plt+0x9018>
  40c764:	sub	x20, x2, x20
  40c768:	and	w0, w19, #0xc00
  40c76c:	cmp	x20, #0x5
  40c770:	orr	w20, w0, #0x3ff
  40c774:	mov	x0, #0x20                  	// #32
  40c778:	str	x21, [sp, #32]
  40c77c:	mov	w21, #0xfff                 	// #4095
  40c780:	csel	w20, w20, w21, lt  // lt = tstop
  40c784:	bl	410bd8 <__fxstatat@plt+0xd6f8>
  40c788:	stp	w21, w19, [x0, #4]
  40c78c:	mov	w1, #0x13d                 	// #317
  40c790:	strh	w1, [x0]
  40c794:	str	w20, [x0, #12]
  40c798:	strb	wzr, [x0, #17]
  40c79c:	ldp	x19, x20, [sp, #16]
  40c7a0:	ldr	x21, [sp, #32]
  40c7a4:	ldp	x29, x30, [sp], #48
  40c7a8:	ret
  40c7ac:	cmp	w4, #0x2c
  40c7b0:	b.ne	40c7c0 <__fxstatat@plt+0x92e0>  // b.any
  40c7b4:	add	x20, x20, #0x1
  40c7b8:	mov	x6, x8
  40c7bc:	b	40c4d0 <__fxstatat@plt+0x8ff0>
  40c7c0:	cbnz	w4, 40c4f0 <__fxstatat@plt+0x9010>
  40c7c4:	add	x8, x0, x8, lsl #4
  40c7c8:	strb	wzr, [x8, #1]
  40c7cc:	b	40c4f8 <__fxstatat@plt+0x9018>
  40c7d0:	str	x21, [sp, #32]
  40c7d4:	bl	410e30 <__fxstatat@plt+0xd950>
  40c7d8:	stp	x29, x30, [sp, #-160]!
  40c7dc:	mov	x1, x0
  40c7e0:	mov	w0, #0x0                   	// #0
  40c7e4:	mov	x29, sp
  40c7e8:	add	x2, sp, #0x20
  40c7ec:	bl	403420 <__xstat@plt>
  40c7f0:	cbnz	w0, 40c828 <__fxstatat@plt+0x9348>
  40c7f4:	mov	x0, #0x20                  	// #32
  40c7f8:	str	x19, [sp, #16]
  40c7fc:	ldr	w19, [sp, #48]
  40c800:	bl	410bd8 <__fxstatat@plt+0xd6f8>
  40c804:	mov	w1, #0xfff                 	// #4095
  40c808:	mov	w2, #0x13d                 	// #317
  40c80c:	strh	w2, [x0]
  40c810:	stp	w1, w19, [x0, #4]
  40c814:	str	w1, [x0, #12]
  40c818:	strb	wzr, [x0, #17]
  40c81c:	ldr	x19, [sp, #16]
  40c820:	ldp	x29, x30, [sp], #160
  40c824:	ret
  40c828:	mov	x0, #0x0                   	// #0
  40c82c:	ldp	x29, x30, [sp], #160
  40c830:	ret
  40c834:	nop
  40c838:	ldrb	w6, [x3, #1]
  40c83c:	and	w0, w0, #0xfff
  40c840:	and	w1, w1, #0xff
  40c844:	cbz	w6, 40c974 <__fxstatat@plt+0x9494>
  40c848:	mvn	w11, w2
  40c84c:	mov	w9, #0x0                   	// #0
  40c850:	mov	w10, #0x49                  	// #73
  40c854:	mov	w13, #0x124                 	// #292
  40c858:	mov	w12, #0x92                  	// #146
  40c85c:	b	40c8d4 <__fxstatat@plt+0x93f4>
  40c860:	cmp	w6, #0x2
  40c864:	mov	w5, #0xffffffff            	// #-1
  40c868:	b.eq	40c960 <__fxstatat@plt+0x9480>  // b.none
  40c86c:	mov	w7, #0x0                   	// #0
  40c870:	cmp	w6, #0x3
  40c874:	b.ne	40c8a0 <__fxstatat@plt+0x93c0>  // b.any
  40c878:	and	w2, w0, w2
  40c87c:	tst	w2, w13
  40c880:	csel	w6, w13, wzr, ne  // ne = any
  40c884:	tst	w2, w12
  40c888:	orr	w14, w6, w12
  40c88c:	csel	w6, w14, w6, ne  // ne = any
  40c890:	tst	w2, w10
  40c894:	orr	w14, w6, w10
  40c898:	csel	w6, w14, w6, ne  // ne = any
  40c89c:	orr	w2, w6, w2
  40c8a0:	ldrb	w6, [x3]
  40c8a4:	and	w2, w2, w5
  40c8a8:	cmp	w6, #0x2d
  40c8ac:	cbnz	w8, 40c908 <__fxstatat@plt+0x9428>
  40c8b0:	and	w2, w11, w2
  40c8b4:	b.eq	40c948 <__fxstatat@plt+0x9468>  // b.none
  40c8b8:	cmp	w6, #0x3d
  40c8bc:	b.eq	40c920 <__fxstatat@plt+0x9440>  // b.none
  40c8c0:	cmp	w6, #0x2b
  40c8c4:	b.eq	40c954 <__fxstatat@plt+0x9474>  // b.none
  40c8c8:	ldrb	w6, [x3, #17]
  40c8cc:	add	x3, x3, #0x10
  40c8d0:	cbz	w6, 40c93c <__fxstatat@plt+0x945c>
  40c8d4:	ldp	w8, w2, [x3, #4]
  40c8d8:	cbz	w1, 40c860 <__fxstatat@plt+0x9380>
  40c8dc:	ldr	w5, [x3, #12]
  40c8e0:	cmp	w6, #0x2
  40c8e4:	mvn	w7, w5
  40c8e8:	orr	w5, w5, #0xfffff3ff
  40c8ec:	and	w7, w7, #0xc00
  40c8f0:	b.ne	40c870 <__fxstatat@plt+0x9390>  // b.any
  40c8f4:	orr	w2, w2, w10
  40c8f8:	ldrb	w6, [x3]
  40c8fc:	and	w2, w2, w5
  40c900:	cmp	w6, #0x2d
  40c904:	cbz	w8, 40c8b0 <__fxstatat@plt+0x93d0>
  40c908:	and	w2, w2, w8
  40c90c:	b.eq	40c948 <__fxstatat@plt+0x9468>  // b.none
  40c910:	cmp	w6, #0x3d
  40c914:	b.ne	40c8c0 <__fxstatat@plt+0x93e0>  // b.any
  40c918:	orn	w7, w7, w8
  40c91c:	mvn	w5, w7
  40c920:	ldrb	w6, [x3, #17]
  40c924:	and	w5, w5, #0xfff
  40c928:	and	w0, w0, w7
  40c92c:	add	x3, x3, #0x10
  40c930:	orr	w9, w9, w5
  40c934:	orr	w0, w0, w2
  40c938:	cbnz	w6, 40c8d4 <__fxstatat@plt+0x93f4>
  40c93c:	cbz	x4, 40c944 <__fxstatat@plt+0x9464>
  40c940:	str	w9, [x4]
  40c944:	ret
  40c948:	orr	w9, w9, w2
  40c94c:	bic	w0, w0, w2
  40c950:	b	40c8c8 <__fxstatat@plt+0x93e8>
  40c954:	orr	w9, w9, w2
  40c958:	orr	w0, w0, w2
  40c95c:	b	40c8c8 <__fxstatat@plt+0x93e8>
  40c960:	ands	w7, w0, w10
  40c964:	b.eq	40c8a0 <__fxstatat@plt+0x93c0>  // b.none
  40c968:	orr	w2, w2, w10
  40c96c:	mov	w7, #0x0                   	// #0
  40c970:	b	40c8f8 <__fxstatat@plt+0x9418>
  40c974:	mov	w9, #0x0                   	// #0
  40c978:	b	40c93c <__fxstatat@plt+0x945c>
  40c97c:	nop
  40c980:	stp	x29, x30, [sp, #-48]!
  40c984:	mov	x29, sp
  40c988:	str	x21, [sp, #32]
  40c98c:	mov	x21, x3
  40c990:	mov	w3, #0x4900                	// #18688
  40c994:	stp	x19, x20, [sp, #16]
  40c998:	movk	w3, #0x8, lsl #16
  40c99c:	mov	x20, #0x0                   	// #0
  40c9a0:	orr	w2, w2, w3
  40c9a4:	bl	4125f8 <__fxstatat@plt+0xf118>
  40c9a8:	tbnz	w0, #31, 40c9c0 <__fxstatat@plt+0x94e0>
  40c9ac:	mov	w19, w0
  40c9b0:	bl	403050 <fdopendir@plt>
  40c9b4:	mov	x20, x0
  40c9b8:	cbz	x0, 40c9d4 <__fxstatat@plt+0x94f4>
  40c9bc:	str	w19, [x21]
  40c9c0:	mov	x0, x20
  40c9c4:	ldp	x19, x20, [sp, #16]
  40c9c8:	ldr	x21, [sp, #32]
  40c9cc:	ldp	x29, x30, [sp], #48
  40c9d0:	ret
  40c9d4:	bl	4033f0 <__errno_location@plt>
  40c9d8:	mov	x21, x0
  40c9dc:	mov	w0, w19
  40c9e0:	ldr	w19, [x21]
  40c9e4:	bl	403020 <close@plt>
  40c9e8:	b	40c9bc <__fxstatat@plt+0x94dc>
  40c9ec:	nop
  40c9f0:	stp	x29, x30, [sp, #-48]!
  40c9f4:	mov	x29, sp
  40c9f8:	stp	x19, x20, [sp, #16]
  40c9fc:	cbz	x0, 40cad4 <__fxstatat@plt+0x95f4>
  40ca00:	mov	x19, x0
  40ca04:	mov	w1, #0x2f                  	// #47
  40ca08:	bl	403030 <strrchr@plt>
  40ca0c:	mov	x20, x0
  40ca10:	cbz	x0, 40ca74 <__fxstatat@plt+0x9594>
  40ca14:	str	x21, [sp, #32]
  40ca18:	add	x21, x0, #0x1
  40ca1c:	sub	x0, x21, x19
  40ca20:	cmp	x0, #0x6
  40ca24:	b.le	40ca90 <__fxstatat@plt+0x95b0>
  40ca28:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  40ca2c:	sub	x0, x20, #0x6
  40ca30:	add	x1, x1, #0xa80
  40ca34:	mov	x2, #0x7                   	// #7
  40ca38:	bl	402ef0 <strncmp@plt>
  40ca3c:	cbnz	w0, 40ca90 <__fxstatat@plt+0x95b0>
  40ca40:	ldrb	w0, [x20, #1]
  40ca44:	cmp	w0, #0x6c
  40ca48:	b.ne	40cab0 <__fxstatat@plt+0x95d0>  // b.any
  40ca4c:	ldrb	w0, [x21, #1]
  40ca50:	cmp	w0, #0x74
  40ca54:	b.ne	40cab0 <__fxstatat@plt+0x95d0>  // b.any
  40ca58:	ldrb	w0, [x21, #2]
  40ca5c:	cmp	w0, #0x2d
  40ca60:	b.ne	40cab0 <__fxstatat@plt+0x95d0>  // b.any
  40ca64:	adrp	x0, 42a000 <__fxstatat@plt+0x26b20>
  40ca68:	add	x19, x20, #0x4
  40ca6c:	ldr	x21, [sp, #32]
  40ca70:	str	x19, [x0, #1368]
  40ca74:	adrp	x1, 42c000 <__progname@@GLIBC_2.17+0x1aa8>
  40ca78:	adrp	x0, 42a000 <__fxstatat@plt+0x26b20>
  40ca7c:	str	x19, [x1, #2520]
  40ca80:	str	x19, [x0, #1320]
  40ca84:	ldp	x19, x20, [sp, #16]
  40ca88:	ldp	x29, x30, [sp], #48
  40ca8c:	ret
  40ca90:	adrp	x1, 42c000 <__progname@@GLIBC_2.17+0x1aa8>
  40ca94:	adrp	x0, 42a000 <__fxstatat@plt+0x26b20>
  40ca98:	ldr	x21, [sp, #32]
  40ca9c:	str	x19, [x1, #2520]
  40caa0:	str	x19, [x0, #1320]
  40caa4:	ldp	x19, x20, [sp, #16]
  40caa8:	ldp	x29, x30, [sp], #48
  40caac:	ret
  40cab0:	adrp	x1, 42c000 <__progname@@GLIBC_2.17+0x1aa8>
  40cab4:	adrp	x0, 42a000 <__fxstatat@plt+0x26b20>
  40cab8:	mov	x19, x21
  40cabc:	str	x19, [x1, #2520]
  40cac0:	str	x19, [x0, #1320]
  40cac4:	ldp	x19, x20, [sp, #16]
  40cac8:	ldr	x21, [sp, #32]
  40cacc:	ldp	x29, x30, [sp], #48
  40cad0:	ret
  40cad4:	adrp	x3, 42a000 <__fxstatat@plt+0x26b20>
  40cad8:	mov	x2, #0x37                  	// #55
  40cadc:	mov	x1, #0x1                   	// #1
  40cae0:	adrp	x0, 415000 <__fxstatat@plt+0x11b20>
  40cae4:	ldr	x3, [x3, #1328]
  40cae8:	add	x0, x0, #0xa48
  40caec:	str	x21, [sp, #32]
  40caf0:	bl	403270 <fwrite@plt>
  40caf4:	bl	403070 <abort@plt>
  40caf8:	stp	x29, x30, [sp, #-64]!
  40cafc:	mov	x29, sp
  40cb00:	stp	x19, x20, [sp, #16]
  40cb04:	mov	x19, x2
  40cb08:	mov	w20, w3
  40cb0c:	mov	w2, w4
  40cb10:	add	x3, sp, #0x20
  40cb14:	bl	4119d0 <__fxstatat@plt+0xe4f0>
  40cb18:	cbnz	w0, 40cb48 <__fxstatat@plt+0x9668>
  40cb1c:	mov	x1, x19
  40cb20:	mov	w2, w20
  40cb24:	add	x0, sp, #0x20
  40cb28:	bl	411bd8 <__fxstatat@plt+0xe6f8>
  40cb2c:	mov	w19, w0
  40cb30:	add	x0, sp, #0x20
  40cb34:	bl	411990 <__fxstatat@plt+0xe4b0>
  40cb38:	mov	w0, w19
  40cb3c:	ldp	x19, x20, [sp, #16]
  40cb40:	ldp	x29, x30, [sp], #64
  40cb44:	ret
  40cb48:	mov	w19, #0xfffffffe            	// #-2
  40cb4c:	b	40cb38 <__fxstatat@plt+0x9658>
  40cb50:	stp	x29, x30, [sp, #-64]!
  40cb54:	mov	w4, w1
  40cb58:	mov	w3, w2
  40cb5c:	mov	x29, sp
  40cb60:	mov	x1, x0
  40cb64:	mov	w2, w4
  40cb68:	stp	xzr, xzr, [sp, #32]
  40cb6c:	add	x0, sp, #0x20
  40cb70:	str	x19, [sp, #16]
  40cb74:	str	w3, [sp, #32]
  40cb78:	stp	xzr, xzr, [sp, #48]
  40cb7c:	bl	411bd8 <__fxstatat@plt+0xe6f8>
  40cb80:	mov	w19, w0
  40cb84:	add	x0, sp, #0x20
  40cb88:	bl	411990 <__fxstatat@plt+0xe4b0>
  40cb8c:	mov	w0, w19
  40cb90:	ldr	x19, [sp, #16]
  40cb94:	ldp	x29, x30, [sp], #64
  40cb98:	ret
  40cb9c:	nop
  40cba0:	stp	xzr, xzr, [x8]
  40cba4:	cmp	w0, #0xa
  40cba8:	stp	xzr, xzr, [x8, #16]
  40cbac:	stp	xzr, xzr, [x8, #32]
  40cbb0:	str	xzr, [x8, #48]
  40cbb4:	b.eq	40cbc0 <__fxstatat@plt+0x96e0>  // b.none
  40cbb8:	str	w0, [x8]
  40cbbc:	ret
  40cbc0:	stp	x29, x30, [sp, #-16]!
  40cbc4:	mov	x29, sp
  40cbc8:	bl	403070 <abort@plt>
  40cbcc:	nop
  40cbd0:	stp	x29, x30, [sp, #-48]!
  40cbd4:	mov	w2, #0x5                   	// #5
  40cbd8:	mov	x29, sp
  40cbdc:	stp	x19, x20, [sp, #16]
  40cbe0:	mov	x20, x0
  40cbe4:	str	x21, [sp, #32]
  40cbe8:	mov	w21, w1
  40cbec:	mov	x1, x0
  40cbf0:	mov	x0, #0x0                   	// #0
  40cbf4:	bl	403350 <dcgettext@plt>
  40cbf8:	mov	x19, x0
  40cbfc:	cmp	x20, x0
  40cc00:	b.eq	40cc18 <__fxstatat@plt+0x9738>  // b.none
  40cc04:	mov	x0, x19
  40cc08:	ldp	x19, x20, [sp, #16]
  40cc0c:	ldr	x21, [sp, #32]
  40cc10:	ldp	x29, x30, [sp], #48
  40cc14:	ret
  40cc18:	bl	412388 <__fxstatat@plt+0xeea8>
  40cc1c:	ldrb	w1, [x0]
  40cc20:	and	w1, w1, #0xffffffdf
  40cc24:	cmp	w1, #0x55
  40cc28:	b.ne	40cc8c <__fxstatat@plt+0x97ac>  // b.any
  40cc2c:	ldrb	w1, [x0, #1]
  40cc30:	and	w1, w1, #0xffffffdf
  40cc34:	cmp	w1, #0x54
  40cc38:	b.ne	40cd08 <__fxstatat@plt+0x9828>  // b.any
  40cc3c:	ldrb	w1, [x0, #2]
  40cc40:	and	w1, w1, #0xffffffdf
  40cc44:	cmp	w1, #0x46
  40cc48:	b.ne	40cd08 <__fxstatat@plt+0x9828>  // b.any
  40cc4c:	ldrb	w1, [x0, #3]
  40cc50:	cmp	w1, #0x2d
  40cc54:	b.ne	40cd08 <__fxstatat@plt+0x9828>  // b.any
  40cc58:	ldrb	w1, [x0, #4]
  40cc5c:	cmp	w1, #0x38
  40cc60:	b.ne	40cd08 <__fxstatat@plt+0x9828>  // b.any
  40cc64:	ldrb	w0, [x0, #5]
  40cc68:	cbnz	w0, 40cd08 <__fxstatat@plt+0x9828>
  40cc6c:	ldrb	w1, [x19]
  40cc70:	adrp	x0, 415000 <__fxstatat@plt+0x11b20>
  40cc74:	adrp	x19, 415000 <__fxstatat@plt+0x11b20>
  40cc78:	add	x0, x0, #0xa90
  40cc7c:	cmp	w1, #0x60
  40cc80:	add	x19, x19, #0xaa8
  40cc84:	csel	x19, x19, x0, eq  // eq = none
  40cc88:	b	40cc04 <__fxstatat@plt+0x9724>
  40cc8c:	cmp	w1, #0x47
  40cc90:	b.ne	40cd08 <__fxstatat@plt+0x9828>  // b.any
  40cc94:	ldrb	w1, [x0, #1]
  40cc98:	and	w1, w1, #0xffffffdf
  40cc9c:	cmp	w1, #0x42
  40cca0:	b.ne	40cd08 <__fxstatat@plt+0x9828>  // b.any
  40cca4:	ldrb	w1, [x0, #2]
  40cca8:	cmp	w1, #0x31
  40ccac:	b.ne	40cd08 <__fxstatat@plt+0x9828>  // b.any
  40ccb0:	ldrb	w1, [x0, #3]
  40ccb4:	cmp	w1, #0x38
  40ccb8:	b.ne	40cd08 <__fxstatat@plt+0x9828>  // b.any
  40ccbc:	ldrb	w1, [x0, #4]
  40ccc0:	cmp	w1, #0x30
  40ccc4:	b.ne	40cd08 <__fxstatat@plt+0x9828>  // b.any
  40ccc8:	ldrb	w1, [x0, #5]
  40cccc:	cmp	w1, #0x33
  40ccd0:	b.ne	40cd08 <__fxstatat@plt+0x9828>  // b.any
  40ccd4:	ldrb	w1, [x0, #6]
  40ccd8:	cmp	w1, #0x30
  40ccdc:	b.ne	40cd08 <__fxstatat@plt+0x9828>  // b.any
  40cce0:	ldrb	w0, [x0, #7]
  40cce4:	cbnz	w0, 40cd08 <__fxstatat@plt+0x9828>
  40cce8:	ldrb	w1, [x19]
  40ccec:	adrp	x0, 415000 <__fxstatat@plt+0x11b20>
  40ccf0:	adrp	x19, 415000 <__fxstatat@plt+0x11b20>
  40ccf4:	add	x0, x0, #0xa98
  40ccf8:	cmp	w1, #0x60
  40ccfc:	add	x19, x19, #0xaa0
  40cd00:	csel	x19, x19, x0, eq  // eq = none
  40cd04:	b	40cc04 <__fxstatat@plt+0x9724>
  40cd08:	cmp	w21, #0x9
  40cd0c:	adrp	x0, 415000 <__fxstatat@plt+0x11b20>
  40cd10:	adrp	x19, 415000 <__fxstatat@plt+0x11b20>
  40cd14:	add	x0, x0, #0xab0
  40cd18:	add	x19, x19, #0xa88
  40cd1c:	csel	x19, x19, x0, eq  // eq = none
  40cd20:	mov	x0, x19
  40cd24:	ldp	x19, x20, [sp, #16]
  40cd28:	ldr	x21, [sp, #32]
  40cd2c:	ldp	x29, x30, [sp], #48
  40cd30:	ret
  40cd34:	nop
  40cd38:	sub	sp, sp, #0xf0
  40cd3c:	stp	x29, x30, [sp, #16]
  40cd40:	add	x29, sp, #0x10
  40cd44:	stp	x19, x20, [sp, #32]
  40cd48:	mov	w19, w5
  40cd4c:	and	w20, w5, #0x2
  40cd50:	stp	x21, x22, [sp, #48]
  40cd54:	stp	x23, x24, [sp, #64]
  40cd58:	mov	x23, x1
  40cd5c:	stp	x25, x26, [sp, #80]
  40cd60:	mov	w26, w4
  40cd64:	mov	x25, x3
  40cd68:	stp	x27, x28, [sp, #96]
  40cd6c:	mov	x28, x0
  40cd70:	mov	x27, x2
  40cd74:	str	x6, [sp, #112]
  40cd78:	str	w5, [sp, #200]
  40cd7c:	str	x7, [sp, #208]
  40cd80:	bl	4031d0 <__ctype_get_mb_cur_max@plt>
  40cd84:	mov	x1, x19
  40cd88:	str	x0, [sp, #192]
  40cd8c:	cmp	w26, #0x4
  40cd90:	ubfx	x11, x1, #1, #1
  40cd94:	ldr	x6, [sp, #112]
  40cd98:	b.eq	40da30 <__fxstatat@plt+0xa550>  // b.none
  40cd9c:	b.ls	40ce04 <__fxstatat@plt+0x9924>  // b.plast
  40cda0:	cmp	w26, #0x7
  40cda4:	b.eq	40d8c0 <__fxstatat@plt+0xa3e0>  // b.none
  40cda8:	b.ls	40d52c <__fxstatat@plt+0xa04c>  // b.plast
  40cdac:	sub	w0, w26, #0x8
  40cdb0:	cmp	w0, #0x2
  40cdb4:	b.hi	40dd4c <__fxstatat@plt+0xa86c>  // b.pmore
  40cdb8:	cmp	w26, #0xa
  40cdbc:	b.ne	40d934 <__fxstatat@plt+0xa454>  // b.any
  40cdc0:	mov	x19, #0x0                   	// #0
  40cdc4:	cbz	w20, 40dbac <__fxstatat@plt+0xa6cc>
  40cdc8:	ldr	x0, [sp, #240]
  40cdcc:	str	w11, [sp, #136]
  40cdd0:	str	x6, [sp, #144]
  40cdd4:	bl	402c50 <strlen@plt>
  40cdd8:	mov	x12, x0
  40cddc:	ldr	x0, [sp, #240]
  40cde0:	mov	w10, #0x1                   	// #1
  40cde4:	ldr	w11, [sp, #136]
  40cde8:	mov	w5, w10
  40cdec:	mov	w7, #0x0                   	// #0
  40cdf0:	str	x0, [sp, #112]
  40cdf4:	str	wzr, [sp, #120]
  40cdf8:	str	xzr, [sp, #128]
  40cdfc:	ldr	x6, [sp, #144]
  40ce00:	b	40ce48 <__fxstatat@plt+0x9968>
  40ce04:	cmp	w26, #0x1
  40ce08:	b.eq	40d88c <__fxstatat@plt+0xa3ac>  // b.none
  40ce0c:	b.ls	40d500 <__fxstatat@plt+0xa020>  // b.plast
  40ce10:	cmp	w26, #0x2
  40ce14:	b.eq	40da54 <__fxstatat@plt+0xa574>  // b.none
  40ce18:	mov	w10, #0x1                   	// #1
  40ce1c:	adrp	x26, 415000 <__fxstatat@plt+0x11b20>
  40ce20:	mov	w11, w10
  40ce24:	mov	w5, w10
  40ce28:	add	x0, x26, #0xab0
  40ce2c:	mov	w7, #0x0                   	// #0
  40ce30:	mov	x12, #0x1                   	// #1
  40ce34:	mov	x19, #0x0                   	// #0
  40ce38:	mov	w26, #0x2                   	// #2
  40ce3c:	str	x0, [sp, #112]
  40ce40:	str	wzr, [sp, #120]
  40ce44:	str	xzr, [sp, #128]
  40ce48:	mov	w22, w5
  40ce4c:	mov	w24, w7
  40ce50:	mov	x20, #0x0                   	// #0
  40ce54:	nop
  40ce58:	cmp	x25, x20
  40ce5c:	cset	w21, ne  // ne = any
  40ce60:	cmn	x25, #0x1
  40ce64:	b.eq	40cf34 <__fxstatat@plt+0x9a54>  // b.none
  40ce68:	cbz	w21, 40cf44 <__fxstatat@plt+0x9a64>
  40ce6c:	cmp	w26, #0x2
  40ce70:	add	x3, x27, x20
  40ce74:	cset	w5, ne  // ne = any
  40ce78:	ands	w5, w22, w5
  40ce7c:	b.eq	40d44c <__fxstatat@plt+0x9f6c>  // b.none
  40ce80:	cbz	x12, 40d140 <__fxstatat@plt+0x9c60>
  40ce84:	cmp	x12, #0x1
  40ce88:	add	x1, x20, x12
  40ce8c:	ccmn	x25, #0x1, #0x0, hi  // hi = pmore
  40ce90:	b.ne	40cec8 <__fxstatat@plt+0x99e8>  // b.any
  40ce94:	mov	x0, x27
  40ce98:	str	x1, [sp, #136]
  40ce9c:	str	w5, [sp, #144]
  40cea0:	stp	x3, x12, [sp, #152]
  40cea4:	stp	w11, w10, [sp, #172]
  40cea8:	str	x6, [sp, #184]
  40ceac:	bl	402c50 <strlen@plt>
  40ceb0:	ldp	x3, x12, [sp, #152]
  40ceb4:	mov	x25, x0
  40ceb8:	ldr	w5, [sp, #144]
  40cebc:	ldp	w11, w10, [sp, #172]
  40cec0:	ldr	x1, [sp, #136]
  40cec4:	ldr	x6, [sp, #184]
  40cec8:	cmp	x1, x25
  40cecc:	b.hi	40d140 <__fxstatat@plt+0x9c60>  // b.pmore
  40ced0:	ldr	x1, [sp, #112]
  40ced4:	mov	x2, x12
  40ced8:	mov	x0, x3
  40cedc:	stp	x3, x12, [sp, #136]
  40cee0:	str	w5, [sp, #152]
  40cee4:	str	w11, [sp, #160]
  40cee8:	str	w10, [sp, #172]
  40ceec:	str	x6, [sp, #176]
  40cef0:	bl	4030e0 <memcmp@plt>
  40cef4:	ldr	w5, [sp, #152]
  40cef8:	ldr	w11, [sp, #160]
  40cefc:	ldr	w10, [sp, #172]
  40cf00:	ldp	x3, x12, [sp, #136]
  40cf04:	ldr	x6, [sp, #176]
  40cf08:	cbnz	w0, 40d140 <__fxstatat@plt+0x9c60>
  40cf0c:	cbnz	w11, 40d238 <__fxstatat@plt+0x9d58>
  40cf10:	ldrb	w4, [x3]
  40cf14:	cmp	w4, #0x7e
  40cf18:	b.hi	40d150 <__fxstatat@plt+0x9c70>  // b.pmore
  40cf1c:	adrp	x0, 415000 <__fxstatat@plt+0x11b20>
  40cf20:	add	x0, x0, #0xb28
  40cf24:	ldrh	w0, [x0, w4, uxtw #1]
  40cf28:	adr	x1, 40cf34 <__fxstatat@plt+0x9a54>
  40cf2c:	add	x0, x1, w0, sxth #2
  40cf30:	br	x0
  40cf34:	ldrb	w0, [x27, x20]
  40cf38:	cmp	w0, #0x0
  40cf3c:	cset	w21, ne  // ne = any
  40cf40:	cbnz	w21, 40ce6c <__fxstatat@plt+0x998c>
  40cf44:	cmp	w26, #0x2
  40cf48:	mov	w5, w22
  40cf4c:	cset	w0, eq  // eq = none
  40cf50:	mov	w7, w24
  40cf54:	cmp	w0, #0x0
  40cf58:	ccmp	w11, #0x0, #0x4, ne  // ne = any
  40cf5c:	ccmp	x19, #0x0, #0x0, ne  // ne = any
  40cf60:	b.eq	40dcf4 <__fxstatat@plt+0xa814>  // b.none
  40cf64:	eor	w11, w11, #0x1
  40cf68:	ands	w0, w0, w11
  40cf6c:	b.eq	40dc54 <__fxstatat@plt+0xa774>  // b.none
  40cf70:	ldr	w1, [sp, #120]
  40cf74:	cbz	w1, 40dc58 <__fxstatat@plt+0xa778>
  40cf78:	cbnz	w10, 40dcb0 <__fxstatat@plt+0xa7d0>
  40cf7c:	ldr	x2, [sp, #128]
  40cf80:	cmp	x23, #0x0
  40cf84:	cset	w0, eq  // eq = none
  40cf88:	cmp	x2, #0x0
  40cf8c:	mov	x1, x2
  40cf90:	csel	w0, w0, wzr, ne  // ne = any
  40cf94:	cbz	w0, 40dce0 <__fxstatat@plt+0xa800>
  40cf98:	adrp	x26, 415000 <__fxstatat@plt+0x11b20>
  40cf9c:	mov	x12, #0x1                   	// #1
  40cfa0:	mov	w11, #0x0                   	// #0
  40cfa4:	mov	x19, x12
  40cfa8:	str	w0, [sp, #120]
  40cfac:	mov	w0, #0x27                  	// #39
  40cfb0:	strb	w0, [x28]
  40cfb4:	ldr	x23, [sp, #128]
  40cfb8:	str	x1, [sp, #128]
  40cfbc:	add	x1, x26, #0xab0
  40cfc0:	mov	w26, #0x2                   	// #2
  40cfc4:	str	x1, [sp, #112]
  40cfc8:	b	40ce48 <__fxstatat@plt+0x9968>
  40cfcc:	mov	w0, w5
  40cfd0:	mov	w21, w5
  40cfd4:	mov	w5, w0
  40cfd8:	mov	w1, #0x0                   	// #0
  40cfdc:	nop
  40cfe0:	cbz	x6, 40d0f8 <__fxstatat@plt+0x9c18>
  40cfe4:	ubfx	x0, x4, #5, #8
  40cfe8:	ldr	w0, [x6, x0, lsl #2]
  40cfec:	lsr	w0, w0, w4
  40cff0:	tbz	w0, #0, 40d0f8 <__fxstatat@plt+0x9c18>
  40cff4:	cmp	w26, #0x2
  40cff8:	cset	w0, eq  // eq = none
  40cffc:	cbnz	w11, 40d378 <__fxstatat@plt+0x9e98>
  40d000:	eor	w1, w24, #0x1
  40d004:	ands	w0, w0, w1
  40d008:	b.eq	40d04c <__fxstatat@plt+0x9b6c>  // b.none
  40d00c:	cmp	x23, x19
  40d010:	b.ls	40d01c <__fxstatat@plt+0x9b3c>  // b.plast
  40d014:	mov	w1, #0x27                  	// #39
  40d018:	strb	w1, [x28, x19]
  40d01c:	add	x1, x19, #0x1
  40d020:	cmp	x23, x1
  40d024:	b.ls	40d030 <__fxstatat@plt+0x9b50>  // b.plast
  40d028:	mov	w2, #0x24                  	// #36
  40d02c:	strb	w2, [x28, x1]
  40d030:	add	x1, x19, #0x2
  40d034:	cmp	x23, x1
  40d038:	b.ls	40d044 <__fxstatat@plt+0x9b64>  // b.plast
  40d03c:	mov	w2, #0x27                  	// #39
  40d040:	strb	w2, [x28, x1]
  40d044:	add	x19, x19, #0x3
  40d048:	mov	w24, w0
  40d04c:	cmp	x19, x23
  40d050:	b.cs	40d05c <__fxstatat@plt+0x9b7c>  // b.hs, b.nlast
  40d054:	mov	w0, #0x5c                  	// #92
  40d058:	strb	w0, [x28, x19]
  40d05c:	add	x19, x19, #0x1
  40d060:	add	x20, x20, #0x1
  40d064:	cmp	x19, x23
  40d068:	b.cs	40d070 <__fxstatat@plt+0x9b90>  // b.hs, b.nlast
  40d06c:	strb	w4, [x28, x19]
  40d070:	cmp	w21, #0x0
  40d074:	add	x19, x19, #0x1
  40d078:	csel	w10, w10, wzr, ne  // ne = any
  40d07c:	b	40ce58 <__fxstatat@plt+0x9978>
  40d080:	cbnz	w11, 40dc9c <__fxstatat@plt+0xa7bc>
  40d084:	ldr	x1, [sp, #128]
  40d088:	cmp	x23, #0x0
  40d08c:	mov	x0, #0x0                   	// #0
  40d090:	ccmp	x1, #0x0, #0x0, ne  // ne = any
  40d094:	b.eq	40d0d8 <__fxstatat@plt+0x9bf8>  // b.none
  40d098:	cmp	x23, x19
  40d09c:	b.ls	40d0a8 <__fxstatat@plt+0x9bc8>  // b.plast
  40d0a0:	mov	w0, #0x27                  	// #39
  40d0a4:	strb	w0, [x28, x19]
  40d0a8:	add	x0, x19, #0x1
  40d0ac:	cmp	x23, x0
  40d0b0:	b.ls	40d0bc <__fxstatat@plt+0x9bdc>  // b.plast
  40d0b4:	mov	w1, #0x5c                  	// #92
  40d0b8:	strb	w1, [x28, x0]
  40d0bc:	add	x1, x19, #0x2
  40d0c0:	mov	x0, x23
  40d0c4:	cmp	x23, x1
  40d0c8:	b.ls	40dd2c <__fxstatat@plt+0xa84c>  // b.plast
  40d0cc:	ldr	x23, [sp, #128]
  40d0d0:	mov	w2, #0x27                  	// #39
  40d0d4:	strb	w2, [x28, x1]
  40d0d8:	add	x19, x19, #0x3
  40d0dc:	str	x23, [sp, #128]
  40d0e0:	mov	x23, x0
  40d0e4:	mov	w1, #0x0                   	// #0
  40d0e8:	mov	w24, #0x0                   	// #0
  40d0ec:	mov	w4, #0x27                  	// #39
  40d0f0:	str	w21, [sp, #120]
  40d0f4:	nop
  40d0f8:	cbnz	w5, 40cff4 <__fxstatat@plt+0x9b14>
  40d0fc:	eor	w1, w1, #0x1
  40d100:	add	x20, x20, #0x1
  40d104:	and	w1, w24, w1
  40d108:	and	w1, w1, #0xff
  40d10c:	cbz	w1, 40d064 <__fxstatat@plt+0x9b84>
  40d110:	cmp	x23, x19
  40d114:	b.ls	40d120 <__fxstatat@plt+0x9c40>  // b.plast
  40d118:	mov	w0, #0x27                  	// #39
  40d11c:	strb	w0, [x28, x19]
  40d120:	add	x0, x19, #0x1
  40d124:	cmp	x23, x0
  40d128:	b.ls	40d134 <__fxstatat@plt+0x9c54>  // b.plast
  40d12c:	mov	w1, #0x27                  	// #39
  40d130:	strb	w1, [x28, x0]
  40d134:	add	x19, x19, #0x2
  40d138:	mov	w24, #0x0                   	// #0
  40d13c:	b	40d064 <__fxstatat@plt+0x9b84>
  40d140:	ldrb	w4, [x3]
  40d144:	cmp	w4, #0x7e
  40d148:	b.ls	40d4d4 <__fxstatat@plt+0x9ff4>  // b.plast
  40d14c:	mov	w5, #0x0                   	// #0
  40d150:	ldr	x0, [sp, #192]
  40d154:	cmp	x0, #0x1
  40d158:	b.ne	40d600 <__fxstatat@plt+0xa120>  // b.any
  40d15c:	str	w4, [sp, #136]
  40d160:	str	w5, [sp, #144]
  40d164:	str	x12, [sp, #152]
  40d168:	str	w11, [sp, #160]
  40d16c:	str	w10, [sp, #172]
  40d170:	str	x6, [sp, #176]
  40d174:	bl	403140 <__ctype_b_loc@plt>
  40d178:	ldr	w4, [sp, #136]
  40d17c:	ldr	x0, [x0]
  40d180:	ldr	w5, [sp, #144]
  40d184:	ldr	w11, [sp, #160]
  40d188:	ldrh	w21, [x0, w4, uxtw #1]
  40d18c:	ldr	w10, [sp, #172]
  40d190:	ands	w0, w21, #0x4000
  40d194:	cset	w2, eq  // eq = none
  40d198:	ubfx	x21, x21, #14, #1
  40d19c:	ldr	x12, [sp, #152]
  40d1a0:	and	w2, w22, w2
  40d1a4:	ldr	x6, [sp, #176]
  40d1a8:	ldr	x8, [sp, #192]
  40d1ac:	cbnz	w2, 40da14 <__fxstatat@plt+0xa534>
  40d1b0:	cmp	w26, #0x2
  40d1b4:	cset	w1, eq  // eq = none
  40d1b8:	eor	w0, w22, #0x1
  40d1bc:	orr	w1, w1, w0
  40d1c0:	cbz	w1, 40cfe0 <__fxstatat@plt+0x9b00>
  40d1c4:	mov	w1, #0x0                   	// #0
  40d1c8:	cbnz	w11, 40cfe0 <__fxstatat@plt+0x9b00>
  40d1cc:	nop
  40d1d0:	cbnz	w5, 40cff4 <__fxstatat@plt+0x9b14>
  40d1d4:	b	40d0fc <__fxstatat@plt+0x9c1c>
  40d1d8:	mov	w5, #0x0                   	// #0
  40d1dc:	cmp	x25, #0x1
  40d1e0:	cset	w0, ne  // ne = any
  40d1e4:	cmn	x25, #0x1
  40d1e8:	b.ne	40d1f8 <__fxstatat@plt+0x9d18>  // b.any
  40d1ec:	ldrb	w0, [x27, #1]
  40d1f0:	cmp	w0, #0x0
  40d1f4:	cset	w0, ne  // ne = any
  40d1f8:	cmp	w26, #0x2
  40d1fc:	cset	w1, eq  // eq = none
  40d200:	cbz	w0, 40d214 <__fxstatat@plt+0x9d34>
  40d204:	mov	w21, #0x0                   	// #0
  40d208:	b	40d1b8 <__fxstatat@plt+0x9cd8>
  40d20c:	cmp	w26, #0x2
  40d210:	cset	w1, eq  // eq = none
  40d214:	cbnz	x20, 40d204 <__fxstatat@plt+0x9d24>
  40d218:	cmp	w11, #0x0
  40d21c:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  40d220:	b.eq	40d1b8 <__fxstatat@plt+0x9cd8>  // b.none
  40d224:	mov	w5, w22
  40d228:	mov	w26, #0x2                   	// #2
  40d22c:	cmp	w5, #0x0
  40d230:	mov	w0, #0x4                   	// #4
  40d234:	csel	w26, w26, w0, eq  // eq = none
  40d238:	ldr	x7, [sp, #208]
  40d23c:	mov	w4, w26
  40d240:	ldr	x0, [sp, #240]
  40d244:	str	x0, [sp]
  40d248:	ldr	w0, [sp, #200]
  40d24c:	mov	x3, x25
  40d250:	mov	x2, x27
  40d254:	mov	x1, x23
  40d258:	and	w5, w0, #0xfffffffd
  40d25c:	mov	x6, #0x0                   	// #0
  40d260:	mov	x0, x28
  40d264:	bl	40cd38 <__fxstatat@plt+0x9858>
  40d268:	mov	x19, x0
  40d26c:	mov	x0, x19
  40d270:	ldp	x29, x30, [sp, #16]
  40d274:	ldp	x19, x20, [sp, #32]
  40d278:	ldp	x21, x22, [sp, #48]
  40d27c:	ldp	x23, x24, [sp, #64]
  40d280:	ldp	x25, x26, [sp, #80]
  40d284:	ldp	x27, x28, [sp, #96]
  40d288:	add	sp, sp, #0xf0
  40d28c:	ret
  40d290:	mov	w5, #0x0                   	// #0
  40d294:	cmp	w26, #0x2
  40d298:	b.eq	40d5d0 <__fxstatat@plt+0xa0f0>  // b.none
  40d29c:	cmp	w22, #0x0
  40d2a0:	mov	w4, #0x5c                  	// #92
  40d2a4:	ccmp	w11, #0x0, #0x4, ne  // ne = any
  40d2a8:	mov	w0, w4
  40d2ac:	ccmp	x12, #0x0, #0x4, ne  // ne = any
  40d2b0:	b.ne	40d900 <__fxstatat@plt+0xa420>  // b.any
  40d2b4:	cbnz	w22, 40d970 <__fxstatat@plt+0xa490>
  40d2b8:	mov	w21, #0x0                   	// #0
  40d2bc:	mov	w1, #0x0                   	// #0
  40d2c0:	cbnz	w11, 40cfe0 <__fxstatat@plt+0x9b00>
  40d2c4:	b	40d1d0 <__fxstatat@plt+0x9cf0>
  40d2c8:	mov	w5, #0x0                   	// #0
  40d2cc:	cmp	w26, #0x2
  40d2d0:	b.eq	40d5e8 <__fxstatat@plt+0xa108>  // b.none
  40d2d4:	cmp	w26, #0x5
  40d2d8:	b.ne	40d300 <__fxstatat@plt+0x9e20>  // b.any
  40d2dc:	ldr	x0, [sp, #200]
  40d2e0:	tbz	w0, #2, 40d300 <__fxstatat@plt+0x9e20>
  40d2e4:	add	x7, x20, #0x2
  40d2e8:	cmp	x7, x25
  40d2ec:	b.cs	40d300 <__fxstatat@plt+0x9e20>  // b.hs, b.nlast
  40d2f0:	ldrb	w4, [x3, #1]
  40d2f4:	cmp	w4, #0x3f
  40d2f8:	b.eq	40dadc <__fxstatat@plt+0xa5fc>  // b.none
  40d2fc:	nop
  40d300:	mov	w1, #0x0                   	// #0
  40d304:	mov	w21, #0x0                   	// #0
  40d308:	mov	w4, #0x3f                  	// #63
  40d30c:	b	40d1b8 <__fxstatat@plt+0x9cd8>
  40d310:	mov	w5, #0x0                   	// #0
  40d314:	cmp	w26, #0x2
  40d318:	b.eq	40d080 <__fxstatat@plt+0x9ba0>  // b.none
  40d31c:	mov	w1, #0x0                   	// #0
  40d320:	mov	w4, #0x27                  	// #39
  40d324:	str	w21, [sp, #120]
  40d328:	b	40d1b8 <__fxstatat@plt+0x9cd8>
  40d32c:	mov	w0, #0x74                  	// #116
  40d330:	cmp	w11, #0x0
  40d334:	ccmp	w26, #0x2, #0x0, ne  // ne = any
  40d338:	b.eq	40d224 <__fxstatat@plt+0x9d44>  // b.none
  40d33c:	cbz	w22, 40d2b8 <__fxstatat@plt+0x9dd8>
  40d340:	b	40d970 <__fxstatat@plt+0xa490>
  40d344:	mov	w4, #0x62                  	// #98
  40d348:	cmp	w26, #0x2
  40d34c:	cset	w0, eq  // eq = none
  40d350:	cbnz	w11, 40d378 <__fxstatat@plt+0x9e98>
  40d354:	mov	w21, #0x0                   	// #0
  40d358:	b	40d04c <__fxstatat@plt+0x9b6c>
  40d35c:	mov	w4, #0x66                  	// #102
  40d360:	b	40d348 <__fxstatat@plt+0x9e68>
  40d364:	mov	w4, #0x6e                  	// #110
  40d368:	mov	w21, #0x0                   	// #0
  40d36c:	cmp	w26, #0x2
  40d370:	cset	w0, eq  // eq = none
  40d374:	cbz	w11, 40d000 <__fxstatat@plt+0x9b20>
  40d378:	and	w5, w22, w0
  40d37c:	b	40d22c <__fxstatat@plt+0x9d4c>
  40d380:	mov	w4, #0x72                  	// #114
  40d384:	mov	w21, #0x0                   	// #0
  40d388:	b	40d36c <__fxstatat@plt+0x9e8c>
  40d38c:	mov	w4, #0x61                  	// #97
  40d390:	b	40d348 <__fxstatat@plt+0x9e68>
  40d394:	cbnz	w11, 40dca4 <__fxstatat@plt+0xa7c4>
  40d398:	mov	w5, #0x0                   	// #0
  40d39c:	cmp	w26, #0x2
  40d3a0:	eor	w1, w24, #0x1
  40d3a4:	cset	w0, eq  // eq = none
  40d3a8:	ands	w1, w0, w1
  40d3ac:	b.eq	40d5b0 <__fxstatat@plt+0xa0d0>  // b.none
  40d3b0:	cmp	x23, x19
  40d3b4:	b.ls	40d3c0 <__fxstatat@plt+0x9ee0>  // b.plast
  40d3b8:	mov	w2, #0x27                  	// #39
  40d3bc:	strb	w2, [x28, x19]
  40d3c0:	add	x2, x19, #0x1
  40d3c4:	cmp	x23, x2
  40d3c8:	b.ls	40d3d4 <__fxstatat@plt+0x9ef4>  // b.plast
  40d3cc:	mov	w3, #0x24                  	// #36
  40d3d0:	strb	w3, [x28, x2]
  40d3d4:	add	x2, x19, #0x2
  40d3d8:	cmp	x23, x2
  40d3dc:	b.ls	40d3e8 <__fxstatat@plt+0x9f08>  // b.plast
  40d3e0:	mov	w3, #0x27                  	// #39
  40d3e4:	strb	w3, [x28, x2]
  40d3e8:	add	x2, x19, #0x3
  40d3ec:	cmp	x23, x2
  40d3f0:	b.ls	40d8e8 <__fxstatat@plt+0xa408>  // b.plast
  40d3f4:	mov	w24, w1
  40d3f8:	mov	w1, #0x5c                  	// #92
  40d3fc:	strb	w1, [x28, x2]
  40d400:	cmp	w26, #0x2
  40d404:	add	x19, x2, #0x1
  40d408:	b.eq	40dac8 <__fxstatat@plt+0xa5e8>  // b.none
  40d40c:	add	x1, x20, #0x1
  40d410:	mov	w4, #0x30                  	// #48
  40d414:	cmp	x1, x25
  40d418:	b.cs	40d430 <__fxstatat@plt+0x9f50>  // b.hs, b.nlast
  40d41c:	ldrb	w1, [x27, x1]
  40d420:	sub	w1, w1, #0x30
  40d424:	and	w1, w1, #0xff
  40d428:	cmp	w1, #0x9
  40d42c:	b.ls	40d97c <__fxstatat@plt+0xa49c>  // b.plast
  40d430:	eor	w1, w22, #0x1
  40d434:	orr	w0, w0, w1
  40d438:	mov	w1, w21
  40d43c:	mov	w21, #0x0                   	// #0
  40d440:	cbz	w0, 40cfe0 <__fxstatat@plt+0x9b00>
  40d444:	cbnz	w5, 40cff4 <__fxstatat@plt+0x9b14>
  40d448:	b	40d0fc <__fxstatat@plt+0x9c1c>
  40d44c:	ldrb	w4, [x27, x20]
  40d450:	cmp	w4, #0x7e
  40d454:	b.hi	40d150 <__fxstatat@plt+0x9c70>  // b.pmore
  40d458:	adrp	x0, 415000 <__fxstatat@plt+0x11b20>
  40d45c:	add	x0, x0, #0xc28
  40d460:	ldrh	w0, [x0, w4, uxtw #1]
  40d464:	adr	x1, 40d470 <__fxstatat@plt+0x9f90>
  40d468:	add	x0, x1, w0, sxth #2
  40d46c:	br	x0
  40d470:	cmp	w26, #0x2
  40d474:	mov	w21, #0x0                   	// #0
  40d478:	cset	w1, eq  // eq = none
  40d47c:	cmp	w11, #0x0
  40d480:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  40d484:	b.eq	40d1b8 <__fxstatat@plt+0x9cd8>  // b.none
  40d488:	b	40d224 <__fxstatat@plt+0x9d44>
  40d48c:	cmp	w26, #0x2
  40d490:	cset	w1, eq  // eq = none
  40d494:	cmp	w11, #0x0
  40d498:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  40d49c:	b.eq	40d1b8 <__fxstatat@plt+0x9cd8>  // b.none
  40d4a0:	b	40d224 <__fxstatat@plt+0x9d44>
  40d4a4:	cbnz	w22, 40d394 <__fxstatat@plt+0x9eb4>
  40d4a8:	ldr	x0, [sp, #200]
  40d4ac:	mov	w5, #0x0                   	// #0
  40d4b0:	tbz	w0, #0, 40d2b8 <__fxstatat@plt+0x9dd8>
  40d4b4:	add	x20, x20, #0x1
  40d4b8:	b	40ce58 <__fxstatat@plt+0x9978>
  40d4bc:	mov	w0, #0x66                  	// #102
  40d4c0:	cbz	w22, 40d2b8 <__fxstatat@plt+0x9dd8>
  40d4c4:	b	40d970 <__fxstatat@plt+0xa490>
  40d4c8:	mov	w0, #0x62                  	// #98
  40d4cc:	cbz	w22, 40d2b8 <__fxstatat@plt+0x9dd8>
  40d4d0:	b	40d970 <__fxstatat@plt+0xa490>
  40d4d4:	adrp	x0, 415000 <__fxstatat@plt+0x11b20>
  40d4d8:	add	x0, x0, #0xd28
  40d4dc:	ldrh	w0, [x0, w4, uxtw #1]
  40d4e0:	adr	x1, 40d4ec <__fxstatat@plt+0xa00c>
  40d4e4:	add	x0, x1, w0, sxth #2
  40d4e8:	br	x0
  40d4ec:	mov	w0, #0x0                   	// #0
  40d4f0:	b	40cfd0 <__fxstatat@plt+0x9af0>
  40d4f4:	mov	w0, #0x0                   	// #0
  40d4f8:	mov	w5, #0x0                   	// #0
  40d4fc:	b	40cfd0 <__fxstatat@plt+0x9af0>
  40d500:	cbnz	w26, 40dd4c <__fxstatat@plt+0xa86c>
  40d504:	mov	w10, #0x1                   	// #1
  40d508:	mov	w7, #0x0                   	// #0
  40d50c:	mov	w11, #0x0                   	// #0
  40d510:	mov	w5, #0x0                   	// #0
  40d514:	mov	x12, #0x0                   	// #0
  40d518:	mov	x19, #0x0                   	// #0
  40d51c:	str	xzr, [sp, #112]
  40d520:	str	wzr, [sp, #120]
  40d524:	str	xzr, [sp, #128]
  40d528:	b	40ce48 <__fxstatat@plt+0x9968>
  40d52c:	cmp	w26, #0x5
  40d530:	b.ne	40d574 <__fxstatat@plt+0xa094>  // b.any
  40d534:	cbnz	w20, 40db6c <__fxstatat@plt+0xa68c>
  40d538:	cbz	x23, 40da98 <__fxstatat@plt+0xa5b8>
  40d53c:	mov	w0, #0x22                  	// #34
  40d540:	mov	w10, #0x1                   	// #1
  40d544:	mov	x12, #0x1                   	// #1
  40d548:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  40d54c:	mov	w5, w10
  40d550:	add	x1, x1, #0xa88
  40d554:	mov	x19, x12
  40d558:	mov	w7, #0x0                   	// #0
  40d55c:	mov	w11, #0x0                   	// #0
  40d560:	strb	w0, [x28]
  40d564:	str	x1, [sp, #112]
  40d568:	str	wzr, [sp, #120]
  40d56c:	str	xzr, [sp, #128]
  40d570:	b	40ce48 <__fxstatat@plt+0x9968>
  40d574:	cmp	w26, #0x6
  40d578:	b.ne	40dd4c <__fxstatat@plt+0xa86c>  // b.any
  40d57c:	adrp	x26, 415000 <__fxstatat@plt+0x11b20>
  40d580:	mov	w10, #0x1                   	// #1
  40d584:	add	x0, x26, #0xa88
  40d588:	mov	w11, w10
  40d58c:	mov	w5, w10
  40d590:	mov	w7, #0x0                   	// #0
  40d594:	mov	x12, #0x1                   	// #1
  40d598:	mov	x19, #0x0                   	// #0
  40d59c:	mov	w26, #0x5                   	// #5
  40d5a0:	str	x0, [sp, #112]
  40d5a4:	str	wzr, [sp, #120]
  40d5a8:	str	xzr, [sp, #128]
  40d5ac:	b	40ce48 <__fxstatat@plt+0x9968>
  40d5b0:	mov	x2, x19
  40d5b4:	cmp	x23, x19
  40d5b8:	b.ls	40d400 <__fxstatat@plt+0x9f20>  // b.plast
  40d5bc:	mov	w1, w24
  40d5c0:	mov	w24, w1
  40d5c4:	mov	w1, #0x5c                  	// #92
  40d5c8:	strb	w1, [x28, x2]
  40d5cc:	b	40d400 <__fxstatat@plt+0x9f20>
  40d5d0:	cbnz	w11, 40dc9c <__fxstatat@plt+0xa7bc>
  40d5d4:	add	x20, x20, #0x1
  40d5d8:	mov	w1, w24
  40d5dc:	mov	w21, #0x0                   	// #0
  40d5e0:	mov	w4, #0x5c                  	// #92
  40d5e4:	b	40d10c <__fxstatat@plt+0x9c2c>
  40d5e8:	cbnz	w11, 40dc9c <__fxstatat@plt+0xa7bc>
  40d5ec:	mov	w21, #0x0                   	// #0
  40d5f0:	mov	w1, #0x0                   	// #0
  40d5f4:	mov	w4, #0x3f                  	// #63
  40d5f8:	cbnz	w5, 40cff4 <__fxstatat@plt+0x9b14>
  40d5fc:	b	40d0fc <__fxstatat@plt+0x9c1c>
  40d600:	str	xzr, [sp, #232]
  40d604:	cmn	x25, #0x1
  40d608:	b.ne	40d648 <__fxstatat@plt+0xa168>  // b.any
  40d60c:	mov	x0, x27
  40d610:	str	w4, [sp, #136]
  40d614:	str	w5, [sp, #144]
  40d618:	str	x12, [sp, #152]
  40d61c:	str	w11, [sp, #160]
  40d620:	str	w10, [sp, #172]
  40d624:	str	x6, [sp, #176]
  40d628:	bl	402c50 <strlen@plt>
  40d62c:	ldr	w4, [sp, #136]
  40d630:	mov	x25, x0
  40d634:	ldr	w5, [sp, #144]
  40d638:	ldr	w11, [sp, #160]
  40d63c:	ldr	w10, [sp, #172]
  40d640:	ldr	x12, [sp, #152]
  40d644:	ldr	x6, [sp, #176]
  40d648:	mov	x8, #0x0                   	// #0
  40d64c:	str	x19, [sp, #184]
  40d650:	mov	w19, w21
  40d654:	mov	x21, x8
  40d658:	str	w11, [sp, #136]
  40d65c:	str	x12, [sp, #144]
  40d660:	str	w24, [sp, #152]
  40d664:	str	w10, [sp, #160]
  40d668:	stp	w4, w5, [sp, #172]
  40d66c:	str	x6, [sp, #216]
  40d670:	add	x24, x20, x21
  40d674:	add	x3, sp, #0xe8
  40d678:	sub	x2, x25, x24
  40d67c:	add	x1, x27, x24
  40d680:	add	x0, sp, #0xe4
  40d684:	bl	411810 <__fxstatat@plt+0xe330>
  40d688:	mov	x13, #0x2b                  	// #43
  40d68c:	mov	x3, x0
  40d690:	movk	x13, #0x2, lsl #32
  40d694:	cbz	x0, 40d6dc <__fxstatat@plt+0xa1fc>
  40d698:	cmn	x0, #0x1
  40d69c:	b.eq	40dbd4 <__fxstatat@plt+0xa6f4>  // b.none
  40d6a0:	cmn	x0, #0x2
  40d6a4:	mov	x7, #0x1                   	// #1
  40d6a8:	b.eq	40dc00 <__fxstatat@plt+0xa720>  // b.none
  40d6ac:	ldr	w0, [sp, #136]
  40d6b0:	cmp	w0, #0x0
  40d6b4:	ccmp	w26, #0x2, #0x0, ne  // ne = any
  40d6b8:	b.eq	40d840 <__fxstatat@plt+0xa360>  // b.none
  40d6bc:	ldr	w0, [sp, #228]
  40d6c0:	add	x21, x21, x3
  40d6c4:	bl	4033b0 <iswprint@plt>
  40d6c8:	cmp	w0, #0x0
  40d6cc:	csel	w19, w19, wzr, ne  // ne = any
  40d6d0:	add	x0, sp, #0xe8
  40d6d4:	bl	403090 <mbsinit@plt>
  40d6d8:	cbz	w0, 40d670 <__fxstatat@plt+0xa190>
  40d6dc:	eor	w2, w19, #0x1
  40d6e0:	mov	x8, x21
  40d6e4:	ldr	w11, [sp, #136]
  40d6e8:	mov	w21, w19
  40d6ec:	ldr	w24, [sp, #152]
  40d6f0:	and	w2, w22, w2
  40d6f4:	ldr	w10, [sp, #160]
  40d6f8:	ldp	w4, w5, [sp, #172]
  40d6fc:	ldr	x12, [sp, #144]
  40d700:	ldr	x19, [sp, #184]
  40d704:	ldr	x6, [sp, #216]
  40d708:	cmp	x8, #0x1
  40d70c:	b.ls	40d1ac <__fxstatat@plt+0x9ccc>  // b.plast
  40d710:	add	x8, x8, x20
  40d714:	mov	w14, #0x0                   	// #0
  40d718:	mov	w3, #0x27                  	// #39
  40d71c:	mov	w7, #0x5c                  	// #92
  40d720:	mov	w9, #0x24                  	// #36
  40d724:	cbz	w2, 40d7e4 <__fxstatat@plt+0xa304>
  40d728:	cmp	w26, #0x2
  40d72c:	cset	w0, eq  // eq = none
  40d730:	cbnz	w11, 40da28 <__fxstatat@plt+0xa548>
  40d734:	eor	w1, w24, #0x1
  40d738:	ands	w0, w0, w1
  40d73c:	b.eq	40d774 <__fxstatat@plt+0xa294>  // b.none
  40d740:	cmp	x23, x19
  40d744:	b.ls	40d74c <__fxstatat@plt+0xa26c>  // b.plast
  40d748:	strb	w3, [x28, x19]
  40d74c:	add	x1, x19, #0x1
  40d750:	cmp	x23, x1
  40d754:	b.ls	40d75c <__fxstatat@plt+0xa27c>  // b.plast
  40d758:	strb	w9, [x28, x1]
  40d75c:	add	x1, x19, #0x2
  40d760:	cmp	x23, x1
  40d764:	b.ls	40d76c <__fxstatat@plt+0xa28c>  // b.plast
  40d768:	strb	w3, [x28, x1]
  40d76c:	add	x19, x19, #0x3
  40d770:	mov	w24, w0
  40d774:	cmp	x23, x19
  40d778:	b.ls	40d780 <__fxstatat@plt+0xa2a0>  // b.plast
  40d77c:	strb	w7, [x28, x19]
  40d780:	add	x0, x19, #0x1
  40d784:	cmp	x23, x0
  40d788:	b.ls	40d798 <__fxstatat@plt+0xa2b8>  // b.plast
  40d78c:	lsr	w1, w4, #6
  40d790:	add	w1, w1, #0x30
  40d794:	strb	w1, [x28, x0]
  40d798:	add	x0, x19, #0x2
  40d79c:	cmp	x23, x0
  40d7a0:	b.ls	40d7b0 <__fxstatat@plt+0xa2d0>  // b.plast
  40d7a4:	ubfx	x1, x4, #3, #3
  40d7a8:	add	w1, w1, #0x30
  40d7ac:	strb	w1, [x28, x0]
  40d7b0:	and	w4, w4, #0x7
  40d7b4:	add	x20, x20, #0x1
  40d7b8:	add	w4, w4, #0x30
  40d7bc:	cmp	x20, x8
  40d7c0:	add	x19, x19, #0x3
  40d7c4:	b.cs	40d064 <__fxstatat@plt+0x9b84>  // b.hs, b.nlast
  40d7c8:	mov	w14, w2
  40d7cc:	cmp	x23, x19
  40d7d0:	b.ls	40d7d8 <__fxstatat@plt+0xa2f8>  // b.plast
  40d7d4:	strb	w4, [x28, x19]
  40d7d8:	ldrb	w4, [x27, x20]
  40d7dc:	add	x19, x19, #0x1
  40d7e0:	cbnz	w2, 40d728 <__fxstatat@plt+0xa248>
  40d7e4:	eor	w0, w14, #0x1
  40d7e8:	and	w0, w24, w0
  40d7ec:	and	w0, w0, #0xff
  40d7f0:	cbz	w5, 40d804 <__fxstatat@plt+0xa324>
  40d7f4:	cmp	x23, x19
  40d7f8:	b.ls	40d800 <__fxstatat@plt+0xa320>  // b.plast
  40d7fc:	strb	w7, [x28, x19]
  40d800:	add	x19, x19, #0x1
  40d804:	add	x20, x20, #0x1
  40d808:	cmp	x20, x8
  40d80c:	b.cs	40da20 <__fxstatat@plt+0xa540>  // b.hs, b.nlast
  40d810:	cbz	w0, 40da90 <__fxstatat@plt+0xa5b0>
  40d814:	cmp	x23, x19
  40d818:	b.ls	40d820 <__fxstatat@plt+0xa340>  // b.plast
  40d81c:	strb	w3, [x28, x19]
  40d820:	add	x0, x19, #0x1
  40d824:	cmp	x23, x0
  40d828:	b.ls	40d830 <__fxstatat@plt+0xa350>  // b.plast
  40d82c:	strb	w3, [x28, x0]
  40d830:	add	x19, x19, #0x2
  40d834:	mov	w5, #0x0                   	// #0
  40d838:	mov	w24, #0x0                   	// #0
  40d83c:	b	40d7cc <__fxstatat@plt+0xa2ec>
  40d840:	cmp	x3, #0x1
  40d844:	b.eq	40d6bc <__fxstatat@plt+0xa1dc>  // b.none
  40d848:	add	x2, x24, #0x1
  40d84c:	add	x0, x27, x3
  40d850:	add	x2, x27, x2
  40d854:	add	x9, x0, x24
  40d858:	b	40d868 <__fxstatat@plt+0xa388>
  40d85c:	add	x2, x2, #0x1
  40d860:	cmp	x9, x2
  40d864:	b.eq	40d6bc <__fxstatat@plt+0xa1dc>  // b.none
  40d868:	ldrb	w0, [x2]
  40d86c:	sub	w0, w0, #0x5b
  40d870:	and	w0, w0, #0xff
  40d874:	cmp	w0, #0x21
  40d878:	b.hi	40d85c <__fxstatat@plt+0xa37c>  // b.pmore
  40d87c:	lsl	x0, x7, x0
  40d880:	tst	x0, x13
  40d884:	b.eq	40d85c <__fxstatat@plt+0xa37c>  // b.none
  40d888:	b	40d224 <__fxstatat@plt+0x9d44>
  40d88c:	mov	w10, w26
  40d890:	mov	w11, w26
  40d894:	adrp	x26, 415000 <__fxstatat@plt+0x11b20>
  40d898:	add	x0, x26, #0xab0
  40d89c:	str	x0, [sp, #112]
  40d8a0:	str	wzr, [sp, #120]
  40d8a4:	mov	w7, #0x0                   	// #0
  40d8a8:	mov	w5, #0x0                   	// #0
  40d8ac:	mov	x12, #0x1                   	// #1
  40d8b0:	mov	x19, #0x0                   	// #0
  40d8b4:	mov	w26, #0x2                   	// #2
  40d8b8:	str	xzr, [sp, #128]
  40d8bc:	b	40ce48 <__fxstatat@plt+0x9968>
  40d8c0:	mov	w10, #0x1                   	// #1
  40d8c4:	mov	w7, #0x0                   	// #0
  40d8c8:	mov	w5, w10
  40d8cc:	mov	w11, #0x0                   	// #0
  40d8d0:	mov	x12, #0x0                   	// #0
  40d8d4:	mov	x19, #0x0                   	// #0
  40d8d8:	str	xzr, [sp, #112]
  40d8dc:	str	wzr, [sp, #120]
  40d8e0:	str	xzr, [sp, #128]
  40d8e4:	b	40ce48 <__fxstatat@plt+0x9968>
  40d8e8:	add	x19, x19, #0x4
  40d8ec:	mov	w24, w1
  40d8f0:	mov	w21, #0x0                   	// #0
  40d8f4:	mov	w4, #0x30                  	// #48
  40d8f8:	cbnz	w5, 40cff4 <__fxstatat@plt+0x9b14>
  40d8fc:	b	40d0fc <__fxstatat@plt+0x9c1c>
  40d900:	add	x20, x20, #0x1
  40d904:	mov	w1, w24
  40d908:	mov	w21, #0x0                   	// #0
  40d90c:	b	40d10c <__fxstatat@plt+0x9c2c>
  40d910:	mov	w0, w5
  40d914:	mov	w5, #0x0                   	// #0
  40d918:	b	40cfd0 <__fxstatat@plt+0x9af0>
  40d91c:	mov	w0, #0x0                   	// #0
  40d920:	cbnz	x20, 40da04 <__fxstatat@plt+0xa524>
  40d924:	mov	w21, w5
  40d928:	mov	w1, #0x0                   	// #0
  40d92c:	mov	w5, w0
  40d930:	b	40d1b8 <__fxstatat@plt+0x9cd8>
  40d934:	mov	w1, w26
  40d938:	adrp	x0, 415000 <__fxstatat@plt+0x11b20>
  40d93c:	add	x0, x0, #0xab8
  40d940:	str	w11, [sp, #112]
  40d944:	str	x6, [sp, #120]
  40d948:	bl	40cbd0 <__fxstatat@plt+0x96f0>
  40d94c:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  40d950:	str	x0, [sp, #208]
  40d954:	add	x0, x1, #0xab0
  40d958:	mov	w1, w26
  40d95c:	bl	40cbd0 <__fxstatat@plt+0x96f0>
  40d960:	str	x0, [sp, #240]
  40d964:	ldr	w11, [sp, #112]
  40d968:	ldr	x6, [sp, #120]
  40d96c:	b	40cdc0 <__fxstatat@plt+0x98e0>
  40d970:	mov	w4, w0
  40d974:	mov	w21, #0x0                   	// #0
  40d978:	b	40d36c <__fxstatat@plt+0x9e8c>
  40d97c:	cmp	x23, x19
  40d980:	b.ls	40d988 <__fxstatat@plt+0xa4a8>  // b.plast
  40d984:	strb	w4, [x28, x19]
  40d988:	add	x1, x2, #0x2
  40d98c:	cmp	x23, x1
  40d990:	b.ls	40d99c <__fxstatat@plt+0xa4bc>  // b.plast
  40d994:	mov	w3, #0x30                  	// #48
  40d998:	strb	w3, [x28, x1]
  40d99c:	add	x19, x2, #0x3
  40d9a0:	mov	w4, #0x30                  	// #48
  40d9a4:	b	40d430 <__fxstatat@plt+0x9f50>
  40d9a8:	mov	w0, #0x76                  	// #118
  40d9ac:	cbz	w22, 40d2b8 <__fxstatat@plt+0x9dd8>
  40d9b0:	b	40d970 <__fxstatat@plt+0xa490>
  40d9b4:	mov	w0, #0x72                  	// #114
  40d9b8:	b	40d330 <__fxstatat@plt+0x9e50>
  40d9bc:	mov	w0, #0x61                  	// #97
  40d9c0:	cbz	w22, 40d2b8 <__fxstatat@plt+0x9dd8>
  40d9c4:	b	40d970 <__fxstatat@plt+0xa490>
  40d9c8:	mov	w0, #0x6e                  	// #110
  40d9cc:	b	40d330 <__fxstatat@plt+0x9e50>
  40d9d0:	mov	w0, #0x0                   	// #0
  40d9d4:	mov	w21, w5
  40d9d8:	mov	w1, #0x0                   	// #0
  40d9dc:	mov	w5, w0
  40d9e0:	mov	w4, #0x20                  	// #32
  40d9e4:	b	40d1b8 <__fxstatat@plt+0x9cd8>
  40d9e8:	mov	w5, #0x0                   	// #0
  40d9ec:	mov	w0, #0x74                  	// #116
  40d9f0:	b	40d330 <__fxstatat@plt+0x9e50>
  40d9f4:	mov	w5, #0x0                   	// #0
  40d9f8:	mov	w0, #0x76                  	// #118
  40d9fc:	cbz	w22, 40d2b8 <__fxstatat@plt+0x9dd8>
  40da00:	b	40d970 <__fxstatat@plt+0xa490>
  40da04:	mov	w5, w0
  40da08:	mov	w21, #0x0                   	// #0
  40da0c:	mov	w1, #0x0                   	// #0
  40da10:	b	40cfe0 <__fxstatat@plt+0x9b00>
  40da14:	mov	w2, w22
  40da18:	mov	w21, #0x0                   	// #0
  40da1c:	b	40d710 <__fxstatat@plt+0xa230>
  40da20:	mov	w1, w0
  40da24:	b	40d10c <__fxstatat@plt+0x9c2c>
  40da28:	mov	w5, w0
  40da2c:	b	40d22c <__fxstatat@plt+0x9d4c>
  40da30:	mov	w5, #0x1                   	// #1
  40da34:	cbz	w20, 40da5c <__fxstatat@plt+0xa57c>
  40da38:	mov	w10, #0x1                   	// #1
  40da3c:	adrp	x26, 415000 <__fxstatat@plt+0x11b20>
  40da40:	mov	w11, w10
  40da44:	add	x0, x26, #0xab0
  40da48:	str	x0, [sp, #112]
  40da4c:	str	wzr, [sp, #120]
  40da50:	b	40d8a4 <__fxstatat@plt+0xa3c4>
  40da54:	cbnz	w20, 40dcfc <__fxstatat@plt+0xa81c>
  40da58:	mov	w5, #0x0                   	// #0
  40da5c:	cbnz	x23, 40dd34 <__fxstatat@plt+0xa854>
  40da60:	adrp	x26, 415000 <__fxstatat@plt+0x11b20>
  40da64:	mov	x12, #0x1                   	// #1
  40da68:	add	x0, x26, #0xab0
  40da6c:	mov	x19, x12
  40da70:	mov	w10, #0x1                   	// #1
  40da74:	mov	w7, #0x0                   	// #0
  40da78:	mov	w11, #0x0                   	// #0
  40da7c:	mov	w26, #0x2                   	// #2
  40da80:	str	x0, [sp, #112]
  40da84:	str	wzr, [sp, #120]
  40da88:	str	xzr, [sp, #128]
  40da8c:	b	40ce48 <__fxstatat@plt+0x9968>
  40da90:	mov	w5, #0x0                   	// #0
  40da94:	b	40d7cc <__fxstatat@plt+0xa2ec>
  40da98:	mov	w10, #0x1                   	// #1
  40da9c:	mov	x12, #0x1                   	// #1
  40daa0:	adrp	x0, 415000 <__fxstatat@plt+0x11b20>
  40daa4:	mov	w5, w10
  40daa8:	add	x0, x0, #0xa88
  40daac:	mov	x19, x12
  40dab0:	mov	w7, #0x0                   	// #0
  40dab4:	mov	w11, #0x0                   	// #0
  40dab8:	str	x0, [sp, #112]
  40dabc:	str	wzr, [sp, #120]
  40dac0:	str	xzr, [sp, #128]
  40dac4:	b	40ce48 <__fxstatat@plt+0x9968>
  40dac8:	mov	w1, w21
  40dacc:	mov	w4, #0x30                  	// #48
  40dad0:	mov	w21, #0x0                   	// #0
  40dad4:	cbnz	w5, 40cff4 <__fxstatat@plt+0x9b14>
  40dad8:	b	40d0fc <__fxstatat@plt+0x9c1c>
  40dadc:	ldrb	w3, [x27, x7]
  40dae0:	cmp	w3, #0x3e
  40dae4:	b.hi	40dce8 <__fxstatat@plt+0xa808>  // b.pmore
  40dae8:	mov	x0, #0x1                   	// #1
  40daec:	mov	x2, #0xa38200000000        	// #179778741075968
  40daf0:	movk	x2, #0x7000, lsl #48
  40daf4:	lsl	x0, x0, x3
  40daf8:	mov	w1, #0x0                   	// #0
  40dafc:	tst	x0, x2
  40db00:	mov	w21, #0x0                   	// #0
  40db04:	b.eq	40d1b8 <__fxstatat@plt+0x9cd8>  // b.none
  40db08:	cbnz	w11, 40d238 <__fxstatat@plt+0x9d58>
  40db0c:	cmp	x23, x19
  40db10:	b.ls	40db18 <__fxstatat@plt+0xa638>  // b.plast
  40db14:	strb	w4, [x28, x19]
  40db18:	add	x0, x19, #0x1
  40db1c:	cmp	x23, x0
  40db20:	b.ls	40db2c <__fxstatat@plt+0xa64c>  // b.plast
  40db24:	mov	w1, #0x22                  	// #34
  40db28:	strb	w1, [x28, x0]
  40db2c:	add	x0, x19, #0x2
  40db30:	cmp	x23, x0
  40db34:	b.ls	40db40 <__fxstatat@plt+0xa660>  // b.plast
  40db38:	mov	w1, #0x22                  	// #34
  40db3c:	strb	w1, [x28, x0]
  40db40:	add	x0, x19, #0x3
  40db44:	cmp	x23, x0
  40db48:	b.ls	40db54 <__fxstatat@plt+0xa674>  // b.plast
  40db4c:	mov	w1, #0x3f                  	// #63
  40db50:	strb	w1, [x28, x0]
  40db54:	add	x19, x19, #0x4
  40db58:	mov	w4, w3
  40db5c:	mov	x20, x7
  40db60:	mov	w0, #0x0                   	// #0
  40db64:	mov	w21, #0x0                   	// #0
  40db68:	b	40d430 <__fxstatat@plt+0x9f50>
  40db6c:	mov	w10, #0x1                   	// #1
  40db70:	adrp	x0, 415000 <__fxstatat@plt+0x11b20>
  40db74:	mov	w11, w10
  40db78:	add	x0, x0, #0xa88
  40db7c:	mov	w5, w10
  40db80:	mov	w7, #0x0                   	// #0
  40db84:	mov	x12, #0x1                   	// #1
  40db88:	mov	x19, #0x0                   	// #0
  40db8c:	str	x0, [sp, #112]
  40db90:	str	wzr, [sp, #120]
  40db94:	str	xzr, [sp, #128]
  40db98:	b	40ce48 <__fxstatat@plt+0x9968>
  40db9c:	mov	w0, w5
  40dba0:	b	40d920 <__fxstatat@plt+0xa440>
  40dba4:	mov	w0, w5
  40dba8:	b	40d9d4 <__fxstatat@plt+0xa4f4>
  40dbac:	ldr	x1, [sp, #208]
  40dbb0:	ldrb	w0, [x1]
  40dbb4:	cbz	w0, 40cdc8 <__fxstatat@plt+0x98e8>
  40dbb8:	cmp	x23, x19
  40dbbc:	b.ls	40dbc4 <__fxstatat@plt+0xa6e4>  // b.plast
  40dbc0:	strb	w0, [x28, x19]
  40dbc4:	add	x19, x19, #0x1
  40dbc8:	ldrb	w0, [x1, x19]
  40dbcc:	cbnz	w0, 40dbb8 <__fxstatat@plt+0xa6d8>
  40dbd0:	b	40cdc8 <__fxstatat@plt+0x98e8>
  40dbd4:	mov	x8, x21
  40dbd8:	ldr	w11, [sp, #136]
  40dbdc:	ldr	w24, [sp, #152]
  40dbe0:	mov	w2, w22
  40dbe4:	ldr	w10, [sp, #160]
  40dbe8:	mov	w21, #0x0                   	// #0
  40dbec:	ldp	w4, w5, [sp, #172]
  40dbf0:	ldr	x12, [sp, #144]
  40dbf4:	ldr	x19, [sp, #184]
  40dbf8:	ldr	x6, [sp, #216]
  40dbfc:	b	40d708 <__fxstatat@plt+0xa228>
  40dc00:	mov	x9, x24
  40dc04:	cmp	x24, x25
  40dc08:	ldr	w11, [sp, #136]
  40dc0c:	mov	x8, x21
  40dc10:	ldr	w24, [sp, #152]
  40dc14:	ldr	w10, [sp, #160]
  40dc18:	ldp	w4, w5, [sp, #172]
  40dc1c:	ldr	x12, [sp, #144]
  40dc20:	ldr	x19, [sp, #184]
  40dc24:	ldr	x6, [sp, #216]
  40dc28:	b.cc	40dc40 <__fxstatat@plt+0xa760>  // b.lo, b.ul, b.last
  40dc2c:	b	40dc48 <__fxstatat@plt+0xa768>
  40dc30:	add	x8, x8, #0x1
  40dc34:	add	x9, x20, x8
  40dc38:	cmp	x25, x9
  40dc3c:	b.ls	40dc48 <__fxstatat@plt+0xa768>  // b.plast
  40dc40:	ldrb	w0, [x27, x9]
  40dc44:	cbnz	w0, 40dc30 <__fxstatat@plt+0xa750>
  40dc48:	mov	w2, w22
  40dc4c:	mov	w21, #0x0                   	// #0
  40dc50:	b	40d708 <__fxstatat@plt+0xa228>
  40dc54:	mov	w0, w11
  40dc58:	ldr	x1, [sp, #112]
  40dc5c:	cmp	x1, #0x0
  40dc60:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  40dc64:	b.eq	40dc8c <__fxstatat@plt+0xa7ac>  // b.none
  40dc68:	ldrb	w0, [x1]
  40dc6c:	cbz	w0, 40dc8c <__fxstatat@plt+0xa7ac>
  40dc70:	sub	x26, x1, x19
  40dc74:	cmp	x23, x19
  40dc78:	b.ls	40dc80 <__fxstatat@plt+0xa7a0>  // b.plast
  40dc7c:	strb	w0, [x28, x19]
  40dc80:	add	x19, x19, #0x1
  40dc84:	ldrb	w0, [x26, x19]
  40dc88:	cbnz	w0, 40dc74 <__fxstatat@plt+0xa794>
  40dc8c:	cmp	x23, x19
  40dc90:	b.ls	40d26c <__fxstatat@plt+0x9d8c>  // b.plast
  40dc94:	strb	wzr, [x28, x19]
  40dc98:	b	40d26c <__fxstatat@plt+0x9d8c>
  40dc9c:	mov	w5, w22
  40dca0:	b	40d22c <__fxstatat@plt+0x9d4c>
  40dca4:	cmp	w26, #0x2
  40dca8:	cset	w5, eq  // eq = none
  40dcac:	b	40d22c <__fxstatat@plt+0x9d4c>
  40dcb0:	ldr	w5, [sp, #200]
  40dcb4:	mov	x3, x25
  40dcb8:	ldr	x1, [sp, #128]
  40dcbc:	mov	x2, x27
  40dcc0:	ldr	x7, [sp, #208]
  40dcc4:	mov	w4, #0x5                   	// #5
  40dcc8:	ldr	x0, [sp, #240]
  40dccc:	str	x0, [sp]
  40dcd0:	mov	x0, x28
  40dcd4:	bl	40cd38 <__fxstatat@plt+0x9858>
  40dcd8:	mov	x19, x0
  40dcdc:	b	40d26c <__fxstatat@plt+0x9d8c>
  40dce0:	ldr	w0, [sp, #120]
  40dce4:	b	40dc58 <__fxstatat@plt+0xa778>
  40dce8:	mov	w1, #0x0                   	// #0
  40dcec:	mov	w21, #0x0                   	// #0
  40dcf0:	b	40d1b8 <__fxstatat@plt+0x9cd8>
  40dcf4:	mov	w26, #0x2                   	// #2
  40dcf8:	b	40d22c <__fxstatat@plt+0x9d4c>
  40dcfc:	mov	w10, #0x1                   	// #1
  40dd00:	adrp	x0, 415000 <__fxstatat@plt+0x11b20>
  40dd04:	mov	w11, w10
  40dd08:	add	x0, x0, #0xab0
  40dd0c:	mov	w7, #0x0                   	// #0
  40dd10:	mov	w5, #0x0                   	// #0
  40dd14:	mov	x12, #0x1                   	// #1
  40dd18:	mov	x19, #0x0                   	// #0
  40dd1c:	str	x0, [sp, #112]
  40dd20:	str	wzr, [sp, #120]
  40dd24:	str	xzr, [sp, #128]
  40dd28:	b	40ce48 <__fxstatat@plt+0x9968>
  40dd2c:	ldr	x23, [sp, #128]
  40dd30:	b	40d0d8 <__fxstatat@plt+0x9bf8>
  40dd34:	mov	w7, #0x0                   	// #0
  40dd38:	mov	w0, #0x0                   	// #0
  40dd3c:	mov	w10, #0x1                   	// #1
  40dd40:	mov	x1, #0x0                   	// #0
  40dd44:	str	x23, [sp, #128]
  40dd48:	b	40cf98 <__fxstatat@plt+0x9ab8>
  40dd4c:	bl	403070 <abort@plt>
  40dd50:	sub	sp, sp, #0x80
  40dd54:	stp	x29, x30, [sp, #16]
  40dd58:	add	x29, sp, #0x10
  40dd5c:	stp	x19, x20, [sp, #32]
  40dd60:	mov	w19, w0
  40dd64:	mov	x20, x3
  40dd68:	stp	x21, x22, [sp, #48]
  40dd6c:	stp	x23, x24, [sp, #64]
  40dd70:	mov	x23, x1
  40dd74:	mov	x24, x2
  40dd78:	stp	x25, x26, [sp, #80]
  40dd7c:	stp	x27, x28, [sp, #96]
  40dd80:	bl	4033f0 <__errno_location@plt>
  40dd84:	mov	x22, x0
  40dd88:	ldr	w0, [x0]
  40dd8c:	adrp	x27, 42a000 <__fxstatat@plt+0x26b20>
  40dd90:	str	w0, [sp, #116]
  40dd94:	ldr	x21, [x27, #1224]
  40dd98:	tbnz	w19, #31, 40def0 <__fxstatat@plt+0xaa10>
  40dd9c:	add	x26, x27, #0x4c8
  40dda0:	ldr	w0, [x26, #8]
  40dda4:	cmp	w0, w19
  40dda8:	b.gt	40ddf8 <__fxstatat@plt+0xa918>
  40ddac:	mov	w0, #0x7fffffff            	// #2147483647
  40ddb0:	cmp	w19, w0
  40ddb4:	b.eq	40deec <__fxstatat@plt+0xaa0c>  // b.none
  40ddb8:	add	w28, w19, #0x1
  40ddbc:	add	x0, x26, #0x10
  40ddc0:	cmp	x21, x0
  40ddc4:	sbfiz	x1, x28, #4, #32
  40ddc8:	b.eq	40ded0 <__fxstatat@plt+0xa9f0>  // b.none
  40ddcc:	mov	x0, x21
  40ddd0:	bl	410c38 <__fxstatat@plt+0xd758>
  40ddd4:	mov	x21, x0
  40ddd8:	str	x0, [x27, #1224]
  40dddc:	ldr	w0, [x26, #8]
  40dde0:	mov	w1, #0x0                   	// #0
  40dde4:	sub	w2, w28, w0
  40dde8:	add	x0, x21, w0, sxtw #4
  40ddec:	sbfiz	x2, x2, #4, #32
  40ddf0:	bl	402f40 <memset@plt>
  40ddf4:	str	w28, [x26, #8]
  40ddf8:	sbfiz	x19, x19, #4, #32
  40ddfc:	add	x26, x20, #0x8
  40de00:	add	x0, x21, x19
  40de04:	str	x0, [sp, #120]
  40de08:	ldp	w4, w5, [x20]
  40de0c:	mov	x6, x26
  40de10:	ldr	x7, [x20, #40]
  40de14:	orr	w25, w5, #0x1
  40de18:	ldr	x27, [x21, x19]
  40de1c:	mov	x3, x24
  40de20:	ldr	x28, [x0, #8]
  40de24:	mov	x1, x27
  40de28:	ldr	x0, [x20, #48]
  40de2c:	str	x0, [sp]
  40de30:	mov	x2, x23
  40de34:	mov	w5, w25
  40de38:	mov	x0, x28
  40de3c:	bl	40cd38 <__fxstatat@plt+0x9858>
  40de40:	cmp	x27, x0
  40de44:	b.hi	40dea4 <__fxstatat@plt+0xa9c4>  // b.pmore
  40de48:	add	x27, x0, #0x1
  40de4c:	str	x27, [x21, x19]
  40de50:	adrp	x0, 42c000 <__progname@@GLIBC_2.17+0x1aa8>
  40de54:	add	x0, x0, #0x9e0
  40de58:	cmp	x28, x0
  40de5c:	b.eq	40de68 <__fxstatat@plt+0xa988>  // b.none
  40de60:	mov	x0, x28
  40de64:	bl	4031b0 <free@plt>
  40de68:	mov	x0, x27
  40de6c:	bl	410bd8 <__fxstatat@plt+0xd6f8>
  40de70:	ldr	x1, [sp, #120]
  40de74:	mov	x28, x0
  40de78:	ldr	w4, [x20]
  40de7c:	mov	x6, x26
  40de80:	ldr	x7, [x20, #40]
  40de84:	str	x0, [x1, #8]
  40de88:	ldr	x1, [x20, #48]
  40de8c:	str	x1, [sp]
  40de90:	mov	w5, w25
  40de94:	mov	x3, x24
  40de98:	mov	x2, x23
  40de9c:	mov	x1, x27
  40dea0:	bl	40cd38 <__fxstatat@plt+0x9858>
  40dea4:	ldr	w0, [sp, #116]
  40dea8:	ldp	x29, x30, [sp, #16]
  40deac:	ldp	x19, x20, [sp, #32]
  40deb0:	ldp	x23, x24, [sp, #64]
  40deb4:	ldp	x25, x26, [sp, #80]
  40deb8:	str	w0, [x22]
  40debc:	mov	x0, x28
  40dec0:	ldp	x21, x22, [sp, #48]
  40dec4:	ldp	x27, x28, [sp, #96]
  40dec8:	add	sp, sp, #0x80
  40decc:	ret
  40ded0:	mov	x0, #0x0                   	// #0
  40ded4:	bl	410c38 <__fxstatat@plt+0xd758>
  40ded8:	mov	x21, x0
  40dedc:	str	x0, [x27, #1224]
  40dee0:	ldp	x0, x1, [x26, #16]
  40dee4:	stp	x0, x1, [x21]
  40dee8:	b	40dddc <__fxstatat@plt+0xa8fc>
  40deec:	bl	410e30 <__fxstatat@plt+0xd950>
  40def0:	bl	403070 <abort@plt>
  40def4:	nop
  40def8:	stp	x29, x30, [sp, #-48]!
  40defc:	mov	x29, sp
  40df00:	stp	x19, x20, [sp, #16]
  40df04:	mov	x20, x0
  40df08:	str	x21, [sp, #32]
  40df0c:	bl	4033f0 <__errno_location@plt>
  40df10:	adrp	x2, 42c000 <__progname@@GLIBC_2.17+0x1aa8>
  40df14:	mov	x19, x0
  40df18:	add	x2, x2, #0x9e0
  40df1c:	cmp	x20, #0x0
  40df20:	add	x2, x2, #0x100
  40df24:	mov	x1, #0x38                  	// #56
  40df28:	ldr	w21, [x19]
  40df2c:	csel	x0, x2, x20, eq  // eq = none
  40df30:	bl	410dd0 <__fxstatat@plt+0xd8f0>
  40df34:	str	w21, [x19]
  40df38:	ldp	x19, x20, [sp, #16]
  40df3c:	ldr	x21, [sp, #32]
  40df40:	ldp	x29, x30, [sp], #48
  40df44:	ret
  40df48:	adrp	x1, 42c000 <__progname@@GLIBC_2.17+0x1aa8>
  40df4c:	add	x1, x1, #0x9e0
  40df50:	cmp	x0, #0x0
  40df54:	add	x1, x1, #0x100
  40df58:	csel	x0, x1, x0, eq  // eq = none
  40df5c:	ldr	w0, [x0]
  40df60:	ret
  40df64:	nop
  40df68:	adrp	x2, 42c000 <__progname@@GLIBC_2.17+0x1aa8>
  40df6c:	add	x2, x2, #0x9e0
  40df70:	cmp	x0, #0x0
  40df74:	add	x2, x2, #0x100
  40df78:	csel	x0, x2, x0, eq  // eq = none
  40df7c:	str	w1, [x0]
  40df80:	ret
  40df84:	nop
  40df88:	adrp	x3, 42c000 <__progname@@GLIBC_2.17+0x1aa8>
  40df8c:	add	x3, x3, #0x9e0
  40df90:	cmp	x0, #0x0
  40df94:	add	x3, x3, #0x100
  40df98:	csel	x0, x3, x0, eq  // eq = none
  40df9c:	ubfx	x4, x1, #5, #3
  40dfa0:	add	x3, x0, #0x8
  40dfa4:	and	w1, w1, #0x1f
  40dfa8:	ldr	w5, [x3, x4, lsl #2]
  40dfac:	lsr	w0, w5, w1
  40dfb0:	eor	w2, w0, w2
  40dfb4:	and	w2, w2, #0x1
  40dfb8:	and	w0, w0, #0x1
  40dfbc:	lsl	w2, w2, w1
  40dfc0:	eor	w2, w2, w5
  40dfc4:	str	w2, [x3, x4, lsl #2]
  40dfc8:	ret
  40dfcc:	nop
  40dfd0:	adrp	x3, 42c000 <__progname@@GLIBC_2.17+0x1aa8>
  40dfd4:	add	x3, x3, #0x9e0
  40dfd8:	cmp	x0, #0x0
  40dfdc:	add	x3, x3, #0x100
  40dfe0:	csel	x2, x3, x0, eq  // eq = none
  40dfe4:	ldr	w0, [x2, #4]
  40dfe8:	str	w1, [x2, #4]
  40dfec:	ret
  40dff0:	adrp	x3, 42c000 <__progname@@GLIBC_2.17+0x1aa8>
  40dff4:	add	x3, x3, #0x9e0
  40dff8:	cmp	x0, #0x0
  40dffc:	add	x3, x3, #0x100
  40e000:	csel	x0, x3, x0, eq  // eq = none
  40e004:	mov	w3, #0xa                   	// #10
  40e008:	cmp	x1, #0x0
  40e00c:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  40e010:	str	w3, [x0]
  40e014:	b.eq	40e020 <__fxstatat@plt+0xab40>  // b.none
  40e018:	stp	x1, x2, [x0, #40]
  40e01c:	ret
  40e020:	stp	x29, x30, [sp, #-16]!
  40e024:	mov	x29, sp
  40e028:	bl	403070 <abort@plt>
  40e02c:	nop
  40e030:	sub	sp, sp, #0x50
  40e034:	adrp	x5, 42c000 <__progname@@GLIBC_2.17+0x1aa8>
  40e038:	stp	x29, x30, [sp, #16]
  40e03c:	add	x29, sp, #0x10
  40e040:	stp	x19, x20, [sp, #32]
  40e044:	mov	x19, x4
  40e048:	add	x4, x5, #0x9e0
  40e04c:	cmp	x19, #0x0
  40e050:	add	x4, x4, #0x100
  40e054:	csel	x19, x4, x19, eq  // eq = none
  40e058:	mov	x20, x3
  40e05c:	stp	x21, x22, [sp, #48]
  40e060:	mov	x21, x0
  40e064:	mov	x22, x1
  40e068:	str	x23, [sp, #64]
  40e06c:	mov	x23, x2
  40e070:	bl	4033f0 <__errno_location@plt>
  40e074:	ldp	x7, x8, [x19, #40]
  40e078:	mov	x3, x20
  40e07c:	mov	x20, x0
  40e080:	mov	x0, x21
  40e084:	ldp	w4, w5, [x19]
  40e088:	mov	x2, x23
  40e08c:	ldr	w21, [x20]
  40e090:	mov	x1, x22
  40e094:	str	x8, [sp]
  40e098:	add	x6, x19, #0x8
  40e09c:	bl	40cd38 <__fxstatat@plt+0x9858>
  40e0a0:	ldp	x29, x30, [sp, #16]
  40e0a4:	ldr	x23, [sp, #64]
  40e0a8:	str	w21, [x20]
  40e0ac:	ldp	x19, x20, [sp, #32]
  40e0b0:	ldp	x21, x22, [sp, #48]
  40e0b4:	add	sp, sp, #0x50
  40e0b8:	ret
  40e0bc:	nop
  40e0c0:	sub	sp, sp, #0x70
  40e0c4:	adrp	x4, 42c000 <__progname@@GLIBC_2.17+0x1aa8>
  40e0c8:	add	x4, x4, #0x9e0
  40e0cc:	cmp	x3, #0x0
  40e0d0:	add	x4, x4, #0x100
  40e0d4:	stp	x29, x30, [sp, #16]
  40e0d8:	add	x29, sp, #0x10
  40e0dc:	stp	x19, x20, [sp, #32]
  40e0e0:	csel	x19, x4, x3, eq  // eq = none
  40e0e4:	mov	x20, x2
  40e0e8:	stp	x21, x22, [sp, #48]
  40e0ec:	mov	x22, x0
  40e0f0:	stp	x23, x24, [sp, #64]
  40e0f4:	mov	x23, x1
  40e0f8:	stp	x25, x26, [sp, #80]
  40e0fc:	stp	x27, x28, [sp, #96]
  40e100:	bl	4033f0 <__errno_location@plt>
  40e104:	ldr	w28, [x0]
  40e108:	ldp	w4, w5, [x19]
  40e10c:	mov	x21, x0
  40e110:	ldp	x7, x0, [x19, #40]
  40e114:	cmp	x20, #0x0
  40e118:	cset	w24, eq  // eq = none
  40e11c:	add	x27, x19, #0x8
  40e120:	orr	w24, w24, w5
  40e124:	mov	x6, x27
  40e128:	mov	x3, x23
  40e12c:	mov	x2, x22
  40e130:	mov	w5, w24
  40e134:	str	x0, [sp]
  40e138:	mov	x1, #0x0                   	// #0
  40e13c:	mov	x0, #0x0                   	// #0
  40e140:	bl	40cd38 <__fxstatat@plt+0x9858>
  40e144:	add	x26, x0, #0x1
  40e148:	mov	x25, x0
  40e14c:	mov	x0, x26
  40e150:	bl	410bd8 <__fxstatat@plt+0xd6f8>
  40e154:	ldp	x7, x1, [x19, #40]
  40e158:	mov	w5, w24
  40e15c:	ldr	w4, [x19]
  40e160:	mov	x6, x27
  40e164:	str	x1, [sp]
  40e168:	mov	x3, x23
  40e16c:	mov	x2, x22
  40e170:	mov	x19, x0
  40e174:	mov	x1, x26
  40e178:	bl	40cd38 <__fxstatat@plt+0x9858>
  40e17c:	str	w28, [x21]
  40e180:	cbz	x20, 40e188 <__fxstatat@plt+0xaca8>
  40e184:	str	x25, [x20]
  40e188:	mov	x0, x19
  40e18c:	ldp	x29, x30, [sp, #16]
  40e190:	ldp	x19, x20, [sp, #32]
  40e194:	ldp	x21, x22, [sp, #48]
  40e198:	ldp	x23, x24, [sp, #64]
  40e19c:	ldp	x25, x26, [sp, #80]
  40e1a0:	ldp	x27, x28, [sp, #96]
  40e1a4:	add	sp, sp, #0x70
  40e1a8:	ret
  40e1ac:	nop
  40e1b0:	mov	x3, x2
  40e1b4:	mov	x2, #0x0                   	// #0
  40e1b8:	b	40e0c0 <__fxstatat@plt+0xabe0>
  40e1bc:	nop
  40e1c0:	stp	x29, x30, [sp, #-64]!
  40e1c4:	mov	x29, sp
  40e1c8:	stp	x21, x22, [sp, #32]
  40e1cc:	str	x23, [sp, #48]
  40e1d0:	adrp	x23, 42a000 <__fxstatat@plt+0x26b20>
  40e1d4:	add	x22, x23, #0x4c8
  40e1d8:	stp	x19, x20, [sp, #16]
  40e1dc:	ldr	x21, [x23, #1224]
  40e1e0:	ldr	w20, [x22, #8]
  40e1e4:	cmp	w20, #0x1
  40e1e8:	b.le	40e210 <__fxstatat@plt+0xad30>
  40e1ec:	sub	w0, w20, #0x2
  40e1f0:	add	x20, x21, #0x28
  40e1f4:	add	x19, x21, #0x18
  40e1f8:	add	x20, x20, w0, uxtw #4
  40e1fc:	nop
  40e200:	ldr	x0, [x19], #16
  40e204:	bl	4031b0 <free@plt>
  40e208:	cmp	x19, x20
  40e20c:	b.ne	40e200 <__fxstatat@plt+0xad20>  // b.any
  40e210:	ldr	x0, [x21, #8]
  40e214:	adrp	x19, 42c000 <__progname@@GLIBC_2.17+0x1aa8>
  40e218:	add	x19, x19, #0x9e0
  40e21c:	cmp	x0, x19
  40e220:	b.eq	40e230 <__fxstatat@plt+0xad50>  // b.none
  40e224:	bl	4031b0 <free@plt>
  40e228:	mov	x0, #0x100                 	// #256
  40e22c:	stp	x0, x19, [x22, #16]
  40e230:	add	x19, x22, #0x10
  40e234:	cmp	x21, x19
  40e238:	b.eq	40e248 <__fxstatat@plt+0xad68>  // b.none
  40e23c:	mov	x0, x21
  40e240:	bl	4031b0 <free@plt>
  40e244:	str	x19, [x23, #1224]
  40e248:	mov	w0, #0x1                   	// #1
  40e24c:	str	w0, [x22, #8]
  40e250:	ldp	x19, x20, [sp, #16]
  40e254:	ldp	x21, x22, [sp, #32]
  40e258:	ldr	x23, [sp, #48]
  40e25c:	ldp	x29, x30, [sp], #64
  40e260:	ret
  40e264:	nop
  40e268:	adrp	x3, 42c000 <__progname@@GLIBC_2.17+0x1aa8>
  40e26c:	add	x3, x3, #0x9e0
  40e270:	add	x3, x3, #0x100
  40e274:	mov	x2, #0xffffffffffffffff    	// #-1
  40e278:	b	40dd50 <__fxstatat@plt+0xa870>
  40e27c:	nop
  40e280:	adrp	x3, 42c000 <__progname@@GLIBC_2.17+0x1aa8>
  40e284:	add	x3, x3, #0x9e0
  40e288:	add	x3, x3, #0x100
  40e28c:	b	40dd50 <__fxstatat@plt+0xa870>
  40e290:	adrp	x3, 42c000 <__progname@@GLIBC_2.17+0x1aa8>
  40e294:	add	x3, x3, #0x9e0
  40e298:	mov	x1, x0
  40e29c:	add	x3, x3, #0x100
  40e2a0:	mov	x2, #0xffffffffffffffff    	// #-1
  40e2a4:	mov	w0, #0x0                   	// #0
  40e2a8:	b	40dd50 <__fxstatat@plt+0xa870>
  40e2ac:	nop
  40e2b0:	adrp	x3, 42c000 <__progname@@GLIBC_2.17+0x1aa8>
  40e2b4:	add	x3, x3, #0x9e0
  40e2b8:	mov	x2, x1
  40e2bc:	add	x3, x3, #0x100
  40e2c0:	mov	x1, x0
  40e2c4:	mov	w0, #0x0                   	// #0
  40e2c8:	b	40dd50 <__fxstatat@plt+0xa870>
  40e2cc:	nop
  40e2d0:	stp	x29, x30, [sp, #-96]!
  40e2d4:	add	x8, sp, #0x28
  40e2d8:	mov	x29, sp
  40e2dc:	stp	x19, x20, [sp, #16]
  40e2e0:	mov	x20, x2
  40e2e4:	mov	w19, w0
  40e2e8:	mov	w0, w1
  40e2ec:	bl	40cba0 <__fxstatat@plt+0x96c0>
  40e2f0:	add	x3, sp, #0x28
  40e2f4:	mov	x1, x20
  40e2f8:	mov	w0, w19
  40e2fc:	mov	x2, #0xffffffffffffffff    	// #-1
  40e300:	bl	40dd50 <__fxstatat@plt+0xa870>
  40e304:	ldp	x19, x20, [sp, #16]
  40e308:	ldp	x29, x30, [sp], #96
  40e30c:	ret
  40e310:	stp	x29, x30, [sp, #-112]!
  40e314:	add	x8, sp, #0x38
  40e318:	mov	x29, sp
  40e31c:	stp	x19, x20, [sp, #16]
  40e320:	mov	x20, x2
  40e324:	mov	w19, w0
  40e328:	mov	w0, w1
  40e32c:	str	x21, [sp, #32]
  40e330:	mov	x21, x3
  40e334:	bl	40cba0 <__fxstatat@plt+0x96c0>
  40e338:	add	x3, sp, #0x38
  40e33c:	mov	x2, x21
  40e340:	mov	x1, x20
  40e344:	mov	w0, w19
  40e348:	bl	40dd50 <__fxstatat@plt+0xa870>
  40e34c:	ldp	x19, x20, [sp, #16]
  40e350:	ldr	x21, [sp, #32]
  40e354:	ldp	x29, x30, [sp], #112
  40e358:	ret
  40e35c:	nop
  40e360:	mov	x2, x1
  40e364:	mov	w1, w0
  40e368:	mov	w0, #0x0                   	// #0
  40e36c:	b	40e2d0 <__fxstatat@plt+0xadf0>
  40e370:	mov	x4, x1
  40e374:	mov	x3, x2
  40e378:	mov	w1, w0
  40e37c:	mov	x2, x4
  40e380:	mov	w0, #0x0                   	// #0
  40e384:	b	40e310 <__fxstatat@plt+0xae30>
  40e388:	adrp	x3, 42c000 <__progname@@GLIBC_2.17+0x1aa8>
  40e38c:	add	x3, x3, #0x9e0
  40e390:	stp	x29, x30, [sp, #-80]!
  40e394:	add	x5, x3, #0x100
  40e398:	ubfx	x7, x2, #5, #3
  40e39c:	mov	x29, sp
  40e3a0:	ldp	x8, x9, [x3, #256]
  40e3a4:	stp	x8, x9, [sp, #24]
  40e3a8:	add	x6, sp, #0x20
  40e3ac:	and	w8, w2, #0x1f
  40e3b0:	add	x4, sp, #0x18
  40e3b4:	ldp	x2, x3, [x3, #272]
  40e3b8:	stp	x2, x3, [sp, #40]
  40e3bc:	ldp	x2, x3, [x5, #32]
  40e3c0:	stp	x2, x3, [sp, #56]
  40e3c4:	mov	x2, x1
  40e3c8:	mov	x3, x4
  40e3cc:	ldr	x1, [x5, #48]
  40e3d0:	str	x1, [sp, #72]
  40e3d4:	mov	x1, x0
  40e3d8:	mov	w0, #0x0                   	// #0
  40e3dc:	ldr	w5, [x6, x7, lsl #2]
  40e3e0:	lsr	w4, w5, w8
  40e3e4:	mvn	w4, w4
  40e3e8:	and	w4, w4, #0x1
  40e3ec:	lsl	w4, w4, w8
  40e3f0:	eor	w4, w4, w5
  40e3f4:	str	w4, [x6, x7, lsl #2]
  40e3f8:	bl	40dd50 <__fxstatat@plt+0xa870>
  40e3fc:	ldp	x29, x30, [sp], #80
  40e400:	ret
  40e404:	nop
  40e408:	mov	w2, w1
  40e40c:	mov	x1, #0xffffffffffffffff    	// #-1
  40e410:	b	40e388 <__fxstatat@plt+0xaea8>
  40e414:	nop
  40e418:	mov	w2, #0x3a                  	// #58
  40e41c:	mov	x1, #0xffffffffffffffff    	// #-1
  40e420:	b	40e388 <__fxstatat@plt+0xaea8>
  40e424:	nop
  40e428:	mov	w2, #0x3a                  	// #58
  40e42c:	b	40e388 <__fxstatat@plt+0xaea8>
  40e430:	stp	x29, x30, [sp, #-160]!
  40e434:	mov	x29, sp
  40e438:	add	x8, sp, #0x20
  40e43c:	stp	x19, x20, [sp, #16]
  40e440:	mov	x20, x2
  40e444:	mov	w19, w0
  40e448:	mov	w0, w1
  40e44c:	bl	40cba0 <__fxstatat@plt+0x96c0>
  40e450:	ldp	x0, x1, [sp, #32]
  40e454:	stp	x0, x1, [sp, #104]
  40e458:	add	x3, sp, #0x68
  40e45c:	ldr	w2, [sp, #116]
  40e460:	mov	x1, x20
  40e464:	ldp	x6, x7, [sp, #48]
  40e468:	mvn	w4, w2
  40e46c:	ldp	x8, x9, [sp, #64]
  40e470:	and	w4, w4, #0x4000000
  40e474:	ldr	x5, [sp, #80]
  40e478:	eor	w4, w4, w2
  40e47c:	mov	w0, w19
  40e480:	mov	x2, #0xffffffffffffffff    	// #-1
  40e484:	str	w4, [sp, #116]
  40e488:	stp	x6, x7, [sp, #120]
  40e48c:	stp	x8, x9, [sp, #136]
  40e490:	str	x5, [sp, #152]
  40e494:	bl	40dd50 <__fxstatat@plt+0xa870>
  40e498:	ldp	x19, x20, [sp, #16]
  40e49c:	ldp	x29, x30, [sp], #160
  40e4a0:	ret
  40e4a4:	nop
  40e4a8:	adrp	x5, 42c000 <__progname@@GLIBC_2.17+0x1aa8>
  40e4ac:	add	x5, x5, #0x9e0
  40e4b0:	stp	x29, x30, [sp, #-80]!
  40e4b4:	mov	x6, x1
  40e4b8:	mov	w1, #0xa                   	// #10
  40e4bc:	mov	x29, sp
  40e4c0:	ldp	x8, x9, [x5, #256]
  40e4c4:	stp	x8, x9, [sp, #24]
  40e4c8:	cmp	x6, #0x0
  40e4cc:	str	w1, [sp, #24]
  40e4d0:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  40e4d4:	ldp	x10, x11, [x5, #272]
  40e4d8:	stp	x10, x11, [sp, #40]
  40e4dc:	ldp	x8, x9, [x5, #288]
  40e4e0:	stp	x8, x9, [sp, #56]
  40e4e4:	ldr	x1, [x5, #304]
  40e4e8:	str	x1, [sp, #72]
  40e4ec:	b.eq	40e510 <__fxstatat@plt+0xb030>  // b.none
  40e4f0:	mov	x5, x2
  40e4f4:	mov	x1, x3
  40e4f8:	mov	x2, x4
  40e4fc:	add	x3, sp, #0x18
  40e500:	stp	x6, x5, [sp, #64]
  40e504:	bl	40dd50 <__fxstatat@plt+0xa870>
  40e508:	ldp	x29, x30, [sp], #80
  40e50c:	ret
  40e510:	bl	403070 <abort@plt>
  40e514:	nop
  40e518:	mov	x4, #0xffffffffffffffff    	// #-1
  40e51c:	b	40e4a8 <__fxstatat@plt+0xafc8>
  40e520:	mov	x4, x1
  40e524:	mov	x3, x2
  40e528:	mov	x1, x0
  40e52c:	mov	x2, x4
  40e530:	mov	w0, #0x0                   	// #0
  40e534:	mov	x4, #0xffffffffffffffff    	// #-1
  40e538:	b	40e4a8 <__fxstatat@plt+0xafc8>
  40e53c:	nop
  40e540:	mov	x4, x1
  40e544:	mov	x5, x2
  40e548:	mov	x1, x0
  40e54c:	mov	x2, x4
  40e550:	mov	w0, #0x0                   	// #0
  40e554:	mov	x4, x3
  40e558:	mov	x3, x5
  40e55c:	b	40e4a8 <__fxstatat@plt+0xafc8>
  40e560:	adrp	x3, 42a000 <__fxstatat@plt+0x26b20>
  40e564:	add	x3, x3, #0x4c8
  40e568:	add	x3, x3, #0x20
  40e56c:	b	40dd50 <__fxstatat@plt+0xa870>
  40e570:	adrp	x3, 42a000 <__fxstatat@plt+0x26b20>
  40e574:	add	x3, x3, #0x4c8
  40e578:	mov	x2, x1
  40e57c:	add	x3, x3, #0x20
  40e580:	mov	x1, x0
  40e584:	mov	w0, #0x0                   	// #0
  40e588:	b	40dd50 <__fxstatat@plt+0xa870>
  40e58c:	nop
  40e590:	adrp	x3, 42a000 <__fxstatat@plt+0x26b20>
  40e594:	add	x3, x3, #0x4c8
  40e598:	add	x3, x3, #0x20
  40e59c:	mov	x2, #0xffffffffffffffff    	// #-1
  40e5a0:	b	40dd50 <__fxstatat@plt+0xa870>
  40e5a4:	nop
  40e5a8:	adrp	x3, 42a000 <__fxstatat@plt+0x26b20>
  40e5ac:	add	x3, x3, #0x4c8
  40e5b0:	mov	x1, x0
  40e5b4:	add	x3, x3, #0x20
  40e5b8:	mov	x2, #0xffffffffffffffff    	// #-1
  40e5bc:	mov	w0, #0x0                   	// #0
  40e5c0:	b	40dd50 <__fxstatat@plt+0xa870>
  40e5c4:	nop
  40e5c8:	stp	x29, x30, [sp, #-336]!
  40e5cc:	mov	x29, sp
  40e5d0:	stp	x19, x20, [sp, #16]
  40e5d4:	mov	x20, x3
  40e5d8:	stp	x21, x22, [sp, #32]
  40e5dc:	mov	x21, x1
  40e5e0:	stp	x23, x24, [sp, #48]
  40e5e4:	mov	w24, w2
  40e5e8:	stp	x25, x26, [sp, #64]
  40e5ec:	mov	w25, w0
  40e5f0:	mov	w26, w4
  40e5f4:	bl	4031c0 <renameat2@plt>
  40e5f8:	mov	w19, w0
  40e5fc:	tbz	w0, #31, 40e63c <__fxstatat@plt+0xb15c>
  40e600:	bl	4033f0 <__errno_location@plt>
  40e604:	mov	x22, x0
  40e608:	ldr	w0, [x0]
  40e60c:	sub	w1, w0, #0x16
  40e610:	tst	w1, #0xffffffef
  40e614:	cset	w23, ne  // ne = any
  40e618:	cmp	w0, #0x5f
  40e61c:	csel	w23, w23, wzr, ne  // ne = any
  40e620:	cbnz	w23, 40e63c <__fxstatat@plt+0xb15c>
  40e624:	cbz	w26, 40e690 <__fxstatat@plt+0xb1b0>
  40e628:	tst	w26, #0xfffffffe
  40e62c:	b.eq	40e658 <__fxstatat@plt+0xb178>  // b.none
  40e630:	mov	w0, #0x5f                  	// #95
  40e634:	mov	w19, #0xffffffff            	// #-1
  40e638:	str	w0, [x22]
  40e63c:	mov	w0, w19
  40e640:	ldp	x19, x20, [sp, #16]
  40e644:	ldp	x21, x22, [sp, #32]
  40e648:	ldp	x23, x24, [sp, #48]
  40e64c:	ldp	x25, x26, [sp, #64]
  40e650:	ldp	x29, x30, [sp], #336
  40e654:	ret
  40e658:	add	x3, sp, #0xd0
  40e65c:	mov	x2, x20
  40e660:	mov	w1, w24
  40e664:	mov	w4, #0x100                 	// #256
  40e668:	mov	w0, #0x0                   	// #0
  40e66c:	bl	4034e0 <__fxstatat@plt>
  40e670:	cbz	w0, 40e780 <__fxstatat@plt+0xb2a0>
  40e674:	ldr	w0, [x22]
  40e678:	cmp	w0, #0x4b
  40e67c:	b.eq	40e780 <__fxstatat@plt+0xb2a0>  // b.none
  40e680:	cmp	w0, #0x2
  40e684:	b.ne	40e778 <__fxstatat@plt+0xb298>  // b.any
  40e688:	mov	w23, #0x1                   	// #1
  40e68c:	nop
  40e690:	mov	x0, x21
  40e694:	bl	402c50 <strlen@plt>
  40e698:	mov	x19, x0
  40e69c:	mov	x0, x20
  40e6a0:	bl	402c50 <strlen@plt>
  40e6a4:	cmp	x19, #0x0
  40e6a8:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  40e6ac:	b.eq	40e744 <__fxstatat@plt+0xb264>  // b.none
  40e6b0:	add	x19, x21, x19
  40e6b4:	add	x0, x20, x0
  40e6b8:	mov	w1, #0x2f                  	// #47
  40e6bc:	ldurb	w2, [x19, #-1]
  40e6c0:	ldurb	w0, [x0, #-1]
  40e6c4:	cmp	w2, w1
  40e6c8:	ccmp	w0, w1, #0x4, ne  // ne = any
  40e6cc:	b.ne	40e744 <__fxstatat@plt+0xb264>  // b.any
  40e6d0:	add	x3, sp, #0x50
  40e6d4:	mov	x2, x21
  40e6d8:	mov	w1, w25
  40e6dc:	mov	w4, #0x100                 	// #256
  40e6e0:	mov	w0, #0x0                   	// #0
  40e6e4:	bl	4034e0 <__fxstatat@plt>
  40e6e8:	cbnz	w0, 40e778 <__fxstatat@plt+0xb298>
  40e6ec:	cbz	w23, 40e710 <__fxstatat@plt+0xb230>
  40e6f0:	ldr	w0, [sp, #96]
  40e6f4:	and	w0, w0, #0xf000
  40e6f8:	cmp	w0, #0x4, lsl #12
  40e6fc:	b.eq	40e744 <__fxstatat@plt+0xb264>  // b.none
  40e700:	mov	w0, #0x2                   	// #2
  40e704:	mov	w19, #0xffffffff            	// #-1
  40e708:	str	w0, [x22]
  40e70c:	b	40e63c <__fxstatat@plt+0xb15c>
  40e710:	add	x3, sp, #0xd0
  40e714:	mov	x2, x20
  40e718:	mov	w1, w24
  40e71c:	mov	w4, #0x100                 	// #256
  40e720:	bl	4034e0 <__fxstatat@plt>
  40e724:	cbz	w0, 40e790 <__fxstatat@plt+0xb2b0>
  40e728:	ldr	w0, [x22]
  40e72c:	cmp	w0, #0x2
  40e730:	b.ne	40e778 <__fxstatat@plt+0xb298>  // b.any
  40e734:	ldr	w0, [sp, #96]
  40e738:	and	w0, w0, #0xf000
  40e73c:	cmp	w0, #0x4, lsl #12
  40e740:	b.ne	40e778 <__fxstatat@plt+0xb298>  // b.any
  40e744:	mov	x3, x20
  40e748:	mov	w2, w24
  40e74c:	mov	x1, x21
  40e750:	mov	w0, w25
  40e754:	bl	403200 <renameat@plt>
  40e758:	mov	w19, w0
  40e75c:	mov	w0, w19
  40e760:	ldp	x19, x20, [sp, #16]
  40e764:	ldp	x21, x22, [sp, #32]
  40e768:	ldp	x23, x24, [sp, #48]
  40e76c:	ldp	x25, x26, [sp, #64]
  40e770:	ldp	x29, x30, [sp], #336
  40e774:	ret
  40e778:	mov	w19, #0xffffffff            	// #-1
  40e77c:	b	40e63c <__fxstatat@plt+0xb15c>
  40e780:	mov	w0, #0x11                  	// #17
  40e784:	mov	w19, #0xffffffff            	// #-1
  40e788:	str	w0, [x22]
  40e78c:	b	40e63c <__fxstatat@plt+0xb15c>
  40e790:	ldr	w0, [sp, #224]
  40e794:	and	w0, w0, #0xf000
  40e798:	cmp	w0, #0x4, lsl #12
  40e79c:	b.eq	40e7b0 <__fxstatat@plt+0xb2d0>  // b.none
  40e7a0:	mov	w0, #0x14                  	// #20
  40e7a4:	mov	w19, #0xffffffff            	// #-1
  40e7a8:	str	w0, [x22]
  40e7ac:	b	40e63c <__fxstatat@plt+0xb15c>
  40e7b0:	ldr	w0, [sp, #96]
  40e7b4:	and	w0, w0, #0xf000
  40e7b8:	cmp	w0, #0x4, lsl #12
  40e7bc:	b.eq	40e744 <__fxstatat@plt+0xb264>  // b.none
  40e7c0:	mov	w0, #0x15                  	// #21
  40e7c4:	mov	w19, #0xffffffff            	// #-1
  40e7c8:	str	w0, [x22]
  40e7cc:	b	40e63c <__fxstatat@plt+0xb15c>
  40e7d0:	stp	x29, x30, [sp, #-64]!
  40e7d4:	mov	x29, sp
  40e7d8:	stp	x19, x20, [sp, #16]
  40e7dc:	mov	x20, x2
  40e7e0:	stp	x21, x22, [sp, #32]
  40e7e4:	mov	w22, w0
  40e7e8:	mov	x21, x1
  40e7ec:	str	x23, [sp, #48]
  40e7f0:	mov	x23, #0x7ff00000            	// #2146435072
  40e7f4:	nop
  40e7f8:	mov	x2, x20
  40e7fc:	mov	x1, x21
  40e800:	mov	w0, w22
  40e804:	bl	403320 <read@plt>
  40e808:	mov	x19, x0
  40e80c:	tbz	x0, #63, 40e830 <__fxstatat@plt+0xb350>
  40e810:	bl	4033f0 <__errno_location@plt>
  40e814:	ldr	w2, [x0]
  40e818:	cmp	w2, #0x4
  40e81c:	b.eq	40e7f8 <__fxstatat@plt+0xb318>  // b.none
  40e820:	cmp	x20, x23
  40e824:	mov	x20, #0x7ff00000            	// #2146435072
  40e828:	ccmp	w2, #0x16, #0x0, hi  // hi = pmore
  40e82c:	b.eq	40e7f8 <__fxstatat@plt+0xb318>  // b.none
  40e830:	mov	x0, x19
  40e834:	ldp	x19, x20, [sp, #16]
  40e838:	ldp	x21, x22, [sp, #32]
  40e83c:	ldr	x23, [sp, #48]
  40e840:	ldp	x29, x30, [sp], #64
  40e844:	ret
  40e848:	stp	x29, x30, [sp, #-64]!
  40e84c:	mov	x29, sp
  40e850:	stp	x19, x20, [sp, #16]
  40e854:	mov	x20, x2
  40e858:	stp	x21, x22, [sp, #32]
  40e85c:	mov	w22, w0
  40e860:	mov	x21, x1
  40e864:	str	x23, [sp, #48]
  40e868:	mov	x23, #0x7ff00000            	// #2146435072
  40e86c:	nop
  40e870:	mov	x2, x20
  40e874:	mov	x1, x21
  40e878:	mov	w0, w22
  40e87c:	bl	403060 <write@plt>
  40e880:	mov	x19, x0
  40e884:	tbz	x0, #63, 40e8a8 <__fxstatat@plt+0xb3c8>
  40e888:	bl	4033f0 <__errno_location@plt>
  40e88c:	ldr	w2, [x0]
  40e890:	cmp	w2, #0x4
  40e894:	b.eq	40e870 <__fxstatat@plt+0xb390>  // b.none
  40e898:	cmp	w2, #0x16
  40e89c:	ccmp	x20, x23, #0x0, eq  // eq = none
  40e8a0:	mov	x20, #0x7ff00000            	// #2146435072
  40e8a4:	b.hi	40e870 <__fxstatat@plt+0xb390>  // b.pmore
  40e8a8:	mov	x0, x19
  40e8ac:	ldp	x19, x20, [sp, #16]
  40e8b0:	ldp	x21, x22, [sp, #32]
  40e8b4:	ldr	x23, [sp, #48]
  40e8b8:	ldp	x29, x30, [sp], #64
  40e8bc:	ret
  40e8c0:	stp	x29, x30, [sp, #-336]!
  40e8c4:	mov	x29, sp
  40e8c8:	stp	x19, x20, [sp, #16]
  40e8cc:	stp	x21, x22, [sp, #32]
  40e8d0:	mov	x22, x3
  40e8d4:	stp	x23, x24, [sp, #48]
  40e8d8:	mov	x23, x1
  40e8dc:	mov	w24, w2
  40e8e0:	str	x25, [sp, #64]
  40e8e4:	mov	w25, w0
  40e8e8:	mov	x0, x1
  40e8ec:	bl	40a910 <__fxstatat@plt+0x7430>
  40e8f0:	mov	x19, x0
  40e8f4:	mov	x0, x22
  40e8f8:	bl	40a910 <__fxstatat@plt+0x7430>
  40e8fc:	mov	x20, x0
  40e900:	mov	x0, x19
  40e904:	bl	40a968 <__fxstatat@plt+0x7488>
  40e908:	mov	x21, x0
  40e90c:	mov	x0, x20
  40e910:	bl	40a968 <__fxstatat@plt+0x7488>
  40e914:	cmp	x21, x0
  40e918:	b.eq	40e93c <__fxstatat@plt+0xb45c>  // b.none
  40e91c:	mov	w19, #0x0                   	// #0
  40e920:	mov	w0, w19
  40e924:	ldp	x19, x20, [sp, #16]
  40e928:	ldp	x21, x22, [sp, #32]
  40e92c:	ldp	x23, x24, [sp, #48]
  40e930:	ldr	x25, [sp, #64]
  40e934:	ldp	x29, x30, [sp], #336
  40e938:	ret
  40e93c:	mov	x2, x21
  40e940:	mov	x1, x20
  40e944:	mov	x0, x19
  40e948:	bl	4030e0 <memcmp@plt>
  40e94c:	cbnz	w0, 40e91c <__fxstatat@plt+0xb43c>
  40e950:	mov	x0, x23
  40e954:	bl	40a830 <__fxstatat@plt+0x7350>
  40e958:	mov	w1, w25
  40e95c:	mov	x19, x0
  40e960:	mov	x2, x0
  40e964:	add	x3, sp, #0x50
  40e968:	mov	w4, #0x100                 	// #256
  40e96c:	mov	w0, #0x0                   	// #0
  40e970:	bl	4034e0 <__fxstatat@plt>
  40e974:	cbnz	w0, 40ea14 <__fxstatat@plt+0xb534>
  40e978:	mov	x0, x19
  40e97c:	bl	4031b0 <free@plt>
  40e980:	mov	x0, x22
  40e984:	bl	40a830 <__fxstatat@plt+0x7350>
  40e988:	mov	w1, w24
  40e98c:	mov	x20, x0
  40e990:	mov	x2, x0
  40e994:	add	x3, sp, #0xd0
  40e998:	mov	w4, #0x100                 	// #256
  40e99c:	mov	w0, #0x0                   	// #0
  40e9a0:	bl	4034e0 <__fxstatat@plt>
  40e9a4:	cbnz	w0, 40e9f0 <__fxstatat@plt+0xb510>
  40e9a8:	ldr	x1, [sp, #88]
  40e9ac:	mov	w19, #0x0                   	// #0
  40e9b0:	ldr	x0, [sp, #216]
  40e9b4:	cmp	x1, x0
  40e9b8:	b.ne	40e9cc <__fxstatat@plt+0xb4ec>  // b.any
  40e9bc:	ldr	x1, [sp, #80]
  40e9c0:	ldr	x0, [sp, #208]
  40e9c4:	cmp	x1, x0
  40e9c8:	cset	w19, eq  // eq = none
  40e9cc:	mov	x0, x20
  40e9d0:	bl	4031b0 <free@plt>
  40e9d4:	mov	w0, w19
  40e9d8:	ldp	x19, x20, [sp, #16]
  40e9dc:	ldp	x21, x22, [sp, #32]
  40e9e0:	ldp	x23, x24, [sp, #48]
  40e9e4:	ldr	x25, [sp, #64]
  40e9e8:	ldp	x29, x30, [sp], #336
  40e9ec:	ret
  40e9f0:	bl	4033f0 <__errno_location@plt>
  40e9f4:	mov	x1, x0
  40e9f8:	mov	x3, x20
  40e9fc:	adrp	x2, 415000 <__fxstatat@plt+0x11b20>
  40ea00:	mov	w0, #0x1                   	// #1
  40ea04:	add	x2, x2, #0x148
  40ea08:	ldr	w1, [x1]
  40ea0c:	bl	402c90 <error@plt>
  40ea10:	b	40e9a8 <__fxstatat@plt+0xb4c8>
  40ea14:	bl	4033f0 <__errno_location@plt>
  40ea18:	mov	x1, x0
  40ea1c:	mov	x3, x19
  40ea20:	adrp	x2, 415000 <__fxstatat@plt+0x11b20>
  40ea24:	mov	w0, #0x1                   	// #1
  40ea28:	add	x2, x2, #0x148
  40ea2c:	ldr	w1, [x1]
  40ea30:	bl	402c90 <error@plt>
  40ea34:	b	40e978 <__fxstatat@plt+0xb498>
  40ea38:	mov	x3, x1
  40ea3c:	mov	w2, #0xffffff9c            	// #-100
  40ea40:	mov	x1, x0
  40ea44:	mov	w0, w2
  40ea48:	b	40e8c0 <__fxstatat@plt+0xb3e0>
  40ea4c:	nop
  40ea50:	ldr	x2, [x0, #8]
  40ea54:	mov	w3, #0xffffffff            	// #-1
  40ea58:	ldr	x1, [x1, #8]
  40ea5c:	cmp	x2, x1
  40ea60:	cset	w0, hi  // hi = pmore
  40ea64:	csel	w0, w0, w3, cs  // cs = hs, nlast
  40ea68:	ret
  40ea6c:	nop
  40ea70:	ldr	x0, [x0]
  40ea74:	ldr	x1, [x1]
  40ea78:	b	403130 <strcmp@plt>
  40ea7c:	nop
  40ea80:	stp	x29, x30, [sp, #-128]!
  40ea84:	adrp	x2, 415000 <__fxstatat@plt+0x11b20>
  40ea88:	add	x2, x2, #0xea8
  40ea8c:	mov	x29, sp
  40ea90:	stp	x23, x24, [sp, #48]
  40ea94:	stp	x25, x26, [sp, #64]
  40ea98:	ldr	x26, [x2, w1, uxtw #3]
  40ea9c:	cbz	x0, 40ed1c <__fxstatat@plt+0xb83c>
  40eaa0:	stp	x19, x20, [sp, #16]
  40eaa4:	mov	x19, x0
  40eaa8:	mov	x24, #0x0                   	// #0
  40eaac:	stp	x21, x22, [sp, #32]
  40eab0:	mov	x25, #0x0                   	// #0
  40eab4:	mov	x22, #0x0                   	// #0
  40eab8:	stp	x27, x28, [sp, #80]
  40eabc:	bl	4033f0 <__errno_location@plt>
  40eac0:	mov	x20, x0
  40eac4:	mov	x21, #0x0                   	// #0
  40eac8:	mov	x23, #0x0                   	// #0
  40eacc:	str	xzr, [sp, #96]
  40ead0:	str	wzr, [x20]
  40ead4:	mov	x0, x19
  40ead8:	bl	402fb0 <readdir@plt>
  40eadc:	mov	x27, x0
  40eae0:	cbz	x0, 40eb60 <__fxstatat@plt+0xb680>
  40eae4:	ldrb	w0, [x0, #19]
  40eae8:	add	x28, x27, #0x13
  40eaec:	cmp	w0, #0x2e
  40eaf0:	b.eq	40eb88 <__fxstatat@plt+0xb6a8>  // b.none
  40eaf4:	cbz	w0, 40ead0 <__fxstatat@plt+0xb5f0>
  40eaf8:	mov	x0, x28
  40eafc:	bl	402c50 <strlen@plt>
  40eb00:	add	x2, x0, #0x1
  40eb04:	cbz	x26, 40ec30 <__fxstatat@plt+0xb750>
  40eb08:	ldr	x0, [sp, #96]
  40eb0c:	lsl	x5, x22, #4
  40eb10:	cmp	x22, x0
  40eb14:	add	x22, x22, #0x1
  40eb18:	b.eq	40eca0 <__fxstatat@plt+0xb7c0>  // b.none
  40eb1c:	add	x1, x25, x5
  40eb20:	mov	x0, x28
  40eb24:	stp	x1, x5, [sp, #104]
  40eb28:	str	x2, [sp, #120]
  40eb2c:	bl	410e00 <__fxstatat@plt+0xd920>
  40eb30:	ldp	x1, x5, [sp, #104]
  40eb34:	ldr	x2, [sp, #120]
  40eb38:	add	x24, x24, x2
  40eb3c:	str	x0, [x25, x5]
  40eb40:	ldr	x0, [x27]
  40eb44:	str	x0, [x1, #8]
  40eb48:	str	wzr, [x20]
  40eb4c:	mov	x0, x19
  40eb50:	bl	402fb0 <readdir@plt>
  40eb54:	mov	x27, x0
  40eb58:	cbnz	x0, 40eae4 <__fxstatat@plt+0xb604>
  40eb5c:	nop
  40eb60:	ldr	w19, [x20]
  40eb64:	cbnz	w19, 40ecf4 <__fxstatat@plt+0xb814>
  40eb68:	cbz	x26, 40ec90 <__fxstatat@plt+0xb7b0>
  40eb6c:	add	x24, x24, #0x1
  40eb70:	cbnz	x22, 40eba0 <__fxstatat@plt+0xb6c0>
  40eb74:	mov	x0, x24
  40eb78:	bl	410bd8 <__fxstatat@plt+0xd6f8>
  40eb7c:	mov	x23, x0
  40eb80:	mov	x20, x0
  40eb84:	b	40ec04 <__fxstatat@plt+0xb724>
  40eb88:	ldrb	w0, [x27, #20]
  40eb8c:	cmp	w0, #0x2e
  40eb90:	b.ne	40eaf4 <__fxstatat@plt+0xb614>  // b.any
  40eb94:	ldrb	w0, [x27, #21]
  40eb98:	cbz	w0, 40ead0 <__fxstatat@plt+0xb5f0>
  40eb9c:	b	40eaf8 <__fxstatat@plt+0xb618>
  40eba0:	mov	x1, x22
  40eba4:	mov	x3, x26
  40eba8:	mov	x2, #0x10                  	// #16
  40ebac:	mov	x0, x25
  40ebb0:	bl	402d70 <qsort@plt>
  40ebb4:	add	x22, x25, x22, lsl #4
  40ebb8:	mov	x0, x24
  40ebbc:	mov	x19, x25
  40ebc0:	bl	410bd8 <__fxstatat@plt+0xd6f8>
  40ebc4:	mov	x23, x0
  40ebc8:	mov	x20, #0x0                   	// #0
  40ebcc:	nop
  40ebd0:	ldr	x1, [x19]
  40ebd4:	add	x21, x23, x20
  40ebd8:	mov	x0, x21
  40ebdc:	bl	402e00 <stpcpy@plt>
  40ebe0:	mov	x1, x0
  40ebe4:	sub	x1, x1, x21
  40ebe8:	ldr	x0, [x19], #16
  40ebec:	add	x1, x1, #0x1
  40ebf0:	add	x20, x20, x1
  40ebf4:	bl	4031b0 <free@plt>
  40ebf8:	cmp	x19, x22
  40ebfc:	b.ne	40ebd0 <__fxstatat@plt+0xb6f0>  // b.any
  40ec00:	add	x20, x23, x20
  40ec04:	mov	x0, x25
  40ec08:	bl	4031b0 <free@plt>
  40ec0c:	strb	wzr, [x20]
  40ec10:	ldp	x19, x20, [sp, #16]
  40ec14:	ldp	x21, x22, [sp, #32]
  40ec18:	ldp	x27, x28, [sp, #80]
  40ec1c:	mov	x0, x23
  40ec20:	ldp	x23, x24, [sp, #48]
  40ec24:	ldp	x25, x26, [sp, #64]
  40ec28:	ldp	x29, x30, [sp], #128
  40ec2c:	ret
  40ec30:	adds	x3, x24, x2
  40ec34:	sub	x0, x21, x24
  40ec38:	cset	x1, cs  // cs = hs, nlast
  40ec3c:	cmp	x0, x2
  40ec40:	b.hi	40ec7c <__fxstatat@plt+0xb79c>  // b.pmore
  40ec44:	cbnz	x1, 40ed74 <__fxstatat@plt+0xb894>
  40ec48:	cbz	x23, 40ed24 <__fxstatat@plt+0xb844>
  40ec4c:	mov	x0, #0x5555555555555555    	// #6148914691236517205
  40ec50:	movk	x0, #0x5553
  40ec54:	cmp	x3, x0
  40ec58:	b.hi	40ed74 <__fxstatat@plt+0xb894>  // b.pmore
  40ec5c:	add	x21, x3, #0x1
  40ec60:	add	x21, x21, x3, lsr #1
  40ec64:	mov	x0, x23
  40ec68:	mov	x1, x21
  40ec6c:	stp	x2, x3, [sp, #104]
  40ec70:	bl	410c38 <__fxstatat@plt+0xd758>
  40ec74:	mov	x23, x0
  40ec78:	ldp	x2, x3, [sp, #104]
  40ec7c:	add	x0, x23, x24
  40ec80:	mov	x1, x28
  40ec84:	mov	x24, x3
  40ec88:	bl	402c10 <memcpy@plt>
  40ec8c:	b	40ead0 <__fxstatat@plt+0xb5f0>
  40ec90:	cmp	x21, x24
  40ec94:	b.eq	40ecdc <__fxstatat@plt+0xb7fc>  // b.none
  40ec98:	add	x20, x23, x24
  40ec9c:	b	40ec0c <__fxstatat@plt+0xb72c>
  40eca0:	cbz	x25, 40ed40 <__fxstatat@plt+0xb860>
  40eca4:	ldr	x0, [sp, #96]
  40eca8:	mov	x1, #0x5555555555555555    	// #6148914691236517205
  40ecac:	movk	x1, #0x555, lsl #48
  40ecb0:	cmp	x0, x1
  40ecb4:	b.cs	40ed74 <__fxstatat@plt+0xb894>  // b.hs, b.nlast
  40ecb8:	add	x0, x22, x0, lsr #1
  40ecbc:	str	x0, [sp, #96]
  40ecc0:	lsl	x1, x0, #4
  40ecc4:	mov	x0, x25
  40ecc8:	stp	x2, x5, [sp, #104]
  40eccc:	bl	410c38 <__fxstatat@plt+0xd758>
  40ecd0:	mov	x25, x0
  40ecd4:	ldp	x2, x5, [sp, #104]
  40ecd8:	b	40eb1c <__fxstatat@plt+0xb63c>
  40ecdc:	mov	x0, x23
  40ece0:	add	x1, x21, #0x1
  40ece4:	bl	410c38 <__fxstatat@plt+0xd758>
  40ece8:	mov	x23, x0
  40ecec:	add	x20, x0, x21
  40ecf0:	b	40ec0c <__fxstatat@plt+0xb72c>
  40ecf4:	mov	x0, x25
  40ecf8:	bl	4031b0 <free@plt>
  40ecfc:	mov	x0, x23
  40ed00:	mov	x23, #0x0                   	// #0
  40ed04:	bl	4031b0 <free@plt>
  40ed08:	ldp	x21, x22, [sp, #32]
  40ed0c:	ldp	x27, x28, [sp, #80]
  40ed10:	str	w19, [x20]
  40ed14:	ldp	x19, x20, [sp, #16]
  40ed18:	b	40ec1c <__fxstatat@plt+0xb73c>
  40ed1c:	mov	x23, #0x0                   	// #0
  40ed20:	b	40ec1c <__fxstatat@plt+0xb73c>
  40ed24:	cmp	x3, #0x0
  40ed28:	cbz	x3, 40ed38 <__fxstatat@plt+0xb858>
  40ed2c:	b.lt	40ed74 <__fxstatat@plt+0xb894>  // b.tstop
  40ed30:	mov	x21, x3
  40ed34:	b	40ec64 <__fxstatat@plt+0xb784>
  40ed38:	mov	x21, #0x80                  	// #128
  40ed3c:	b	40ec64 <__fxstatat@plt+0xb784>
  40ed40:	cbz	x0, 40ed5c <__fxstatat@plt+0xb87c>
  40ed44:	cmp	xzr, x0, lsr #60
  40ed48:	cset	x0, ne  // ne = any
  40ed4c:	tbnz	x5, #63, 40ed74 <__fxstatat@plt+0xb894>
  40ed50:	cbnz	x0, 40ed74 <__fxstatat@plt+0xb894>
  40ed54:	mov	x1, x5
  40ed58:	b	40ecc4 <__fxstatat@plt+0xb7e4>
  40ed5c:	mov	x0, #0x8                   	// #8
  40ed60:	mov	x1, #0x80                  	// #128
  40ed64:	mov	x5, #0x0                   	// #0
  40ed68:	mov	x22, #0x1                   	// #1
  40ed6c:	str	x0, [sp, #96]
  40ed70:	b	40ecc4 <__fxstatat@plt+0xb7e4>
  40ed74:	bl	410e30 <__fxstatat@plt+0xd950>
  40ed78:	stp	x29, x30, [sp, #-48]!
  40ed7c:	mov	x29, sp
  40ed80:	stp	x19, x20, [sp, #16]
  40ed84:	mov	w20, w1
  40ed88:	bl	412218 <__fxstatat@plt+0xed38>
  40ed8c:	cbz	x0, 40edc0 <__fxstatat@plt+0xb8e0>
  40ed90:	mov	w1, w20
  40ed94:	mov	x19, x0
  40ed98:	bl	40ea80 <__fxstatat@plt+0xb5a0>
  40ed9c:	mov	x1, x0
  40eda0:	mov	x0, x19
  40eda4:	mov	x19, x1
  40eda8:	bl	403010 <closedir@plt>
  40edac:	cbnz	w0, 40edd4 <__fxstatat@plt+0xb8f4>
  40edb0:	mov	x0, x19
  40edb4:	ldp	x19, x20, [sp, #16]
  40edb8:	ldp	x29, x30, [sp], #48
  40edbc:	ret
  40edc0:	mov	x19, #0x0                   	// #0
  40edc4:	mov	x0, x19
  40edc8:	ldp	x19, x20, [sp, #16]
  40edcc:	ldp	x29, x30, [sp], #48
  40edd0:	ret
  40edd4:	str	x21, [sp, #32]
  40edd8:	bl	4033f0 <__errno_location@plt>
  40eddc:	mov	x20, x0
  40ede0:	mov	x0, x19
  40ede4:	mov	x19, #0x0                   	// #0
  40ede8:	ldr	w21, [x20]
  40edec:	bl	4031b0 <free@plt>
  40edf0:	str	w21, [x20]
  40edf4:	mov	x0, x19
  40edf8:	ldp	x19, x20, [sp, #16]
  40edfc:	ldr	x21, [sp, #32]
  40ee00:	ldp	x29, x30, [sp], #48
  40ee04:	ret
  40ee08:	str	wzr, [x0]
  40ee0c:	ret
  40ee10:	ldr	w1, [x0]
  40ee14:	cmp	w1, #0x4
  40ee18:	b.eq	40ee24 <__fxstatat@plt+0xb944>  // b.none
  40ee1c:	mov	w0, #0x0                   	// #0
  40ee20:	ret
  40ee24:	ldr	w0, [x0, #4]
  40ee28:	ret
  40ee2c:	nop
  40ee30:	stp	x29, x30, [sp, #-64]!
  40ee34:	mov	x29, sp
  40ee38:	stp	x19, x20, [sp, #16]
  40ee3c:	mov	x19, x3
  40ee40:	stp	x21, x22, [sp, #32]
  40ee44:	mov	x21, x0
  40ee48:	mov	w22, w2
  40ee4c:	str	x23, [sp, #48]
  40ee50:	mov	x23, x1
  40ee54:	cbz	x3, 40effc <__fxstatat@plt+0xbb1c>
  40ee58:	ubfiz	w2, w2, #15, #1
  40ee5c:	mov	w1, #0x4900                	// #18688
  40ee60:	orr	w1, w2, w1
  40ee64:	mov	x0, x23
  40ee68:	bl	4034a0 <__open_2@plt>
  40ee6c:	str	w0, [x19]
  40ee70:	mov	w20, w0
  40ee74:	bl	4033f0 <__errno_location@plt>
  40ee78:	ldr	w0, [x0]
  40ee7c:	str	w0, [x19, #4]
  40ee80:	tbnz	w20, #31, 40ef78 <__fxstatat@plt+0xba98>
  40ee84:	tbnz	w22, #1, 40ef08 <__fxstatat@plt+0xba28>
  40ee88:	ldr	w0, [x21]
  40ee8c:	cmp	w0, #0x3
  40ee90:	b.eq	40f084 <__fxstatat@plt+0xbba4>  // b.none
  40ee94:	b.hi	40ef50 <__fxstatat@plt+0xba70>  // b.pmore
  40ee98:	cbnz	w0, 40ef5c <__fxstatat@plt+0xba7c>
  40ee9c:	adrp	x0, 415000 <__fxstatat@plt+0x11b20>
  40eea0:	mov	w1, #0x0                   	// #0
  40eea4:	add	x0, x0, #0x3b0
  40eea8:	bl	40a9e8 <__fxstatat@plt+0x7508>
  40eeac:	tbnz	w0, #31, 40f020 <__fxstatat@plt+0xbb40>
  40eeb0:	mov	w1, #0x1                   	// #1
  40eeb4:	stp	w1, w0, [x21]
  40eeb8:	tbz	w20, #31, 40ef5c <__fxstatat@plt+0xba7c>
  40eebc:	nop
  40eec0:	mov	x0, x23
  40eec4:	bl	4031a0 <chdir@plt>
  40eec8:	mov	w22, w0
  40eecc:	cbnz	w0, 40ef38 <__fxstatat@plt+0xba58>
  40eed0:	ldr	w0, [x21]
  40eed4:	cmp	w0, #0x3
  40eed8:	b.eq	40f09c <__fxstatat@plt+0xbbbc>  // b.none
  40eedc:	b.hi	40efcc <__fxstatat@plt+0xbaec>  // b.pmore
  40eee0:	cmp	w0, #0x1
  40eee4:	b.ne	40ef00 <__fxstatat@plt+0xba20>  // b.any
  40eee8:	cmp	x19, #0x0
  40eeec:	mov	w1, #0x2                   	// #2
  40eef0:	cset	w0, eq  // eq = none
  40eef4:	mov	w22, #0x0                   	// #0
  40eef8:	str	w1, [x21]
  40eefc:	b	40ef14 <__fxstatat@plt+0xba34>
  40ef00:	cmp	w0, #0x2
  40ef04:	b.ne	40efd8 <__fxstatat@plt+0xbaf8>  // b.any
  40ef08:	cmp	x19, #0x0
  40ef0c:	mov	w22, #0x0                   	// #0
  40ef10:	cset	w0, eq  // eq = none
  40ef14:	cmp	w20, #0x0
  40ef18:	ccmp	w0, #0x0, #0x4, ge  // ge = tcont
  40ef1c:	b.eq	40ef38 <__fxstatat@plt+0xba58>  // b.none
  40ef20:	bl	4033f0 <__errno_location@plt>
  40ef24:	mov	x19, x0
  40ef28:	mov	w0, w20
  40ef2c:	ldr	w20, [x19]
  40ef30:	bl	403020 <close@plt>
  40ef34:	str	w20, [x19]
  40ef38:	mov	w0, w22
  40ef3c:	ldp	x19, x20, [sp, #16]
  40ef40:	ldp	x21, x22, [sp, #32]
  40ef44:	ldr	x23, [sp, #48]
  40ef48:	ldp	x29, x30, [sp], #64
  40ef4c:	ret
  40ef50:	sub	w0, w0, #0x4
  40ef54:	cmp	w0, #0x1
  40ef58:	b.hi	40efac <__fxstatat@plt+0xbacc>  // b.pmore
  40ef5c:	mov	w0, w20
  40ef60:	bl	402ca0 <fchdir@plt>
  40ef64:	mov	w22, w0
  40ef68:	cbz	w0, 40eed0 <__fxstatat@plt+0xb9f0>
  40ef6c:	cmp	x19, #0x0
  40ef70:	cset	w0, eq  // eq = none
  40ef74:	b	40ef14 <__fxstatat@plt+0xba34>
  40ef78:	bl	4033f0 <__errno_location@plt>
  40ef7c:	ldr	w0, [x0]
  40ef80:	cmp	w0, #0xd
  40ef84:	b.ne	40f0ec <__fxstatat@plt+0xbc0c>  // b.any
  40ef88:	ldr	w0, [x21]
  40ef8c:	cmp	w0, #0x3
  40ef90:	b.eq	40f06c <__fxstatat@plt+0xbb8c>  // b.none
  40ef94:	b.hi	40efa0 <__fxstatat@plt+0xbac0>  // b.pmore
  40ef98:	cbz	w0, 40ee9c <__fxstatat@plt+0xb9bc>
  40ef9c:	b	40eec0 <__fxstatat@plt+0xb9e0>
  40efa0:	sub	w0, w0, #0x4
  40efa4:	cmp	w0, #0x1
  40efa8:	b.ls	40eec0 <__fxstatat@plt+0xb9e0>  // b.plast
  40efac:	adrp	x3, 415000 <__fxstatat@plt+0x11b20>
  40efb0:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  40efb4:	adrp	x0, 415000 <__fxstatat@plt+0x11b20>
  40efb8:	add	x3, x3, #0xf20
  40efbc:	add	x1, x1, #0xec0
  40efc0:	add	x0, x0, #0xf18
  40efc4:	mov	w2, #0x63                  	// #99
  40efc8:	bl	4033e0 <__assert_fail@plt>
  40efcc:	sub	w0, w0, #0x4
  40efd0:	cmp	w0, #0x1
  40efd4:	b.ls	40ef08 <__fxstatat@plt+0xba28>  // b.plast
  40efd8:	adrp	x3, 415000 <__fxstatat@plt+0x11b20>
  40efdc:	add	x3, x3, #0xf20
  40efe0:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  40efe4:	adrp	x0, 415000 <__fxstatat@plt+0x11b20>
  40efe8:	add	x3, x3, #0x10
  40efec:	add	x1, x1, #0xec0
  40eff0:	add	x0, x0, #0xf18
  40eff4:	mov	w2, #0x9f                  	// #159
  40eff8:	bl	4033e0 <__assert_fail@plt>
  40effc:	mov	w20, #0xffffffff            	// #-1
  40f000:	tbz	w22, #0, 40ef88 <__fxstatat@plt+0xbaa8>
  40f004:	ubfiz	w1, w2, #15, #1
  40f008:	mov	w2, #0x4900                	// #18688
  40f00c:	mov	x0, x23
  40f010:	orr	w1, w1, w2
  40f014:	bl	4034a0 <__open_2@plt>
  40f018:	mov	w20, w0
  40f01c:	b	40ee80 <__fxstatat@plt+0xb9a0>
  40f020:	bl	4033f0 <__errno_location@plt>
  40f024:	ldr	w1, [x0]
  40f028:	cmp	w1, #0x74
  40f02c:	ccmp	w1, #0xd, #0x4, ne  // ne = any
  40f030:	b.ne	40f0c8 <__fxstatat@plt+0xbbe8>  // b.any
  40f034:	mov	x0, #0xffffffff00000003    	// #-4294967293
  40f038:	str	x0, [x21]
  40f03c:	bl	402db0 <fork@plt>
  40f040:	str	w0, [x21, #4]
  40f044:	cbz	w0, 40eeb8 <__fxstatat@plt+0xb9d8>
  40f048:	cmp	w0, #0x0
  40f04c:	b.gt	40f0e0 <__fxstatat@plt+0xbc00>
  40f050:	mov	w0, #0x4                   	// #4
  40f054:	str	w0, [x21]
  40f058:	bl	4033f0 <__errno_location@plt>
  40f05c:	ldr	w0, [x0]
  40f060:	str	w0, [x21, #4]
  40f064:	tbz	w20, #31, 40ef5c <__fxstatat@plt+0xba7c>
  40f068:	b	40eec0 <__fxstatat@plt+0xb9e0>
  40f06c:	ldr	w0, [x21, #4]
  40f070:	tbz	w0, #31, 40eec0 <__fxstatat@plt+0xb9e0>
  40f074:	bl	402db0 <fork@plt>
  40f078:	str	w0, [x21, #4]
  40f07c:	cbnz	w0, 40f048 <__fxstatat@plt+0xbb68>
  40f080:	b	40eec0 <__fxstatat@plt+0xb9e0>
  40f084:	ldr	w0, [x21, #4]
  40f088:	tbz	w0, #31, 40ef5c <__fxstatat@plt+0xba7c>
  40f08c:	bl	402db0 <fork@plt>
  40f090:	str	w0, [x21, #4]
  40f094:	cbz	w0, 40ef5c <__fxstatat@plt+0xba7c>
  40f098:	b	40f048 <__fxstatat@plt+0xbb68>
  40f09c:	ldr	w22, [x21, #4]
  40f0a0:	cbz	w22, 40ef6c <__fxstatat@plt+0xba8c>
  40f0a4:	adrp	x3, 415000 <__fxstatat@plt+0x11b20>
  40f0a8:	add	x3, x3, #0xf20
  40f0ac:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  40f0b0:	adrp	x0, 415000 <__fxstatat@plt+0x11b20>
  40f0b4:	add	x3, x3, #0x10
  40f0b8:	add	x1, x1, #0xec0
  40f0bc:	add	x0, x0, #0xed0
  40f0c0:	mov	w2, #0x9b                  	// #155
  40f0c4:	bl	4033e0 <__assert_fail@plt>
  40f0c8:	mov	w1, #0x4                   	// #4
  40f0cc:	str	w1, [x21]
  40f0d0:	ldr	w0, [x0]
  40f0d4:	str	w0, [x21, #4]
  40f0d8:	tbz	w20, #31, 40ef5c <__fxstatat@plt+0xba7c>
  40f0dc:	b	40eec0 <__fxstatat@plt+0xb9e0>
  40f0e0:	mov	w0, #0x1                   	// #1
  40f0e4:	mov	w22, #0xfffffffe            	// #-2
  40f0e8:	b	40ef14 <__fxstatat@plt+0xba34>
  40f0ec:	mov	w22, #0xffffffff            	// #-1
  40f0f0:	b	40ef38 <__fxstatat@plt+0xba58>
  40f0f4:	nop
  40f0f8:	stp	x29, x30, [sp, #-64]!
  40f0fc:	mov	x29, sp
  40f100:	ldr	w2, [x0]
  40f104:	stp	x19, x20, [sp, #16]
  40f108:	mov	x19, x0
  40f10c:	cmp	w2, #0x3
  40f110:	b.eq	40f170 <__fxstatat@plt+0xbc90>  // b.none
  40f114:	b.hi	40f140 <__fxstatat@plt+0xbc60>  // b.pmore
  40f118:	cmp	w2, #0x2
  40f11c:	b.ne	40f180 <__fxstatat@plt+0xbca0>  // b.any
  40f120:	ldr	w0, [x0, #4]
  40f124:	bl	402ca0 <fchdir@plt>
  40f128:	cbnz	w0, 40f1e8 <__fxstatat@plt+0xbd08>
  40f12c:	mov	w1, #0x1                   	// #1
  40f130:	str	w1, [x19]
  40f134:	ldp	x19, x20, [sp, #16]
  40f138:	ldp	x29, x30, [sp], #64
  40f13c:	ret
  40f140:	str	x21, [sp, #32]
  40f144:	cmp	w2, #0x4
  40f148:	b.ne	40f234 <__fxstatat@plt+0xbd54>  // b.any
  40f14c:	bl	4033f0 <__errno_location@plt>
  40f150:	ldr	w21, [x19, #4]
  40f154:	mov	x20, x0
  40f158:	str	w21, [x20]
  40f15c:	mov	w0, #0xffffffff            	// #-1
  40f160:	ldp	x19, x20, [sp, #16]
  40f164:	ldr	x21, [sp, #32]
  40f168:	ldp	x29, x30, [sp], #64
  40f16c:	ret
  40f170:	ldr	w20, [x0, #4]
  40f174:	cmp	w20, #0x0
  40f178:	cbz	w20, 40f258 <__fxstatat@plt+0xbd78>
  40f17c:	b.gt	40f1a0 <__fxstatat@plt+0xbcc0>
  40f180:	mov	w0, #0x0                   	// #0
  40f184:	ldp	x19, x20, [sp, #16]
  40f188:	ldp	x29, x30, [sp], #64
  40f18c:	ret
  40f190:	bl	4033f0 <__errno_location@plt>
  40f194:	ldr	w0, [x0]
  40f198:	cmp	w0, #0x4
  40f19c:	b.ne	40f20c <__fxstatat@plt+0xbd2c>  // b.any
  40f1a0:	add	x1, sp, #0x3c
  40f1a4:	mov	w0, w20
  40f1a8:	mov	w2, #0x0                   	// #0
  40f1ac:	bl	403450 <waitpid@plt>
  40f1b0:	tbnz	w0, #31, 40f190 <__fxstatat@plt+0xbcb0>
  40f1b4:	mov	w0, #0xffffffff            	// #-1
  40f1b8:	ldr	w1, [sp, #60]
  40f1bc:	str	w0, [x19, #4]
  40f1c0:	ands	w0, w1, #0x7f
  40f1c4:	b.ne	40f1d8 <__fxstatat@plt+0xbcf8>  // b.any
  40f1c8:	ubfx	x0, x1, #8, #8
  40f1cc:	ldp	x19, x20, [sp, #16]
  40f1d0:	ldp	x29, x30, [sp], #64
  40f1d4:	ret
  40f1d8:	bl	402c80 <raise@plt>
  40f1dc:	ldr	w1, [sp, #60]
  40f1e0:	ubfx	x0, x1, #8, #8
  40f1e4:	b	40f1cc <__fxstatat@plt+0xbcec>
  40f1e8:	str	x21, [sp, #32]
  40f1ec:	bl	4033f0 <__errno_location@plt>
  40f1f0:	mov	x20, x0
  40f1f4:	ldr	w0, [x19, #4]
  40f1f8:	ldr	w21, [x20]
  40f1fc:	bl	403020 <close@plt>
  40f200:	mov	w0, #0x4                   	// #4
  40f204:	stp	w0, w21, [x19]
  40f208:	b	40f158 <__fxstatat@plt+0xbc78>
  40f20c:	adrp	x3, 415000 <__fxstatat@plt+0x11b20>
  40f210:	add	x3, x3, #0xf20
  40f214:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  40f218:	adrp	x0, 415000 <__fxstatat@plt+0x11b20>
  40f21c:	add	x3, x3, #0x20
  40f220:	add	x1, x1, #0xec0
  40f224:	add	x0, x0, #0xee8
  40f228:	mov	w2, #0xd8                  	// #216
  40f22c:	str	x21, [sp, #32]
  40f230:	bl	4033e0 <__assert_fail@plt>
  40f234:	adrp	x3, 415000 <__fxstatat@plt+0x11b20>
  40f238:	add	x3, x3, #0xf20
  40f23c:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  40f240:	adrp	x0, 415000 <__fxstatat@plt+0x11b20>
  40f244:	add	x3, x3, #0x20
  40f248:	add	x1, x1, #0xec0
  40f24c:	add	x0, x0, #0xf18
  40f250:	mov	w2, #0xe2                  	// #226
  40f254:	bl	4033e0 <__assert_fail@plt>
  40f258:	mov	w0, w1
  40f25c:	str	x21, [sp, #32]
  40f260:	bl	402c20 <_exit@plt>
  40f264:	nop
  40f268:	stp	x29, x30, [sp, #-32]!
  40f26c:	mov	x29, sp
  40f270:	str	x19, [sp, #16]
  40f274:	mov	x19, x0
  40f278:	ldr	w0, [x0]
  40f27c:	cmp	w0, #0x3
  40f280:	b.eq	40f2d4 <__fxstatat@plt+0xbdf4>  // b.none
  40f284:	b.hi	40f2a8 <__fxstatat@plt+0xbdc8>  // b.pmore
  40f288:	cbz	w0, 40f294 <__fxstatat@plt+0xbdb4>
  40f28c:	ldr	w0, [x19, #4]
  40f290:	bl	403020 <close@plt>
  40f294:	mov	w0, #0x5                   	// #5
  40f298:	str	w0, [x19]
  40f29c:	ldr	x19, [sp, #16]
  40f2a0:	ldp	x29, x30, [sp], #32
  40f2a4:	ret
  40f2a8:	cmp	w0, #0x4
  40f2ac:	b.eq	40f294 <__fxstatat@plt+0xbdb4>  // b.none
  40f2b0:	adrp	x3, 415000 <__fxstatat@plt+0x11b20>
  40f2b4:	add	x3, x3, #0xf20
  40f2b8:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  40f2bc:	adrp	x0, 415000 <__fxstatat@plt+0x11b20>
  40f2c0:	add	x3, x3, #0x30
  40f2c4:	add	x1, x1, #0xec0
  40f2c8:	add	x0, x0, #0xf18
  40f2cc:	mov	w2, #0xfb                  	// #251
  40f2d0:	bl	4033e0 <__assert_fail@plt>
  40f2d4:	ldr	w0, [x19, #4]
  40f2d8:	tbnz	w0, #31, 40f294 <__fxstatat@plt+0xbdb4>
  40f2dc:	adrp	x3, 415000 <__fxstatat@plt+0x11b20>
  40f2e0:	add	x3, x3, #0xf20
  40f2e4:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  40f2e8:	adrp	x0, 415000 <__fxstatat@plt+0x11b20>
  40f2ec:	add	x3, x3, #0x30
  40f2f0:	add	x1, x1, #0xec0
  40f2f4:	add	x0, x0, #0xf08
  40f2f8:	mov	w2, #0xf7                  	// #247
  40f2fc:	bl	4033e0 <__assert_fail@plt>
  40f300:	stp	x29, x30, [sp, #-112]!
  40f304:	mov	x29, sp
  40f308:	stp	x19, x20, [sp, #16]
  40f30c:	stp	x21, x22, [sp, #32]
  40f310:	stp	x23, x24, [sp, #48]
  40f314:	mov	x24, x2
  40f318:	mov	x23, x3
  40f31c:	stp	x25, x26, [sp, #64]
  40f320:	mov	w26, w0
  40f324:	subs	w25, w0, #0x1
  40f328:	stp	x27, x28, [sp, #80]
  40f32c:	mov	x28, x1
  40f330:	str	wzr, [sp, #104]
  40f334:	b.mi	40f460 <__fxstatat@plt+0xbf80>  // b.first
  40f338:	sxtw	x4, w25
  40f33c:	b	40f34c <__fxstatat@plt+0xbe6c>
  40f340:	sub	w20, w4, #0x1
  40f344:	sub	x4, x4, #0x1
  40f348:	tbnz	w4, #31, 40f360 <__fxstatat@plt+0xbe80>
  40f34c:	ldr	x0, [x28, x4, lsl #3]
  40f350:	mov	w20, w4
  40f354:	ldrb	w0, [x0]
  40f358:	cmp	w0, #0x2f
  40f35c:	b.eq	40f340 <__fxstatat@plt+0xbe60>  // b.none
  40f360:	cmp	w20, #0x0
  40f364:	b.le	40f3e8 <__fxstatat@plt+0xbf08>
  40f368:	sub	w27, w20, #0x1
  40f36c:	mov	x21, x28
  40f370:	add	x22, sp, #0x68
  40f374:	mov	w0, #0x0                   	// #0
  40f378:	add	x27, x28, w27, uxtw #3
  40f37c:	mov	w19, #0x0                   	// #0
  40f380:	b	40f3c8 <__fxstatat@plt+0xbee8>
  40f384:	ldr	x0, [x21]
  40f388:	blr	x24
  40f38c:	cmp	w19, w0
  40f390:	csel	w19, w19, w0, ge  // ge = tcont
  40f394:	ldr	x2, [x21, #8]
  40f398:	mov	w1, w19
  40f39c:	mov	x0, x22
  40f3a0:	ldrb	w2, [x2]
  40f3a4:	cmp	w2, #0x2f
  40f3a8:	b.eq	40f3b8 <__fxstatat@plt+0xbed8>  // b.none
  40f3ac:	bl	40f0f8 <__fxstatat@plt+0xbc18>
  40f3b0:	cmp	w19, w0
  40f3b4:	csel	w19, w19, w0, ge  // ge = tcont
  40f3b8:	cmp	x21, x27
  40f3bc:	b.eq	40f3f8 <__fxstatat@plt+0xbf18>  // b.none
  40f3c0:	ldr	w0, [sp, #104]
  40f3c4:	add	x21, x21, #0x8
  40f3c8:	mov	x2, x23
  40f3cc:	mov	x1, x22
  40f3d0:	cmp	w0, #0x3
  40f3d4:	b.ne	40f384 <__fxstatat@plt+0xbea4>  // b.any
  40f3d8:	ldr	w0, [sp, #108]
  40f3dc:	cmp	w0, #0x0
  40f3e0:	b.gt	40f394 <__fxstatat@plt+0xbeb4>
  40f3e4:	b	40f384 <__fxstatat@plt+0xbea4>
  40f3e8:	add	x22, sp, #0x68
  40f3ec:	mov	w19, #0x0                   	// #0
  40f3f0:	mov	w20, #0x0                   	// #0
  40f3f4:	nop
  40f3f8:	mov	x0, x22
  40f3fc:	bl	40f268 <__fxstatat@plt+0xbd88>
  40f400:	cmp	w26, w20
  40f404:	b.le	40f440 <__fxstatat@plt+0xbf60>
  40f408:	sub	w21, w25, w20
  40f40c:	add	x0, x28, #0x8
  40f410:	add	x21, x21, w20, sxtw
  40f414:	add	x20, x28, w20, sxtw #3
  40f418:	add	x21, x0, x21, lsl #3
  40f41c:	nop
  40f420:	ldr	x0, [x20], #8
  40f424:	mov	x2, x23
  40f428:	mov	x1, x22
  40f42c:	blr	x24
  40f430:	cmp	w19, w0
  40f434:	csel	w19, w19, w0, ge  // ge = tcont
  40f438:	cmp	x20, x21
  40f43c:	b.ne	40f420 <__fxstatat@plt+0xbf40>  // b.any
  40f440:	mov	w0, w19
  40f444:	ldp	x19, x20, [sp, #16]
  40f448:	ldp	x21, x22, [sp, #32]
  40f44c:	ldp	x23, x24, [sp, #48]
  40f450:	ldp	x25, x26, [sp, #64]
  40f454:	ldp	x27, x28, [sp, #80]
  40f458:	ldp	x29, x30, [sp], #112
  40f45c:	ret
  40f460:	add	x22, sp, #0x68
  40f464:	mov	w19, #0x0                   	// #0
  40f468:	mov	w20, #0x0                   	// #0
  40f46c:	b	40f3f8 <__fxstatat@plt+0xbf18>
  40f470:	stp	x29, x30, [sp, #-160]!
  40f474:	mov	x1, x0
  40f478:	mov	w0, #0x0                   	// #0
  40f47c:	add	x2, sp, #0x20
  40f480:	mov	x29, sp
  40f484:	str	x19, [sp, #16]
  40f488:	bl	403310 <__lxstat@plt>
  40f48c:	mov	w19, w0
  40f490:	bl	4033f0 <__errno_location@plt>
  40f494:	mov	x1, x0
  40f498:	cbz	w19, 40f4bc <__fxstatat@plt+0xbfdc>
  40f49c:	ldr	w0, [x0]
  40f4a0:	cmp	w0, #0x4b
  40f4a4:	b.eq	40f4bc <__fxstatat@plt+0xbfdc>  // b.none
  40f4a8:	cmp	w0, #0x2
  40f4ac:	csetm	w0, ne  // ne = any
  40f4b0:	ldr	x19, [sp, #16]
  40f4b4:	ldp	x29, x30, [sp], #160
  40f4b8:	ret
  40f4bc:	mov	w2, #0x11                  	// #17
  40f4c0:	str	w2, [x1]
  40f4c4:	mov	w0, #0xffffffff            	// #-1
  40f4c8:	ldr	x19, [sp, #16]
  40f4cc:	ldp	x29, x30, [sp], #160
  40f4d0:	ret
  40f4d4:	nop
  40f4d8:	mov	w1, #0x1c0                 	// #448
  40f4dc:	b	403480 <mkdir@plt>
  40f4e0:	ldr	w3, [x1]
  40f4e4:	mov	w5, #0xffffff3c            	// #-196
  40f4e8:	mov	w4, #0xc2                  	// #194
  40f4ec:	mov	w2, #0x180                 	// #384
  40f4f0:	and	w1, w3, w5
  40f4f4:	orr	w1, w1, w4
  40f4f8:	b	402eb0 <open@plt>
  40f4fc:	nop
  40f500:	stp	x29, x30, [sp, #-16]!
  40f504:	adrp	x3, 415000 <__fxstatat@plt+0x11b20>
  40f508:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  40f50c:	mov	x29, sp
  40f510:	adrp	x0, 415000 <__fxstatat@plt+0x11b20>
  40f514:	add	x3, x3, #0xfa0
  40f518:	add	x1, x1, #0xf60
  40f51c:	add	x0, x0, #0xf70
  40f520:	mov	w2, #0x147                 	// #327
  40f524:	bl	4033e0 <__assert_fail@plt>
  40f528:	stp	x29, x30, [sp, #-112]!
  40f52c:	mov	x29, sp
  40f530:	stp	x19, x20, [sp, #16]
  40f534:	mov	w19, w1
  40f538:	stp	x23, x24, [sp, #48]
  40f53c:	mov	x23, x4
  40f540:	mov	x24, x0
  40f544:	stp	x25, x26, [sp, #64]
  40f548:	mov	x26, x2
  40f54c:	str	x3, [sp, #96]
  40f550:	bl	4033f0 <__errno_location@plt>
  40f554:	mov	x25, x0
  40f558:	mov	x0, x24
  40f55c:	bl	402c50 <strlen@plt>
  40f560:	add	x1, x23, w19, sxtw
  40f564:	ldr	w2, [x25]
  40f568:	cmp	x1, x0
  40f56c:	str	w2, [sp, #108]
  40f570:	b.hi	40f6b8 <__fxstatat@plt+0xc1d8>  // b.pmore
  40f574:	stp	x21, x22, [sp, #32]
  40f578:	sub	x22, x0, x1
  40f57c:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  40f580:	stp	x27, x28, [sp, #80]
  40f584:	add	x28, x24, x22
  40f588:	add	x1, x1, #0xf98
  40f58c:	mov	x0, x28
  40f590:	bl	403230 <strspn@plt>
  40f594:	cmp	x23, x0
  40f598:	b.hi	40f6b0 <__fxstatat@plt+0xc1d0>  // b.pmore
  40f59c:	mov	x1, x23
  40f5a0:	mov	x0, #0x0                   	// #0
  40f5a4:	bl	412678 <__fxstatat@plt+0xf198>
  40f5a8:	mov	x21, x0
  40f5ac:	cbz	x0, 40f6c8 <__fxstatat@plt+0xc1e8>
  40f5b0:	add	x20, x24, x23
  40f5b4:	adrp	x19, 415000 <__fxstatat@plt+0x11b20>
  40f5b8:	add	x19, x19, #0xfa0
  40f5bc:	add	x20, x20, x22
  40f5c0:	add	x19, x19, #0x18
  40f5c4:	mov	w22, #0xa2f8                	// #41720
  40f5c8:	movk	w22, #0x3, lsl #16
  40f5cc:	nop
  40f5d0:	mov	x27, x28
  40f5d4:	cbz	x23, 40f5f4 <__fxstatat@plt+0xc114>
  40f5d8:	mov	x0, x21
  40f5dc:	mov	x1, #0x3d                  	// #61
  40f5e0:	bl	4126c0 <__fxstatat@plt+0xf1e0>
  40f5e4:	ldrb	w0, [x19, x0]
  40f5e8:	strb	w0, [x27], #1
  40f5ec:	cmp	x20, x27
  40f5f0:	b.ne	40f5d8 <__fxstatat@plt+0xc0f8>  // b.any
  40f5f4:	ldr	x2, [sp, #96]
  40f5f8:	mov	x1, x26
  40f5fc:	mov	x0, x24
  40f600:	blr	x2
  40f604:	mov	w1, w0
  40f608:	tbz	w0, #31, 40f660 <__fxstatat@plt+0xc180>
  40f60c:	ldr	w2, [x25]
  40f610:	cmp	w2, #0x11
  40f614:	b.ne	40f6a8 <__fxstatat@plt+0xc1c8>  // b.any
  40f618:	subs	w22, w22, #0x1
  40f61c:	b.ne	40f5d0 <__fxstatat@plt+0xc0f0>  // b.any
  40f620:	mov	w1, #0xffffffff            	// #-1
  40f624:	mov	x0, x21
  40f628:	str	w1, [sp, #96]
  40f62c:	str	w2, [sp, #108]
  40f630:	bl	4127e8 <__fxstatat@plt+0xf308>
  40f634:	ldr	w2, [sp, #108]
  40f638:	ldr	w1, [sp, #96]
  40f63c:	ldp	x21, x22, [sp, #32]
  40f640:	mov	w0, w1
  40f644:	ldp	x27, x28, [sp, #80]
  40f648:	str	w2, [x25]
  40f64c:	ldp	x19, x20, [sp, #16]
  40f650:	ldp	x23, x24, [sp, #48]
  40f654:	ldp	x25, x26, [sp, #64]
  40f658:	ldp	x29, x30, [sp], #112
  40f65c:	ret
  40f660:	ldr	w0, [sp, #108]
  40f664:	str	w0, [x25]
  40f668:	mov	w2, w0
  40f66c:	mov	x0, x21
  40f670:	str	w2, [sp, #96]
  40f674:	str	w1, [sp, #108]
  40f678:	bl	4127e8 <__fxstatat@plt+0xf308>
  40f67c:	ldr	w1, [sp, #108]
  40f680:	ldr	w2, [sp, #96]
  40f684:	ldp	x21, x22, [sp, #32]
  40f688:	ldp	x27, x28, [sp, #80]
  40f68c:	str	w2, [x25]
  40f690:	mov	w0, w1
  40f694:	ldp	x19, x20, [sp, #16]
  40f698:	ldp	x23, x24, [sp, #48]
  40f69c:	ldp	x25, x26, [sp, #64]
  40f6a0:	ldp	x29, x30, [sp], #112
  40f6a4:	ret
  40f6a8:	mov	w1, #0xffffffff            	// #-1
  40f6ac:	b	40f66c <__fxstatat@plt+0xc18c>
  40f6b0:	ldp	x21, x22, [sp, #32]
  40f6b4:	ldp	x27, x28, [sp, #80]
  40f6b8:	mov	w0, #0x16                  	// #22
  40f6bc:	mov	w1, #0xffffffff            	// #-1
  40f6c0:	str	w0, [x25]
  40f6c4:	b	40f690 <__fxstatat@plt+0xc1b0>
  40f6c8:	mov	w1, #0xffffffff            	// #-1
  40f6cc:	ldp	x21, x22, [sp, #32]
  40f6d0:	ldp	x27, x28, [sp, #80]
  40f6d4:	b	40f690 <__fxstatat@plt+0xc1b0>
  40f6d8:	stp	x29, x30, [sp, #-32]!
  40f6dc:	cmp	w3, #0x2
  40f6e0:	mov	x29, sp
  40f6e4:	str	w2, [sp, #28]
  40f6e8:	b.hi	40f70c <__fxstatat@plt+0xc22c>  // b.pmore
  40f6ec:	adrp	x5, 415000 <__fxstatat@plt+0x11b20>
  40f6f0:	add	x5, x5, #0xfa0
  40f6f4:	add	x5, x5, #0x58
  40f6f8:	add	x2, sp, #0x1c
  40f6fc:	ldr	x3, [x5, w3, uxtw #3]
  40f700:	bl	40f528 <__fxstatat@plt+0xc048>
  40f704:	ldp	x29, x30, [sp], #32
  40f708:	ret
  40f70c:	bl	40f500 <__fxstatat@plt+0xc020>
  40f710:	stp	x29, x30, [sp, #-32]!
  40f714:	cmp	w3, #0x2
  40f718:	mov	x29, sp
  40f71c:	str	w2, [sp, #28]
  40f720:	b.hi	40f748 <__fxstatat@plt+0xc268>  // b.pmore
  40f724:	adrp	x5, 415000 <__fxstatat@plt+0x11b20>
  40f728:	add	x5, x5, #0xfa0
  40f72c:	add	x5, x5, #0x58
  40f730:	add	x2, sp, #0x1c
  40f734:	mov	x4, #0x6                   	// #6
  40f738:	ldr	x3, [x5, w3, uxtw #3]
  40f73c:	bl	40f528 <__fxstatat@plt+0xc048>
  40f740:	ldp	x29, x30, [sp], #32
  40f744:	ret
  40f748:	bl	40f500 <__fxstatat@plt+0xc020>
  40f74c:	nop
  40f750:	mov	x4, #0x6                   	// #6
  40f754:	b	40f528 <__fxstatat@plt+0xc048>
  40f758:	stp	x29, x30, [sp, #-48]!
  40f75c:	cmp	w0, #0x2
  40f760:	mov	x29, sp
  40f764:	stp	x19, x20, [sp, #16]
  40f768:	mov	w19, w0
  40f76c:	b.ls	40f780 <__fxstatat@plt+0xc2a0>  // b.plast
  40f770:	mov	w0, w19
  40f774:	ldp	x19, x20, [sp, #16]
  40f778:	ldp	x29, x30, [sp], #48
  40f77c:	ret
  40f780:	str	x21, [sp, #32]
  40f784:	bl	413178 <__fxstatat@plt+0xfc98>
  40f788:	mov	w21, w0
  40f78c:	bl	4033f0 <__errno_location@plt>
  40f790:	mov	x20, x0
  40f794:	mov	w0, w19
  40f798:	mov	w19, w21
  40f79c:	ldr	w21, [x20]
  40f7a0:	bl	403020 <close@plt>
  40f7a4:	str	w21, [x20]
  40f7a8:	mov	w0, w19
  40f7ac:	ldp	x19, x20, [sp, #16]
  40f7b0:	ldr	x21, [sp, #32]
  40f7b4:	ldp	x29, x30, [sp], #48
  40f7b8:	ret
  40f7bc:	nop
  40f7c0:	ldr	x0, [x0]
  40f7c4:	udiv	x2, x0, x1
  40f7c8:	msub	x0, x2, x1, x0
  40f7cc:	ret
  40f7d0:	ldr	x2, [x0]
  40f7d4:	ldr	x0, [x1]
  40f7d8:	cmp	x2, x0
  40f7dc:	cset	w0, eq  // eq = none
  40f7e0:	ret
  40f7e4:	nop
  40f7e8:	stp	x29, x30, [sp, #-288]!
  40f7ec:	mov	x29, sp
  40f7f0:	stp	x21, x22, [sp, #32]
  40f7f4:	stp	x25, x26, [sp, #64]
  40f7f8:	ldp	x21, x25, [x3, #88]
  40f7fc:	stp	x19, x20, [sp, #16]
  40f800:	stp	x23, x24, [sp, #48]
  40f804:	stp	x27, x28, [sp, #80]
  40f808:	mov	w27, w25
  40f80c:	ldp	x22, x23, [x2, #88]
  40f810:	tbz	w4, #0, 40f8d8 <__fxstatat@plt+0xc3f8>
  40f814:	cmp	x22, x21
  40f818:	mov	w20, #0x0                   	// #0
  40f81c:	cset	w6, eq  // eq = none
  40f820:	cmp	w23, w25
  40f824:	csel	w28, w6, wzr, eq  // eq = none
  40f828:	cbnz	w28, 40f8f4 <__fxstatat@plt+0xc414>
  40f82c:	mov	w26, w0
  40f830:	sub	x0, x21, #0x1
  40f834:	cmp	x0, x22
  40f838:	b.gt	40f914 <__fxstatat@plt+0xc434>
  40f83c:	sub	x0, x22, #0x1
  40f840:	and	w20, w4, #0x1
  40f844:	cmp	x0, x21
  40f848:	b.gt	40f8f4 <__fxstatat@plt+0xc414>
  40f84c:	adrp	x7, 42c000 <__progname@@GLIBC_2.17+0x1aa8>
  40f850:	mov	x19, x2
  40f854:	mov	x24, x1
  40f858:	ldr	x2, [x7, #2840]
  40f85c:	cbz	x2, 40f938 <__fxstatat@plt+0xc458>
  40f860:	add	x3, x7, #0xb18
  40f864:	ldr	x1, [x3, #8]
  40f868:	cbz	x1, 40fccc <__fxstatat@plt+0xc7ec>
  40f86c:	ldr	x0, [x19]
  40f870:	str	x0, [x1]
  40f874:	mov	x0, x2
  40f878:	str	w6, [sp, #96]
  40f87c:	bl	40bce8 <__fxstatat@plt+0x8808>
  40f880:	mov	x5, x0
  40f884:	ldr	w6, [sp, #96]
  40f888:	adrp	x7, 42c000 <__progname@@GLIBC_2.17+0x1aa8>
  40f88c:	cbz	x0, 40fc98 <__fxstatat@plt+0xc7b8>
  40f890:	add	x3, x7, #0xb18
  40f894:	ldr	x0, [x3, #8]
  40f898:	cmp	x0, x5
  40f89c:	b.eq	40fd0c <__fxstatat@plt+0xc82c>  // b.none
  40f8a0:	ldrb	w0, [x5, #12]
  40f8a4:	ldr	w11, [x5, #8]
  40f8a8:	cbz	w0, 40f990 <__fxstatat@plt+0xc4b0>
  40f8ac:	sdiv	w27, w25, w11
  40f8b0:	mov	w0, #0x9400                	// #37888
  40f8b4:	movk	w0, #0x7735, lsl #16
  40f8b8:	cmp	w11, w0
  40f8bc:	cset	w0, eq  // eq = none
  40f8c0:	mvn	w0, w0
  40f8c4:	msub	w11, w27, w11, w25
  40f8c8:	sxtw	x0, w0
  40f8cc:	and	x21, x21, x0
  40f8d0:	sub	w27, w25, w11
  40f8d4:	nop
  40f8d8:	cmp	x21, x22
  40f8dc:	b.gt	40f914 <__fxstatat@plt+0xc434>
  40f8e0:	mov	w20, #0x1                   	// #1
  40f8e4:	b.ne	40f8f4 <__fxstatat@plt+0xc414>  // b.any
  40f8e8:	cmp	w27, w23
  40f8ec:	b.gt	40f914 <__fxstatat@plt+0xc434>
  40f8f0:	cset	w20, lt  // lt = tstop
  40f8f4:	mov	w0, w20
  40f8f8:	ldp	x19, x20, [sp, #16]
  40f8fc:	ldp	x21, x22, [sp, #32]
  40f900:	ldp	x23, x24, [sp, #48]
  40f904:	ldp	x25, x26, [sp, #64]
  40f908:	ldp	x27, x28, [sp, #80]
  40f90c:	ldp	x29, x30, [sp], #288
  40f910:	ret
  40f914:	mov	w20, #0xffffffff            	// #-1
  40f918:	mov	w0, w20
  40f91c:	ldp	x19, x20, [sp, #16]
  40f920:	ldp	x21, x22, [sp, #32]
  40f924:	ldp	x23, x24, [sp, #48]
  40f928:	ldp	x25, x26, [sp, #64]
  40f92c:	ldp	x27, x28, [sp, #80]
  40f930:	ldp	x29, x30, [sp], #288
  40f934:	ret
  40f938:	adrp	x4, 403000 <acl_get_fd@plt>
  40f93c:	adrp	x3, 40f000 <__fxstatat@plt+0xbb20>
  40f940:	add	x4, x4, #0x1b0
  40f944:	add	x3, x3, #0x7d0
  40f948:	adrp	x2, 40f000 <__fxstatat@plt+0xbb20>
  40f94c:	mov	x1, #0x0                   	// #0
  40f950:	add	x2, x2, #0x7c0
  40f954:	mov	x0, #0x10                  	// #16
  40f958:	str	w6, [sp, #96]
  40f95c:	bl	40b790 <__fxstatat@plt+0x82b0>
  40f960:	adrp	x7, 42c000 <__progname@@GLIBC_2.17+0x1aa8>
  40f964:	ldr	w6, [sp, #96]
  40f968:	mov	x2, x0
  40f96c:	str	x0, [x7, #2840]
  40f970:	cbnz	x0, 40f860 <__fxstatat@plt+0xc380>
  40f974:	add	x1, sp, #0x70
  40f978:	mov	w0, #0x9400                	// #37888
  40f97c:	mov	x5, x1
  40f980:	movk	w0, #0x7735, lsl #16
  40f984:	mov	w11, w0
  40f988:	str	w0, [sp, #120]
  40f98c:	strb	wzr, [sp, #124]
  40f990:	ldr	x13, [x19, #80]
  40f994:	mov	w0, #0x6667                	// #26215
  40f998:	ldr	x7, [x19, #112]
  40f99c:	movk	w0, #0x6666, lsl #16
  40f9a0:	smull	x14, w13, w0
  40f9a4:	smull	x12, w7, w0
  40f9a8:	smull	x2, w23, w0
  40f9ac:	asr	x14, x14, #34
  40f9b0:	asr	x12, x12, #34
  40f9b4:	sub	w14, w14, w13, asr #31
  40f9b8:	asr	x2, x2, #34
  40f9bc:	sub	w12, w12, w7, asr #31
  40f9c0:	sub	w2, w2, w23, asr #31
  40f9c4:	add	w1, w14, w14, lsl #2
  40f9c8:	add	w4, w12, w12, lsl #2
  40f9cc:	add	w3, w2, w2, lsl #2
  40f9d0:	sub	w1, w13, w1, lsl #1
  40f9d4:	sub	w4, w7, w4, lsl #1
  40f9d8:	sub	w3, w23, w3, lsl #1
  40f9dc:	orr	w1, w1, w4
  40f9e0:	orr	w1, w1, w3
  40f9e4:	cbnz	w1, 40fc88 <__fxstatat@plt+0xc7a8>
  40f9e8:	cmp	w11, #0xa
  40f9ec:	mov	w1, w14
  40f9f0:	mov	w3, w12
  40f9f4:	mov	w4, w2
  40f9f8:	ldr	x9, [x19, #72]
  40f9fc:	b.le	40fd38 <__fxstatat@plt+0xc858>
  40fa00:	smull	x7, w14, w0
  40fa04:	asr	w10, w14, #31
  40fa08:	smull	x17, w12, w0
  40fa0c:	asr	w8, w12, #31
  40fa10:	smull	x16, w2, w0
  40fa14:	mov	w27, #0xa                   	// #10
  40fa18:	asr	x7, x7, #34
  40fa1c:	sub	w7, w7, w10
  40fa20:	asr	x17, x17, #34
  40fa24:	sub	w17, w17, w8
  40fa28:	asr	x16, x16, #34
  40fa2c:	add	w15, w7, w7, lsl #2
  40fa30:	asr	w7, w2, #31
  40fa34:	sub	w16, w16, w7
  40fa38:	add	w17, w17, w17, lsl #2
  40fa3c:	sub	w14, w14, w15, lsl #1
  40fa40:	add	w16, w16, w16, lsl #2
  40fa44:	sub	w12, w12, w17, lsl #1
  40fa48:	orr	w12, w14, w12
  40fa4c:	sub	w2, w2, w16, lsl #1
  40fa50:	orr	w2, w12, w2
  40fa54:	mov	w12, #0x8                   	// #8
  40fa58:	cbnz	w2, 40fd38 <__fxstatat@plt+0xc858>
  40fa5c:	nop
  40fa60:	smull	x1, w1, w0
  40fa64:	add	w27, w27, w27, lsl #2
  40fa68:	smull	x3, w3, w0
  40fa6c:	smull	x4, w4, w0
  40fa70:	cmp	w11, w27, lsl #1
  40fa74:	asr	x1, x1, #34
  40fa78:	lsl	w27, w27, #1
  40fa7c:	asr	x3, x3, #34
  40fa80:	sub	w1, w1, w10
  40fa84:	asr	x4, x4, #34
  40fa88:	sub	w3, w3, w8
  40fa8c:	sub	w4, w4, w7
  40fa90:	asr	w10, w1, #31
  40fa94:	smull	x2, w1, w0
  40fa98:	asr	w8, w3, #31
  40fa9c:	smull	x15, w3, w0
  40faa0:	asr	w7, w4, #31
  40faa4:	smull	x14, w4, w0
  40faa8:	b.le	40fd7c <__fxstatat@plt+0xc89c>
  40faac:	asr	x2, x2, #34
  40fab0:	asr	x15, x15, #34
  40fab4:	sub	w2, w2, w10
  40fab8:	sub	w15, w15, w8
  40fabc:	asr	x14, x14, #34
  40fac0:	subs	w12, w12, #0x1
  40fac4:	sub	w14, w14, w7
  40fac8:	add	w2, w2, w2, lsl #2
  40facc:	add	w15, w15, w15, lsl #2
  40fad0:	add	w14, w14, w14, lsl #2
  40fad4:	sub	w2, w1, w2, lsl #1
  40fad8:	sub	w15, w3, w15, lsl #1
  40fadc:	orr	w2, w2, w15
  40fae0:	sub	w14, w4, w14, lsl #1
  40fae4:	orr	w2, w2, w14
  40fae8:	cbnz	w2, 40fd7c <__fxstatat@plt+0xc89c>
  40faec:	b.ne	40fa60 <__fxstatat@plt+0xc580>  // b.any
  40faf0:	ldr	x1, [x19, #104]
  40faf4:	orr	x0, x22, x9
  40faf8:	orr	x0, x0, x1
  40fafc:	tbz	w0, #0, 40fd14 <__fxstatat@plt+0xc834>
  40fb00:	mov	w1, #0xca00                	// #51712
  40fb04:	mov	x0, x21
  40fb08:	movk	w1, #0x3b9a, lsl #16
  40fb0c:	mov	w27, w1
  40fb10:	str	w1, [x5, #8]
  40fb14:	cmp	x22, x21
  40fb18:	b.gt	40f8f4 <__fxstatat@plt+0xc414>
  40fb1c:	cmp	w6, #0x0
  40fb20:	ccmp	w23, w25, #0x1, ne  // ne = any
  40fb24:	b.ge	40f8f4 <__fxstatat@plt+0xc414>  // b.tcont
  40fb28:	cmp	x22, x0
  40fb2c:	b.lt	40f914 <__fxstatat@plt+0xc434>  // b.tstop
  40fb30:	b.ne	40fb48 <__fxstatat@plt+0xc668>  // b.any
  40fb34:	sdiv	w0, w25, w27
  40fb38:	msub	w0, w0, w27, w25
  40fb3c:	sub	w0, w25, w0
  40fb40:	cmp	w0, w23
  40fb44:	b.gt	40f914 <__fxstatat@plt+0xc434>
  40fb48:	mov	w4, #0x8e39                	// #36409
  40fb4c:	and	x6, x28, #0xff
  40fb50:	movk	w4, #0x38e3, lsl #16
  40fb54:	orr	x6, x6, x22
  40fb58:	sxtw	x13, w13
  40fb5c:	add	x2, sp, #0x80
  40fb60:	umull	x4, w27, w4
  40fb64:	mov	x1, x24
  40fb68:	mov	w0, w26
  40fb6c:	mov	w3, #0x100                 	// #256
  40fb70:	str	x5, [sp, #96]
  40fb74:	lsr	x4, x4, #33
  40fb78:	stp	x9, x13, [sp, #128]
  40fb7c:	add	w4, w4, w23
  40fb80:	sxtw	x4, w4
  40fb84:	stp	x6, x4, [sp, #144]
  40fb88:	bl	403250 <utimensat@plt>
  40fb8c:	ldr	x5, [sp, #96]
  40fb90:	cbnz	w0, 40fd30 <__fxstatat@plt+0xc850>
  40fb94:	add	x3, sp, #0xa0
  40fb98:	mov	x2, x24
  40fb9c:	mov	w1, w26
  40fba0:	mov	w4, #0x100                 	// #256
  40fba4:	str	x5, [sp, #96]
  40fba8:	bl	4034e0 <__fxstatat@plt>
  40fbac:	ldp	x1, x2, [sp, #248]
  40fbb0:	sxtw	x4, w23
  40fbb4:	sxtw	x3, w0
  40fbb8:	mov	x19, x3
  40fbbc:	ldr	x5, [sp, #96]
  40fbc0:	eor	x0, x1, x22
  40fbc4:	eor	x6, x4, x2
  40fbc8:	orr	x0, x0, x6
  40fbcc:	orr	x0, x0, x3
  40fbd0:	cbnz	x0, 40fd4c <__fxstatat@plt+0xc86c>
  40fbd4:	and	w0, w1, #0x1
  40fbd8:	mov	w1, #0xca00                	// #51712
  40fbdc:	movk	w1, #0x3b9a, lsl #16
  40fbe0:	mov	w6, #0xcccd                	// #52429
  40fbe4:	mov	w4, #0x9998                	// #39320
  40fbe8:	movk	w6, #0xcccc, lsl #16
  40fbec:	madd	w0, w0, w1, w2
  40fbf0:	movk	w4, #0x1999, lsl #16
  40fbf4:	madd	w1, w0, w6, w4
  40fbf8:	ror	w1, w1, #1
  40fbfc:	cmp	w1, w4
  40fc00:	b.hi	40fc5c <__fxstatat@plt+0xc77c>  // b.pmore
  40fc04:	cmp	w27, #0xa
  40fc08:	b.eq	40fd74 <__fxstatat@plt+0xc894>  // b.none
  40fc0c:	mov	w7, #0x6667                	// #26215
  40fc10:	mov	w2, #0x9                   	// #9
  40fc14:	mov	w20, #0xa                   	// #10
  40fc18:	movk	w7, #0x6666, lsl #16
  40fc1c:	b	40fc2c <__fxstatat@plt+0xc74c>
  40fc20:	cmp	w27, w3, lsl #1
  40fc24:	lsl	w20, w3, #1
  40fc28:	b.eq	40fc5c <__fxstatat@plt+0xc77c>  // b.none
  40fc2c:	smull	x1, w0, w7
  40fc30:	add	w3, w20, w20, lsl #2
  40fc34:	asr	x1, x1, #34
  40fc38:	sub	w0, w1, w0, asr #31
  40fc3c:	madd	w1, w0, w6, w4
  40fc40:	ror	w1, w1, #1
  40fc44:	cmp	w1, w4
  40fc48:	b.hi	40fc5c <__fxstatat@plt+0xc77c>  // b.pmore
  40fc4c:	subs	w2, w2, #0x1
  40fc50:	b.ne	40fc20 <__fxstatat@plt+0xc740>  // b.any
  40fc54:	mov	w20, #0x9400                	// #37888
  40fc58:	movk	w20, #0x7735, lsl #16
  40fc5c:	sdiv	w27, w25, w20
  40fc60:	mov	w0, #0x9400                	// #37888
  40fc64:	movk	w0, #0x7735, lsl #16
  40fc68:	cmp	w20, w0
  40fc6c:	cset	w0, eq  // eq = none
  40fc70:	mvn	w0, w0
  40fc74:	msub	w27, w27, w20, w25
  40fc78:	sxtw	x0, w0
  40fc7c:	and	x21, x21, x0
  40fc80:	sub	w27, w25, w27
  40fc84:	nop
  40fc88:	mov	w0, #0x1                   	// #1
  40fc8c:	str	w20, [x5, #8]
  40fc90:	strb	w0, [x5, #12]
  40fc94:	b	40f8d8 <__fxstatat@plt+0xc3f8>
  40fc98:	ldr	x0, [x7, #2840]
  40fc9c:	cbz	x0, 40f974 <__fxstatat@plt+0xc494>
  40fca0:	ldr	x2, [x19]
  40fca4:	add	x1, sp, #0x70
  40fca8:	str	x1, [sp, #96]
  40fcac:	str	w6, [sp, #104]
  40fcb0:	str	x2, [sp, #112]
  40fcb4:	bl	40b4f8 <__fxstatat@plt+0x8018>
  40fcb8:	ldr	w6, [sp, #104]
  40fcbc:	mov	x5, x0
  40fcc0:	ldr	x1, [sp, #96]
  40fcc4:	cbnz	x0, 40f8a0 <__fxstatat@plt+0xc3c0>
  40fcc8:	b	40f978 <__fxstatat@plt+0xc498>
  40fccc:	mov	x0, #0x10                  	// #16
  40fcd0:	str	w6, [sp, #96]
  40fcd4:	str	x2, [sp, #104]
  40fcd8:	bl	402e80 <malloc@plt>
  40fcdc:	mov	x1, x0
  40fce0:	adrp	x0, 42c000 <__progname@@GLIBC_2.17+0x1aa8>
  40fce4:	add	x3, x0, #0xb18
  40fce8:	ldr	w6, [sp, #96]
  40fcec:	str	x1, [x3, #8]
  40fcf0:	cbz	x1, 40fda0 <__fxstatat@plt+0xc8c0>
  40fcf4:	mov	w0, #0x9400                	// #37888
  40fcf8:	strb	wzr, [x1, #12]
  40fcfc:	movk	w0, #0x7735, lsl #16
  40fd00:	str	w0, [x1, #8]
  40fd04:	ldr	x2, [sp, #104]
  40fd08:	b	40f86c <__fxstatat@plt+0xc38c>
  40fd0c:	str	xzr, [x3, #8]
  40fd10:	b	40f8a0 <__fxstatat@plt+0xc3c0>
  40fd14:	mov	w1, #0x9400                	// #37888
  40fd18:	and	x0, x21, #0xfffffffffffffffe
  40fd1c:	movk	w1, #0x7735, lsl #16
  40fd20:	mov	w28, #0x1                   	// #1
  40fd24:	mov	w27, w1
  40fd28:	str	w1, [x5, #8]
  40fd2c:	b	40fb14 <__fxstatat@plt+0xc634>
  40fd30:	mov	w20, #0xfffffffe            	// #-2
  40fd34:	b	40f8f4 <__fxstatat@plt+0xc414>
  40fd38:	mov	w1, #0xa                   	// #10
  40fd3c:	mov	x0, x21
  40fd40:	mov	w27, w1
  40fd44:	str	w1, [x5, #8]
  40fd48:	b	40fb14 <__fxstatat@plt+0xc634>
  40fd4c:	add	x2, sp, #0x80
  40fd50:	mov	x1, x24
  40fd54:	mov	w0, w26
  40fd58:	mov	w3, #0x100                 	// #256
  40fd5c:	stp	x22, x4, [sp, #144]
  40fd60:	bl	403250 <utimensat@plt>
  40fd64:	ldr	x5, [sp, #96]
  40fd68:	cbnz	w19, 40fd30 <__fxstatat@plt+0xc850>
  40fd6c:	ldp	x1, x2, [sp, #248]
  40fd70:	b	40fbd4 <__fxstatat@plt+0xc6f4>
  40fd74:	mov	w20, w27
  40fd78:	b	40fc5c <__fxstatat@plt+0xc77c>
  40fd7c:	mov	w0, #0x9400                	// #37888
  40fd80:	str	w27, [x5, #8]
  40fd84:	movk	w0, #0x7735, lsl #16
  40fd88:	cmp	w27, w0
  40fd8c:	cset	w28, eq  // eq = none
  40fd90:	mvn	w0, w28
  40fd94:	sxtw	x0, w0
  40fd98:	and	x0, x0, x21
  40fd9c:	b	40fb14 <__fxstatat@plt+0xc634>
  40fda0:	ldr	x0, [x0, #2840]
  40fda4:	b	40fca0 <__fxstatat@plt+0xc7c0>
  40fda8:	mov	x4, x1
  40fdac:	mov	x5, x2
  40fdb0:	mov	x1, x0
  40fdb4:	mov	x2, x4
  40fdb8:	mov	w0, #0xffffff9c            	// #-100
  40fdbc:	mov	w4, w3
  40fdc0:	mov	x3, x5
  40fdc4:	b	40f7e8 <__fxstatat@plt+0xc308>
  40fdc8:	stp	x29, x30, [sp, #-48]!
  40fdcc:	mov	x3, #0x3ffffffe            	// #1073741822
  40fdd0:	mov	x29, sp
  40fdd4:	stp	x19, x20, [sp, #16]
  40fdd8:	mov	x20, x0
  40fddc:	ldr	x19, [x1]
  40fde0:	ldr	x0, [x19, #8]
  40fde4:	ldr	x2, [x19, #24]
  40fde8:	str	x21, [sp, #32]
  40fdec:	cmp	x0, x3
  40fdf0:	b.eq	40fe2c <__fxstatat@plt+0xc94c>  // b.none
  40fdf4:	mov	x3, #0x3fffffff            	// #1073741823
  40fdf8:	cmp	x0, x3
  40fdfc:	b.eq	40fe6c <__fxstatat@plt+0xc98c>  // b.none
  40fe00:	mov	x0, #0x3ffffffe            	// #1073741822
  40fe04:	cmp	x2, x0
  40fe08:	b.ne	40fe40 <__fxstatat@plt+0xc960>  // b.any
  40fe0c:	ldp	x1, x0, [x20, #88]
  40fe10:	mov	w21, #0x0                   	// #0
  40fe14:	stp	x1, x0, [x19, #16]
  40fe18:	mov	w0, w21
  40fe1c:	ldp	x19, x20, [sp, #16]
  40fe20:	ldr	x21, [sp, #32]
  40fe24:	ldp	x29, x30, [sp], #48
  40fe28:	ret
  40fe2c:	cmp	x2, x0
  40fe30:	mov	w21, #0x1                   	// #1
  40fe34:	b.eq	40fe18 <__fxstatat@plt+0xc938>  // b.none
  40fe38:	ldp	x1, x0, [x20, #72]
  40fe3c:	stp	x1, x0, [x19]
  40fe40:	mov	x0, #0x3fffffff            	// #1073741823
  40fe44:	mov	w21, #0x0                   	// #0
  40fe48:	cmp	x2, x0
  40fe4c:	b.ne	40fe18 <__fxstatat@plt+0xc938>  // b.any
  40fe50:	add	x0, x19, #0x10
  40fe54:	bl	4122c0 <__fxstatat@plt+0xede0>
  40fe58:	mov	w0, w21
  40fe5c:	ldp	x19, x20, [sp, #16]
  40fe60:	ldr	x21, [sp, #32]
  40fe64:	ldp	x29, x30, [sp], #48
  40fe68:	ret
  40fe6c:	cmp	x2, x0
  40fe70:	b.eq	40fe90 <__fxstatat@plt+0xc9b0>  // b.none
  40fe74:	mov	x0, x19
  40fe78:	bl	4122c0 <__fxstatat@plt+0xede0>
  40fe7c:	ldr	x2, [x19, #24]
  40fe80:	mov	x0, #0x3ffffffe            	// #1073741822
  40fe84:	cmp	x2, x0
  40fe88:	b.eq	40fe0c <__fxstatat@plt+0xc92c>  // b.none
  40fe8c:	b	40fe40 <__fxstatat@plt+0xc960>
  40fe90:	mov	w21, #0x0                   	// #0
  40fe94:	str	xzr, [x1]
  40fe98:	b	40fe18 <__fxstatat@plt+0xc938>
  40fe9c:	nop
  40fea0:	ldr	x3, [x0, #8]
  40fea4:	mov	x1, #0xffffffffffff0002    	// #-65534
  40fea8:	movk	x1, #0xc000, lsl #16
  40feac:	mov	x2, #0xc9ff                	// #51711
  40feb0:	add	x5, x3, x1
  40feb4:	movk	x2, #0x3b9a, lsl #16
  40feb8:	cmp	x5, #0x1
  40febc:	ccmp	x3, x2, #0x0, hi  // hi = pmore
  40fec0:	b.hi	40ff28 <__fxstatat@plt+0xca48>  // b.pmore
  40fec4:	ldr	x4, [x0, #24]
  40fec8:	add	x1, x4, x1
  40fecc:	cmp	x1, #0x1
  40fed0:	ccmp	x4, x2, #0x0, hi  // hi = pmore
  40fed4:	b.hi	40ff28 <__fxstatat@plt+0xca48>  // b.pmore
  40fed8:	cmp	x5, #0x1
  40fedc:	mov	w2, #0x0                   	// #0
  40fee0:	mov	w5, #0x0                   	// #0
  40fee4:	b.hi	40fefc <__fxstatat@plt+0xca1c>  // b.pmore
  40fee8:	mov	x2, #0x3ffffffe            	// #1073741822
  40feec:	cmp	x3, x2
  40fef0:	cset	w5, eq  // eq = none
  40fef4:	mov	w2, #0x1                   	// #1
  40fef8:	str	xzr, [x0]
  40fefc:	cmp	x1, #0x1
  40ff00:	b.hi	40ff1c <__fxstatat@plt+0xca3c>  // b.pmore
  40ff04:	mov	x1, #0x3ffffffe            	// #1073741822
  40ff08:	cmp	x4, x1
  40ff0c:	cset	w1, eq  // eq = none
  40ff10:	mov	w2, #0x1                   	// #1
  40ff14:	add	w5, w5, w1
  40ff18:	str	xzr, [x0, #16]
  40ff1c:	cmp	w5, #0x1
  40ff20:	cinc	w0, w2, eq  // eq = none
  40ff24:	ret
  40ff28:	stp	x29, x30, [sp, #-16]!
  40ff2c:	mov	x29, sp
  40ff30:	bl	4033f0 <__errno_location@plt>
  40ff34:	mov	x1, x0
  40ff38:	mov	w2, #0x16                  	// #22
  40ff3c:	mov	w0, #0xffffffff            	// #-1
  40ff40:	str	w2, [x1]
  40ff44:	ldp	x29, x30, [sp], #16
  40ff48:	ret
  40ff4c:	nop
  40ff50:	mov	w3, #0x100                 	// #256
  40ff54:	b	403250 <utimensat@plt>
  40ff58:	stp	x29, x30, [sp, #-304]!
  40ff5c:	mov	x29, sp
  40ff60:	stp	x19, x20, [sp, #16]
  40ff64:	mov	w19, w0
  40ff68:	stp	x21, x22, [sp, #32]
  40ff6c:	mov	x21, x1
  40ff70:	cbz	x2, 410150 <__fxstatat@plt+0xcc70>
  40ff74:	ldp	x4, x5, [x2]
  40ff78:	add	x0, sp, #0x50
  40ff7c:	ldp	x2, x3, [x2, #16]
  40ff80:	str	x0, [sp, #72]
  40ff84:	stp	x4, x5, [sp, #80]
  40ff88:	stp	x2, x3, [sp, #96]
  40ff8c:	bl	40fea0 <__fxstatat@plt+0xc9c0>
  40ff90:	mov	w22, w0
  40ff94:	tbnz	w0, #31, 4102bc <__fxstatat@plt+0xcddc>
  40ff98:	cmp	w19, #0x0
  40ff9c:	ccmp	x21, #0x0, #0x0, lt  // lt = tstop
  40ffa0:	b.eq	4102ec <__fxstatat@plt+0xce0c>  // b.none
  40ffa4:	str	x23, [sp, #48]
  40ffa8:	adrp	x23, 42c000 <__progname@@GLIBC_2.17+0x1aa8>
  40ffac:	ldr	w0, [x23, #2856]
  40ffb0:	tbnz	w0, #31, 40ffe4 <__fxstatat@plt+0xcb04>
  40ffb4:	cmp	w22, #0x2
  40ffb8:	b.eq	41015c <__fxstatat@plt+0xcc7c>  // b.none
  40ffbc:	ldr	x1, [sp, #72]
  40ffc0:	tbnz	w19, #31, 4101b0 <__fxstatat@plt+0xccd0>
  40ffc4:	mov	w0, w19
  40ffc8:	bl	402ee0 <futimens@plt>
  40ffcc:	mov	w20, w0
  40ffd0:	cmp	w0, #0x0
  40ffd4:	b.le	4101d0 <__fxstatat@plt+0xccf0>
  40ffd8:	bl	4033f0 <__errno_location@plt>
  40ffdc:	mov	w1, #0x26                  	// #38
  40ffe0:	str	w1, [x0]
  40ffe4:	add	x1, x23, #0xb28
  40ffe8:	mov	w0, #0xffffffff            	// #-1
  40ffec:	str	w0, [x23, #2856]
  40fff0:	str	w0, [x1, #4]
  40fff4:	cbz	w22, 410040 <__fxstatat@plt+0xcb60>
  40fff8:	cmp	w22, #0x3
  40fffc:	b.eq	410020 <__fxstatat@plt+0xcb40>  // b.none
  410000:	add	x2, sp, #0xb0
  410004:	tbnz	w19, #31, 4101f4 <__fxstatat@plt+0xcd14>
  410008:	mov	w1, w19
  41000c:	mov	w0, #0x0                   	// #0
  410010:	bl	403340 <__fxstat@plt>
  410014:	cmp	w0, #0x0
  410018:	cset	w0, ne  // ne = any
  41001c:	cbnz	w0, 4102b8 <__fxstatat@plt+0xcdd8>
  410020:	ldr	x0, [sp, #72]
  410024:	cbz	x0, 4100d4 <__fxstatat@plt+0xcbf4>
  410028:	add	x1, sp, #0x48
  41002c:	add	x0, sp, #0xb0
  410030:	mov	w20, #0x0                   	// #0
  410034:	bl	40fdc8 <__fxstatat@plt+0xc8e8>
  410038:	tst	w0, #0xff
  41003c:	b.ne	410138 <__fxstatat@plt+0xcc58>  // b.any
  410040:	ldr	x1, [sp, #72]
  410044:	cbz	x1, 4100d4 <__fxstatat@plt+0xcbf4>
  410048:	ldp	x5, x3, [x1]
  41004c:	mov	x0, #0xf7cf                	// #63439
  410050:	movk	x0, #0xe353, lsl #16
  410054:	add	x22, sp, #0x70
  410058:	ldr	x2, [x1, #24]
  41005c:	movk	x0, #0x9ba5, lsl #32
  410060:	movk	x0, #0x20c4, lsl #48
  410064:	ldr	x1, [x1, #16]
  410068:	smulh	x4, x3, x0
  41006c:	smulh	x0, x2, x0
  410070:	asr	x4, x4, #7
  410074:	asr	x0, x0, #7
  410078:	sub	x3, x4, x3, asr #63
  41007c:	sub	x0, x0, x2, asr #63
  410080:	stp	x5, x3, [sp, #112]
  410084:	mov	x2, x22
  410088:	stp	x1, x0, [sp, #128]
  41008c:	tbnz	w19, #31, 4100e0 <__fxstatat@plt+0xcc00>
  410090:	mov	w0, w19
  410094:	mov	x1, #0x0                   	// #0
  410098:	bl	402e90 <futimesat@plt>
  41009c:	mov	w20, w0
  4100a0:	cbz	w0, 410108 <__fxstatat@plt+0xcc28>
  4100a4:	mov	w20, #0xffffffff            	// #-1
  4100a8:	cbz	x21, 410138 <__fxstatat@plt+0xcc58>
  4100ac:	mov	x1, x22
  4100b0:	mov	x0, x21
  4100b4:	bl	403330 <utimes@plt>
  4100b8:	mov	w20, w0
  4100bc:	ldr	x23, [sp, #48]
  4100c0:	mov	w0, w20
  4100c4:	ldp	x19, x20, [sp, #16]
  4100c8:	ldp	x21, x22, [sp, #32]
  4100cc:	ldp	x29, x30, [sp], #304
  4100d0:	ret
  4100d4:	mov	x22, #0x0                   	// #0
  4100d8:	mov	x2, x22
  4100dc:	tbz	w19, #31, 410090 <__fxstatat@plt+0xcbb0>
  4100e0:	mov	x1, x21
  4100e4:	mov	w0, #0xffffff9c            	// #-100
  4100e8:	bl	402e90 <futimesat@plt>
  4100ec:	mov	w20, w0
  4100f0:	mov	w0, w20
  4100f4:	ldp	x19, x20, [sp, #16]
  4100f8:	ldp	x21, x22, [sp, #32]
  4100fc:	ldr	x23, [sp, #48]
  410100:	ldp	x29, x30, [sp], #304
  410104:	ret
  410108:	cbz	x22, 410138 <__fxstatat@plt+0xcc58>
  41010c:	ldr	x3, [x22, #8]
  410110:	mov	x1, #0xa11f                	// #41247
  410114:	ldr	x2, [x22, #24]
  410118:	movk	x1, #0x7, lsl #16
  41011c:	cmp	x3, x1
  410120:	cset	w23, gt
  410124:	cmp	x2, x1
  410128:	cset	w21, gt
  41012c:	cmp	w23, #0x0
  410130:	ccmp	w21, #0x0, #0x0, eq  // eq = none
  410134:	b.ne	410238 <__fxstatat@plt+0xcd58>  // b.any
  410138:	mov	w0, w20
  41013c:	ldp	x19, x20, [sp, #16]
  410140:	ldp	x21, x22, [sp, #32]
  410144:	ldr	x23, [sp, #48]
  410148:	ldp	x29, x30, [sp], #304
  41014c:	ret
  410150:	mov	w22, #0x0                   	// #0
  410154:	str	xzr, [sp, #72]
  410158:	b	40ff98 <__fxstatat@plt+0xcab8>
  41015c:	add	x2, sp, #0xb0
  410160:	tbnz	w19, #31, 410210 <__fxstatat@plt+0xcd30>
  410164:	mov	w1, w19
  410168:	mov	w0, #0x0                   	// #0
  41016c:	bl	403340 <__fxstat@plt>
  410170:	cmp	w0, #0x0
  410174:	cset	w0, ne  // ne = any
  410178:	cbnz	w0, 4102b8 <__fxstatat@plt+0xcdd8>
  41017c:	ldr	x1, [sp, #72]
  410180:	mov	x0, #0x3ffffffe            	// #1073741822
  410184:	ldr	x2, [x1, #8]
  410188:	cmp	x2, x0
  41018c:	b.eq	410228 <__fxstatat@plt+0xcd48>  // b.none
  410190:	ldr	x2, [x1, #24]
  410194:	mov	w22, #0x3                   	// #3
  410198:	cmp	x2, x0
  41019c:	b.ne	40ffc0 <__fxstatat@plt+0xcae0>  // b.any
  4101a0:	ldp	x2, x0, [sp, #264]
  4101a4:	stp	x2, x0, [x1, #16]
  4101a8:	tbz	w19, #31, 40ffc4 <__fxstatat@plt+0xcae4>
  4101ac:	nop
  4101b0:	mov	x2, x1
  4101b4:	mov	w3, #0x0                   	// #0
  4101b8:	mov	x1, x21
  4101bc:	mov	w0, #0xffffff9c            	// #-100
  4101c0:	bl	403250 <utimensat@plt>
  4101c4:	mov	w20, w0
  4101c8:	cmp	w0, #0x0
  4101cc:	b.gt	40ffd8 <__fxstatat@plt+0xcaf8>
  4101d0:	b.ne	4102c4 <__fxstatat@plt+0xcde4>  // b.any
  4101d4:	mov	w0, #0x1                   	// #1
  4101d8:	str	w0, [x23, #2856]
  4101dc:	mov	w0, w20
  4101e0:	ldp	x19, x20, [sp, #16]
  4101e4:	ldp	x21, x22, [sp, #32]
  4101e8:	ldr	x23, [sp, #48]
  4101ec:	ldp	x29, x30, [sp], #304
  4101f0:	ret
  4101f4:	mov	x1, x21
  4101f8:	mov	w0, #0x0                   	// #0
  4101fc:	bl	403420 <__xstat@plt>
  410200:	cmp	w0, #0x0
  410204:	cset	w0, ne  // ne = any
  410208:	cbz	w0, 410020 <__fxstatat@plt+0xcb40>
  41020c:	b	4102b8 <__fxstatat@plt+0xcdd8>
  410210:	mov	x1, x21
  410214:	mov	w0, #0x0                   	// #0
  410218:	bl	403420 <__xstat@plt>
  41021c:	cmp	w0, #0x0
  410220:	cset	w0, ne  // ne = any
  410224:	b	410178 <__fxstatat@plt+0xcc98>
  410228:	ldp	x2, x0, [sp, #248]
  41022c:	mov	w22, #0x3                   	// #3
  410230:	stp	x2, x0, [x1]
  410234:	b	40ffc0 <__fxstatat@plt+0xcae0>
  410238:	add	x2, sp, #0xb0
  41023c:	mov	w1, w19
  410240:	bl	403340 <__fxstat@plt>
  410244:	cbnz	w0, 410138 <__fxstatat@plt+0xcc58>
  410248:	ldr	x2, [x22, #16]
  41024c:	ldr	x1, [sp, #264]
  410250:	ldp	x4, x5, [x22]
  410254:	sub	x1, x1, x2
  410258:	ldr	x2, [x22]
  41025c:	stp	x4, x5, [sp, #144]
  410260:	cmp	x1, #0x1
  410264:	ldr	x0, [sp, #248]
  410268:	csel	w21, w21, wzr, eq  // eq = none
  41026c:	ldp	x4, x5, [x22, #16]
  410270:	stp	x4, x5, [sp, #160]
  410274:	cmp	w23, #0x0
  410278:	sub	x0, x0, x2
  41027c:	ccmp	x0, #0x1, #0x0, ne  // ne = any
  410280:	b.ne	4102d8 <__fxstatat@plt+0xcdf8>  // b.any
  410284:	ldr	x0, [sp, #256]
  410288:	cbnz	x0, 4102d8 <__fxstatat@plt+0xcdf8>
  41028c:	str	xzr, [sp, #152]
  410290:	cbz	w21, 41029c <__fxstatat@plt+0xcdbc>
  410294:	ldr	x0, [sp, #272]
  410298:	cbz	x0, 4102e4 <__fxstatat@plt+0xce04>
  41029c:	mov	w0, w19
  4102a0:	add	x2, sp, #0x90
  4102a4:	mov	x1, #0x0                   	// #0
  4102a8:	bl	402e90 <futimesat@plt>
  4102ac:	mov	w20, #0x0                   	// #0
  4102b0:	ldr	x23, [sp, #48]
  4102b4:	b	4100c0 <__fxstatat@plt+0xcbe0>
  4102b8:	ldr	x23, [sp, #48]
  4102bc:	mov	w20, #0xffffffff            	// #-1
  4102c0:	b	4100c0 <__fxstatat@plt+0xcbe0>
  4102c4:	bl	4033f0 <__errno_location@plt>
  4102c8:	ldr	w0, [x0]
  4102cc:	cmp	w0, #0x26
  4102d0:	b.ne	4101d4 <__fxstatat@plt+0xccf4>  // b.any
  4102d4:	b	40ffe4 <__fxstatat@plt+0xcb04>
  4102d8:	cbz	w21, 4102ac <__fxstatat@plt+0xcdcc>
  4102dc:	ldr	x0, [sp, #272]
  4102e0:	cbnz	x0, 4102ac <__fxstatat@plt+0xcdcc>
  4102e4:	str	xzr, [sp, #168]
  4102e8:	b	41029c <__fxstatat@plt+0xcdbc>
  4102ec:	bl	4033f0 <__errno_location@plt>
  4102f0:	mov	w20, #0xffffffff            	// #-1
  4102f4:	mov	w1, #0x9                   	// #9
  4102f8:	str	w1, [x0]
  4102fc:	b	4100c0 <__fxstatat@plt+0xcbe0>
  410300:	mov	x2, x1
  410304:	mov	x1, x0
  410308:	mov	w0, #0xffffffff            	// #-1
  41030c:	b	40ff58 <__fxstatat@plt+0xca78>
  410310:	stp	x29, x30, [sp, #-240]!
  410314:	mov	x2, x1
  410318:	mov	x29, sp
  41031c:	stp	x19, x20, [sp, #16]
  410320:	mov	x20, x0
  410324:	stp	x21, x22, [sp, #32]
  410328:	str	x23, [sp, #48]
  41032c:	cbz	x1, 410440 <__fxstatat@plt+0xcf60>
  410330:	ldp	x4, x5, [x1]
  410334:	add	x0, sp, #0x50
  410338:	ldp	x2, x3, [x1, #16]
  41033c:	str	x0, [sp, #72]
  410340:	stp	x4, x5, [sp, #80]
  410344:	stp	x2, x3, [sp, #96]
  410348:	bl	40fea0 <__fxstatat@plt+0xc9c0>
  41034c:	mov	w21, w0
  410350:	tbnz	w0, #31, 410478 <__fxstatat@plt+0xcf98>
  410354:	adrp	x23, 42c000 <__progname@@GLIBC_2.17+0x1aa8>
  410358:	add	x22, x23, #0xb28
  41035c:	ldr	w0, [x22, #4]
  410360:	tbnz	w0, #31, 4103d0 <__fxstatat@plt+0xcef0>
  410364:	cmp	w21, #0x2
  410368:	b.ne	4104c8 <__fxstatat@plt+0xcfe8>  // b.any
  41036c:	add	x2, sp, #0x70
  410370:	mov	x1, x20
  410374:	mov	w0, #0x0                   	// #0
  410378:	bl	403310 <__lxstat@plt>
  41037c:	cbnz	w0, 410478 <__fxstatat@plt+0xcf98>
  410380:	ldr	x2, [sp, #72]
  410384:	mov	x0, #0x3ffffffe            	// #1073741822
  410388:	ldr	x1, [x2, #8]
  41038c:	cmp	x1, x0
  410390:	b.eq	4104d0 <__fxstatat@plt+0xcff0>  // b.none
  410394:	ldr	x1, [x2, #24]
  410398:	mov	w21, #0x3                   	// #3
  41039c:	cmp	x1, x0
  4103a0:	b.eq	4104e0 <__fxstatat@plt+0xd000>  // b.none
  4103a4:	nop
  4103a8:	mov	x1, x20
  4103ac:	mov	w3, #0x100                 	// #256
  4103b0:	mov	w0, #0xffffff9c            	// #-100
  4103b4:	bl	403250 <utimensat@plt>
  4103b8:	mov	w19, w0
  4103bc:	cmp	w0, #0x0
  4103c0:	b.le	410480 <__fxstatat@plt+0xcfa0>
  4103c4:	bl	4033f0 <__errno_location@plt>
  4103c8:	mov	w1, #0x26                  	// #38
  4103cc:	str	w1, [x0]
  4103d0:	mov	w0, #0xffffffff            	// #-1
  4103d4:	str	w0, [x22, #4]
  4103d8:	cbz	w21, 410460 <__fxstatat@plt+0xcf80>
  4103dc:	cmp	w21, #0x3
  4103e0:	b.ne	4104a8 <__fxstatat@plt+0xcfc8>  // b.any
  4103e4:	ldr	x0, [sp, #72]
  4103e8:	cbz	x0, 410404 <__fxstatat@plt+0xcf24>
  4103ec:	add	x1, sp, #0x48
  4103f0:	add	x0, sp, #0x70
  4103f4:	mov	w19, #0x0                   	// #0
  4103f8:	bl	40fdc8 <__fxstatat@plt+0xc8e8>
  4103fc:	tst	w0, #0xff
  410400:	b.ne	410428 <__fxstatat@plt+0xcf48>  // b.any
  410404:	ldr	w0, [sp, #128]
  410408:	and	w0, w0, #0xf000
  41040c:	cmp	w0, #0xa, lsl #12
  410410:	b.eq	410500 <__fxstatat@plt+0xd020>  // b.none
  410414:	ldr	x2, [sp, #72]
  410418:	mov	x1, x20
  41041c:	mov	w0, #0xffffffff            	// #-1
  410420:	bl	40ff58 <__fxstatat@plt+0xca78>
  410424:	mov	w19, w0
  410428:	mov	w0, w19
  41042c:	ldp	x19, x20, [sp, #16]
  410430:	ldp	x21, x22, [sp, #32]
  410434:	ldr	x23, [sp, #48]
  410438:	ldp	x29, x30, [sp], #240
  41043c:	ret
  410440:	adrp	x23, 42c000 <__progname@@GLIBC_2.17+0x1aa8>
  410444:	add	x22, x23, #0xb28
  410448:	str	xzr, [sp, #72]
  41044c:	mov	w21, #0x0                   	// #0
  410450:	ldr	w0, [x22, #4]
  410454:	tbz	w0, #31, 4103a8 <__fxstatat@plt+0xcec8>
  410458:	mov	w0, #0xffffffff            	// #-1
  41045c:	str	w0, [x22, #4]
  410460:	add	x2, sp, #0x70
  410464:	mov	x1, x20
  410468:	mov	w0, #0x0                   	// #0
  41046c:	bl	403310 <__lxstat@plt>
  410470:	cbz	w0, 410404 <__fxstatat@plt+0xcf24>
  410474:	nop
  410478:	mov	w19, #0xffffffff            	// #-1
  41047c:	b	410428 <__fxstatat@plt+0xcf48>
  410480:	b.ne	4104ec <__fxstatat@plt+0xd00c>  // b.any
  410484:	mov	w0, #0x1                   	// #1
  410488:	str	w0, [x23, #2856]
  41048c:	str	w0, [x22, #4]
  410490:	mov	w0, w19
  410494:	ldp	x19, x20, [sp, #16]
  410498:	ldp	x21, x22, [sp, #32]
  41049c:	ldr	x23, [sp, #48]
  4104a0:	ldp	x29, x30, [sp], #240
  4104a4:	ret
  4104a8:	add	x2, sp, #0x70
  4104ac:	mov	x1, x20
  4104b0:	mov	w0, #0x0                   	// #0
  4104b4:	bl	403310 <__lxstat@plt>
  4104b8:	cbnz	w0, 410478 <__fxstatat@plt+0xcf98>
  4104bc:	ldr	x0, [sp, #72]
  4104c0:	cbnz	x0, 4103ec <__fxstatat@plt+0xcf0c>
  4104c4:	b	410404 <__fxstatat@plt+0xcf24>
  4104c8:	ldr	x2, [sp, #72]
  4104cc:	b	4103a8 <__fxstatat@plt+0xcec8>
  4104d0:	ldp	x1, x0, [sp, #184]
  4104d4:	mov	w21, #0x3                   	// #3
  4104d8:	stp	x1, x0, [x2]
  4104dc:	b	4103a8 <__fxstatat@plt+0xcec8>
  4104e0:	ldp	x1, x0, [sp, #200]
  4104e4:	stp	x1, x0, [x2, #16]
  4104e8:	b	4103a8 <__fxstatat@plt+0xcec8>
  4104ec:	bl	4033f0 <__errno_location@plt>
  4104f0:	ldr	w0, [x0]
  4104f4:	cmp	w0, #0x26
  4104f8:	b.ne	410484 <__fxstatat@plt+0xcfa4>  // b.any
  4104fc:	b	4103d0 <__fxstatat@plt+0xcef0>
  410500:	bl	4033f0 <__errno_location@plt>
  410504:	mov	w19, #0xffffffff            	// #-1
  410508:	mov	w1, #0x26                  	// #38
  41050c:	str	w1, [x0]
  410510:	b	410428 <__fxstatat@plt+0xcf48>
  410514:	nop
  410518:	stp	x29, x30, [sp, #-96]!
  41051c:	mov	x29, sp
  410520:	ldp	x8, x9, [x5]
  410524:	stp	x19, x20, [sp, #16]
  410528:	mov	x20, x2
  41052c:	ldp	x6, x7, [x5, #16]
  410530:	stp	x21, x22, [sp, #32]
  410534:	mov	w21, w0
  410538:	mov	w22, w1
  41053c:	mov	x0, x4
  410540:	add	x1, sp, #0x40
  410544:	str	x23, [sp, #48]
  410548:	mov	w23, w3
  41054c:	stp	x8, x9, [sp, #64]
  410550:	stp	x6, x7, [sp, #80]
  410554:	bl	4115c0 <__fxstatat@plt+0xe0e0>
  410558:	cbz	x0, 4105cc <__fxstatat@plt+0xd0ec>
  41055c:	mov	x19, x0
  410560:	cbz	x20, 41059c <__fxstatat@plt+0xd0bc>
  410564:	mov	w3, w23
  410568:	mov	x2, x20
  41056c:	mov	w1, w22
  410570:	mov	w0, w21
  410574:	mov	x5, x19
  410578:	adrp	x4, 415000 <__fxstatat@plt+0x11b20>
  41057c:	add	x4, x4, #0x148
  410580:	bl	403490 <error_at_line@plt>
  410584:	mov	x0, x19
  410588:	ldp	x19, x20, [sp, #16]
  41058c:	ldp	x21, x22, [sp, #32]
  410590:	ldr	x23, [sp, #48]
  410594:	ldp	x29, x30, [sp], #96
  410598:	b	4031b0 <free@plt>
  41059c:	mov	w1, w22
  4105a0:	mov	w0, w21
  4105a4:	mov	x3, x19
  4105a8:	adrp	x2, 415000 <__fxstatat@plt+0x11b20>
  4105ac:	add	x2, x2, #0x148
  4105b0:	bl	402c90 <error@plt>
  4105b4:	mov	x0, x19
  4105b8:	ldp	x19, x20, [sp, #16]
  4105bc:	ldp	x21, x22, [sp, #32]
  4105c0:	ldr	x23, [sp, #48]
  4105c4:	ldp	x29, x30, [sp], #96
  4105c8:	b	4031b0 <free@plt>
  4105cc:	bl	4033f0 <__errno_location@plt>
  4105d0:	mov	x3, x0
  4105d4:	mov	w2, #0x5                   	// #5
  4105d8:	adrp	x1, 416000 <__fxstatat@plt+0x12b20>
  4105dc:	mov	x0, #0x0                   	// #0
  4105e0:	add	x1, x1, #0x10
  4105e4:	ldr	w19, [x3]
  4105e8:	bl	403350 <dcgettext@plt>
  4105ec:	mov	x2, x0
  4105f0:	mov	w0, #0x0                   	// #0
  4105f4:	mov	w1, w19
  4105f8:	bl	402c90 <error@plt>
  4105fc:	bl	403070 <abort@plt>
  410600:	mov	x6, x3
  410604:	stp	x29, x30, [sp, #-48]!
  410608:	mov	x4, x2
  41060c:	mov	x29, sp
  410610:	ldp	x8, x9, [x6]
  410614:	stp	x8, x9, [sp, #16]
  410618:	add	x5, sp, #0x10
  41061c:	ldp	x6, x7, [x6, #16]
  410620:	mov	w3, #0x0                   	// #0
  410624:	mov	x2, #0x0                   	// #0
  410628:	stp	x6, x7, [sp, #32]
  41062c:	bl	410518 <__fxstatat@plt+0xd038>
  410630:	ldp	x29, x30, [sp], #48
  410634:	ret
  410638:	sub	sp, sp, #0x50
  41063c:	stp	x29, x30, [sp, #32]
  410640:	add	x29, sp, #0x20
  410644:	stp	x19, x20, [sp, #48]
  410648:	mov	x19, x5
  41064c:	mov	x20, x4
  410650:	str	x21, [sp, #64]
  410654:	mov	x5, x3
  410658:	mov	x21, x0
  41065c:	cbz	x1, 410838 <__fxstatat@plt+0xd358>
  410660:	mov	x4, x2
  410664:	mov	x3, x1
  410668:	adrp	x2, 416000 <__fxstatat@plt+0x12b20>
  41066c:	mov	w1, #0x1                   	// #1
  410670:	add	x2, x2, #0x30
  410674:	bl	403120 <__fprintf_chk@plt>
  410678:	mov	w2, #0x5                   	// #5
  41067c:	adrp	x1, 416000 <__fxstatat@plt+0x12b20>
  410680:	mov	x0, #0x0                   	// #0
  410684:	add	x1, x1, #0x48
  410688:	bl	403350 <dcgettext@plt>
  41068c:	mov	x3, x0
  410690:	mov	w4, #0x7e3                 	// #2019
  410694:	mov	w1, #0x1                   	// #1
  410698:	mov	x0, x21
  41069c:	adrp	x2, 416000 <__fxstatat@plt+0x12b20>
  4106a0:	add	x2, x2, #0x340
  4106a4:	bl	403120 <__fprintf_chk@plt>
  4106a8:	mov	w2, #0x5                   	// #5
  4106ac:	adrp	x1, 416000 <__fxstatat@plt+0x12b20>
  4106b0:	mov	x0, #0x0                   	// #0
  4106b4:	add	x1, x1, #0x50
  4106b8:	bl	403350 <dcgettext@plt>
  4106bc:	mov	x1, x21
  4106c0:	bl	403360 <fputs_unlocked@plt>
  4106c4:	cmp	x19, #0x5
  4106c8:	b.eq	410854 <__fxstatat@plt+0xd374>  // b.none
  4106cc:	b.hi	410720 <__fxstatat@plt+0xd240>  // b.pmore
  4106d0:	cmp	x19, #0x2
  4106d4:	b.eq	410894 <__fxstatat@plt+0xd3b4>  // b.none
  4106d8:	b.ls	410794 <__fxstatat@plt+0xd2b4>  // b.plast
  4106dc:	cmp	x19, #0x3
  4106e0:	b.eq	410914 <__fxstatat@plt+0xd434>  // b.none
  4106e4:	mov	w2, #0x5                   	// #5
  4106e8:	adrp	x1, 416000 <__fxstatat@plt+0x12b20>
  4106ec:	mov	x0, #0x0                   	// #0
  4106f0:	add	x1, x1, #0x168
  4106f4:	bl	403350 <dcgettext@plt>
  4106f8:	mov	x2, x0
  4106fc:	ldp	x3, x4, [x20]
  410700:	mov	x0, x21
  410704:	ldp	x5, x6, [x20, #16]
  410708:	mov	w1, #0x1                   	// #1
  41070c:	ldp	x29, x30, [sp, #32]
  410710:	ldp	x19, x20, [sp, #48]
  410714:	ldr	x21, [sp, #64]
  410718:	add	sp, sp, #0x50
  41071c:	b	403120 <__fprintf_chk@plt>
  410720:	cmp	x19, #0x8
  410724:	b.eq	410950 <__fxstatat@plt+0xd470>  // b.none
  410728:	b.ls	4107d8 <__fxstatat@plt+0xd2f8>  // b.plast
  41072c:	cmp	x19, #0x9
  410730:	b.ne	410904 <__fxstatat@plt+0xd424>  // b.any
  410734:	adrp	x1, 416000 <__fxstatat@plt+0x12b20>
  410738:	add	x1, x1, #0x238
  41073c:	mov	w2, #0x5                   	// #5
  410740:	mov	x0, #0x0                   	// #0
  410744:	bl	403350 <dcgettext@plt>
  410748:	ldp	x7, x8, [x20, #32]
  41074c:	mov	x2, x0
  410750:	ldp	x3, x4, [x20]
  410754:	mov	x0, x21
  410758:	ldp	x5, x6, [x20, #16]
  41075c:	str	x8, [sp]
  410760:	mov	w1, #0x1                   	// #1
  410764:	ldr	x8, [x20, #48]
  410768:	str	x8, [sp, #8]
  41076c:	ldr	x8, [x20, #56]
  410770:	str	x8, [sp, #16]
  410774:	ldr	x8, [x20, #64]
  410778:	str	x8, [sp, #24]
  41077c:	bl	403120 <__fprintf_chk@plt>
  410780:	ldp	x29, x30, [sp, #32]
  410784:	ldp	x19, x20, [sp, #48]
  410788:	ldr	x21, [sp, #64]
  41078c:	add	sp, sp, #0x50
  410790:	ret
  410794:	cbz	x19, 410824 <__fxstatat@plt+0xd344>
  410798:	cmp	x19, #0x1
  41079c:	b.ne	410904 <__fxstatat@plt+0xd424>  // b.any
  4107a0:	mov	w2, #0x5                   	// #5
  4107a4:	adrp	x1, 416000 <__fxstatat@plt+0x12b20>
  4107a8:	mov	x0, #0x0                   	// #0
  4107ac:	add	x1, x1, #0x120
  4107b0:	bl	403350 <dcgettext@plt>
  4107b4:	mov	x2, x0
  4107b8:	mov	w1, w19
  4107bc:	mov	x0, x21
  4107c0:	ldr	x3, [x20]
  4107c4:	ldp	x29, x30, [sp, #32]
  4107c8:	ldp	x19, x20, [sp, #48]
  4107cc:	ldr	x21, [sp, #64]
  4107d0:	add	sp, sp, #0x50
  4107d4:	b	403120 <__fprintf_chk@plt>
  4107d8:	cmp	x19, #0x6
  4107dc:	b.eq	4108cc <__fxstatat@plt+0xd3ec>  // b.none
  4107e0:	cmp	x19, #0x7
  4107e4:	b.ne	410904 <__fxstatat@plt+0xd424>  // b.any
  4107e8:	mov	w2, #0x5                   	// #5
  4107ec:	adrp	x1, 416000 <__fxstatat@plt+0x12b20>
  4107f0:	mov	x0, #0x0                   	// #0
  4107f4:	add	x1, x1, #0x1d8
  4107f8:	bl	403350 <dcgettext@plt>
  4107fc:	mov	x2, x0
  410800:	ldp	x7, x8, [x20, #32]
  410804:	mov	x0, x21
  410808:	ldp	x3, x4, [x20]
  41080c:	mov	w1, #0x1                   	// #1
  410810:	ldp	x5, x6, [x20, #16]
  410814:	str	x8, [sp]
  410818:	ldr	x8, [x20, #48]
  41081c:	str	x8, [sp, #8]
  410820:	bl	403120 <__fprintf_chk@plt>
  410824:	ldp	x29, x30, [sp, #32]
  410828:	ldp	x19, x20, [sp, #48]
  41082c:	ldr	x21, [sp, #64]
  410830:	add	sp, sp, #0x50
  410834:	ret
  410838:	mov	x4, x3
  41083c:	mov	w1, #0x1                   	// #1
  410840:	mov	x3, x2
  410844:	adrp	x2, 416000 <__fxstatat@plt+0x12b20>
  410848:	add	x2, x2, #0x40
  41084c:	bl	403120 <__fprintf_chk@plt>
  410850:	b	410678 <__fxstatat@plt+0xd198>
  410854:	mov	w2, w19
  410858:	adrp	x1, 416000 <__fxstatat@plt+0x12b20>
  41085c:	mov	x0, #0x0                   	// #0
  410860:	add	x1, x1, #0x188
  410864:	bl	403350 <dcgettext@plt>
  410868:	mov	x2, x0
  41086c:	ldp	x3, x4, [x20]
  410870:	mov	x0, x21
  410874:	ldp	x5, x6, [x20, #16]
  410878:	mov	w1, #0x1                   	// #1
  41087c:	ldp	x29, x30, [sp, #32]
  410880:	ldr	x7, [x20, #32]
  410884:	ldp	x19, x20, [sp, #48]
  410888:	ldr	x21, [sp, #64]
  41088c:	add	sp, sp, #0x50
  410890:	b	403120 <__fprintf_chk@plt>
  410894:	mov	w2, #0x5                   	// #5
  410898:	adrp	x1, 416000 <__fxstatat@plt+0x12b20>
  41089c:	mov	x0, #0x0                   	// #0
  4108a0:	add	x1, x1, #0x130
  4108a4:	bl	403350 <dcgettext@plt>
  4108a8:	mov	x2, x0
  4108ac:	ldp	x3, x4, [x20]
  4108b0:	mov	x0, x21
  4108b4:	ldp	x29, x30, [sp, #32]
  4108b8:	mov	w1, #0x1                   	// #1
  4108bc:	ldp	x19, x20, [sp, #48]
  4108c0:	ldr	x21, [sp, #64]
  4108c4:	add	sp, sp, #0x50
  4108c8:	b	403120 <__fprintf_chk@plt>
  4108cc:	mov	w2, #0x5                   	// #5
  4108d0:	adrp	x1, 416000 <__fxstatat@plt+0x12b20>
  4108d4:	mov	x0, #0x0                   	// #0
  4108d8:	add	x1, x1, #0x1b0
  4108dc:	bl	403350 <dcgettext@plt>
  4108e0:	mov	x2, x0
  4108e4:	ldp	x3, x4, [x20]
  4108e8:	mov	x0, x21
  4108ec:	ldp	x5, x6, [x20, #16]
  4108f0:	mov	w1, #0x1                   	// #1
  4108f4:	ldp	x7, x8, [x20, #32]
  4108f8:	str	x8, [sp]
  4108fc:	bl	403120 <__fprintf_chk@plt>
  410900:	b	410824 <__fxstatat@plt+0xd344>
  410904:	adrp	x1, 416000 <__fxstatat@plt+0x12b20>
  410908:	mov	w2, #0x5                   	// #5
  41090c:	add	x1, x1, #0x270
  410910:	b	410740 <__fxstatat@plt+0xd260>
  410914:	mov	w2, #0x5                   	// #5
  410918:	adrp	x1, 416000 <__fxstatat@plt+0x12b20>
  41091c:	mov	x0, #0x0                   	// #0
  410920:	add	x1, x1, #0x148
  410924:	bl	403350 <dcgettext@plt>
  410928:	mov	x2, x0
  41092c:	ldp	x3, x4, [x20]
  410930:	mov	x0, x21
  410934:	ldr	x5, [x20, #16]
  410938:	mov	w1, #0x1                   	// #1
  41093c:	ldp	x29, x30, [sp, #32]
  410940:	ldp	x19, x20, [sp, #48]
  410944:	ldr	x21, [sp, #64]
  410948:	add	sp, sp, #0x50
  41094c:	b	403120 <__fprintf_chk@plt>
  410950:	mov	w2, #0x5                   	// #5
  410954:	adrp	x1, 416000 <__fxstatat@plt+0x12b20>
  410958:	mov	x0, #0x0                   	// #0
  41095c:	add	x1, x1, #0x208
  410960:	bl	403350 <dcgettext@plt>
  410964:	mov	x2, x0
  410968:	ldp	x7, x8, [x20, #32]
  41096c:	mov	x0, x21
  410970:	ldp	x3, x4, [x20]
  410974:	mov	w1, #0x1                   	// #1
  410978:	ldp	x5, x6, [x20, #16]
  41097c:	str	x8, [sp]
  410980:	ldr	x8, [x20, #48]
  410984:	str	x8, [sp, #8]
  410988:	ldr	x8, [x20, #56]
  41098c:	str	x8, [sp, #16]
  410990:	bl	403120 <__fprintf_chk@plt>
  410994:	b	410824 <__fxstatat@plt+0xd344>
  410998:	ldr	x5, [x4]
  41099c:	cbz	x5, 4109b8 <__fxstatat@plt+0xd4d8>
  4109a0:	mov	x5, #0x0                   	// #0
  4109a4:	nop
  4109a8:	add	x5, x5, #0x1
  4109ac:	ldr	x6, [x4, x5, lsl #3]
  4109b0:	cbnz	x6, 4109a8 <__fxstatat@plt+0xd4c8>
  4109b4:	b	410638 <__fxstatat@plt+0xd158>
  4109b8:	mov	x5, #0x0                   	// #0
  4109bc:	b	410638 <__fxstatat@plt+0xd158>
  4109c0:	stp	x29, x30, [sp, #-96]!
  4109c4:	mov	x5, #0x0                   	// #0
  4109c8:	mov	x29, sp
  4109cc:	add	x8, sp, #0x10
  4109d0:	ldr	w7, [x4, #24]
  4109d4:	ldp	x6, x11, [x4]
  4109d8:	b	410a00 <__fxstatat@plt+0xd520>
  4109dc:	mov	x4, x6
  4109e0:	add	x8, x8, #0x8
  4109e4:	and	x6, x10, #0xfffffffffffffff8
  4109e8:	ldr	x4, [x4]
  4109ec:	stur	x4, [x8, #-8]
  4109f0:	cbz	x4, 410a30 <__fxstatat@plt+0xd550>
  4109f4:	add	x5, x5, #0x1
  4109f8:	cmp	x5, #0xa
  4109fc:	b.eq	410a30 <__fxstatat@plt+0xd550>  // b.none
  410a00:	add	x10, x6, #0xf
  410a04:	add	w9, w7, #0x8
  410a08:	tbz	w7, #31, 4109dc <__fxstatat@plt+0xd4fc>
  410a0c:	add	x4, x11, w7, sxtw
  410a10:	add	x10, x6, #0xf
  410a14:	mov	w7, w9
  410a18:	cmp	w9, #0x0
  410a1c:	b.gt	4109dc <__fxstatat@plt+0xd4fc>
  410a20:	ldr	x4, [x4]
  410a24:	str	x4, [x8]
  410a28:	add	x8, x8, #0x8
  410a2c:	cbnz	x4, 4109f4 <__fxstatat@plt+0xd514>
  410a30:	add	x4, sp, #0x10
  410a34:	bl	410638 <__fxstatat@plt+0xd158>
  410a38:	ldp	x29, x30, [sp], #96
  410a3c:	ret
  410a40:	stp	x29, x30, [sp, #-288]!
  410a44:	mov	w12, #0xffffffe0            	// #-32
  410a48:	mov	w13, #0xffffff80            	// #-128
  410a4c:	mov	x29, sp
  410a50:	add	x14, sp, #0x100
  410a54:	add	x11, sp, #0x120
  410a58:	add	x9, sp, #0x30
  410a5c:	mov	w8, w12
  410a60:	mov	x10, #0x0                   	// #0
  410a64:	stp	x11, x11, [sp, #16]
  410a68:	str	x14, [sp, #32]
  410a6c:	stp	w12, w13, [sp, #40]
  410a70:	str	q0, [sp, #128]
  410a74:	str	q1, [sp, #144]
  410a78:	str	q2, [sp, #160]
  410a7c:	str	q3, [sp, #176]
  410a80:	str	q4, [sp, #192]
  410a84:	str	q5, [sp, #208]
  410a88:	str	q6, [sp, #224]
  410a8c:	str	q7, [sp, #240]
  410a90:	stp	x4, x5, [sp, #256]
  410a94:	stp	x6, x7, [sp, #272]
  410a98:	b	410ac0 <__fxstatat@plt+0xd5e0>
  410a9c:	mov	x4, x11
  410aa0:	add	x9, x9, #0x8
  410aa4:	add	x11, x11, #0x8
  410aa8:	ldr	x4, [x4]
  410aac:	stur	x4, [x9, #-8]
  410ab0:	cbz	x4, 410aec <__fxstatat@plt+0xd60c>
  410ab4:	add	x10, x10, #0x1
  410ab8:	cmp	x10, #0xa
  410abc:	b.eq	410aec <__fxstatat@plt+0xd60c>  // b.none
  410ac0:	add	w5, w8, #0x8
  410ac4:	tbz	w8, #31, 410a9c <__fxstatat@plt+0xd5bc>
  410ac8:	add	x4, sp, #0x120
  410acc:	cmp	w5, #0x0
  410ad0:	add	x4, x4, w8, sxtw
  410ad4:	mov	w8, w5
  410ad8:	b.gt	410a9c <__fxstatat@plt+0xd5bc>
  410adc:	ldr	x4, [x4]
  410ae0:	str	x4, [x9]
  410ae4:	add	x9, x9, #0x8
  410ae8:	cbnz	x4, 410ab4 <__fxstatat@plt+0xd5d4>
  410aec:	add	x4, sp, #0x30
  410af0:	mov	x5, x10
  410af4:	bl	410638 <__fxstatat@plt+0xd158>
  410af8:	ldp	x29, x30, [sp], #288
  410afc:	ret
  410b00:	stp	x29, x30, [sp, #-16]!
  410b04:	mov	w2, #0x5                   	// #5
  410b08:	adrp	x1, 416000 <__fxstatat@plt+0x12b20>
  410b0c:	mov	x29, sp
  410b10:	add	x1, x1, #0x2b0
  410b14:	mov	x0, #0x0                   	// #0
  410b18:	bl	403350 <dcgettext@plt>
  410b1c:	mov	x1, x0
  410b20:	adrp	x2, 416000 <__fxstatat@plt+0x12b20>
  410b24:	mov	w0, #0x1                   	// #1
  410b28:	add	x2, x2, #0x2c8
  410b2c:	bl	402f20 <__printf_chk@plt>
  410b30:	mov	w2, #0x5                   	// #5
  410b34:	adrp	x1, 416000 <__fxstatat@plt+0x12b20>
  410b38:	mov	x0, #0x0                   	// #0
  410b3c:	add	x1, x1, #0x2e0
  410b40:	bl	403350 <dcgettext@plt>
  410b44:	mov	x1, x0
  410b48:	adrp	x3, 414000 <__fxstatat@plt+0x10b20>
  410b4c:	add	x3, x3, #0x408
  410b50:	adrp	x2, 414000 <__fxstatat@plt+0x10b20>
  410b54:	mov	w0, #0x1                   	// #1
  410b58:	add	x2, x2, #0x430
  410b5c:	bl	402f20 <__printf_chk@plt>
  410b60:	mov	w2, #0x5                   	// #5
  410b64:	adrp	x1, 416000 <__fxstatat@plt+0x12b20>
  410b68:	mov	x0, #0x0                   	// #0
  410b6c:	add	x1, x1, #0x2f8
  410b70:	bl	403350 <dcgettext@plt>
  410b74:	ldp	x29, x30, [sp], #16
  410b78:	adrp	x1, 42a000 <__fxstatat@plt+0x26b20>
  410b7c:	ldr	x1, [x1, #1352]
  410b80:	b	403360 <fputs_unlocked@plt>
  410b84:	nop
  410b88:	stp	x29, x30, [sp, #-32]!
  410b8c:	mov	x29, sp
  410b90:	stp	x19, x20, [sp, #16]
  410b94:	adrp	x19, 42c000 <__progname@@GLIBC_2.17+0x1aa8>
  410b98:	add	x20, x19, #0xb30
  410b9c:	ldrb	w0, [x19, #2864]
  410ba0:	cbz	w0, 410bb4 <__fxstatat@plt+0xd6d4>
  410ba4:	ldrb	w0, [x20, #1]
  410ba8:	ldp	x19, x20, [sp, #16]
  410bac:	ldp	x29, x30, [sp], #32
  410bb0:	ret
  410bb4:	bl	402cd0 <geteuid@plt>
  410bb8:	cmp	w0, #0x0
  410bbc:	cset	w0, eq  // eq = none
  410bc0:	mov	w1, #0x1                   	// #1
  410bc4:	strb	w1, [x19, #2864]
  410bc8:	strb	w0, [x20, #1]
  410bcc:	ldp	x19, x20, [sp, #16]
  410bd0:	ldp	x29, x30, [sp], #32
  410bd4:	ret
  410bd8:	stp	x29, x30, [sp, #-32]!
  410bdc:	mov	x29, sp
  410be0:	str	x19, [sp, #16]
  410be4:	mov	x19, x0
  410be8:	bl	402e80 <malloc@plt>
  410bec:	cmp	x0, #0x0
  410bf0:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  410bf4:	b.ne	410c04 <__fxstatat@plt+0xd724>  // b.any
  410bf8:	ldr	x19, [sp, #16]
  410bfc:	ldp	x29, x30, [sp], #32
  410c00:	ret
  410c04:	bl	410e30 <__fxstatat@plt+0xd950>
  410c08:	umulh	x2, x0, x1
  410c0c:	mul	x0, x0, x1
  410c10:	cmp	x2, #0x0
  410c14:	cset	x1, ne  // ne = any
  410c18:	tbnz	x0, #63, 410c24 <__fxstatat@plt+0xd744>
  410c1c:	cbnz	x1, 410c24 <__fxstatat@plt+0xd744>
  410c20:	b	410bd8 <__fxstatat@plt+0xd6f8>
  410c24:	stp	x29, x30, [sp, #-16]!
  410c28:	mov	x29, sp
  410c2c:	bl	410e30 <__fxstatat@plt+0xd950>
  410c30:	b	410bd8 <__fxstatat@plt+0xd6f8>
  410c34:	nop
  410c38:	stp	x29, x30, [sp, #-32]!
  410c3c:	cmp	x1, #0x0
  410c40:	ccmp	x0, #0x0, #0x4, eq  // eq = none
  410c44:	mov	x29, sp
  410c48:	b.ne	410c70 <__fxstatat@plt+0xd790>  // b.any
  410c4c:	str	x19, [sp, #16]
  410c50:	mov	x19, x1
  410c54:	bl	402fc0 <realloc@plt>
  410c58:	cmp	x0, #0x0
  410c5c:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  410c60:	b.ne	410c80 <__fxstatat@plt+0xd7a0>  // b.any
  410c64:	ldr	x19, [sp, #16]
  410c68:	ldp	x29, x30, [sp], #32
  410c6c:	ret
  410c70:	bl	4031b0 <free@plt>
  410c74:	mov	x0, #0x0                   	// #0
  410c78:	ldp	x29, x30, [sp], #32
  410c7c:	ret
  410c80:	bl	410e30 <__fxstatat@plt+0xd950>
  410c84:	nop
  410c88:	umulh	x3, x1, x2
  410c8c:	mul	x1, x1, x2
  410c90:	cmp	x3, #0x0
  410c94:	cset	x2, ne  // ne = any
  410c98:	tbnz	x1, #63, 410ca4 <__fxstatat@plt+0xd7c4>
  410c9c:	cbnz	x2, 410ca4 <__fxstatat@plt+0xd7c4>
  410ca0:	b	410c38 <__fxstatat@plt+0xd758>
  410ca4:	stp	x29, x30, [sp, #-16]!
  410ca8:	mov	x29, sp
  410cac:	bl	410e30 <__fxstatat@plt+0xd950>
  410cb0:	mov	x4, x1
  410cb4:	ldr	x3, [x1]
  410cb8:	cbz	x0, 410ce4 <__fxstatat@plt+0xd804>
  410cbc:	mov	x1, #0x5555555555555555    	// #6148914691236517205
  410cc0:	movk	x1, #0x5554
  410cc4:	udiv	x1, x1, x2
  410cc8:	cmp	x1, x3
  410ccc:	b.ls	410d00 <__fxstatat@plt+0xd820>  // b.plast
  410cd0:	add	x1, x3, #0x1
  410cd4:	add	x3, x1, x3, lsr #1
  410cd8:	mul	x1, x3, x2
  410cdc:	str	x3, [x4]
  410ce0:	b	410c38 <__fxstatat@plt+0xd758>
  410ce4:	cbz	x3, 410d0c <__fxstatat@plt+0xd82c>
  410ce8:	umulh	x5, x3, x2
  410cec:	mul	x1, x3, x2
  410cf0:	cmp	x5, #0x0
  410cf4:	cset	x2, ne  // ne = any
  410cf8:	tbnz	x1, #63, 410d00 <__fxstatat@plt+0xd820>
  410cfc:	cbz	x2, 410cdc <__fxstatat@plt+0xd7fc>
  410d00:	stp	x29, x30, [sp, #-16]!
  410d04:	mov	x29, sp
  410d08:	bl	410e30 <__fxstatat@plt+0xd950>
  410d0c:	mov	x3, #0x80                  	// #128
  410d10:	cmp	x2, x3
  410d14:	udiv	x3, x3, x2
  410d18:	cinc	x3, x3, hi  // hi = pmore
  410d1c:	b	410ce8 <__fxstatat@plt+0xd808>
  410d20:	mov	x2, x1
  410d24:	ldr	x1, [x1]
  410d28:	cbz	x0, 410d4c <__fxstatat@plt+0xd86c>
  410d2c:	mov	x3, #0x5555555555555555    	// #6148914691236517205
  410d30:	movk	x3, #0x5553
  410d34:	cmp	x1, x3
  410d38:	b.hi	410d64 <__fxstatat@plt+0xd884>  // b.pmore
  410d3c:	add	x3, x1, #0x1
  410d40:	add	x1, x3, x1, lsr #1
  410d44:	str	x1, [x2]
  410d48:	b	410c38 <__fxstatat@plt+0xd758>
  410d4c:	cmp	x1, #0x0
  410d50:	cbnz	x1, 410d60 <__fxstatat@plt+0xd880>
  410d54:	mov	x1, #0x80                  	// #128
  410d58:	str	x1, [x2]
  410d5c:	b	410c38 <__fxstatat@plt+0xd758>
  410d60:	b.ge	410d44 <__fxstatat@plt+0xd864>  // b.tcont
  410d64:	stp	x29, x30, [sp, #-16]!
  410d68:	mov	x29, sp
  410d6c:	bl	410e30 <__fxstatat@plt+0xd950>
  410d70:	stp	x29, x30, [sp, #-32]!
  410d74:	mov	x29, sp
  410d78:	str	x19, [sp, #16]
  410d7c:	mov	x19, x0
  410d80:	bl	410bd8 <__fxstatat@plt+0xd6f8>
  410d84:	mov	x2, x19
  410d88:	mov	w1, #0x0                   	// #0
  410d8c:	ldr	x19, [sp, #16]
  410d90:	ldp	x29, x30, [sp], #32
  410d94:	b	402f40 <memset@plt>
  410d98:	umulh	x4, x0, x1
  410d9c:	stp	x29, x30, [sp, #-16]!
  410da0:	mul	x2, x0, x1
  410da4:	cmp	x4, #0x0
  410da8:	mov	x29, sp
  410dac:	cset	x3, ne  // ne = any
  410db0:	tbnz	x2, #63, 410dc8 <__fxstatat@plt+0xd8e8>
  410db4:	cbnz	x3, 410dc8 <__fxstatat@plt+0xd8e8>
  410db8:	bl	402fa0 <calloc@plt>
  410dbc:	cbz	x0, 410dc8 <__fxstatat@plt+0xd8e8>
  410dc0:	ldp	x29, x30, [sp], #16
  410dc4:	ret
  410dc8:	bl	410e30 <__fxstatat@plt+0xd950>
  410dcc:	nop
  410dd0:	stp	x29, x30, [sp, #-32]!
  410dd4:	mov	x29, sp
  410dd8:	stp	x19, x20, [sp, #16]
  410ddc:	mov	x19, x1
  410de0:	mov	x20, x0
  410de4:	mov	x0, x1
  410de8:	bl	410bd8 <__fxstatat@plt+0xd6f8>
  410dec:	mov	x2, x19
  410df0:	mov	x1, x20
  410df4:	ldp	x19, x20, [sp, #16]
  410df8:	ldp	x29, x30, [sp], #32
  410dfc:	b	402c10 <memcpy@plt>
  410e00:	stp	x29, x30, [sp, #-32]!
  410e04:	mov	x29, sp
  410e08:	str	x19, [sp, #16]
  410e0c:	mov	x19, x0
  410e10:	bl	402c50 <strlen@plt>
  410e14:	mov	x1, x0
  410e18:	mov	x0, x19
  410e1c:	add	x1, x1, #0x1
  410e20:	ldr	x19, [sp, #16]
  410e24:	ldp	x29, x30, [sp], #32
  410e28:	b	410dd0 <__fxstatat@plt+0xd8f0>
  410e2c:	nop
  410e30:	stp	x29, x30, [sp, #-32]!
  410e34:	adrp	x0, 42a000 <__fxstatat@plt+0x26b20>
  410e38:	mov	w2, #0x5                   	// #5
  410e3c:	mov	x29, sp
  410e40:	str	x19, [sp, #16]
  410e44:	adrp	x1, 416000 <__fxstatat@plt+0x12b20>
  410e48:	ldr	w19, [x0, #1216]
  410e4c:	add	x1, x1, #0x370
  410e50:	mov	x0, #0x0                   	// #0
  410e54:	bl	403350 <dcgettext@plt>
  410e58:	adrp	x2, 415000 <__fxstatat@plt+0x11b20>
  410e5c:	mov	x3, x0
  410e60:	add	x2, x2, #0x148
  410e64:	mov	w0, w19
  410e68:	mov	w1, #0x0                   	// #0
  410e6c:	bl	402c90 <error@plt>
  410e70:	bl	403070 <abort@plt>
  410e74:	nop
  410e78:	stp	x29, x30, [sp, #-112]!
  410e7c:	cmp	w2, #0x24
  410e80:	mov	x29, sp
  410e84:	stp	x19, x20, [sp, #16]
  410e88:	stp	x21, x22, [sp, #32]
  410e8c:	stp	x23, x24, [sp, #48]
  410e90:	stp	x25, x26, [sp, #64]
  410e94:	stp	x27, x28, [sp, #80]
  410e98:	b.hi	4113b8 <__fxstatat@plt+0xded8>  // b.pmore
  410e9c:	cmp	x1, #0x0
  410ea0:	mov	x19, x0
  410ea4:	add	x0, sp, #0x68
  410ea8:	mov	x21, x3
  410eac:	csel	x25, x0, x1, eq  // eq = none
  410eb0:	mov	w22, w2
  410eb4:	mov	x23, x4
  410eb8:	bl	4033f0 <__errno_location@plt>
  410ebc:	str	wzr, [x0]
  410ec0:	mov	x20, x0
  410ec4:	bl	403140 <__ctype_b_loc@plt>
  410ec8:	ldrb	w3, [x19]
  410ecc:	mov	x5, x19
  410ed0:	ldr	x1, [x0]
  410ed4:	b	410edc <__fxstatat@plt+0xd9fc>
  410ed8:	ldrb	w3, [x5, #1]!
  410edc:	ubfiz	x4, x3, #1, #8
  410ee0:	ldrh	w4, [x1, x4]
  410ee4:	tbnz	w4, #13, 410ed8 <__fxstatat@plt+0xd9f8>
  410ee8:	cmp	w3, #0x2d
  410eec:	b.eq	410f68 <__fxstatat@plt+0xda88>  // b.none
  410ef0:	mov	w2, w22
  410ef4:	mov	x1, x25
  410ef8:	mov	x0, x19
  410efc:	bl	402c40 <strtoul@plt>
  410f00:	ldr	x28, [x25]
  410f04:	mov	x26, x0
  410f08:	cmp	x28, x19
  410f0c:	b.eq	410f5c <__fxstatat@plt+0xda7c>  // b.none
  410f10:	ldr	w0, [x20]
  410f14:	cbz	w0, 410f54 <__fxstatat@plt+0xda74>
  410f18:	cmp	w0, #0x22
  410f1c:	mov	w27, #0x1                   	// #1
  410f20:	b.ne	410f68 <__fxstatat@plt+0xda88>  // b.any
  410f24:	cbz	x23, 410f30 <__fxstatat@plt+0xda50>
  410f28:	ldrb	w24, [x28]
  410f2c:	cbnz	w24, 411038 <__fxstatat@plt+0xdb58>
  410f30:	str	x26, [x21]
  410f34:	mov	w0, w27
  410f38:	ldp	x19, x20, [sp, #16]
  410f3c:	ldp	x21, x22, [sp, #32]
  410f40:	ldp	x23, x24, [sp, #48]
  410f44:	ldp	x25, x26, [sp, #64]
  410f48:	ldp	x27, x28, [sp, #80]
  410f4c:	ldp	x29, x30, [sp], #112
  410f50:	ret
  410f54:	mov	w27, #0x0                   	// #0
  410f58:	b	410f24 <__fxstatat@plt+0xda44>
  410f5c:	cbz	x23, 410f68 <__fxstatat@plt+0xda88>
  410f60:	ldrb	w24, [x19]
  410f64:	cbnz	w24, 410f8c <__fxstatat@plt+0xdaac>
  410f68:	mov	w27, #0x4                   	// #4
  410f6c:	mov	w0, w27
  410f70:	ldp	x19, x20, [sp, #16]
  410f74:	ldp	x21, x22, [sp, #32]
  410f78:	ldp	x23, x24, [sp, #48]
  410f7c:	ldp	x25, x26, [sp, #64]
  410f80:	ldp	x27, x28, [sp, #80]
  410f84:	ldp	x29, x30, [sp], #112
  410f88:	ret
  410f8c:	mov	w1, w24
  410f90:	mov	x0, x23
  410f94:	mov	w27, #0x0                   	// #0
  410f98:	mov	x26, #0x1                   	// #1
  410f9c:	bl	403240 <strchr@plt>
  410fa0:	cbz	x0, 410f68 <__fxstatat@plt+0xda88>
  410fa4:	sub	w2, w24, #0x45
  410fa8:	and	w2, w2, #0xff
  410fac:	cmp	w2, #0x2f
  410fb0:	b.hi	411050 <__fxstatat@plt+0xdb70>  // b.pmore
  410fb4:	mov	x3, #0x8945                	// #35141
  410fb8:	mov	x19, #0x1                   	// #1
  410fbc:	movk	x3, #0x30, lsl #16
  410fc0:	lsl	x2, x19, x2
  410fc4:	movk	x3, #0x8144, lsl #32
  410fc8:	mov	w22, w19
  410fcc:	tst	x2, x3
  410fd0:	mov	x20, #0x400                 	// #1024
  410fd4:	b.ne	4111b8 <__fxstatat@plt+0xdcd8>  // b.any
  410fd8:	cmp	w24, #0x5a
  410fdc:	b.eq	41136c <__fxstatat@plt+0xde8c>  // b.none
  410fe0:	b.hi	4110ec <__fxstatat@plt+0xdc0c>  // b.pmore
  410fe4:	cmp	w24, #0x4d
  410fe8:	b.eq	411194 <__fxstatat@plt+0xdcb4>  // b.none
  410fec:	b.hi	411080 <__fxstatat@plt+0xdba0>  // b.pmore
  410ff0:	cmp	w24, #0x45
  410ff4:	b.eq	411314 <__fxstatat@plt+0xde34>  // b.none
  410ff8:	b.ls	41105c <__fxstatat@plt+0xdb7c>  // b.plast
  410ffc:	cmp	w24, #0x47
  411000:	b.eq	411108 <__fxstatat@plt+0xdc28>  // b.none
  411004:	cmp	w24, #0x4b
  411008:	b.ne	411048 <__fxstatat@plt+0xdb68>  // b.any
  41100c:	sxtw	x19, w22
  411010:	umulh	x0, x26, x20
  411014:	cbnz	x0, 4111ac <__fxstatat@plt+0xdccc>
  411018:	mul	x26, x26, x20
  41101c:	add	x0, x28, x19
  411020:	str	x0, [x25]
  411024:	orr	w0, w27, #0x2
  411028:	ldrb	w1, [x28, x19]
  41102c:	cmp	w1, #0x0
  411030:	csel	w27, w0, w27, ne  // ne = any
  411034:	b	410f30 <__fxstatat@plt+0xda50>
  411038:	mov	w1, w24
  41103c:	mov	x0, x23
  411040:	bl	403240 <strchr@plt>
  411044:	cbnz	x0, 410fa4 <__fxstatat@plt+0xdac4>
  411048:	orr	w27, w27, #0x2
  41104c:	b	410f30 <__fxstatat@plt+0xda50>
  411050:	mov	w22, #0x1                   	// #1
  411054:	mov	x20, #0x400                 	// #1024
  411058:	b	410fd8 <__fxstatat@plt+0xdaf8>
  41105c:	sxtw	x19, w22
  411060:	cmp	w24, #0x42
  411064:	b.ne	411048 <__fxstatat@plt+0xdb68>  // b.any
  411068:	lsr	x0, x26, #54
  41106c:	lsl	x26, x26, #10
  411070:	cmp	x0, #0x0
  411074:	csinc	w27, w27, wzr, eq  // eq = none
  411078:	csinv	x26, x26, xzr, eq  // eq = none
  41107c:	b	41101c <__fxstatat@plt+0xdb3c>
  411080:	cmp	w24, #0x54
  411084:	b.eq	411344 <__fxstatat@plt+0xde64>  // b.none
  411088:	sxtw	x19, w22
  41108c:	cmp	w24, #0x59
  411090:	b.ne	4110bc <__fxstatat@plt+0xdbdc>  // b.any
  411094:	mov	w0, #0x8                   	// #8
  411098:	mov	w2, #0x0                   	// #0
  41109c:	nop
  4110a0:	umulh	x1, x26, x20
  4110a4:	cbnz	x1, 411408 <__fxstatat@plt+0xdf28>
  4110a8:	mul	x26, x26, x20
  4110ac:	subs	w0, w0, #0x1
  4110b0:	b.ne	4110a0 <__fxstatat@plt+0xdbc0>  // b.any
  4110b4:	orr	w27, w27, w2
  4110b8:	b	41101c <__fxstatat@plt+0xdb3c>
  4110bc:	sxtw	x19, w22
  4110c0:	cmp	w24, #0x50
  4110c4:	b.ne	411048 <__fxstatat@plt+0xdb68>  // b.any
  4110c8:	mov	w0, #0x5                   	// #5
  4110cc:	mov	w2, #0x0                   	// #0
  4110d0:	umulh	x1, x26, x20
  4110d4:	cbnz	x1, 4113fc <__fxstatat@plt+0xdf1c>
  4110d8:	mul	x26, x26, x20
  4110dc:	subs	w0, w0, #0x1
  4110e0:	b.ne	4110d0 <__fxstatat@plt+0xdbf0>  // b.any
  4110e4:	orr	w27, w27, w2
  4110e8:	b	41101c <__fxstatat@plt+0xdb3c>
  4110ec:	cmp	w24, #0x6b
  4110f0:	b.eq	41100c <__fxstatat@plt+0xdb2c>  // b.none
  4110f4:	b.hi	411160 <__fxstatat@plt+0xdc80>  // b.pmore
  4110f8:	cmp	w24, #0x63
  4110fc:	b.eq	41133c <__fxstatat@plt+0xde5c>  // b.none
  411100:	cmp	w24, #0x67
  411104:	b.ne	41113c <__fxstatat@plt+0xdc5c>  // b.any
  411108:	sxtw	x19, w22
  41110c:	umulh	x0, x26, x20
  411110:	cbnz	x0, 4113a8 <__fxstatat@plt+0xdec8>
  411114:	mul	x26, x26, x20
  411118:	umulh	x0, x26, x20
  41111c:	cbnz	x0, 4113a8 <__fxstatat@plt+0xdec8>
  411120:	mul	x26, x26, x20
  411124:	umulh	x0, x26, x20
  411128:	cbnz	x0, 4113a8 <__fxstatat@plt+0xdec8>
  41112c:	mov	w0, #0x0                   	// #0
  411130:	mul	x26, x26, x20
  411134:	orr	w27, w27, w0
  411138:	b	41101c <__fxstatat@plt+0xdb3c>
  41113c:	sxtw	x19, w22
  411140:	cmp	w24, #0x62
  411144:	b.ne	411048 <__fxstatat@plt+0xdb68>  // b.any
  411148:	lsr	x0, x26, #55
  41114c:	lsl	x26, x26, #9
  411150:	cmp	x0, #0x0
  411154:	csinc	w27, w27, wzr, eq  // eq = none
  411158:	csinv	x26, x26, xzr, eq  // eq = none
  41115c:	b	41101c <__fxstatat@plt+0xdb3c>
  411160:	cmp	w24, #0x74
  411164:	b.eq	411344 <__fxstatat@plt+0xde64>  // b.none
  411168:	cmp	w24, #0x77
  41116c:	sxtw	x19, w22
  411170:	b.ne	41118c <__fxstatat@plt+0xdcac>  // b.any
  411174:	lsr	x0, x26, #63
  411178:	lsl	x26, x26, #1
  41117c:	cmp	x0, #0x0
  411180:	csinc	w27, w27, wzr, eq  // eq = none
  411184:	csinv	x26, x26, xzr, eq  // eq = none
  411188:	b	41101c <__fxstatat@plt+0xdb3c>
  41118c:	cmp	w24, #0x6d
  411190:	b.ne	411048 <__fxstatat@plt+0xdb68>  // b.any
  411194:	sxtw	x19, w22
  411198:	umulh	x0, x26, x20
  41119c:	cbnz	x0, 4111ac <__fxstatat@plt+0xdccc>
  4111a0:	mul	x26, x26, x20
  4111a4:	umulh	x0, x26, x20
  4111a8:	cbz	x0, 411018 <__fxstatat@plt+0xdb38>
  4111ac:	mov	w27, #0x1                   	// #1
  4111b0:	mov	x26, #0xffffffffffffffff    	// #-1
  4111b4:	b	41101c <__fxstatat@plt+0xdb3c>
  4111b8:	mov	x0, x23
  4111bc:	mov	w1, #0x30                  	// #48
  4111c0:	bl	403240 <strchr@plt>
  4111c4:	cbz	x0, 410fd8 <__fxstatat@plt+0xdaf8>
  4111c8:	ldrb	w0, [x28, #1]
  4111cc:	cmp	w0, #0x44
  4111d0:	b.eq	411264 <__fxstatat@plt+0xdd84>  // b.none
  4111d4:	cmp	w0, #0x69
  4111d8:	b.eq	411224 <__fxstatat@plt+0xdd44>  // b.none
  4111dc:	cmp	w0, #0x42
  4111e0:	b.eq	411264 <__fxstatat@plt+0xdd84>  // b.none
  4111e4:	cmp	w24, #0x5a
  4111e8:	b.eq	411238 <__fxstatat@plt+0xdd58>  // b.none
  4111ec:	b.hi	41128c <__fxstatat@plt+0xddac>  // b.pmore
  4111f0:	cmp	w24, #0x4d
  4111f4:	b.eq	411284 <__fxstatat@plt+0xdda4>  // b.none
  4111f8:	b.hi	4112b8 <__fxstatat@plt+0xddd8>  // b.pmore
  4111fc:	cmp	w24, #0x45
  411200:	b.eq	411394 <__fxstatat@plt+0xdeb4>  // b.none
  411204:	b.ls	4112d4 <__fxstatat@plt+0xddf4>  // b.plast
  411208:	cmp	w24, #0x47
  41120c:	b.eq	411374 <__fxstatat@plt+0xde94>  // b.none
  411210:	cmp	w24, #0x4b
  411214:	b.ne	411048 <__fxstatat@plt+0xdb68>  // b.any
  411218:	mov	x19, #0x1                   	// #1
  41121c:	mov	x20, #0x400                 	// #1024
  411220:	b	411010 <__fxstatat@plt+0xdb30>
  411224:	ldrb	w1, [x28, #2]
  411228:	mov	w0, #0x3                   	// #3
  41122c:	cmp	w1, #0x42
  411230:	csel	w22, w19, w0, ne  // ne = any
  411234:	b	410fd8 <__fxstatat@plt+0xdaf8>
  411238:	mov	x20, #0x400                 	// #1024
  41123c:	mov	w0, #0x7                   	// #7
  411240:	mov	w2, #0x0                   	// #0
  411244:	nop
  411248:	umulh	x1, x26, x20
  41124c:	cbnz	x1, 4113e4 <__fxstatat@plt+0xdf04>
  411250:	mul	x26, x26, x20
  411254:	subs	w0, w0, #0x1
  411258:	b.ne	411248 <__fxstatat@plt+0xdd68>  // b.any
  41125c:	orr	w27, w27, w2
  411260:	b	41101c <__fxstatat@plt+0xdb3c>
  411264:	mov	w22, #0x2                   	// #2
  411268:	mov	x20, #0x3e8                 	// #1000
  41126c:	b	410fd8 <__fxstatat@plt+0xdaf8>
  411270:	cmp	w24, #0x6b
  411274:	b.eq	411218 <__fxstatat@plt+0xdd38>  // b.none
  411278:	cmp	w24, #0x6d
  41127c:	mov	x19, #0x1                   	// #1
  411280:	b.ne	411048 <__fxstatat@plt+0xdb68>  // b.any
  411284:	mov	x20, #0x400                 	// #1024
  411288:	b	411198 <__fxstatat@plt+0xdcb8>
  41128c:	cmp	w24, #0x67
  411290:	b.eq	4113a0 <__fxstatat@plt+0xdec0>  // b.none
  411294:	b.ls	4112e8 <__fxstatat@plt+0xde08>  // b.plast
  411298:	cmp	w24, #0x74
  41129c:	b.eq	411388 <__fxstatat@plt+0xdea8>  // b.none
  4112a0:	b.ls	411270 <__fxstatat@plt+0xdd90>  // b.plast
  4112a4:	cmp	w24, #0x77
  4112a8:	mov	x19, #0x1                   	// #1
  4112ac:	b.eq	411174 <__fxstatat@plt+0xdc94>  // b.none
  4112b0:	orr	w27, w27, #0x2
  4112b4:	b	410f30 <__fxstatat@plt+0xda50>
  4112b8:	cmp	w24, #0x54
  4112bc:	b.eq	411388 <__fxstatat@plt+0xdea8>  // b.none
  4112c0:	cmp	w24, #0x59
  4112c4:	b.ne	411300 <__fxstatat@plt+0xde20>  // b.any
  4112c8:	mov	x19, #0x1                   	// #1
  4112cc:	mov	x20, #0x400                 	// #1024
  4112d0:	b	411094 <__fxstatat@plt+0xdbb4>
  4112d4:	cmp	w24, #0x42
  4112d8:	mov	x19, #0x1                   	// #1
  4112dc:	b.eq	411068 <__fxstatat@plt+0xdb88>  // b.none
  4112e0:	orr	w27, w27, #0x2
  4112e4:	b	410f30 <__fxstatat@plt+0xda50>
  4112e8:	cmp	w24, #0x62
  4112ec:	b.eq	411380 <__fxstatat@plt+0xdea0>  // b.none
  4112f0:	cmp	w24, #0x63
  4112f4:	mov	x19, #0x1                   	// #1
  4112f8:	b.eq	41101c <__fxstatat@plt+0xdb3c>  // b.none
  4112fc:	b	411048 <__fxstatat@plt+0xdb68>
  411300:	cmp	w24, #0x50
  411304:	b.ne	411048 <__fxstatat@plt+0xdb68>  // b.any
  411308:	mov	x19, #0x1                   	// #1
  41130c:	mov	x20, #0x400                 	// #1024
  411310:	b	4110c8 <__fxstatat@plt+0xdbe8>
  411314:	sxtw	x19, w22
  411318:	mov	w0, #0x6                   	// #6
  41131c:	mov	w2, #0x0                   	// #0
  411320:	umulh	x1, x26, x20
  411324:	cbnz	x1, 4113d8 <__fxstatat@plt+0xdef8>
  411328:	mul	x26, x26, x20
  41132c:	subs	w0, w0, #0x1
  411330:	b.ne	411320 <__fxstatat@plt+0xde40>  // b.any
  411334:	orr	w27, w27, w2
  411338:	b	41101c <__fxstatat@plt+0xdb3c>
  41133c:	sxtw	x19, w22
  411340:	b	41101c <__fxstatat@plt+0xdb3c>
  411344:	sxtw	x19, w22
  411348:	mov	w0, #0x4                   	// #4
  41134c:	mov	w2, #0x0                   	// #0
  411350:	umulh	x1, x26, x20
  411354:	cbnz	x1, 4113f0 <__fxstatat@plt+0xdf10>
  411358:	mul	x26, x26, x20
  41135c:	subs	w0, w0, #0x1
  411360:	b.ne	411350 <__fxstatat@plt+0xde70>  // b.any
  411364:	orr	w27, w27, w2
  411368:	b	41101c <__fxstatat@plt+0xdb3c>
  41136c:	sxtw	x19, w22
  411370:	b	41123c <__fxstatat@plt+0xdd5c>
  411374:	mov	x19, #0x1                   	// #1
  411378:	mov	x20, #0x400                 	// #1024
  41137c:	b	41110c <__fxstatat@plt+0xdc2c>
  411380:	mov	x19, #0x1                   	// #1
  411384:	b	411148 <__fxstatat@plt+0xdc68>
  411388:	mov	x19, #0x1                   	// #1
  41138c:	mov	x20, #0x400                 	// #1024
  411390:	b	411348 <__fxstatat@plt+0xde68>
  411394:	mov	x19, #0x1                   	// #1
  411398:	mov	x20, #0x400                 	// #1024
  41139c:	b	411318 <__fxstatat@plt+0xde38>
  4113a0:	mov	x20, #0x400                 	// #1024
  4113a4:	b	41110c <__fxstatat@plt+0xdc2c>
  4113a8:	mov	w0, #0x1                   	// #1
  4113ac:	mov	x26, #0xffffffffffffffff    	// #-1
  4113b0:	orr	w27, w27, w0
  4113b4:	b	41101c <__fxstatat@plt+0xdb3c>
  4113b8:	adrp	x3, 416000 <__fxstatat@plt+0x12b20>
  4113bc:	adrp	x1, 416000 <__fxstatat@plt+0x12b20>
  4113c0:	adrp	x0, 416000 <__fxstatat@plt+0x12b20>
  4113c4:	add	x3, x3, #0x3c0
  4113c8:	add	x1, x1, #0x388
  4113cc:	add	x0, x0, #0x398
  4113d0:	mov	w2, #0x54                  	// #84
  4113d4:	bl	4033e0 <__assert_fail@plt>
  4113d8:	mov	w2, #0x1                   	// #1
  4113dc:	mov	x26, #0xffffffffffffffff    	// #-1
  4113e0:	b	41132c <__fxstatat@plt+0xde4c>
  4113e4:	mov	w2, #0x1                   	// #1
  4113e8:	mov	x26, #0xffffffffffffffff    	// #-1
  4113ec:	b	411254 <__fxstatat@plt+0xdd74>
  4113f0:	mov	w2, #0x1                   	// #1
  4113f4:	mov	x26, #0xffffffffffffffff    	// #-1
  4113f8:	b	41135c <__fxstatat@plt+0xde7c>
  4113fc:	mov	w2, #0x1                   	// #1
  411400:	mov	x26, #0xffffffffffffffff    	// #-1
  411404:	b	4110dc <__fxstatat@plt+0xdbfc>
  411408:	mov	w2, #0x1                   	// #1
  41140c:	mov	x26, #0xffffffffffffffff    	// #-1
  411410:	b	4110ac <__fxstatat@plt+0xdbcc>
  411414:	nop
  411418:	stp	x29, x30, [sp, #-112]!
  41141c:	mov	x29, sp
  411420:	stp	x23, x24, [sp, #48]
  411424:	mov	x23, x1
  411428:	stp	x19, x20, [sp, #16]
  41142c:	mov	x20, x0
  411430:	ldp	x0, x1, [x1]
  411434:	stp	x0, x1, [sp, #80]
  411438:	ldp	x0, x1, [x23, #16]
  41143c:	stp	x21, x22, [sp, #32]
  411440:	ldr	w22, [x23, #24]
  411444:	stp	x25, x26, [sp, #64]
  411448:	stp	x0, x1, [sp, #96]
  41144c:	ldr	x21, [x23]
  411450:	cbz	x20, 411560 <__fxstatat@plt+0xe080>
  411454:	mov	x26, x20
  411458:	mov	x19, #0x0                   	// #0
  41145c:	mov	x24, #0xffffffffffffffff    	// #-1
  411460:	ldr	x25, [sp, #88]
  411464:	b	411488 <__fxstatat@plt+0xdfa8>
  411468:	and	x1, x1, #0xfffffffffffffff8
  41146c:	str	x1, [sp, #80]
  411470:	ldr	x0, [x2]
  411474:	bl	402c50 <strlen@plt>
  411478:	adds	x19, x0, x19
  41147c:	csel	x19, x19, x24, cc  // cc = lo, ul, last
  411480:	subs	x26, x26, #0x1
  411484:	b.eq	4114cc <__fxstatat@plt+0xdfec>  // b.none
  411488:	ldr	w0, [sp, #104]
  41148c:	ldr	x2, [sp, #80]
  411490:	add	w3, w0, #0x8
  411494:	add	x1, x2, #0xf
  411498:	tbz	w0, #31, 411468 <__fxstatat@plt+0xdf88>
  41149c:	str	w3, [sp, #104]
  4114a0:	add	x1, x2, #0xf
  4114a4:	cmp	w3, #0x0
  4114a8:	and	x1, x1, #0xfffffffffffffff8
  4114ac:	b.le	411548 <__fxstatat@plt+0xe068>
  4114b0:	str	x1, [sp, #80]
  4114b4:	ldr	x0, [x2]
  4114b8:	bl	402c50 <strlen@plt>
  4114bc:	adds	x19, x0, x19
  4114c0:	csel	x19, x19, x24, cc  // cc = lo, ul, last
  4114c4:	subs	x26, x26, #0x1
  4114c8:	b.ne	411488 <__fxstatat@plt+0xdfa8>  // b.any
  4114cc:	mov	x0, #0x7fffffff            	// #2147483647
  4114d0:	cmp	x19, x0
  4114d4:	b.hi	411590 <__fxstatat@plt+0xe0b0>  // b.pmore
  4114d8:	add	x0, x19, #0x1
  4114dc:	bl	410bd8 <__fxstatat@plt+0xd6f8>
  4114e0:	mov	x25, x0
  4114e4:	mov	x24, x0
  4114e8:	b	411520 <__fxstatat@plt+0xe040>
  4114ec:	mov	x1, x21
  4114f0:	and	x21, x2, #0xfffffffffffffff8
  4114f4:	ldr	x19, [x1]
  4114f8:	mov	x0, x19
  4114fc:	bl	402c50 <strlen@plt>
  411500:	mov	x1, x19
  411504:	mov	x19, x0
  411508:	mov	x2, x19
  41150c:	mov	x0, x24
  411510:	bl	402c10 <memcpy@plt>
  411514:	add	x24, x24, x19
  411518:	subs	x20, x20, #0x1
  41151c:	b.eq	411570 <__fxstatat@plt+0xe090>  // b.none
  411520:	add	x2, x21, #0xf
  411524:	add	w0, w22, #0x8
  411528:	tbz	w22, #31, 4114ec <__fxstatat@plt+0xe00c>
  41152c:	add	x2, x21, #0xf
  411530:	cmp	w0, #0x0
  411534:	b.le	411550 <__fxstatat@plt+0xe070>
  411538:	mov	x1, x21
  41153c:	mov	w22, w0
  411540:	and	x21, x2, #0xfffffffffffffff8
  411544:	b	4114f4 <__fxstatat@plt+0xe014>
  411548:	add	x2, x25, w0, sxtw
  41154c:	b	411470 <__fxstatat@plt+0xdf90>
  411550:	ldr	x1, [x23, #8]
  411554:	add	x1, x1, w22, sxtw
  411558:	mov	w22, w0
  41155c:	b	4114f4 <__fxstatat@plt+0xe014>
  411560:	mov	x0, #0x1                   	// #1
  411564:	bl	410bd8 <__fxstatat@plt+0xd6f8>
  411568:	mov	x24, x0
  41156c:	mov	x25, x0
  411570:	strb	wzr, [x24]
  411574:	mov	x0, x25
  411578:	ldp	x19, x20, [sp, #16]
  41157c:	ldp	x21, x22, [sp, #32]
  411580:	ldp	x23, x24, [sp, #48]
  411584:	ldp	x25, x26, [sp, #64]
  411588:	ldp	x29, x30, [sp], #112
  41158c:	ret
  411590:	bl	4033f0 <__errno_location@plt>
  411594:	mov	x25, #0x0                   	// #0
  411598:	mov	w1, #0x4b                  	// #75
  41159c:	str	w1, [x0]
  4115a0:	mov	x0, x25
  4115a4:	ldp	x19, x20, [sp, #16]
  4115a8:	ldp	x21, x22, [sp, #32]
  4115ac:	ldp	x23, x24, [sp, #48]
  4115b0:	ldp	x25, x26, [sp, #64]
  4115b4:	ldp	x29, x30, [sp], #112
  4115b8:	ret
  4115bc:	nop
  4115c0:	mov	x2, x0
  4115c4:	stp	x29, x30, [sp, #-96]!
  4115c8:	mov	x4, x0
  4115cc:	mov	x29, sp
  4115d0:	ldrb	w3, [x2]
  4115d4:	mov	x0, #0x0                   	// #0
  4115d8:	cbnz	w3, 4115f8 <__fxstatat@plt+0xe118>
  4115dc:	b	411654 <__fxstatat@plt+0xe174>
  4115e0:	ldrb	w3, [x4, #1]
  4115e4:	cmp	w3, #0x73
  4115e8:	b.ne	411600 <__fxstatat@plt+0xe120>  // b.any
  4115ec:	ldrb	w3, [x4, #2]!
  4115f0:	add	x0, x0, #0x1
  4115f4:	cbz	w3, 411654 <__fxstatat@plt+0xe174>
  4115f8:	cmp	w3, #0x25
  4115fc:	b.eq	4115e0 <__fxstatat@plt+0xe100>  // b.none
  411600:	ldp	x6, x7, [x1]
  411604:	add	x3, sp, #0x10
  411608:	ldp	x4, x5, [x1, #16]
  41160c:	add	x0, sp, #0x38
  411610:	mov	w1, #0x1                   	// #1
  411614:	stp	x6, x7, [sp, #16]
  411618:	stp	x4, x5, [sp, #32]
  41161c:	stp	x6, x7, [sp, #64]
  411620:	stp	x4, x5, [sp, #80]
  411624:	bl	402ec0 <__vasprintf_chk@plt>
  411628:	tbnz	w0, #31, 411638 <__fxstatat@plt+0xe158>
  41162c:	ldr	x0, [sp, #56]
  411630:	ldp	x29, x30, [sp], #96
  411634:	ret
  411638:	bl	4033f0 <__errno_location@plt>
  41163c:	mov	x1, x0
  411640:	mov	x0, #0x0                   	// #0
  411644:	ldr	w1, [x1]
  411648:	cmp	w1, #0xc
  41164c:	b.ne	411630 <__fxstatat@plt+0xe150>  // b.any
  411650:	bl	410e30 <__fxstatat@plt+0xd950>
  411654:	ldp	x4, x5, [x1]
  411658:	ldp	x2, x3, [x1, #16]
  41165c:	add	x1, sp, #0x10
  411660:	stp	x4, x5, [sp, #16]
  411664:	stp	x2, x3, [sp, #32]
  411668:	bl	411418 <__fxstatat@plt+0xdf38>
  41166c:	ldp	x29, x30, [sp], #96
  411670:	ret
  411674:	nop
  411678:	stp	x29, x30, [sp, #-48]!
  41167c:	adrp	x3, 42a000 <__fxstatat@plt+0x26b20>
  411680:	mov	w2, #0xa                   	// #10
  411684:	mov	x29, sp
  411688:	ldr	x3, [x3, #1360]
  41168c:	add	x1, sp, #0x28
  411690:	add	x0, sp, #0x20
  411694:	str	x19, [sp, #16]
  411698:	mov	w19, #0x0                   	// #0
  41169c:	stp	xzr, xzr, [sp, #32]
  4116a0:	bl	403440 <__getdelim@plt>
  4116a4:	cmp	x0, #0x0
  4116a8:	b.le	4116cc <__fxstatat@plt+0xe1ec>
  4116ac:	sub	x1, x0, #0x1
  4116b0:	ldr	x0, [sp, #32]
  4116b4:	ldrb	w2, [x0, x1]
  4116b8:	cmp	w2, #0xa
  4116bc:	b.eq	4116e4 <__fxstatat@plt+0xe204>  // b.none
  4116c0:	bl	402cb0 <rpmatch@plt>
  4116c4:	cmp	w0, #0x0
  4116c8:	cset	w19, gt
  4116cc:	ldr	x0, [sp, #32]
  4116d0:	bl	4031b0 <free@plt>
  4116d4:	mov	w0, w19
  4116d8:	ldr	x19, [sp, #16]
  4116dc:	ldp	x29, x30, [sp], #48
  4116e0:	ret
  4116e4:	strb	wzr, [x0, x1]
  4116e8:	ldr	x0, [sp, #32]
  4116ec:	b	4116c0 <__fxstatat@plt+0xe1e0>
  4116f0:	stp	x29, x30, [sp, #-32]!
  4116f4:	mov	x29, sp
  4116f8:	str	x19, [sp, #16]
  4116fc:	mov	x19, x0
  411700:	cbz	x0, 411714 <__fxstatat@plt+0xe234>
  411704:	bl	403370 <__freading@plt>
  411708:	cbz	w0, 411714 <__fxstatat@plt+0xe234>
  41170c:	ldr	w0, [x19]
  411710:	tbnz	w0, #8, 411724 <__fxstatat@plt+0xe244>
  411714:	mov	x0, x19
  411718:	ldr	x19, [sp, #16]
  41171c:	ldp	x29, x30, [sp], #32
  411720:	b	4032b0 <fflush@plt>
  411724:	mov	x0, x19
  411728:	mov	w2, #0x1                   	// #1
  41172c:	mov	x1, #0x0                   	// #0
  411730:	bl	411788 <__fxstatat@plt+0xe2a8>
  411734:	mov	x0, x19
  411738:	ldr	x19, [sp, #16]
  41173c:	ldp	x29, x30, [sp], #32
  411740:	b	4032b0 <fflush@plt>
  411744:	nop
  411748:	ldp	x1, x2, [x0, #32]
  41174c:	cmp	x2, x1
  411750:	b.hi	41177c <__fxstatat@plt+0xe29c>  // b.pmore
  411754:	ldp	x3, x1, [x0, #8]
  411758:	ldr	w2, [x0]
  41175c:	sub	x1, x1, x3
  411760:	tbz	w2, #8, 411774 <__fxstatat@plt+0xe294>
  411764:	ldr	x2, [x0, #72]
  411768:	ldr	x0, [x0, #88]
  41176c:	sub	x0, x0, x2
  411770:	add	x1, x1, x0
  411774:	mov	x0, x1
  411778:	ret
  41177c:	mov	x0, #0x0                   	// #0
  411780:	ret
  411784:	nop
  411788:	stp	x29, x30, [sp, #-48]!
  41178c:	mov	x29, sp
  411790:	ldp	x3, x4, [x0, #8]
  411794:	str	x19, [sp, #16]
  411798:	mov	x19, x0
  41179c:	cmp	x4, x3
  4117a0:	b.eq	4117b4 <__fxstatat@plt+0xe2d4>  // b.none
  4117a4:	mov	x0, x19
  4117a8:	ldr	x19, [sp, #16]
  4117ac:	ldp	x29, x30, [sp], #48
  4117b0:	b	403190 <fseeko@plt>
  4117b4:	ldp	x3, x4, [x0, #32]
  4117b8:	cmp	x4, x3
  4117bc:	b.ne	4117a4 <__fxstatat@plt+0xe2c4>  // b.any
  4117c0:	ldr	x3, [x0, #72]
  4117c4:	cbnz	x3, 4117a4 <__fxstatat@plt+0xe2c4>
  4117c8:	str	x1, [sp, #32]
  4117cc:	str	w2, [sp, #44]
  4117d0:	bl	402e10 <fileno@plt>
  4117d4:	ldr	w2, [sp, #44]
  4117d8:	ldr	x1, [sp, #32]
  4117dc:	bl	402dd0 <lseek@plt>
  4117e0:	mov	x1, x0
  4117e4:	cmn	x0, #0x1
  4117e8:	b.eq	411800 <__fxstatat@plt+0xe320>  // b.none
  4117ec:	ldr	w2, [x19]
  4117f0:	mov	w0, #0x0                   	// #0
  4117f4:	str	x1, [x19, #144]
  4117f8:	and	w1, w2, #0xffffffef
  4117fc:	str	w1, [x19]
  411800:	ldr	x19, [sp, #16]
  411804:	ldp	x29, x30, [sp], #48
  411808:	ret
  41180c:	nop
  411810:	stp	x29, x30, [sp, #-64]!
  411814:	cmp	x0, #0x0
  411818:	add	x4, sp, #0x3c
  41181c:	mov	x29, sp
  411820:	stp	x19, x20, [sp, #16]
  411824:	csel	x19, x4, x0, eq  // eq = none
  411828:	mov	x20, x2
  41182c:	mov	x0, x19
  411830:	str	x21, [sp, #32]
  411834:	mov	x21, x1
  411838:	bl	402c00 <mbrtowc@plt>
  41183c:	cmp	x20, #0x0
  411840:	mov	x20, x0
  411844:	ccmn	x0, #0x3, #0x0, ne  // ne = any
  411848:	b.hi	411860 <__fxstatat@plt+0xe380>  // b.pmore
  41184c:	mov	x0, x20
  411850:	ldp	x19, x20, [sp, #16]
  411854:	ldr	x21, [sp, #32]
  411858:	ldp	x29, x30, [sp], #64
  41185c:	ret
  411860:	mov	w0, #0x0                   	// #0
  411864:	bl	4122f0 <__fxstatat@plt+0xee10>
  411868:	tst	w0, #0xff
  41186c:	b.ne	41184c <__fxstatat@plt+0xe36c>  // b.any
  411870:	ldrb	w0, [x21]
  411874:	mov	x20, #0x1                   	// #1
  411878:	str	w0, [x19]
  41187c:	mov	x0, x20
  411880:	ldp	x19, x20, [sp, #16]
  411884:	ldr	x21, [sp, #32]
  411888:	ldp	x29, x30, [sp], #64
  41188c:	ret
  411890:	stp	x29, x30, [sp, #-32]!
  411894:	mov	w3, w1
  411898:	and	w1, w1, #0xf000
  41189c:	mov	x29, sp
  4118a0:	cmp	w1, #0x1, lsl #12
  4118a4:	ccmp	x2, #0x0, #0x0, eq  // eq = none
  4118a8:	b.eq	4118d0 <__fxstatat@plt+0xe3f0>  // b.none
  4118ac:	mov	x4, x2
  4118b0:	mov	x1, x0
  4118b4:	mov	w2, w3
  4118b8:	mov	w0, #0x0                   	// #0
  4118bc:	add	x3, sp, #0x18
  4118c0:	str	x4, [sp, #24]
  4118c4:	bl	402ce0 <__xmknod@plt>
  4118c8:	ldp	x29, x30, [sp], #32
  4118cc:	ret
  4118d0:	and	w1, w3, #0xffffefff
  4118d4:	bl	402de0 <mkfifo@plt>
  4118d8:	ldp	x29, x30, [sp], #32
  4118dc:	ret
  4118e0:	stp	x29, x30, [sp, #-48]!
  4118e4:	mov	w1, #0x0                   	// #0
  4118e8:	mov	x29, sp
  4118ec:	add	x2, sp, #0x28
  4118f0:	stp	x19, x20, [sp, #16]
  4118f4:	mov	x19, x0
  4118f8:	bl	403220 <acl_get_entry@plt>
  4118fc:	cmp	w0, #0x0
  411900:	b.le	411950 <__fxstatat@plt+0xe470>
  411904:	mov	w20, #0x20                  	// #32
  411908:	b	41192c <__fxstatat@plt+0xe44c>
  41190c:	ldr	w3, [sp, #36]
  411910:	cmp	w3, w1
  411914:	ccmp	w3, #0x4, #0x4, ne  // ne = any
  411918:	ccmp	w3, w20, #0x4, ne  // ne = any
  41191c:	b.ne	41195c <__fxstatat@plt+0xe47c>  // b.any
  411920:	bl	403220 <acl_get_entry@plt>
  411924:	cmp	w0, #0x0
  411928:	b.le	411950 <__fxstatat@plt+0xe470>
  41192c:	ldr	x0, [sp, #40]
  411930:	add	x1, sp, #0x24
  411934:	bl	402f30 <acl_get_tag_type@plt>
  411938:	mov	w3, w0
  41193c:	add	x2, sp, #0x28
  411940:	mov	x0, x19
  411944:	mov	w1, #0x1                   	// #1
  411948:	tbz	w3, #31, 41190c <__fxstatat@plt+0xe42c>
  41194c:	mov	w0, #0xffffffff            	// #-1
  411950:	ldp	x19, x20, [sp, #16]
  411954:	ldp	x29, x30, [sp], #48
  411958:	ret
  41195c:	mov	w0, #0x1                   	// #1
  411960:	ldp	x19, x20, [sp, #16]
  411964:	ldp	x29, x30, [sp], #48
  411968:	ret
  41196c:	nop
  411970:	stp	x29, x30, [sp, #-16]!
  411974:	mov	x29, sp
  411978:	bl	402cc0 <acl_entries@plt>
  41197c:	cmp	w0, #0x0
  411980:	cset	w0, gt
  411984:	ldp	x29, x30, [sp], #16
  411988:	ret
  41198c:	nop
  411990:	stp	x29, x30, [sp, #-32]!
  411994:	mov	x29, sp
  411998:	str	x19, [sp, #16]
  41199c:	mov	x19, x0
  4119a0:	ldr	x0, [x0, #8]
  4119a4:	cbz	x0, 4119ac <__fxstatat@plt+0xe4cc>
  4119a8:	bl	4034d0 <acl_free@plt>
  4119ac:	ldr	x0, [x19, #16]
  4119b0:	cbz	x0, 4119c0 <__fxstatat@plt+0xe4e0>
  4119b4:	ldr	x19, [sp, #16]
  4119b8:	ldp	x29, x30, [sp], #32
  4119bc:	b	4034d0 <acl_free@plt>
  4119c0:	ldr	x19, [sp, #16]
  4119c4:	ldp	x29, x30, [sp], #32
  4119c8:	ret
  4119cc:	nop
  4119d0:	stp	x29, x30, [sp, #-48]!
  4119d4:	cmn	w1, #0x1
  4119d8:	mov	x29, sp
  4119dc:	stp	xzr, xzr, [x3]
  4119e0:	str	w2, [x3]
  4119e4:	stp	x19, x20, [sp, #16]
  4119e8:	mov	x19, x3
  4119ec:	mov	w20, w2
  4119f0:	stp	xzr, xzr, [x3, #16]
  4119f4:	str	x21, [sp, #32]
  4119f8:	mov	x21, x0
  4119fc:	b.eq	411a30 <__fxstatat@plt+0xe550>  // b.none
  411a00:	mov	w0, w1
  411a04:	bl	403000 <acl_get_fd@plt>
  411a08:	str	x0, [x19, #8]
  411a0c:	cbz	x0, 411a40 <__fxstatat@plt+0xe560>
  411a10:	and	w1, w20, #0xf000
  411a14:	mov	w0, #0x0                   	// #0
  411a18:	cmp	w1, #0x4, lsl #12
  411a1c:	b.eq	411a64 <__fxstatat@plt+0xe584>  // b.none
  411a20:	ldp	x19, x20, [sp, #16]
  411a24:	ldr	x21, [sp, #32]
  411a28:	ldp	x29, x30, [sp], #48
  411a2c:	ret
  411a30:	mov	w1, #0x8000                	// #32768
  411a34:	bl	403180 <acl_get_file@plt>
  411a38:	str	x0, [x19, #8]
  411a3c:	cbnz	x0, 411a10 <__fxstatat@plt+0xe530>
  411a40:	bl	4033f0 <__errno_location@plt>
  411a44:	ldr	w0, [x0]
  411a48:	bl	413470 <__fxstatat@plt+0xff90>
  411a4c:	and	w0, w0, #0xff
  411a50:	neg	w0, w0
  411a54:	ldp	x19, x20, [sp, #16]
  411a58:	ldr	x21, [sp, #32]
  411a5c:	ldp	x29, x30, [sp], #48
  411a60:	ret
  411a64:	mov	x0, x21
  411a68:	bl	403180 <acl_get_file@plt>
  411a6c:	str	x0, [x19, #16]
  411a70:	cmp	x0, #0x0
  411a74:	csetm	w0, eq  // eq = none
  411a78:	ldp	x19, x20, [sp, #16]
  411a7c:	ldr	x21, [sp, #32]
  411a80:	ldp	x29, x30, [sp], #48
  411a84:	ret
  411a88:	stp	x29, x30, [sp, #-64]!
  411a8c:	mov	x29, sp
  411a90:	stp	x21, x22, [sp, #32]
  411a94:	mov	x21, x1
  411a98:	ldr	x1, [x0, #8]
  411a9c:	stp	x19, x20, [sp, #16]
  411aa0:	cbz	x1, 411b00 <__fxstatat@plt+0xe620>
  411aa4:	str	x23, [sp, #48]
  411aa8:	mov	x19, x0
  411aac:	mov	x22, x4
  411ab0:	cmn	w2, #0x1
  411ab4:	mov	w23, w3
  411ab8:	b.eq	411b18 <__fxstatat@plt+0xe638>  // b.none
  411abc:	mov	w0, w2
  411ac0:	bl	402c60 <acl_set_fd@plt>
  411ac4:	mov	w20, w0
  411ac8:	cbz	w20, 411b30 <__fxstatat@plt+0xe650>
  411acc:	bl	4033f0 <__errno_location@plt>
  411ad0:	ldr	w0, [x0]
  411ad4:	bl	413470 <__fxstatat@plt+0xff90>
  411ad8:	tst	w0, #0xff
  411adc:	b.ne	411b50 <__fxstatat@plt+0xe670>  // b.any
  411ae0:	mov	w0, #0x1                   	// #1
  411ae4:	strb	w0, [x19, #24]
  411ae8:	cbnz	w23, 411b48 <__fxstatat@plt+0xe668>
  411aec:	ldr	x0, [x19, #8]
  411af0:	bl	4118e0 <__fxstatat@plt+0xe400>
  411af4:	ldr	x23, [sp, #48]
  411af8:	cbnz	w0, 411b04 <__fxstatat@plt+0xe624>
  411afc:	nop
  411b00:	mov	w20, #0x0                   	// #0
  411b04:	mov	w0, w20
  411b08:	ldp	x19, x20, [sp, #16]
  411b0c:	ldp	x21, x22, [sp, #32]
  411b10:	ldp	x29, x30, [sp], #64
  411b14:	ret
  411b18:	mov	x2, x1
  411b1c:	mov	x0, x21
  411b20:	mov	w1, #0x8000                	// #32768
  411b24:	bl	402fd0 <acl_set_file@plt>
  411b28:	mov	w20, w0
  411b2c:	cbnz	w20, 411acc <__fxstatat@plt+0xe5ec>
  411b30:	ldr	w20, [x19]
  411b34:	mov	w0, #0x1                   	// #1
  411b38:	strb	w0, [x22]
  411b3c:	and	w20, w20, #0xf000
  411b40:	cmp	w20, #0x4, lsl #12
  411b44:	b.eq	411b68 <__fxstatat@plt+0xe688>  // b.none
  411b48:	ldr	x23, [sp, #48]
  411b4c:	b	411b00 <__fxstatat@plt+0xe620>
  411b50:	mov	w0, w20
  411b54:	ldp	x19, x20, [sp, #16]
  411b58:	ldp	x21, x22, [sp, #32]
  411b5c:	ldr	x23, [sp, #48]
  411b60:	ldp	x29, x30, [sp], #64
  411b64:	ret
  411b68:	cbnz	w23, 411b9c <__fxstatat@plt+0xe6bc>
  411b6c:	ldr	x0, [x19, #16]
  411b70:	cbz	x0, 411b9c <__fxstatat@plt+0xe6bc>
  411b74:	bl	411970 <__fxstatat@plt+0xe490>
  411b78:	cbz	w0, 411b9c <__fxstatat@plt+0xe6bc>
  411b7c:	mov	w1, w20
  411b80:	mov	x0, x21
  411b84:	ldr	x2, [x19, #16]
  411b88:	ldp	x19, x20, [sp, #16]
  411b8c:	ldp	x21, x22, [sp, #32]
  411b90:	ldr	x23, [sp, #48]
  411b94:	ldp	x29, x30, [sp], #64
  411b98:	b	402fd0 <acl_set_file@plt>
  411b9c:	mov	x0, x21
  411ba0:	ldp	x19, x20, [sp, #16]
  411ba4:	ldp	x21, x22, [sp, #32]
  411ba8:	ldr	x23, [sp, #48]
  411bac:	ldp	x29, x30, [sp], #64
  411bb0:	b	402e30 <acl_delete_def_file@plt>
  411bb4:	nop
  411bb8:	mov	w3, w1
  411bbc:	mov	w1, w2
  411bc0:	cmn	w3, #0x1
  411bc4:	b.eq	411bd0 <__fxstatat@plt+0xe6f0>  // b.none
  411bc8:	mov	w0, w3
  411bcc:	b	402f80 <fchmod@plt>
  411bd0:	b	402ea0 <chmod@plt>
  411bd4:	nop
  411bd8:	stp	x29, x30, [sp, #-80]!
  411bdc:	mov	x29, sp
  411be0:	stp	x19, x20, [sp, #16]
  411be4:	mov	x19, x0
  411be8:	mov	x20, x1
  411bec:	stp	x21, x22, [sp, #32]
  411bf0:	mov	w21, w2
  411bf4:	ldr	w2, [x0]
  411bf8:	strb	wzr, [sp, #79]
  411bfc:	ands	w22, w2, #0xe00
  411c00:	b.ne	411cc0 <__fxstatat@plt+0xe7e0>  // b.any
  411c04:	ldrb	w0, [x0, #24]
  411c08:	cbnz	w0, 411d00 <__fxstatat@plt+0xe820>
  411c0c:	mov	x1, x20
  411c10:	add	x4, sp, #0x4f
  411c14:	mov	w2, w21
  411c18:	mov	x0, x19
  411c1c:	mov	w3, #0x0                   	// #0
  411c20:	bl	411a88 <__fxstatat@plt+0xe5a8>
  411c24:	ldrb	w1, [sp, #79]
  411c28:	cbnz	w1, 411cb0 <__fxstatat@plt+0xe7d0>
  411c2c:	stp	x23, x24, [sp, #48]
  411c30:	ldrb	w24, [x19, #24]
  411c34:	cbz	w0, 411d34 <__fxstatat@plt+0xe854>
  411c38:	bl	4033f0 <__errno_location@plt>
  411c3c:	ldr	w23, [x0]
  411c40:	cbnz	w24, 411d60 <__fxstatat@plt+0xe880>
  411c44:	ldr	x0, [x19, #8]
  411c48:	cbz	x0, 411c50 <__fxstatat@plt+0xe770>
  411c4c:	bl	4034d0 <acl_free@plt>
  411c50:	ldr	w0, [x19]
  411c54:	bl	402ff0 <acl_from_mode@plt>
  411c58:	str	x0, [x19, #8]
  411c5c:	cbz	x0, 411d74 <__fxstatat@plt+0xe894>
  411c60:	mov	x1, x20
  411c64:	add	x4, sp, #0x4f
  411c68:	mov	w2, w21
  411c6c:	mov	x0, x19
  411c70:	mov	w3, #0x1                   	// #1
  411c74:	bl	411a88 <__fxstatat@plt+0xe5a8>
  411c78:	ldrb	w1, [sp, #79]
  411c7c:	cbnz	w1, 411ca8 <__fxstatat@plt+0xe7c8>
  411c80:	cbz	w23, 411cec <__fxstatat@plt+0xe80c>
  411c84:	bl	4033f0 <__errno_location@plt>
  411c88:	str	w23, [x0]
  411c8c:	mov	x24, x0
  411c90:	cbz	w22, 411d40 <__fxstatat@plt+0xe860>
  411c94:	ldp	x23, x24, [sp, #48]
  411c98:	mov	w0, #0xffffffff            	// #-1
  411c9c:	b	411cb0 <__fxstatat@plt+0xe7d0>
  411ca0:	mov	w0, #0xffffffff            	// #-1
  411ca4:	nop
  411ca8:	cbnz	w23, 411d10 <__fxstatat@plt+0xe830>
  411cac:	ldp	x23, x24, [sp, #48]
  411cb0:	ldp	x19, x20, [sp, #16]
  411cb4:	ldp	x21, x22, [sp, #32]
  411cb8:	ldp	x29, x30, [sp], #80
  411cbc:	ret
  411cc0:	mov	w1, w21
  411cc4:	mov	x0, x20
  411cc8:	bl	411bb8 <__fxstatat@plt+0xe6d8>
  411ccc:	cbnz	w0, 411c98 <__fxstatat@plt+0xe7b8>
  411cd0:	ldrb	w0, [x19, #24]
  411cd4:	cbz	w0, 411c0c <__fxstatat@plt+0xe72c>
  411cd8:	mov	w0, #0x0                   	// #0
  411cdc:	ldp	x19, x20, [sp, #16]
  411ce0:	ldp	x21, x22, [sp, #32]
  411ce4:	ldp	x29, x30, [sp], #80
  411ce8:	ret
  411cec:	cbnz	w22, 411cac <__fxstatat@plt+0xe7cc>
  411cf0:	cbnz	w0, 411d88 <__fxstatat@plt+0xe8a8>
  411cf4:	ldp	x23, x24, [sp, #48]
  411cf8:	ldr	w2, [x19]
  411cfc:	nop
  411d00:	mov	w1, w21
  411d04:	mov	x0, x20
  411d08:	bl	411bb8 <__fxstatat@plt+0xe6d8>
  411d0c:	b	411cb0 <__fxstatat@plt+0xe7d0>
  411d10:	bl	4033f0 <__errno_location@plt>
  411d14:	mov	x1, x0
  411d18:	mov	w0, #0xffffffff            	// #-1
  411d1c:	ldp	x19, x20, [sp, #16]
  411d20:	str	w23, [x1]
  411d24:	ldp	x21, x22, [sp, #32]
  411d28:	ldp	x23, x24, [sp, #48]
  411d2c:	ldp	x29, x30, [sp], #80
  411d30:	ret
  411d34:	cbnz	w24, 411d64 <__fxstatat@plt+0xe884>
  411d38:	mov	w23, #0x0                   	// #0
  411d3c:	b	411c44 <__fxstatat@plt+0xe764>
  411d40:	ldr	w2, [x19]
  411d44:	mov	w1, w21
  411d48:	mov	x0, x20
  411d4c:	bl	411bb8 <__fxstatat@plt+0xe6d8>
  411d50:	mov	w0, #0xffffffff            	// #-1
  411d54:	str	w23, [x24]
  411d58:	ldp	x23, x24, [sp, #48]
  411d5c:	b	411cb0 <__fxstatat@plt+0xe7d0>
  411d60:	cbnz	w23, 411c84 <__fxstatat@plt+0xe7a4>
  411d64:	cbz	w22, 411cf4 <__fxstatat@plt+0xe814>
  411d68:	mov	w0, #0x0                   	// #0
  411d6c:	ldp	x23, x24, [sp, #48]
  411d70:	b	411cdc <__fxstatat@plt+0xe7fc>
  411d74:	ldrb	w0, [sp, #79]
  411d78:	cbnz	w0, 411ca0 <__fxstatat@plt+0xe7c0>
  411d7c:	cbnz	w23, 411c84 <__fxstatat@plt+0xe7a4>
  411d80:	cbnz	w22, 411c94 <__fxstatat@plt+0xe7b4>
  411d84:	nop
  411d88:	bl	4033f0 <__errno_location@plt>
  411d8c:	mov	x24, x0
  411d90:	ldr	w2, [x19]
  411d94:	mov	w1, w21
  411d98:	mov	x0, x20
  411d9c:	ldr	w23, [x24]
  411da0:	bl	411bb8 <__fxstatat@plt+0xe6d8>
  411da4:	cbz	w23, 411cac <__fxstatat@plt+0xe7cc>
  411da8:	b	411d50 <__fxstatat@plt+0xe870>
  411dac:	nop
  411db0:	mov	w0, #0x1                   	// #1
  411db4:	b	404a28 <__fxstatat@plt+0x1548>
  411db8:	stp	x29, x30, [sp, #-96]!
  411dbc:	mov	x29, sp
  411dc0:	stp	x23, x24, [sp, #48]
  411dc4:	mov	x24, x1
  411dc8:	stp	x21, x22, [sp, #32]
  411dcc:	mov	x21, x3
  411dd0:	stp	x25, x26, [sp, #64]
  411dd4:	mov	x26, x2
  411dd8:	mov	x25, x0
  411ddc:	stp	x27, x28, [sp, #80]
  411de0:	bl	402c50 <strlen@plt>
  411de4:	ldr	x28, [x24]
  411de8:	cbz	x28, 411ed8 <__fxstatat@plt+0xe9f8>
  411dec:	mov	x22, x0
  411df0:	mov	w27, #0x0                   	// #0
  411df4:	mov	x23, #0xffffffffffffffff    	// #-1
  411df8:	stp	x19, x20, [sp, #16]
  411dfc:	mov	x20, x26
  411e00:	mov	x19, #0x0                   	// #0
  411e04:	b	411e28 <__fxstatat@plt+0xe948>
  411e08:	cbz	x26, 411eac <__fxstatat@plt+0xe9cc>
  411e0c:	bl	4030e0 <memcmp@plt>
  411e10:	cmp	w0, #0x0
  411e14:	csinc	w27, w27, wzr, eq  // eq = none
  411e18:	add	x19, x19, #0x1
  411e1c:	add	x20, x20, x21
  411e20:	ldr	x28, [x24, x19, lsl #3]
  411e24:	cbz	x28, 411e80 <__fxstatat@plt+0xe9a0>
  411e28:	mov	x1, x25
  411e2c:	mov	x2, x22
  411e30:	mov	x0, x28
  411e34:	bl	402ef0 <strncmp@plt>
  411e38:	mov	w1, w0
  411e3c:	mov	x0, x28
  411e40:	cbnz	w1, 411e18 <__fxstatat@plt+0xe938>
  411e44:	bl	402c50 <strlen@plt>
  411e48:	mov	x3, x0
  411e4c:	mov	x2, x21
  411e50:	madd	x0, x23, x21, x26
  411e54:	mov	x1, x20
  411e58:	cmp	x3, x22
  411e5c:	b.eq	411eb4 <__fxstatat@plt+0xe9d4>  // b.none
  411e60:	cmn	x23, #0x1
  411e64:	b.ne	411e08 <__fxstatat@plt+0xe928>  // b.any
  411e68:	mov	x23, x19
  411e6c:	add	x19, x19, #0x1
  411e70:	add	x20, x20, x21
  411e74:	ldr	x28, [x24, x19, lsl #3]
  411e78:	cbnz	x28, 411e28 <__fxstatat@plt+0xe948>
  411e7c:	nop
  411e80:	ldp	x19, x20, [sp, #16]
  411e84:	cmp	w27, #0x0
  411e88:	mov	x0, #0xfffffffffffffffe    	// #-2
  411e8c:	csel	x23, x23, x0, eq  // eq = none
  411e90:	mov	x0, x23
  411e94:	ldp	x21, x22, [sp, #32]
  411e98:	ldp	x23, x24, [sp, #48]
  411e9c:	ldp	x25, x26, [sp, #64]
  411ea0:	ldp	x27, x28, [sp, #80]
  411ea4:	ldp	x29, x30, [sp], #96
  411ea8:	ret
  411eac:	mov	w27, #0x1                   	// #1
  411eb0:	b	411e18 <__fxstatat@plt+0xe938>
  411eb4:	mov	x23, x19
  411eb8:	mov	x0, x23
  411ebc:	ldp	x19, x20, [sp, #16]
  411ec0:	ldp	x21, x22, [sp, #32]
  411ec4:	ldp	x23, x24, [sp, #48]
  411ec8:	ldp	x25, x26, [sp, #64]
  411ecc:	ldp	x27, x28, [sp, #80]
  411ed0:	ldp	x29, x30, [sp], #96
  411ed4:	ret
  411ed8:	mov	x23, #0xffffffffffffffff    	// #-1
  411edc:	b	411e90 <__fxstatat@plt+0xe9b0>
  411ee0:	stp	x29, x30, [sp, #-48]!
  411ee4:	cmn	x2, #0x1
  411ee8:	mov	x29, sp
  411eec:	stp	x19, x20, [sp, #16]
  411ef0:	mov	x20, x0
  411ef4:	str	x21, [sp, #32]
  411ef8:	mov	x21, x1
  411efc:	b.eq	411f5c <__fxstatat@plt+0xea7c>  // b.none
  411f00:	adrp	x1, 416000 <__fxstatat@plt+0x12b20>
  411f04:	mov	w2, #0x5                   	// #5
  411f08:	add	x1, x1, #0x3f0
  411f0c:	mov	x0, #0x0                   	// #0
  411f10:	bl	403350 <dcgettext@plt>
  411f14:	mov	x19, x0
  411f18:	mov	x2, x21
  411f1c:	mov	w1, #0x8                   	// #8
  411f20:	mov	w0, #0x0                   	// #0
  411f24:	bl	40e2d0 <__fxstatat@plt+0xadf0>
  411f28:	mov	x1, x20
  411f2c:	mov	x20, x0
  411f30:	mov	w0, #0x1                   	// #1
  411f34:	bl	40e590 <__fxstatat@plt+0xb0b0>
  411f38:	mov	x3, x20
  411f3c:	mov	x2, x19
  411f40:	ldp	x19, x20, [sp, #16]
  411f44:	mov	x4, x0
  411f48:	ldr	x21, [sp, #32]
  411f4c:	mov	w1, #0x0                   	// #0
  411f50:	ldp	x29, x30, [sp], #48
  411f54:	mov	w0, #0x0                   	// #0
  411f58:	b	402c90 <error@plt>
  411f5c:	adrp	x1, 416000 <__fxstatat@plt+0x12b20>
  411f60:	mov	w2, #0x5                   	// #5
  411f64:	add	x1, x1, #0x3d0
  411f68:	mov	x0, #0x0                   	// #0
  411f6c:	bl	403350 <dcgettext@plt>
  411f70:	mov	x19, x0
  411f74:	b	411f18 <__fxstatat@plt+0xea38>
  411f78:	stp	x29, x30, [sp, #-112]!
  411f7c:	mov	x29, sp
  411f80:	stp	x27, x28, [sp, #80]
  411f84:	adrp	x28, 42a000 <__fxstatat@plt+0x26b20>
  411f88:	stp	x19, x20, [sp, #16]
  411f8c:	mov	x20, x1
  411f90:	adrp	x1, 416000 <__fxstatat@plt+0x12b20>
  411f94:	add	x1, x1, #0x410
  411f98:	stp	x21, x22, [sp, #32]
  411f9c:	mov	x22, x2
  411fa0:	mov	w2, #0x5                   	// #5
  411fa4:	stp	x23, x24, [sp, #48]
  411fa8:	mov	x24, x0
  411fac:	mov	x0, #0x0                   	// #0
  411fb0:	bl	403350 <dcgettext@plt>
  411fb4:	ldr	x1, [x28, #1328]
  411fb8:	bl	403360 <fputs_unlocked@plt>
  411fbc:	ldr	x21, [x24]
  411fc0:	cbz	x21, 412038 <__fxstatat@plt+0xeb58>
  411fc4:	adrp	x27, 415000 <__fxstatat@plt+0x11b20>
  411fc8:	add	x27, x27, #0x250
  411fcc:	stp	x25, x26, [sp, #64]
  411fd0:	adrp	x26, 416000 <__fxstatat@plt+0x12b20>
  411fd4:	add	x25, x28, #0x530
  411fd8:	add	x26, x26, #0x428
  411fdc:	mov	x23, #0x0                   	// #0
  411fe0:	mov	x19, #0x0                   	// #0
  411fe4:	nop
  411fe8:	cbz	x19, 412000 <__fxstatat@plt+0xeb20>
  411fec:	mov	x2, x22
  411ff0:	mov	x1, x20
  411ff4:	mov	x0, x23
  411ff8:	bl	4030e0 <memcmp@plt>
  411ffc:	cbz	w0, 412070 <__fxstatat@plt+0xeb90>
  412000:	ldr	x23, [x25]
  412004:	mov	x0, x21
  412008:	bl	40e5a8 <__fxstatat@plt+0xb0c8>
  41200c:	mov	x3, x0
  412010:	mov	x2, x26
  412014:	mov	x0, x23
  412018:	mov	w1, #0x1                   	// #1
  41201c:	mov	x23, x20
  412020:	bl	403120 <__fprintf_chk@plt>
  412024:	add	x19, x19, #0x1
  412028:	add	x20, x20, x22
  41202c:	ldr	x21, [x24, x19, lsl #3]
  412030:	cbnz	x21, 411fe8 <__fxstatat@plt+0xeb08>
  412034:	ldp	x25, x26, [sp, #64]
  412038:	ldr	x0, [x28, #1328]
  41203c:	ldp	x1, x2, [x0, #40]
  412040:	cmp	x1, x2
  412044:	b.cs	41209c <__fxstatat@plt+0xebbc>  // b.hs, b.nlast
  412048:	add	x2, x1, #0x1
  41204c:	str	x2, [x0, #40]
  412050:	mov	w0, #0xa                   	// #10
  412054:	strb	w0, [x1]
  412058:	ldp	x19, x20, [sp, #16]
  41205c:	ldp	x21, x22, [sp, #32]
  412060:	ldp	x23, x24, [sp, #48]
  412064:	ldp	x27, x28, [sp, #80]
  412068:	ldp	x29, x30, [sp], #112
  41206c:	ret
  412070:	ldr	x1, [x25]
  412074:	mov	x0, x21
  412078:	str	x1, [sp, #104]
  41207c:	bl	40e5a8 <__fxstatat@plt+0xb0c8>
  412080:	mov	x3, x0
  412084:	ldr	x1, [sp, #104]
  412088:	mov	x2, x27
  41208c:	mov	x0, x1
  412090:	mov	w1, #0x1                   	// #1
  412094:	bl	403120 <__fprintf_chk@plt>
  412098:	b	412024 <__fxstatat@plt+0xeb44>
  41209c:	ldp	x19, x20, [sp, #16]
  4120a0:	mov	w1, #0xa                   	// #10
  4120a4:	ldp	x21, x22, [sp, #32]
  4120a8:	ldp	x23, x24, [sp, #48]
  4120ac:	ldp	x27, x28, [sp, #80]
  4120b0:	ldp	x29, x30, [sp], #112
  4120b4:	b	4030a0 <__overflow@plt>
  4120b8:	stp	x29, x30, [sp, #-64]!
  4120bc:	mov	x29, sp
  4120c0:	stp	x19, x20, [sp, #16]
  4120c4:	mov	x19, x2
  4120c8:	mov	x20, x3
  4120cc:	stp	x21, x22, [sp, #32]
  4120d0:	mov	x22, x1
  4120d4:	mov	x21, x4
  4120d8:	mov	x3, x4
  4120dc:	mov	x2, x20
  4120e0:	mov	x1, x19
  4120e4:	stp	x23, x24, [sp, #48]
  4120e8:	mov	x24, x0
  4120ec:	mov	x23, x5
  4120f0:	mov	x0, x22
  4120f4:	bl	411db8 <__fxstatat@plt+0xe8d8>
  4120f8:	tbnz	x0, #63, 412110 <__fxstatat@plt+0xec30>
  4120fc:	ldp	x19, x20, [sp, #16]
  412100:	ldp	x21, x22, [sp, #32]
  412104:	ldp	x23, x24, [sp, #48]
  412108:	ldp	x29, x30, [sp], #64
  41210c:	ret
  412110:	mov	x2, x0
  412114:	mov	x1, x22
  412118:	mov	x0, x24
  41211c:	bl	411ee0 <__fxstatat@plt+0xea00>
  412120:	mov	x0, x19
  412124:	mov	x2, x21
  412128:	mov	x1, x20
  41212c:	bl	411f78 <__fxstatat@plt+0xea98>
  412130:	blr	x23
  412134:	mov	x0, #0xffffffffffffffff    	// #-1
  412138:	b	4120fc <__fxstatat@plt+0xec1c>
  41213c:	nop
  412140:	stp	x29, x30, [sp, #-64]!
  412144:	mov	x29, sp
  412148:	stp	x21, x22, [sp, #32]
  41214c:	ldr	x22, [x1]
  412150:	cbz	x22, 412198 <__fxstatat@plt+0xecb8>
  412154:	mov	x21, x3
  412158:	stp	x19, x20, [sp, #16]
  41215c:	mov	x19, x2
  412160:	add	x20, x1, #0x8
  412164:	str	x23, [sp, #48]
  412168:	mov	x23, x0
  41216c:	b	41217c <__fxstatat@plt+0xec9c>
  412170:	ldr	x22, [x20], #8
  412174:	add	x19, x19, x21
  412178:	cbz	x22, 412190 <__fxstatat@plt+0xecb0>
  41217c:	mov	x2, x21
  412180:	mov	x1, x19
  412184:	mov	x0, x23
  412188:	bl	4030e0 <memcmp@plt>
  41218c:	cbnz	w0, 412170 <__fxstatat@plt+0xec90>
  412190:	ldp	x19, x20, [sp, #16]
  412194:	ldr	x23, [sp, #48]
  412198:	mov	x0, x22
  41219c:	ldp	x21, x22, [sp, #32]
  4121a0:	ldp	x29, x30, [sp], #64
  4121a4:	ret
  4121a8:	stp	x29, x30, [sp, #-32]!
  4121ac:	mov	x29, sp
  4121b0:	stp	x19, x20, [sp, #16]
  4121b4:	mov	x19, x0
  4121b8:	bl	402df0 <__fpending@plt>
  4121bc:	mov	x20, x0
  4121c0:	mov	x0, x19
  4121c4:	ldr	w19, [x19]
  4121c8:	and	w19, w19, #0x20
  4121cc:	bl	413188 <__fxstatat@plt+0xfca8>
  4121d0:	cbnz	w19, 4121f8 <__fxstatat@plt+0xed18>
  4121d4:	cbz	w0, 4121ec <__fxstatat@plt+0xed0c>
  4121d8:	cbnz	x20, 412210 <__fxstatat@plt+0xed30>
  4121dc:	bl	4033f0 <__errno_location@plt>
  4121e0:	ldr	w0, [x0]
  4121e4:	cmp	w0, #0x9
  4121e8:	csetm	w0, ne  // ne = any
  4121ec:	ldp	x19, x20, [sp, #16]
  4121f0:	ldp	x29, x30, [sp], #32
  4121f4:	ret
  4121f8:	cbnz	w0, 412210 <__fxstatat@plt+0xed30>
  4121fc:	bl	4033f0 <__errno_location@plt>
  412200:	mov	x1, x0
  412204:	mov	w0, #0xffffffff            	// #-1
  412208:	str	wzr, [x1]
  41220c:	b	4121ec <__fxstatat@plt+0xed0c>
  412210:	mov	w0, #0xffffffff            	// #-1
  412214:	b	4121ec <__fxstatat@plt+0xed0c>
  412218:	stp	x29, x30, [sp, #-64]!
  41221c:	mov	x29, sp
  412220:	stp	x19, x20, [sp, #16]
  412224:	bl	402d30 <opendir@plt>
  412228:	mov	x19, x0
  41222c:	cbz	x0, 41223c <__fxstatat@plt+0xed5c>
  412230:	bl	4032e0 <dirfd@plt>
  412234:	cmp	w0, #0x2
  412238:	b.ls	41224c <__fxstatat@plt+0xed6c>  // b.plast
  41223c:	mov	x0, x19
  412240:	ldp	x19, x20, [sp, #16]
  412244:	ldp	x29, x30, [sp], #64
  412248:	ret
  41224c:	mov	w2, #0x3                   	// #3
  412250:	mov	w1, #0x406                 	// #1030
  412254:	stp	x21, x22, [sp, #32]
  412258:	str	x23, [sp, #48]
  41225c:	bl	413218 <__fxstatat@plt+0xfd38>
  412260:	mov	w21, w0
  412264:	bl	4033f0 <__errno_location@plt>
  412268:	mov	x20, x0
  41226c:	tbz	w21, #31, 4122a0 <__fxstatat@plt+0xedc0>
  412270:	ldr	w23, [x0]
  412274:	mov	x22, #0x0                   	// #0
  412278:	mov	x0, x19
  41227c:	mov	x19, x22
  412280:	bl	403010 <closedir@plt>
  412284:	ldp	x21, x22, [sp, #32]
  412288:	str	w23, [x20]
  41228c:	mov	x0, x19
  412290:	ldp	x19, x20, [sp, #16]
  412294:	ldr	x23, [sp, #48]
  412298:	ldp	x29, x30, [sp], #64
  41229c:	ret
  4122a0:	mov	w0, w21
  4122a4:	bl	403050 <fdopendir@plt>
  4122a8:	ldr	w23, [x20]
  4122ac:	mov	x22, x0
  4122b0:	cbnz	x0, 412278 <__fxstatat@plt+0xed98>
  4122b4:	mov	w0, w21
  4122b8:	bl	403020 <close@plt>
  4122bc:	b	412278 <__fxstatat@plt+0xed98>
  4122c0:	mov	x1, x0
  4122c4:	mov	w0, #0x0                   	// #0
  4122c8:	b	402d60 <clock_gettime@plt>
  4122cc:	nop
  4122d0:	stp	x29, x30, [sp, #-32]!
  4122d4:	mov	w0, #0x0                   	// #0
  4122d8:	mov	x29, sp
  4122dc:	add	x1, sp, #0x10
  4122e0:	bl	402d60 <clock_gettime@plt>
  4122e4:	ldp	x0, x1, [sp, #16]
  4122e8:	ldp	x29, x30, [sp], #32
  4122ec:	ret
  4122f0:	stp	x29, x30, [sp, #-16]!
  4122f4:	mov	x1, #0x0                   	// #0
  4122f8:	mov	x29, sp
  4122fc:	bl	4034c0 <setlocale@plt>
  412300:	mov	w1, #0x1                   	// #1
  412304:	cbz	x0, 412328 <__fxstatat@plt+0xee48>
  412308:	ldrb	w1, [x0]
  41230c:	cmp	w1, #0x43
  412310:	b.eq	412334 <__fxstatat@plt+0xee54>  // b.none
  412314:	adrp	x1, 416000 <__fxstatat@plt+0x12b20>
  412318:	add	x1, x1, #0x430
  41231c:	bl	403130 <strcmp@plt>
  412320:	cmp	w0, #0x0
  412324:	cset	w1, ne  // ne = any
  412328:	mov	w0, w1
  41232c:	ldp	x29, x30, [sp], #16
  412330:	ret
  412334:	ldrb	w2, [x0, #1]
  412338:	mov	w1, #0x0                   	// #0
  41233c:	cbnz	w2, 412314 <__fxstatat@plt+0xee34>
  412340:	mov	w0, w1
  412344:	ldp	x29, x30, [sp], #16
  412348:	ret
  41234c:	nop
  412350:	ldrb	w3, [x0]
  412354:	cbz	w3, 41237c <__fxstatat@plt+0xee9c>
  412358:	mov	x2, #0x0                   	// #0
  41235c:	nop
  412360:	ror	x2, x2, #55
  412364:	add	x2, x2, w3, uxtb
  412368:	ldrb	w3, [x0, #1]!
  41236c:	cbnz	w3, 412360 <__fxstatat@plt+0xee80>
  412370:	udiv	x0, x2, x1
  412374:	msub	x0, x0, x1, x2
  412378:	ret
  41237c:	mov	x0, #0x0                   	// #0
  412380:	ret
  412384:	nop
  412388:	stp	x29, x30, [sp, #-16]!
  41238c:	mov	w0, #0xe                   	// #14
  412390:	mov	x29, sp
  412394:	bl	402e60 <nl_langinfo@plt>
  412398:	cbz	x0, 4123b8 <__fxstatat@plt+0xeed8>
  41239c:	ldrb	w2, [x0]
  4123a0:	adrp	x1, 416000 <__fxstatat@plt+0x12b20>
  4123a4:	add	x1, x1, #0x438
  4123a8:	cmp	w2, #0x0
  4123ac:	csel	x0, x1, x0, eq  // eq = none
  4123b0:	ldp	x29, x30, [sp], #16
  4123b4:	ret
  4123b8:	ldp	x29, x30, [sp], #16
  4123bc:	adrp	x0, 416000 <__fxstatat@plt+0x12b20>
  4123c0:	add	x0, x0, #0x438
  4123c4:	ret
  4123c8:	stp	x29, x30, [sp, #-224]!
  4123cc:	mov	x29, sp
  4123d0:	stp	x19, x20, [sp, #16]
  4123d4:	mov	w20, w5
  4123d8:	stp	x21, x22, [sp, #32]
  4123dc:	mov	w21, w6
  4123e0:	mov	x22, x1
  4123e4:	stp	x23, x24, [sp, #48]
  4123e8:	mov	w23, w2
  4123ec:	mov	w24, w0
  4123f0:	stp	x25, x26, [sp, #64]
  4123f4:	add	x2, sp, #0x60
  4123f8:	mov	w25, w3
  4123fc:	mov	w26, w4
  412400:	tbnz	w0, #31, 41246c <__fxstatat@plt+0xef8c>
  412404:	mov	w1, w0
  412408:	mov	w0, #0x0                   	// #0
  41240c:	bl	403340 <__fxstat@plt>
  412410:	mov	w19, w0
  412414:	cbnz	w0, 412528 <__fxstatat@plt+0xf048>
  412418:	str	x27, [sp, #80]
  41241c:	ldr	w27, [sp, #112]
  412420:	and	w0, w27, #0xf000
  412424:	cmp	w0, #0x4, lsl #12
  412428:	b.ne	412498 <__fxstatat@plt+0xefb8>  // b.any
  41242c:	cmn	w25, #0x1
  412430:	b.eq	4124dc <__fxstatat@plt+0xeffc>  // b.none
  412434:	ldr	w0, [sp, #120]
  412438:	cmp	w0, w25
  41243c:	b.eq	4124dc <__fxstatat@plt+0xeffc>  // b.none
  412440:	mov	w2, w26
  412444:	mov	w1, w25
  412448:	tbz	w24, #31, 41259c <__fxstatat@plt+0xf0bc>
  41244c:	mov	x0, x22
  412450:	cmn	w23, #0x1
  412454:	b.eq	412568 <__fxstatat@plt+0xf088>  // b.none
  412458:	bl	403170 <lchown@plt>
  41245c:	mov	w19, w0
  412460:	cbz	w19, 4125ac <__fxstatat@plt+0xf0cc>
  412464:	ldr	x27, [sp, #80]
  412468:	b	41247c <__fxstatat@plt+0xef9c>
  41246c:	mov	w0, #0x0                   	// #0
  412470:	bl	403420 <__xstat@plt>
  412474:	mov	w19, w0
  412478:	cbz	w0, 4125cc <__fxstatat@plt+0xf0ec>
  41247c:	mov	w0, w19
  412480:	ldp	x19, x20, [sp, #16]
  412484:	ldp	x21, x22, [sp, #32]
  412488:	ldp	x23, x24, [sp, #48]
  41248c:	ldp	x25, x26, [sp, #64]
  412490:	ldp	x29, x30, [sp], #224
  412494:	ret
  412498:	bl	4033f0 <__errno_location@plt>
  41249c:	mov	x20, x0
  4124a0:	mov	w0, #0x14                  	// #20
  4124a4:	mov	w21, w0
  4124a8:	mov	w19, #0xffffffff            	// #-1
  4124ac:	ldr	x27, [sp, #80]
  4124b0:	str	w0, [x20]
  4124b4:	mov	w0, w24
  4124b8:	bl	403020 <close@plt>
  4124bc:	str	w21, [x20]
  4124c0:	mov	w0, w19
  4124c4:	ldp	x19, x20, [sp, #16]
  4124c8:	ldp	x21, x22, [sp, #32]
  4124cc:	ldp	x23, x24, [sp, #48]
  4124d0:	ldp	x25, x26, [sp, #64]
  4124d4:	ldp	x29, x30, [sp], #224
  4124d8:	ret
  4124dc:	cmn	w26, #0x1
  4124e0:	b.eq	4124f0 <__fxstatat@plt+0xf010>  // b.none
  4124e4:	ldr	w0, [sp, #124]
  4124e8:	cmp	w0, w26
  4124ec:	b.ne	412440 <__fxstatat@plt+0xef60>  // b.any
  4124f0:	mov	w1, #0x0                   	// #0
  4124f4:	eor	w0, w27, w20
  4124f8:	orr	w0, w0, w1
  4124fc:	tst	w0, w21
  412500:	b.eq	412538 <__fxstatat@plt+0xf058>  // b.none
  412504:	bic	w1, w27, w21
  412508:	and	w1, w1, #0xfff
  41250c:	orr	w1, w1, w20
  412510:	tbz	w24, #31, 412574 <__fxstatat@plt+0xf094>
  412514:	mov	x0, x22
  412518:	bl	402ea0 <chmod@plt>
  41251c:	mov	w19, w0
  412520:	ldr	x27, [sp, #80]
  412524:	b	41247c <__fxstatat@plt+0xef9c>
  412528:	bl	4033f0 <__errno_location@plt>
  41252c:	ldr	w21, [x0]
  412530:	mov	x20, x0
  412534:	b	4124b4 <__fxstatat@plt+0xefd4>
  412538:	tbnz	w24, #31, 4125c0 <__fxstatat@plt+0xf0e0>
  41253c:	mov	w0, w24
  412540:	bl	403020 <close@plt>
  412544:	mov	w19, w0
  412548:	mov	w0, w19
  41254c:	ldp	x19, x20, [sp, #16]
  412550:	ldp	x21, x22, [sp, #32]
  412554:	ldp	x23, x24, [sp, #48]
  412558:	ldp	x25, x26, [sp, #64]
  41255c:	ldr	x27, [sp, #80]
  412560:	ldp	x29, x30, [sp], #224
  412564:	ret
  412568:	bl	403430 <chown@plt>
  41256c:	mov	w19, w0
  412570:	b	412460 <__fxstatat@plt+0xef80>
  412574:	mov	w0, w24
  412578:	bl	402f80 <fchmod@plt>
  41257c:	mov	w19, w0
  412580:	cbz	w0, 41253c <__fxstatat@plt+0xf05c>
  412584:	nop
  412588:	bl	4033f0 <__errno_location@plt>
  41258c:	ldr	w21, [x0]
  412590:	mov	x20, x0
  412594:	ldr	x27, [sp, #80]
  412598:	b	4124b4 <__fxstatat@plt+0xefd4>
  41259c:	mov	w0, w24
  4125a0:	bl	403470 <fchown@plt>
  4125a4:	mov	w19, w0
  4125a8:	cbnz	w0, 412588 <__fxstatat@plt+0xf0a8>
  4125ac:	mov	w0, #0x49                  	// #73
  4125b0:	tst	w27, w0
  4125b4:	b.eq	4124f0 <__fxstatat@plt+0xf010>  // b.none
  4125b8:	and	w1, w27, #0xc00
  4125bc:	b	4124f4 <__fxstatat@plt+0xf014>
  4125c0:	mov	w19, #0x0                   	// #0
  4125c4:	ldr	x27, [sp, #80]
  4125c8:	b	41247c <__fxstatat@plt+0xef9c>
  4125cc:	str	x27, [sp, #80]
  4125d0:	ldr	w27, [sp, #112]
  4125d4:	and	w0, w27, #0xf000
  4125d8:	cmp	w0, #0x4, lsl #12
  4125dc:	b.eq	41242c <__fxstatat@plt+0xef4c>  // b.none
  4125e0:	bl	4033f0 <__errno_location@plt>
  4125e4:	mov	w19, #0xffffffff            	// #-1
  4125e8:	mov	w1, #0x14                  	// #20
  4125ec:	ldr	x27, [sp, #80]
  4125f0:	str	w1, [x0]
  4125f4:	b	41247c <__fxstatat@plt+0xef9c>
  4125f8:	stp	x29, x30, [sp, #-64]!
  4125fc:	mov	x29, sp
  412600:	str	x3, [sp, #56]
  412604:	mov	w3, #0x0                   	// #0
  412608:	tbnz	w2, #6, 41261c <__fxstatat@plt+0xf13c>
  41260c:	bl	4033d0 <openat@plt>
  412610:	bl	40f758 <__fxstatat@plt+0xc278>
  412614:	ldp	x29, x30, [sp], #64
  412618:	ret
  41261c:	mov	w3, #0xfffffff8            	// #-8
  412620:	stp	w3, wzr, [sp, #40]
  412624:	ldr	w3, [sp, #56]
  412628:	add	x4, sp, #0x30
  41262c:	add	x5, sp, #0x40
  412630:	stp	x5, x5, [sp, #16]
  412634:	str	x4, [sp, #32]
  412638:	bl	4033d0 <openat@plt>
  41263c:	bl	40f758 <__fxstatat@plt+0xc278>
  412640:	ldp	x29, x30, [sp], #64
  412644:	ret
  412648:	stp	x29, x30, [sp, #-32]!
  41264c:	mov	x29, sp
  412650:	str	x19, [sp, #16]
  412654:	mov	x19, x0
  412658:	mov	x0, #0x18                  	// #24
  41265c:	bl	410bd8 <__fxstatat@plt+0xd6f8>
  412660:	stp	x19, xzr, [x0]
  412664:	str	xzr, [x0, #16]
  412668:	ldr	x19, [sp, #16]
  41266c:	ldp	x29, x30, [sp], #32
  412670:	ret
  412674:	nop
  412678:	stp	x29, x30, [sp, #-32]!
  41267c:	mov	x29, sp
  412680:	bl	4128c8 <__fxstatat@plt+0xf3e8>
  412684:	cbz	x0, 4126ac <__fxstatat@plt+0xf1cc>
  412688:	str	x19, [sp, #16]
  41268c:	mov	x19, x0
  412690:	mov	x0, #0x18                  	// #24
  412694:	bl	410bd8 <__fxstatat@plt+0xd6f8>
  412698:	stp	x19, xzr, [x0]
  41269c:	str	xzr, [x0, #16]
  4126a0:	ldr	x19, [sp, #16]
  4126a4:	ldp	x29, x30, [sp], #32
  4126a8:	ret
  4126ac:	mov	x0, #0x0                   	// #0
  4126b0:	ldp	x29, x30, [sp], #32
  4126b4:	ret
  4126b8:	ldr	x0, [x0]
  4126bc:	ret
  4126c0:	stp	x29, x30, [sp, #-80]!
  4126c4:	mov	x29, sp
  4126c8:	stp	x19, x20, [sp, #16]
  4126cc:	stp	x21, x22, [sp, #32]
  4126d0:	mov	x21, x1
  4126d4:	add	x22, x1, #0x1
  4126d8:	stp	x23, x24, [sp, #48]
  4126dc:	mov	x23, x0
  4126e0:	ldp	x24, x20, [x0]
  4126e4:	ldr	x19, [x0, #16]
  4126e8:	b	41271c <__fxstatat@plt+0xf23c>
  4126ec:	cmp	x19, x21
  4126f0:	b.eq	412778 <__fxstatat@plt+0xf298>  // b.none
  4126f4:	udiv	x3, x20, x22
  4126f8:	sub	x1, x19, x21
  4126fc:	udiv	x2, x1, x22
  412700:	msub	x4, x3, x22, x20
  412704:	msub	x1, x2, x22, x1
  412708:	sub	x19, x19, x1
  41270c:	cmp	x20, x19
  412710:	b.ls	412794 <__fxstatat@plt+0xf2b4>  // b.plast
  412714:	sub	x19, x1, #0x1
  412718:	mov	x20, x4
  41271c:	cmp	x19, x21
  412720:	b.cs	4126ec <__fxstatat@plt+0xf20c>  // b.hs, b.nlast
  412724:	mov	x3, x19
  412728:	mov	x2, #0x0                   	// #0
  41272c:	nop
  412730:	lsl	x3, x3, #8
  412734:	add	x2, x2, #0x1
  412738:	add	x3, x3, #0xff
  41273c:	cmp	x21, x3
  412740:	b.hi	412730 <__fxstatat@plt+0xf250>  // b.pmore
  412744:	add	x1, sp, #0x48
  412748:	mov	x0, x24
  41274c:	bl	412b80 <__fxstatat@plt+0xf6a0>
  412750:	add	x1, sp, #0x48
  412754:	nop
  412758:	ldrb	w2, [x1], #1
  41275c:	lsl	x19, x19, #8
  412760:	add	x19, x19, #0xff
  412764:	cmp	x21, x19
  412768:	add	x20, x2, x20, lsl #8
  41276c:	b.hi	412758 <__fxstatat@plt+0xf278>  // b.pmore
  412770:	cmp	x19, x21
  412774:	b.ne	4126f4 <__fxstatat@plt+0xf214>  // b.any
  412778:	stp	xzr, xzr, [x23, #8]
  41277c:	mov	x0, x20
  412780:	ldp	x19, x20, [sp, #16]
  412784:	ldp	x21, x22, [sp, #32]
  412788:	ldp	x23, x24, [sp, #48]
  41278c:	ldp	x29, x30, [sp], #80
  412790:	ret
  412794:	stp	x3, x2, [x23, #8]
  412798:	mov	x20, x4
  41279c:	mov	x0, x20
  4127a0:	ldp	x19, x20, [sp, #16]
  4127a4:	ldp	x21, x22, [sp, #32]
  4127a8:	ldp	x23, x24, [sp, #48]
  4127ac:	ldp	x29, x30, [sp], #80
  4127b0:	ret
  4127b4:	nop
  4127b8:	stp	x29, x30, [sp, #-32]!
  4127bc:	mov	x2, #0xffffffffffffffff    	// #-1
  4127c0:	mov	x1, #0x18                  	// #24
  4127c4:	mov	x29, sp
  4127c8:	str	x19, [sp, #16]
  4127cc:	mov	x19, x0
  4127d0:	bl	403300 <__explicit_bzero_chk@plt>
  4127d4:	mov	x0, x19
  4127d8:	ldr	x19, [sp, #16]
  4127dc:	ldp	x29, x30, [sp], #32
  4127e0:	b	4031b0 <free@plt>
  4127e4:	nop
  4127e8:	stp	x29, x30, [sp, #-48]!
  4127ec:	mov	x29, sp
  4127f0:	stp	x19, x20, [sp, #16]
  4127f4:	mov	x19, x0
  4127f8:	ldr	x0, [x0]
  4127fc:	stp	x21, x22, [sp, #32]
  412800:	bl	412cf0 <__fxstatat@plt+0xf810>
  412804:	mov	w21, w0
  412808:	bl	4033f0 <__errno_location@plt>
  41280c:	mov	x20, x0
  412810:	mov	x2, #0xffffffffffffffff    	// #-1
  412814:	mov	x1, #0x18                  	// #24
  412818:	mov	x0, x19
  41281c:	ldr	w22, [x20]
  412820:	bl	403300 <__explicit_bzero_chk@plt>
  412824:	mov	x0, x19
  412828:	bl	4031b0 <free@plt>
  41282c:	str	w22, [x20]
  412830:	mov	w0, w21
  412834:	ldp	x19, x20, [sp, #16]
  412838:	ldp	x21, x22, [sp, #32]
  41283c:	ldp	x29, x30, [sp], #48
  412840:	ret
  412844:	nop
  412848:	stp	x29, x30, [sp, #-48]!
  41284c:	mov	x29, sp
  412850:	stp	x19, x20, [sp, #16]
  412854:	stp	x21, x22, [sp, #32]
  412858:	cbz	x0, 4128a8 <__fxstatat@plt+0xf3c8>
  41285c:	mov	x19, x0
  412860:	adrp	x0, 42a000 <__fxstatat@plt+0x26b20>
  412864:	ldr	w22, [x0, #1216]
  412868:	bl	4033f0 <__errno_location@plt>
  41286c:	ldr	w21, [x0]
  412870:	cbnz	w21, 4128ac <__fxstatat@plt+0xf3cc>
  412874:	adrp	x1, 416000 <__fxstatat@plt+0x12b20>
  412878:	mov	w2, #0x5                   	// #5
  41287c:	add	x1, x1, #0x440
  412880:	mov	x0, #0x0                   	// #0
  412884:	bl	403350 <dcgettext@plt>
  412888:	mov	x20, x0
  41288c:	mov	x0, x19
  412890:	bl	40e5a8 <__fxstatat@plt+0xb0c8>
  412894:	mov	x2, x20
  412898:	mov	x3, x0
  41289c:	mov	w1, w21
  4128a0:	mov	w0, w22
  4128a4:	bl	402c90 <error@plt>
  4128a8:	bl	403070 <abort@plt>
  4128ac:	adrp	x1, 416000 <__fxstatat@plt+0x12b20>
  4128b0:	mov	w2, #0x5                   	// #5
  4128b4:	add	x1, x1, #0x450
  4128b8:	mov	x0, #0x0                   	// #0
  4128bc:	bl	403350 <dcgettext@plt>
  4128c0:	mov	x20, x0
  4128c4:	b	41288c <__fxstatat@plt+0xf3ac>
  4128c8:	stp	x29, x30, [sp, #-96]!
  4128cc:	mov	x29, sp
  4128d0:	stp	x19, x20, [sp, #16]
  4128d4:	cbz	x1, 4129d0 <__fxstatat@plt+0xf4f0>
  4128d8:	stp	x21, x22, [sp, #32]
  4128dc:	mov	x20, x1
  4128e0:	mov	x21, x0
  4128e4:	cbz	x0, 412948 <__fxstatat@plt+0xf468>
  4128e8:	adrp	x1, 416000 <__fxstatat@plt+0x12b20>
  4128ec:	add	x1, x1, #0x470
  4128f0:	bl	4134b0 <__fxstatat@plt+0xffd0>
  4128f4:	mov	x22, x0
  4128f8:	cbz	x0, 412ad4 <__fxstatat@plt+0xf5f4>
  4128fc:	mov	x0, #0x1038                	// #4152
  412900:	bl	410bd8 <__fxstatat@plt+0xd6f8>
  412904:	mov	x19, x0
  412908:	cmp	x20, #0x1, lsl #12
  41290c:	adrp	x2, 412000 <__fxstatat@plt+0xeb20>
  412910:	add	x2, x2, #0x848
  412914:	mov	x0, x22
  412918:	add	x1, x19, #0x18
  41291c:	stp	x22, x2, [x19]
  412920:	mov	x3, #0x1000                	// #4096
  412924:	mov	w2, #0x0                   	// #0
  412928:	str	x21, [x19, #16]
  41292c:	csel	x3, x20, x3, ls  // ls = plast
  412930:	bl	402d80 <setvbuf@plt>
  412934:	ldp	x21, x22, [sp, #32]
  412938:	mov	x0, x19
  41293c:	ldp	x19, x20, [sp, #16]
  412940:	ldp	x29, x30, [sp], #96
  412944:	ret
  412948:	mov	x0, #0x1038                	// #4152
  41294c:	stp	x23, x24, [sp, #48]
  412950:	bl	410bd8 <__fxstatat@plt+0xd6f8>
  412954:	mov	x19, x0
  412958:	adrp	x2, 412000 <__fxstatat@plt+0xeb20>
  41295c:	add	x2, x2, #0x848
  412960:	adrp	x0, 416000 <__fxstatat@plt+0x12b20>
  412964:	mov	w1, #0x0                   	// #0
  412968:	add	x0, x0, #0x460
  41296c:	stp	xzr, x2, [x19]
  412970:	add	x22, x19, #0x20
  412974:	stp	xzr, xzr, [x19, #16]
  412978:	bl	402eb0 <open@plt>
  41297c:	mov	w21, w0
  412980:	tbnz	w0, #31, 4129fc <__fxstatat@plt+0xf51c>
  412984:	cmp	x20, #0x800
  412988:	mov	x1, x22
  41298c:	mov	x23, #0x800                 	// #2048
  412990:	csel	x2, x20, x23, ls  // ls = plast
  412994:	mov	x3, #0x1018                	// #4120
  412998:	bl	403280 <__read_chk@plt>
  41299c:	mov	x20, x0
  4129a0:	mov	w0, w21
  4129a4:	bl	403020 <close@plt>
  4129a8:	cmp	x20, #0x7ff
  4129ac:	b.le	412ae0 <__fxstatat@plt+0xf600>
  4129b0:	mov	x0, x22
  4129b4:	bl	412f68 <__fxstatat@plt+0xfa88>
  4129b8:	mov	x0, x19
  4129bc:	ldp	x19, x20, [sp, #16]
  4129c0:	ldp	x21, x22, [sp, #32]
  4129c4:	ldp	x23, x24, [sp, #48]
  4129c8:	ldp	x29, x30, [sp], #96
  4129cc:	ret
  4129d0:	mov	x0, #0x1038                	// #4152
  4129d4:	bl	410bd8 <__fxstatat@plt+0xd6f8>
  4129d8:	adrp	x1, 412000 <__fxstatat@plt+0xeb20>
  4129dc:	add	x1, x1, #0x848
  4129e0:	stp	xzr, x1, [x0]
  4129e4:	mov	x19, x0
  4129e8:	str	xzr, [x0, #16]
  4129ec:	mov	x0, x19
  4129f0:	ldp	x19, x20, [sp, #16]
  4129f4:	ldp	x29, x30, [sp], #96
  4129f8:	ret
  4129fc:	add	x21, sp, #0x50
  412a00:	mov	x1, #0x0                   	// #0
  412a04:	mov	x0, x21
  412a08:	stp	x25, x26, [sp, #64]
  412a0c:	bl	402f60 <gettimeofday@plt>
  412a10:	ldp	x0, x1, [sp, #80]
  412a14:	stp	x0, x1, [x19, #32]
  412a18:	mov	x25, #0x14                  	// #20
  412a1c:	bl	402e50 <getpid@plt>
  412a20:	mov	w3, w0
  412a24:	mov	x1, x21
  412a28:	add	x0, x19, #0x30
  412a2c:	mov	x2, #0x4                   	// #4
  412a30:	str	w3, [sp, #80]
  412a34:	bl	402c10 <memcpy@plt>
  412a38:	mov	x20, #0x800                 	// #2048
  412a3c:	sub	x23, x20, x25
  412a40:	cmp	x23, #0x4
  412a44:	mov	x26, #0x4                   	// #4
  412a48:	csel	x23, x23, x26, ls  // ls = plast
  412a4c:	add	x24, x23, x25
  412a50:	bl	402ed0 <getppid@plt>
  412a54:	mov	w3, w0
  412a58:	mov	x2, x23
  412a5c:	add	x0, x22, x25
  412a60:	mov	x1, x21
  412a64:	str	w3, [sp, #80]
  412a68:	bl	402c10 <memcpy@plt>
  412a6c:	cmp	x24, #0x7ff
  412a70:	b.hi	412b64 <__fxstatat@plt+0xf684>  // b.pmore
  412a74:	sub	x23, x20, x24
  412a78:	cmp	x23, x26
  412a7c:	csel	x23, x23, x26, ls  // ls = plast
  412a80:	add	x25, x24, x23
  412a84:	bl	402d20 <getuid@plt>
  412a88:	mov	w3, w0
  412a8c:	mov	x2, x23
  412a90:	add	x0, x22, x24
  412a94:	mov	x1, x21
  412a98:	str	w3, [sp, #80]
  412a9c:	bl	402c10 <memcpy@plt>
  412aa0:	cmp	x25, #0x7ff
  412aa4:	b.hi	412b64 <__fxstatat@plt+0xf684>  // b.pmore
  412aa8:	bl	4031e0 <getgid@plt>
  412aac:	mov	w3, w0
  412ab0:	sub	x2, x20, x25
  412ab4:	add	x0, x22, x25
  412ab8:	cmp	x2, x26
  412abc:	mov	x1, x21
  412ac0:	csel	x2, x2, x26, ls  // ls = plast
  412ac4:	str	w3, [sp, #80]
  412ac8:	bl	402c10 <memcpy@plt>
  412acc:	ldp	x25, x26, [sp, #64]
  412ad0:	b	4129b0 <__fxstatat@plt+0xf4d0>
  412ad4:	mov	x19, #0x0                   	// #0
  412ad8:	ldp	x21, x22, [sp, #32]
  412adc:	b	412938 <__fxstatat@plt+0xf458>
  412ae0:	cmp	x20, #0x0
  412ae4:	mov	x1, #0x10                  	// #16
  412ae8:	csel	x20, x20, xzr, ge  // ge = tcont
  412aec:	add	x21, sp, #0x50
  412af0:	sub	x24, x23, x20
  412af4:	mov	x0, x21
  412af8:	cmp	x24, x1
  412afc:	stp	x25, x26, [sp, #64]
  412b00:	csel	x24, x24, x1, ls  // ls = plast
  412b04:	add	x25, x22, x20
  412b08:	mov	x1, #0x0                   	// #0
  412b0c:	bl	402f60 <gettimeofday@plt>
  412b10:	add	x20, x24, x20
  412b14:	mov	x2, x24
  412b18:	mov	x1, x21
  412b1c:	mov	x0, x25
  412b20:	bl	402c10 <memcpy@plt>
  412b24:	cmp	x20, #0x7ff
  412b28:	b.hi	412b64 <__fxstatat@plt+0xf684>  // b.pmore
  412b2c:	sub	x23, x23, x20
  412b30:	mov	x0, #0x4                   	// #4
  412b34:	cmp	x23, x0
  412b38:	csel	x23, x23, x0, ls  // ls = plast
  412b3c:	add	x25, x20, x23
  412b40:	bl	402e50 <getpid@plt>
  412b44:	mov	w3, w0
  412b48:	mov	x2, x23
  412b4c:	add	x0, x22, x20
  412b50:	mov	x1, x21
  412b54:	str	w3, [sp, #80]
  412b58:	bl	402c10 <memcpy@plt>
  412b5c:	cmp	x25, #0x7ff
  412b60:	b.ls	412a38 <__fxstatat@plt+0xf558>  // b.plast
  412b64:	ldp	x25, x26, [sp, #64]
  412b68:	b	4129b0 <__fxstatat@plt+0xf4d0>
  412b6c:	nop
  412b70:	str	x1, [x0, #8]
  412b74:	ret
  412b78:	str	x1, [x0, #16]
  412b7c:	ret
  412b80:	stp	x29, x30, [sp, #-80]!
  412b84:	mov	x29, sp
  412b88:	stp	x23, x24, [sp, #48]
  412b8c:	ldr	x23, [x0]
  412b90:	stp	x19, x20, [sp, #16]
  412b94:	mov	x20, x1
  412b98:	stp	x21, x22, [sp, #32]
  412b9c:	mov	x19, x2
  412ba0:	mov	x21, x0
  412ba4:	cbz	x23, 412c0c <__fxstatat@plt+0xf72c>
  412ba8:	bl	4033f0 <__errno_location@plt>
  412bac:	mov	x22, x0
  412bb0:	b	412bd4 <__fxstatat@plt+0xf6f4>
  412bb4:	ldp	x0, x2, [x21]
  412bb8:	ldr	w3, [x0]
  412bbc:	ldr	x0, [x21, #16]
  412bc0:	tst	x3, #0x20
  412bc4:	csel	w1, w1, wzr, ne  // ne = any
  412bc8:	str	w1, [x22]
  412bcc:	blr	x2
  412bd0:	ldr	x23, [x21]
  412bd4:	mov	x2, x19
  412bd8:	mov	x0, x20
  412bdc:	mov	x1, #0x1                   	// #1
  412be0:	mov	x3, x23
  412be4:	bl	4030c0 <fread_unlocked@plt>
  412be8:	ldr	w1, [x22]
  412bec:	add	x20, x20, x0
  412bf0:	subs	x19, x19, x0
  412bf4:	b.ne	412bb4 <__fxstatat@plt+0xf6d4>  // b.any
  412bf8:	ldp	x19, x20, [sp, #16]
  412bfc:	ldp	x21, x22, [sp, #32]
  412c00:	ldp	x23, x24, [sp, #48]
  412c04:	ldp	x29, x30, [sp], #80
  412c08:	ret
  412c0c:	ldr	x22, [x0, #24]
  412c10:	str	x25, [sp, #64]
  412c14:	add	x23, x0, #0x838
  412c18:	add	x24, x0, #0x20
  412c1c:	cmp	x2, x22
  412c20:	mov	x25, #0x800                 	// #2048
  412c24:	b.ls	412ce4 <__fxstatat@plt+0xf804>  // b.plast
  412c28:	mov	x0, x20
  412c2c:	sub	x1, x25, x22
  412c30:	add	x20, x20, x22
  412c34:	add	x1, x23, x1
  412c38:	mov	x2, x22
  412c3c:	bl	402c10 <memcpy@plt>
  412c40:	mov	x1, x23
  412c44:	mov	x0, x24
  412c48:	sub	x19, x19, x22
  412c4c:	tst	x20, #0x7
  412c50:	b.eq	412c8c <__fxstatat@plt+0xf7ac>  // b.none
  412c54:	bl	412d40 <__fxstatat@plt+0xf860>
  412c58:	mov	x22, #0x800                 	// #2048
  412c5c:	cmp	x19, x22
  412c60:	b.hi	412c28 <__fxstatat@plt+0xf748>  // b.pmore
  412c64:	nop
  412c68:	mov	x22, #0x800                 	// #2048
  412c6c:	mov	x2, x19
  412c70:	mov	x1, x23
  412c74:	mov	x0, x20
  412c78:	sub	x19, x22, x19
  412c7c:	bl	402c10 <memcpy@plt>
  412c80:	ldr	x25, [sp, #64]
  412c84:	str	x19, [x21, #24]
  412c88:	b	412bf8 <__fxstatat@plt+0xf718>
  412c8c:	mov	x22, x19
  412c90:	and	x19, x19, #0x7ff
  412c94:	add	x25, x20, x22
  412c98:	b	412cac <__fxstatat@plt+0xf7cc>
  412c9c:	mov	x1, x20
  412ca0:	bl	412d40 <__fxstatat@plt+0xf860>
  412ca4:	subs	x22, x22, #0x800
  412ca8:	b.eq	412cc8 <__fxstatat@plt+0xf7e8>  // b.none
  412cac:	mov	x0, x24
  412cb0:	cmp	x22, x19
  412cb4:	sub	x20, x25, x22
  412cb8:	b.ne	412c9c <__fxstatat@plt+0xf7bc>  // b.any
  412cbc:	mov	x1, x23
  412cc0:	bl	412d40 <__fxstatat@plt+0xf860>
  412cc4:	b	412c68 <__fxstatat@plt+0xf788>
  412cc8:	ldr	x25, [sp, #64]
  412ccc:	str	xzr, [x21, #24]
  412cd0:	ldp	x19, x20, [sp, #16]
  412cd4:	ldp	x21, x22, [sp, #32]
  412cd8:	ldp	x23, x24, [sp, #48]
  412cdc:	ldp	x29, x30, [sp], #80
  412ce0:	ret
  412ce4:	sub	x23, x23, x22
  412ce8:	add	x23, x23, x25
  412cec:	b	412c6c <__fxstatat@plt+0xf78c>
  412cf0:	stp	x29, x30, [sp, #-32]!
  412cf4:	mov	x2, #0xffffffffffffffff    	// #-1
  412cf8:	mov	x1, #0x1038                	// #4152
  412cfc:	mov	x29, sp
  412d00:	stp	x19, x20, [sp, #16]
  412d04:	mov	x19, x0
  412d08:	ldr	x20, [x0]
  412d0c:	bl	403300 <__explicit_bzero_chk@plt>
  412d10:	mov	x0, x19
  412d14:	bl	4031b0 <free@plt>
  412d18:	cbz	x20, 412d2c <__fxstatat@plt+0xf84c>
  412d1c:	mov	x0, x20
  412d20:	ldp	x19, x20, [sp, #16]
  412d24:	ldp	x29, x30, [sp], #32
  412d28:	b	413188 <__fxstatat@plt+0xfca8>
  412d2c:	mov	w0, #0x0                   	// #0
  412d30:	ldp	x19, x20, [sp, #16]
  412d34:	ldp	x29, x30, [sp], #32
  412d38:	ret
  412d3c:	nop
  412d40:	ldr	x8, [x0, #2064]
  412d44:	add	x6, x0, #0x400
  412d48:	ldr	x4, [x0, #2056]
  412d4c:	add	x8, x8, #0x1
  412d50:	ldr	x2, [x0, #2048]
  412d54:	mov	x5, x1
  412d58:	mov	x3, x0
  412d5c:	add	x7, x4, x8
  412d60:	str	x8, [x0, #2064]
  412d64:	nop
  412d68:	ldr	x8, [x3]
  412d6c:	eor	x9, x2, x2, lsl #21
  412d70:	ldr	x2, [x3, #1024]
  412d74:	and	x4, x8, #0x7f8
  412d78:	add	x3, x3, #0x20
  412d7c:	add	x5, x5, #0x20
  412d80:	sub	x2, x2, #0x1
  412d84:	ldr	x4, [x0, x4]
  412d88:	sub	x2, x2, x9
  412d8c:	add	x4, x2, x4
  412d90:	eor	x2, x2, x2, lsr #5
  412d94:	add	x4, x4, x7
  412d98:	stur	x4, [x3, #-32]
  412d9c:	lsr	x4, x4, #8
  412da0:	and	x4, x4, #0x7f8
  412da4:	ldr	x4, [x0, x4]
  412da8:	add	x8, x8, x4
  412dac:	stur	x8, [x5, #-32]
  412db0:	ldur	x7, [x3, #-24]
  412db4:	ldr	x9, [x3, #1000]
  412db8:	and	x4, x7, #0x7f8
  412dbc:	add	x2, x2, x9
  412dc0:	ldr	x9, [x0, x4]
  412dc4:	eor	x4, x2, x2, lsl #12
  412dc8:	add	x2, x2, x9
  412dcc:	add	x2, x2, x8
  412dd0:	stur	x2, [x3, #-24]
  412dd4:	lsr	x2, x2, #8
  412dd8:	and	x2, x2, #0x7f8
  412ddc:	ldr	x2, [x0, x2]
  412de0:	add	x7, x7, x2
  412de4:	stur	x7, [x5, #-24]
  412de8:	ldur	x8, [x3, #-16]
  412dec:	ldr	x9, [x3, #1008]
  412df0:	and	x2, x8, #0x7f8
  412df4:	add	x4, x4, x9
  412df8:	ldr	x2, [x0, x2]
  412dfc:	eor	x9, x4, x4, lsr #33
  412e00:	add	x4, x4, x2
  412e04:	add	x4, x4, x7
  412e08:	stur	x4, [x3, #-16]
  412e0c:	lsr	x4, x4, #8
  412e10:	and	x4, x4, #0x7f8
  412e14:	ldr	x4, [x0, x4]
  412e18:	add	x8, x8, x4
  412e1c:	stur	x8, [x5, #-16]
  412e20:	ldur	x7, [x3, #-8]
  412e24:	ldr	x2, [x3, #1016]
  412e28:	and	x4, x7, #0x7f8
  412e2c:	add	x2, x9, x2
  412e30:	ldr	x4, [x0, x4]
  412e34:	add	x4, x2, x4
  412e38:	add	x4, x4, x8
  412e3c:	stur	x4, [x3, #-8]
  412e40:	cmp	x3, x6
  412e44:	lsr	x4, x4, #8
  412e48:	and	x4, x4, #0x7f8
  412e4c:	ldr	x4, [x0, x4]
  412e50:	add	x7, x7, x4
  412e54:	stur	x7, [x5, #-8]
  412e58:	b.ne	412d68 <__fxstatat@plt+0xf888>  // b.any
  412e5c:	add	x6, x1, #0x400
  412e60:	mov	x5, x0
  412e64:	add	x1, x1, #0x800
  412e68:	ldr	x8, [x5, #1024]
  412e6c:	eor	x2, x2, x2, lsl #21
  412e70:	ldr	x3, [x5]
  412e74:	and	x4, x8, #0x7f8
  412e78:	add	x6, x6, #0x20
  412e7c:	add	x5, x5, #0x20
  412e80:	sub	x3, x3, #0x1
  412e84:	ldr	x4, [x0, x4]
  412e88:	sub	x2, x3, x2
  412e8c:	add	x4, x2, x4
  412e90:	eor	x2, x2, x2, lsr #5
  412e94:	add	x4, x4, x7
  412e98:	str	x4, [x5, #992]
  412e9c:	lsr	x4, x4, #8
  412ea0:	and	x4, x4, #0x7f8
  412ea4:	ldr	x7, [x0, x4]
  412ea8:	add	x7, x8, x7
  412eac:	stur	x7, [x6, #-32]
  412eb0:	ldr	x4, [x5, #1000]
  412eb4:	ldur	x8, [x5, #-24]
  412eb8:	and	x3, x4, #0x7f8
  412ebc:	add	x2, x2, x8
  412ec0:	ldr	x8, [x0, x3]
  412ec4:	eor	x3, x2, x2, lsl #12
  412ec8:	add	x2, x2, x8
  412ecc:	add	x2, x2, x7
  412ed0:	str	x2, [x5, #1000]
  412ed4:	lsr	x2, x2, #8
  412ed8:	and	x2, x2, #0x7f8
  412edc:	ldr	x2, [x0, x2]
  412ee0:	add	x4, x4, x2
  412ee4:	stur	x4, [x6, #-24]
  412ee8:	ldr	x7, [x5, #1008]
  412eec:	ldur	x8, [x5, #-16]
  412ef0:	and	x2, x7, #0x7f8
  412ef4:	add	x3, x3, x8
  412ef8:	ldr	x2, [x0, x2]
  412efc:	eor	x8, x3, x3, lsr #33
  412f00:	add	x3, x3, x2
  412f04:	add	x3, x3, x4
  412f08:	str	x3, [x5, #1008]
  412f0c:	lsr	x3, x3, #8
  412f10:	and	x3, x3, #0x7f8
  412f14:	ldr	x3, [x0, x3]
  412f18:	add	x7, x7, x3
  412f1c:	stur	x7, [x6, #-16]
  412f20:	ldr	x4, [x5, #1016]
  412f24:	ldur	x2, [x5, #-8]
  412f28:	and	x3, x4, #0x7f8
  412f2c:	add	x2, x8, x2
  412f30:	ldr	x3, [x0, x3]
  412f34:	add	x3, x2, x3
  412f38:	add	x3, x3, x7
  412f3c:	str	x3, [x5, #1016]
  412f40:	lsr	x3, x3, #8
  412f44:	and	x3, x3, #0x7f8
  412f48:	ldr	x7, [x0, x3]
  412f4c:	add	x7, x4, x7
  412f50:	stur	x7, [x6, #-8]
  412f54:	cmp	x6, x1
  412f58:	b.ne	412e68 <__fxstatat@plt+0xf988>  // b.any
  412f5c:	str	x2, [x0, #2048]
  412f60:	str	x7, [x0, #2056]
  412f64:	ret
  412f68:	mov	x3, #0xc0ab                	// #49323
  412f6c:	mov	x14, #0x89ed                	// #35309
  412f70:	mov	x1, #0x9315                	// #37653
  412f74:	mov	x2, #0xe0ce                	// #57550
  412f78:	mov	x7, #0x5524                	// #21796
  412f7c:	mov	x6, #0x12a0                	// #4768
  412f80:	mov	x10, #0xc862                	// #51298
  412f84:	mov	x9, #0x4b7c                	// #19324
  412f88:	movk	x3, #0x6c44, lsl #16
  412f8c:	movk	x14, #0xcbfc, lsl #16
  412f90:	movk	x1, #0xa5a0, lsl #16
  412f94:	movk	x2, #0x8355, lsl #16
  412f98:	movk	x7, #0x4a59, lsl #16
  412f9c:	movk	x6, #0x3d47, lsl #16
  412fa0:	movk	x10, #0xc73a, lsl #16
  412fa4:	movk	x9, #0xa288, lsl #16
  412fa8:	movk	x3, #0x704f, lsl #32
  412fac:	movk	x14, #0x5bf2, lsl #32
  412fb0:	movk	x1, #0x4a0f, lsl #32
  412fb4:	movk	x2, #0x53db, lsl #32
  412fb8:	movk	x7, #0x2e82, lsl #32
  412fbc:	movk	x6, #0xa505, lsl #32
  412fc0:	movk	x10, #0xb322, lsl #32
  412fc4:	movk	x9, #0x4677, lsl #32
  412fc8:	mov	x5, x0
  412fcc:	add	x8, x0, #0x800
  412fd0:	mov	x4, x0
  412fd4:	movk	x3, #0x98f5, lsl #48
  412fd8:	movk	x14, #0xae98, lsl #48
  412fdc:	movk	x1, #0x48fe, lsl #48
  412fe0:	movk	x2, #0x82f0, lsl #48
  412fe4:	movk	x7, #0xb29b, lsl #48
  412fe8:	movk	x6, #0x8c0e, lsl #48
  412fec:	movk	x10, #0xb9f8, lsl #48
  412ff0:	movk	x9, #0x647c, lsl #48
  412ff4:	nop
  412ff8:	ldr	x12, [x4, #32]
  412ffc:	ldr	x13, [x4]
  413000:	add	x2, x2, x12
  413004:	ldr	x11, [x4, #56]
  413008:	sub	x13, x13, x2
  41300c:	add	x9, x13, x9
  413010:	ldp	x12, x13, [x4, #8]
  413014:	add	x3, x3, x11
  413018:	ldr	x11, [x4, #40]
  41301c:	add	x1, x1, x11
  413020:	ldr	x11, [x4, #48]
  413024:	eor	x1, x1, x3, lsr #9
  413028:	sub	x12, x12, x1
  41302c:	add	x3, x3, x9
  413030:	add	x10, x12, x10
  413034:	add	x11, x14, x11
  413038:	ldr	x12, [x4, #24]
  41303c:	eor	x11, x11, x9, lsl #9
  413040:	eor	x3, x3, x10, lsr #23
  413044:	sub	x13, x13, x11
  413048:	add	x6, x13, x6
  41304c:	sub	x12, x12, x3
  413050:	add	x7, x12, x7
  413054:	add	x9, x9, x10
  413058:	eor	x9, x9, x6, lsl #15
  41305c:	add	x10, x10, x6
  413060:	eor	x10, x10, x7, lsr #14
  413064:	sub	x2, x2, x9
  413068:	sub	x1, x1, x10
  41306c:	add	x6, x6, x7
  413070:	eor	x6, x6, x2, lsl #20
  413074:	add	x7, x7, x2
  413078:	eor	x7, x7, x1, lsr #17
  41307c:	sub	x11, x11, x6
  413080:	sub	x3, x3, x7
  413084:	add	x2, x2, x1
  413088:	eor	x2, x2, x11, lsl #14
  41308c:	add	x1, x1, x11
  413090:	add	x14, x11, x3
  413094:	stp	x9, x10, [x4]
  413098:	stp	x6, x7, [x4, #16]
  41309c:	stp	x2, x1, [x4, #32]
  4130a0:	stp	x14, x3, [x4, #48]
  4130a4:	add	x4, x4, #0x40
  4130a8:	cmp	x8, x4
  4130ac:	b.ne	412ff8 <__fxstatat@plt+0xfb18>  // b.any
  4130b0:	ldp	x12, x13, [x5]
  4130b4:	ldr	x11, [x5, #32]
  4130b8:	ldr	x4, [x5, #56]
  4130bc:	add	x2, x2, x11
  4130c0:	sub	x12, x12, x2
  4130c4:	add	x3, x3, x4
  4130c8:	add	x9, x12, x9
  4130cc:	ldr	x4, [x5, #40]
  4130d0:	ldp	x12, x11, [x5, #16]
  4130d4:	add	x1, x1, x4
  4130d8:	ldr	x4, [x5, #48]
  4130dc:	eor	x1, x1, x3, lsr #9
  4130e0:	sub	x13, x13, x1
  4130e4:	add	x3, x3, x9
  4130e8:	add	x10, x13, x10
  4130ec:	add	x4, x14, x4
  4130f0:	eor	x4, x4, x9, lsl #9
  4130f4:	add	x9, x9, x10
  4130f8:	eor	x3, x3, x10, lsr #23
  4130fc:	sub	x12, x12, x4
  413100:	add	x6, x12, x6
  413104:	sub	x11, x11, x3
  413108:	add	x7, x11, x7
  41310c:	add	x10, x10, x6
  413110:	eor	x9, x9, x6, lsl #15
  413114:	add	x6, x6, x7
  413118:	eor	x10, x10, x7, lsr #14
  41311c:	sub	x2, x2, x9
  413120:	sub	x1, x1, x10
  413124:	add	x7, x7, x2
  413128:	eor	x6, x6, x2, lsl #20
  41312c:	add	x2, x2, x1
  413130:	eor	x7, x7, x1, lsr #17
  413134:	sub	x4, x4, x6
  413138:	sub	x3, x3, x7
  41313c:	add	x1, x1, x4
  413140:	eor	x2, x2, x4, lsl #14
  413144:	add	x14, x4, x3
  413148:	stp	x9, x10, [x5]
  41314c:	stp	x6, x7, [x5, #16]
  413150:	stp	x2, x1, [x5, #32]
  413154:	stp	x14, x3, [x5, #48]
  413158:	add	x5, x5, #0x40
  41315c:	cmp	x8, x5
  413160:	b.ne	4130b0 <__fxstatat@plt+0xfbd0>  // b.any
  413164:	str	xzr, [x0, #2048]
  413168:	str	xzr, [x0, #2056]
  41316c:	str	xzr, [x0, #2064]
  413170:	ret
  413174:	nop
  413178:	mov	w2, #0x3                   	// #3
  41317c:	mov	w1, #0x0                   	// #0
  413180:	b	413218 <__fxstatat@plt+0xfd38>
  413184:	nop
  413188:	stp	x29, x30, [sp, #-32]!
  41318c:	mov	x29, sp
  413190:	stp	x19, x20, [sp, #16]
  413194:	mov	x19, x0
  413198:	bl	402e10 <fileno@plt>
  41319c:	tbnz	w0, #31, 4131f8 <__fxstatat@plt+0xfd18>
  4131a0:	mov	x0, x19
  4131a4:	bl	403370 <__freading@plt>
  4131a8:	cbnz	w0, 4131dc <__fxstatat@plt+0xfcfc>
  4131ac:	mov	x0, x19
  4131b0:	bl	4116f0 <__fxstatat@plt+0xe210>
  4131b4:	cbz	w0, 4131f8 <__fxstatat@plt+0xfd18>
  4131b8:	bl	4033f0 <__errno_location@plt>
  4131bc:	mov	x20, x0
  4131c0:	mov	x0, x19
  4131c4:	ldr	w19, [x20]
  4131c8:	bl	402e40 <fclose@plt>
  4131cc:	cbnz	w19, 413208 <__fxstatat@plt+0xfd28>
  4131d0:	ldp	x19, x20, [sp, #16]
  4131d4:	ldp	x29, x30, [sp], #32
  4131d8:	ret
  4131dc:	mov	x0, x19
  4131e0:	bl	402e10 <fileno@plt>
  4131e4:	mov	w2, #0x1                   	// #1
  4131e8:	mov	x1, #0x0                   	// #0
  4131ec:	bl	402dd0 <lseek@plt>
  4131f0:	cmn	x0, #0x1
  4131f4:	b.ne	4131ac <__fxstatat@plt+0xfccc>  // b.any
  4131f8:	mov	x0, x19
  4131fc:	ldp	x19, x20, [sp, #16]
  413200:	ldp	x29, x30, [sp], #32
  413204:	b	402e40 <fclose@plt>
  413208:	mov	w0, #0xffffffff            	// #-1
  41320c:	str	w19, [x20]
  413210:	b	4131d0 <__fxstatat@plt+0xfcf0>
  413214:	nop
  413218:	stp	x29, x30, [sp, #-112]!
  41321c:	mov	w6, #0xffffffe0            	// #-32
  413220:	mov	x29, sp
  413224:	add	x7, sp, #0x50
  413228:	stp	x19, x20, [sp, #16]
  41322c:	str	x7, [sp, #64]
  413230:	stp	w6, wzr, [sp, #72]
  413234:	stp	x2, x3, [sp, #80]
  413238:	add	x2, sp, #0x70
  41323c:	stp	x2, x2, [sp, #48]
  413240:	stp	x4, x5, [sp, #96]
  413244:	cbz	w1, 413304 <__fxstatat@plt+0xfe24>
  413248:	mov	w20, w0
  41324c:	mov	w3, w1
  413250:	cmp	w1, #0x406
  413254:	b.eq	413320 <__fxstatat@plt+0xfe40>  // b.none
  413258:	cmp	w1, #0xb
  41325c:	b.gt	4132a8 <__fxstatat@plt+0xfdc8>
  413260:	cmp	w1, #0x0
  413264:	b.le	4132d4 <__fxstatat@plt+0xfdf4>
  413268:	mov	x1, #0x1                   	// #1
  41326c:	mov	x2, #0x514                 	// #1300
  413270:	lsl	x1, x1, x3
  413274:	tst	x1, x2
  413278:	b.ne	41339c <__fxstatat@plt+0xfebc>  // b.any
  41327c:	mov	x2, #0xa0a                 	// #2570
  413280:	tst	x1, x2
  413284:	b.eq	4132d4 <__fxstatat@plt+0xfdf4>  // b.none
  413288:	mov	w1, w3
  41328c:	mov	w0, w20
  413290:	bl	403290 <fcntl@plt>
  413294:	mov	w19, w0
  413298:	mov	w0, w19
  41329c:	ldp	x19, x20, [sp, #16]
  4132a0:	ldp	x29, x30, [sp], #112
  4132a4:	ret
  4132a8:	sub	w0, w1, #0x400
  4132ac:	cmp	w0, #0xa
  4132b0:	b.hi	4132d4 <__fxstatat@plt+0xfdf4>  // b.pmore
  4132b4:	mov	x1, #0x1                   	// #1
  4132b8:	mov	x2, #0x2c5                 	// #709
  4132bc:	lsl	x1, x1, x0
  4132c0:	tst	x1, x2
  4132c4:	b.ne	41339c <__fxstatat@plt+0xfebc>  // b.any
  4132c8:	mov	x2, #0x502                 	// #1282
  4132cc:	tst	x1, x2
  4132d0:	b.ne	413288 <__fxstatat@plt+0xfda8>  // b.any
  4132d4:	ldr	w0, [sp, #72]
  4132d8:	ldr	x1, [sp, #48]
  4132dc:	tbnz	w0, #31, 413448 <__fxstatat@plt+0xff68>
  4132e0:	ldr	x2, [x1]
  4132e4:	mov	w0, w20
  4132e8:	mov	w1, w3
  4132ec:	bl	403290 <fcntl@plt>
  4132f0:	mov	w19, w0
  4132f4:	mov	w0, w19
  4132f8:	ldp	x19, x20, [sp, #16]
  4132fc:	ldp	x29, x30, [sp], #112
  413300:	ret
  413304:	ldr	w2, [sp, #80]
  413308:	bl	403290 <fcntl@plt>
  41330c:	mov	w19, w0
  413310:	mov	w0, w19
  413314:	ldp	x19, x20, [sp, #16]
  413318:	ldp	x29, x30, [sp], #112
  41331c:	ret
  413320:	stp	x21, x22, [sp, #32]
  413324:	adrp	x21, 42c000 <__progname@@GLIBC_2.17+0x1aa8>
  413328:	mov	w2, #0xffffffe8            	// #-24
  41332c:	str	w2, [sp, #72]
  413330:	ldr	w2, [x21, #2868]
  413334:	ldr	w22, [sp, #80]
  413338:	tbnz	w2, #31, 413368 <__fxstatat@plt+0xfe88>
  41333c:	mov	w2, w22
  413340:	bl	403290 <fcntl@plt>
  413344:	mov	w19, w0
  413348:	tbnz	w0, #31, 4133cc <__fxstatat@plt+0xfeec>
  41334c:	mov	w0, #0x1                   	// #1
  413350:	str	w0, [x21, #2868]
  413354:	mov	w0, w19
  413358:	ldp	x19, x20, [sp, #16]
  41335c:	ldp	x21, x22, [sp, #32]
  413360:	ldp	x29, x30, [sp], #112
  413364:	ret
  413368:	mov	w2, w22
  41336c:	mov	w1, #0x0                   	// #0
  413370:	bl	403290 <fcntl@plt>
  413374:	mov	w19, w0
  413378:	tbnz	w0, #31, 413388 <__fxstatat@plt+0xfea8>
  41337c:	ldr	w0, [x21, #2868]
  413380:	cmn	w0, #0x1
  413384:	b.eq	4133fc <__fxstatat@plt+0xff1c>  // b.none
  413388:	mov	w0, w19
  41338c:	ldp	x19, x20, [sp, #16]
  413390:	ldp	x21, x22, [sp, #32]
  413394:	ldp	x29, x30, [sp], #112
  413398:	ret
  41339c:	ldr	w0, [sp, #72]
  4133a0:	ldr	x1, [sp, #48]
  4133a4:	tbnz	w0, #31, 41345c <__fxstatat@plt+0xff7c>
  4133a8:	ldr	w2, [x1]
  4133ac:	mov	w0, w20
  4133b0:	mov	w1, w3
  4133b4:	bl	403290 <fcntl@plt>
  4133b8:	mov	w19, w0
  4133bc:	mov	w0, w19
  4133c0:	ldp	x19, x20, [sp, #16]
  4133c4:	ldp	x29, x30, [sp], #112
  4133c8:	ret
  4133cc:	bl	4033f0 <__errno_location@plt>
  4133d0:	ldr	w0, [x0]
  4133d4:	cmp	w0, #0x16
  4133d8:	b.ne	41334c <__fxstatat@plt+0xfe6c>  // b.any
  4133dc:	mov	w2, w22
  4133e0:	mov	w0, w20
  4133e4:	mov	w1, #0x0                   	// #0
  4133e8:	bl	403290 <fcntl@plt>
  4133ec:	mov	w19, w0
  4133f0:	tbnz	w0, #31, 413388 <__fxstatat@plt+0xfea8>
  4133f4:	mov	w0, #0xffffffff            	// #-1
  4133f8:	str	w0, [x21, #2868]
  4133fc:	mov	w0, w19
  413400:	mov	w1, #0x1                   	// #1
  413404:	bl	403290 <fcntl@plt>
  413408:	tbnz	w0, #31, 413424 <__fxstatat@plt+0xff44>
  41340c:	orr	w2, w0, #0x1
  413410:	mov	w1, #0x2                   	// #2
  413414:	mov	w0, w19
  413418:	bl	403290 <fcntl@plt>
  41341c:	cmn	w0, #0x1
  413420:	b.ne	413388 <__fxstatat@plt+0xfea8>  // b.any
  413424:	bl	4033f0 <__errno_location@plt>
  413428:	mov	x20, x0
  41342c:	mov	w0, w19
  413430:	mov	w19, #0xffffffff            	// #-1
  413434:	ldr	w21, [x20]
  413438:	bl	403020 <close@plt>
  41343c:	str	w21, [x20]
  413440:	ldp	x21, x22, [sp, #32]
  413444:	b	413298 <__fxstatat@plt+0xfdb8>
  413448:	cmn	w0, #0x7
  41344c:	b.ge	4132e0 <__fxstatat@plt+0xfe00>  // b.tcont
  413450:	ldr	x1, [sp, #56]
  413454:	add	x1, x1, w0, sxtw
  413458:	b	4132e0 <__fxstatat@plt+0xfe00>
  41345c:	cmn	w0, #0x7
  413460:	b.ge	4133a8 <__fxstatat@plt+0xfec8>  // b.tcont
  413464:	ldr	x1, [sp, #56]
  413468:	add	x1, x1, w0, sxtw
  41346c:	b	4133a8 <__fxstatat@plt+0xfec8>
  413470:	mov	w1, w0
  413474:	cmp	w0, #0x26
  413478:	b.eq	4134a4 <__fxstatat@plt+0xffc4>  // b.none
  41347c:	b.gt	413498 <__fxstatat@plt+0xffb8>
  413480:	cmp	w0, #0x10
  413484:	mov	w0, #0x0                   	// #0
  413488:	b.eq	413494 <__fxstatat@plt+0xffb4>  // b.none
  41348c:	cmp	w1, #0x16
  413490:	cset	w0, ne  // ne = any
  413494:	ret
  413498:	cmp	w0, #0x5f
  41349c:	cset	w0, ne  // ne = any
  4134a0:	ret
  4134a4:	mov	w0, #0x0                   	// #0
  4134a8:	ret
  4134ac:	nop
  4134b0:	stp	x29, x30, [sp, #-48]!
  4134b4:	mov	x29, sp
  4134b8:	stp	x19, x20, [sp, #16]
  4134bc:	mov	x20, x1
  4134c0:	bl	402e70 <fopen@plt>
  4134c4:	mov	x19, x0
  4134c8:	cbz	x0, 4134d8 <__fxstatat@plt+0xfff8>
  4134cc:	bl	402e10 <fileno@plt>
  4134d0:	cmp	w0, #0x2
  4134d4:	b.ls	4134e8 <__fxstatat@plt+0x10008>  // b.plast
  4134d8:	mov	x0, x19
  4134dc:	ldp	x19, x20, [sp, #16]
  4134e0:	ldp	x29, x30, [sp], #48
  4134e4:	ret
  4134e8:	str	x21, [sp, #32]
  4134ec:	bl	413178 <__fxstatat@plt+0xfc98>
  4134f0:	mov	w21, w0
  4134f4:	tbnz	w0, #31, 413550 <__fxstatat@plt+0x10070>
  4134f8:	mov	x0, x19
  4134fc:	bl	413188 <__fxstatat@plt+0xfca8>
  413500:	cbnz	w0, 41352c <__fxstatat@plt+0x1004c>
  413504:	mov	x1, x20
  413508:	mov	w0, w21
  41350c:	bl	402f50 <fdopen@plt>
  413510:	mov	x19, x0
  413514:	cbz	x0, 41352c <__fxstatat@plt+0x1004c>
  413518:	mov	x0, x19
  41351c:	ldp	x19, x20, [sp, #16]
  413520:	ldr	x21, [sp, #32]
  413524:	ldp	x29, x30, [sp], #48
  413528:	ret
  41352c:	bl	4033f0 <__errno_location@plt>
  413530:	mov	x20, x0
  413534:	mov	w0, w21
  413538:	mov	x19, #0x0                   	// #0
  41353c:	ldr	w21, [x20]
  413540:	bl	403020 <close@plt>
  413544:	str	w21, [x20]
  413548:	ldr	x21, [sp, #32]
  41354c:	b	4134d8 <__fxstatat@plt+0xfff8>
  413550:	bl	4033f0 <__errno_location@plt>
  413554:	mov	x20, x0
  413558:	mov	x0, x19
  41355c:	mov	x19, #0x0                   	// #0
  413560:	ldr	w21, [x20]
  413564:	bl	413188 <__fxstatat@plt+0xfca8>
  413568:	str	w21, [x20]
  41356c:	ldr	x21, [sp, #32]
  413570:	b	4134d8 <__fxstatat@plt+0xfff8>
  413574:	nop
  413578:	stp	x29, x30, [sp, #-64]!
  41357c:	mov	x29, sp
  413580:	stp	x19, x20, [sp, #16]
  413584:	adrp	x20, 429000 <__fxstatat@plt+0x25b20>
  413588:	add	x20, x20, #0xdd0
  41358c:	stp	x21, x22, [sp, #32]
  413590:	adrp	x21, 429000 <__fxstatat@plt+0x25b20>
  413594:	add	x21, x21, #0xdc8
  413598:	sub	x20, x20, x21
  41359c:	mov	w22, w0
  4135a0:	stp	x23, x24, [sp, #48]
  4135a4:	mov	x23, x1
  4135a8:	mov	x24, x2
  4135ac:	bl	402bc8 <mbrtowc@plt-0x38>
  4135b0:	cmp	xzr, x20, asr #3
  4135b4:	b.eq	4135e0 <__fxstatat@plt+0x10100>  // b.none
  4135b8:	asr	x20, x20, #3
  4135bc:	mov	x19, #0x0                   	// #0
  4135c0:	ldr	x3, [x21, x19, lsl #3]
  4135c4:	mov	x2, x24
  4135c8:	add	x19, x19, #0x1
  4135cc:	mov	x1, x23
  4135d0:	mov	w0, w22
  4135d4:	blr	x3
  4135d8:	cmp	x20, x19
  4135dc:	b.ne	4135c0 <__fxstatat@plt+0x100e0>  // b.any
  4135e0:	ldp	x19, x20, [sp, #16]
  4135e4:	ldp	x21, x22, [sp, #32]
  4135e8:	ldp	x23, x24, [sp, #48]
  4135ec:	ldp	x29, x30, [sp], #64
  4135f0:	ret
  4135f4:	nop
  4135f8:	ret
  4135fc:	nop
  413600:	adrp	x2, 42a000 <__fxstatat@plt+0x26b20>
  413604:	mov	x1, #0x0                   	// #0
  413608:	ldr	x2, [x2, #1152]
  41360c:	b	402d40 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000413610 <.fini>:
  413610:	stp	x29, x30, [sp, #-16]!
  413614:	mov	x29, sp
  413618:	ldp	x29, x30, [sp], #16
  41361c:	ret
