debug=1
save-temps=1

[connectivity]
nk=vadd:1:vadd_1
sp=vadd_1.input_state_1:DDR[0]
sp=vadd_1.input_state_2:DDR[0]   
sp=vadd_1.gate_matrix:DDR[0]         
sp=vadd_1.output_state_1:DDR[0]
sp=vadd_1.output_state_2:DDR[0]

[profile]
data=all:all:all

