Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Thu Apr 14 13:22:28 2022
| Host         : Eleclab86 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file AHBliteTop_timing_summary_routed.rpt -rpx AHBliteTop_timing_summary_routed.rpx
| Design       : AHBliteTop
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 23 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.661        0.000                      0                 4658        0.046        0.000                      0                 4658        3.000        0.000                       0                  1616  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        2.661        0.000                      0                 3817        0.046        0.000                      0                 3817        9.500        0.000                       0                  1612  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0       10.036        0.000                      0                  841        0.988        0.000                      0                  841  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  clockGen/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  clockGen/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clockGen/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clockGen/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clockGen/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clockGen/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.661ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.661ns  (required time - arrival time)
  Source:                 cpu/u_logic/Npk2z4_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RAM/rConflict_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.874ns  (logic 3.879ns (22.988%)  route 12.995ns (77.012%))
  Logic Levels:           19  (CARRY4=7 LUT2=3 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.948ns = ( 18.052 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.431ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockGen/clkout1_buf/O
                         net (fo=1610, routed)        1.616    -2.431    cpu/u_logic/HCLK
    SLICE_X60Y78         FDCE                                         r  cpu/u_logic/Npk2z4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y78         FDCE (Prop_fdce_C_Q)         0.518    -1.913 f  cpu/u_logic/Npk2z4_reg/Q
                         net (fo=97, routed)          2.047     0.134    cpu/u_logic/Npk2z4
    SLICE_X83Y88         LUT2 (Prop_lut2_I0_O)        0.150     0.284 f  cpu/u_logic/HADDR[31]_INST_0_i_26/O
                         net (fo=12, routed)          1.314     1.598    cpu/u_logic/HADDR[31]_INST_0_i_26_n_0
    SLICE_X73Y78         LUT6 (Prop_lut6_I4_O)        0.326     1.924 f  cpu/u_logic/Hxx2z4_i_14/O
                         net (fo=1, routed)           0.433     2.357    cpu/u_logic/Hxx2z4_i_14_n_0
    SLICE_X73Y78         LUT6 (Prop_lut6_I5_O)        0.124     2.481 f  cpu/u_logic/Hxx2z4_i_6/O
                         net (fo=1, routed)           0.901     3.383    cpu/u_logic/Hxx2z4_i_6_n_0
    SLICE_X73Y75         LUT6 (Prop_lut6_I1_O)        0.124     3.507 f  cpu/u_logic/Hxx2z4_i_3/O
                         net (fo=40, routed)          0.791     4.298    cpu/u_logic/Hxx2z4_i_3_n_0
    SLICE_X77Y81         LUT5 (Prop_lut5_I0_O)        0.124     4.422 f  cpu/u_logic/HADDR[6]_INST_0_i_16/O
                         net (fo=4, routed)           0.374     4.795    cpu/u_logic/HADDR[6]_INST_0_i_16_n_0
    SLICE_X76Y81         LUT5 (Prop_lut5_I1_O)        0.124     4.919 r  cpu/u_logic/HADDR[6]_INST_0_i_5/O
                         net (fo=1, routed)           0.720     5.639    cpu/u_logic/p_0_in[0]
    SLICE_X77Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.219 r  cpu/u_logic/HADDR[6]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.219    cpu/u_logic/HADDR[6]_INST_0_i_2_n_0
    SLICE_X77Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.333 r  cpu/u_logic/HADDR[10]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.333    cpu/u_logic/HADDR[10]_INST_0_i_2_n_0
    SLICE_X77Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.447 r  cpu/u_logic/HADDR[13]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.447    cpu/u_logic/HADDR[13]_INST_0_i_2_n_0
    SLICE_X77Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.561 r  cpu/u_logic/HADDR[18]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.561    cpu/u_logic/HADDR[18]_INST_0_i_3_n_0
    SLICE_X77Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.675 r  cpu/u_logic/HADDR[22]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.675    cpu/u_logic/HADDR[22]_INST_0_i_3_n_0
    SLICE_X77Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.789 r  cpu/u_logic/HADDR[26]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.789    cpu/u_logic/HADDR[26]_INST_0_i_3_n_0
    SLICE_X77Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.102 r  cpu/u_logic/HADDR[30]_INST_0_i_3/O[3]
                         net (fo=3, routed)           1.190     8.292    cpu/u_logic/p_0_in1492_in
    SLICE_X77Y76         LUT2 (Prop_lut2_I0_O)        0.306     8.598 r  cpu/u_logic/HPROT[2]_INST_0_i_1/O
                         net (fo=1, routed)           1.558    10.156    cpu/u_logic/HPROT[2]_INST_0_i_1_n_0
    SLICE_X78Y92         LUT6 (Prop_lut6_I1_O)        0.124    10.280 r  cpu/u_logic/HPROT[2]_INST_0/O
                         net (fo=1, routed)           0.453    10.733    cpu/u_logic/HPROT[1]
    SLICE_X80Y92         LUT2 (Prop_lut2_I0_O)        0.124    10.857 r  cpu/u_logic/HTRANS[1]_INST_0_i_2/O
                         net (fo=2, routed)           0.959    11.816    cpu/u_logic/HTRANS[1]_INST_0_i_2_n_0
    SLICE_X78Y76         LUT6 (Prop_lut6_I1_O)        0.124    11.940 f  cpu/u_logic/HTRANS[1]_INST_0/O
                         net (fo=6, routed)           0.771    12.712    RAM/HTRANS[0]
    SLICE_X78Y71         LUT4 (Prop_lut4_I3_O)        0.124    12.836 f  RAM/rActive_i_1/O
                         net (fo=2, routed)           0.752    13.588    RAM/active
    SLICE_X74Y69         LUT6 (Prop_lut6_I5_O)        0.124    13.712 r  RAM/rConflict[3]_i_1/O
                         net (fo=4, routed)           0.732    14.444    RAM/rConflict[3]_i_1_n_0
    SLICE_X73Y63         FDRE                                         r  RAM/rConflict_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clockGen/clkout1_buf/O
                         net (fo=1610, routed)        1.590    18.052    RAM/clk_out1
    SLICE_X73Y63         FDRE                                         r  RAM/rConflict_reg[0]/C
                         clock pessimism             -0.430    17.622    
                         clock uncertainty           -0.089    17.534    
    SLICE_X73Y63         FDRE (Setup_fdre_C_R)       -0.429    17.105    RAM/rConflict_reg[0]
  -------------------------------------------------------------------
                         required time                         17.105    
                         arrival time                         -14.444    
  -------------------------------------------------------------------
                         slack                                  2.661    

Slack (MET) :             2.661ns  (required time - arrival time)
  Source:                 cpu/u_logic/Npk2z4_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RAM/rConflict_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.874ns  (logic 3.879ns (22.988%)  route 12.995ns (77.012%))
  Logic Levels:           19  (CARRY4=7 LUT2=3 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.948ns = ( 18.052 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.431ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockGen/clkout1_buf/O
                         net (fo=1610, routed)        1.616    -2.431    cpu/u_logic/HCLK
    SLICE_X60Y78         FDCE                                         r  cpu/u_logic/Npk2z4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y78         FDCE (Prop_fdce_C_Q)         0.518    -1.913 f  cpu/u_logic/Npk2z4_reg/Q
                         net (fo=97, routed)          2.047     0.134    cpu/u_logic/Npk2z4
    SLICE_X83Y88         LUT2 (Prop_lut2_I0_O)        0.150     0.284 f  cpu/u_logic/HADDR[31]_INST_0_i_26/O
                         net (fo=12, routed)          1.314     1.598    cpu/u_logic/HADDR[31]_INST_0_i_26_n_0
    SLICE_X73Y78         LUT6 (Prop_lut6_I4_O)        0.326     1.924 f  cpu/u_logic/Hxx2z4_i_14/O
                         net (fo=1, routed)           0.433     2.357    cpu/u_logic/Hxx2z4_i_14_n_0
    SLICE_X73Y78         LUT6 (Prop_lut6_I5_O)        0.124     2.481 f  cpu/u_logic/Hxx2z4_i_6/O
                         net (fo=1, routed)           0.901     3.383    cpu/u_logic/Hxx2z4_i_6_n_0
    SLICE_X73Y75         LUT6 (Prop_lut6_I1_O)        0.124     3.507 f  cpu/u_logic/Hxx2z4_i_3/O
                         net (fo=40, routed)          0.791     4.298    cpu/u_logic/Hxx2z4_i_3_n_0
    SLICE_X77Y81         LUT5 (Prop_lut5_I0_O)        0.124     4.422 f  cpu/u_logic/HADDR[6]_INST_0_i_16/O
                         net (fo=4, routed)           0.374     4.795    cpu/u_logic/HADDR[6]_INST_0_i_16_n_0
    SLICE_X76Y81         LUT5 (Prop_lut5_I1_O)        0.124     4.919 r  cpu/u_logic/HADDR[6]_INST_0_i_5/O
                         net (fo=1, routed)           0.720     5.639    cpu/u_logic/p_0_in[0]
    SLICE_X77Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.219 r  cpu/u_logic/HADDR[6]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.219    cpu/u_logic/HADDR[6]_INST_0_i_2_n_0
    SLICE_X77Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.333 r  cpu/u_logic/HADDR[10]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.333    cpu/u_logic/HADDR[10]_INST_0_i_2_n_0
    SLICE_X77Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.447 r  cpu/u_logic/HADDR[13]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.447    cpu/u_logic/HADDR[13]_INST_0_i_2_n_0
    SLICE_X77Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.561 r  cpu/u_logic/HADDR[18]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.561    cpu/u_logic/HADDR[18]_INST_0_i_3_n_0
    SLICE_X77Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.675 r  cpu/u_logic/HADDR[22]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.675    cpu/u_logic/HADDR[22]_INST_0_i_3_n_0
    SLICE_X77Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.789 r  cpu/u_logic/HADDR[26]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.789    cpu/u_logic/HADDR[26]_INST_0_i_3_n_0
    SLICE_X77Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.102 r  cpu/u_logic/HADDR[30]_INST_0_i_3/O[3]
                         net (fo=3, routed)           1.190     8.292    cpu/u_logic/p_0_in1492_in
    SLICE_X77Y76         LUT2 (Prop_lut2_I0_O)        0.306     8.598 r  cpu/u_logic/HPROT[2]_INST_0_i_1/O
                         net (fo=1, routed)           1.558    10.156    cpu/u_logic/HPROT[2]_INST_0_i_1_n_0
    SLICE_X78Y92         LUT6 (Prop_lut6_I1_O)        0.124    10.280 r  cpu/u_logic/HPROT[2]_INST_0/O
                         net (fo=1, routed)           0.453    10.733    cpu/u_logic/HPROT[1]
    SLICE_X80Y92         LUT2 (Prop_lut2_I0_O)        0.124    10.857 r  cpu/u_logic/HTRANS[1]_INST_0_i_2/O
                         net (fo=2, routed)           0.959    11.816    cpu/u_logic/HTRANS[1]_INST_0_i_2_n_0
    SLICE_X78Y76         LUT6 (Prop_lut6_I1_O)        0.124    11.940 f  cpu/u_logic/HTRANS[1]_INST_0/O
                         net (fo=6, routed)           0.771    12.712    RAM/HTRANS[0]
    SLICE_X78Y71         LUT4 (Prop_lut4_I3_O)        0.124    12.836 f  RAM/rActive_i_1/O
                         net (fo=2, routed)           0.752    13.588    RAM/active
    SLICE_X74Y69         LUT6 (Prop_lut6_I5_O)        0.124    13.712 r  RAM/rConflict[3]_i_1/O
                         net (fo=4, routed)           0.732    14.444    RAM/rConflict[3]_i_1_n_0
    SLICE_X73Y63         FDRE                                         r  RAM/rConflict_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clockGen/clkout1_buf/O
                         net (fo=1610, routed)        1.590    18.052    RAM/clk_out1
    SLICE_X73Y63         FDRE                                         r  RAM/rConflict_reg[3]/C
                         clock pessimism             -0.430    17.622    
                         clock uncertainty           -0.089    17.534    
    SLICE_X73Y63         FDRE (Setup_fdre_C_R)       -0.429    17.105    RAM/rConflict_reg[3]
  -------------------------------------------------------------------
                         required time                         17.105    
                         arrival time                         -14.444    
  -------------------------------------------------------------------
                         slack                                  2.661    

Slack (MET) :             2.693ns  (required time - arrival time)
  Source:                 cpu/u_logic/Npk2z4_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RAM/rConflict_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.743ns  (logic 3.879ns (23.168%)  route 12.864ns (76.832%))
  Logic Levels:           19  (CARRY4=7 LUT2=3 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.952ns = ( 18.048 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.431ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockGen/clkout1_buf/O
                         net (fo=1610, routed)        1.616    -2.431    cpu/u_logic/HCLK
    SLICE_X60Y78         FDCE                                         r  cpu/u_logic/Npk2z4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y78         FDCE (Prop_fdce_C_Q)         0.518    -1.913 f  cpu/u_logic/Npk2z4_reg/Q
                         net (fo=97, routed)          2.047     0.134    cpu/u_logic/Npk2z4
    SLICE_X83Y88         LUT2 (Prop_lut2_I0_O)        0.150     0.284 f  cpu/u_logic/HADDR[31]_INST_0_i_26/O
                         net (fo=12, routed)          1.314     1.598    cpu/u_logic/HADDR[31]_INST_0_i_26_n_0
    SLICE_X73Y78         LUT6 (Prop_lut6_I4_O)        0.326     1.924 f  cpu/u_logic/Hxx2z4_i_14/O
                         net (fo=1, routed)           0.433     2.357    cpu/u_logic/Hxx2z4_i_14_n_0
    SLICE_X73Y78         LUT6 (Prop_lut6_I5_O)        0.124     2.481 f  cpu/u_logic/Hxx2z4_i_6/O
                         net (fo=1, routed)           0.901     3.383    cpu/u_logic/Hxx2z4_i_6_n_0
    SLICE_X73Y75         LUT6 (Prop_lut6_I1_O)        0.124     3.507 f  cpu/u_logic/Hxx2z4_i_3/O
                         net (fo=40, routed)          0.791     4.298    cpu/u_logic/Hxx2z4_i_3_n_0
    SLICE_X77Y81         LUT5 (Prop_lut5_I0_O)        0.124     4.422 f  cpu/u_logic/HADDR[6]_INST_0_i_16/O
                         net (fo=4, routed)           0.374     4.795    cpu/u_logic/HADDR[6]_INST_0_i_16_n_0
    SLICE_X76Y81         LUT5 (Prop_lut5_I1_O)        0.124     4.919 r  cpu/u_logic/HADDR[6]_INST_0_i_5/O
                         net (fo=1, routed)           0.720     5.639    cpu/u_logic/p_0_in[0]
    SLICE_X77Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.219 r  cpu/u_logic/HADDR[6]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.219    cpu/u_logic/HADDR[6]_INST_0_i_2_n_0
    SLICE_X77Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.333 r  cpu/u_logic/HADDR[10]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.333    cpu/u_logic/HADDR[10]_INST_0_i_2_n_0
    SLICE_X77Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.447 r  cpu/u_logic/HADDR[13]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.447    cpu/u_logic/HADDR[13]_INST_0_i_2_n_0
    SLICE_X77Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.561 r  cpu/u_logic/HADDR[18]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.561    cpu/u_logic/HADDR[18]_INST_0_i_3_n_0
    SLICE_X77Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.675 r  cpu/u_logic/HADDR[22]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.675    cpu/u_logic/HADDR[22]_INST_0_i_3_n_0
    SLICE_X77Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.789 r  cpu/u_logic/HADDR[26]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.789    cpu/u_logic/HADDR[26]_INST_0_i_3_n_0
    SLICE_X77Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.102 r  cpu/u_logic/HADDR[30]_INST_0_i_3/O[3]
                         net (fo=3, routed)           1.190     8.292    cpu/u_logic/p_0_in1492_in
    SLICE_X77Y76         LUT2 (Prop_lut2_I0_O)        0.306     8.598 r  cpu/u_logic/HPROT[2]_INST_0_i_1/O
                         net (fo=1, routed)           1.558    10.156    cpu/u_logic/HPROT[2]_INST_0_i_1_n_0
    SLICE_X78Y92         LUT6 (Prop_lut6_I1_O)        0.124    10.280 r  cpu/u_logic/HPROT[2]_INST_0/O
                         net (fo=1, routed)           0.453    10.733    cpu/u_logic/HPROT[1]
    SLICE_X80Y92         LUT2 (Prop_lut2_I0_O)        0.124    10.857 r  cpu/u_logic/HTRANS[1]_INST_0_i_2/O
                         net (fo=2, routed)           0.959    11.816    cpu/u_logic/HTRANS[1]_INST_0_i_2_n_0
    SLICE_X78Y76         LUT6 (Prop_lut6_I1_O)        0.124    11.940 f  cpu/u_logic/HTRANS[1]_INST_0/O
                         net (fo=6, routed)           0.771    12.712    RAM/HTRANS[0]
    SLICE_X78Y71         LUT4 (Prop_lut4_I3_O)        0.124    12.836 f  RAM/rActive_i_1/O
                         net (fo=2, routed)           0.752    13.588    RAM/active
    SLICE_X74Y69         LUT6 (Prop_lut6_I5_O)        0.124    13.712 r  RAM/rConflict[3]_i_1/O
                         net (fo=4, routed)           0.600    14.312    RAM/rConflict[3]_i_1_n_0
    SLICE_X74Y69         FDRE                                         r  RAM/rConflict_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clockGen/clkout1_buf/O
                         net (fo=1610, routed)        1.586    18.048    RAM/clk_out1
    SLICE_X74Y69         FDRE                                         r  RAM/rConflict_reg[1]/C
                         clock pessimism             -0.430    17.618    
                         clock uncertainty           -0.089    17.530    
    SLICE_X74Y69         FDRE (Setup_fdre_C_R)       -0.524    17.006    RAM/rConflict_reg[1]
  -------------------------------------------------------------------
                         required time                         17.006    
                         arrival time                         -14.312    
  -------------------------------------------------------------------
                         slack                                  2.693    

Slack (MET) :             2.887ns  (required time - arrival time)
  Source:                 cpu/u_logic/Npk2z4_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RAM/rConflict_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.646ns  (logic 3.879ns (23.303%)  route 12.767ns (76.697%))
  Logic Levels:           19  (CARRY4=7 LUT2=3 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.951ns = ( 18.049 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.431ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockGen/clkout1_buf/O
                         net (fo=1610, routed)        1.616    -2.431    cpu/u_logic/HCLK
    SLICE_X60Y78         FDCE                                         r  cpu/u_logic/Npk2z4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y78         FDCE (Prop_fdce_C_Q)         0.518    -1.913 f  cpu/u_logic/Npk2z4_reg/Q
                         net (fo=97, routed)          2.047     0.134    cpu/u_logic/Npk2z4
    SLICE_X83Y88         LUT2 (Prop_lut2_I0_O)        0.150     0.284 f  cpu/u_logic/HADDR[31]_INST_0_i_26/O
                         net (fo=12, routed)          1.314     1.598    cpu/u_logic/HADDR[31]_INST_0_i_26_n_0
    SLICE_X73Y78         LUT6 (Prop_lut6_I4_O)        0.326     1.924 f  cpu/u_logic/Hxx2z4_i_14/O
                         net (fo=1, routed)           0.433     2.357    cpu/u_logic/Hxx2z4_i_14_n_0
    SLICE_X73Y78         LUT6 (Prop_lut6_I5_O)        0.124     2.481 f  cpu/u_logic/Hxx2z4_i_6/O
                         net (fo=1, routed)           0.901     3.383    cpu/u_logic/Hxx2z4_i_6_n_0
    SLICE_X73Y75         LUT6 (Prop_lut6_I1_O)        0.124     3.507 f  cpu/u_logic/Hxx2z4_i_3/O
                         net (fo=40, routed)          0.791     4.298    cpu/u_logic/Hxx2z4_i_3_n_0
    SLICE_X77Y81         LUT5 (Prop_lut5_I0_O)        0.124     4.422 f  cpu/u_logic/HADDR[6]_INST_0_i_16/O
                         net (fo=4, routed)           0.374     4.795    cpu/u_logic/HADDR[6]_INST_0_i_16_n_0
    SLICE_X76Y81         LUT5 (Prop_lut5_I1_O)        0.124     4.919 r  cpu/u_logic/HADDR[6]_INST_0_i_5/O
                         net (fo=1, routed)           0.720     5.639    cpu/u_logic/p_0_in[0]
    SLICE_X77Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.219 r  cpu/u_logic/HADDR[6]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.219    cpu/u_logic/HADDR[6]_INST_0_i_2_n_0
    SLICE_X77Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.333 r  cpu/u_logic/HADDR[10]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.333    cpu/u_logic/HADDR[10]_INST_0_i_2_n_0
    SLICE_X77Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.447 r  cpu/u_logic/HADDR[13]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.447    cpu/u_logic/HADDR[13]_INST_0_i_2_n_0
    SLICE_X77Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.561 r  cpu/u_logic/HADDR[18]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.561    cpu/u_logic/HADDR[18]_INST_0_i_3_n_0
    SLICE_X77Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.675 r  cpu/u_logic/HADDR[22]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.675    cpu/u_logic/HADDR[22]_INST_0_i_3_n_0
    SLICE_X77Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.789 r  cpu/u_logic/HADDR[26]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.789    cpu/u_logic/HADDR[26]_INST_0_i_3_n_0
    SLICE_X77Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.102 r  cpu/u_logic/HADDR[30]_INST_0_i_3/O[3]
                         net (fo=3, routed)           1.190     8.292    cpu/u_logic/p_0_in1492_in
    SLICE_X77Y76         LUT2 (Prop_lut2_I0_O)        0.306     8.598 r  cpu/u_logic/HPROT[2]_INST_0_i_1/O
                         net (fo=1, routed)           1.558    10.156    cpu/u_logic/HPROT[2]_INST_0_i_1_n_0
    SLICE_X78Y92         LUT6 (Prop_lut6_I1_O)        0.124    10.280 r  cpu/u_logic/HPROT[2]_INST_0/O
                         net (fo=1, routed)           0.453    10.733    cpu/u_logic/HPROT[1]
    SLICE_X80Y92         LUT2 (Prop_lut2_I0_O)        0.124    10.857 r  cpu/u_logic/HTRANS[1]_INST_0_i_2/O
                         net (fo=2, routed)           0.959    11.816    cpu/u_logic/HTRANS[1]_INST_0_i_2_n_0
    SLICE_X78Y76         LUT6 (Prop_lut6_I1_O)        0.124    11.940 f  cpu/u_logic/HTRANS[1]_INST_0/O
                         net (fo=6, routed)           0.771    12.712    RAM/HTRANS[0]
    SLICE_X78Y71         LUT4 (Prop_lut4_I3_O)        0.124    12.836 f  RAM/rActive_i_1/O
                         net (fo=2, routed)           0.752    13.588    RAM/active
    SLICE_X74Y69         LUT6 (Prop_lut6_I5_O)        0.124    13.712 r  RAM/rConflict[3]_i_1/O
                         net (fo=4, routed)           0.503    14.215    RAM/rConflict[3]_i_1_n_0
    SLICE_X75Y68         FDRE                                         r  RAM/rConflict_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clockGen/clkout1_buf/O
                         net (fo=1610, routed)        1.587    18.049    RAM/clk_out1
    SLICE_X75Y68         FDRE                                         r  RAM/rConflict_reg[2]/C
                         clock pessimism             -0.430    17.619    
                         clock uncertainty           -0.089    17.531    
    SLICE_X75Y68         FDRE (Setup_fdre_C_R)       -0.429    17.102    RAM/rConflict_reg[2]
  -------------------------------------------------------------------
                         required time                         17.102    
                         arrival time                         -14.215    
  -------------------------------------------------------------------
                         slack                                  2.887    

Slack (MET) :             3.631ns  (required time - arrival time)
  Source:                 cpu/u_logic/Fgm2z4_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/Tki2z4_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.268ns  (logic 2.881ns (17.709%)  route 13.387ns (82.291%))
  Logic Levels:           14  (LUT2=1 LUT4=3 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.041ns = ( 17.959 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.430ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockGen/clkout1_buf/O
                         net (fo=1610, routed)        1.617    -2.430    cpu/u_logic/HCLK
    SLICE_X59Y79         FDPE                                         r  cpu/u_logic/Fgm2z4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y79         FDPE (Prop_fdpe_C_Q)         0.456    -1.974 r  cpu/u_logic/Fgm2z4_reg/Q
                         net (fo=117, routed)         1.627    -0.346    cpu/u_logic/Fgm2z4
    SLICE_X61Y91         LUT4 (Prop_lut4_I0_O)        0.124    -0.222 f  cpu/u_logic/HADDR[28]_INST_0_i_41/O
                         net (fo=28, routed)          1.692     1.470    cpu/u_logic/HADDR[28]_INST_0_i_41_n_0
    SLICE_X75Y97         LUT6 (Prop_lut6_I3_O)        0.124     1.594 r  cpu/u_logic/HADDR[24]_INST_0_i_11/O
                         net (fo=1, routed)           0.403     1.997    cpu/u_logic/HADDR[24]_INST_0_i_11_n_0
    SLICE_X75Y97         LUT5 (Prop_lut5_I4_O)        0.124     2.121 r  cpu/u_logic/HADDR[24]_INST_0_i_6/O
                         net (fo=8, routed)           0.998     3.119    cpu/u_logic/HADDR[24]_INST_0_i_6_n_0
    SLICE_X73Y95         LUT6 (Prop_lut6_I0_O)        0.124     3.243 r  cpu/u_logic/HADDR[28]_INST_0_i_59/O
                         net (fo=1, routed)           0.000     3.243    cpu/u_logic/HADDR[28]_INST_0_i_59_n_0
    SLICE_X73Y95         MUXF7 (Prop_muxf7_I0_O)      0.212     3.455 r  cpu/u_logic/HADDR[28]_INST_0_i_36/O
                         net (fo=1, routed)           1.022     4.478    cpu/u_logic/HADDR[28]_INST_0_i_36_n_0
    SLICE_X71Y91         LUT6 (Prop_lut6_I3_O)        0.299     4.777 r  cpu/u_logic/HADDR[28]_INST_0_i_24/O
                         net (fo=2, routed)           0.743     5.519    cpu/u_logic/HADDR[28]_INST_0_i_24_n_0
    SLICE_X69Y83         LUT2 (Prop_lut2_I1_O)        0.118     5.637 r  cpu/u_logic/HADDR[28]_INST_0_i_9/O
                         net (fo=4, routed)           0.386     6.023    cpu/u_logic/HADDR[28]_INST_0_i_9_n_0
    SLICE_X68Y83         LUT5 (Prop_lut5_I3_O)        0.326     6.349 r  cpu/u_logic/Bv03z4_i_5/O
                         net (fo=27, routed)          1.300     7.649    cpu/u_logic/Bv03z4_i_5_n_0
    SLICE_X71Y87         LUT4 (Prop_lut4_I1_O)        0.152     7.801 f  cpu/u_logic/X213z4_i_6/O
                         net (fo=2, routed)           1.003     8.804    cpu/u_logic/X213z4_i_6_n_0
    SLICE_X71Y88         LUT5 (Prop_lut5_I0_O)        0.326     9.130 r  cpu/u_logic/Pdi2z4_i_46/O
                         net (fo=1, routed)           1.005    10.135    cpu/u_logic/Pdi2z4_i_46_n_0
    SLICE_X71Y87         LUT6 (Prop_lut6_I4_O)        0.124    10.259 r  cpu/u_logic/Pdi2z4_i_22/O
                         net (fo=1, routed)           1.310    11.569    cpu/u_logic/Pdi2z4_i_22_n_0
    SLICE_X75Y90         LUT6 (Prop_lut6_I4_O)        0.124    11.693 r  cpu/u_logic/Pdi2z4_i_10/O
                         net (fo=2, routed)           0.717    12.410    cpu/u_logic/Pdi2z4_i_10_n_0
    SLICE_X81Y89         LUT6 (Prop_lut6_I2_O)        0.124    12.534 r  cpu/u_logic/Pdi2z4_i_3/O
                         net (fo=2, routed)           1.180    13.715    cpu/u_logic/Pdi2z4_i_3_n_0
    SLICE_X68Y76         LUT4 (Prop_lut4_I3_O)        0.124    13.839 r  cpu/u_logic/Tki2z4_i_1/O
                         net (fo=1, routed)           0.000    13.839    cpu/u_logic/Xxhvx4
    SLICE_X68Y76         FDCE                                         r  cpu/u_logic/Tki2z4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clockGen/clkout1_buf/O
                         net (fo=1610, routed)        1.497    17.959    cpu/u_logic/HCLK
    SLICE_X68Y76         FDCE                                         r  cpu/u_logic/Tki2z4_reg/C
                         clock pessimism             -0.430    17.529    
                         clock uncertainty           -0.089    17.441    
    SLICE_X68Y76         FDCE (Setup_fdce_C_D)        0.029    17.470    cpu/u_logic/Tki2z4_reg
  -------------------------------------------------------------------
                         required time                         17.470    
                         arrival time                         -13.839    
  -------------------------------------------------------------------
                         slack                                  3.631    

Slack (MET) :             3.680ns  (required time - arrival time)
  Source:                 cpu/u_logic/H3d3z4_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/M3e3z4_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.134ns  (logic 3.142ns (19.475%)  route 12.992ns (80.525%))
  Logic Levels:           14  (LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.029ns = ( 17.971 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.428ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockGen/clkout1_buf/O
                         net (fo=1610, routed)        1.619    -2.428    cpu/u_logic/HCLK
    SLICE_X66Y78         FDPE                                         r  cpu/u_logic/H3d3z4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y78         FDPE (Prop_fdpe_C_Q)         0.518    -1.910 f  cpu/u_logic/H3d3z4_reg/Q
                         net (fo=179, routed)         1.702    -0.208    cpu/u_logic/H3d3z4
    SLICE_X67Y94         LUT4 (Prop_lut4_I0_O)        0.152    -0.056 r  cpu/u_logic/HWDATA[31]_INST_0_i_27/O
                         net (fo=10, routed)          1.114     1.057    cpu/u_logic/HWDATA[31]_INST_0_i_27_n_0
    SLICE_X65Y90         LUT6 (Prop_lut6_I1_O)        0.332     1.389 r  cpu/u_logic/HWDATA[25]_INST_0_i_25/O
                         net (fo=1, routed)           0.283     1.672    cpu/u_logic/HWDATA[25]_INST_0_i_25_n_0
    SLICE_X67Y90         LUT5 (Prop_lut5_I4_O)        0.124     1.796 r  cpu/u_logic/HWDATA[25]_INST_0_i_11/O
                         net (fo=2, routed)           0.449     2.245    cpu/u_logic/HWDATA[25]_INST_0_i_11_n_0
    SLICE_X69Y89         LUT6 (Prop_lut6_I0_O)        0.124     2.369 r  cpu/u_logic/Tdp2z4_i_40/O
                         net (fo=61, routed)          1.345     3.714    cpu/u_logic/Tdp2z4_i_40_n_0
    SLICE_X86Y93         LUT2 (Prop_lut2_I0_O)        0.124     3.838 r  cpu/u_logic/Ek03z4_i_59/O
                         net (fo=50, routed)          0.699     4.536    cpu/u_logic/Ek03z4_i_59_n_0
    SLICE_X88Y88         LUT2 (Prop_lut2_I1_O)        0.124     4.660 r  cpu/u_logic/G0w2z4_i_11/O
                         net (fo=10, routed)          0.833     5.493    cpu/u_logic/G0w2z4_i_11_n_0
    SLICE_X85Y89         LUT5 (Prop_lut5_I3_O)        0.150     5.643 r  cpu/u_logic/Wo03z4_i_11/O
                         net (fo=3, routed)           0.835     6.478    cpu/u_logic/Wo03z4_i_11_n_0
    SLICE_X82Y86         LUT3 (Prop_lut3_I1_O)        0.326     6.804 r  cpu/u_logic/Dkx2z4_i_8/O
                         net (fo=2, routed)           0.547     7.351    cpu/u_logic/Dkx2z4_i_8_n_0
    SLICE_X82Y86         LUT6 (Prop_lut6_I0_O)        0.124     7.475 r  cpu/u_logic/I113z4_i_5/O
                         net (fo=10, routed)          1.104     8.579    cpu/u_logic/I113z4_i_5_n_0
    SLICE_X77Y81         LUT5 (Prop_lut5_I0_O)        0.150     8.729 r  cpu/u_logic/M413z4_i_6/O
                         net (fo=1, routed)           0.436     9.165    cpu/u_logic/M413z4_i_6_n_0
    SLICE_X77Y81         LUT6 (Prop_lut6_I0_O)        0.326     9.491 r  cpu/u_logic/M413z4_i_4/O
                         net (fo=11, routed)          1.359    10.851    cpu/u_logic/M413z4_i_4_n_0
    SLICE_X83Y87         LUT3 (Prop_lut3_I1_O)        0.118    10.969 r  cpu/u_logic/Gmd3z4_i_2/O
                         net (fo=2, routed)           0.610    11.579    cpu/u_logic/Gmd3z4_i_2_n_0
    SLICE_X74Y87         LUT6 (Prop_lut6_I0_O)        0.326    11.905 r  cpu/u_logic/F8e3z4_i_2/O
                         net (fo=1, routed)           0.593    12.498    cpu/u_logic/F8e3z4_i_2_n_0
    SLICE_X74Y86         LUT4 (Prop_lut4_I1_O)        0.124    12.622 r  cpu/u_logic/F8e3z4_i_1/O
                         net (fo=16, routed)          1.084    13.706    cpu/u_logic/Aj1wx4
    SLICE_X63Y90         FDPE                                         r  cpu/u_logic/M3e3z4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clockGen/clkout1_buf/O
                         net (fo=1610, routed)        1.509    17.971    cpu/u_logic/HCLK
    SLICE_X63Y90         FDPE                                         r  cpu/u_logic/M3e3z4_reg/C
                         clock pessimism             -0.430    17.541    
                         clock uncertainty           -0.089    17.453    
    SLICE_X63Y90         FDPE (Setup_fdpe_C_D)       -0.067    17.386    cpu/u_logic/M3e3z4_reg
  -------------------------------------------------------------------
                         required time                         17.386    
                         arrival time                         -13.706    
  -------------------------------------------------------------------
                         slack                                  3.680    

Slack (MET) :             3.691ns  (required time - arrival time)
  Source:                 cpu/u_logic/Fgm2z4_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/Pdi2z4_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.211ns  (logic 2.881ns (17.772%)  route 13.330ns (82.228%))
  Logic Levels:           14  (LUT2=1 LUT4=2 LUT5=3 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.041ns = ( 17.959 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.430ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockGen/clkout1_buf/O
                         net (fo=1610, routed)        1.617    -2.430    cpu/u_logic/HCLK
    SLICE_X59Y79         FDPE                                         r  cpu/u_logic/Fgm2z4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y79         FDPE (Prop_fdpe_C_Q)         0.456    -1.974 r  cpu/u_logic/Fgm2z4_reg/Q
                         net (fo=117, routed)         1.627    -0.346    cpu/u_logic/Fgm2z4
    SLICE_X61Y91         LUT4 (Prop_lut4_I0_O)        0.124    -0.222 f  cpu/u_logic/HADDR[28]_INST_0_i_41/O
                         net (fo=28, routed)          1.692     1.470    cpu/u_logic/HADDR[28]_INST_0_i_41_n_0
    SLICE_X75Y97         LUT6 (Prop_lut6_I3_O)        0.124     1.594 r  cpu/u_logic/HADDR[24]_INST_0_i_11/O
                         net (fo=1, routed)           0.403     1.997    cpu/u_logic/HADDR[24]_INST_0_i_11_n_0
    SLICE_X75Y97         LUT5 (Prop_lut5_I4_O)        0.124     2.121 r  cpu/u_logic/HADDR[24]_INST_0_i_6/O
                         net (fo=8, routed)           0.998     3.119    cpu/u_logic/HADDR[24]_INST_0_i_6_n_0
    SLICE_X73Y95         LUT6 (Prop_lut6_I0_O)        0.124     3.243 r  cpu/u_logic/HADDR[28]_INST_0_i_59/O
                         net (fo=1, routed)           0.000     3.243    cpu/u_logic/HADDR[28]_INST_0_i_59_n_0
    SLICE_X73Y95         MUXF7 (Prop_muxf7_I0_O)      0.212     3.455 r  cpu/u_logic/HADDR[28]_INST_0_i_36/O
                         net (fo=1, routed)           1.022     4.478    cpu/u_logic/HADDR[28]_INST_0_i_36_n_0
    SLICE_X71Y91         LUT6 (Prop_lut6_I3_O)        0.299     4.777 r  cpu/u_logic/HADDR[28]_INST_0_i_24/O
                         net (fo=2, routed)           0.743     5.519    cpu/u_logic/HADDR[28]_INST_0_i_24_n_0
    SLICE_X69Y83         LUT2 (Prop_lut2_I1_O)        0.118     5.637 r  cpu/u_logic/HADDR[28]_INST_0_i_9/O
                         net (fo=4, routed)           0.386     6.023    cpu/u_logic/HADDR[28]_INST_0_i_9_n_0
    SLICE_X68Y83         LUT5 (Prop_lut5_I3_O)        0.326     6.349 r  cpu/u_logic/Bv03z4_i_5/O
                         net (fo=27, routed)          1.300     7.649    cpu/u_logic/Bv03z4_i_5_n_0
    SLICE_X71Y87         LUT4 (Prop_lut4_I1_O)        0.152     7.801 f  cpu/u_logic/X213z4_i_6/O
                         net (fo=2, routed)           1.003     8.804    cpu/u_logic/X213z4_i_6_n_0
    SLICE_X71Y88         LUT5 (Prop_lut5_I0_O)        0.326     9.130 r  cpu/u_logic/Pdi2z4_i_46/O
                         net (fo=1, routed)           1.005    10.135    cpu/u_logic/Pdi2z4_i_46_n_0
    SLICE_X71Y87         LUT6 (Prop_lut6_I4_O)        0.124    10.259 r  cpu/u_logic/Pdi2z4_i_22/O
                         net (fo=1, routed)           1.310    11.569    cpu/u_logic/Pdi2z4_i_22_n_0
    SLICE_X75Y90         LUT6 (Prop_lut6_I4_O)        0.124    11.693 r  cpu/u_logic/Pdi2z4_i_10/O
                         net (fo=2, routed)           0.717    12.410    cpu/u_logic/Pdi2z4_i_10_n_0
    SLICE_X81Y89         LUT6 (Prop_lut6_I2_O)        0.124    12.534 r  cpu/u_logic/Pdi2z4_i_3/O
                         net (fo=2, routed)           1.123    13.657    cpu/u_logic/Pdi2z4_i_3_n_0
    SLICE_X68Y73         LUT6 (Prop_lut6_I1_O)        0.124    13.781 r  cpu/u_logic/Pdi2z4_i_1/O
                         net (fo=1, routed)           0.000    13.781    cpu/u_logic/Eyhvx4
    SLICE_X68Y73         FDPE                                         r  cpu/u_logic/Pdi2z4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clockGen/clkout1_buf/O
                         net (fo=1610, routed)        1.497    17.959    cpu/u_logic/HCLK
    SLICE_X68Y73         FDPE                                         r  cpu/u_logic/Pdi2z4_reg/C
                         clock pessimism             -0.430    17.529    
                         clock uncertainty           -0.089    17.441    
    SLICE_X68Y73         FDPE (Setup_fdpe_C_D)        0.031    17.472    cpu/u_logic/Pdi2z4_reg
  -------------------------------------------------------------------
                         required time                         17.472    
                         arrival time                         -13.781    
  -------------------------------------------------------------------
                         slack                                  3.691    

Slack (MET) :             3.749ns  (required time - arrival time)
  Source:                 cpu/u_logic/Wuq2z4_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/Glj2z4_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.679ns  (logic 2.680ns (17.092%)  route 12.999ns (82.908%))
  Logic Levels:           14  (LUT2=1 LUT3=3 LUT4=3 LUT6=7)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.043ns = ( 17.957 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.331ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockGen/clkout1_buf/O
                         net (fo=1610, routed)        1.716    -2.331    cpu/u_logic/HCLK
    SLICE_X83Y78         FDCE                                         r  cpu/u_logic/Wuq2z4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y78         FDCE (Prop_fdce_C_Q)         0.456    -1.875 r  cpu/u_logic/Wuq2z4_reg/Q
                         net (fo=13, routed)          1.022    -0.853    cpu/u_logic/Wuq2z4
    SLICE_X83Y74         LUT6 (Prop_lut6_I1_O)        0.124    -0.729 f  cpu/u_logic/G9w2z4_i_19/O
                         net (fo=7, routed)           0.458    -0.271    cpu/u_logic/G9w2z4_i_19_n_0
    SLICE_X83Y74         LUT3 (Prop_lut3_I0_O)        0.124    -0.147 f  cpu/u_logic/G9w2z4_i_18/O
                         net (fo=37, routed)          0.973     0.826    cpu/u_logic/G9w2z4_i_18_n_0
    SLICE_X79Y67         LUT3 (Prop_lut3_I2_O)        0.124     0.950 r  cpu/u_logic/G9w2z4_i_16/O
                         net (fo=37, routed)          1.087     2.038    cpu/u_logic/G9w2z4_i_16_n_0
    SLICE_X86Y71         LUT4 (Prop_lut4_I0_O)        0.150     2.188 r  cpu/u_logic/Kaf3z4_i_62/O
                         net (fo=18, routed)          1.005     3.193    cpu/u_logic/Kaf3z4_i_62_n_0
    SLICE_X87Y69         LUT6 (Prop_lut6_I0_O)        0.332     3.525 f  cpu/u_logic/Kaf3z4_i_78/O
                         net (fo=3, routed)           0.776     4.301    cpu/u_logic/Kaf3z4_i_78_n_0
    SLICE_X87Y70         LUT6 (Prop_lut6_I2_O)        0.124     4.425 f  cpu/u_logic/Kaf3z4_i_50/O
                         net (fo=4, routed)           0.817     5.243    cpu/u_logic/Kaf3z4_i_50_n_0
    SLICE_X85Y70         LUT6 (Prop_lut6_I0_O)        0.124     5.367 r  cpu/u_logic/Lbn2z4_i_7/O
                         net (fo=3, routed)           0.839     6.206    cpu/u_logic/Lbn2z4_i_7_n_0
    SLICE_X80Y70         LUT6 (Prop_lut6_I1_O)        0.124     6.330 f  cpu/u_logic/Kaf3z4_i_52/O
                         net (fo=12, routed)          0.828     7.158    cpu/u_logic/Kaf3z4_i_52_n_0
    SLICE_X81Y73         LUT3 (Prop_lut3_I0_O)        0.150     7.308 f  cpu/u_logic/Kaf3z4_i_24/O
                         net (fo=12, routed)          0.693     8.000    cpu/u_logic/Kaf3z4_i_24_n_0
    SLICE_X81Y72         LUT4 (Prop_lut4_I1_O)        0.326     8.326 r  cpu/u_logic/Kaf3z4_i_8/O
                         net (fo=5, routed)           0.891     9.218    cpu/u_logic/Kaf3z4_i_8_n_0
    SLICE_X80Y80         LUT6 (Prop_lut6_I0_O)        0.124     9.342 r  cpu/u_logic/Kaf3z4_i_3/O
                         net (fo=6, routed)           0.454     9.796    cpu/u_logic/Kaf3z4_i_3_n_0
    SLICE_X81Y83         LUT6 (Prop_lut6_I3_O)        0.124     9.920 r  cpu/u_logic/Nf03z4_i_4/O
                         net (fo=14, routed)          0.806    10.726    cpu/u_logic/Nf03z4_i_4_n_0
    SLICE_X81Y89         LUT4 (Prop_lut4_I0_O)        0.124    10.850 r  cpu/u_logic/Yd03z4_i_3/O
                         net (fo=3, routed)           0.988    11.839    cpu/u_logic/Yd03z4_i_3_n_0
    SLICE_X78Y93         LUT2 (Prop_lut2_I1_O)        0.150    11.989 r  cpu/u_logic/Yd03z4_i_1/O
                         net (fo=16, routed)          1.360    13.349    cpu/u_logic/J3qvx4
    SLICE_X62Y100        FDPE                                         r  cpu/u_logic/Glj2z4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clockGen/clkout1_buf/O
                         net (fo=1610, routed)        1.496    17.957    cpu/u_logic/HCLK
    SLICE_X62Y100        FDPE                                         r  cpu/u_logic/Glj2z4_reg/C
                         clock pessimism             -0.509    17.449    
                         clock uncertainty           -0.089    17.360    
    SLICE_X62Y100        FDPE (Setup_fdpe_C_D)       -0.262    17.098    cpu/u_logic/Glj2z4_reg
  -------------------------------------------------------------------
                         required time                         17.098    
                         arrival time                         -13.349    
  -------------------------------------------------------------------
                         slack                                  3.749    

Slack (MET) :             3.764ns  (required time - arrival time)
  Source:                 cpu/u_logic/Wuq2z4_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/Cgt2z4_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.636ns  (logic 2.680ns (17.140%)  route 12.956ns (82.860%))
  Logic Levels:           14  (LUT2=1 LUT3=3 LUT4=3 LUT6=7)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.042ns = ( 17.958 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.331ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockGen/clkout1_buf/O
                         net (fo=1610, routed)        1.716    -2.331    cpu/u_logic/HCLK
    SLICE_X83Y78         FDCE                                         r  cpu/u_logic/Wuq2z4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y78         FDCE (Prop_fdce_C_Q)         0.456    -1.875 r  cpu/u_logic/Wuq2z4_reg/Q
                         net (fo=13, routed)          1.022    -0.853    cpu/u_logic/Wuq2z4
    SLICE_X83Y74         LUT6 (Prop_lut6_I1_O)        0.124    -0.729 f  cpu/u_logic/G9w2z4_i_19/O
                         net (fo=7, routed)           0.458    -0.271    cpu/u_logic/G9w2z4_i_19_n_0
    SLICE_X83Y74         LUT3 (Prop_lut3_I0_O)        0.124    -0.147 f  cpu/u_logic/G9w2z4_i_18/O
                         net (fo=37, routed)          0.973     0.826    cpu/u_logic/G9w2z4_i_18_n_0
    SLICE_X79Y67         LUT3 (Prop_lut3_I2_O)        0.124     0.950 r  cpu/u_logic/G9w2z4_i_16/O
                         net (fo=37, routed)          1.087     2.038    cpu/u_logic/G9w2z4_i_16_n_0
    SLICE_X86Y71         LUT4 (Prop_lut4_I0_O)        0.150     2.188 r  cpu/u_logic/Kaf3z4_i_62/O
                         net (fo=18, routed)          1.005     3.193    cpu/u_logic/Kaf3z4_i_62_n_0
    SLICE_X87Y69         LUT6 (Prop_lut6_I0_O)        0.332     3.525 f  cpu/u_logic/Kaf3z4_i_78/O
                         net (fo=3, routed)           0.776     4.301    cpu/u_logic/Kaf3z4_i_78_n_0
    SLICE_X87Y70         LUT6 (Prop_lut6_I2_O)        0.124     4.425 f  cpu/u_logic/Kaf3z4_i_50/O
                         net (fo=4, routed)           0.817     5.243    cpu/u_logic/Kaf3z4_i_50_n_0
    SLICE_X85Y70         LUT6 (Prop_lut6_I0_O)        0.124     5.367 r  cpu/u_logic/Lbn2z4_i_7/O
                         net (fo=3, routed)           0.839     6.206    cpu/u_logic/Lbn2z4_i_7_n_0
    SLICE_X80Y70         LUT6 (Prop_lut6_I1_O)        0.124     6.330 f  cpu/u_logic/Kaf3z4_i_52/O
                         net (fo=12, routed)          0.828     7.158    cpu/u_logic/Kaf3z4_i_52_n_0
    SLICE_X81Y73         LUT3 (Prop_lut3_I0_O)        0.150     7.308 f  cpu/u_logic/Kaf3z4_i_24/O
                         net (fo=12, routed)          0.693     8.000    cpu/u_logic/Kaf3z4_i_24_n_0
    SLICE_X81Y72         LUT4 (Prop_lut4_I1_O)        0.326     8.326 r  cpu/u_logic/Kaf3z4_i_8/O
                         net (fo=5, routed)           0.891     9.218    cpu/u_logic/Kaf3z4_i_8_n_0
    SLICE_X80Y80         LUT6 (Prop_lut6_I0_O)        0.124     9.342 r  cpu/u_logic/Kaf3z4_i_3/O
                         net (fo=6, routed)           0.454     9.796    cpu/u_logic/Kaf3z4_i_3_n_0
    SLICE_X81Y83         LUT6 (Prop_lut6_I3_O)        0.124     9.920 r  cpu/u_logic/Nf03z4_i_4/O
                         net (fo=14, routed)          0.806    10.726    cpu/u_logic/Nf03z4_i_4_n_0
    SLICE_X81Y89         LUT4 (Prop_lut4_I0_O)        0.124    10.850 r  cpu/u_logic/Yd03z4_i_3/O
                         net (fo=3, routed)           0.988    11.839    cpu/u_logic/Yd03z4_i_3_n_0
    SLICE_X78Y93         LUT2 (Prop_lut2_I1_O)        0.150    11.989 r  cpu/u_logic/Yd03z4_i_1/O
                         net (fo=16, routed)          1.316    13.305    cpu/u_logic/J3qvx4
    SLICE_X64Y100        FDPE                                         r  cpu/u_logic/Cgt2z4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clockGen/clkout1_buf/O
                         net (fo=1610, routed)        1.497    17.958    cpu/u_logic/HCLK
    SLICE_X64Y100        FDPE                                         r  cpu/u_logic/Cgt2z4_reg/C
                         clock pessimism             -0.509    17.450    
                         clock uncertainty           -0.089    17.361    
    SLICE_X64Y100        FDPE (Setup_fdpe_C_D)       -0.292    17.069    cpu/u_logic/Cgt2z4_reg
  -------------------------------------------------------------------
                         required time                         17.069    
                         arrival time                         -13.305    
  -------------------------------------------------------------------
                         slack                                  3.764    

Slack (MET) :             3.777ns  (required time - arrival time)
  Source:                 cpu/u_logic/H3d3z4_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/B613z4_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.995ns  (logic 2.822ns (17.643%)  route 13.173ns (82.357%))
  Logic Levels:           13  (LUT2=2 LUT3=3 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 17.966 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.428ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockGen/clkout1_buf/O
                         net (fo=1610, routed)        1.619    -2.428    cpu/u_logic/HCLK
    SLICE_X66Y78         FDPE                                         r  cpu/u_logic/H3d3z4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y78         FDPE (Prop_fdpe_C_Q)         0.518    -1.910 f  cpu/u_logic/H3d3z4_reg/Q
                         net (fo=179, routed)         1.702    -0.208    cpu/u_logic/H3d3z4
    SLICE_X67Y94         LUT4 (Prop_lut4_I0_O)        0.152    -0.056 r  cpu/u_logic/HWDATA[31]_INST_0_i_27/O
                         net (fo=10, routed)          1.114     1.057    cpu/u_logic/HWDATA[31]_INST_0_i_27_n_0
    SLICE_X65Y90         LUT6 (Prop_lut6_I1_O)        0.332     1.389 r  cpu/u_logic/HWDATA[25]_INST_0_i_25/O
                         net (fo=1, routed)           0.283     1.672    cpu/u_logic/HWDATA[25]_INST_0_i_25_n_0
    SLICE_X67Y90         LUT5 (Prop_lut5_I4_O)        0.124     1.796 r  cpu/u_logic/HWDATA[25]_INST_0_i_11/O
                         net (fo=2, routed)           0.449     2.245    cpu/u_logic/HWDATA[25]_INST_0_i_11_n_0
    SLICE_X69Y89         LUT6 (Prop_lut6_I0_O)        0.124     2.369 r  cpu/u_logic/Tdp2z4_i_40/O
                         net (fo=61, routed)          1.345     3.714    cpu/u_logic/Tdp2z4_i_40_n_0
    SLICE_X86Y93         LUT2 (Prop_lut2_I0_O)        0.124     3.838 r  cpu/u_logic/Ek03z4_i_59/O
                         net (fo=50, routed)          0.699     4.536    cpu/u_logic/Ek03z4_i_59_n_0
    SLICE_X88Y88         LUT2 (Prop_lut2_I1_O)        0.124     4.660 r  cpu/u_logic/G0w2z4_i_11/O
                         net (fo=10, routed)          0.833     5.493    cpu/u_logic/G0w2z4_i_11_n_0
    SLICE_X85Y89         LUT5 (Prop_lut5_I3_O)        0.150     5.643 r  cpu/u_logic/Wo03z4_i_11/O
                         net (fo=3, routed)           0.835     6.478    cpu/u_logic/Wo03z4_i_11_n_0
    SLICE_X82Y86         LUT3 (Prop_lut3_I1_O)        0.326     6.804 r  cpu/u_logic/Dkx2z4_i_8/O
                         net (fo=2, routed)           0.547     7.351    cpu/u_logic/Dkx2z4_i_8_n_0
    SLICE_X82Y86         LUT6 (Prop_lut6_I0_O)        0.124     7.475 r  cpu/u_logic/I113z4_i_5/O
                         net (fo=10, routed)          1.104     8.579    cpu/u_logic/I113z4_i_5_n_0
    SLICE_X77Y81         LUT5 (Prop_lut5_I0_O)        0.150     8.729 r  cpu/u_logic/M413z4_i_6/O
                         net (fo=1, routed)           0.436     9.165    cpu/u_logic/M413z4_i_6_n_0
    SLICE_X77Y81         LUT6 (Prop_lut6_I0_O)        0.326     9.491 r  cpu/u_logic/M413z4_i_4/O
                         net (fo=11, routed)          1.359    10.851    cpu/u_logic/M413z4_i_4_n_0
    SLICE_X83Y87         LUT3 (Prop_lut3_I1_O)        0.124    10.975 r  cpu/u_logic/B613z4_i_3/O
                         net (fo=2, routed)           1.036    12.011    cpu/u_logic/B613z4_i_3_n_0
    SLICE_X76Y87         LUT3 (Prop_lut3_I2_O)        0.124    12.135 r  cpu/u_logic/B613z4_i_1/O
                         net (fo=16, routed)          1.433    13.567    cpu/u_logic/Pn1wx4
    SLICE_X61Y86         FDPE                                         r  cpu/u_logic/B613z4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clockGen/clkout1_buf/O
                         net (fo=1610, routed)        1.504    17.966    cpu/u_logic/HCLK
    SLICE_X61Y86         FDPE                                         r  cpu/u_logic/B613z4_reg/C
                         clock pessimism             -0.430    17.536    
                         clock uncertainty           -0.089    17.448    
    SLICE_X61Y86         FDPE (Setup_fdpe_C_D)       -0.103    17.345    cpu/u_logic/B613z4_reg
  -------------------------------------------------------------------
                         required time                         17.345    
                         arrival time                         -13.567    
  -------------------------------------------------------------------
                         slack                                  3.777    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 ROM/loader/nibbleReg_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.172%)  route 0.260ns (64.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.243ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockGen/clkout1_buf/O
                         net (fo=1610, routed)        0.595    -0.517    ROM/loader/clk_out1
    SLICE_X72Y53         FDRE                                         r  ROM/loader/nibbleReg_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.376 r  ROM/loader/nibbleReg_reg[1][1]/Q
                         net (fo=1, routed)           0.260    -0.116    ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/dina[1]
    RAMB36_X2Y10         RAMB36E1                                     r  ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout1_buf/O
                         net (fo=1610, routed)        0.909    -0.243    ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.216    -0.459    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296    -0.163    ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.163    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 RAM/rHADDR_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.265%)  route 0.170ns (54.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockGen/clkout1_buf/O
                         net (fo=1610, routed)        0.591    -0.521    RAM/clk_out1
    SLICE_X73Y64         FDRE                                         r  RAM/rHADDR_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  RAM/rHADDR_reg[13]/Q
                         net (fo=5, routed)           0.170    -0.210    RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB36_X2Y12         RAMB36E1                                     r  RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout1_buf/O
                         net (fo=1610, routed)        0.904    -0.248    RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.216    -0.464    
    RAMB36_X2Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183    -0.281    RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 RAM/rHADDR_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.037%)  route 0.172ns (54.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.244ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockGen/clkout1_buf/O
                         net (fo=1610, routed)        0.594    -0.518    RAM/clk_out1
    SLICE_X73Y58         FDRE                                         r  RAM/rHADDR_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.377 r  RAM/rHADDR_reg[8]/Q
                         net (fo=5, routed)           0.172    -0.205    RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[6]
    RAMB36_X2Y11         RAMB36E1                                     r  RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout1_buf/O
                         net (fo=1610, routed)        0.908    -0.244    RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.216    -0.460    
    RAMB36_X2Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.277    RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 RAM/rHADDR_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.164ns (46.123%)  route 0.192ns (53.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockGen/clkout1_buf/O
                         net (fo=1610, routed)        0.593    -0.519    RAM/clk_out1
    SLICE_X74Y63         FDRE                                         r  RAM/rHADDR_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y63         FDRE (Prop_fdre_C_Q)         0.164    -0.355 r  RAM/rHADDR_reg[6]/Q
                         net (fo=5, routed)           0.192    -0.164    RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB36_X2Y12         RAMB36E1                                     r  RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout1_buf/O
                         net (fo=1610, routed)        0.904    -0.248    RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.194    -0.442    
    RAMB36_X2Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.259    RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 RAM/rHADDR_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.681%)  route 0.224ns (61.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.244ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockGen/clkout1_buf/O
                         net (fo=1610, routed)        0.594    -0.518    RAM/clk_out1
    SLICE_X73Y58         FDRE                                         r  RAM/rHADDR_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.377 r  RAM/rHADDR_reg[9]/Q
                         net (fo=5, routed)           0.224    -0.154    RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[7]
    RAMB36_X2Y11         RAMB36E1                                     r  RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout1_buf/O
                         net (fo=1610, routed)        0.908    -0.244    RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.216    -0.460    
    RAMB36_X2Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.277    RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 RAM/rHADDR_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.382%)  route 0.226ns (61.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockGen/clkout1_buf/O
                         net (fo=1610, routed)        0.593    -0.519    RAM/clk_out1
    SLICE_X73Y61         FDRE                                         r  RAM/rHADDR_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  RAM/rHADDR_reg[4]/Q
                         net (fo=5, routed)           0.226    -0.152    RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB36_X2Y12         RAMB36E1                                     r  RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout1_buf/O
                         net (fo=1610, routed)        0.904    -0.248    RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.216    -0.464    
    RAMB36_X2Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.281    RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 RAM/rHADDR_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.516%)  route 0.235ns (62.484%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockGen/clkout1_buf/O
                         net (fo=1610, routed)        0.592    -0.520    RAM/clk_out1
    SLICE_X73Y62         FDRE                                         r  RAM/rHADDR_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  RAM/rHADDR_reg[5]/Q
                         net (fo=5, routed)           0.235    -0.144    RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB36_X2Y12         RAMB36E1                                     r  RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout1_buf/O
                         net (fo=1610, routed)        0.904    -0.248    RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.216    -0.464    
    RAMB36_X2Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.281    RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 GPIO/rHADDR_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.796%)  route 0.242ns (63.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockGen/clkout1_buf/O
                         net (fo=1610, routed)        0.593    -0.519    GPIO/clk_out1
    SLICE_X73Y61         FDRE                                         r  GPIO/rHADDR_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  GPIO/rHADDR_reg[2]/Q
                         net (fo=79, routed)          0.242    -0.136    RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB36_X2Y12         RAMB36E1                                     r  RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout1_buf/O
                         net (fo=1610, routed)        0.904    -0.248    RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.216    -0.464    
    RAMB36_X2Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183    -0.281    RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 cpu/u_logic/Gha3z4_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/M2b3z4_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockGen/clkout1_buf/O
                         net (fo=1610, routed)        0.590    -0.522    cpu/u_logic/HCLK
    SLICE_X79Y78         FDPE                                         r  cpu/u_logic/Gha3z4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y78         FDPE (Prop_fdpe_C_Q)         0.141    -0.381 r  cpu/u_logic/Gha3z4_reg/Q
                         net (fo=2, routed)           0.098    -0.283    cpu/u_logic/Gha3z4
    SLICE_X78Y78         LUT6 (Prop_lut6_I2_O)        0.045    -0.238 r  cpu/u_logic/M2b3z4_i_1/O
                         net (fo=1, routed)           0.000    -0.238    cpu/u_logic/Qsmvx4
    SLICE_X78Y78         FDPE                                         r  cpu/u_logic/M2b3z4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout1_buf/O
                         net (fo=1610, routed)        0.860    -0.292    cpu/u_logic/HCLK
    SLICE_X78Y78         FDPE                                         r  cpu/u_logic/M2b3z4_reg/C
                         clock pessimism             -0.217    -0.509    
    SLICE_X78Y78         FDPE (Hold_fdpe_C_D)         0.120    -0.389    cpu/u_logic/M2b3z4_reg
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 UART/uart2/rxdout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UART/uFIFO_RX/array_reg_reg[12][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.128ns (29.542%)  route 0.305ns (70.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.279ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockGen/clkout1_buf/O
                         net (fo=1610, routed)        0.608    -0.504    UART/uart2/clk_out1
    SLICE_X86Y98         FDRE                                         r  UART/uart2/rxdout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y98         FDRE (Prop_fdre_C_Q)         0.128    -0.376 r  UART/uart2/rxdout_reg[4]/Q
                         net (fo=16, routed)          0.305    -0.071    UART/uFIFO_RX/rxdout_reg[7][4]
    SLICE_X83Y101        FDRE                                         r  UART/uFIFO_RX/array_reg_reg[12][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout1_buf/O
                         net (fo=1610, routed)        0.873    -0.279    UART/uFIFO_RX/clk_out1
    SLICE_X83Y101        FDRE                                         r  UART/uFIFO_RX/array_reg_reg[12][4]/C
                         clock pessimism              0.040    -0.239    
    SLICE_X83Y101        FDRE (Hold_fdre_C_D)         0.016    -0.223    UART/uFIFO_RX/array_reg_reg[12][4]
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.152    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clockGen/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y12    RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y12    RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y14    RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y14    RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y13    RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y13    RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y11    RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y11    RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y12    ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y12    ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  clockGen/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X89Y81    GPIO/in0A_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X89Y72    GPIO/in0A_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X89Y72    GPIO/in0A_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X89Y76    GPIO/in0A_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X89Y70    GPIO/in0A_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X89Y70    GPIO/in0A_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X89Y76    GPIO/in0A_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X88Y81    GPIO/in0A_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X88Y81    GPIO/in0A_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X82Y80    GPIO/in0B_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X82Y59    GPIO/in0A_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X88Y66    GPIO/in0A_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X89Y76    GPIO/in0A_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X82Y59    GPIO/in0A_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X86Y62    GPIO/in0A_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X86Y62    GPIO/in0A_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X89Y76    GPIO/in0A_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X82Y59    GPIO/in0B_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X82Y80    GPIO/in0B_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X83Y66    GPIO/in0B_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clockGen/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17  clockGen/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  clockGen/plle2_adv_inst/CLKFBIN
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  clockGen/plle2_adv_inst/CLKFBOUT
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  clockGen/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  clockGen/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       10.036ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.988ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.036ns  (required time - arrival time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/Ltg3z4_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.390ns  (logic 0.642ns (6.837%)  route 8.748ns (93.163%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.043ns = ( 17.957 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.428ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockGen/clkout1_buf/O
                         net (fo=1610, routed)        1.619    -2.428    resetGen/HCLK
    SLICE_X70Y71         FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y71         FDCE (Prop_fdce_C_Q)         0.518    -1.910 r  resetGen/resetFF_reg[4]/Q
                         net (fo=14, routed)          3.015     1.106    cpu/u_logic/HRESETn
    SLICE_X84Y95         LUT1 (Prop_lut1_I0_O)        0.124     1.230 f  cpu/u_logic/Ytm2z4_i_1/O
                         net (fo=120, routed)         5.733     6.963    cpu/u_logic/Ytm2z4_i_1_n_0
    SLICE_X66Y103        FDPE                                         f  cpu/u_logic/Ltg3z4_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clockGen/clkout1_buf/O
                         net (fo=1610, routed)        1.496    17.957    cpu/u_logic/HCLK
    SLICE_X66Y103        FDPE                                         r  cpu/u_logic/Ltg3z4_reg/C
                         clock pessimism             -0.509    17.449    
                         clock uncertainty           -0.089    17.360    
    SLICE_X66Y103        FDPE (Recov_fdpe_C_PRE)     -0.361    16.999    cpu/u_logic/Ltg3z4_reg
  -------------------------------------------------------------------
                         required time                         16.999    
                         arrival time                          -6.963    
  -------------------------------------------------------------------
                         slack                                 10.036    

Slack (MET) :             10.174ns  (required time - arrival time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/Rht2z4_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.255ns  (logic 0.642ns (6.936%)  route 8.613ns (93.064%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.042ns = ( 17.958 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.428ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockGen/clkout1_buf/O
                         net (fo=1610, routed)        1.619    -2.428    resetGen/HCLK
    SLICE_X70Y71         FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y71         FDCE (Prop_fdce_C_Q)         0.518    -1.910 r  resetGen/resetFF_reg[4]/Q
                         net (fo=14, routed)          3.015     1.106    cpu/u_logic/HRESETn
    SLICE_X84Y95         LUT1 (Prop_lut1_I0_O)        0.124     1.230 f  cpu/u_logic/Ytm2z4_i_1/O
                         net (fo=120, routed)         5.598     6.828    cpu/u_logic/Ytm2z4_i_1_n_0
    SLICE_X69Y102        FDPE                                         f  cpu/u_logic/Rht2z4_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clockGen/clkout1_buf/O
                         net (fo=1610, routed)        1.497    17.958    cpu/u_logic/HCLK
    SLICE_X69Y102        FDPE                                         r  cpu/u_logic/Rht2z4_reg/C
                         clock pessimism             -0.509    17.450    
                         clock uncertainty           -0.089    17.361    
    SLICE_X69Y102        FDPE (Recov_fdpe_C_PRE)     -0.359    17.002    cpu/u_logic/Rht2z4_reg
  -------------------------------------------------------------------
                         required time                         17.002    
                         arrival time                          -6.828    
  -------------------------------------------------------------------
                         slack                                 10.174    

Slack (MET) :             10.200ns  (required time - arrival time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/Nag3z4_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.228ns  (logic 0.642ns (6.957%)  route 8.586ns (93.043%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.043ns = ( 17.957 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.428ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockGen/clkout1_buf/O
                         net (fo=1610, routed)        1.619    -2.428    resetGen/HCLK
    SLICE_X70Y71         FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y71         FDCE (Prop_fdce_C_Q)         0.518    -1.910 r  resetGen/resetFF_reg[4]/Q
                         net (fo=14, routed)          3.015     1.106    cpu/u_logic/HRESETn
    SLICE_X84Y95         LUT1 (Prop_lut1_I0_O)        0.124     1.230 f  cpu/u_logic/Ytm2z4_i_1/O
                         net (fo=120, routed)         5.571     6.801    cpu/u_logic/Ytm2z4_i_1_n_0
    SLICE_X63Y100        FDPE                                         f  cpu/u_logic/Nag3z4_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clockGen/clkout1_buf/O
                         net (fo=1610, routed)        1.496    17.957    cpu/u_logic/HCLK
    SLICE_X63Y100        FDPE                                         r  cpu/u_logic/Nag3z4_reg/C
                         clock pessimism             -0.509    17.449    
                         clock uncertainty           -0.089    17.360    
    SLICE_X63Y100        FDPE (Recov_fdpe_C_PRE)     -0.359    17.001    cpu/u_logic/Nag3z4_reg
  -------------------------------------------------------------------
                         required time                         17.001    
                         arrival time                          -6.801    
  -------------------------------------------------------------------
                         slack                                 10.200    

Slack (MET) :             10.323ns  (required time - arrival time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/Gto2z4_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.107ns  (logic 0.642ns (7.050%)  route 8.465ns (92.950%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.042ns = ( 17.958 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.428ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockGen/clkout1_buf/O
                         net (fo=1610, routed)        1.619    -2.428    resetGen/HCLK
    SLICE_X70Y71         FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y71         FDCE (Prop_fdce_C_Q)         0.518    -1.910 r  resetGen/resetFF_reg[4]/Q
                         net (fo=14, routed)          3.015     1.106    cpu/u_logic/HRESETn
    SLICE_X84Y95         LUT1 (Prop_lut1_I0_O)        0.124     1.230 f  cpu/u_logic/Ytm2z4_i_1/O
                         net (fo=120, routed)         5.449     6.679    cpu/u_logic/Ytm2z4_i_1_n_0
    SLICE_X68Y100        FDPE                                         f  cpu/u_logic/Gto2z4_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clockGen/clkout1_buf/O
                         net (fo=1610, routed)        1.497    17.958    cpu/u_logic/HCLK
    SLICE_X68Y100        FDPE                                         r  cpu/u_logic/Gto2z4_reg/C
                         clock pessimism             -0.509    17.450    
                         clock uncertainty           -0.089    17.361    
    SLICE_X68Y100        FDPE (Recov_fdpe_C_PRE)     -0.359    17.002    cpu/u_logic/Gto2z4_reg
  -------------------------------------------------------------------
                         required time                         17.002    
                         arrival time                          -6.679    
  -------------------------------------------------------------------
                         slack                                 10.323    

Slack (MET) :             10.323ns  (required time - arrival time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/Sog3z4_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.107ns  (logic 0.642ns (7.050%)  route 8.465ns (92.950%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.042ns = ( 17.958 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.428ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockGen/clkout1_buf/O
                         net (fo=1610, routed)        1.619    -2.428    resetGen/HCLK
    SLICE_X70Y71         FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y71         FDCE (Prop_fdce_C_Q)         0.518    -1.910 r  resetGen/resetFF_reg[4]/Q
                         net (fo=14, routed)          3.015     1.106    cpu/u_logic/HRESETn
    SLICE_X84Y95         LUT1 (Prop_lut1_I0_O)        0.124     1.230 f  cpu/u_logic/Ytm2z4_i_1/O
                         net (fo=120, routed)         5.449     6.679    cpu/u_logic/Ytm2z4_i_1_n_0
    SLICE_X68Y100        FDPE                                         f  cpu/u_logic/Sog3z4_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clockGen/clkout1_buf/O
                         net (fo=1610, routed)        1.497    17.958    cpu/u_logic/HCLK
    SLICE_X68Y100        FDPE                                         r  cpu/u_logic/Sog3z4_reg/C
                         clock pessimism             -0.509    17.450    
                         clock uncertainty           -0.089    17.361    
    SLICE_X68Y100        FDPE (Recov_fdpe_C_PRE)     -0.359    17.002    cpu/u_logic/Sog3z4_reg
  -------------------------------------------------------------------
                         required time                         17.002    
                         arrival time                          -6.679    
  -------------------------------------------------------------------
                         slack                                 10.323    

Slack (MET) :             10.633ns  (required time - arrival time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/O5k2z4_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.795ns  (logic 0.642ns (7.300%)  route 8.153ns (92.700%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.042ns = ( 17.958 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.428ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockGen/clkout1_buf/O
                         net (fo=1610, routed)        1.619    -2.428    resetGen/HCLK
    SLICE_X70Y71         FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y71         FDCE (Prop_fdce_C_Q)         0.518    -1.910 r  resetGen/resetFF_reg[4]/Q
                         net (fo=14, routed)          3.015     1.106    cpu/u_logic/HRESETn
    SLICE_X84Y95         LUT1 (Prop_lut1_I0_O)        0.124     1.230 f  cpu/u_logic/Ytm2z4_i_1/O
                         net (fo=120, routed)         5.137     6.367    cpu/u_logic/Ytm2z4_i_1_n_0
    SLICE_X70Y100        FDPE                                         f  cpu/u_logic/O5k2z4_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clockGen/clkout1_buf/O
                         net (fo=1610, routed)        1.497    17.958    cpu/u_logic/HCLK
    SLICE_X70Y100        FDPE                                         r  cpu/u_logic/O5k2z4_reg/C
                         clock pessimism             -0.509    17.450    
                         clock uncertainty           -0.089    17.361    
    SLICE_X70Y100        FDPE (Recov_fdpe_C_PRE)     -0.361    17.000    cpu/u_logic/O5k2z4_reg
  -------------------------------------------------------------------
                         required time                         17.000    
                         arrival time                          -6.367    
  -------------------------------------------------------------------
                         slack                                 10.633    

Slack (MET) :             10.651ns  (required time - arrival time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/J5i3z4_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.872ns  (logic 0.642ns (7.237%)  route 8.230ns (92.763%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 17.974 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.428ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockGen/clkout1_buf/O
                         net (fo=1610, routed)        1.619    -2.428    resetGen/HCLK
    SLICE_X70Y71         FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y71         FDCE (Prop_fdce_C_Q)         0.518    -1.910 r  resetGen/resetFF_reg[4]/Q
                         net (fo=14, routed)          3.015     1.106    cpu/u_logic/HRESETn
    SLICE_X84Y95         LUT1 (Prop_lut1_I0_O)        0.124     1.230 f  cpu/u_logic/Ytm2z4_i_1/O
                         net (fo=120, routed)         5.214     6.444    cpu/u_logic/Ytm2z4_i_1_n_0
    SLICE_X66Y94         FDPE                                         f  cpu/u_logic/J5i3z4_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clockGen/clkout1_buf/O
                         net (fo=1610, routed)        1.512    17.974    cpu/u_logic/HCLK
    SLICE_X66Y94         FDPE                                         r  cpu/u_logic/J5i3z4_reg/C
                         clock pessimism             -0.430    17.544    
                         clock uncertainty           -0.089    17.456    
    SLICE_X66Y94         FDPE (Recov_fdpe_C_PRE)     -0.361    17.095    cpu/u_logic/J5i3z4_reg
  -------------------------------------------------------------------
                         required time                         17.095    
                         arrival time                          -6.444    
  -------------------------------------------------------------------
                         slack                                 10.651    

Slack (MET) :             10.651ns  (required time - arrival time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/K103z4_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.872ns  (logic 0.642ns (7.237%)  route 8.230ns (92.763%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 17.974 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.428ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockGen/clkout1_buf/O
                         net (fo=1610, routed)        1.619    -2.428    resetGen/HCLK
    SLICE_X70Y71         FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y71         FDCE (Prop_fdce_C_Q)         0.518    -1.910 r  resetGen/resetFF_reg[4]/Q
                         net (fo=14, routed)          3.015     1.106    cpu/u_logic/HRESETn
    SLICE_X84Y95         LUT1 (Prop_lut1_I0_O)        0.124     1.230 f  cpu/u_logic/Ytm2z4_i_1/O
                         net (fo=120, routed)         5.214     6.444    cpu/u_logic/Ytm2z4_i_1_n_0
    SLICE_X66Y94         FDPE                                         f  cpu/u_logic/K103z4_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clockGen/clkout1_buf/O
                         net (fo=1610, routed)        1.512    17.974    cpu/u_logic/HCLK
    SLICE_X66Y94         FDPE                                         r  cpu/u_logic/K103z4_reg/C
                         clock pessimism             -0.430    17.544    
                         clock uncertainty           -0.089    17.456    
    SLICE_X66Y94         FDPE (Recov_fdpe_C_PRE)     -0.361    17.095    cpu/u_logic/K103z4_reg
  -------------------------------------------------------------------
                         required time                         17.095    
                         arrival time                          -6.444    
  -------------------------------------------------------------------
                         slack                                 10.651    

Slack (MET) :             10.651ns  (required time - arrival time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/O403z4_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.872ns  (logic 0.642ns (7.237%)  route 8.230ns (92.763%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 17.974 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.428ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockGen/clkout1_buf/O
                         net (fo=1610, routed)        1.619    -2.428    resetGen/HCLK
    SLICE_X70Y71         FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y71         FDCE (Prop_fdce_C_Q)         0.518    -1.910 r  resetGen/resetFF_reg[4]/Q
                         net (fo=14, routed)          3.015     1.106    cpu/u_logic/HRESETn
    SLICE_X84Y95         LUT1 (Prop_lut1_I0_O)        0.124     1.230 f  cpu/u_logic/Ytm2z4_i_1/O
                         net (fo=120, routed)         5.214     6.444    cpu/u_logic/Ytm2z4_i_1_n_0
    SLICE_X66Y94         FDPE                                         f  cpu/u_logic/O403z4_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clockGen/clkout1_buf/O
                         net (fo=1610, routed)        1.512    17.974    cpu/u_logic/HCLK
    SLICE_X66Y94         FDPE                                         r  cpu/u_logic/O403z4_reg/C
                         clock pessimism             -0.430    17.544    
                         clock uncertainty           -0.089    17.456    
    SLICE_X66Y94         FDPE (Recov_fdpe_C_PRE)     -0.361    17.095    cpu/u_logic/O403z4_reg
  -------------------------------------------------------------------
                         required time                         17.095    
                         arrival time                          -6.444    
  -------------------------------------------------------------------
                         slack                                 10.651    

Slack (MET) :             10.722ns  (required time - arrival time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/Ki53z4_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.791ns  (logic 0.642ns (7.303%)  route 8.149ns (92.697%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.959ns = ( 18.041 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.428ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockGen/clkout1_buf/O
                         net (fo=1610, routed)        1.619    -2.428    resetGen/HCLK
    SLICE_X70Y71         FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y71         FDCE (Prop_fdce_C_Q)         0.518    -1.910 r  resetGen/resetFF_reg[4]/Q
                         net (fo=14, routed)          3.015     1.106    cpu/u_logic/HRESETn
    SLICE_X84Y95         LUT1 (Prop_lut1_I0_O)        0.124     1.230 f  cpu/u_logic/Ytm2z4_i_1/O
                         net (fo=120, routed)         5.134     6.363    cpu/u_logic/Ytm2z4_i_1_n_0
    SLICE_X73Y100        FDPE                                         f  cpu/u_logic/Ki53z4_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clockGen/clkout1_buf/O
                         net (fo=1610, routed)        1.580    18.041    cpu/u_logic/HCLK
    SLICE_X73Y100        FDPE                                         r  cpu/u_logic/Ki53z4_reg/C
                         clock pessimism             -0.509    17.533    
                         clock uncertainty           -0.089    17.444    
    SLICE_X73Y100        FDPE (Recov_fdpe_C_PRE)     -0.359    17.085    cpu/u_logic/Ki53z4_reg
  -------------------------------------------------------------------
                         required time                         17.085    
                         arrival time                          -6.363    
  -------------------------------------------------------------------
                         slack                                 10.722    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.988ns  (arrival time - required time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/Bby2z4_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.984ns  (logic 0.209ns (21.244%)  route 0.775ns (78.756%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.293ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockGen/clkout1_buf/O
                         net (fo=1610, routed)        0.558    -0.554    resetGen/HCLK
    SLICE_X70Y71         FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y71         FDCE (Prop_fdce_C_Q)         0.164    -0.390 r  resetGen/resetFF_reg[4]/Q
                         net (fo=14, routed)          0.646     0.256    cpu/u_logic/HRESETn
    SLICE_X77Y70         LUT1 (Prop_lut1_I0_O)        0.045     0.301 f  cpu/u_logic/Cps2z4_i_3/O
                         net (fo=120, routed)         0.129     0.430    cpu/u_logic/Cps2z4_i_3_n_0
    SLICE_X76Y70         FDPE                                         f  cpu/u_logic/Bby2z4_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout1_buf/O
                         net (fo=1610, routed)        0.859    -0.293    cpu/u_logic/HCLK
    SLICE_X76Y70         FDPE                                         r  cpu/u_logic/Bby2z4_reg/C
                         clock pessimism             -0.194    -0.487    
    SLICE_X76Y70         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.558    cpu/u_logic/Bby2z4_reg
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                           0.430    
  -------------------------------------------------------------------
                         slack                                  0.988    

Slack (MET) :             0.988ns  (arrival time - required time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/W4y2z4_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.984ns  (logic 0.209ns (21.244%)  route 0.775ns (78.756%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.293ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockGen/clkout1_buf/O
                         net (fo=1610, routed)        0.558    -0.554    resetGen/HCLK
    SLICE_X70Y71         FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y71         FDCE (Prop_fdce_C_Q)         0.164    -0.390 r  resetGen/resetFF_reg[4]/Q
                         net (fo=14, routed)          0.646     0.256    cpu/u_logic/HRESETn
    SLICE_X77Y70         LUT1 (Prop_lut1_I0_O)        0.045     0.301 f  cpu/u_logic/Cps2z4_i_3/O
                         net (fo=120, routed)         0.129     0.430    cpu/u_logic/Cps2z4_i_3_n_0
    SLICE_X76Y70         FDPE                                         f  cpu/u_logic/W4y2z4_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout1_buf/O
                         net (fo=1610, routed)        0.859    -0.293    cpu/u_logic/HCLK
    SLICE_X76Y70         FDPE                                         r  cpu/u_logic/W4y2z4_reg/C
                         clock pessimism             -0.194    -0.487    
    SLICE_X76Y70         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.558    cpu/u_logic/W4y2z4_reg
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                           0.430    
  -------------------------------------------------------------------
                         slack                                  0.988    

Slack (MET) :             1.012ns  (arrival time - required time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/Enw2z4_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.984ns  (logic 0.209ns (21.244%)  route 0.775ns (78.756%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.293ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockGen/clkout1_buf/O
                         net (fo=1610, routed)        0.558    -0.554    resetGen/HCLK
    SLICE_X70Y71         FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y71         FDCE (Prop_fdce_C_Q)         0.164    -0.390 r  resetGen/resetFF_reg[4]/Q
                         net (fo=14, routed)          0.646     0.256    cpu/u_logic/HRESETn
    SLICE_X77Y70         LUT1 (Prop_lut1_I0_O)        0.045     0.301 f  cpu/u_logic/Cps2z4_i_3/O
                         net (fo=120, routed)         0.129     0.430    cpu/u_logic/Cps2z4_i_3_n_0
    SLICE_X77Y70         FDPE                                         f  cpu/u_logic/Enw2z4_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout1_buf/O
                         net (fo=1610, routed)        0.859    -0.293    cpu/u_logic/HCLK
    SLICE_X77Y70         FDPE                                         r  cpu/u_logic/Enw2z4_reg/C
                         clock pessimism             -0.194    -0.487    
    SLICE_X77Y70         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.582    cpu/u_logic/Enw2z4_reg
  -------------------------------------------------------------------
                         required time                          0.582    
                         arrival time                           0.430    
  -------------------------------------------------------------------
                         slack                                  1.012    

Slack (MET) :             1.012ns  (arrival time - required time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/Xuw2z4_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.984ns  (logic 0.209ns (21.244%)  route 0.775ns (78.756%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.293ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockGen/clkout1_buf/O
                         net (fo=1610, routed)        0.558    -0.554    resetGen/HCLK
    SLICE_X70Y71         FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y71         FDCE (Prop_fdce_C_Q)         0.164    -0.390 r  resetGen/resetFF_reg[4]/Q
                         net (fo=14, routed)          0.646     0.256    cpu/u_logic/HRESETn
    SLICE_X77Y70         LUT1 (Prop_lut1_I0_O)        0.045     0.301 f  cpu/u_logic/Cps2z4_i_3/O
                         net (fo=120, routed)         0.129     0.430    cpu/u_logic/Cps2z4_i_3_n_0
    SLICE_X77Y70         FDPE                                         f  cpu/u_logic/Xuw2z4_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout1_buf/O
                         net (fo=1610, routed)        0.859    -0.293    cpu/u_logic/HCLK
    SLICE_X77Y70         FDPE                                         r  cpu/u_logic/Xuw2z4_reg/C
                         clock pessimism             -0.194    -0.487    
    SLICE_X77Y70         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.582    cpu/u_logic/Xuw2z4_reg
  -------------------------------------------------------------------
                         required time                          0.582    
                         arrival time                           0.430    
  -------------------------------------------------------------------
                         slack                                  1.012    

Slack (MET) :             1.101ns  (arrival time - required time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/M9y2z4_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.097ns  (logic 0.209ns (19.045%)  route 0.888ns (80.955%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.293ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockGen/clkout1_buf/O
                         net (fo=1610, routed)        0.558    -0.554    resetGen/HCLK
    SLICE_X70Y71         FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y71         FDCE (Prop_fdce_C_Q)         0.164    -0.390 r  resetGen/resetFF_reg[4]/Q
                         net (fo=14, routed)          0.646     0.256    cpu/u_logic/HRESETn
    SLICE_X77Y70         LUT1 (Prop_lut1_I0_O)        0.045     0.301 f  cpu/u_logic/Cps2z4_i_3/O
                         net (fo=120, routed)         0.242     0.543    cpu/u_logic/Cps2z4_i_3_n_0
    SLICE_X74Y70         FDPE                                         f  cpu/u_logic/M9y2z4_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout1_buf/O
                         net (fo=1610, routed)        0.859    -0.293    cpu/u_logic/HCLK
    SLICE_X74Y70         FDPE                                         r  cpu/u_logic/M9y2z4_reg/C
                         clock pessimism             -0.194    -0.487    
    SLICE_X74Y70         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.558    cpu/u_logic/M9y2z4_reg
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                           0.543    
  -------------------------------------------------------------------
                         slack                                  1.101    

Slack (MET) :             1.101ns  (arrival time - required time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/Y7y2z4_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.097ns  (logic 0.209ns (19.045%)  route 0.888ns (80.955%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.293ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockGen/clkout1_buf/O
                         net (fo=1610, routed)        0.558    -0.554    resetGen/HCLK
    SLICE_X70Y71         FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y71         FDCE (Prop_fdce_C_Q)         0.164    -0.390 r  resetGen/resetFF_reg[4]/Q
                         net (fo=14, routed)          0.646     0.256    cpu/u_logic/HRESETn
    SLICE_X77Y70         LUT1 (Prop_lut1_I0_O)        0.045     0.301 f  cpu/u_logic/Cps2z4_i_3/O
                         net (fo=120, routed)         0.242     0.543    cpu/u_logic/Cps2z4_i_3_n_0
    SLICE_X74Y70         FDPE                                         f  cpu/u_logic/Y7y2z4_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout1_buf/O
                         net (fo=1610, routed)        0.859    -0.293    cpu/u_logic/HCLK
    SLICE_X74Y70         FDPE                                         r  cpu/u_logic/Y7y2z4_reg/C
                         clock pessimism             -0.194    -0.487    
    SLICE_X74Y70         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.558    cpu/u_logic/Y7y2z4_reg
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                           0.543    
  -------------------------------------------------------------------
                         slack                                  1.101    

Slack (MET) :             1.125ns  (arrival time - required time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/Bdm2z4_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.097ns  (logic 0.209ns (19.045%)  route 0.888ns (80.955%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.293ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockGen/clkout1_buf/O
                         net (fo=1610, routed)        0.558    -0.554    resetGen/HCLK
    SLICE_X70Y71         FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y71         FDCE (Prop_fdce_C_Q)         0.164    -0.390 r  resetGen/resetFF_reg[4]/Q
                         net (fo=14, routed)          0.646     0.256    cpu/u_logic/HRESETn
    SLICE_X77Y70         LUT1 (Prop_lut1_I0_O)        0.045     0.301 f  cpu/u_logic/Cps2z4_i_3/O
                         net (fo=120, routed)         0.242     0.543    cpu/u_logic/Cps2z4_i_3_n_0
    SLICE_X75Y70         FDPE                                         f  cpu/u_logic/Bdm2z4_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout1_buf/O
                         net (fo=1610, routed)        0.859    -0.293    cpu/u_logic/HCLK
    SLICE_X75Y70         FDPE                                         r  cpu/u_logic/Bdm2z4_reg/C
                         clock pessimism             -0.194    -0.487    
    SLICE_X75Y70         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.582    cpu/u_logic/Bdm2z4_reg
  -------------------------------------------------------------------
                         required time                          0.582    
                         arrival time                           0.543    
  -------------------------------------------------------------------
                         slack                                  1.125    

Slack (MET) :             1.125ns  (arrival time - required time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/K6y2z4_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.097ns  (logic 0.209ns (19.045%)  route 0.888ns (80.955%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.293ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockGen/clkout1_buf/O
                         net (fo=1610, routed)        0.558    -0.554    resetGen/HCLK
    SLICE_X70Y71         FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y71         FDCE (Prop_fdce_C_Q)         0.164    -0.390 r  resetGen/resetFF_reg[4]/Q
                         net (fo=14, routed)          0.646     0.256    cpu/u_logic/HRESETn
    SLICE_X77Y70         LUT1 (Prop_lut1_I0_O)        0.045     0.301 f  cpu/u_logic/Cps2z4_i_3/O
                         net (fo=120, routed)         0.242     0.543    cpu/u_logic/Cps2z4_i_3_n_0
    SLICE_X75Y70         FDPE                                         f  cpu/u_logic/K6y2z4_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout1_buf/O
                         net (fo=1610, routed)        0.859    -0.293    cpu/u_logic/HCLK
    SLICE_X75Y70         FDPE                                         r  cpu/u_logic/K6y2z4_reg/C
                         clock pessimism             -0.194    -0.487    
    SLICE_X75Y70         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.582    cpu/u_logic/K6y2z4_reg
  -------------------------------------------------------------------
                         required time                          0.582    
                         arrival time                           0.543    
  -------------------------------------------------------------------
                         slack                                  1.125    

Slack (MET) :             1.169ns  (arrival time - required time)
  Source:                 resetGen/resetFF_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            statusInd/counter_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.155ns  (logic 0.209ns (18.095%)  route 0.946ns (81.905%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockGen/clkout1_buf/O
                         net (fo=1610, routed)        0.558    -0.554    resetGen/HCLK
    SLICE_X70Y71         FDCE                                         r  resetGen/resetFF_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y71         FDCE (Prop_fdce_C_Q)         0.164    -0.390 r  resetGen/resetFF_reg[1]/Q
                         net (fo=4, routed)           0.470     0.080    resetGen/Q[0]
    SLICE_X66Y61         LUT1 (Prop_lut1_I0_O)        0.045     0.125 f  resetGen/loadState[1]_i_1/O
                         net (fo=110, routed)         0.476     0.601    statusInd/resetHW
    SLICE_X79Y61         FDCE                                         f  statusInd/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout1_buf/O
                         net (fo=1610, routed)        0.870    -0.282    statusInd/HCLK
    SLICE_X79Y61         FDCE                                         r  statusInd/counter_reg[4]/C
                         clock pessimism             -0.194    -0.476    
    SLICE_X79Y61         FDCE (Remov_fdce_C_CLR)     -0.092    -0.568    statusInd/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                           0.601    
  -------------------------------------------------------------------
                         slack                                  1.169    

Slack (MET) :             1.169ns  (arrival time - required time)
  Source:                 resetGen/resetFF_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            statusInd/counter_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.155ns  (logic 0.209ns (18.095%)  route 0.946ns (81.905%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockGen/clkout1_buf/O
                         net (fo=1610, routed)        0.558    -0.554    resetGen/HCLK
    SLICE_X70Y71         FDCE                                         r  resetGen/resetFF_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y71         FDCE (Prop_fdce_C_Q)         0.164    -0.390 r  resetGen/resetFF_reg[1]/Q
                         net (fo=4, routed)           0.470     0.080    resetGen/Q[0]
    SLICE_X66Y61         LUT1 (Prop_lut1_I0_O)        0.045     0.125 f  resetGen/loadState[1]_i_1/O
                         net (fo=110, routed)         0.476     0.601    statusInd/resetHW
    SLICE_X79Y61         FDCE                                         f  statusInd/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout1_buf/O
                         net (fo=1610, routed)        0.870    -0.282    statusInd/HCLK
    SLICE_X79Y61         FDCE                                         r  statusInd/counter_reg[5]/C
                         clock pessimism             -0.194    -0.476    
    SLICE_X79Y61         FDCE (Remov_fdce_C_CLR)     -0.092    -0.568    statusInd/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                           0.601    
  -------------------------------------------------------------------
                         slack                                  1.169    





