Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Mon Jan  8 12:02:26 2024
| Host         : ubuntu2004 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/ubuntu/DSPIC_Final/project_1/timing_report.txt
| Design       : fir
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (15)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (15)
-------------------------------
 There are 15 input ports with no input delay specified. (HIGH)

data_in[0]
data_in[10]
data_in[11]
data_in[12]
data_in[13]
data_in[1]
data_in[2]
data_in[3]
data_in[4]
data_in[5]
data_in[6]
data_in[7]
data_in[8]
data_in[9]
rst_n

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

data_out[0]
data_out[10]
data_out[11]
data_out[12]
data_out[13]
data_out[14]
data_out[15]
data_out[16]
data_out[17]
data_out[18]
data_out[19]
data_out[1]
data_out[2]
data_out[3]
data_out[4]
data_out[5]
data_out[6]
data_out[7]
data_out[8]
data_out[9]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.731        0.000                      0                  504        0.152        0.000                      0                  504        4.500        0.000                       0                   519  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 8.731        0.000                      0                  504        0.152        0.000                      0                  504        4.500        0.000                       0                   519  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        8.731ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.731ns  (required time - arrival time)
  Source:                 inputbuffer_reg[18][13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputbuffer_reg[19][13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        0.869ns  (logic 0.478ns (55.006%)  route 0.391ns (44.994%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clk_IBUF_BUFG_inst/O
                         net (fo=518, unplaced)       0.584     2.456    clk_IBUF_BUFG
                         FDCE                                         r  inputbuffer_reg[18][13]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  inputbuffer_reg[18][13]/Q
                         net (fo=18, unplaced)        0.391     3.325    inputbuffer_reg[18][13]
                         FDCE                                         r  inputbuffer_reg[19][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  clk_IBUF_BUFG_inst/O
                         net (fo=518, unplaced)       0.439    12.128    clk_IBUF_BUFG
                         FDCE                                         r  inputbuffer_reg[19][13]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)       -0.220    12.056    inputbuffer_reg[19][13]
  -------------------------------------------------------------------
                         required time                         12.056    
                         arrival time                          -3.325    
  -------------------------------------------------------------------
                         slack                                  8.731    

Slack (MET) :             8.731ns  (required time - arrival time)
  Source:                 inputbuffer_reg[19][13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputbuffer_reg[20][13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        0.869ns  (logic 0.478ns (55.006%)  route 0.391ns (44.994%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clk_IBUF_BUFG_inst/O
                         net (fo=518, unplaced)       0.584     2.456    clk_IBUF_BUFG
                         FDCE                                         r  inputbuffer_reg[19][13]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  inputbuffer_reg[19][13]/Q
                         net (fo=18, unplaced)        0.391     3.325    inputbuffer_reg[19][13]
                         FDCE                                         r  inputbuffer_reg[20][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  clk_IBUF_BUFG_inst/O
                         net (fo=518, unplaced)       0.439    12.128    clk_IBUF_BUFG
                         FDCE                                         r  inputbuffer_reg[20][13]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)       -0.220    12.056    inputbuffer_reg[20][13]
  -------------------------------------------------------------------
                         required time                         12.056    
                         arrival time                          -3.325    
  -------------------------------------------------------------------
                         slack                                  8.731    

Slack (MET) :             8.731ns  (required time - arrival time)
  Source:                 inputbuffer_reg[20][13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputbuffer_reg[21][13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        0.869ns  (logic 0.478ns (55.006%)  route 0.391ns (44.994%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clk_IBUF_BUFG_inst/O
                         net (fo=518, unplaced)       0.584     2.456    clk_IBUF_BUFG
                         FDCE                                         r  inputbuffer_reg[20][13]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  inputbuffer_reg[20][13]/Q
                         net (fo=18, unplaced)        0.391     3.325    inputbuffer_reg[20][13]
                         FDCE                                         r  inputbuffer_reg[21][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  clk_IBUF_BUFG_inst/O
                         net (fo=518, unplaced)       0.439    12.128    clk_IBUF_BUFG
                         FDCE                                         r  inputbuffer_reg[21][13]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)       -0.220    12.056    inputbuffer_reg[21][13]
  -------------------------------------------------------------------
                         required time                         12.056    
                         arrival time                          -3.325    
  -------------------------------------------------------------------
                         slack                                  8.731    

Slack (MET) :             8.731ns  (required time - arrival time)
  Source:                 inputbuffer_reg[21][13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputbuffer_reg[22][13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        0.869ns  (logic 0.478ns (55.006%)  route 0.391ns (44.994%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clk_IBUF_BUFG_inst/O
                         net (fo=518, unplaced)       0.584     2.456    clk_IBUF_BUFG
                         FDCE                                         r  inputbuffer_reg[21][13]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  inputbuffer_reg[21][13]/Q
                         net (fo=18, unplaced)        0.391     3.325    inputbuffer_reg[21][13]
                         FDCE                                         r  inputbuffer_reg[22][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  clk_IBUF_BUFG_inst/O
                         net (fo=518, unplaced)       0.439    12.128    clk_IBUF_BUFG
                         FDCE                                         r  inputbuffer_reg[22][13]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)       -0.220    12.056    inputbuffer_reg[22][13]
  -------------------------------------------------------------------
                         required time                         12.056    
                         arrival time                          -3.325    
  -------------------------------------------------------------------
                         slack                                  8.731    

Slack (MET) :             8.731ns  (required time - arrival time)
  Source:                 inputbuffer_reg[22][13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputbuffer_reg[23][13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        0.869ns  (logic 0.478ns (55.006%)  route 0.391ns (44.994%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clk_IBUF_BUFG_inst/O
                         net (fo=518, unplaced)       0.584     2.456    clk_IBUF_BUFG
                         FDCE                                         r  inputbuffer_reg[22][13]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  inputbuffer_reg[22][13]/Q
                         net (fo=18, unplaced)        0.391     3.325    inputbuffer_reg[22][13]
                         FDCE                                         r  inputbuffer_reg[23][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  clk_IBUF_BUFG_inst/O
                         net (fo=518, unplaced)       0.439    12.128    clk_IBUF_BUFG
                         FDCE                                         r  inputbuffer_reg[23][13]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)       -0.220    12.056    inputbuffer_reg[23][13]
  -------------------------------------------------------------------
                         required time                         12.056    
                         arrival time                          -3.325    
  -------------------------------------------------------------------
                         slack                                  8.731    

Slack (MET) :             8.731ns  (required time - arrival time)
  Source:                 inputbuffer_reg[23][13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputbuffer_reg[24][13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        0.869ns  (logic 0.478ns (55.006%)  route 0.391ns (44.994%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clk_IBUF_BUFG_inst/O
                         net (fo=518, unplaced)       0.584     2.456    clk_IBUF_BUFG
                         FDCE                                         r  inputbuffer_reg[23][13]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  inputbuffer_reg[23][13]/Q
                         net (fo=18, unplaced)        0.391     3.325    inputbuffer_reg[23][13]
                         FDCE                                         r  inputbuffer_reg[24][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  clk_IBUF_BUFG_inst/O
                         net (fo=518, unplaced)       0.439    12.128    clk_IBUF_BUFG
                         FDCE                                         r  inputbuffer_reg[24][13]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)       -0.220    12.056    inputbuffer_reg[24][13]
  -------------------------------------------------------------------
                         required time                         12.056    
                         arrival time                          -3.325    
  -------------------------------------------------------------------
                         slack                                  8.731    

Slack (MET) :             8.731ns  (required time - arrival time)
  Source:                 inputbuffer_reg[24][13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputbuffer_reg[25][13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        0.869ns  (logic 0.478ns (55.006%)  route 0.391ns (44.994%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clk_IBUF_BUFG_inst/O
                         net (fo=518, unplaced)       0.584     2.456    clk_IBUF_BUFG
                         FDCE                                         r  inputbuffer_reg[24][13]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  inputbuffer_reg[24][13]/Q
                         net (fo=18, unplaced)        0.391     3.325    inputbuffer_reg[24][13]
                         FDCE                                         r  inputbuffer_reg[25][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  clk_IBUF_BUFG_inst/O
                         net (fo=518, unplaced)       0.439    12.128    clk_IBUF_BUFG
                         FDCE                                         r  inputbuffer_reg[25][13]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)       -0.220    12.056    inputbuffer_reg[25][13]
  -------------------------------------------------------------------
                         required time                         12.056    
                         arrival time                          -3.325    
  -------------------------------------------------------------------
                         slack                                  8.731    

Slack (MET) :             8.731ns  (required time - arrival time)
  Source:                 inputbuffer_reg[25][13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputbuffer_reg[26][13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        0.869ns  (logic 0.478ns (55.006%)  route 0.391ns (44.994%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clk_IBUF_BUFG_inst/O
                         net (fo=518, unplaced)       0.584     2.456    clk_IBUF_BUFG
                         FDCE                                         r  inputbuffer_reg[25][13]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  inputbuffer_reg[25][13]/Q
                         net (fo=18, unplaced)        0.391     3.325    inputbuffer_reg[25][13]
                         FDCE                                         r  inputbuffer_reg[26][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  clk_IBUF_BUFG_inst/O
                         net (fo=518, unplaced)       0.439    12.128    clk_IBUF_BUFG
                         FDCE                                         r  inputbuffer_reg[26][13]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)       -0.220    12.056    inputbuffer_reg[26][13]
  -------------------------------------------------------------------
                         required time                         12.056    
                         arrival time                          -3.325    
  -------------------------------------------------------------------
                         slack                                  8.731    

Slack (MET) :             8.731ns  (required time - arrival time)
  Source:                 inputbuffer_reg[26][13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputbuffer_reg[27][13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        0.869ns  (logic 0.478ns (55.006%)  route 0.391ns (44.994%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clk_IBUF_BUFG_inst/O
                         net (fo=518, unplaced)       0.584     2.456    clk_IBUF_BUFG
                         FDCE                                         r  inputbuffer_reg[26][13]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  inputbuffer_reg[26][13]/Q
                         net (fo=18, unplaced)        0.391     3.325    inputbuffer_reg[26][13]
                         FDCE                                         r  inputbuffer_reg[27][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  clk_IBUF_BUFG_inst/O
                         net (fo=518, unplaced)       0.439    12.128    clk_IBUF_BUFG
                         FDCE                                         r  inputbuffer_reg[27][13]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)       -0.220    12.056    inputbuffer_reg[27][13]
  -------------------------------------------------------------------
                         required time                         12.056    
                         arrival time                          -3.325    
  -------------------------------------------------------------------
                         slack                                  8.731    

Slack (MET) :             8.731ns  (required time - arrival time)
  Source:                 inputbuffer_reg[27][13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputbuffer_reg[28][13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        0.869ns  (logic 0.478ns (55.006%)  route 0.391ns (44.994%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clk_IBUF_BUFG_inst/O
                         net (fo=518, unplaced)       0.584     2.456    clk_IBUF_BUFG
                         FDCE                                         r  inputbuffer_reg[27][13]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  inputbuffer_reg[27][13]/Q
                         net (fo=18, unplaced)        0.391     3.325    inputbuffer_reg[27][13]
                         FDCE                                         r  inputbuffer_reg[28][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  clk_IBUF_BUFG_inst/O
                         net (fo=518, unplaced)       0.439    12.128    clk_IBUF_BUFG
                         FDCE                                         r  inputbuffer_reg[28][13]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)       -0.220    12.056    inputbuffer_reg[28][13]
  -------------------------------------------------------------------
                         required time                         12.056    
                         arrival time                          -3.325    
  -------------------------------------------------------------------
                         slack                                  8.731    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 inputbuffer_reg[34][0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputbuffer_reg[35][0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clk_IBUF_BUFG_inst/O
                         net (fo=518, unplaced)       0.114     0.678    clk_IBUF_BUFG
                         FDCE                                         r  inputbuffer_reg[34][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  inputbuffer_reg[34][0]/Q
                         net (fo=1, unplaced)         0.141     0.965    inputbuffer_reg[34][0]
                         FDCE                                         r  inputbuffer_reg[35][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  clk_IBUF_BUFG_inst/O
                         net (fo=518, unplaced)       0.259     1.032    clk_IBUF_BUFG
                         FDCE                                         r  inputbuffer_reg[35][0]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)        -0.009     0.814    inputbuffer_reg[35][0]
  -------------------------------------------------------------------
                         required time                         -0.814    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 inputbuffer_reg[34][10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputbuffer_reg[35][10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clk_IBUF_BUFG_inst/O
                         net (fo=518, unplaced)       0.114     0.678    clk_IBUF_BUFG
                         FDCE                                         r  inputbuffer_reg[34][10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  inputbuffer_reg[34][10]/Q
                         net (fo=1, unplaced)         0.141     0.965    inputbuffer_reg[34][10]
                         FDCE                                         r  inputbuffer_reg[35][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  clk_IBUF_BUFG_inst/O
                         net (fo=518, unplaced)       0.259     1.032    clk_IBUF_BUFG
                         FDCE                                         r  inputbuffer_reg[35][10]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)        -0.009     0.814    inputbuffer_reg[35][10]
  -------------------------------------------------------------------
                         required time                         -0.814    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 inputbuffer_reg[34][11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputbuffer_reg[35][11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clk_IBUF_BUFG_inst/O
                         net (fo=518, unplaced)       0.114     0.678    clk_IBUF_BUFG
                         FDCE                                         r  inputbuffer_reg[34][11]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  inputbuffer_reg[34][11]/Q
                         net (fo=1, unplaced)         0.141     0.965    inputbuffer_reg[34][11]
                         FDCE                                         r  inputbuffer_reg[35][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  clk_IBUF_BUFG_inst/O
                         net (fo=518, unplaced)       0.259     1.032    clk_IBUF_BUFG
                         FDCE                                         r  inputbuffer_reg[35][11]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)        -0.009     0.814    inputbuffer_reg[35][11]
  -------------------------------------------------------------------
                         required time                         -0.814    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 inputbuffer_reg[34][12]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputbuffer_reg[35][12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clk_IBUF_BUFG_inst/O
                         net (fo=518, unplaced)       0.114     0.678    clk_IBUF_BUFG
                         FDCE                                         r  inputbuffer_reg[34][12]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  inputbuffer_reg[34][12]/Q
                         net (fo=1, unplaced)         0.141     0.965    inputbuffer_reg[34][12]
                         FDCE                                         r  inputbuffer_reg[35][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  clk_IBUF_BUFG_inst/O
                         net (fo=518, unplaced)       0.259     1.032    clk_IBUF_BUFG
                         FDCE                                         r  inputbuffer_reg[35][12]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)        -0.009     0.814    inputbuffer_reg[35][12]
  -------------------------------------------------------------------
                         required time                         -0.814    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 inputbuffer_reg[34][13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputbuffer_reg[35][13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clk_IBUF_BUFG_inst/O
                         net (fo=518, unplaced)       0.114     0.678    clk_IBUF_BUFG
                         FDCE                                         r  inputbuffer_reg[34][13]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  inputbuffer_reg[34][13]/Q
                         net (fo=1, unplaced)         0.141     0.965    inputbuffer_reg[34][13]
                         FDCE                                         r  inputbuffer_reg[35][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  clk_IBUF_BUFG_inst/O
                         net (fo=518, unplaced)       0.259     1.032    clk_IBUF_BUFG
                         FDCE                                         r  inputbuffer_reg[35][13]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)        -0.009     0.814    inputbuffer_reg[35][13]
  -------------------------------------------------------------------
                         required time                         -0.814    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 inputbuffer_reg[34][1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputbuffer_reg[35][1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clk_IBUF_BUFG_inst/O
                         net (fo=518, unplaced)       0.114     0.678    clk_IBUF_BUFG
                         FDCE                                         r  inputbuffer_reg[34][1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  inputbuffer_reg[34][1]/Q
                         net (fo=1, unplaced)         0.141     0.965    inputbuffer_reg[34][1]
                         FDCE                                         r  inputbuffer_reg[35][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  clk_IBUF_BUFG_inst/O
                         net (fo=518, unplaced)       0.259     1.032    clk_IBUF_BUFG
                         FDCE                                         r  inputbuffer_reg[35][1]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)        -0.009     0.814    inputbuffer_reg[35][1]
  -------------------------------------------------------------------
                         required time                         -0.814    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 inputbuffer_reg[34][2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputbuffer_reg[35][2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clk_IBUF_BUFG_inst/O
                         net (fo=518, unplaced)       0.114     0.678    clk_IBUF_BUFG
                         FDCE                                         r  inputbuffer_reg[34][2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  inputbuffer_reg[34][2]/Q
                         net (fo=1, unplaced)         0.141     0.965    inputbuffer_reg[34][2]
                         FDCE                                         r  inputbuffer_reg[35][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  clk_IBUF_BUFG_inst/O
                         net (fo=518, unplaced)       0.259     1.032    clk_IBUF_BUFG
                         FDCE                                         r  inputbuffer_reg[35][2]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)        -0.009     0.814    inputbuffer_reg[35][2]
  -------------------------------------------------------------------
                         required time                         -0.814    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 inputbuffer_reg[34][3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputbuffer_reg[35][3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clk_IBUF_BUFG_inst/O
                         net (fo=518, unplaced)       0.114     0.678    clk_IBUF_BUFG
                         FDCE                                         r  inputbuffer_reg[34][3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  inputbuffer_reg[34][3]/Q
                         net (fo=1, unplaced)         0.141     0.965    inputbuffer_reg[34][3]
                         FDCE                                         r  inputbuffer_reg[35][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  clk_IBUF_BUFG_inst/O
                         net (fo=518, unplaced)       0.259     1.032    clk_IBUF_BUFG
                         FDCE                                         r  inputbuffer_reg[35][3]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)        -0.009     0.814    inputbuffer_reg[35][3]
  -------------------------------------------------------------------
                         required time                         -0.814    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 inputbuffer_reg[34][4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputbuffer_reg[35][4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clk_IBUF_BUFG_inst/O
                         net (fo=518, unplaced)       0.114     0.678    clk_IBUF_BUFG
                         FDCE                                         r  inputbuffer_reg[34][4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  inputbuffer_reg[34][4]/Q
                         net (fo=1, unplaced)         0.141     0.965    inputbuffer_reg[34][4]
                         FDCE                                         r  inputbuffer_reg[35][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  clk_IBUF_BUFG_inst/O
                         net (fo=518, unplaced)       0.259     1.032    clk_IBUF_BUFG
                         FDCE                                         r  inputbuffer_reg[35][4]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)        -0.009     0.814    inputbuffer_reg[35][4]
  -------------------------------------------------------------------
                         required time                         -0.814    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 inputbuffer_reg[34][5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputbuffer_reg[35][5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clk_IBUF_BUFG_inst/O
                         net (fo=518, unplaced)       0.114     0.678    clk_IBUF_BUFG
                         FDCE                                         r  inputbuffer_reg[34][5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  inputbuffer_reg[34][5]/Q
                         net (fo=1, unplaced)         0.141     0.965    inputbuffer_reg[34][5]
                         FDCE                                         r  inputbuffer_reg[35][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  clk_IBUF_BUFG_inst/O
                         net (fo=518, unplaced)       0.259     1.032    clk_IBUF_BUFG
                         FDCE                                         r  inputbuffer_reg[35][5]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)        -0.009     0.814    inputbuffer_reg[35][5]
  -------------------------------------------------------------------
                         required time                         -0.814    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.152    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845                clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                inputbuffer_reg[0][0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                inputbuffer_reg[0][10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                inputbuffer_reg[0][11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                inputbuffer_reg[0][12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                inputbuffer_reg[0][13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                inputbuffer_reg[0][1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                inputbuffer_reg[0][2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                inputbuffer_reg[0][3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                inputbuffer_reg[0][4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500                inputbuffer_reg[0][0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500                inputbuffer_reg[0][0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500                inputbuffer_reg[0][10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500                inputbuffer_reg[0][10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500                inputbuffer_reg[0][11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500                inputbuffer_reg[0][11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500                inputbuffer_reg[0][12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500                inputbuffer_reg[0][12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500                inputbuffer_reg[0][13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500                inputbuffer_reg[0][13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500                inputbuffer_reg[0][0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                inputbuffer_reg[0][0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500                inputbuffer_reg[0][10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                inputbuffer_reg[0][10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500                inputbuffer_reg[0][11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                inputbuffer_reg[0][11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500                inputbuffer_reg[0][12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                inputbuffer_reg[0][12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500                inputbuffer_reg[0][13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                inputbuffer_reg[0][13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inputbuffer_reg[19][13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.441ns  (logic 12.556ns (68.091%)  route 5.884ns (31.909%))
  Logic Levels:           15  (CARRY4=6 DSP48E1=1 LUT3=3 LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clk_IBUF_BUFG_inst/O
                         net (fo=518, unplaced)       0.584     2.456    clk_IBUF_BUFG
                         FDCE                                         r  inputbuffer_reg[19][13]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  inputbuffer_reg[19][13]/Q
                         net (fo=18, unplaced)        0.800     3.734    inputbuffer_reg[19][13]
                                                                      r  mul_tmp[17]/A[29]
                         DSP48E1 (Prop_dsp48e1_A[29]_P[10])
                                                      5.376     9.110 r  mul_tmp[17]/P[10]
                         net (fo=2, unplaced)         0.800     9.910    mul[17][2]
                                                                      r  data_out_OBUF[11]_inst_i_53/I1
                         LUT3 (Prop_lut3_I1_O)        0.153    10.063 r  data_out_OBUF[11]_inst_i_53/O
                         net (fo=2, unplaced)         0.517    10.580    data_out_OBUF[11]_inst_i_53_n_0
                                                                      r  data_out_OBUF[11]_inst_i_56/I3
                         LUT4 (Prop_lut4_I3_O)        0.331    10.911 r  data_out_OBUF[11]_inst_i_56/O
                         net (fo=1, unplaced)         0.000    10.911    data_out_OBUF[11]_inst_i_56_n_0
                                                                      r  data_out_OBUF[11]_inst_i_50/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.287 r  data_out_OBUF[11]_inst_i_50/CO[3]
                         net (fo=1, unplaced)         0.009    11.296    data_out_OBUF[11]_inst_i_50_n_0
                                                                      r  data_out_OBUF[15]_inst_i_50/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    11.552 r  data_out_OBUF[15]_inst_i_50/O[2]
                         net (fo=2, unplaced)         0.916    12.468    data_out_OBUF[15]_inst_i_50_n_5
                                                                      r  data_out_OBUF[11]_inst_i_26/I0
                         LUT3 (Prop_lut3_I0_O)        0.330    12.798 r  data_out_OBUF[11]_inst_i_26/O
                         net (fo=2, unplaced)         0.517    13.315    data_out_OBUF[11]_inst_i_26_n_0
                                                                      r  data_out_OBUF[11]_inst_i_30/I3
                         LUT4 (Prop_lut4_I3_O)        0.331    13.646 r  data_out_OBUF[11]_inst_i_30/O
                         net (fo=1, unplaced)         0.000    13.646    data_out_OBUF[11]_inst_i_30_n_0
                                                                      r  data_out_OBUF[11]_inst_i_13/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.022 r  data_out_OBUF[11]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    14.022    data_out_OBUF[11]_inst_i_13_n_0
                                                                      r  data_out_OBUF[15]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    14.353 r  data_out_OBUF[15]_inst_i_13/O[3]
                         net (fo=3, unplaced)         0.636    14.989    data_out_OBUF[15]_inst_i_13_n_4
                                                                      r  data_out_OBUF[15]_inst_i_17/I1
                         LUT3 (Prop_lut3_I1_O)        0.307    15.296 r  data_out_OBUF[15]_inst_i_17/O
                         net (fo=2, unplaced)         0.460    15.756    data_out_OBUF[15]_inst_i_17_n_0
                                                                      r  data_out_OBUF[15]_inst_i_5/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    15.880 r  data_out_OBUF[15]_inst_i_5/O
                         net (fo=2, unplaced)         0.430    16.310    data_out_OBUF[15]_inst_i_5_n_0
                                                                      r  data_out_OBUF[15]_inst_i_9/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    16.434 r  data_out_OBUF[15]_inst_i_9/O
                         net (fo=1, unplaced)         0.000    16.434    data_out_OBUF[15]_inst_i_9_n_0
                                                                      r  data_out_OBUF[15]_inst_i_1/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.947 r  data_out_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    16.947    data_out_OBUF[15]_inst_i_1_n_0
                                                                      r  data_out_OBUF[19]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    17.284 r  data_out_OBUF[19]_inst_i_1/O[1]
                         net (fo=1, unplaced)         0.800    18.084    data_out_OBUF[17]
                                                                      r  data_out_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         2.813    20.897 r  data_out_OBUF[17]_inst/O
                         net (fo=0)                   0.000    20.897    data_out[17]
                                                                      r  data_out[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputbuffer_reg[19][13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.438ns  (logic 12.553ns (68.086%)  route 5.884ns (31.914%))
  Logic Levels:           15  (CARRY4=6 DSP48E1=1 LUT3=3 LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clk_IBUF_BUFG_inst/O
                         net (fo=518, unplaced)       0.584     2.456    clk_IBUF_BUFG
                         FDCE                                         r  inputbuffer_reg[19][13]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  inputbuffer_reg[19][13]/Q
                         net (fo=18, unplaced)        0.800     3.734    inputbuffer_reg[19][13]
                                                                      r  mul_tmp[17]/A[29]
                         DSP48E1 (Prop_dsp48e1_A[29]_P[10])
                                                      5.376     9.110 r  mul_tmp[17]/P[10]
                         net (fo=2, unplaced)         0.800     9.910    mul[17][2]
                                                                      r  data_out_OBUF[11]_inst_i_53/I1
                         LUT3 (Prop_lut3_I1_O)        0.153    10.063 r  data_out_OBUF[11]_inst_i_53/O
                         net (fo=2, unplaced)         0.517    10.580    data_out_OBUF[11]_inst_i_53_n_0
                                                                      r  data_out_OBUF[11]_inst_i_56/I3
                         LUT4 (Prop_lut4_I3_O)        0.331    10.911 r  data_out_OBUF[11]_inst_i_56/O
                         net (fo=1, unplaced)         0.000    10.911    data_out_OBUF[11]_inst_i_56_n_0
                                                                      r  data_out_OBUF[11]_inst_i_50/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.287 r  data_out_OBUF[11]_inst_i_50/CO[3]
                         net (fo=1, unplaced)         0.009    11.296    data_out_OBUF[11]_inst_i_50_n_0
                                                                      r  data_out_OBUF[15]_inst_i_50/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    11.552 r  data_out_OBUF[15]_inst_i_50/O[2]
                         net (fo=2, unplaced)         0.916    12.468    data_out_OBUF[15]_inst_i_50_n_5
                                                                      r  data_out_OBUF[11]_inst_i_26/I0
                         LUT3 (Prop_lut3_I0_O)        0.330    12.798 r  data_out_OBUF[11]_inst_i_26/O
                         net (fo=2, unplaced)         0.517    13.315    data_out_OBUF[11]_inst_i_26_n_0
                                                                      r  data_out_OBUF[11]_inst_i_30/I3
                         LUT4 (Prop_lut4_I3_O)        0.331    13.646 r  data_out_OBUF[11]_inst_i_30/O
                         net (fo=1, unplaced)         0.000    13.646    data_out_OBUF[11]_inst_i_30_n_0
                                                                      r  data_out_OBUF[11]_inst_i_13/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.022 r  data_out_OBUF[11]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    14.022    data_out_OBUF[11]_inst_i_13_n_0
                                                                      r  data_out_OBUF[15]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    14.353 r  data_out_OBUF[15]_inst_i_13/O[3]
                         net (fo=3, unplaced)         0.636    14.989    data_out_OBUF[15]_inst_i_13_n_4
                                                                      r  data_out_OBUF[15]_inst_i_17/I1
                         LUT3 (Prop_lut3_I1_O)        0.307    15.296 r  data_out_OBUF[15]_inst_i_17/O
                         net (fo=2, unplaced)         0.460    15.756    data_out_OBUF[15]_inst_i_17_n_0
                                                                      r  data_out_OBUF[15]_inst_i_5/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    15.880 r  data_out_OBUF[15]_inst_i_5/O
                         net (fo=2, unplaced)         0.430    16.310    data_out_OBUF[15]_inst_i_5_n_0
                                                                      r  data_out_OBUF[15]_inst_i_9/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    16.434 r  data_out_OBUF[15]_inst_i_9/O
                         net (fo=1, unplaced)         0.000    16.434    data_out_OBUF[15]_inst_i_9_n_0
                                                                      r  data_out_OBUF[15]_inst_i_1/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.947 r  data_out_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    16.947    data_out_OBUF[15]_inst_i_1_n_0
                                                                      r  data_out_OBUF[19]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    17.278 r  data_out_OBUF[19]_inst_i_1/O[3]
                         net (fo=1, unplaced)         0.800    18.078    data_out_OBUF[19]
                                                                      r  data_out_OBUF[19]_inst/I
                         OBUF (Prop_obuf_I_O)         2.816    20.894 r  data_out_OBUF[19]_inst/O
                         net (fo=0)                   0.000    20.894    data_out[19]
                                                                      r  data_out[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputbuffer_reg[19][13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.359ns  (logic 12.474ns (67.949%)  route 5.884ns (32.051%))
  Logic Levels:           15  (CARRY4=6 DSP48E1=1 LUT3=3 LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clk_IBUF_BUFG_inst/O
                         net (fo=518, unplaced)       0.584     2.456    clk_IBUF_BUFG
                         FDCE                                         r  inputbuffer_reg[19][13]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  inputbuffer_reg[19][13]/Q
                         net (fo=18, unplaced)        0.800     3.734    inputbuffer_reg[19][13]
                                                                      r  mul_tmp[17]/A[29]
                         DSP48E1 (Prop_dsp48e1_A[29]_P[10])
                                                      5.376     9.110 r  mul_tmp[17]/P[10]
                         net (fo=2, unplaced)         0.800     9.910    mul[17][2]
                                                                      r  data_out_OBUF[11]_inst_i_53/I1
                         LUT3 (Prop_lut3_I1_O)        0.153    10.063 r  data_out_OBUF[11]_inst_i_53/O
                         net (fo=2, unplaced)         0.517    10.580    data_out_OBUF[11]_inst_i_53_n_0
                                                                      r  data_out_OBUF[11]_inst_i_56/I3
                         LUT4 (Prop_lut4_I3_O)        0.331    10.911 r  data_out_OBUF[11]_inst_i_56/O
                         net (fo=1, unplaced)         0.000    10.911    data_out_OBUF[11]_inst_i_56_n_0
                                                                      r  data_out_OBUF[11]_inst_i_50/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.287 r  data_out_OBUF[11]_inst_i_50/CO[3]
                         net (fo=1, unplaced)         0.009    11.296    data_out_OBUF[11]_inst_i_50_n_0
                                                                      r  data_out_OBUF[15]_inst_i_50/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    11.552 r  data_out_OBUF[15]_inst_i_50/O[2]
                         net (fo=2, unplaced)         0.916    12.468    data_out_OBUF[15]_inst_i_50_n_5
                                                                      r  data_out_OBUF[11]_inst_i_26/I0
                         LUT3 (Prop_lut3_I0_O)        0.330    12.798 r  data_out_OBUF[11]_inst_i_26/O
                         net (fo=2, unplaced)         0.517    13.315    data_out_OBUF[11]_inst_i_26_n_0
                                                                      r  data_out_OBUF[11]_inst_i_30/I3
                         LUT4 (Prop_lut4_I3_O)        0.331    13.646 r  data_out_OBUF[11]_inst_i_30/O
                         net (fo=1, unplaced)         0.000    13.646    data_out_OBUF[11]_inst_i_30_n_0
                                                                      r  data_out_OBUF[11]_inst_i_13/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.022 r  data_out_OBUF[11]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    14.022    data_out_OBUF[11]_inst_i_13_n_0
                                                                      r  data_out_OBUF[15]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    14.353 r  data_out_OBUF[15]_inst_i_13/O[3]
                         net (fo=3, unplaced)         0.636    14.989    data_out_OBUF[15]_inst_i_13_n_4
                                                                      r  data_out_OBUF[15]_inst_i_17/I1
                         LUT3 (Prop_lut3_I1_O)        0.307    15.296 r  data_out_OBUF[15]_inst_i_17/O
                         net (fo=2, unplaced)         0.460    15.756    data_out_OBUF[15]_inst_i_17_n_0
                                                                      r  data_out_OBUF[15]_inst_i_5/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    15.880 r  data_out_OBUF[15]_inst_i_5/O
                         net (fo=2, unplaced)         0.430    16.310    data_out_OBUF[15]_inst_i_5_n_0
                                                                      r  data_out_OBUF[15]_inst_i_9/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    16.434 r  data_out_OBUF[15]_inst_i_9/O
                         net (fo=1, unplaced)         0.000    16.434    data_out_OBUF[15]_inst_i_9_n_0
                                                                      r  data_out_OBUF[15]_inst_i_1/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.947 r  data_out_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    16.947    data_out_OBUF[15]_inst_i_1_n_0
                                                                      r  data_out_OBUF[19]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    17.203 r  data_out_OBUF[19]_inst_i_1/O[2]
                         net (fo=1, unplaced)         0.800    18.003    data_out_OBUF[18]
                                                                      r  data_out_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         2.812    20.815 r  data_out_OBUF[18]_inst/O
                         net (fo=0)                   0.000    20.815    data_out[18]
                                                                      r  data_out[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputbuffer_reg[19][13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.332ns  (logic 12.447ns (67.902%)  route 5.884ns (32.098%))
  Logic Levels:           15  (CARRY4=6 DSP48E1=1 LUT3=3 LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clk_IBUF_BUFG_inst/O
                         net (fo=518, unplaced)       0.584     2.456    clk_IBUF_BUFG
                         FDCE                                         r  inputbuffer_reg[19][13]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  inputbuffer_reg[19][13]/Q
                         net (fo=18, unplaced)        0.800     3.734    inputbuffer_reg[19][13]
                                                                      r  mul_tmp[17]/A[29]
                         DSP48E1 (Prop_dsp48e1_A[29]_P[10])
                                                      5.376     9.110 r  mul_tmp[17]/P[10]
                         net (fo=2, unplaced)         0.800     9.910    mul[17][2]
                                                                      r  data_out_OBUF[11]_inst_i_53/I1
                         LUT3 (Prop_lut3_I1_O)        0.153    10.063 r  data_out_OBUF[11]_inst_i_53/O
                         net (fo=2, unplaced)         0.517    10.580    data_out_OBUF[11]_inst_i_53_n_0
                                                                      r  data_out_OBUF[11]_inst_i_56/I3
                         LUT4 (Prop_lut4_I3_O)        0.331    10.911 r  data_out_OBUF[11]_inst_i_56/O
                         net (fo=1, unplaced)         0.000    10.911    data_out_OBUF[11]_inst_i_56_n_0
                                                                      r  data_out_OBUF[11]_inst_i_50/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.287 r  data_out_OBUF[11]_inst_i_50/CO[3]
                         net (fo=1, unplaced)         0.009    11.296    data_out_OBUF[11]_inst_i_50_n_0
                                                                      r  data_out_OBUF[15]_inst_i_50/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    11.552 r  data_out_OBUF[15]_inst_i_50/O[2]
                         net (fo=2, unplaced)         0.916    12.468    data_out_OBUF[15]_inst_i_50_n_5
                                                                      r  data_out_OBUF[11]_inst_i_26/I0
                         LUT3 (Prop_lut3_I0_O)        0.330    12.798 r  data_out_OBUF[11]_inst_i_26/O
                         net (fo=2, unplaced)         0.517    13.315    data_out_OBUF[11]_inst_i_26_n_0
                                                                      r  data_out_OBUF[11]_inst_i_30/I3
                         LUT4 (Prop_lut4_I3_O)        0.331    13.646 r  data_out_OBUF[11]_inst_i_30/O
                         net (fo=1, unplaced)         0.000    13.646    data_out_OBUF[11]_inst_i_30_n_0
                                                                      r  data_out_OBUF[11]_inst_i_13/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.022 r  data_out_OBUF[11]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    14.022    data_out_OBUF[11]_inst_i_13_n_0
                                                                      r  data_out_OBUF[15]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    14.353 r  data_out_OBUF[15]_inst_i_13/O[3]
                         net (fo=3, unplaced)         0.636    14.989    data_out_OBUF[15]_inst_i_13_n_4
                                                                      r  data_out_OBUF[15]_inst_i_17/I1
                         LUT3 (Prop_lut3_I1_O)        0.307    15.296 r  data_out_OBUF[15]_inst_i_17/O
                         net (fo=2, unplaced)         0.460    15.756    data_out_OBUF[15]_inst_i_17_n_0
                                                                      r  data_out_OBUF[15]_inst_i_5/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    15.880 r  data_out_OBUF[15]_inst_i_5/O
                         net (fo=2, unplaced)         0.430    16.310    data_out_OBUF[15]_inst_i_5_n_0
                                                                      r  data_out_OBUF[15]_inst_i_9/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    16.434 r  data_out_OBUF[15]_inst_i_9/O
                         net (fo=1, unplaced)         0.000    16.434    data_out_OBUF[15]_inst_i_9_n_0
                                                                      r  data_out_OBUF[15]_inst_i_1/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.947 r  data_out_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    16.947    data_out_OBUF[15]_inst_i_1_n_0
                                                                      r  data_out_OBUF[19]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    17.179 r  data_out_OBUF[19]_inst_i_1/O[0]
                         net (fo=1, unplaced)         0.800    17.979    data_out_OBUF[16]
                                                                      r  data_out_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809    20.788 r  data_out_OBUF[16]_inst/O
                         net (fo=0)                   0.000    20.788    data_out[16]
                                                                      r  data_out[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputbuffer_reg[19][13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.202ns  (logic 12.317ns (67.672%)  route 5.884ns (32.328%))
  Logic Levels:           14  (CARRY4=5 DSP48E1=1 LUT3=3 LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clk_IBUF_BUFG_inst/O
                         net (fo=518, unplaced)       0.584     2.456    clk_IBUF_BUFG
                         FDCE                                         r  inputbuffer_reg[19][13]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  inputbuffer_reg[19][13]/Q
                         net (fo=18, unplaced)        0.800     3.734    inputbuffer_reg[19][13]
                                                                      r  mul_tmp[17]/A[29]
                         DSP48E1 (Prop_dsp48e1_A[29]_P[10])
                                                      5.376     9.110 r  mul_tmp[17]/P[10]
                         net (fo=2, unplaced)         0.800     9.910    mul[17][2]
                                                                      r  data_out_OBUF[11]_inst_i_53/I1
                         LUT3 (Prop_lut3_I1_O)        0.153    10.063 r  data_out_OBUF[11]_inst_i_53/O
                         net (fo=2, unplaced)         0.517    10.580    data_out_OBUF[11]_inst_i_53_n_0
                                                                      r  data_out_OBUF[11]_inst_i_56/I3
                         LUT4 (Prop_lut4_I3_O)        0.331    10.911 r  data_out_OBUF[11]_inst_i_56/O
                         net (fo=1, unplaced)         0.000    10.911    data_out_OBUF[11]_inst_i_56_n_0
                                                                      r  data_out_OBUF[11]_inst_i_50/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.287 r  data_out_OBUF[11]_inst_i_50/CO[3]
                         net (fo=1, unplaced)         0.009    11.296    data_out_OBUF[11]_inst_i_50_n_0
                                                                      r  data_out_OBUF[15]_inst_i_50/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    11.552 r  data_out_OBUF[15]_inst_i_50/O[2]
                         net (fo=2, unplaced)         0.916    12.468    data_out_OBUF[15]_inst_i_50_n_5
                                                                      r  data_out_OBUF[11]_inst_i_26/I0
                         LUT3 (Prop_lut3_I0_O)        0.330    12.798 r  data_out_OBUF[11]_inst_i_26/O
                         net (fo=2, unplaced)         0.517    13.315    data_out_OBUF[11]_inst_i_26_n_0
                                                                      r  data_out_OBUF[11]_inst_i_30/I3
                         LUT4 (Prop_lut4_I3_O)        0.331    13.646 r  data_out_OBUF[11]_inst_i_30/O
                         net (fo=1, unplaced)         0.000    13.646    data_out_OBUF[11]_inst_i_30_n_0
                                                                      r  data_out_OBUF[11]_inst_i_13/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.022 r  data_out_OBUF[11]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    14.022    data_out_OBUF[11]_inst_i_13_n_0
                                                                      r  data_out_OBUF[15]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    14.353 r  data_out_OBUF[15]_inst_i_13/O[3]
                         net (fo=3, unplaced)         0.636    14.989    data_out_OBUF[15]_inst_i_13_n_4
                                                                      r  data_out_OBUF[15]_inst_i_17/I1
                         LUT3 (Prop_lut3_I1_O)        0.307    15.296 r  data_out_OBUF[15]_inst_i_17/O
                         net (fo=2, unplaced)         0.460    15.756    data_out_OBUF[15]_inst_i_17_n_0
                                                                      r  data_out_OBUF[15]_inst_i_5/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    15.880 r  data_out_OBUF[15]_inst_i_5/O
                         net (fo=2, unplaced)         0.430    16.310    data_out_OBUF[15]_inst_i_5_n_0
                                                                      r  data_out_OBUF[15]_inst_i_9/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    16.434 r  data_out_OBUF[15]_inst_i_9/O
                         net (fo=1, unplaced)         0.000    16.434    data_out_OBUF[15]_inst_i_9_n_0
                                                                      r  data_out_OBUF[15]_inst_i_1/S[0]
                         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    17.042 r  data_out_OBUF[15]_inst_i_1/O[3]
                         net (fo=1, unplaced)         0.800    17.842    data_out_OBUF[15]
                                                                      r  data_out_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         2.816    20.658 r  data_out_OBUF[15]_inst/O
                         net (fo=0)                   0.000    20.658    data_out[15]
                                                                      r  data_out[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputbuffer_reg[19][13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.134ns  (logic 12.249ns (67.551%)  route 5.884ns (32.449%))
  Logic Levels:           14  (CARRY4=5 DSP48E1=1 LUT3=3 LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clk_IBUF_BUFG_inst/O
                         net (fo=518, unplaced)       0.584     2.456    clk_IBUF_BUFG
                         FDCE                                         r  inputbuffer_reg[19][13]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  inputbuffer_reg[19][13]/Q
                         net (fo=18, unplaced)        0.800     3.734    inputbuffer_reg[19][13]
                                                                      r  mul_tmp[17]/A[29]
                         DSP48E1 (Prop_dsp48e1_A[29]_P[10])
                                                      5.376     9.110 r  mul_tmp[17]/P[10]
                         net (fo=2, unplaced)         0.800     9.910    mul[17][2]
                                                                      r  data_out_OBUF[11]_inst_i_53/I1
                         LUT3 (Prop_lut3_I1_O)        0.153    10.063 r  data_out_OBUF[11]_inst_i_53/O
                         net (fo=2, unplaced)         0.517    10.580    data_out_OBUF[11]_inst_i_53_n_0
                                                                      r  data_out_OBUF[11]_inst_i_56/I3
                         LUT4 (Prop_lut4_I3_O)        0.331    10.911 r  data_out_OBUF[11]_inst_i_56/O
                         net (fo=1, unplaced)         0.000    10.911    data_out_OBUF[11]_inst_i_56_n_0
                                                                      r  data_out_OBUF[11]_inst_i_50/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.287 r  data_out_OBUF[11]_inst_i_50/CO[3]
                         net (fo=1, unplaced)         0.009    11.296    data_out_OBUF[11]_inst_i_50_n_0
                                                                      r  data_out_OBUF[15]_inst_i_50/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    11.552 r  data_out_OBUF[15]_inst_i_50/O[2]
                         net (fo=2, unplaced)         0.916    12.468    data_out_OBUF[15]_inst_i_50_n_5
                                                                      r  data_out_OBUF[11]_inst_i_26/I0
                         LUT3 (Prop_lut3_I0_O)        0.330    12.798 r  data_out_OBUF[11]_inst_i_26/O
                         net (fo=2, unplaced)         0.517    13.315    data_out_OBUF[11]_inst_i_26_n_0
                                                                      r  data_out_OBUF[11]_inst_i_30/I3
                         LUT4 (Prop_lut4_I3_O)        0.331    13.646 r  data_out_OBUF[11]_inst_i_30/O
                         net (fo=1, unplaced)         0.000    13.646    data_out_OBUF[11]_inst_i_30_n_0
                                                                      r  data_out_OBUF[11]_inst_i_13/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.022 r  data_out_OBUF[11]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    14.022    data_out_OBUF[11]_inst_i_13_n_0
                                                                      r  data_out_OBUF[15]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    14.353 r  data_out_OBUF[15]_inst_i_13/O[3]
                         net (fo=3, unplaced)         0.636    14.989    data_out_OBUF[15]_inst_i_13_n_4
                                                                      r  data_out_OBUF[15]_inst_i_17/I1
                         LUT3 (Prop_lut3_I1_O)        0.307    15.296 r  data_out_OBUF[15]_inst_i_17/O
                         net (fo=2, unplaced)         0.460    15.756    data_out_OBUF[15]_inst_i_17_n_0
                                                                      r  data_out_OBUF[15]_inst_i_5/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    15.880 r  data_out_OBUF[15]_inst_i_5/O
                         net (fo=2, unplaced)         0.430    16.310    data_out_OBUF[15]_inst_i_5_n_0
                                                                      r  data_out_OBUF[15]_inst_i_9/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    16.434 r  data_out_OBUF[15]_inst_i_9/O
                         net (fo=1, unplaced)         0.000    16.434    data_out_OBUF[15]_inst_i_9_n_0
                                                                      r  data_out_OBUF[15]_inst_i_1/S[0]
                         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    16.978 r  data_out_OBUF[15]_inst_i_1/O[2]
                         net (fo=1, unplaced)         0.800    17.778    data_out_OBUF[14]
                                                                      r  data_out_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         2.812    20.590 r  data_out_OBUF[14]_inst/O
                         net (fo=0)                   0.000    20.590    data_out[14]
                                                                      r  data_out[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputbuffer_reg[19][13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.126ns  (logic 12.328ns (68.017%)  route 5.797ns (31.983%))
  Logic Levels:           14  (CARRY4=6 DSP48E1=1 LUT3=3 LUT4=2 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clk_IBUF_BUFG_inst/O
                         net (fo=518, unplaced)       0.584     2.456    clk_IBUF_BUFG
                         FDCE                                         r  inputbuffer_reg[19][13]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  inputbuffer_reg[19][13]/Q
                         net (fo=18, unplaced)        0.800     3.734    inputbuffer_reg[19][13]
                                                                      r  mul_tmp[17]/A[29]
                         DSP48E1 (Prop_dsp48e1_A[29]_P[10])
                                                      5.376     9.110 r  mul_tmp[17]/P[10]
                         net (fo=2, unplaced)         0.800     9.910    mul[17][2]
                                                                      r  data_out_OBUF[11]_inst_i_53/I1
                         LUT3 (Prop_lut3_I1_O)        0.153    10.063 r  data_out_OBUF[11]_inst_i_53/O
                         net (fo=2, unplaced)         0.517    10.580    data_out_OBUF[11]_inst_i_53_n_0
                                                                      r  data_out_OBUF[11]_inst_i_56/I3
                         LUT4 (Prop_lut4_I3_O)        0.331    10.911 r  data_out_OBUF[11]_inst_i_56/O
                         net (fo=1, unplaced)         0.000    10.911    data_out_OBUF[11]_inst_i_56_n_0
                                                                      r  data_out_OBUF[11]_inst_i_50/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.287 r  data_out_OBUF[11]_inst_i_50/CO[3]
                         net (fo=1, unplaced)         0.009    11.296    data_out_OBUF[11]_inst_i_50_n_0
                                                                      r  data_out_OBUF[15]_inst_i_50/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    11.552 r  data_out_OBUF[15]_inst_i_50/O[2]
                         net (fo=2, unplaced)         0.916    12.468    data_out_OBUF[15]_inst_i_50_n_5
                                                                      r  data_out_OBUF[11]_inst_i_26/I0
                         LUT3 (Prop_lut3_I0_O)        0.330    12.798 r  data_out_OBUF[11]_inst_i_26/O
                         net (fo=2, unplaced)         0.517    13.315    data_out_OBUF[11]_inst_i_26_n_0
                                                                      r  data_out_OBUF[11]_inst_i_30/I3
                         LUT4 (Prop_lut4_I3_O)        0.331    13.646 r  data_out_OBUF[11]_inst_i_30/O
                         net (fo=1, unplaced)         0.000    13.646    data_out_OBUF[11]_inst_i_30_n_0
                                                                      r  data_out_OBUF[11]_inst_i_13/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.022 r  data_out_OBUF[11]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    14.022    data_out_OBUF[11]_inst_i_13_n_0
                                                                      r  data_out_OBUF[15]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    14.254 r  data_out_OBUF[15]_inst_i_13/O[0]
                         net (fo=3, unplaced)         0.329    14.583    data_out_OBUF[15]_inst_i_13_n_7
                                                                      r  data_out_OBUF[11]_inst_i_15/I1
                         LUT3 (Prop_lut3_I1_O)        0.295    14.878 r  data_out_OBUF[11]_inst_i_15/O
                         net (fo=2, unplaced)         0.460    15.338    data_out_OBUF[11]_inst_i_15_n_0
                                                                      r  data_out_OBUF[11]_inst_i_4/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    15.462 r  data_out_OBUF[11]_inst_i_4/O
                         net (fo=2, unplaced)         0.650    16.112    data_out_OBUF[11]_inst_i_4_n_0
                                                                      r  data_out_OBUF[11]_inst_i_1/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    16.632 r  data_out_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    16.632    data_out_OBUF[11]_inst_i_1_n_0
                                                                      r  data_out_OBUF[15]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    16.969 r  data_out_OBUF[15]_inst_i_1/O[1]
                         net (fo=1, unplaced)         0.800    17.769    data_out_OBUF[13]
                                                                      r  data_out_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.813    20.582 r  data_out_OBUF[13]_inst/O
                         net (fo=0)                   0.000    20.582    data_out[13]
                                                                      r  data_out[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputbuffer_reg[19][13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.017ns  (logic 12.219ns (67.823%)  route 5.797ns (32.177%))
  Logic Levels:           14  (CARRY4=6 DSP48E1=1 LUT3=3 LUT4=2 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clk_IBUF_BUFG_inst/O
                         net (fo=518, unplaced)       0.584     2.456    clk_IBUF_BUFG
                         FDCE                                         r  inputbuffer_reg[19][13]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  inputbuffer_reg[19][13]/Q
                         net (fo=18, unplaced)        0.800     3.734    inputbuffer_reg[19][13]
                                                                      r  mul_tmp[17]/A[29]
                         DSP48E1 (Prop_dsp48e1_A[29]_P[10])
                                                      5.376     9.110 r  mul_tmp[17]/P[10]
                         net (fo=2, unplaced)         0.800     9.910    mul[17][2]
                                                                      r  data_out_OBUF[11]_inst_i_53/I1
                         LUT3 (Prop_lut3_I1_O)        0.153    10.063 r  data_out_OBUF[11]_inst_i_53/O
                         net (fo=2, unplaced)         0.517    10.580    data_out_OBUF[11]_inst_i_53_n_0
                                                                      r  data_out_OBUF[11]_inst_i_56/I3
                         LUT4 (Prop_lut4_I3_O)        0.331    10.911 r  data_out_OBUF[11]_inst_i_56/O
                         net (fo=1, unplaced)         0.000    10.911    data_out_OBUF[11]_inst_i_56_n_0
                                                                      r  data_out_OBUF[11]_inst_i_50/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.287 r  data_out_OBUF[11]_inst_i_50/CO[3]
                         net (fo=1, unplaced)         0.009    11.296    data_out_OBUF[11]_inst_i_50_n_0
                                                                      r  data_out_OBUF[15]_inst_i_50/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    11.552 r  data_out_OBUF[15]_inst_i_50/O[2]
                         net (fo=2, unplaced)         0.916    12.468    data_out_OBUF[15]_inst_i_50_n_5
                                                                      r  data_out_OBUF[11]_inst_i_26/I0
                         LUT3 (Prop_lut3_I0_O)        0.330    12.798 r  data_out_OBUF[11]_inst_i_26/O
                         net (fo=2, unplaced)         0.517    13.315    data_out_OBUF[11]_inst_i_26_n_0
                                                                      r  data_out_OBUF[11]_inst_i_30/I3
                         LUT4 (Prop_lut4_I3_O)        0.331    13.646 r  data_out_OBUF[11]_inst_i_30/O
                         net (fo=1, unplaced)         0.000    13.646    data_out_OBUF[11]_inst_i_30_n_0
                                                                      r  data_out_OBUF[11]_inst_i_13/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.022 r  data_out_OBUF[11]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    14.022    data_out_OBUF[11]_inst_i_13_n_0
                                                                      r  data_out_OBUF[15]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    14.254 r  data_out_OBUF[15]_inst_i_13/O[0]
                         net (fo=3, unplaced)         0.329    14.583    data_out_OBUF[15]_inst_i_13_n_7
                                                                      r  data_out_OBUF[11]_inst_i_15/I1
                         LUT3 (Prop_lut3_I1_O)        0.295    14.878 r  data_out_OBUF[11]_inst_i_15/O
                         net (fo=2, unplaced)         0.460    15.338    data_out_OBUF[11]_inst_i_15_n_0
                                                                      r  data_out_OBUF[11]_inst_i_4/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    15.462 r  data_out_OBUF[11]_inst_i_4/O
                         net (fo=2, unplaced)         0.650    16.112    data_out_OBUF[11]_inst_i_4_n_0
                                                                      r  data_out_OBUF[11]_inst_i_1/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    16.632 r  data_out_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    16.632    data_out_OBUF[11]_inst_i_1_n_0
                                                                      r  data_out_OBUF[15]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    16.864 r  data_out_OBUF[15]_inst_i_1/O[0]
                         net (fo=1, unplaced)         0.800    17.664    data_out_OBUF[12]
                                                                      r  data_out_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809    20.473 r  data_out_OBUF[12]_inst/O
                         net (fo=0)                   0.000    20.473    data_out[12]
                                                                      r  data_out[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputbuffer_reg[19][13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.901ns  (logic 12.103ns (67.615%)  route 5.797ns (32.385%))
  Logic Levels:           13  (CARRY4=5 DSP48E1=1 LUT3=3 LUT4=2 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clk_IBUF_BUFG_inst/O
                         net (fo=518, unplaced)       0.584     2.456    clk_IBUF_BUFG
                         FDCE                                         r  inputbuffer_reg[19][13]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  inputbuffer_reg[19][13]/Q
                         net (fo=18, unplaced)        0.800     3.734    inputbuffer_reg[19][13]
                                                                      r  mul_tmp[17]/A[29]
                         DSP48E1 (Prop_dsp48e1_A[29]_P[10])
                                                      5.376     9.110 r  mul_tmp[17]/P[10]
                         net (fo=2, unplaced)         0.800     9.910    mul[17][2]
                                                                      r  data_out_OBUF[11]_inst_i_53/I1
                         LUT3 (Prop_lut3_I1_O)        0.153    10.063 r  data_out_OBUF[11]_inst_i_53/O
                         net (fo=2, unplaced)         0.517    10.580    data_out_OBUF[11]_inst_i_53_n_0
                                                                      r  data_out_OBUF[11]_inst_i_56/I3
                         LUT4 (Prop_lut4_I3_O)        0.331    10.911 r  data_out_OBUF[11]_inst_i_56/O
                         net (fo=1, unplaced)         0.000    10.911    data_out_OBUF[11]_inst_i_56_n_0
                                                                      r  data_out_OBUF[11]_inst_i_50/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.287 r  data_out_OBUF[11]_inst_i_50/CO[3]
                         net (fo=1, unplaced)         0.009    11.296    data_out_OBUF[11]_inst_i_50_n_0
                                                                      r  data_out_OBUF[15]_inst_i_50/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    11.552 r  data_out_OBUF[15]_inst_i_50/O[2]
                         net (fo=2, unplaced)         0.916    12.468    data_out_OBUF[15]_inst_i_50_n_5
                                                                      r  data_out_OBUF[11]_inst_i_26/I0
                         LUT3 (Prop_lut3_I0_O)        0.330    12.798 r  data_out_OBUF[11]_inst_i_26/O
                         net (fo=2, unplaced)         0.517    13.315    data_out_OBUF[11]_inst_i_26_n_0
                                                                      r  data_out_OBUF[11]_inst_i_30/I3
                         LUT4 (Prop_lut4_I3_O)        0.331    13.646 r  data_out_OBUF[11]_inst_i_30/O
                         net (fo=1, unplaced)         0.000    13.646    data_out_OBUF[11]_inst_i_30_n_0
                                                                      r  data_out_OBUF[11]_inst_i_13/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.022 r  data_out_OBUF[11]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    14.022    data_out_OBUF[11]_inst_i_13_n_0
                                                                      r  data_out_OBUF[15]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    14.254 r  data_out_OBUF[15]_inst_i_13/O[0]
                         net (fo=3, unplaced)         0.329    14.583    data_out_OBUF[15]_inst_i_13_n_7
                                                                      r  data_out_OBUF[11]_inst_i_15/I1
                         LUT3 (Prop_lut3_I1_O)        0.295    14.878 r  data_out_OBUF[11]_inst_i_15/O
                         net (fo=2, unplaced)         0.460    15.338    data_out_OBUF[11]_inst_i_15_n_0
                                                                      r  data_out_OBUF[11]_inst_i_4/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    15.462 r  data_out_OBUF[11]_inst_i_4/O
                         net (fo=2, unplaced)         0.650    16.112    data_out_OBUF[11]_inst_i_4_n_0
                                                                      r  data_out_OBUF[11]_inst_i_1/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.629    16.741 r  data_out_OBUF[11]_inst_i_1/O[3]
                         net (fo=1, unplaced)         0.800    17.541    data_out_OBUF[11]
                                                                      r  data_out_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.816    20.357 r  data_out_OBUF[11]_inst/O
                         net (fo=0)                   0.000    20.357    data_out[11]
                                                                      r  data_out[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputbuffer_reg[19][13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.834ns  (logic 12.036ns (67.493%)  route 5.797ns (32.507%))
  Logic Levels:           13  (CARRY4=5 DSP48E1=1 LUT3=3 LUT4=2 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clk_IBUF_BUFG_inst/O
                         net (fo=518, unplaced)       0.584     2.456    clk_IBUF_BUFG
                         FDCE                                         r  inputbuffer_reg[19][13]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  inputbuffer_reg[19][13]/Q
                         net (fo=18, unplaced)        0.800     3.734    inputbuffer_reg[19][13]
                                                                      r  mul_tmp[17]/A[29]
                         DSP48E1 (Prop_dsp48e1_A[29]_P[10])
                                                      5.376     9.110 r  mul_tmp[17]/P[10]
                         net (fo=2, unplaced)         0.800     9.910    mul[17][2]
                                                                      r  data_out_OBUF[11]_inst_i_53/I1
                         LUT3 (Prop_lut3_I1_O)        0.153    10.063 r  data_out_OBUF[11]_inst_i_53/O
                         net (fo=2, unplaced)         0.517    10.580    data_out_OBUF[11]_inst_i_53_n_0
                                                                      r  data_out_OBUF[11]_inst_i_56/I3
                         LUT4 (Prop_lut4_I3_O)        0.331    10.911 r  data_out_OBUF[11]_inst_i_56/O
                         net (fo=1, unplaced)         0.000    10.911    data_out_OBUF[11]_inst_i_56_n_0
                                                                      r  data_out_OBUF[11]_inst_i_50/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.287 r  data_out_OBUF[11]_inst_i_50/CO[3]
                         net (fo=1, unplaced)         0.009    11.296    data_out_OBUF[11]_inst_i_50_n_0
                                                                      r  data_out_OBUF[15]_inst_i_50/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    11.552 r  data_out_OBUF[15]_inst_i_50/O[2]
                         net (fo=2, unplaced)         0.916    12.468    data_out_OBUF[15]_inst_i_50_n_5
                                                                      r  data_out_OBUF[11]_inst_i_26/I0
                         LUT3 (Prop_lut3_I0_O)        0.330    12.798 r  data_out_OBUF[11]_inst_i_26/O
                         net (fo=2, unplaced)         0.517    13.315    data_out_OBUF[11]_inst_i_26_n_0
                                                                      r  data_out_OBUF[11]_inst_i_30/I3
                         LUT4 (Prop_lut4_I3_O)        0.331    13.646 r  data_out_OBUF[11]_inst_i_30/O
                         net (fo=1, unplaced)         0.000    13.646    data_out_OBUF[11]_inst_i_30_n_0
                                                                      r  data_out_OBUF[11]_inst_i_13/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.022 r  data_out_OBUF[11]_inst_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    14.022    data_out_OBUF[11]_inst_i_13_n_0
                                                                      r  data_out_OBUF[15]_inst_i_13/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    14.254 r  data_out_OBUF[15]_inst_i_13/O[0]
                         net (fo=3, unplaced)         0.329    14.583    data_out_OBUF[15]_inst_i_13_n_7
                                                                      r  data_out_OBUF[11]_inst_i_15/I1
                         LUT3 (Prop_lut3_I1_O)        0.295    14.878 r  data_out_OBUF[11]_inst_i_15/O
                         net (fo=2, unplaced)         0.460    15.338    data_out_OBUF[11]_inst_i_15_n_0
                                                                      r  data_out_OBUF[11]_inst_i_4/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    15.462 r  data_out_OBUF[11]_inst_i_4/O
                         net (fo=2, unplaced)         0.650    16.112    data_out_OBUF[11]_inst_i_4_n_0
                                                                      r  data_out_OBUF[11]_inst_i_1/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.566    16.678 r  data_out_OBUF[11]_inst_i_1/O[2]
                         net (fo=1, unplaced)         0.800    17.478    data_out_OBUF[10]
                                                                      r  data_out_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.812    20.290 r  data_out_OBUF[10]_inst/O
                         net (fo=0)                   0.000    20.290    data_out[10]
                                                                      r  data_out[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inputbuffer_reg[9][13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.425ns  (logic 2.268ns (66.227%)  route 1.157ns (33.773%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clk_IBUF_BUFG_inst/O
                         net (fo=518, unplaced)       0.114     0.678    clk_IBUF_BUFG
                         FDCE                                         r  inputbuffer_reg[9][13]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  inputbuffer_reg[9][13]/Q
                         net (fo=13, unplaced)        0.337     1.162    inputbuffer_reg[9][13]
                                                                      r  mul_tmp[9]/D[24]
                         DSP48E1 (Prop_dsp48e1_D[24]_P[8])
                                                      0.641     1.803 r  mul_tmp[9]/P[8]
                         net (fo=2, unplaced)         0.337     2.140    mul_tmp_n_97_[9]
                                                                      r  data_out_OBUF[3]_inst_i_17/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     2.185 r  data_out_OBUF[3]_inst_i_17/O
                         net (fo=1, unplaced)         0.000     2.185    data_out_OBUF[3]_inst_i_17_n_0
                                                                      r  data_out_OBUF[3]_inst_i_5/S[0]
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.255 r  data_out_OBUF[3]_inst_i_5/O[0]
                         net (fo=2, unplaced)         0.145     2.400    data_out_OBUF[3]_inst_i_5_n_7
                                                                      r  data_out_OBUF[3]_inst_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.152     2.552 r  data_out_OBUF[3]_inst_i_1/O[1]
                         net (fo=1, unplaced)         0.337     2.889    data_out_OBUF[1]
                                                                      r  data_out_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         1.213     4.103 r  data_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.103    data_out[1]
                                                                      r  data_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputbuffer_reg[9][13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.457ns  (logic 2.300ns (66.540%)  route 1.157ns (33.460%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clk_IBUF_BUFG_inst/O
                         net (fo=518, unplaced)       0.114     0.678    clk_IBUF_BUFG
                         FDCE                                         r  inputbuffer_reg[9][13]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  inputbuffer_reg[9][13]/Q
                         net (fo=13, unplaced)        0.337     1.162    inputbuffer_reg[9][13]
                                                                      r  mul_tmp[9]/D[24]
                         DSP48E1 (Prop_dsp48e1_D[24]_P[8])
                                                      0.641     1.803 r  mul_tmp[9]/P[8]
                         net (fo=2, unplaced)         0.337     2.140    mul_tmp_n_97_[9]
                                                                      r  data_out_OBUF[3]_inst_i_17/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     2.185 r  data_out_OBUF[3]_inst_i_17/O
                         net (fo=1, unplaced)         0.000     2.185    data_out_OBUF[3]_inst_i_17_n_0
                                                                      r  data_out_OBUF[3]_inst_i_5/S[0]
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.255 r  data_out_OBUF[3]_inst_i_5/O[0]
                         net (fo=2, unplaced)         0.145     2.400    data_out_OBUF[3]_inst_i_5_n_7
                                                                      r  data_out_OBUF[3]_inst_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.183     2.583 r  data_out_OBUF[3]_inst_i_1/O[2]
                         net (fo=1, unplaced)         0.337     2.920    data_out_OBUF[2]
                                                                      r  data_out_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         1.214     4.135 r  data_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.135    data_out[2]
                                                                      r  data_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputbuffer_reg[9][13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.481ns  (logic 2.324ns (66.770%)  route 1.157ns (33.230%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clk_IBUF_BUFG_inst/O
                         net (fo=518, unplaced)       0.114     0.678    clk_IBUF_BUFG
                         FDCE                                         r  inputbuffer_reg[9][13]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  inputbuffer_reg[9][13]/Q
                         net (fo=13, unplaced)        0.337     1.162    inputbuffer_reg[9][13]
                                                                      r  mul_tmp[9]/D[24]
                         DSP48E1 (Prop_dsp48e1_D[24]_P[8])
                                                      0.641     1.803 r  mul_tmp[9]/P[8]
                         net (fo=2, unplaced)         0.337     2.140    mul_tmp_n_97_[9]
                                                                      r  data_out_OBUF[3]_inst_i_17/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     2.185 r  data_out_OBUF[3]_inst_i_17/O
                         net (fo=1, unplaced)         0.000     2.185    data_out_OBUF[3]_inst_i_17_n_0
                                                                      r  data_out_OBUF[3]_inst_i_5/S[0]
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.255 r  data_out_OBUF[3]_inst_i_5/O[0]
                         net (fo=2, unplaced)         0.145     2.400    data_out_OBUF[3]_inst_i_5_n_7
                                                                      r  data_out_OBUF[3]_inst_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.205     2.605 r  data_out_OBUF[3]_inst_i_1/O[3]
                         net (fo=1, unplaced)         0.337     2.942    data_out_OBUF[3]
                                                                      r  data_out_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         1.216     4.159 r  data_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.159    data_out[3]
                                                                      r  data_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputbuffer_reg[9][13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.505ns  (logic 2.291ns (65.366%)  route 1.214ns (34.634%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clk_IBUF_BUFG_inst/O
                         net (fo=518, unplaced)       0.114     0.678    clk_IBUF_BUFG
                         FDCE                                         r  inputbuffer_reg[9][13]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  inputbuffer_reg[9][13]/Q
                         net (fo=13, unplaced)        0.337     1.162    inputbuffer_reg[9][13]
                                                                      r  mul_tmp[9]/D[24]
                         DSP48E1 (Prop_dsp48e1_D[24]_P[8])
                                                      0.641     1.803 r  mul_tmp[9]/P[8]
                         net (fo=2, unplaced)         0.337     2.140    mul_tmp_n_97_[9]
                                                                      r  data_out_OBUF[3]_inst_i_17/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     2.185 r  data_out_OBUF[3]_inst_i_17/O
                         net (fo=1, unplaced)         0.000     2.185    data_out_OBUF[3]_inst_i_17_n_0
                                                                      r  data_out_OBUF[3]_inst_i_5/S[0]
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.255 r  data_out_OBUF[3]_inst_i_5/O[0]
                         net (fo=2, unplaced)         0.203     2.457    data_out_OBUF[3]_inst_i_5_n_7
                                                                      r  data_out_OBUF[3]_inst_i_9/I3
                         LUT4 (Prop_lut4_I3_O)        0.105     2.562 r  data_out_OBUF[3]_inst_i_9/O
                         net (fo=1, unplaced)         0.000     2.562    data_out_OBUF[3]_inst_i_9_n_0
                                                                      r  data_out_OBUF[3]_inst_i_1/S[0]
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.632 r  data_out_OBUF[3]_inst_i_1/O[0]
                         net (fo=1, unplaced)         0.337     2.970    data_out_OBUF[0]
                                                                      r  data_out_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.213     4.183 r  data_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.183    data_out[0]
                                                                      r  data_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputbuffer_reg[9][13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.514ns  (logic 2.353ns (66.973%)  route 1.161ns (33.027%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clk_IBUF_BUFG_inst/O
                         net (fo=518, unplaced)       0.114     0.678    clk_IBUF_BUFG
                         FDCE                                         r  inputbuffer_reg[9][13]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  inputbuffer_reg[9][13]/Q
                         net (fo=13, unplaced)        0.337     1.162    inputbuffer_reg[9][13]
                                                                      r  mul_tmp[9]/D[24]
                         DSP48E1 (Prop_dsp48e1_D[24]_P[8])
                                                      0.641     1.803 r  mul_tmp[9]/P[8]
                         net (fo=2, unplaced)         0.337     2.140    mul_tmp_n_97_[9]
                                                                      r  data_out_OBUF[3]_inst_i_17/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     2.185 r  data_out_OBUF[3]_inst_i_17/O
                         net (fo=1, unplaced)         0.000     2.185    data_out_OBUF[3]_inst_i_17_n_0
                                                                      r  data_out_OBUF[3]_inst_i_5/S[0]
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.255 r  data_out_OBUF[3]_inst_i_5/O[0]
                         net (fo=2, unplaced)         0.145     2.400    data_out_OBUF[3]_inst_i_5_n_7
                                                                      r  data_out_OBUF[3]_inst_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.184     2.584 r  data_out_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.004     2.588    data_out_OBUF[3]_inst_i_1_n_0
                                                                      r  data_out_OBUF[7]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.641 r  data_out_OBUF[7]_inst_i_1/O[0]
                         net (fo=1, unplaced)         0.337     2.978    data_out_OBUF[4]
                                                                      r  data_out_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         1.213     4.191 r  data_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.191    data_out[4]
                                                                      r  data_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputbuffer_reg[9][13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.528ns  (logic 2.367ns (67.104%)  route 1.161ns (32.896%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clk_IBUF_BUFG_inst/O
                         net (fo=518, unplaced)       0.114     0.678    clk_IBUF_BUFG
                         FDCE                                         r  inputbuffer_reg[9][13]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  inputbuffer_reg[9][13]/Q
                         net (fo=13, unplaced)        0.337     1.162    inputbuffer_reg[9][13]
                                                                      r  mul_tmp[9]/D[24]
                         DSP48E1 (Prop_dsp48e1_D[24]_P[8])
                                                      0.641     1.803 r  mul_tmp[9]/P[8]
                         net (fo=2, unplaced)         0.337     2.140    mul_tmp_n_97_[9]
                                                                      r  data_out_OBUF[3]_inst_i_17/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     2.185 r  data_out_OBUF[3]_inst_i_17/O
                         net (fo=1, unplaced)         0.000     2.185    data_out_OBUF[3]_inst_i_17_n_0
                                                                      r  data_out_OBUF[3]_inst_i_5/S[0]
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.255 r  data_out_OBUF[3]_inst_i_5/O[0]
                         net (fo=2, unplaced)         0.145     2.400    data_out_OBUF[3]_inst_i_5_n_7
                                                                      r  data_out_OBUF[3]_inst_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.184     2.584 r  data_out_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.004     2.588    data_out_OBUF[3]_inst_i_1_n_0
                                                                      r  data_out_OBUF[7]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.654 r  data_out_OBUF[7]_inst_i_1/O[2]
                         net (fo=1, unplaced)         0.337     2.991    data_out_OBUF[6]
                                                                      r  data_out_OBUF[6]_inst/I
                         OBUF (Prop_obuf_I_O)         1.214     4.205 r  data_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.205    data_out[6]
                                                                      r  data_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputbuffer_reg[9][13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.550ns  (logic 2.389ns (67.307%)  route 1.161ns (32.693%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clk_IBUF_BUFG_inst/O
                         net (fo=518, unplaced)       0.114     0.678    clk_IBUF_BUFG
                         FDCE                                         r  inputbuffer_reg[9][13]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  inputbuffer_reg[9][13]/Q
                         net (fo=13, unplaced)        0.337     1.162    inputbuffer_reg[9][13]
                                                                      r  mul_tmp[9]/D[24]
                         DSP48E1 (Prop_dsp48e1_D[24]_P[8])
                                                      0.641     1.803 r  mul_tmp[9]/P[8]
                         net (fo=2, unplaced)         0.337     2.140    mul_tmp_n_97_[9]
                                                                      r  data_out_OBUF[3]_inst_i_17/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     2.185 r  data_out_OBUF[3]_inst_i_17/O
                         net (fo=1, unplaced)         0.000     2.185    data_out_OBUF[3]_inst_i_17_n_0
                                                                      r  data_out_OBUF[3]_inst_i_5/S[0]
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.255 r  data_out_OBUF[3]_inst_i_5/O[0]
                         net (fo=2, unplaced)         0.145     2.400    data_out_OBUF[3]_inst_i_5_n_7
                                                                      r  data_out_OBUF[3]_inst_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.184     2.584 r  data_out_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.004     2.588    data_out_OBUF[3]_inst_i_1_n_0
                                                                      r  data_out_OBUF[7]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.677 r  data_out_OBUF[7]_inst_i_1/O[1]
                         net (fo=1, unplaced)         0.337     3.014    data_out_OBUF[5]
                                                                      r  data_out_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         1.213     4.227 r  data_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.227    data_out[5]
                                                                      r  data_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputbuffer_reg[9][13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.554ns  (logic 2.393ns (67.344%)  route 1.161ns (32.656%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=1 LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clk_IBUF_BUFG_inst/O
                         net (fo=518, unplaced)       0.114     0.678    clk_IBUF_BUFG
                         FDCE                                         r  inputbuffer_reg[9][13]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  inputbuffer_reg[9][13]/Q
                         net (fo=13, unplaced)        0.337     1.162    inputbuffer_reg[9][13]
                                                                      r  mul_tmp[9]/D[24]
                         DSP48E1 (Prop_dsp48e1_D[24]_P[8])
                                                      0.641     1.803 r  mul_tmp[9]/P[8]
                         net (fo=2, unplaced)         0.337     2.140    mul_tmp_n_97_[9]
                                                                      r  data_out_OBUF[3]_inst_i_17/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     2.185 r  data_out_OBUF[3]_inst_i_17/O
                         net (fo=1, unplaced)         0.000     2.185    data_out_OBUF[3]_inst_i_17_n_0
                                                                      r  data_out_OBUF[3]_inst_i_5/S[0]
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.255 r  data_out_OBUF[3]_inst_i_5/O[0]
                         net (fo=2, unplaced)         0.145     2.400    data_out_OBUF[3]_inst_i_5_n_7
                                                                      r  data_out_OBUF[3]_inst_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.184     2.584 r  data_out_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.004     2.588    data_out_OBUF[3]_inst_i_1_n_0
                                                                      r  data_out_OBUF[7]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.628 r  data_out_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.628    data_out_OBUF[7]_inst_i_1_n_0
                                                                      r  data_out_OBUF[11]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.681 r  data_out_OBUF[11]_inst_i_1/O[0]
                         net (fo=1, unplaced)         0.337     3.018    data_out_OBUF[8]
                                                                      r  data_out_OBUF[8]_inst/I
                         OBUF (Prop_obuf_I_O)         1.213     4.231 r  data_out_OBUF[8]_inst/O
                         net (fo=0)                   0.000     4.231    data_out[8]
                                                                      r  data_out[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputbuffer_reg[9][13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.555ns  (logic 2.394ns (67.353%)  route 1.161ns (32.647%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clk_IBUF_BUFG_inst/O
                         net (fo=518, unplaced)       0.114     0.678    clk_IBUF_BUFG
                         FDCE                                         r  inputbuffer_reg[9][13]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  inputbuffer_reg[9][13]/Q
                         net (fo=13, unplaced)        0.337     1.162    inputbuffer_reg[9][13]
                                                                      r  mul_tmp[9]/D[24]
                         DSP48E1 (Prop_dsp48e1_D[24]_P[8])
                                                      0.641     1.803 r  mul_tmp[9]/P[8]
                         net (fo=2, unplaced)         0.337     2.140    mul_tmp_n_97_[9]
                                                                      r  data_out_OBUF[3]_inst_i_17/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     2.185 r  data_out_OBUF[3]_inst_i_17/O
                         net (fo=1, unplaced)         0.000     2.185    data_out_OBUF[3]_inst_i_17_n_0
                                                                      r  data_out_OBUF[3]_inst_i_5/S[0]
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.255 r  data_out_OBUF[3]_inst_i_5/O[0]
                         net (fo=2, unplaced)         0.145     2.400    data_out_OBUF[3]_inst_i_5_n_7
                                                                      r  data_out_OBUF[3]_inst_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.184     2.584 r  data_out_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.004     2.588    data_out_OBUF[3]_inst_i_1_n_0
                                                                      r  data_out_OBUF[7]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.679 r  data_out_OBUF[7]_inst_i_1/O[3]
                         net (fo=1, unplaced)         0.337     3.016    data_out_OBUF[7]
                                                                      r  data_out_OBUF[7]_inst/I
                         OBUF (Prop_obuf_I_O)         1.216     4.232 r  data_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.232    data_out[7]
                                                                      r  data_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputbuffer_reg[9][13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.568ns  (logic 2.407ns (67.472%)  route 1.161ns (32.528%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=1 LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clk_IBUF_BUFG_inst/O
                         net (fo=518, unplaced)       0.114     0.678    clk_IBUF_BUFG
                         FDCE                                         r  inputbuffer_reg[9][13]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  inputbuffer_reg[9][13]/Q
                         net (fo=13, unplaced)        0.337     1.162    inputbuffer_reg[9][13]
                                                                      r  mul_tmp[9]/D[24]
                         DSP48E1 (Prop_dsp48e1_D[24]_P[8])
                                                      0.641     1.803 r  mul_tmp[9]/P[8]
                         net (fo=2, unplaced)         0.337     2.140    mul_tmp_n_97_[9]
                                                                      r  data_out_OBUF[3]_inst_i_17/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     2.185 r  data_out_OBUF[3]_inst_i_17/O
                         net (fo=1, unplaced)         0.000     2.185    data_out_OBUF[3]_inst_i_17_n_0
                                                                      r  data_out_OBUF[3]_inst_i_5/S[0]
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.255 r  data_out_OBUF[3]_inst_i_5/O[0]
                         net (fo=2, unplaced)         0.145     2.400    data_out_OBUF[3]_inst_i_5_n_7
                                                                      r  data_out_OBUF[3]_inst_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.184     2.584 r  data_out_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.004     2.588    data_out_OBUF[3]_inst_i_1_n_0
                                                                      r  data_out_OBUF[7]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.628 r  data_out_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.628    data_out_OBUF[7]_inst_i_1_n_0
                                                                      r  data_out_OBUF[11]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.694 r  data_out_OBUF[11]_inst_i_1/O[2]
                         net (fo=1, unplaced)         0.337     3.031    data_out_OBUF[10]
                                                                      r  data_out_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.214     4.245 r  data_out_OBUF[10]_inst/O
                         net (fo=0)                   0.000     4.245    data_out[10]
                                                                      r  data_out[10] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           532 Endpoints
Min Delay           532 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inputbuffer_reg[0][0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.811ns  (logic 1.096ns (38.973%)  route 1.716ns (61.027%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
                                                                      r  rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    rst_n_IBUF
                                                                      r  inputbuffer[0][13]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.895 f  inputbuffer[0][13]_i_1/O
                         net (fo=518, unplaced)       0.916     2.811    inputbuffer[0][13]_i_1_n_0
                         FDCE                                         f  inputbuffer_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  clk_IBUF_BUFG_inst/O
                         net (fo=518, unplaced)       0.439     2.128    clk_IBUF_BUFG
                         FDCE                                         r  inputbuffer_reg[0][0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inputbuffer_reg[0][10]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.811ns  (logic 1.096ns (38.973%)  route 1.716ns (61.027%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
                                                                      r  rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    rst_n_IBUF
                                                                      r  inputbuffer[0][13]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.895 f  inputbuffer[0][13]_i_1/O
                         net (fo=518, unplaced)       0.916     2.811    inputbuffer[0][13]_i_1_n_0
                         FDCE                                         f  inputbuffer_reg[0][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  clk_IBUF_BUFG_inst/O
                         net (fo=518, unplaced)       0.439     2.128    clk_IBUF_BUFG
                         FDCE                                         r  inputbuffer_reg[0][10]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inputbuffer_reg[0][11]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.811ns  (logic 1.096ns (38.973%)  route 1.716ns (61.027%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
                                                                      r  rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    rst_n_IBUF
                                                                      r  inputbuffer[0][13]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.895 f  inputbuffer[0][13]_i_1/O
                         net (fo=518, unplaced)       0.916     2.811    inputbuffer[0][13]_i_1_n_0
                         FDCE                                         f  inputbuffer_reg[0][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  clk_IBUF_BUFG_inst/O
                         net (fo=518, unplaced)       0.439     2.128    clk_IBUF_BUFG
                         FDCE                                         r  inputbuffer_reg[0][11]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inputbuffer_reg[0][12]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.811ns  (logic 1.096ns (38.973%)  route 1.716ns (61.027%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
                                                                      r  rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    rst_n_IBUF
                                                                      r  inputbuffer[0][13]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.895 f  inputbuffer[0][13]_i_1/O
                         net (fo=518, unplaced)       0.916     2.811    inputbuffer[0][13]_i_1_n_0
                         FDCE                                         f  inputbuffer_reg[0][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  clk_IBUF_BUFG_inst/O
                         net (fo=518, unplaced)       0.439     2.128    clk_IBUF_BUFG
                         FDCE                                         r  inputbuffer_reg[0][12]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inputbuffer_reg[0][13]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.811ns  (logic 1.096ns (38.973%)  route 1.716ns (61.027%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
                                                                      r  rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    rst_n_IBUF
                                                                      r  inputbuffer[0][13]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.895 f  inputbuffer[0][13]_i_1/O
                         net (fo=518, unplaced)       0.916     2.811    inputbuffer[0][13]_i_1_n_0
                         FDCE                                         f  inputbuffer_reg[0][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  clk_IBUF_BUFG_inst/O
                         net (fo=518, unplaced)       0.439     2.128    clk_IBUF_BUFG
                         FDCE                                         r  inputbuffer_reg[0][13]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inputbuffer_reg[0][1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.811ns  (logic 1.096ns (38.973%)  route 1.716ns (61.027%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
                                                                      r  rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    rst_n_IBUF
                                                                      r  inputbuffer[0][13]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.895 f  inputbuffer[0][13]_i_1/O
                         net (fo=518, unplaced)       0.916     2.811    inputbuffer[0][13]_i_1_n_0
                         FDCE                                         f  inputbuffer_reg[0][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  clk_IBUF_BUFG_inst/O
                         net (fo=518, unplaced)       0.439     2.128    clk_IBUF_BUFG
                         FDCE                                         r  inputbuffer_reg[0][1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inputbuffer_reg[0][2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.811ns  (logic 1.096ns (38.973%)  route 1.716ns (61.027%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
                                                                      r  rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    rst_n_IBUF
                                                                      r  inputbuffer[0][13]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.895 f  inputbuffer[0][13]_i_1/O
                         net (fo=518, unplaced)       0.916     2.811    inputbuffer[0][13]_i_1_n_0
                         FDCE                                         f  inputbuffer_reg[0][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  clk_IBUF_BUFG_inst/O
                         net (fo=518, unplaced)       0.439     2.128    clk_IBUF_BUFG
                         FDCE                                         r  inputbuffer_reg[0][2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inputbuffer_reg[0][3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.811ns  (logic 1.096ns (38.973%)  route 1.716ns (61.027%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
                                                                      r  rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    rst_n_IBUF
                                                                      r  inputbuffer[0][13]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.895 f  inputbuffer[0][13]_i_1/O
                         net (fo=518, unplaced)       0.916     2.811    inputbuffer[0][13]_i_1_n_0
                         FDCE                                         f  inputbuffer_reg[0][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  clk_IBUF_BUFG_inst/O
                         net (fo=518, unplaced)       0.439     2.128    clk_IBUF_BUFG
                         FDCE                                         r  inputbuffer_reg[0][3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inputbuffer_reg[0][4]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.811ns  (logic 1.096ns (38.973%)  route 1.716ns (61.027%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
                                                                      r  rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    rst_n_IBUF
                                                                      r  inputbuffer[0][13]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.895 f  inputbuffer[0][13]_i_1/O
                         net (fo=518, unplaced)       0.916     2.811    inputbuffer[0][13]_i_1_n_0
                         FDCE                                         f  inputbuffer_reg[0][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  clk_IBUF_BUFG_inst/O
                         net (fo=518, unplaced)       0.439     2.128    clk_IBUF_BUFG
                         FDCE                                         r  inputbuffer_reg[0][4]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inputbuffer_reg[0][5]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.811ns  (logic 1.096ns (38.973%)  route 1.716ns (61.027%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
                                                                      r  rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    rst_n_IBUF
                                                                      r  inputbuffer[0][13]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.895 f  inputbuffer[0][13]_i_1/O
                         net (fo=518, unplaced)       0.916     2.811    inputbuffer[0][13]_i_1_n_0
                         FDCE                                         f  inputbuffer_reg[0][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  clk_IBUF_BUFG_inst/O
                         net (fo=518, unplaced)       0.439     2.128    clk_IBUF_BUFG
                         FDCE                                         r  inputbuffer_reg[0][5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_in[0]
                            (input port)
  Destination:            inputbuffer_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_in[0] (IN)
                         net (fo=0)                   0.000     0.000    data_in[0]
                                                                      r  data_in_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  data_in_IBUF[0]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    data_in_IBUF[0]
                         FDCE                                         r  inputbuffer_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  clk_IBUF_BUFG_inst/O
                         net (fo=518, unplaced)       0.259     1.032    clk_IBUF_BUFG
                         FDCE                                         r  inputbuffer_reg[0][0]/C

Slack:                    inf
  Source:                 data_in[10]
                            (input port)
  Destination:            inputbuffer_reg[0][10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_in[10] (IN)
                         net (fo=0)                   0.000     0.000    data_in[10]
                                                                      r  data_in_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  data_in_IBUF[10]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    data_in_IBUF[10]
                         FDCE                                         r  inputbuffer_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  clk_IBUF_BUFG_inst/O
                         net (fo=518, unplaced)       0.259     1.032    clk_IBUF_BUFG
                         FDCE                                         r  inputbuffer_reg[0][10]/C

Slack:                    inf
  Source:                 data_in[11]
                            (input port)
  Destination:            inputbuffer_reg[0][11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_in[11] (IN)
                         net (fo=0)                   0.000     0.000    data_in[11]
                                                                      r  data_in_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  data_in_IBUF[11]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    data_in_IBUF[11]
                         FDCE                                         r  inputbuffer_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  clk_IBUF_BUFG_inst/O
                         net (fo=518, unplaced)       0.259     1.032    clk_IBUF_BUFG
                         FDCE                                         r  inputbuffer_reg[0][11]/C

Slack:                    inf
  Source:                 data_in[12]
                            (input port)
  Destination:            inputbuffer_reg[0][12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_in[12] (IN)
                         net (fo=0)                   0.000     0.000    data_in[12]
                                                                      r  data_in_IBUF[12]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  data_in_IBUF[12]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    data_in_IBUF[12]
                         FDCE                                         r  inputbuffer_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  clk_IBUF_BUFG_inst/O
                         net (fo=518, unplaced)       0.259     1.032    clk_IBUF_BUFG
                         FDCE                                         r  inputbuffer_reg[0][12]/C

Slack:                    inf
  Source:                 data_in[13]
                            (input port)
  Destination:            inputbuffer_reg[0][13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_in[13] (IN)
                         net (fo=0)                   0.000     0.000    data_in[13]
                                                                      r  data_in_IBUF[13]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  data_in_IBUF[13]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    data_in_IBUF[13]
                         FDCE                                         r  inputbuffer_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  clk_IBUF_BUFG_inst/O
                         net (fo=518, unplaced)       0.259     1.032    clk_IBUF_BUFG
                         FDCE                                         r  inputbuffer_reg[0][13]/C

Slack:                    inf
  Source:                 data_in[1]
                            (input port)
  Destination:            inputbuffer_reg[0][1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_in[1] (IN)
                         net (fo=0)                   0.000     0.000    data_in[1]
                                                                      r  data_in_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  data_in_IBUF[1]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    data_in_IBUF[1]
                         FDCE                                         r  inputbuffer_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  clk_IBUF_BUFG_inst/O
                         net (fo=518, unplaced)       0.259     1.032    clk_IBUF_BUFG
                         FDCE                                         r  inputbuffer_reg[0][1]/C

Slack:                    inf
  Source:                 data_in[2]
                            (input port)
  Destination:            inputbuffer_reg[0][2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_in[2] (IN)
                         net (fo=0)                   0.000     0.000    data_in[2]
                                                                      r  data_in_IBUF[2]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  data_in_IBUF[2]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    data_in_IBUF[2]
                         FDCE                                         r  inputbuffer_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  clk_IBUF_BUFG_inst/O
                         net (fo=518, unplaced)       0.259     1.032    clk_IBUF_BUFG
                         FDCE                                         r  inputbuffer_reg[0][2]/C

Slack:                    inf
  Source:                 data_in[3]
                            (input port)
  Destination:            inputbuffer_reg[0][3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_in[3] (IN)
                         net (fo=0)                   0.000     0.000    data_in[3]
                                                                      r  data_in_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  data_in_IBUF[3]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    data_in_IBUF[3]
                         FDCE                                         r  inputbuffer_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  clk_IBUF_BUFG_inst/O
                         net (fo=518, unplaced)       0.259     1.032    clk_IBUF_BUFG
                         FDCE                                         r  inputbuffer_reg[0][3]/C

Slack:                    inf
  Source:                 data_in[4]
                            (input port)
  Destination:            inputbuffer_reg[0][4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_in[4] (IN)
                         net (fo=0)                   0.000     0.000    data_in[4]
                                                                      r  data_in_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  data_in_IBUF[4]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    data_in_IBUF[4]
                         FDCE                                         r  inputbuffer_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  clk_IBUF_BUFG_inst/O
                         net (fo=518, unplaced)       0.259     1.032    clk_IBUF_BUFG
                         FDCE                                         r  inputbuffer_reg[0][4]/C

Slack:                    inf
  Source:                 data_in[5]
                            (input port)
  Destination:            inputbuffer_reg[0][5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_in[5] (IN)
                         net (fo=0)                   0.000     0.000    data_in[5]
                                                                      r  data_in_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  data_in_IBUF[5]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    data_in_IBUF[5]
                         FDCE                                         r  inputbuffer_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  clk_IBUF_BUFG_inst/O
                         net (fo=518, unplaced)       0.259     1.032    clk_IBUF_BUFG
                         FDCE                                         r  inputbuffer_reg[0][5]/C





