{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683515342452 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683515342453 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May  7 20:09:02 2023 " "Processing started: Sun May  7 20:09:02 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683515342453 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683515342453 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part5 -c part5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part5 -c part5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683515342453 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683515343788 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683515343788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part5.v 1 1 " "Found 1 design units, including 1 entities, in source file part5.v" { { "Info" "ISGN_ENTITY_NAME" "1 part5 " "Found entity 1: part5" {  } { { "part5.v" "" { Text "C:/Users/user/Desktop/amina/lab10/part5.Verilog/part5.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683515366146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683515366146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file flipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 flipflop " "Found entity 1: flipflop" {  } { { "flipflop.v" "" { Text "C:/Users/user/Desktop/amina/lab10/part5.Verilog/flipflop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683515366152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683515366152 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "proc.v(124) " "Verilog HDL information at proc.v(124): always construct contains both blocking and non-blocking assignments" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/lab10/part5.Verilog/proc.v" 124 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1683515366167 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "proc.v(292) " "Verilog HDL warning at proc.v(292): extended using \"x\" or \"z\"" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/lab10/part5.Verilog/proc.v" 292 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1683515366186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc.v 5 5 " "Found 5 design units, including 5 entities, in source file proc.v" { { "Info" "ISGN_ENTITY_NAME" "1 proc " "Found entity 1: proc" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/lab10/part5.Verilog/proc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683515366188 ""} { "Info" "ISGN_ENTITY_NAME" "2 pc_count " "Found entity 2: pc_count" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/lab10/part5.Verilog/proc.v" 296 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683515366188 ""} { "Info" "ISGN_ENTITY_NAME" "3 dec3to8 " "Found entity 3: dec3to8" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/lab10/part5.Verilog/proc.v" 311 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683515366188 ""} { "Info" "ISGN_ENTITY_NAME" "4 regn " "Found entity 4: regn" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/lab10/part5.Verilog/proc.v" 333 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683515366188 ""} { "Info" "ISGN_ENTITY_NAME" "5 flag " "Found entity 5: flag" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/lab10/part5.Verilog/proc.v" 347 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683515366188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683515366188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7.v 2 2 " "Found 2 design units, including 2 entities, in source file seg7.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Found entity 1: seg7" {  } { { "seg7.v" "" { Text "C:/Users/user/Desktop/amina/lab10/part5.Verilog/seg7.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683515366192 ""} { "Info" "ISGN_ENTITY_NAME" "2 reg7 " "Found entity 2: reg7" {  } { { "seg7.v" "" { Text "C:/Users/user/Desktop/amina/lab10/part5.Verilog/seg7.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683515366192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683515366192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inst_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file inst_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 inst_mem " "Found entity 1: inst_mem" {  } { { "inst_mem.v" "" { Text "C:/Users/user/Desktop/amina/lab10/part5.Verilog/inst_mem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683515366226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683515366226 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "part5 " "Elaborating entity \"part5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683515366704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflop flipflop:U1 " "Elaborating entity \"flipflop\" for hierarchy \"flipflop:U1\"" {  } { { "part5.v" "U1" { Text "C:/Users/user/Desktop/amina/lab10/part5.Verilog/part5.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683515367012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc proc:U3 " "Elaborating entity \"proc\" for hierarchy \"proc:U3\"" {  } { { "part5.v" "U3" { Text "C:/Users/user/Desktop/amina/lab10/part5.Verilog/part5.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683515367072 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "carry proc.v(268) " "Verilog HDL Always Construct warning at proc.v(268): inferring latch(es) for variable \"carry\", which holds its previous value in one or more paths through the always construct" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/lab10/part5.Verilog/proc.v" 268 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683515367124 "|part5|proc:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry proc.v(274) " "Inferred latch for \"carry\" at proc.v(274)" {  } { { "proc.v" "" { Text "C:/Users/user/Desktop/amina/lab10/part5.Verilog/proc.v" 274 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683515367124 "|part5|proc:U3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flag proc:U3\|flag:findFlag " "Elaborating entity \"flag\" for hierarchy \"proc:U3\|flag:findFlag\"" {  } { { "proc.v" "findFlag" { Text "C:/Users/user/Desktop/amina/lab10/part5.Verilog/proc.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683515367127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec3to8 proc:U3\|dec3to8:decX " "Elaborating entity \"dec3to8\" for hierarchy \"proc:U3\|dec3to8:decX\"" {  } { { "proc.v" "decX" { Text "C:/Users/user/Desktop/amina/lab10/part5.Verilog/proc.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683515367136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regn proc:U3\|regn:reg_0 " "Elaborating entity \"regn\" for hierarchy \"proc:U3\|regn:reg_0\"" {  } { { "proc.v" "reg_0" { Text "C:/Users/user/Desktop/amina/lab10/part5.Verilog/proc.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683515367182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_count proc:U3\|pc_count:reg_pc " "Elaborating entity \"pc_count\" for hierarchy \"proc:U3\|pc_count:reg_pc\"" {  } { { "proc.v" "reg_pc" { Text "C:/Users/user/Desktop/amina/lab10/part5.Verilog/proc.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683515367205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inst_mem inst_mem:U4 " "Elaborating entity \"inst_mem\" for hierarchy \"inst_mem:U4\"" {  } { { "part5.v" "U4" { Text "C:/Users/user/Desktop/amina/lab10/part5.Verilog/part5.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683515367227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram inst_mem:U4\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"inst_mem:U4\|altsyncram:altsyncram_component\"" {  } { { "inst_mem.v" "altsyncram_component" { Text "C:/Users/user/Desktop/amina/lab10/part5.Verilog/inst_mem.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683515367766 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "inst_mem:U4\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"inst_mem:U4\|altsyncram:altsyncram_component\"" {  } { { "inst_mem.v" "" { Text "C:/Users/user/Desktop/amina/lab10/part5.Verilog/inst_mem.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683515367792 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "inst_mem:U4\|altsyncram:altsyncram_component " "Instantiated megafunction \"inst_mem:U4\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683515367797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683515367797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file memory.mif " "Parameter \"init_file\" = \"memory.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683515367797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683515367797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683515367797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683515367797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683515367797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683515367797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683515367797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683515367797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683515367797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683515367797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683515367797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683515367797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683515367797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683515367797 ""}  } { { "inst_mem.v" "" { Text "C:/Users/user/Desktop/amina/lab10/part5.Verilog/inst_mem.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683515367797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0gj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0gj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0gj1 " "Found entity 1: altsyncram_0gj1" {  } { { "db/altsyncram_0gj1.tdf" "" { Text "C:/Users/user/Desktop/amina/lab10/part5.Verilog/db/altsyncram_0gj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683515368087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683515368087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0gj1 inst_mem:U4\|altsyncram:altsyncram_component\|altsyncram_0gj1:auto_generated " "Elaborating entity \"altsyncram_0gj1\" for hierarchy \"inst_mem:U4\|altsyncram:altsyncram_component\|altsyncram_0gj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683515368087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regn regn:U5 " "Elaborating entity \"regn\" for hierarchy \"regn:U5\"" {  } { { "part5.v" "U5" { Text "C:/Users/user/Desktop/amina/lab10/part5.Verilog/part5.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683515368130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7 seg7:U6 " "Elaborating entity \"seg7\" for hierarchy \"seg7:U6\"" {  } { { "part5.v" "U6" { Text "C:/Users/user/Desktop/amina/lab10/part5.Verilog/part5.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683515368152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg7 seg7:U6\|reg7:reg_R0 " "Elaborating entity \"reg7\" for hierarchy \"seg7:U6\|reg7:reg_R0\"" {  } { { "seg7.v" "reg_R0" { Text "C:/Users/user/Desktop/amina/lab10/part5.Verilog/seg7.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683515368166 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1683515373112 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1683515375251 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/user/Desktop/amina/lab10/part5.Verilog/part5.map.smsg " "Generated suppressed messages file C:/Users/user/Desktop/amina/lab10/part5.Verilog/part5.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683515376347 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1683515377395 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683515377395 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "792 " "Implemented 792 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1683515378883 ""} { "Info" "ICUT_CUT_TM_OPINS" "164 " "Implemented 164 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1683515378883 ""} { "Info" "ICUT_CUT_TM_LCELLS" "600 " "Implemented 600 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1683515378883 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1683515378883 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1683515378883 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4772 " "Peak virtual memory: 4772 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683515378949 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May  7 20:09:38 2023 " "Processing ended: Sun May  7 20:09:38 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683515378949 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683515378949 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683515378949 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683515378949 ""}
