#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Mon Mar  4 19:08:47 2024
# Process ID: 19504
# Current directory: D:/Documents/xilinx/CPU-ALU-stuff
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21212 D:\Documents\xilinx\CPU-ALU-stuff\CPU-ALU-stuff.xpr
# Log file: D:/Documents/xilinx/CPU-ALU-stuff/vivado.log
# Journal file: D:/Documents/xilinx/CPU-ALU-stuff\vivado.jou
# Running On: DESKTOP-SMT4I8Q, OS: Windows, CPU Frequency: 3500 MHz, CPU Physical cores: 12, Host memory: 17090 MB
#-----------------------------------------------------------
start_gui
open_project D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.xpr
update_compile_order -fileset sources_1
close [ open D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/Control.vhd w ]
add_files D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/Control.vhd
update_compile_order -fileset sources_1
launch_simulation
source Datapath_tb.tcl
restart
run 100 ns
run 100 ns
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Control [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
synth_design -top Control -part xc7k70tfbv676-3 -lint 
synth_design -rtl -rtl_skip_mlo -name rtl_1
close_design
synth_design -top Control -part xc7k70tfbv676-3 -lint 
synth_design -rtl -rtl_skip_mlo -name rtl_1
close_design
synth_design -top Control -part xc7k70tfbv676-3 -lint 
synth_design -rtl -rtl_skip_mlo -name rtl_1
close_design
synth_design -top Control -part xc7k70tfbv676-3 -lint 
synth_design -rtl -rtl_skip_mlo -name rtl_1
close_design
close [ open D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/CPU.vhd w ]
add_files D:/Documents/xilinx/CPU-ALU-stuff/CPU-ALU-stuff.srcs/sources_1/new/CPU.vhd
update_compile_order -fileset sources_1
launch_simulation
source Datapath_tb.tcl
restart
run 100 ns
run 100 ns
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top CPU [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
synth_design -top CPU -part xc7k70tfbv676-3 -lint 
synth_design -rtl -rtl_skip_mlo -name rtl_1
close_design
reset_run synth_1
launch_runs synth_1 -jobs 12
launch_runs impl_1 -jobs 12
wait_on_run impl_1
launch_simulation
source Datapath_tb.tcl
restart
run 100 ns
run 100 ns
restart
run 100 ns
run 100 ns
close_sim
