{
  "Top": "adders",
  "RtlTop": "adders",
  "RtlPrefix": "",
  "SourceLanguage": "c",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "kintex7",
    "Device": "xc7k160t",
    "Package": "fbg484",
    "Speed": "-1"
  },
  "HlsSolution": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "1",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "3",
    "Uncertainty": "0.125"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 1.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "adders",
    "Version": "1.0",
    "DisplayName": "Adders",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP"
  },
  "Files": {
    "CSource": ["..\/..\/adders.c"],
    "Vhdl": [
      "impl\/vhdl\/adders_add_32ns_3bkb.vhd",
      "impl\/vhdl\/adders.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/adders_add_32ns_3bkb.v",
      "impl\/verilog\/adders.v"
    ],
    "Misc": ["impl\/misc\/logo.png"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "reset": "ap_rst"
    },
    "ap_return": {
      "type": "data",
      "dir": "out",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }}
    },
    "ap_rst": {
      "type": "reset",
      "polarity": "ACTIVE_HIGH",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "in1": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }}
    },
    "in2": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }}
    },
    "in3": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }}
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_return": {
      "dir": "out",
      "width": "32"
    },
    "in1": {
      "dir": "in",
      "width": "32"
    },
    "in2": {
      "dir": "in",
      "width": "32"
    },
    "in3": {
      "dir": "in",
      "width": "32"
    }
  },
  "CPorts": {
    "ap_return": {
      "interfaceRef": "ap_return",
      "dir": "out",
      "dataWidth": "32"
    },
    "in1": {
      "interfaceRef": "in1",
      "dir": "in",
      "dataWidth": "32",
      "handshakeRef": "ap_none"
    },
    "in2": {
      "interfaceRef": "in2",
      "dir": "in",
      "dataWidth": "32",
      "handshakeRef": "ap_none"
    },
    "in3": {
      "interfaceRef": "in3",
      "dir": "in",
      "dataWidth": "32",
      "handshakeRef": "ap_none"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "adders"},
    "Metrics": {"adders": {
        "Latency": {
          "LatencyBest": "3",
          "LatencyAvg": "3",
          "LatencyWorst": "3",
          "PipelineII": "4",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "1.00",
          "Uncertainty": "0.12",
          "Estimate": "1.53"
        },
        "Area": {
          "FF": "342",
          "LUT": "101",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      }}
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2019-01-02 17:24:16 CET",
    "ToolName": "vivado_hls",
    "ToolVersion": "2017.4"
  }
}
