# samsung-pd-training
- [Day-0-Installation](#day-0-Installation)

- [Day-1-Introduction to Verilog RTL design and Synthesis](#Day-1--Introduction-to-Verilog-RTL-design-and-Synthesis)
- ## Day-0-Installation
<details>
 <summary> Summary </summary>
 Getting started with the tools like, Prime Time, Design Compiler, yosys, iverilog, gtkview
 Below is the screenshot showing sucessful launch:

<img width="1085" alt="yosys" src="[https://github.com/jagdishthakur904/samsung-pd-training-#day0/yosys.PNG](https://github.com/jagdishthakur904/samsung-pd-training/blob/master/samsung-pd-training-%23day0/yosys.PNG)https://github.com/jagdishthakur904/samsung-pd-training/blob/master/samsung-pd-training-%23day0/yosys.PNG">
