Time resolution is 1 ps
$finish called at time : 115 ns : File "C:/FPGA_lab/lab/moore_non-overlapping/moore_non-overlapping.srcs/sim_1/new/tb.v" Line 44
