`timescale 10ns/1ps
module counter_sec (
	input clk_1Hz,    // Clock
	input rst_n,  // Asynchronous reset active low
	input inc_sec,
	//output reg inc_min,
	output reg [5:0] out_sec 
);
	
	parameter rst_numb_sec = 59;
	reg reset_s;	
	always @(posedge clk_1Hz or negedge rst_n) begin
		if(~rst_n) begin
			out_sec <= 0;
			//inc_min <= 0;
		end else begin
			reset_s = (out_sec==rst_numb_sec)?1:0;
			if (reset_s) begin
				out_sec <= 0;
				//inc_min <= 1;
			end
			else if (inc_sec)
			begin 
				out_sec <= out_sec + 1;
				//inc_min <= 0;
			end
		end
	end
endmodule
