<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="processor_sim_behav.wdb" id="1">
         <top_modules>
            <top_module name="processor_sim" />
            <top_module name="vcomponents" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="0fs"></ZoomStartTime>
      <ZoomEndTime time="54129932289fs"></ZoomEndTime>
      <Cursor1Time time="0fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="175"></NameColumnWidth>
      <ValueColumnWidth column_width="167"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="96" />
   <wvobject fp_name="/processor_sim/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_sim/rst" type="logic">
      <obj_property name="ElementShortName">rst</obj_property>
      <obj_property name="ObjectShortName">rst</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_sim/in_port" type="array">
      <obj_property name="ElementShortName">in_port[15:0]</obj_property>
      <obj_property name="ObjectShortName">in_port[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_sim/out_port" type="array">
      <obj_property name="ElementShortName">out_port[15:0]</obj_property>
      <obj_property name="ObjectShortName">out_port[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_sim/clk_period" type="other">
      <obj_property name="ElementShortName">clk_period</obj_property>
      <obj_property name="ObjectShortName">clk_period</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider310">
      <obj_property name="label">IF/ID</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_sim/u0/ifid0/instr_in" type="array">
      <obj_property name="ElementShortName">instr_in[15:0]</obj_property>
      <obj_property name="ObjectShortName">instr_in[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_sim/u0/ifid0/PC_addr_in" type="array">
      <obj_property name="ElementShortName">PC_addr_in[15:0]</obj_property>
      <obj_property name="ObjectShortName">PC_addr_in[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_sim/u0/ifid0/PC_addr_out" type="array">
      <obj_property name="ElementShortName">PC_addr_out[15:0]</obj_property>
      <obj_property name="ObjectShortName">PC_addr_out[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_sim/u0/ifid0/op_pass" type="array">
      <obj_property name="ElementShortName">op_pass[15:0]</obj_property>
      <obj_property name="ObjectShortName">op_pass[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_sim/u0/ifid0/op_code" type="array">
      <obj_property name="ElementShortName">op_code[6:0]</obj_property>
      <obj_property name="ObjectShortName">op_code[6:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_sim/u0/ifid0/instr_format" type="array">
      <obj_property name="ElementShortName">instr_format[2:0]</obj_property>
      <obj_property name="ObjectShortName">instr_format[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_sim/u0/ifid0/reg1_addr" type="array">
      <obj_property name="ElementShortName">reg1_addr[2:0]</obj_property>
      <obj_property name="ObjectShortName">reg1_addr[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_sim/u0/ifid0/reg2_addr" type="array">
      <obj_property name="ElementShortName">reg2_addr[2:0]</obj_property>
      <obj_property name="ObjectShortName">reg2_addr[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_sim/u0/ifid0/ra_addr_out" type="array">
      <obj_property name="ElementShortName">ra_addr_out[2:0]</obj_property>
      <obj_property name="ObjectShortName">ra_addr_out[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_sim/u0/ifid0/mem_oper_out" type="logic">
      <obj_property name="ElementShortName">mem_oper_out</obj_property>
      <obj_property name="ObjectShortName">mem_oper_out</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_sim/u0/ifid0/wb_oper_out" type="logic">
      <obj_property name="ElementShortName">wb_oper_out</obj_property>
      <obj_property name="ObjectShortName">wb_oper_out</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_sim/u0/ifid0/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_sim/u0/ifid0/rst" type="logic">
      <obj_property name="ElementShortName">rst</obj_property>
      <obj_property name="ObjectShortName">rst</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_sim/u0/ifid0/if_id_sig" type="array">
      <obj_property name="ElementShortName">if_id_sig</obj_property>
      <obj_property name="ObjectShortName">if_id_sig</obj_property>
      <obj_property name="isExpanded"></obj_property>
   </wvobject>
   <wvobject fp_name="/processor_sim/u0/ifid0/format" type="array">
      <obj_property name="ElementShortName">format[2:0]</obj_property>
      <obj_property name="ObjectShortName">format[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_sim/u0/ifid0/IF_ID_INIT" type="array">
      <obj_property name="ElementShortName">IF_ID_INIT</obj_property>
      <obj_property name="ObjectShortName">IF_ID_INIT</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider328">
      <obj_property name="label">ID/EX</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_sim/u0/idex0/data_1" type="array">
      <obj_property name="ElementShortName">data_1[15:0]</obj_property>
      <obj_property name="ObjectShortName">data_1[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_sim/u0/idex0/data_2" type="array">
      <obj_property name="ElementShortName">data_2[15:0]</obj_property>
      <obj_property name="ObjectShortName">data_2[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_sim/u0/idex0/operand_3" type="array">
      <obj_property name="ElementShortName">operand_3[15:0]</obj_property>
      <obj_property name="ObjectShortName">operand_3[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_sim/u0/idex0/opcode_in" type="array">
      <obj_property name="ElementShortName">opcode_in[6:0]</obj_property>
      <obj_property name="ObjectShortName">opcode_in[6:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_sim/u0/idex0/instr_form_in" type="array">
      <obj_property name="ElementShortName">instr_form_in[2:0]</obj_property>
      <obj_property name="ObjectShortName">instr_form_in[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_sim/u0/idex0/ra_addr_in" type="array">
      <obj_property name="ElementShortName">ra_addr_in[2:0]</obj_property>
      <obj_property name="ObjectShortName">ra_addr_in[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_sim/u0/idex0/PC_addr_in" type="array">
      <obj_property name="ElementShortName">PC_addr_in[15:0]</obj_property>
      <obj_property name="ObjectShortName">PC_addr_in[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_sim/u0/idex0/mem_oper_in" type="logic">
      <obj_property name="ElementShortName">mem_oper_in</obj_property>
      <obj_property name="ObjectShortName">mem_oper_in</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_sim/u0/idex0/wb_oper_in" type="logic">
      <obj_property name="ElementShortName">wb_oper_in</obj_property>
      <obj_property name="ObjectShortName">wb_oper_in</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_sim/u0/idex0/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_sim/u0/idex0/rst" type="logic">
      <obj_property name="ElementShortName">rst</obj_property>
      <obj_property name="ObjectShortName">rst</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_sim/u0/idex0/operand1" type="array">
      <obj_property name="ElementShortName">operand1[15:0]</obj_property>
      <obj_property name="ObjectShortName">operand1[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_sim/u0/idex0/operand2" type="array">
      <obj_property name="ElementShortName">operand2[15:0]</obj_property>
      <obj_property name="ObjectShortName">operand2[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_sim/u0/idex0/opcode_out" type="array">
      <obj_property name="ElementShortName">opcode_out[6:0]</obj_property>
      <obj_property name="ObjectShortName">opcode_out[6:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_sim/u0/idex0/alu_mode_out" type="array">
      <obj_property name="ElementShortName">alu_mode_out[2:0]</obj_property>
      <obj_property name="ObjectShortName">alu_mode_out[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_sim/u0/idex0/instr_form_out" type="array">
      <obj_property name="ElementShortName">instr_form_out[2:0]</obj_property>
      <obj_property name="ObjectShortName">instr_form_out[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_sim/u0/idex0/PC_addr_out" type="array">
      <obj_property name="ElementShortName">PC_addr_out[15:0]</obj_property>
      <obj_property name="ObjectShortName">PC_addr_out[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_sim/u0/idex0/dest_mem_data" type="array">
      <obj_property name="ElementShortName">dest_mem_data[15:0]</obj_property>
      <obj_property name="ObjectShortName">dest_mem_data[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_sim/u0/idex0/src_mem_data" type="array">
      <obj_property name="ElementShortName">src_mem_data[15:0]</obj_property>
      <obj_property name="ObjectShortName">src_mem_data[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_sim/u0/idex0/ra_addr_out" type="array">
      <obj_property name="ElementShortName">ra_addr_out[2:0]</obj_property>
      <obj_property name="ObjectShortName">ra_addr_out[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_sim/u0/idex0/mem_oper_out" type="logic">
      <obj_property name="ElementShortName">mem_oper_out</obj_property>
      <obj_property name="ObjectShortName">mem_oper_out</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_sim/u0/idex0/wb_oper_out" type="logic">
      <obj_property name="ElementShortName">wb_oper_out</obj_property>
      <obj_property name="ObjectShortName">wb_oper_out</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_sim/u0/idex0/id_ex_sig" type="array">
      <obj_property name="ElementShortName">id_ex_sig</obj_property>
      <obj_property name="ObjectShortName">id_ex_sig</obj_property>
      <obj_property name="isExpanded"></obj_property>
   </wvobject>
   <wvobject fp_name="/processor_sim/u0/idex0/ID_EX_INIT" type="array">
      <obj_property name="ElementShortName">ID_EX_INIT</obj_property>
      <obj_property name="ObjectShortName">ID_EX_INIT</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider353">
      <obj_property name="label">EX/MEM</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_sim/u0/exmem0/alu_result" type="array">
      <obj_property name="ElementShortName">alu_result[15:0]</obj_property>
      <obj_property name="ObjectShortName">alu_result[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_sim/u0/exmem0/instr_form_in" type="array">
      <obj_property name="ElementShortName">instr_form_in[2:0]</obj_property>
      <obj_property name="ObjectShortName">instr_form_in[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_sim/u0/exmem0/opcode_in" type="array">
      <obj_property name="ElementShortName">opcode_in[6:0]</obj_property>
      <obj_property name="ObjectShortName">opcode_in[6:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_sim/u0/exmem0/PC_addr_in" type="array">
      <obj_property name="ElementShortName">PC_addr_in[15:0]</obj_property>
      <obj_property name="ObjectShortName">PC_addr_in[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_sim/u0/exmem0/dest_data_in" type="array">
      <obj_property name="ElementShortName">dest_data_in[15:0]</obj_property>
      <obj_property name="ObjectShortName">dest_data_in[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_sim/u0/exmem0/src_data_in" type="array">
      <obj_property name="ElementShortName">src_data_in[15:0]</obj_property>
      <obj_property name="ObjectShortName">src_data_in[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_sim/u0/exmem0/ra_addr_in" type="array">
      <obj_property name="ElementShortName">ra_addr_in[2:0]</obj_property>
      <obj_property name="ObjectShortName">ra_addr_in[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_sim/u0/exmem0/mem_oper_in" type="logic">
      <obj_property name="ElementShortName">mem_oper_in</obj_property>
      <obj_property name="ObjectShortName">mem_oper_in</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_sim/u0/exmem0/wb_oper_in" type="logic">
      <obj_property name="ElementShortName">wb_oper_in</obj_property>
      <obj_property name="ObjectShortName">wb_oper_in</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_sim/u0/exmem0/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_sim/u0/exmem0/rst" type="logic">
      <obj_property name="ElementShortName">rst</obj_property>
      <obj_property name="ObjectShortName">rst</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_sim/u0/exmem0/alu_result_out" type="array">
      <obj_property name="ElementShortName">alu_result_out[15:0]</obj_property>
      <obj_property name="ObjectShortName">alu_result_out[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_sim/u0/exmem0/PC_addr_out" type="array">
      <obj_property name="ElementShortName">PC_addr_out[15:0]</obj_property>
      <obj_property name="ObjectShortName">PC_addr_out[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_sim/u0/exmem0/dest_data" type="array">
      <obj_property name="ElementShortName">dest_data[15:0]</obj_property>
      <obj_property name="ObjectShortName">dest_data[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_sim/u0/exmem0/src_data" type="array">
      <obj_property name="ElementShortName">src_data[15:0]</obj_property>
      <obj_property name="ObjectShortName">src_data[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_sim/u0/exmem0/opcode_out" type="array">
      <obj_property name="ElementShortName">opcode_out[6:0]</obj_property>
      <obj_property name="ObjectShortName">opcode_out[6:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_sim/u0/exmem0/instr_form_out" type="array">
      <obj_property name="ElementShortName">instr_form_out[2:0]</obj_property>
      <obj_property name="ObjectShortName">instr_form_out[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_sim/u0/exmem0/ra_addr_out" type="array">
      <obj_property name="ElementShortName">ra_addr_out[2:0]</obj_property>
      <obj_property name="ObjectShortName">ra_addr_out[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_sim/u0/exmem0/mem_oper_out" type="array">
      <obj_property name="ElementShortName">mem_oper_out[1:0]</obj_property>
      <obj_property name="ObjectShortName">mem_oper_out[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_sim/u0/exmem0/wb_oper_out" type="logic">
      <obj_property name="ElementShortName">wb_oper_out</obj_property>
      <obj_property name="ObjectShortName">wb_oper_out</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_sim/u0/exmem0/ex_mem_sig" type="array">
      <obj_property name="ElementShortName">ex_mem_sig</obj_property>
      <obj_property name="ObjectShortName">ex_mem_sig</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_sim/u0/exmem0/EX_MEM_INIT" type="array">
      <obj_property name="ElementShortName">EX_MEM_INIT</obj_property>
      <obj_property name="ObjectShortName">EX_MEM_INIT</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider376">
      <obj_property name="label">WB</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_sim/u0/memwb0/mem_data_in" type="array">
      <obj_property name="ElementShortName">mem_data_in[15:0]</obj_property>
      <obj_property name="ObjectShortName">mem_data_in[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_sim/u0/memwb0/alu_result_in" type="array">
      <obj_property name="ElementShortName">alu_result_in[15:0]</obj_property>
      <obj_property name="ObjectShortName">alu_result_in[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_sim/u0/memwb0/instr_format_in" type="array">
      <obj_property name="ElementShortName">instr_format_in[2:0]</obj_property>
      <obj_property name="ObjectShortName">instr_format_in[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_sim/u0/memwb0/pc_addr_in" type="array">
      <obj_property name="ElementShortName">pc_addr_in[15:0]</obj_property>
      <obj_property name="ObjectShortName">pc_addr_in[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_sim/u0/memwb0/opcode_in" type="array">
      <obj_property name="ElementShortName">opcode_in[6:0]</obj_property>
      <obj_property name="ObjectShortName">opcode_in[6:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_sim/u0/memwb0/ra_addr_in" type="array">
      <obj_property name="ElementShortName">ra_addr_in[2:0]</obj_property>
      <obj_property name="ObjectShortName">ra_addr_in[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_sim/u0/memwb0/wb_oper_in" type="logic">
      <obj_property name="ElementShortName">wb_oper_in</obj_property>
      <obj_property name="ObjectShortName">wb_oper_in</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_sim/u0/memwb0/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_sim/u0/memwb0/rst" type="logic">
      <obj_property name="ElementShortName">rst</obj_property>
      <obj_property name="ObjectShortName">rst</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_sim/u0/memwb0/wb_data_out" type="array">
      <obj_property name="ElementShortName">wb_data_out[15:0]</obj_property>
      <obj_property name="ObjectShortName">wb_data_out[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_sim/u0/memwb0/ra_addr_out" type="array">
      <obj_property name="ElementShortName">ra_addr_out[2:0]</obj_property>
      <obj_property name="ObjectShortName">ra_addr_out[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_sim/u0/memwb0/wb_oper_out" type="array">
      <obj_property name="ElementShortName">wb_oper_out[1:0]</obj_property>
      <obj_property name="ObjectShortName">wb_oper_out[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_sim/u0/memwb0/mem_wb_sig" type="array">
      <obj_property name="ElementShortName">mem_wb_sig</obj_property>
      <obj_property name="ObjectShortName">mem_wb_sig</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_sim/u0/memwb0/MEM_WB_INIT" type="array">
      <obj_property name="ElementShortName">MEM_WB_INIT</obj_property>
      <obj_property name="ObjectShortName">MEM_WB_INIT</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider121">
      <obj_property name="label">Register File</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_sim/u0/rf0/rst" type="logic">
      <obj_property name="ElementShortName">rst</obj_property>
      <obj_property name="ObjectShortName">rst</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_sim/u0/rf0/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_sim/u0/rf0/rd_index1" type="array">
      <obj_property name="ElementShortName">rd_index1[2:0]</obj_property>
      <obj_property name="ObjectShortName">rd_index1[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_sim/u0/rf0/rd_index2" type="array">
      <obj_property name="ElementShortName">rd_index2[2:0]</obj_property>
      <obj_property name="ObjectShortName">rd_index2[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_sim/u0/rf0/rd_data1" type="array">
      <obj_property name="ElementShortName">rd_data1[15:0]</obj_property>
      <obj_property name="ObjectShortName">rd_data1[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_sim/u0/rf0/rd_data2" type="array">
      <obj_property name="ElementShortName">rd_data2[15:0]</obj_property>
      <obj_property name="ObjectShortName">rd_data2[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_sim/u0/rf0/wr_index" type="array">
      <obj_property name="ElementShortName">wr_index[2:0]</obj_property>
      <obj_property name="ObjectShortName">wr_index[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_sim/u0/rf0/wr_data" type="array">
      <obj_property name="ElementShortName">wr_data[15:0]</obj_property>
      <obj_property name="ObjectShortName">wr_data[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_sim/u0/rf0/wr_enable" type="array">
      <obj_property name="ElementShortName">wr_enable[1:0]</obj_property>
      <obj_property name="ObjectShortName">wr_enable[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/processor_sim/u0/rf0/reg_file" type="array">
      <obj_property name="ElementShortName">reg_file[0:7][15:0]</obj_property>
      <obj_property name="ObjectShortName">reg_file[0:7][15:0]</obj_property>
   </wvobject>
</wave_config>
