{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701289695265 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701289695266 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 29 12:28:15 2023 " "Processing started: Wed Nov 29 12:28:15 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701289695266 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701289695266 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off variable_freqdiv -c variable_freqdiv " "Command: quartus_map --read_settings_files=on --write_settings_files=off variable_freqdiv -c variable_freqdiv" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701289695266 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701289695519 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701289695519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "variable_freqdiv.bdf 1 1 " "Found 1 design units, including 1 entities, in source file variable_freqdiv.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 variable_freqdiv " "Found entity 1: variable_freqdiv" {  } { { "variable_freqdiv.bdf" "" { Schematic "C:/Users/a_hui/source/repos/dotNET-PLL-Synth/variable_freqdiv/variable_freqdiv.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701289700847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701289700847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_bypass.bdf 1 1 " "Found 1 design units, including 1 entities, in source file clk_bypass.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 clk_bypass " "Found entity 1: clk_bypass" {  } { { "clk_bypass.bdf" "" { Schematic "C:/Users/a_hui/source/repos/dotNET-PLL-Synth/variable_freqdiv/clk_bypass.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701289700848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701289700848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pin_saver.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pin_saver.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 pin_saver " "Found entity 1: pin_saver" {  } { { "pin_saver.bdf" "" { Schematic "C:/Users/a_hui/source/repos/dotNET-PLL-Synth/variable_freqdiv/pin_saver.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701289700848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701289700848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "6bit_shift.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 6bit_shift.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 6bit_shift " "Found entity 1: 6bit_shift" {  } { { "6bit_shift.bdf" "" { Schematic "C:/Users/a_hui/source/repos/dotNET-PLL-Synth/variable_freqdiv/6bit_shift.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701289700849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701289700849 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "variable_freqdiv " "Elaborating entity \"variable_freqdiv\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701289700890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_bypass clk_bypass:inst " "Elaborating entity \"clk_bypass\" for hierarchy \"clk_bypass:inst\"" {  } { { "variable_freqdiv.bdf" "inst" { Schematic "C:/Users/a_hui/source/repos/dotNET-PLL-Synth/variable_freqdiv/variable_freqdiv.bdf" { { 376 1000 1144 472 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701289700902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER LPM_COUNTER:div_M " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"LPM_COUNTER:div_M\"" {  } { { "variable_freqdiv.bdf" "div_M" { Schematic "C:/Users/a_hui/source/repos/dotNET-PLL-Synth/variable_freqdiv/variable_freqdiv.bdf" { { 296 760 896 496 "div_M" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701289700927 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_COUNTER:div_M " "Elaborated megafunction instantiation \"LPM_COUNTER:div_M\"" {  } { { "variable_freqdiv.bdf" "" { Schematic "C:/Users/a_hui/source/repos/dotNET-PLL-Synth/variable_freqdiv/variable_freqdiv.bdf" { { 296 760 896 496 "div_M" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701289700928 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_COUNTER:div_M " "Instantiated megafunction \"LPM_COUNTER:div_M\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DOWN " "Parameter \"LPM_DIRECTION\" = \"DOWN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701289700928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701289700928 ""}  } { { "variable_freqdiv.bdf" "" { Schematic "C:/Users/a_hui/source/repos/dotNET-PLL-Synth/variable_freqdiv/variable_freqdiv.bdf" { { 296 760 896 496 "div_M" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701289700928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_cki.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_cki.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_cki " "Found entity 1: cntr_cki" {  } { { "db/cntr_cki.tdf" "" { Text "C:/Users/a_hui/source/repos/dotNET-PLL-Synth/variable_freqdiv/db/cntr_cki.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701289700959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701289700959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_cki LPM_COUNTER:div_M\|cntr_cki:auto_generated " "Elaborating entity \"cntr_cki\" for hierarchy \"LPM_COUNTER:div_M\|cntr_cki:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701289700960 ""}
{ "Warning" "WCBX_LPM_COUNTER_CBX_LPM_COUNTER_LPM_MODULUS_RANGE_WARNING" "" "LPM_MODULUS input value is 40000. It should be within the range of 1 to 2^6. Assume no modulus input" {  } { { "variable_freqdiv.bdf" "div_M11" { Schematic "C:/Users/a_hui/source/repos/dotNET-PLL-Synth/variable_freqdiv/variable_freqdiv.bdf" { { 128 304 440 328 "div_M11" "" } } } }  } 0 272007 "Warning message" 0 0 "Analysis & Synthesis" 0 -1 1701289700969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER LPM_COUNTER:div_M11 " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"LPM_COUNTER:div_M11\"" {  } { { "variable_freqdiv.bdf" "div_M11" { Schematic "C:/Users/a_hui/source/repos/dotNET-PLL-Synth/variable_freqdiv/variable_freqdiv.bdf" { { 128 304 440 328 "div_M11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701289700970 ""}
{ "Warning" "WTDFX_ASSERTION" "Value of LPM_MODULUS parameter (40000) is too large for a 6-bit counter " "Assertion warning: Value of LPM_MODULUS parameter (40000) is too large for a 6-bit counter" {  } { { "lpm_counter.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.tdf" 449 2 0 } } { "variable_freqdiv.bdf" "" { Schematic "C:/Users/a_hui/source/repos/dotNET-PLL-Synth/variable_freqdiv/variable_freqdiv.bdf" { { 128 304 440 328 "div_M11" "" } } } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701289700972 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_COUNTER:div_M11 " "Elaborated megafunction instantiation \"LPM_COUNTER:div_M11\"" {  } { { "variable_freqdiv.bdf" "" { Schematic "C:/Users/a_hui/source/repos/dotNET-PLL-Synth/variable_freqdiv/variable_freqdiv.bdf" { { 128 304 440 328 "div_M11" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701289700981 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_COUNTER:div_M11 " "Instantiated megafunction \"LPM_COUNTER:div_M11\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701289700981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 40000 " "Parameter \"LPM_MODULUS\" = \"40000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701289700981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701289700981 ""}  } { { "variable_freqdiv.bdf" "" { Schematic "C:/Users/a_hui/source/repos/dotNET-PLL-Synth/variable_freqdiv/variable_freqdiv.bdf" { { 128 304 440 328 "div_M11" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701289700981 ""}
{ "Warning" "WTDFX_ASSERTION" "LPM_MODULUS input value is 40000. It should be within the range of 1 to 2^6. Assume no modulus input " "Assertion warning: LPM_MODULUS input value is 40000. It should be within the range of 1 to 2^6. Assume no modulus input" {  } { { "db/cntr_eui.tdf" "" { Text "C:/Users/a_hui/source/repos/dotNET-PLL-Synth/variable_freqdiv/db/cntr_eui.tdf" 100 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701289701013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_eui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_eui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_eui " "Found entity 1: cntr_eui" {  } { { "db/cntr_eui.tdf" "" { Text "C:/Users/a_hui/source/repos/dotNET-PLL-Synth/variable_freqdiv/db/cntr_eui.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701289701013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701289701013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_eui LPM_COUNTER:div_M11\|cntr_eui:auto_generated " "Elaborating entity \"cntr_eui\" for hierarchy \"LPM_COUNTER:div_M11\|cntr_eui:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701289701013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_LATCH LPM_LATCH:inst4 " "Elaborating entity \"LPM_LATCH\" for hierarchy \"LPM_LATCH:inst4\"" {  } { { "variable_freqdiv.bdf" "inst4" { Schematic "C:/Users/a_hui/source/repos/dotNET-PLL-Synth/variable_freqdiv/variable_freqdiv.bdf" { { 336 528 640 448 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701289701030 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_LATCH:inst4 " "Elaborated megafunction instantiation \"LPM_LATCH:inst4\"" {  } { { "variable_freqdiv.bdf" "" { Schematic "C:/Users/a_hui/source/repos/dotNET-PLL-Synth/variable_freqdiv/variable_freqdiv.bdf" { { 336 528 640 448 "inst4" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701289701031 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_LATCH:inst4 " "Instantiated megafunction \"LPM_LATCH:inst4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701289701031 ""}  } { { "variable_freqdiv.bdf" "" { Schematic "C:/Users/a_hui/source/repos/dotNET-PLL-Synth/variable_freqdiv/variable_freqdiv.bdf" { { 336 528 640 448 "inst4" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701289701031 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1701289701309 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701289701576 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701289701576 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "53 " "Implemented 53 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701289701618 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701289701618 ""} { "Info" "ICUT_CUT_TM_LCELLS" "41 " "Implemented 41 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701289701618 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701289701618 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4832 " "Peak virtual memory: 4832 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701289701633 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 29 12:28:21 2023 " "Processing ended: Wed Nov 29 12:28:21 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701289701633 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701289701633 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701289701633 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701289701633 ""}
