INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/beyza/multiplexer/multiplexer.srcs/sources_1/new/source.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module source
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/beyza/multiplexer/multiplexer.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
