

================================================================
== Vitis HLS Report for 'merge_sort'
================================================================
* Date:           Thu May 22 09:31:37 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        merge_sort
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.348 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------+-------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                               |                                     |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                    Instance                   |                Module               |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-----------------------------------------------+-------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_merge_sort_Pipeline_VITIS_LOOP_25_3_fu_82  |merge_sort_Pipeline_VITIS_LOOP_25_3  |       18|       18|  90.000 ns|  90.000 ns|   18|   18|       no|
        |grp_merge_sort_Pipeline_VITIS_LOOP_6_1_fu_89   |merge_sort_Pipeline_VITIS_LOOP_6_1   |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        +-----------------------------------------------+-------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_17_1   |        ?|        ?|         ?|          -|          -|     4|        no|
        | + VITIS_LOOP_18_2  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      461|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|      477|      470|    -|
|Memory               |        0|     -|       32|       33|    0|
|Multiplexer          |        -|     -|        -|      147|    -|
|Register             |        -|     -|      390|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      899|     1111|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------+-------------------------------------+---------+----+-----+-----+-----+
    |                    Instance                   |                Module               | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------------------+-------------------------------------+---------+----+-----+-----+-----+
    |grp_merge_sort_Pipeline_VITIS_LOOP_25_3_fu_82  |merge_sort_Pipeline_VITIS_LOOP_25_3  |        0|   0|   13|   60|    0|
    |grp_merge_sort_Pipeline_VITIS_LOOP_6_1_fu_89   |merge_sort_Pipeline_VITIS_LOOP_6_1   |        0|   0|  464|  410|    0|
    +-----------------------------------------------+-------------------------------------+---------+----+-----+-----+-----+
    |Total                                          |                                     |        0|   0|  477|  470|    0|
    +-----------------------------------------------+-------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------+--------------------+---------+----+----+-----+------+-----+------+-------------+
    | Memory |       Module       | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------+--------------------+---------+----+----+-----+------+-----+------+-------------+
    |temp_U  |temp_RAM_AUTO_1R1W  |        0|  32|  33|    0|    16|   32|     1|          512|
    +--------+--------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total   |                    |        0|  32|  33|    0|    16|   32|     1|          512|
    +--------+--------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln18_fu_251_p2               |         +|   0|  0|  71|          64|          64|
    |i2_fu_153_p2                     |         +|   0|  0|  39|          32|          32|
    |i3_fu_158_p2                     |         +|   0|  0|  39|          32|          32|
    |ap_block_state5_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |icmp_ln17_fu_121_p2              |      icmp|   0|  0|  18|          28|           1|
    |icmp_ln18_fu_147_p2              |      icmp|   0|  0|  18|          28|           1|
    |icmp_ln21_fu_173_p2              |      icmp|   0|  0|  18|          28|           1|
    |icmp_ln22_fu_197_p2              |      icmp|   0|  0|  18|          28|           1|
    |icmp_ln6_1_fu_230_p2             |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln6_fu_219_p2               |      icmp|   0|  0|  20|          32|          32|
    |or_ln6_fu_236_p2                 |        or|   0|  0|  63|          63|           1|
    |i2_2_fu_179_p3                   |    select|   0|  0|  32|           1|          32|
    |i3_1_fu_203_p3                   |    select|   0|  0|  32|           1|          32|
    |select_ln6_fu_242_p3             |    select|   0|  0|  62|           1|          63|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0| 461|         403|         357|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |A_address0         |  14|          3|    4|         12|
    |A_ce0              |  14|          3|    1|          3|
    |A_ce1              |   9|          2|    1|          2|
    |A_we0              |   9|          2|    1|          2|
    |ap_NS_fsm          |  37|          7|    1|          7|
    |i1_1_reg_70        |   9|          2|   32|         64|
    |indvars_iv_reg_58  |   9|          2|   64|        128|
    |temp_address0      |  14|          3|    4|         12|
    |temp_ce0           |  14|          3|    1|          3|
    |temp_we0           |   9|          2|    1|          2|
    |width_fu_50        |   9|          2|   32|         64|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 147|         31|  142|        299|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------+----+----+-----+-----------+
    |                            Name                            | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                   |   6|   0|    6|          0|
    |grp_merge_sort_Pipeline_VITIS_LOOP_25_3_fu_82_ap_start_reg  |   1|   0|    1|          0|
    |grp_merge_sort_Pipeline_VITIS_LOOP_6_1_fu_89_ap_start_reg   |   1|   0|    1|          0|
    |i1_1_reg_70                                                 |  32|   0|   32|          0|
    |i2_2_reg_288                                                |  32|   0|   32|          0|
    |i3_1_reg_293                                                |  32|   0|   32|          0|
    |i3_reg_283                                                  |  32|   0|   32|          0|
    |icmp_ln6_reg_301                                            |   1|   0|    1|          0|
    |indvars_iv_reg_58                                           |  64|   0|   64|          0|
    |select_ln6_reg_305                                          |  63|   0|   63|          0|
    |sext_ln18_reg_275                                           |  63|   0|   64|          1|
    |width_2_reg_269                                             |  31|   0|   32|          1|
    |width_fu_50                                                 |  32|   0|   32|          0|
    +------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                       | 390|   0|  392|          2|
    +------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|    merge_sort|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|    merge_sort|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|    merge_sort|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|    merge_sort|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|    merge_sort|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|    merge_sort|  return value|
|A_address0  |  out|    4|   ap_memory|             A|         array|
|A_ce0       |  out|    1|   ap_memory|             A|         array|
|A_we0       |  out|    1|   ap_memory|             A|         array|
|A_d0        |  out|   32|   ap_memory|             A|         array|
|A_q0        |   in|   32|   ap_memory|             A|         array|
|A_address1  |  out|    4|   ap_memory|             A|         array|
|A_ce1       |  out|    1|   ap_memory|             A|         array|
|A_q1        |   in|   32|   ap_memory|             A|         array|
+------------+-----+-----+------------+--------------+--------------+

