DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
language 1
dialect 5
dmPackageRefs [
]
)
version "27.1"
appVersion "2019.4 (Build 4)"
model (Symbol
commonDM (CommonDM
ldm (LogicalDM
suid 228,0
usingSuid 1
emptyRow *1 (LEmptyRow
)
uid 53,0
optionalChildren [
*2 (RefLabelRowHdr
)
*3 (TitleRowHdr
)
*4 (FilterRowHdr
)
*5 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*6 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*7 (GroupColHdr
tm "GroupColHdrMgr"
)
*8 (NameColHdr
tm "NameColHdrMgr"
)
*9 (ModeColHdr
tm "ModeColHdrMgr"
)
*10 (TypeColHdr
tm "TypeColHdrMgr"
)
*11 (SignedColHdr
tm "SignedColHdrMgr"
)
*12 (BoundsColHdr
tm "BoundsColHdrMgr"
)
*13 (InitColHdr
tm "InitColHdrMgr"
)
*14 (EolColHdr
tm "EolColHdrMgr"
)
*15 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "end_cnt_dbg"
t "wire"
o 3
suid 118,0
)
)
uid 2578,0
)
*16 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "clk"
t "wire"
o 1
suid 122,0
)
)
uid 3116,0
)
*17 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "rx0"
t "wire"
o 8
suid 130,0
)
)
uid 3854,0
)
*18 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "tx0"
t "wire"
o 27
suid 143,0
)
)
uid 3880,0
)
*19 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "tx1"
t "wire"
o 28
suid 146,0
)
)
uid 4164,0
)
*20 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "rx1"
t "wire"
o 9
suid 147,0
)
)
uid 4166,0
)
*21 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "tx_elink1bit"
t "wire"
o 36
suid 154,0
)
)
uid 5012,0
)
*22 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "rx_elink1bit"
t "wire"
o 16
suid 158,0
)
)
uid 5898,0
)
*23 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "rx2"
t "wire"
o 10
suid 165,0
)
)
uid 7069,0
)
*24 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "rx3"
t "wire"
o 11
suid 166,0
)
)
uid 7071,0
)
*25 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "rx4"
t "wire"
o 12
suid 167,0
)
)
uid 7073,0
)
*26 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "rx5"
t "wire"
o 13
suid 168,0
)
)
uid 7075,0
)
*27 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "rx6"
t "wire"
o 14
suid 169,0
)
)
uid 7077,0
)
*28 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "rx7"
t "wire"
o 15
suid 170,0
)
)
uid 7079,0
)
*29 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "tx3"
t "wire"
o 30
suid 171,0
)
)
uid 7081,0
)
*30 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "tx4"
t "wire"
o 31
suid 172,0
)
)
uid 7083,0
)
*31 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "tx5"
t "wire"
o 32
suid 173,0
)
)
uid 7085,0
)
*32 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "tx6"
t "wire"
o 33
suid 174,0
)
)
uid 7087,0
)
*33 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "tx7"
t "wire"
o 34
suid 175,0
)
)
uid 7089,0
)
*34 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "tx2"
t "wire"
o 29
suid 176,0
)
)
uid 7091,0
)
*35 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "osc_auto_trim_mopshub"
t "wire"
o 4
suid 189,0
)
)
uid 8337,0
)
*36 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "clk_80"
t "wire"
o 2
suid 192,0
)
)
uid 8490,0
)
*37 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "tx_elink2bit"
t "wire"
b "[1:0]"
o 37
suid 194,0
)
)
uid 8902,0
)
*38 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "rx_elink2bit"
t "wire"
b "[1:0]"
o 17
suid 195,0
)
)
uid 8904,0
)
*39 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "reset"
t "wire"
o 5
suid 197,0
)
)
uid 9121,0
)
*40 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "mopshub_sm_dbg"
t "wire"
b "[3:0]"
o 23
suid 206,0
)
)
uid 10594,0
)
*41 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "power_bus_en"
t "wire"
o 24
suid 211,0
)
)
uid 10915,0
)
*42 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "swap_bits"
t "wire"
eolc "// 0 defaultwhen '1', the output bits will be swapped"
o 18
suid 212,0
)
)
uid 11032,0
)
*43 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "reverse_stream_10b_tx"
t "wire"
o 7
suid 213,0
)
)
uid 11061,0
)
*44 (LogPort
port (LogicalPort
lang 5
decl (Decl
n "reverse_stream_10b_rx"
t "wire"
o 6
suid 214,0
)
)
uid 11112,0
)
*45 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "can_tra_dbg"
t "wire"
o 20
suid 217,0
)
)
uid 11199,0
)
*46 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "can_rec_dbg"
t "wire"
o 19
suid 218,0
)
)
uid 11201,0
)
*47 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "irq_elink_rec_dbg"
t "wire"
o 21
suid 219,0
)
)
uid 11203,0
)
*48 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "irq_elink_tra_dbg"
t "wire"
o 22
suid 220,0
)
)
uid 11205,0
)
*49 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "rx_data_rdy"
t "wire"
o 25
suid 225,0
)
)
uid 11453,0
)
*50 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "tx_fifo_full_rdy"
t "wire"
o 38
suid 226,0
)
)
uid 11455,0
)
*51 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "rx_fifo_full_rdy"
t "wire"
o 26
suid 227,0
)
)
uid 11457,0
)
*52 (LogPort
port (LogicalPort
lang 5
m 1
decl (Decl
n "tx_data_rdy"
t "wire"
o 35
suid 228,0
)
)
uid 11459,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 67,0
optionalChildren [
*53 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *54 (MRCItem
litem &1
pos 28
dimension 20
)
uid 69,0
optionalChildren [
*55 (MRCItem
litem &2
pos 0
dimension 20
uid 70,0
)
*56 (MRCItem
litem &3
pos 1
dimension 23
uid 71,0
)
*57 (MRCItem
litem &4
pos 2
hidden 1
dimension 20
uid 72,0
)
*58 (MRCItem
litem &15
pos 1
dimension 20
uid 2577,0
)
*59 (MRCItem
litem &16
pos 0
dimension 20
uid 3115,0
)
*60 (MRCItem
litem &17
pos 6
dimension 20
uid 3853,0
)
*61 (MRCItem
litem &18
pos 14
dimension 20
uid 3879,0
)
*62 (MRCItem
litem &19
pos 15
dimension 20
uid 4163,0
)
*63 (MRCItem
litem &20
pos 7
dimension 20
uid 4165,0
)
*64 (MRCItem
litem &21
pos 3
dimension 20
uid 5011,0
)
*65 (MRCItem
litem &22
pos 4
dimension 20
uid 5897,0
)
*66 (MRCItem
litem &23
pos 8
dimension 20
uid 7068,0
)
*67 (MRCItem
litem &24
pos 9
dimension 20
uid 7070,0
)
*68 (MRCItem
litem &25
pos 10
dimension 20
uid 7072,0
)
*69 (MRCItem
litem &26
pos 11
dimension 20
uid 7074,0
)
*70 (MRCItem
litem &27
pos 12
dimension 20
uid 7076,0
)
*71 (MRCItem
litem &28
pos 13
dimension 20
uid 7078,0
)
*72 (MRCItem
litem &29
pos 17
dimension 20
uid 7080,0
)
*73 (MRCItem
litem &30
pos 21
dimension 20
uid 7082,0
)
*74 (MRCItem
litem &31
pos 18
dimension 20
uid 7084,0
)
*75 (MRCItem
litem &32
pos 19
dimension 20
uid 7086,0
)
*76 (MRCItem
litem &33
pos 20
dimension 20
uid 7088,0
)
*77 (MRCItem
litem &34
pos 16
dimension 20
uid 7090,0
)
*78 (MRCItem
litem &35
pos 23
dimension 20
uid 8336,0
)
*79 (MRCItem
litem &36
pos 24
dimension 20
uid 8489,0
)
*80 (MRCItem
litem &37
pos 2
dimension 20
uid 8901,0
)
*81 (MRCItem
litem &38
pos 5
dimension 20
uid 8903,0
)
*82 (MRCItem
litem &39
pos 25
dimension 20
uid 9120,0
)
*83 (MRCItem
litem &40
pos 26
dimension 20
uid 10593,0
)
*84 (MRCItem
litem &41
pos 22
dimension 20
uid 10914,0
)
*85 (MRCItem
litem &42
pos 27
dimension 20
uid 11031,0
)
*86 (MRCItem
litem &43
pos 28
dimension 20
uid 11060,0
)
*87 (MRCItem
litem &44
pos 29
dimension 20
uid 11111,0
)
*88 (MRCItem
litem &45
pos 30
dimension 20
uid 11198,0
)
*89 (MRCItem
litem &46
pos 31
dimension 20
uid 11200,0
)
*90 (MRCItem
litem &47
pos 32
dimension 20
uid 11202,0
)
*91 (MRCItem
litem &48
pos 33
dimension 20
uid 11204,0
)
*92 (MRCItem
litem &49
pos 34
dimension 20
uid 11452,0
)
*93 (MRCItem
litem &50
pos 35
dimension 20
uid 11454,0
)
*94 (MRCItem
litem &51
pos 36
dimension 20
uid 11456,0
)
*95 (MRCItem
litem &52
pos 37
dimension 20
uid 11458,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 73,0
optionalChildren [
*96 (MRCItem
litem &5
pos 0
dimension 20
uid 74,0
)
*97 (MRCItem
litem &7
pos 1
dimension 50
uid 75,0
)
*98 (MRCItem
litem &8
pos 2
dimension 100
uid 76,0
)
*99 (MRCItem
litem &9
pos 3
dimension 50
uid 77,0
)
*100 (MRCItem
litem &10
pos 4
dimension 100
uid 78,0
)
*101 (MRCItem
litem &11
pos 5
dimension 60
uid 79,0
)
*102 (MRCItem
litem &12
pos 6
dimension 100
uid 80,0
)
*103 (MRCItem
litem &13
pos 7
dimension 50
uid 81,0
)
*104 (MRCItem
litem &14
pos 8
dimension 80
uid 82,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 68,0
vaOverrides [
]
)
]
)
uid 52,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *105 (LEmptyRow
)
uid 84,0
optionalChildren [
*106 (RefLabelRowHdr
)
*107 (TitleRowHdr
)
*108 (FilterRowHdr
)
*109 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*110 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*111 (GroupColHdr
tm "GroupColHdrMgr"
)
*112 (NameColHdr
tm "GenericNameColHdrMgr"
)
*113 (InitColHdr
tm "GenericValueColHdrMgr"
)
*114 (EolColHdr
tm "GenericEolColHdrMgr"
)
*115 (LogGeneric
generic (GiElement
name "n_buses"
type "integer"
value "5'b00111"
)
uid 2999,0
)
*116 (LogGeneric
generic (GiElement
name "seialize_data_stream"
type "integer"
value "1'b1"
)
uid 8878,0
)
*117 (LogGeneric
generic (GiElement
name "generate_mopshub"
type "integer"
value "1"
)
uid 9472,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 94,0
optionalChildren [
*118 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *119 (MRCItem
litem &105
pos 1
dimension 20
)
uid 96,0
optionalChildren [
*120 (MRCItem
litem &106
pos 0
dimension 20
uid 97,0
)
*121 (MRCItem
litem &107
pos 1
dimension 23
uid 98,0
)
*122 (MRCItem
litem &108
pos 2
hidden 1
dimension 20
uid 99,0
)
*123 (MRCItem
litem &115
pos 0
dimension 20
uid 2998,0
)
*124 (MRCItem
litem &116
pos 1
dimension 20
uid 8877,0
)
*125 (MRCItem
litem &117
pos 2
dimension 20
uid 9471,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 100,0
optionalChildren [
*126 (MRCItem
litem &109
pos 0
dimension 20
uid 101,0
)
*127 (MRCItem
litem &111
pos 1
dimension 50
uid 102,0
)
*128 (MRCItem
litem &112
pos 2
dimension 100
uid 103,0
)
*129 (MRCItem
litem &113
pos 3
dimension 50
uid 104,0
)
*130 (MRCItem
litem &114
pos 4
dimension 80
uid 105,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 95,0
vaOverrides [
]
)
]
)
uid 83,0
type 1
)
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "/home/dcs/git/mopshub/mopshub_lib/hdl"
)
(vvPair
variable "HDSDir"
value "/home/dcs/git/mopshub/mopshub_lib/hds"
)
(vvPair
variable "SideDataDesignDir"
value "/home/dcs/git/mopshub/mopshub_lib/hds/mopshub_top/symbol.sb.info"
)
(vvPair
variable "SideDataUserDir"
value "/home/dcs/git/mopshub/mopshub_lib/hds/mopshub_top/symbol.sb.user"
)
(vvPair
variable "SourceDir"
value "/home/dcs/git/mopshub/mopshub_lib/hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "symbol"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "/home/dcs/git/mopshub/mopshub_lib/hds/mopshub_top"
)
(vvPair
variable "d_logical"
value "/home/dcs/git/mopshub/mopshub_lib/hds/mopshub_top"
)
(vvPair
variable "date"
value "11/03/21"
)
(vvPair
variable "day"
value "Wed"
)
(vvPair
variable "day_long"
value "Wednesday"
)
(vvPair
variable "dd"
value "03"
)
(vvPair
variable "entity_name"
value "mopshub_top"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "symbol.sb"
)
(vvPair
variable "f_logical"
value "symbol.sb"
)
(vvPair
variable "f_noext"
value "symbol"
)
(vvPair
variable "graphical_source_author"
value "dcs"
)
(vvPair
variable "graphical_source_date"
value "11/03/21"
)
(vvPair
variable "graphical_source_group"
value "dcs"
)
(vvPair
variable "graphical_source_host"
value "chipdev2.physik.uni-wuppertal.de"
)
(vvPair
variable "graphical_source_time"
value "09:25:21"
)
(vvPair
variable "group"
value "dcs"
)
(vvPair
variable "host"
value "chipdev2.physik.uni-wuppertal.de"
)
(vvPair
variable "language"
value "Verilog"
)
(vvPair
variable "library"
value "mopshub_lib"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/mopshub_lib/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/mopshub_lib/work"
)
(vvPair
variable "library_downstream_PrecisionSynthesisDataPrep"
value "$HDS_PROJECT_DIR/mopshub_lib/ps"
)
(vvPair
variable "library_downstream_QuestaSimCompiler"
value "$HDS_PROJECT_DIR/mopshub_lib/work"
)
(vvPair
variable "library_downstream_QuestaSimSimulator"
value "$HDS_PROJECT_DIR/mopshub_lib/sim"
)
(vvPair
variable "library_downstream_SvAssistantInvoke"
value "$HDS_PROJECT_DIR/mopshub_lib/svassistant"
)
(vvPair
variable "mm"
value "11"
)
(vvPair
variable "module_name"
value "mopshub_top"
)
(vvPair
variable "month"
value "Nov"
)
(vvPair
variable "month_long"
value "November"
)
(vvPair
variable "p"
value "/home/dcs/git/mopshub/mopshub_lib/hds/mopshub_top/symbol.sb"
)
(vvPair
variable "p_logical"
value "/home/dcs/git/mopshub/mopshub_lib/hds/mopshub_top/symbol.sb"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "mopshub"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "/eda/mentor/2019-20/RHELx86/AMS_2019.4/amsv/modeltech/bin"
)
(vvPair
variable "task_NC-SimPath"
value "/eda/cadence/2019-20/RHELx86/XCELIUM_19.03.013/tools/bin"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "/eda/mentor/2019-20/RHELx86/QUESTA-CORE-PRIME_2019.4/questasim/linux_x86_64"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "sb"
)
(vvPair
variable "this_file"
value "symbol"
)
(vvPair
variable "this_file_logical"
value "symbol"
)
(vvPair
variable "time"
value "09:25:21"
)
(vvPair
variable "unit"
value "mopshub_top"
)
(vvPair
variable "user"
value "dcs"
)
(vvPair
variable "version"
value "2019.4 (Build 4)"
)
(vvPair
variable "view"
value "symbol"
)
(vvPair
variable "year"
value "2021"
)
(vvPair
variable "yy"
value "21"
)
]
)
LanguageMgr "Verilog2001LangMgr"
uid 51,0
optionalChildren [
*131 (SymbolBody
uid 8,0
optionalChildren [
*132 (CptPort
uid 2588,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2589,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "26250,85625,27000,86375"
)
tg (CPTG
uid 2590,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2591,0
va (VaSet
font "courier,8,0"
)
xt "28000,85550,34000,86450"
st "end_cnt_dbg"
blo "28000,86250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 2592,0
va (VaSet
font "courier,8,0"
)
xt "2000,5400,18000,6300"
st "input  wire        end_cnt_dbg;"
)
thePort (LogicalPort
lang 5
decl (Decl
n "end_cnt_dbg"
t "wire"
o 3
suid 118,0
)
)
)
*133 (CptPort
uid 3117,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3118,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "26250,73625,27000,74375"
)
tg (CPTG
uid 3119,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3120,0
va (VaSet
font "courier,8,0"
)
xt "28000,73550,29500,74450"
st "clk"
blo "28000,74250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 3121,0
va (VaSet
font "courier,8,0"
)
xt "2000,3600,14000,4500"
st "input  wire        clk;"
)
thePort (LogicalPort
lang 5
decl (Decl
n "clk"
t "wire"
o 1
suid 122,0
)
)
)
*134 (CptPort
uid 3885,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3886,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "41625,70250,42375,71000"
)
tg (CPTG
uid 3887,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3888,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "41550,72000,42450,73500"
st "rx0"
ju 2
blo "42250,72000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 3889,0
va (VaSet
font "courier,8,0"
)
xt "2000,9900,14000,10800"
st "input  wire        rx0;"
)
thePort (LogicalPort
lang 5
decl (Decl
n "rx0"
t "wire"
o 8
suid 130,0
)
)
)
*135 (CptPort
uid 3950,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3951,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "32625,120000,33375,120750"
)
tg (CPTG
uid 3952,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3953,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "32550,117500,33450,119000"
st "tx0"
blo "33250,119000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 3954,0
va (VaSet
font "courier,8,0"
)
xt "2000,27000,14000,27900"
st "output wire        tx0;"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "tx0"
t "wire"
o 27
suid 143,0
)
)
)
*136 (CptPort
uid 4167,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4168,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31625,120000,32375,120750"
)
tg (CPTG
uid 4169,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4170,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "31550,117500,32450,119000"
st "tx1"
blo "32250,119000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 4171,0
va (VaSet
font "courier,8,0"
)
xt "2000,27900,14000,28800"
st "output wire        tx1;"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "tx1"
t "wire"
o 28
suid 146,0
)
)
)
*137 (CptPort
uid 4172,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4173,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "40625,70250,41375,71000"
)
tg (CPTG
uid 4174,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4175,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "40550,72000,41450,73500"
st "rx1"
ju 2
blo "41250,72000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 4176,0
va (VaSet
font "courier,8,0"
)
xt "2000,10800,14000,11700"
st "input  wire        rx1;"
)
thePort (LogicalPort
lang 5
decl (Decl
n "rx1"
t "wire"
o 9
suid 147,0
)
)
)
*138 (CptPort
uid 5013,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5014,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "59000,81625,59750,82375"
)
tg (CPTG
uid 5015,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5016,0
va (VaSet
font "courier,8,0"
)
xt "51500,81550,58000,82450"
st "tx_elink1bit"
ju 2
blo "58000,82250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 5017,0
va (VaSet
font "courier,8,0"
)
xt "2000,35100,18500,36000"
st "output wire        tx_elink1bit;"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "tx_elink1bit"
t "wire"
o 36
suid 154,0
)
)
)
*139 (CptPort
uid 5901,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5902,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "59000,80625,59750,81375"
)
tg (CPTG
uid 5903,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5904,0
va (VaSet
font "courier,8,0"
)
xt "51500,80550,58000,81450"
st "rx_elink1bit"
ju 2
blo "58000,81250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 5905,0
va (VaSet
font "courier,8,0"
)
xt "2000,17100,18500,18000"
st "input  wire        rx_elink1bit;"
)
thePort (LogicalPort
lang 5
decl (Decl
n "rx_elink1bit"
t "wire"
o 16
suid 158,0
)
)
)
*140 (CptPort
uid 7092,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7093,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "39625,70250,40375,71000"
)
tg (CPTG
uid 7094,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7095,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "39550,72000,40450,73500"
st "rx2"
ju 2
blo "40250,72000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 7096,0
va (VaSet
font "courier,8,0"
)
xt "2000,11700,14000,12600"
st "input  wire        rx2;"
)
thePort (LogicalPort
lang 5
decl (Decl
n "rx2"
t "wire"
o 10
suid 165,0
)
)
)
*141 (CptPort
uid 7097,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7098,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38625,70250,39375,71000"
)
tg (CPTG
uid 7099,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7100,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "38550,72000,39450,73500"
st "rx3"
ju 2
blo "39250,72000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 7101,0
va (VaSet
font "courier,8,0"
)
xt "2000,12600,14000,13500"
st "input  wire        rx3;"
)
thePort (LogicalPort
lang 5
decl (Decl
n "rx3"
t "wire"
o 11
suid 166,0
)
)
)
*142 (CptPort
uid 7102,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7103,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37625,70250,38375,71000"
)
tg (CPTG
uid 7104,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7105,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "37550,72000,38450,73500"
st "rx4"
ju 2
blo "38250,72000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 7106,0
va (VaSet
font "courier,8,0"
)
xt "2000,13500,14000,14400"
st "input  wire        rx4;"
)
thePort (LogicalPort
lang 5
decl (Decl
n "rx4"
t "wire"
o 12
suid 167,0
)
)
)
*143 (CptPort
uid 7107,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7108,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "36625,70250,37375,71000"
)
tg (CPTG
uid 7109,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7110,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "36550,72000,37450,73500"
st "rx5"
ju 2
blo "37250,72000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 7111,0
va (VaSet
font "courier,8,0"
)
xt "2000,14400,14000,15300"
st "input  wire        rx5;"
)
thePort (LogicalPort
lang 5
decl (Decl
n "rx5"
t "wire"
o 13
suid 168,0
)
)
)
*144 (CptPort
uid 7112,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7113,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "35625,70250,36375,71000"
)
tg (CPTG
uid 7114,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7115,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "35550,72000,36450,73500"
st "rx6"
ju 2
blo "36250,72000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 7116,0
va (VaSet
font "courier,8,0"
)
xt "2000,15300,14000,16200"
st "input  wire        rx6;"
)
thePort (LogicalPort
lang 5
decl (Decl
n "rx6"
t "wire"
o 14
suid 169,0
)
)
)
*145 (CptPort
uid 7117,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7118,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34625,70250,35375,71000"
)
tg (CPTG
uid 7119,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7120,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "34550,72000,35450,73500"
st "rx7"
ju 2
blo "35250,72000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 7121,0
va (VaSet
font "courier,8,0"
)
xt "2000,16200,14000,17100"
st "input  wire        rx7;"
)
thePort (LogicalPort
lang 5
decl (Decl
n "rx7"
t "wire"
o 15
suid 170,0
)
)
)
*146 (CptPort
uid 7122,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7123,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38625,120000,39375,120750"
)
tg (CPTG
uid 7124,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7125,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "38550,117500,39450,119000"
st "tx3"
blo "39250,119000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 7126,0
va (VaSet
font "courier,8,0"
)
xt "2000,29700,14000,30600"
st "output wire        tx3;"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "tx3"
t "wire"
o 30
suid 171,0
)
)
)
*147 (CptPort
uid 7127,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7128,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37625,120000,38375,120750"
)
tg (CPTG
uid 7129,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7130,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "37550,117500,38450,119000"
st "tx4"
blo "38250,119000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 7131,0
va (VaSet
font "courier,8,0"
)
xt "2000,30600,14000,31500"
st "output wire        tx4;"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "tx4"
t "wire"
o 31
suid 172,0
)
)
)
*148 (CptPort
uid 7132,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7133,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "36625,120000,37375,120750"
)
tg (CPTG
uid 7134,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7135,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "36550,117500,37450,119000"
st "tx5"
blo "37250,119000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 7136,0
va (VaSet
font "courier,8,0"
)
xt "2000,31500,14000,32400"
st "output wire        tx5;"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "tx5"
t "wire"
o 32
suid 173,0
)
)
)
*149 (CptPort
uid 7137,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7138,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "35625,120000,36375,120750"
)
tg (CPTG
uid 7139,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7140,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "35550,117500,36450,119000"
st "tx6"
blo "36250,119000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 7141,0
va (VaSet
font "courier,8,0"
)
xt "2000,32400,14000,33300"
st "output wire        tx6;"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "tx6"
t "wire"
o 33
suid 174,0
)
)
)
*150 (CptPort
uid 7142,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7143,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34625,120000,35375,120750"
)
tg (CPTG
uid 7144,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7145,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "34550,117500,35450,119000"
st "tx7"
blo "35250,119000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 7146,0
va (VaSet
font "courier,8,0"
)
xt "2000,33300,14000,34200"
st "output wire        tx7;"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "tx7"
t "wire"
o 34
suid 175,0
)
)
)
*151 (CptPort
uid 7147,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7148,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33625,120000,34375,120750"
)
tg (CPTG
uid 7149,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7150,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "33550,117500,34450,119000"
st "tx2"
blo "34250,119000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 7151,0
va (VaSet
font "courier,8,0"
)
xt "2000,28800,14000,29700"
st "output wire        tx2;"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "tx2"
t "wire"
o 29
suid 176,0
)
)
)
*152 (CptPort
uid 8338,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8339,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "26250,87625,27000,88375"
)
tg (CPTG
uid 8340,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8341,0
va (VaSet
font "courier,8,0"
)
xt "28000,87550,39000,88450"
st "osc_auto_trim_mopshub"
blo "28000,88250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 8342,0
va (VaSet
font "courier,8,0"
)
xt "2000,6300,23000,7200"
st "input  wire        osc_auto_trim_mopshub;"
)
thePort (LogicalPort
lang 5
decl (Decl
n "osc_auto_trim_mopshub"
t "wire"
o 4
suid 189,0
)
)
)
*153 (CptPort
uid 8493,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8494,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "26250,88625,27000,89375"
)
tg (CPTG
uid 8495,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8496,0
va (VaSet
font "courier,8,0"
)
xt "28000,88550,31000,89450"
st "clk_80"
blo "28000,89250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 8497,0
va (VaSet
font "courier,8,0"
)
xt "2000,4500,15500,5400"
st "input  wire        clk_80;"
)
thePort (LogicalPort
lang 5
decl (Decl
n "clk_80"
t "wire"
o 2
suid 192,0
)
)
)
*154 (CptPort
uid 8905,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8906,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "59000,95625,59750,96375"
)
tg (CPTG
uid 8907,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8908,0
va (VaSet
font "courier,8,0"
)
xt "47500,95550,58000,96450"
st "tx_elink2bit : [1:0]"
ju 2
blo "58000,96250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 8909,0
va (VaSet
font "courier,8,0"
)
xt "2000,36000,18500,36900"
st "output wire [1:0]  tx_elink2bit;"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "tx_elink2bit"
t "wire"
b "[1:0]"
o 37
suid 194,0
)
)
)
*155 (CptPort
uid 8910,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8911,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "26250,89625,27000,90375"
)
tg (CPTG
uid 8912,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8913,0
va (VaSet
font "courier,8,0"
)
xt "28000,89550,38500,90450"
st "rx_elink2bit : [1:0]"
blo "28000,90250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 8914,0
va (VaSet
font "courier,8,0"
)
xt "2000,18000,18500,18900"
st "input  wire [1:0]  rx_elink2bit;"
)
thePort (LogicalPort
lang 5
decl (Decl
n "rx_elink2bit"
t "wire"
b "[1:0]"
o 17
suid 195,0
)
)
)
*156 (CptPort
uid 9122,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9123,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "26250,90625,27000,91375"
)
tg (CPTG
uid 9124,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9125,0
va (VaSet
font "courier,8,0"
)
xt "28000,90550,30500,91450"
st "reset"
blo "28000,91250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 9126,0
va (VaSet
font "courier,8,0"
)
xt "2000,7200,15000,8100"
st "input  wire        reset;"
)
thePort (LogicalPort
lang 5
decl (Decl
n "reset"
t "wire"
o 5
suid 197,0
)
)
)
*157 (CptPort
uid 10595,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10596,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "59000,101625,59750,102375"
)
tg (CPTG
uid 10597,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10598,0
va (VaSet
font "courier,8,0"
)
xt "46500,101550,58000,102450"
st "mopshub_sm_dbg : [3:0]"
ju 2
blo "58000,102250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 10599,0
va (VaSet
font "courier,8,0"
)
xt "2000,23400,19500,24300"
st "output wire [3:0]  mopshub_sm_dbg;"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "mopshub_sm_dbg"
t "wire"
b "[3:0]"
o 23
suid 206,0
)
)
)
*158 (CptPort
uid 10916,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10917,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "59000,104625,59750,105375"
)
tg (CPTG
uid 10918,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10919,0
va (VaSet
font "courier,8,0"
)
xt "51500,104550,58000,105450"
st "power_bus_en"
ju 2
blo "58000,105250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 10920,0
va (VaSet
font "courier,8,0"
)
xt "2000,24300,18500,25200"
st "output wire        power_bus_en;"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "power_bus_en"
t "wire"
o 24
suid 211,0
)
)
)
*159 (CptPort
uid 11033,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11034,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "26250,91625,27000,92375"
)
tg (CPTG
uid 11035,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11036,0
va (VaSet
font "courier,8,0"
)
xt "28000,91550,32500,92450"
st "swap_bits"
blo "28000,92250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 11037,0
va (VaSet
font "courier,8,0"
)
xt "2000,18900,44200,19800"
st "input  wire        swap_bits; // 0 defaultwhen '1', the output bits will be swapped"
)
thePort (LogicalPort
lang 5
decl (Decl
n "swap_bits"
t "wire"
eolc "// 0 defaultwhen '1', the output bits will be swapped"
o 18
suid 212,0
)
)
)
*160 (CptPort
uid 11062,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11063,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "26250,92625,27000,93375"
)
tg (CPTG
uid 11064,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11065,0
va (VaSet
font "courier,8,0"
)
xt "28000,92550,39000,93450"
st "reverse_stream_10b_tx"
blo "28000,93250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 11066,0
va (VaSet
font "courier,8,0"
)
xt "2000,9000,23000,9900"
st "input  wire        reverse_stream_10b_tx;"
)
thePort (LogicalPort
lang 5
decl (Decl
n "reverse_stream_10b_tx"
t "wire"
o 7
suid 213,0
)
)
)
*161 (CptPort
uid 11113,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11114,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "26250,93625,27000,94375"
)
tg (CPTG
uid 11115,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11116,0
va (VaSet
font "courier,8,0"
)
xt "28000,93550,39000,94450"
st "reverse_stream_10b_rx"
blo "28000,94250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 11117,0
va (VaSet
font "courier,8,0"
)
xt "2000,8100,23000,9000"
st "input  wire        reverse_stream_10b_rx;"
)
thePort (LogicalPort
lang 5
decl (Decl
n "reverse_stream_10b_rx"
t "wire"
o 6
suid 214,0
)
)
)
*162 (CptPort
uid 11206,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11207,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "59000,107625,59750,108375"
)
tg (CPTG
uid 11208,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11209,0
va (VaSet
font "courier,8,0"
)
xt "52000,107550,58000,108450"
st "can_tra_dbg"
ju 2
blo "58000,108250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 11210,0
va (VaSet
font "courier,8,0"
)
xt "2000,20700,18000,21600"
st "output wire        can_tra_dbg;"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "can_tra_dbg"
t "wire"
o 20
suid 217,0
)
)
)
*163 (CptPort
uid 11211,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11212,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "59000,108625,59750,109375"
)
tg (CPTG
uid 11213,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11214,0
va (VaSet
font "courier,8,0"
)
xt "52000,108550,58000,109450"
st "can_rec_dbg"
ju 2
blo "58000,109250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 11215,0
va (VaSet
font "courier,8,0"
)
xt "2000,19800,18000,20700"
st "output wire        can_rec_dbg;"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "can_rec_dbg"
t "wire"
o 19
suid 218,0
)
)
)
*164 (CptPort
uid 11216,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11217,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "59000,109625,59750,110375"
)
tg (CPTG
uid 11218,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11219,0
va (VaSet
font "courier,8,0"
)
xt "49000,109550,58000,110450"
st "irq_elink_rec_dbg"
ju 2
blo "58000,110250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 11220,0
va (VaSet
font "courier,8,0"
)
xt "2000,21600,21000,22500"
st "output wire        irq_elink_rec_dbg;"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "irq_elink_rec_dbg"
t "wire"
o 21
suid 219,0
)
)
)
*165 (CptPort
uid 11221,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11222,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "59000,110625,59750,111375"
)
tg (CPTG
uid 11223,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11224,0
va (VaSet
font "courier,8,0"
)
xt "49000,110550,58000,111450"
st "irq_elink_tra_dbg"
ju 2
blo "58000,111250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 11225,0
va (VaSet
font "courier,8,0"
)
xt "2000,22500,21000,23400"
st "output wire        irq_elink_tra_dbg;"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "irq_elink_tra_dbg"
t "wire"
o 22
suid 220,0
)
)
)
*166 (CptPort
uid 11460,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11461,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "59000,115625,59750,116375"
)
tg (CPTG
uid 11462,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11463,0
va (VaSet
font "courier,8,0"
)
xt "52000,115550,58000,116450"
st "rx_data_rdy"
ju 2
blo "58000,116250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 11464,0
va (VaSet
font "courier,8,0"
)
xt "2000,25200,18000,26100"
st "output wire        rx_data_rdy;"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "rx_data_rdy"
t "wire"
o 25
suid 225,0
)
)
)
*167 (CptPort
uid 11465,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11466,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "59000,116625,59750,117375"
)
tg (CPTG
uid 11467,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11468,0
va (VaSet
font "courier,8,0"
)
xt "49500,116550,58000,117450"
st "tx_fifo_full_rdy"
ju 2
blo "58000,117250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 11469,0
va (VaSet
font "courier,8,0"
)
xt "2000,36900,20500,37800"
st "output wire        tx_fifo_full_rdy;"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "tx_fifo_full_rdy"
t "wire"
o 38
suid 226,0
)
)
)
*168 (CptPort
uid 11470,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11471,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "59000,117625,59750,118375"
)
tg (CPTG
uid 11472,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11473,0
va (VaSet
font "courier,8,0"
)
xt "49500,117550,58000,118450"
st "rx_fifo_full_rdy"
ju 2
blo "58000,118250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 11474,0
va (VaSet
font "courier,8,0"
)
xt "2000,26100,20500,27000"
st "output wire        rx_fifo_full_rdy;"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "rx_fifo_full_rdy"
t "wire"
o 26
suid 227,0
)
)
)
*169 (CptPort
uid 11475,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11476,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "59000,118625,59750,119375"
)
tg (CPTG
uid 11477,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11478,0
va (VaSet
font "courier,8,0"
)
xt "52000,118550,58000,119450"
st "tx_data_rdy"
ju 2
blo "58000,119250"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 11479,0
va (VaSet
font "courier,8,0"
)
xt "2000,34200,18000,35100"
st "output wire        tx_data_rdy;"
)
thePort (LogicalPort
lang 5
m 1
decl (Decl
n "tx_data_rdy"
t "wire"
o 35
suid 228,0
)
)
)
]
shape (Rectangle
uid 9,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "27000,71000,59000,120000"
)
oxt "15000,6000,39000,26000"
biTextGroup (BiTextGroup
uid 10,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
first (Text
uid 11,0
va (VaSet
font "courier,8,1"
)
xt "37750,82100,43750,83000"
st "mopshub_lib"
blo "37750,82800"
)
second (Text
uid 12,0
va (VaSet
font "courier,8,1"
)
xt "37750,83000,43750,83900"
st "mopshub_top"
blo "37750,83700"
)
)
gi *170 (GenericInterface
uid 13,0
ps "CenterOffsetStrategy"
matrix (Matrix
uid 14,0
text (MLText
uid 15,0
va (VaSet
font "courier,8,0"
)
xt "34000,74100,50100,78600"
st "Parameter Declarations

n_buses              5'b00111  
seialize_data_stream 1'b1      
generate_mopshub     1         "
)
header "Parameter Declarations"
showHdrWhenContentsEmpty 1
)
elements [
(GiElement
name "n_buses"
type "integer"
value "5'b00111"
)
(GiElement
name "seialize_data_stream"
type "integer"
value "1'b1"
)
(GiElement
name "generate_mopshub"
type "integer"
value "1"
)
]
)
udl 1
portInstanceVisAsIs 1
portInstanceVis (PortSigDisplay
sIVOD 1
sF 0
)
portVis (PortSigDisplay
sIVOD 1
sF 0
)
)
*171 (Grouping
uid 16,0
optionalChildren [
*172 (CommentText
uid 18,0
shape (Rectangle
uid 19,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "73000,25000,90000,26000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 20,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "73200,25050,84200,25950"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*173 (CommentText
uid 21,0
shape (Rectangle
uid 22,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "90000,21000,94000,22000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 23,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "90200,21050,94200,21950"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*174 (CommentText
uid 24,0
shape (Rectangle
uid 25,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "73000,23000,90000,24000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 26,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "73200,23050,86700,23950"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*175 (CommentText
uid 27,0
shape (Rectangle
uid 28,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "69000,23000,73000,24000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 29,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "69200,23050,72200,23950"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*176 (CommentText
uid 30,0
shape (Rectangle
uid 31,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "90000,22000,110000,26000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 32,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "90200,22200,101200,23100"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*177 (CommentText
uid 33,0
shape (Rectangle
uid 34,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "94000,21000,110000,22000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 35,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "94200,21050,97700,21950"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*178 (CommentText
uid 36,0
shape (Rectangle
uid 37,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "69000,21000,90000,23000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 38,0
va (VaSet
fg "32768,0,0"
)
xt "75000,21500,84000,22500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*179 (CommentText
uid 39,0
shape (Rectangle
uid 40,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "69000,24000,73000,25000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 41,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "69200,24050,71700,24950"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*180 (CommentText
uid 42,0
shape (Rectangle
uid 43,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "69000,25000,73000,26000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 44,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "69200,25050,72700,25950"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*181 (CommentText
uid 45,0
shape (Rectangle
uid 46,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "73000,24000,90000,25000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 47,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "73200,24050,88700,24950"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 17,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "69000,21000,110000,26000"
)
oxt "14000,66000,55000,71000"
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *182 (PackageList
uid 48,0
stg "VerticalLayoutStrategy"
textVec [
*183 (Text
uid 49,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "20000,0,26500,900"
st "Package List"
blo "20000,700"
)
*184 (MLText
uid 50,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,900,35000,3600"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;"
tm "PackageList"
)
]
)
windowSize "1912,41,3848,1050"
viewArea "-31200,56500,71580,108460"
cachedDiagramExtent "0,0,110000,96750"
hasePageBreakOrigin 1
pageBreakOrigin "0,0"
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "courier,8,0"
)
xt "200,200,2200,1100"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "courier,8,0"
)
xt "450,2150,1450,3050"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "courier,8,1"
)
xt "1000,1000,4000,1900"
st "Panel0"
blo "1000,1700"
tm "PanelText"
)
)
)
parentGraphicsRef (HdmGraphicsRef
libraryName ""
entityName ""
viewName ""
)
defaultSymbolBody (SymbolBody
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,6000,39000,26000"
)
biTextGroup (BiTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "courier,8,1"
)
xt "24750,15100,29250,16000"
st "<library>"
blo "24750,15800"
)
second (Text
va (VaSet
font "courier,8,1"
)
xt "24750,16000,27750,16900"
st "<cell>"
blo "24750,16700"
)
)
gi *185 (GenericInterface
ps "CenterOffsetStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "courier,8,0"
)
xt "0,12000,10500,12900"
st "Generic Declarations"
)
header "Generic Declarations"
showHdrWhenContentsEmpty 1
)
elements [
]
)
portInstanceVisAsIs 1
portInstanceVis (PortSigDisplay
sIVOD 1
)
portVis (PortSigDisplay
sIVOD 1
)
)
defaultCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "0,750,1500,1650"
st "In0"
blo "0,1450"
tm "CptPortNameMgr"
)
)
dt (MLText
va (VaSet
font "courier,8,0"
)
)
thePort (LogicalPort
lang 5
decl (Decl
n "In0"
t "wire"
b "[15:0]"
o 0
)
)
)
defaultCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "0,750,3500,1650"
st "Buffer0"
blo "0,1450"
tm "CptPortNameMgr"
)
)
dt (MLText
va (VaSet
font "courier,8,0"
)
)
thePort (LogicalPort
lang 5
m 3
decl (Decl
n "Buffer0"
t "wire"
b "[15:0]"
o 0
)
)
)
DeclarativeBlock *186 (SymDeclBlock
uid 1,0
stg "SymDeclLayoutStrategy"
declLabel (Text
uid 2,0
va (VaSet
font "courier,8,1"
)
xt "0,0,6500,900"
st "Declarations"
blo "0,700"
)
portLabel (Text
uid 3,0
va (VaSet
font "courier,8,1"
)
xt "0,2700,3000,3600"
st "Ports:"
blo "0,3400"
)
externalLabel (Text
uid 4,0
va (VaSet
font "courier,8,1"
)
xt "0,900,7500,1800"
st "External User:"
blo "0,1600"
)
internalLabel (Text
uid 6,0
va (VaSet
font "courier,8,1"
)
xt "0,1800,7500,2700"
st "Internal User:"
blo "0,2500"
)
externalText (MLText
uid 5,0
va (VaSet
font "courier,8,0"
)
xt "2000,1800,2000,1800"
tm "SyDeclarativeTextMgr"
)
internalText (MLText
uid 7,0
va (VaSet
font "courier,8,0"
)
xt "2000,2700,2000,2700"
tm "SyDeclarativeTextMgr"
)
)
lastUid 11589,0
postModuleDirective "// ### Please start your Verilog code here ###"
okToSyncOnLoad 1
OkToSyncGenericsOnLoad 1
activeModelName "Symbol"
)
