INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sdr/workspace/ns/openwifi/openwifi-hw/ip/rx_stream_adder/rx_stream_adder.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sdr/workspace/ns/openwifi/openwifi-hw/ip/rx_stream_adder/rx_stream_adder.srcs/sim_1/new/incr_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module incr_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [/home/sdr/workspace/ns/openwifi/openwifi-hw/ip/rx_stream_adder/rx_stream_adder.srcs/sim_1/new/incr_tb.v:75]
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [/home/sdr/workspace/ns/openwifi/openwifi-hw/ip/rx_stream_adder/rx_stream_adder.srcs/sim_1/new/incr_tb.v:76]
