Analysis & Synthesis report for problema1-projeto
Tue Sep 19 09:41:42 2023
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |general_MEF|choose_case
  9. State Machine - |general_MEF|sensor_01_MEF:sensor00|choose_case
 10. State Machine - |general_MEF|sensor_01_MEF:sensor00|DHT11_Made_in_china:dht11_sensor|state
 11. State Machine - |general_MEF|uart_tx:transmiter_data|state
 12. State Machine - |general_MEF|uart_rx:receiver_uart|state
 13. Registers Removed During Synthesis
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Parameter Settings for User Entity Instance: uart_rx:receiver_uart
 18. Parameter Settings for User Entity Instance: uart_tx:transmiter_data
 19. Port Connectivity Checks: "sensor_01_MEF:sensor00|DHT11_Made_in_china:dht11_sensor"
 20. Port Connectivity Checks: "sensor_01_MEF:sensor00"
 21. Post-Synthesis Netlist Statistics for Top Partition
 22. Elapsed Time Per Partition
 23. Analysis & Synthesis Messages
 24. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Sep 19 09:41:42 2023       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; problema1-projeto                           ;
; Top-level Entity Name              ; general_MEF                                 ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 519                                         ;
;     Total combinational functions  ; 414                                         ;
;     Dedicated logic registers      ; 282                                         ;
; Total registers                    ; 282                                         ;
; Total pins                         ; 23                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE30F23C7       ;                    ;
; Top-level entity name                                            ; general_MEF        ; problema1-projeto  ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                     ;
+----------------------------------+-----------------+------------------------+------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path       ; Library ;
+----------------------------------+-----------------+------------------------+------------------------------------+---------+
; uart_tx.v                        ; yes             ; User Verilog HDL File  ; H:/PROBLEMA1/uart_tx.v             ;         ;
; uart_rx.v                        ; yes             ; User Verilog HDL File  ; H:/PROBLEMA1/uart_rx.v             ;         ;
; general_MEF.v                    ; yes             ; User Verilog HDL File  ; H:/PROBLEMA1/general_MEF.v         ;         ;
; code_verify.v                    ; yes             ; User Verilog HDL File  ; H:/PROBLEMA1/code_verify.v         ;         ;
; DHT11_Made_in_china.v            ; yes             ; User Verilog HDL File  ; H:/PROBLEMA1/DHT11_Made_in_china.v ;         ;
; sensor_01_MEF.v                  ; yes             ; User Verilog HDL File  ; H:/PROBLEMA1/sensor_01_MEF.v       ;         ;
+----------------------------------+-----------------+------------------------+------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 519         ;
;                                             ;             ;
; Total combinational functions               ; 414         ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 181         ;
;     -- 3 input functions                    ; 76          ;
;     -- <=2 input functions                  ; 157         ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 288         ;
;     -- arithmetic mode                      ; 126         ;
;                                             ;             ;
; Total registers                             ; 282         ;
;     -- Dedicated logic registers            ; 282         ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 23          ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; clock~input ;
; Maximum fan-out                             ; 165         ;
; Total fan-out                               ; 2223        ;
; Average fan-out                             ; 2.99        ;
+---------------------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                               ;
+---------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                  ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                 ; Entity Name         ; Library Name ;
+---------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------+---------------------+--------------+
; |general_MEF                                ; 414 (161)           ; 282 (66)                  ; 0           ; 0            ; 0       ; 0         ; 23   ; 0            ; |general_MEF                                                                                        ; general_MEF         ; work         ;
;    |code_verify:verify|                     ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |general_MEF|code_verify:verify                                                                     ; code_verify         ; work         ;
;    |sensor_01_MEF:sensor00|                 ; 167 (15)            ; 158 (6)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |general_MEF|sensor_01_MEF:sensor00                                                                 ; sensor_01_MEF       ; work         ;
;       |DHT11_Made_in_china:dht11_sensor|    ; 114 (102)           ; 124 (117)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |general_MEF|sensor_01_MEF:sensor00|DHT11_Made_in_china:dht11_sensor                                ; DHT11_Made_in_china ; work         ;
;          |generate_clock_1MHZ:clock_1MHz|   ; 12 (12)             ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |general_MEF|sensor_01_MEF:sensor00|DHT11_Made_in_china:dht11_sensor|generate_clock_1MHZ:clock_1MHz ; generate_clock_1MHZ ; work         ;
;       |timer_pulso_reset:reset_pulse_timer| ; 38 (38)             ; 28 (28)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |general_MEF|sensor_01_MEF:sensor00|timer_pulso_reset:reset_pulse_timer                             ; timer_pulso_reset   ; work         ;
;    |uart_rx:receiver_uart|                  ; 51 (51)             ; 31 (31)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |general_MEF|uart_rx:receiver_uart                                                                  ; uart_rx             ; work         ;
;    |uart_tx:transmiter_data|                ; 32 (32)             ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |general_MEF|uart_tx:transmiter_data                                                                ; uart_tx             ; work         ;
+---------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |general_MEF|choose_case                                                                                                                    ;
+----------------------------+-----------------------+----------------------------+--------------------------+--------------------+---------------------------+
; Name                       ; choose_case.s_reading ; choose_case.s_invalid_code ; choose_case.s_check_code ; choose_case.s_idle ; choose_case.s_information ;
+----------------------------+-----------------------+----------------------------+--------------------------+--------------------+---------------------------+
; choose_case.s_idle         ; 0                     ; 0                          ; 0                        ; 0                  ; 0                         ;
; choose_case.s_check_code   ; 0                     ; 0                          ; 1                        ; 1                  ; 0                         ;
; choose_case.s_invalid_code ; 0                     ; 1                          ; 0                        ; 1                  ; 0                         ;
; choose_case.s_reading      ; 1                     ; 0                          ; 0                        ; 1                  ; 0                         ;
; choose_case.s_information  ; 0                     ; 0                          ; 0                        ; 1                  ; 1                         ;
+----------------------------+-----------------------+----------------------------+--------------------------+--------------------+---------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------+
; State Machine - |general_MEF|sensor_01_MEF:sensor00|choose_case ;
+-----------------------------+-----------------------------------+
; Name                        ; choose_case.s_receiver_data       ;
+-----------------------------+-----------------------------------+
; choose_case.s_idle          ; 0                                 ;
; choose_case.s_receiver_data ; 1                                 ;
+-----------------------------+-----------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------+
; State Machine - |general_MEF|sensor_01_MEF:sensor00|DHT11_Made_in_china:dht11_sensor|state                               ;
+-----------+-----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+
; Name      ; state.s10 ; state.s9 ; state.s8 ; state.s7 ; state.s6 ; state.s5 ; state.s4 ; state.s3 ; state.s2 ; state.s1 ;
+-----------+-----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+
; state.s1  ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ;
; state.s2  ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 1        ;
; state.s3  ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 1        ;
; state.s4  ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 1        ;
; state.s5  ; 0         ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 1        ;
; state.s6  ; 0         ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.s7  ; 0         ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.s8  ; 0         ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.s9  ; 0         ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.s10 ; 1         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
+-----------+-----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+


Encoding Type:  One-Hot
+----------------------------------------------------------------+
; State Machine - |general_MEF|uart_tx:transmiter_data|state     ;
+-------------+------------+------------+-------------+----------+
; Name        ; state.STOP ; state.DATA ; state.START ; state.00 ;
+-------------+------------+------------+-------------+----------+
; state.00    ; 0          ; 0          ; 0           ; 0        ;
; state.START ; 0          ; 0          ; 1           ; 1        ;
; state.DATA  ; 0          ; 1          ; 0           ; 1        ;
; state.STOP  ; 1          ; 0          ; 0           ; 1        ;
+-------------+------------+------------+-------------+----------+


Encoding Type:  One-Hot
+----------------------------------------------------------------+
; State Machine - |general_MEF|uart_rx:receiver_uart|state       ;
+-------------+------------+------------+-------------+----------+
; Name        ; state.STOP ; state.DATA ; state.START ; state.00 ;
+-------------+------------+------------+-------------+----------+
; state.00    ; 0          ; 0          ; 0           ; 0        ;
; state.START ; 0          ; 0          ; 1           ; 1        ;
; state.DATA  ; 0          ; 1          ; 0           ; 1        ;
; state.STOP  ; 1          ; 0          ; 0           ; 1        ;
+-------------+------------+------------+-------------+----------+


+--------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                 ;
+------------------------------------------------------------------+-------------------------------------------------+
; Register name                                                    ; Reason for Removal                              ;
+------------------------------------------------------------------+-------------------------------------------------+
; seven_segmentos1[0]~reg0                                         ; Stuck at VCC due to stuck port data_in          ;
; seven_segmentos1[1]~reg0                                         ; Stuck at GND due to stuck port data_in          ;
; seven_segmentos1[2]~reg0                                         ; Stuck at GND due to stuck port data_in          ;
; seven_segmentos1[3]~reg0                                         ; Stuck at VCC due to stuck port data_in          ;
; seven_segmentos1[4]~reg0                                         ; Stuck at VCC due to stuck port data_in          ;
; seven_segmentos1[5]~reg0                                         ; Stuck at VCC due to stuck port data_in          ;
; seven_segmentos1[6]~reg0                                         ; Stuck at VCC due to stuck port data_in          ;
; seven_segmentos1[7]~reg0                                         ; Stuck at VCC due to stuck port data_in          ;
; seven_segmentos0[0]~reg0                                         ; Stuck at VCC due to stuck port data_in          ;
; seven_segmentos0[1]~reg0                                         ; Stuck at GND due to stuck port data_in          ;
; seven_segmentos0[2]~reg0                                         ; Stuck at GND due to stuck port data_in          ;
; seven_segmentos0[3]~reg0                                         ; Stuck at VCC due to stuck port data_in          ;
; seven_segmentos0[4]~reg0                                         ; Stuck at VCC due to stuck port data_in          ;
; seven_segmentos0[5]~reg0                                         ; Stuck at VCC due to stuck port data_in          ;
; seven_segmentos0[6]~reg0                                         ; Stuck at GND due to stuck port data_in          ;
; seven_segmentos0[7]~reg0                                         ; Stuck at GND due to stuck port data_in          ;
; uart_tx:transmiter_data|data_bit[5..7]                           ; Merged with uart_tx:transmiter_data|data_bit[4] ;
; info_send[5..7]                                                  ; Merged with info_send[4]                        ;
; choose_case~7                                                    ; Lost fanout                                     ;
; choose_case~8                                                    ; Lost fanout                                     ;
; sensor_01_MEF:sensor00|choose_case~2                             ; Lost fanout                                     ;
; sensor_01_MEF:sensor00|DHT11_Made_in_china:dht11_sensor|state~13 ; Lost fanout                                     ;
; sensor_01_MEF:sensor00|DHT11_Made_in_china:dht11_sensor|state~14 ; Lost fanout                                     ;
; sensor_01_MEF:sensor00|DHT11_Made_in_china:dht11_sensor|state~15 ; Lost fanout                                     ;
; sensor_01_MEF:sensor00|DHT11_Made_in_china:dht11_sensor|state~16 ; Lost fanout                                     ;
; uart_tx:transmiter_data|state~2                                  ; Lost fanout                                     ;
; uart_tx:transmiter_data|state~3                                  ; Lost fanout                                     ;
; uart_rx:receiver_uart|state~2                                    ; Lost fanout                                     ;
; uart_rx:receiver_uart|state~3                                    ; Lost fanout                                     ;
; Total Number of Removed Registers = 33                           ;                                                 ;
+------------------------------------------------------------------+-------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 282   ;
; Number of registers using Synchronous Clear  ; 48    ;
; Number of registers using Synchronous Load   ; 16    ;
; Number of registers using Asynchronous Clear ; 117   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 177   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------+
; Inverted Register Statistics                                                ;
+-------------------------------------------------------------------+---------+
; Inverted Register                                                 ; Fan out ;
+-------------------------------------------------------------------+---------+
; sensor_01_MEF:sensor00|DHT11_Made_in_china:dht11_sensor|dout      ; 2       ;
; sensor_01_MEF:sensor00|DHT11_Made_in_china:dht11_sensor|read_flag ; 4       ;
; uart_rx:receiver_uart|rx_data                                     ; 11      ;
; uart_rx:receiver_uart|data_serial_buffer                          ; 1       ;
; Total number of inverted registers = 4                            ;         ;
+-------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------+
; 3:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; Yes        ; |general_MEF|counter_continuous[29]                                              ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |general_MEF|uart_tx:transmiter_data|bit_index[2]                                ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |general_MEF|uart_rx:receiver_uart|bit_index[2]                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |general_MEF|seg_a                                                               ;
; 5:1                ; 13 bits   ; 39 LEs        ; 13 LEs               ; 26 LEs                 ; Yes        ; |general_MEF|uart_rx:receiver_uart|counter[1]                                    ;
; 7:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |general_MEF|sensor_01_MEF:sensor00|DHT11_Made_in_china:dht11_sensor|data_cnt[3] ;
; 10:1               ; 16 bits   ; 96 LEs        ; 16 LEs               ; 80 LEs                 ; Yes        ; |general_MEF|sensor_01_MEF:sensor00|DHT11_Made_in_china:dht11_sensor|cnt[2]      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |general_MEF|sensor_01_MEF:sensor00|choose_case                                  ;
; 11:1               ; 4 bits    ; 28 LEs        ; 16 LEs               ; 12 LEs                 ; No         ; |general_MEF|sensor_01_MEF:sensor00|DHT11_Made_in_china:dht11_sensor|Selector3   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_rx:receiver_uart ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; CLKS_PER_BIT   ; 5208  ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_tx:transmiter_data ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; CLKS_PER_BIT   ; 5208  ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sensor_01_MEF:sensor00|DHT11_Made_in_china:dht11_sensor"                                    ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; data[39..24] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data[15..8]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sensor_01_MEF:sensor00"                                                                          ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; information[7..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 23                          ;
; cycloneiii_ff         ; 282                         ;
;     CLR               ; 15                          ;
;     CLR SCLR          ; 16                          ;
;     ENA               ; 89                          ;
;     ENA CLR           ; 80                          ;
;     ENA CLR SCLR      ; 6                           ;
;     ENA SLD           ; 2                           ;
;     SCLR              ; 13                          ;
;     SCLR SLD          ; 13                          ;
;     SLD               ; 1                           ;
;     plain             ; 47                          ;
; cycloneiii_io_obuf    ; 1                           ;
; cycloneiii_lcell_comb ; 415                         ;
;     arith             ; 126                         ;
;         2 data inputs ; 103                         ;
;         3 data inputs ; 23                          ;
;     normal            ; 289                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 9                           ;
;         2 data inputs ; 44                          ;
;         3 data inputs ; 53                          ;
;         4 data inputs ; 181                         ;
;                       ;                             ;
; Max LUT depth         ; 11.00                       ;
; Average LUT depth     ; 5.00                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Tue Sep 19 09:41:20 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off problema1-projeto -c problema1-projeto
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file uart_tx.v
    Info (12023): Found entity 1: uart_tx File: H:/PROBLEMA1/uart_tx.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file uart_rx.v
    Info (12023): Found entity 1: uart_rx File: H:/PROBLEMA1/uart_rx.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file tristate.v
    Info (12023): Found entity 1: tristate File: H:/PROBLEMA1/tristate.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file main_uart.v
    Info (12023): Found entity 1: main_uart File: H:/PROBLEMA1/main_uart.v Line: 1
Warning (10335): Unrecognized synthesis attribute "o" at general_MEF.v(82) File: H:/PROBLEMA1/general_MEF.v Line: 82
Warning (10335): Unrecognized synthesis attribute "seletor" at general_MEF.v(82) File: H:/PROBLEMA1/general_MEF.v Line: 82
Warning (10335): Unrecognized synthesis attribute "do" at general_MEF.v(82) File: H:/PROBLEMA1/general_MEF.v Line: 82
Warning (10335): Unrecognized synthesis attribute "buffer" at general_MEF.v(82) File: H:/PROBLEMA1/general_MEF.v Line: 82
Warning (10335): Unrecognized synthesis attribute "para" at general_MEF.v(82) File: H:/PROBLEMA1/general_MEF.v Line: 82
Warning (10229): Verilog HDL Expression warning at general_MEF.v(166): truncated literal to match 8 bits File: H:/PROBLEMA1/general_MEF.v Line: 166
Warning (10229): Verilog HDL Expression warning at general_MEF.v(172): truncated literal to match 8 bits File: H:/PROBLEMA1/general_MEF.v Line: 172
Warning (10229): Verilog HDL Expression warning at general_MEF.v(192): truncated literal to match 8 bits File: H:/PROBLEMA1/general_MEF.v Line: 192
Warning (10229): Verilog HDL Expression warning at general_MEF.v(196): truncated literal to match 8 bits File: H:/PROBLEMA1/general_MEF.v Line: 196
Warning (10229): Verilog HDL Expression warning at general_MEF.v(201): truncated literal to match 8 bits File: H:/PROBLEMA1/general_MEF.v Line: 201
Warning (10229): Verilog HDL Expression warning at general_MEF.v(218): truncated literal to match 8 bits File: H:/PROBLEMA1/general_MEF.v Line: 218
Warning (10229): Verilog HDL Expression warning at general_MEF.v(222): truncated literal to match 8 bits File: H:/PROBLEMA1/general_MEF.v Line: 222
Warning (10229): Verilog HDL Expression warning at general_MEF.v(227): truncated literal to match 8 bits File: H:/PROBLEMA1/general_MEF.v Line: 227
Warning (10229): Verilog HDL Expression warning at general_MEF.v(244): truncated literal to match 8 bits File: H:/PROBLEMA1/general_MEF.v Line: 244
Warning (10229): Verilog HDL Expression warning at general_MEF.v(262): truncated literal to match 8 bits File: H:/PROBLEMA1/general_MEF.v Line: 262
Warning (10229): Verilog HDL Expression warning at general_MEF.v(288): truncated literal to match 8 bits File: H:/PROBLEMA1/general_MEF.v Line: 288
Warning (10229): Verilog HDL Expression warning at general_MEF.v(324): truncated literal to match 8 bits File: H:/PROBLEMA1/general_MEF.v Line: 324
Warning (10229): Verilog HDL Expression warning at general_MEF.v(338): truncated literal to match 8 bits File: H:/PROBLEMA1/general_MEF.v Line: 338
Warning (10229): Verilog HDL Expression warning at general_MEF.v(353): truncated literal to match 8 bits File: H:/PROBLEMA1/general_MEF.v Line: 353
Warning (10229): Verilog HDL Expression warning at general_MEF.v(358): truncated literal to match 8 bits File: H:/PROBLEMA1/general_MEF.v Line: 358
Warning (10229): Verilog HDL Expression warning at general_MEF.v(368): truncated literal to match 8 bits File: H:/PROBLEMA1/general_MEF.v Line: 368
Warning (10229): Verilog HDL Expression warning at general_MEF.v(373): truncated literal to match 8 bits File: H:/PROBLEMA1/general_MEF.v Line: 373
Warning (10229): Verilog HDL Expression warning at general_MEF.v(391): truncated literal to match 8 bits File: H:/PROBLEMA1/general_MEF.v Line: 391
Warning (10229): Verilog HDL Expression warning at general_MEF.v(402): truncated literal to match 8 bits File: H:/PROBLEMA1/general_MEF.v Line: 402
Warning (10229): Verilog HDL Expression warning at general_MEF.v(433): truncated literal to match 8 bits File: H:/PROBLEMA1/general_MEF.v Line: 433
Warning (10229): Verilog HDL Expression warning at general_MEF.v(438): truncated literal to match 8 bits File: H:/PROBLEMA1/general_MEF.v Line: 438
Info (12021): Found 1 design units, including 1 entities, in source file general_mef.v
    Info (12023): Found entity 1: general_MEF File: H:/PROBLEMA1/general_MEF.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file code_verify.v
    Info (12023): Found entity 1: code_verify File: H:/PROBLEMA1/code_verify.v Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file dht11_made_in_china.v
    Info (12023): Found entity 1: DHT11_Made_in_china File: H:/PROBLEMA1/DHT11_Made_in_china.v Line: 3
    Info (12023): Found entity 2: generate_clock_1MHZ File: H:/PROBLEMA1/DHT11_Made_in_china.v Line: 214
Info (12021): Found 2 design units, including 2 entities, in source file sensor_01_mef.v
    Info (12023): Found entity 1: sensor_01_MEF File: H:/PROBLEMA1/sensor_01_MEF.v Line: 3
    Info (12023): Found entity 2: timer_pulso_reset File: H:/PROBLEMA1/sensor_01_MEF.v Line: 242
Warning (10236): Verilog HDL Implicit Net warning at general_MEF.v(104): created implicit net for "info_sensor" File: H:/PROBLEMA1/general_MEF.v Line: 104
Info (12127): Elaborating entity "general_MEF" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at general_MEF.v(41): object "cnt" assigned a value but never read File: H:/PROBLEMA1/general_MEF.v Line: 41
Info (12128): Elaborating entity "uart_rx" for hierarchy "uart_rx:receiver_uart" File: H:/PROBLEMA1/general_MEF.v Line: 56
Info (12128): Elaborating entity "code_verify" for hierarchy "code_verify:verify" File: H:/PROBLEMA1/general_MEF.v Line: 88
Info (12128): Elaborating entity "uart_tx" for hierarchy "uart_tx:transmiter_data" File: H:/PROBLEMA1/general_MEF.v Line: 100
Info (12128): Elaborating entity "sensor_01_MEF" for hierarchy "sensor_01_MEF:sensor00" File: H:/PROBLEMA1/general_MEF.v Line: 104
Info (12128): Elaborating entity "timer_pulso_reset" for hierarchy "sensor_01_MEF:sensor00|timer_pulso_reset:reset_pulse_timer" File: H:/PROBLEMA1/sensor_01_MEF.v Line: 112
Info (12128): Elaborating entity "DHT11_Made_in_china" for hierarchy "sensor_01_MEF:sensor00|DHT11_Made_in_china:dht11_sensor" File: H:/PROBLEMA1/sensor_01_MEF.v Line: 114
Warning (10230): Verilog HDL assignment warning at DHT11_Made_in_china.v(161): truncated value with size 41 to match size of target (40) File: H:/PROBLEMA1/DHT11_Made_in_china.v Line: 161
Warning (10230): Verilog HDL assignment warning at DHT11_Made_in_china.v(164): truncated value with size 41 to match size of target (40) File: H:/PROBLEMA1/DHT11_Made_in_china.v Line: 164
Info (12128): Elaborating entity "generate_clock_1MHZ" for hierarchy "sensor_01_MEF:sensor00|DHT11_Made_in_china:dht11_sensor|generate_clock_1MHZ:clock_1MHz" File: H:/PROBLEMA1/DHT11_Made_in_china.v Line: 27
Info (13000): Registers with preset signals will power-up high File: H:/PROBLEMA1/DHT11_Made_in_china.v Line: 14
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "seven_segmentos0[0]" is stuck at VCC File: H:/PROBLEMA1/general_MEF.v Line: 107
    Warning (13410): Pin "seven_segmentos0[1]" is stuck at GND File: H:/PROBLEMA1/general_MEF.v Line: 107
    Warning (13410): Pin "seven_segmentos0[2]" is stuck at GND File: H:/PROBLEMA1/general_MEF.v Line: 107
    Warning (13410): Pin "seven_segmentos0[3]" is stuck at VCC File: H:/PROBLEMA1/general_MEF.v Line: 107
    Warning (13410): Pin "seven_segmentos0[4]" is stuck at VCC File: H:/PROBLEMA1/general_MEF.v Line: 107
    Warning (13410): Pin "seven_segmentos0[5]" is stuck at VCC File: H:/PROBLEMA1/general_MEF.v Line: 107
    Warning (13410): Pin "seven_segmentos0[6]" is stuck at GND File: H:/PROBLEMA1/general_MEF.v Line: 107
    Warning (13410): Pin "seven_segmentos0[7]" is stuck at GND File: H:/PROBLEMA1/general_MEF.v Line: 107
    Warning (13410): Pin "seven_segmentos1[0]" is stuck at VCC File: H:/PROBLEMA1/general_MEF.v Line: 107
    Warning (13410): Pin "seven_segmentos1[1]" is stuck at GND File: H:/PROBLEMA1/general_MEF.v Line: 107
    Warning (13410): Pin "seven_segmentos1[2]" is stuck at GND File: H:/PROBLEMA1/general_MEF.v Line: 107
    Warning (13410): Pin "seven_segmentos1[3]" is stuck at VCC File: H:/PROBLEMA1/general_MEF.v Line: 107
    Warning (13410): Pin "seven_segmentos1[4]" is stuck at VCC File: H:/PROBLEMA1/general_MEF.v Line: 107
    Warning (13410): Pin "seven_segmentos1[5]" is stuck at VCC File: H:/PROBLEMA1/general_MEF.v Line: 107
    Warning (13410): Pin "seven_segmentos1[6]" is stuck at VCC File: H:/PROBLEMA1/general_MEF.v Line: 107
    Warning (13410): Pin "seven_segmentos1[7]" is stuck at VCC File: H:/PROBLEMA1/general_MEF.v Line: 107
Info (286030): Timing-Driven Synthesis is running
Info (17049): 11 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file H:/PROBLEMA1/output_files/problema1-projeto.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 542 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 20 output pins
    Info (21060): Implemented 1 bidirectional pins
    Info (21061): Implemented 519 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 48 warnings
    Info: Peak virtual memory: 4744 megabytes
    Info: Processing ended: Tue Sep 19 09:41:42 2023
    Info: Elapsed time: 00:00:22
    Info: Total CPU time (on all processors): 00:00:36


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in H:/PROBLEMA1/output_files/problema1-projeto.map.smsg.


