$date
	Sun Oct 23 04:06:54 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#695093
b1110 !
1"
#695094
b1110 &
b1110 %
1$
#695095
0"
#695098
b111 &
b111 %
#695102
b10110 &
b10110 %
#695106
b1011 &
b1011 %
#695110
b100010 &
b100010 %
#695114
b10001 &
b10001 %
#695118
b110100 &
b110100 %
#695122
b11010 &
b11010 %
#695126
b1101 &
b1101 %
#695130
b101000 &
b101000 %
#695134
b10100 &
b10100 %
#695138
b1010 &
b1010 %
#695142
b101 &
b101 %
#695146
b10000 &
b10000 %
#695150
b1000 &
b1000 %
#695154
b100 &
b100 %
#695158
b10 &
b10 %
#695162
b1 &
b1 %
1#
#695166
b0 &
0#
b0 %
0$
#1674737
b1100 !
1"
#1674738
b1100 &
b1100 %
1$
#1674739
0"
#1674742
b110 &
b110 %
#1674746
b11 &
b11 %
#1674750
b1010 &
b1010 %
#1674754
b101 &
b101 %
#1674758
b10000 &
b10000 %
#1674762
b1000 &
b1000 %
#1674766
b100 &
b100 %
#1674770
b10 &
b10 %
#1674774
b1 &
1#
b1 %
#1674778
b0 &
b0 %
0#
0$
#2661559
b11 !
1"
#2661562
b11 &
b11 %
1$
#2661563
0"
#2661566
b1010 &
b1010 %
#2661570
b101 &
b101 %
#2661574
b10000 &
b10000 %
#2661578
b1000 &
b1000 %
#2661582
b100 &
b100 %
#2661586
b10 &
b10 %
#2661590
b1 &
1#
b1 %
#2661594
b0 &
b0 %
0#
0$
#4500012
