{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1686097550367 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1686097550367 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 06 21:25:50 2023 " "Processing started: Tue Jun 06 21:25:50 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1686097550367 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1686097550367 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off risc_v32i -c risc_v32i " "Command: quartus_map --read_settings_files=on --write_settings_files=off risc_v32i -c risc_v32i" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1686097550368 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1686097552855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fontes/xor32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fontes/xor32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 xor32 " "Found entity 1: xor32" {  } { { "fontes/xor32.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/xor32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686097552911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686097552911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fontes/signal_ext12_32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fontes/signal_ext12_32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 signal_ext12_32 " "Found entity 1: signal_ext12_32" {  } { { "fontes/signal_ext12_32.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/signal_ext12_32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686097552916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686097552916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fontes/risc_v32i.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fontes/risc_v32i.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 risc_v32i " "Found entity 1: risc_v32i" {  } { { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686097552918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686097552918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fontes/pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fontes/pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-arch_PC " "Found design unit 1: PC-arch_PC" {  } { { "fontes/PC.vhd" "" { Text "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/PC.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686097553290 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "fontes/PC.vhd" "" { Text "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/PC.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686097553290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686097553290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fontes/or32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fontes/or32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 or32 " "Found entity 1: or32" {  } { { "fontes/or32.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/or32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686097553292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686097553292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fontes/memoria_instrucao.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fontes/memoria_instrucao.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoria_instrucao-arch_memoria_instrucao " "Found design unit 1: memoria_instrucao-arch_memoria_instrucao" {  } { { "fontes/memoria_instrucao.vhd" "" { Text "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/memoria_instrucao.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686097553295 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoria_instrucao " "Found entity 1: memoria_instrucao" {  } { { "fontes/memoria_instrucao.vhd" "" { Text "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/memoria_instrucao.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686097553295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686097553295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fontes/full_adder32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fontes/full_adder32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder32 " "Found entity 1: full_adder32" {  } { { "fontes/full_adder32.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/full_adder32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686097553297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686097553297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fontes/full_adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fontes/full_adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "fontes/full_adder.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/full_adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686097553299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686097553299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fontes/banco_registradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fontes/banco_registradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 banco_registradores-arch_banco_registradores " "Found design unit 1: banco_registradores-arch_banco_registradores" {  } { { "fontes/banco_registradores.vhd" "" { Text "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/banco_registradores.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686097553302 ""} { "Info" "ISGN_ENTITY_NAME" "1 banco_registradores " "Found entity 1: banco_registradores" {  } { { "fontes/banco_registradores.vhd" "" { Text "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/banco_registradores.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686097553302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686097553302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fontes/and32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fontes/and32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 and32 " "Found entity 1: and32" {  } { { "fontes/and32.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/and32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686097553304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686097553304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fontes/add_sub.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fontes/add_sub.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub " "Found entity 1: add_sub" {  } { { "fontes/add_sub.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/add_sub.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686097553306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686097553306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fontes/mux21_1b.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fontes/mux21_1b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux21_1b " "Found entity 1: mux21_1b" {  } { { "fontes/mux21_1b.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/mux21_1b.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686097553308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686097553308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fontes/mux21_32b.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fontes/mux21_32b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux21_32b " "Found entity 1: mux21_32b" {  } { { "fontes/mux21_32b.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/mux21_32b.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686097553310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686097553310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fontes/mux81_32b.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fontes/mux81_32b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux81_32b " "Found entity 1: mux81_32b" {  } { { "fontes/mux81_32b.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/mux81_32b.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686097553312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686097553312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant0.vhd 4 2 " "Found 4 design units, including 2 entities, in source file lpm_constant0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant0_lpm_constant_v09-RTL " "Found design unit 1: lpm_constant0_lpm_constant_v09-RTL" {  } { { "lpm_constant0.vhd" "" { Text "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/lpm_constant0.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686097553315 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 lpm_constant0-RTL " "Found design unit 2: lpm_constant0-RTL" {  } { { "lpm_constant0.vhd" "" { Text "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/lpm_constant0.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686097553315 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant0_lpm_constant_v09 " "Found entity 1: lpm_constant0_lpm_constant_v09" {  } { { "lpm_constant0.vhd" "" { Text "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/lpm_constant0.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686097553315 ""} { "Info" "ISGN_ENTITY_NAME" "2 lpm_constant0 " "Found entity 2: lpm_constant0" {  } { { "lpm_constant0.vhd" "" { Text "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/lpm_constant0.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686097553315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686097553315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fontes/add4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fontes/add4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 add4 " "Found entity 1: add4" {  } { { "fontes/add4.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/add4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686097553317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686097553317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fontes/controle.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fontes/controle.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 controle " "Found entity 1: controle" {  } { { "fontes/controle.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/controle.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686097553319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686097553319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fontes/divisorfrequencia.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fontes/divisorfrequencia.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DivisorFrequencia " "Found entity 1: DivisorFrequencia" {  } { { "fontes/DivisorFrequencia.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/DivisorFrequencia.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686097553321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686097553321 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "risc_v32i " "Elaborating entity \"risc_v32i\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1686097553354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controle controle:inst41 " "Elaborating entity \"controle\" for hierarchy \"controle:inst41\"" {  } { { "fontes/risc_v32i.bdf" "inst41" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -424 880 1104 -328 "inst41" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686097553367 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst3 " "Block or symbol \"NOT\" of instance \"inst3\" overlaps another block or symbol" {  } { { "fontes/controle.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/controle.bdf" { { 192 336 384 224 "inst3" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1686097553368 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst5 " "Block or symbol \"NOT\" of instance \"inst5\" overlaps another block or symbol" {  } { { "fontes/controle.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/controle.bdf" { { 312 336 384 344 "inst5" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1686097553368 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst7 " "Block or symbol \"NOT\" of instance \"inst7\" overlaps another block or symbol" {  } { { "fontes/controle.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/controle.bdf" { { 360 336 384 392 "inst7" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1686097553368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria_instrucao memoria_instrucao:inst5 " "Elaborating entity \"memoria_instrucao\" for hierarchy \"memoria_instrucao:inst5\"" {  } { { "fontes/risc_v32i.bdf" "inst5" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { 136 416 632 216 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686097553370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:inst " "Elaborating entity \"PC\" for hierarchy \"PC:inst\"" {  } { { "fontes/risc_v32i.bdf" "inst" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { 136 40 232 248 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686097553792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add4 add4:inst40 " "Elaborating entity \"add4\" for hierarchy \"add4:inst40\"" {  } { { "fontes/risc_v32i.bdf" "inst40" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -48 416 624 48 "inst40" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686097553794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub add4:inst40\|add_sub:inst2 " "Elaborating entity \"add_sub\" for hierarchy \"add4:inst40\|add_sub:inst2\"" {  } { { "fontes/add4.bdf" "inst2" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/add4.bdf" { { 120 600 792 216 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686097553795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder add4:inst40\|add_sub:inst2\|full_adder:inst29 " "Elaborating entity \"full_adder\" for hierarchy \"add4:inst40\|add_sub:inst2\|full_adder:inst29\"" {  } { { "fontes/add_sub.bdf" "inst29" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/add_sub.bdf" { { 3496 744 896 3592 "inst29" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686097553797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant0 add4:inst40\|lpm_constant0:inst " "Elaborating entity \"lpm_constant0\" for hierarchy \"add4:inst40\|lpm_constant0:inst\"" {  } { { "fontes/add4.bdf" "inst" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/add4.bdf" { { 144 360 472 192 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686097553820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant0_lpm_constant_v09 add4:inst40\|lpm_constant0:inst\|lpm_constant0_lpm_constant_v09:lpm_constant0_lpm_constant_v09_component " "Elaborating entity \"lpm_constant0_lpm_constant_v09\" for hierarchy \"add4:inst40\|lpm_constant0:inst\|lpm_constant0_lpm_constant_v09:lpm_constant0_lpm_constant_v09_component\"" {  } { { "lpm_constant0.vhd" "lpm_constant0_lpm_constant_v09_component" { Text "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/lpm_constant0.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686097553822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "banco_registradores banco_registradores:inst6 " "Elaborating entity \"banco_registradores\" for hierarchy \"banco_registradores:inst6\"" {  } { { "fontes/risc_v32i.bdf" "inst6" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { 80 880 1096 256 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686097553845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux21_32b mux21_32b:inst4 " "Elaborating entity \"mux21_32b\" for hierarchy \"mux21_32b:inst4\"" {  } { { "fontes/risc_v32i.bdf" "inst4" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { 120 1280 1448 216 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686097553858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux21_1b mux21_32b:inst4\|mux21_1b:inst " "Elaborating entity \"mux21_1b\" for hierarchy \"mux21_32b:inst4\|mux21_1b:inst\"" {  } { { "fontes/mux21_32b.bdf" "inst" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/mux21_32b.bdf" { { 48 328 424 144 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686097553860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signal_ext12_32 signal_ext12_32:inst2 " "Elaborating entity \"signal_ext12_32\" for hierarchy \"signal_ext12_32:inst2\"" {  } { { "fontes/risc_v32i.bdf" "inst2" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { 288 856 1104 384 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686097553880 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_OUT\[0\] GND " "Pin \"ALU_OUT\[0\]\" is stuck at GND" {  } { { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -32 1480 1657 -16 "ALU_OUT\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686097594773 "|risc_v32i|ALU_OUT[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INSTRUCTION1\[31\] GND " "Pin \"INSTRUCTION1\[31\]\" is stuck at GND" {  } { { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -176 1480 1689 -160 "INSTRUCTION1\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686097594773 "|risc_v32i|INSTRUCTION1[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INSTRUCTION1\[29\] GND " "Pin \"INSTRUCTION1\[29\]\" is stuck at GND" {  } { { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -176 1480 1689 -160 "INSTRUCTION1\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686097594773 "|risc_v32i|INSTRUCTION1[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INSTRUCTION1\[28\] GND " "Pin \"INSTRUCTION1\[28\]\" is stuck at GND" {  } { { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -176 1480 1689 -160 "INSTRUCTION1\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686097594773 "|risc_v32i|INSTRUCTION1[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INSTRUCTION1\[27\] GND " "Pin \"INSTRUCTION1\[27\]\" is stuck at GND" {  } { { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -176 1480 1689 -160 "INSTRUCTION1\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686097594773 "|risc_v32i|INSTRUCTION1[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INSTRUCTION1\[26\] GND " "Pin \"INSTRUCTION1\[26\]\" is stuck at GND" {  } { { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -176 1480 1689 -160 "INSTRUCTION1\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686097594773 "|risc_v32i|INSTRUCTION1[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INSTRUCTION1\[25\] GND " "Pin \"INSTRUCTION1\[25\]\" is stuck at GND" {  } { { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -176 1480 1689 -160 "INSTRUCTION1\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686097594773 "|risc_v32i|INSTRUCTION1[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INSTRUCTION1\[24\] GND " "Pin \"INSTRUCTION1\[24\]\" is stuck at GND" {  } { { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -176 1480 1689 -160 "INSTRUCTION1\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686097594773 "|risc_v32i|INSTRUCTION1[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INSTRUCTION1\[20\] GND " "Pin \"INSTRUCTION1\[20\]\" is stuck at GND" {  } { { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -176 1480 1689 -160 "INSTRUCTION1\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686097594773 "|risc_v32i|INSTRUCTION1[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INSTRUCTION1\[19\] GND " "Pin \"INSTRUCTION1\[19\]\" is stuck at GND" {  } { { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -176 1480 1689 -160 "INSTRUCTION1\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686097594773 "|risc_v32i|INSTRUCTION1[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INSTRUCTION1\[18\] GND " "Pin \"INSTRUCTION1\[18\]\" is stuck at GND" {  } { { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -176 1480 1689 -160 "INSTRUCTION1\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686097594773 "|risc_v32i|INSTRUCTION1[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INSTRUCTION1\[16\] GND " "Pin \"INSTRUCTION1\[16\]\" is stuck at GND" {  } { { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -176 1480 1689 -160 "INSTRUCTION1\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686097594773 "|risc_v32i|INSTRUCTION1[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INSTRUCTION1\[14\] GND " "Pin \"INSTRUCTION1\[14\]\" is stuck at GND" {  } { { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -176 1480 1689 -160 "INSTRUCTION1\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686097594773 "|risc_v32i|INSTRUCTION1[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INSTRUCTION1\[13\] GND " "Pin \"INSTRUCTION1\[13\]\" is stuck at GND" {  } { { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -176 1480 1689 -160 "INSTRUCTION1\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686097594773 "|risc_v32i|INSTRUCTION1[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INSTRUCTION1\[12\] GND " "Pin \"INSTRUCTION1\[12\]\" is stuck at GND" {  } { { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -176 1480 1689 -160 "INSTRUCTION1\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686097594773 "|risc_v32i|INSTRUCTION1[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INSTRUCTION1\[11\] GND " "Pin \"INSTRUCTION1\[11\]\" is stuck at GND" {  } { { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -176 1480 1689 -160 "INSTRUCTION1\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686097594773 "|risc_v32i|INSTRUCTION1[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INSTRUCTION1\[6\] GND " "Pin \"INSTRUCTION1\[6\]\" is stuck at GND" {  } { { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -176 1480 1689 -160 "INSTRUCTION1\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686097594773 "|risc_v32i|INSTRUCTION1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INSTRUCTION1\[3\] GND " "Pin \"INSTRUCTION1\[3\]\" is stuck at GND" {  } { { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -176 1480 1689 -160 "INSTRUCTION1\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686097594773 "|risc_v32i|INSTRUCTION1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INSTRUCTION1\[2\] GND " "Pin \"INSTRUCTION1\[2\]\" is stuck at GND" {  } { { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -176 1480 1689 -160 "INSTRUCTION1\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686097594773 "|risc_v32i|INSTRUCTION1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[1\] GND " "Pin \"PC\[1\]\" is stuck at GND" {  } { { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -216 1480 1656 -200 "PC\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686097594773 "|risc_v32i|PC[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[0\] GND " "Pin \"PC\[0\]\" is stuck at GND" {  } { { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -216 1480 1656 -200 "PC\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686097594773 "|risc_v32i|PC[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RS1_VALUE\[0\] GND " "Pin \"RS1_VALUE\[0\]\" is stuck at GND" {  } { { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -144 1480 1670 -128 "RS1_VALUE\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686097594773 "|risc_v32i|RS1_VALUE[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RS2_VALUE\[0\] GND " "Pin \"RS2_VALUE\[0\]\" is stuck at GND" {  } { { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -104 1480 1670 -88 "RS2_VALUE\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686097594773 "|risc_v32i|RS2_VALUE[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SIG_EXT12_32\[31\] GND " "Pin \"SIG_EXT12_32\[31\]\" is stuck at GND" {  } { { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -72 1480 1681 -56 "SIG_EXT12_32\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686097594773 "|risc_v32i|SIG_EXT12_32[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SIG_EXT12_32\[30\] GND " "Pin \"SIG_EXT12_32\[30\]\" is stuck at GND" {  } { { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -72 1480 1681 -56 "SIG_EXT12_32\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686097594773 "|risc_v32i|SIG_EXT12_32[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SIG_EXT12_32\[29\] GND " "Pin \"SIG_EXT12_32\[29\]\" is stuck at GND" {  } { { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -72 1480 1681 -56 "SIG_EXT12_32\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686097594773 "|risc_v32i|SIG_EXT12_32[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SIG_EXT12_32\[28\] GND " "Pin \"SIG_EXT12_32\[28\]\" is stuck at GND" {  } { { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -72 1480 1681 -56 "SIG_EXT12_32\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686097594773 "|risc_v32i|SIG_EXT12_32[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SIG_EXT12_32\[27\] GND " "Pin \"SIG_EXT12_32\[27\]\" is stuck at GND" {  } { { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -72 1480 1681 -56 "SIG_EXT12_32\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686097594773 "|risc_v32i|SIG_EXT12_32[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SIG_EXT12_32\[26\] GND " "Pin \"SIG_EXT12_32\[26\]\" is stuck at GND" {  } { { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -72 1480 1681 -56 "SIG_EXT12_32\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686097594773 "|risc_v32i|SIG_EXT12_32[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SIG_EXT12_32\[25\] GND " "Pin \"SIG_EXT12_32\[25\]\" is stuck at GND" {  } { { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -72 1480 1681 -56 "SIG_EXT12_32\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686097594773 "|risc_v32i|SIG_EXT12_32[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SIG_EXT12_32\[24\] GND " "Pin \"SIG_EXT12_32\[24\]\" is stuck at GND" {  } { { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -72 1480 1681 -56 "SIG_EXT12_32\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686097594773 "|risc_v32i|SIG_EXT12_32[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SIG_EXT12_32\[23\] GND " "Pin \"SIG_EXT12_32\[23\]\" is stuck at GND" {  } { { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -72 1480 1681 -56 "SIG_EXT12_32\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686097594773 "|risc_v32i|SIG_EXT12_32[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SIG_EXT12_32\[22\] GND " "Pin \"SIG_EXT12_32\[22\]\" is stuck at GND" {  } { { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -72 1480 1681 -56 "SIG_EXT12_32\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686097594773 "|risc_v32i|SIG_EXT12_32[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SIG_EXT12_32\[21\] GND " "Pin \"SIG_EXT12_32\[21\]\" is stuck at GND" {  } { { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -72 1480 1681 -56 "SIG_EXT12_32\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686097594773 "|risc_v32i|SIG_EXT12_32[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SIG_EXT12_32\[20\] GND " "Pin \"SIG_EXT12_32\[20\]\" is stuck at GND" {  } { { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -72 1480 1681 -56 "SIG_EXT12_32\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686097594773 "|risc_v32i|SIG_EXT12_32[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SIG_EXT12_32\[19\] GND " "Pin \"SIG_EXT12_32\[19\]\" is stuck at GND" {  } { { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -72 1480 1681 -56 "SIG_EXT12_32\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686097594773 "|risc_v32i|SIG_EXT12_32[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SIG_EXT12_32\[18\] GND " "Pin \"SIG_EXT12_32\[18\]\" is stuck at GND" {  } { { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -72 1480 1681 -56 "SIG_EXT12_32\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686097594773 "|risc_v32i|SIG_EXT12_32[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SIG_EXT12_32\[17\] GND " "Pin \"SIG_EXT12_32\[17\]\" is stuck at GND" {  } { { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -72 1480 1681 -56 "SIG_EXT12_32\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686097594773 "|risc_v32i|SIG_EXT12_32[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SIG_EXT12_32\[16\] GND " "Pin \"SIG_EXT12_32\[16\]\" is stuck at GND" {  } { { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -72 1480 1681 -56 "SIG_EXT12_32\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686097594773 "|risc_v32i|SIG_EXT12_32[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SIG_EXT12_32\[15\] GND " "Pin \"SIG_EXT12_32\[15\]\" is stuck at GND" {  } { { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -72 1480 1681 -56 "SIG_EXT12_32\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686097594773 "|risc_v32i|SIG_EXT12_32[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SIG_EXT12_32\[14\] GND " "Pin \"SIG_EXT12_32\[14\]\" is stuck at GND" {  } { { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -72 1480 1681 -56 "SIG_EXT12_32\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686097594773 "|risc_v32i|SIG_EXT12_32[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SIG_EXT12_32\[13\] GND " "Pin \"SIG_EXT12_32\[13\]\" is stuck at GND" {  } { { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -72 1480 1681 -56 "SIG_EXT12_32\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686097594773 "|risc_v32i|SIG_EXT12_32[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SIG_EXT12_32\[12\] GND " "Pin \"SIG_EXT12_32\[12\]\" is stuck at GND" {  } { { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -72 1480 1681 -56 "SIG_EXT12_32\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686097594773 "|risc_v32i|SIG_EXT12_32[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SIG_EXT12_32\[11\] GND " "Pin \"SIG_EXT12_32\[11\]\" is stuck at GND" {  } { { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -72 1480 1681 -56 "SIG_EXT12_32\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686097594773 "|risc_v32i|SIG_EXT12_32[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SIG_EXT12_32\[9\] GND " "Pin \"SIG_EXT12_32\[9\]\" is stuck at GND" {  } { { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -72 1480 1681 -56 "SIG_EXT12_32\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686097594773 "|risc_v32i|SIG_EXT12_32[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SIG_EXT12_32\[8\] GND " "Pin \"SIG_EXT12_32\[8\]\" is stuck at GND" {  } { { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -72 1480 1681 -56 "SIG_EXT12_32\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686097594773 "|risc_v32i|SIG_EXT12_32[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SIG_EXT12_32\[7\] GND " "Pin \"SIG_EXT12_32\[7\]\" is stuck at GND" {  } { { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -72 1480 1681 -56 "SIG_EXT12_32\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686097594773 "|risc_v32i|SIG_EXT12_32[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SIG_EXT12_32\[6\] GND " "Pin \"SIG_EXT12_32\[6\]\" is stuck at GND" {  } { { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -72 1480 1681 -56 "SIG_EXT12_32\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686097594773 "|risc_v32i|SIG_EXT12_32[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SIG_EXT12_32\[5\] GND " "Pin \"SIG_EXT12_32\[5\]\" is stuck at GND" {  } { { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -72 1480 1681 -56 "SIG_EXT12_32\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686097594773 "|risc_v32i|SIG_EXT12_32[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SIG_EXT12_32\[4\] GND " "Pin \"SIG_EXT12_32\[4\]\" is stuck at GND" {  } { { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -72 1480 1681 -56 "SIG_EXT12_32\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686097594773 "|risc_v32i|SIG_EXT12_32[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SIG_EXT12_32\[0\] GND " "Pin \"SIG_EXT12_32\[0\]\" is stuck at GND" {  } { { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -72 1480 1681 -56 "SIG_EXT12_32\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686097594773 "|risc_v32i|SIG_EXT12_32[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1686097594773 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1686097594923 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "256 " "256 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1686097595191 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1686097595469 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1686097595469 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "502 " "Implemented 502 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1686097595584 ""} { "Info" "ICUT_CUT_TM_OPINS" "194 " "Implemented 194 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1686097595584 ""} { "Info" "ICUT_CUT_TM_LCELLS" "306 " "Implemented 306 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1686097595584 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1686097595584 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 56 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 56 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "487 " "Peak virtual memory: 487 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1686097595616 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 06 21:26:35 2023 " "Processing ended: Tue Jun 06 21:26:35 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1686097595616 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:45 " "Elapsed time: 00:00:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1686097595616 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1686097595616 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1686097595616 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1686097599042 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1686097599043 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 06 21:26:36 2023 " "Processing started: Tue Jun 06 21:26:36 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1686097599043 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1686097599043 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off risc_v32i -c risc_v32i " "Command: quartus_fit --read_settings_files=off --write_settings_files=off risc_v32i -c risc_v32i" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1686097599044 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1686097599121 ""}
{ "Info" "0" "" "Project  = risc_v32i" {  } {  } 0 0 "Project  = risc_v32i" 0 0 "Fitter" 0 0 1686097599121 ""}
{ "Info" "0" "" "Revision = risc_v32i" {  } {  } 0 0 "Revision = risc_v32i" 0 0 "Fitter" 0 0 1686097599121 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1686097599193 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "risc_v32i EP3C16F484C6 " "Automatically selected device EP3C16F484C6 for design risc_v32i" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1686097599443 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "Fitter" 0 -1 1686097599443 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1686097599498 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1686097599498 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1686097599598 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1686097599598 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1686097599842 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1686097599842 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1686097599842 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1686097599842 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 957 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1686097599845 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 959 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1686097599845 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 961 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1686097599845 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 963 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1686097599845 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 965 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1686097599845 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1686097599845 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1686097599847 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "196 196 " "No exact pin location assignment(s) for 196 pins of 196 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG_WR " "Pin REG_WR not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { REG_WR } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -400 1384 1560 -384 "REG_WR" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG_WR } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 308 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "UAL_FONTE " "Pin UAL_FONTE not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { UAL_FONTE } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -384 1384 1560 -368 "UAL_FONTE" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { UAL_FONTE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 311 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OUT\[31\] " "Pin ALU_OUT\[31\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { ALU_OUT[31] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -32 1480 1657 -16 "ALU_OUT" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_OUT[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 116 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OUT\[30\] " "Pin ALU_OUT\[30\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { ALU_OUT[30] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -32 1480 1657 -16 "ALU_OUT" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_OUT[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 117 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OUT\[29\] " "Pin ALU_OUT\[29\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { ALU_OUT[29] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -32 1480 1657 -16 "ALU_OUT" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_OUT[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 118 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OUT\[28\] " "Pin ALU_OUT\[28\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { ALU_OUT[28] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -32 1480 1657 -16 "ALU_OUT" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_OUT[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 119 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OUT\[27\] " "Pin ALU_OUT\[27\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { ALU_OUT[27] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -32 1480 1657 -16 "ALU_OUT" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_OUT[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 120 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OUT\[26\] " "Pin ALU_OUT\[26\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { ALU_OUT[26] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -32 1480 1657 -16 "ALU_OUT" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_OUT[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 121 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OUT\[25\] " "Pin ALU_OUT\[25\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { ALU_OUT[25] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -32 1480 1657 -16 "ALU_OUT" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_OUT[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 122 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OUT\[24\] " "Pin ALU_OUT\[24\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { ALU_OUT[24] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -32 1480 1657 -16 "ALU_OUT" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_OUT[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 123 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OUT\[23\] " "Pin ALU_OUT\[23\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { ALU_OUT[23] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -32 1480 1657 -16 "ALU_OUT" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_OUT[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 124 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OUT\[22\] " "Pin ALU_OUT\[22\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { ALU_OUT[22] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -32 1480 1657 -16 "ALU_OUT" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_OUT[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 125 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OUT\[21\] " "Pin ALU_OUT\[21\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { ALU_OUT[21] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -32 1480 1657 -16 "ALU_OUT" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_OUT[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 126 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OUT\[20\] " "Pin ALU_OUT\[20\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { ALU_OUT[20] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -32 1480 1657 -16 "ALU_OUT" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_OUT[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 127 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OUT\[19\] " "Pin ALU_OUT\[19\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { ALU_OUT[19] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -32 1480 1657 -16 "ALU_OUT" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_OUT[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 128 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OUT\[18\] " "Pin ALU_OUT\[18\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { ALU_OUT[18] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -32 1480 1657 -16 "ALU_OUT" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_OUT[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 129 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OUT\[17\] " "Pin ALU_OUT\[17\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { ALU_OUT[17] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -32 1480 1657 -16 "ALU_OUT" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_OUT[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 130 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OUT\[16\] " "Pin ALU_OUT\[16\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { ALU_OUT[16] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -32 1480 1657 -16 "ALU_OUT" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_OUT[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 131 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OUT\[15\] " "Pin ALU_OUT\[15\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { ALU_OUT[15] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -32 1480 1657 -16 "ALU_OUT" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_OUT[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 132 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OUT\[14\] " "Pin ALU_OUT\[14\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { ALU_OUT[14] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -32 1480 1657 -16 "ALU_OUT" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_OUT[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 133 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OUT\[13\] " "Pin ALU_OUT\[13\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { ALU_OUT[13] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -32 1480 1657 -16 "ALU_OUT" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_OUT[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 134 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OUT\[12\] " "Pin ALU_OUT\[12\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { ALU_OUT[12] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -32 1480 1657 -16 "ALU_OUT" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_OUT[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 135 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OUT\[11\] " "Pin ALU_OUT\[11\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { ALU_OUT[11] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -32 1480 1657 -16 "ALU_OUT" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_OUT[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 136 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OUT\[10\] " "Pin ALU_OUT\[10\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { ALU_OUT[10] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -32 1480 1657 -16 "ALU_OUT" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_OUT[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 137 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OUT\[9\] " "Pin ALU_OUT\[9\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { ALU_OUT[9] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -32 1480 1657 -16 "ALU_OUT" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_OUT[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 138 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OUT\[8\] " "Pin ALU_OUT\[8\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { ALU_OUT[8] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -32 1480 1657 -16 "ALU_OUT" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_OUT[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 139 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OUT\[7\] " "Pin ALU_OUT\[7\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { ALU_OUT[7] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -32 1480 1657 -16 "ALU_OUT" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_OUT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 140 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OUT\[6\] " "Pin ALU_OUT\[6\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { ALU_OUT[6] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -32 1480 1657 -16 "ALU_OUT" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_OUT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 141 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OUT\[5\] " "Pin ALU_OUT\[5\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { ALU_OUT[5] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -32 1480 1657 -16 "ALU_OUT" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_OUT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 142 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OUT\[4\] " "Pin ALU_OUT\[4\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { ALU_OUT[4] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -32 1480 1657 -16 "ALU_OUT" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_OUT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 143 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OUT\[3\] " "Pin ALU_OUT\[3\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { ALU_OUT[3] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -32 1480 1657 -16 "ALU_OUT" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_OUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 144 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OUT\[2\] " "Pin ALU_OUT\[2\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { ALU_OUT[2] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -32 1480 1657 -16 "ALU_OUT" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_OUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 145 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OUT\[1\] " "Pin ALU_OUT\[1\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { ALU_OUT[1] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -32 1480 1657 -16 "ALU_OUT" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_OUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 146 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OUT\[0\] " "Pin ALU_OUT\[0\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { ALU_OUT[0] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -32 1480 1657 -16 "ALU_OUT" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_OUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 147 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INSTRUCTION1\[31\] " "Pin INSTRUCTION1\[31\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { INSTRUCTION1[31] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -176 1480 1689 -160 "INSTRUCTION1" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { INSTRUCTION1[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 148 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INSTRUCTION1\[30\] " "Pin INSTRUCTION1\[30\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { INSTRUCTION1[30] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -176 1480 1689 -160 "INSTRUCTION1" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { INSTRUCTION1[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 149 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INSTRUCTION1\[29\] " "Pin INSTRUCTION1\[29\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { INSTRUCTION1[29] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -176 1480 1689 -160 "INSTRUCTION1" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { INSTRUCTION1[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 150 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INSTRUCTION1\[28\] " "Pin INSTRUCTION1\[28\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { INSTRUCTION1[28] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -176 1480 1689 -160 "INSTRUCTION1" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { INSTRUCTION1[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 151 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INSTRUCTION1\[27\] " "Pin INSTRUCTION1\[27\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { INSTRUCTION1[27] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -176 1480 1689 -160 "INSTRUCTION1" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { INSTRUCTION1[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 152 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INSTRUCTION1\[26\] " "Pin INSTRUCTION1\[26\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { INSTRUCTION1[26] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -176 1480 1689 -160 "INSTRUCTION1" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { INSTRUCTION1[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 153 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INSTRUCTION1\[25\] " "Pin INSTRUCTION1\[25\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { INSTRUCTION1[25] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -176 1480 1689 -160 "INSTRUCTION1" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { INSTRUCTION1[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 154 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INSTRUCTION1\[24\] " "Pin INSTRUCTION1\[24\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { INSTRUCTION1[24] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -176 1480 1689 -160 "INSTRUCTION1" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { INSTRUCTION1[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 155 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INSTRUCTION1\[23\] " "Pin INSTRUCTION1\[23\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { INSTRUCTION1[23] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -176 1480 1689 -160 "INSTRUCTION1" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { INSTRUCTION1[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 156 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INSTRUCTION1\[22\] " "Pin INSTRUCTION1\[22\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { INSTRUCTION1[22] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -176 1480 1689 -160 "INSTRUCTION1" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { INSTRUCTION1[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 157 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INSTRUCTION1\[21\] " "Pin INSTRUCTION1\[21\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { INSTRUCTION1[21] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -176 1480 1689 -160 "INSTRUCTION1" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { INSTRUCTION1[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 158 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INSTRUCTION1\[20\] " "Pin INSTRUCTION1\[20\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { INSTRUCTION1[20] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -176 1480 1689 -160 "INSTRUCTION1" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { INSTRUCTION1[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 159 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INSTRUCTION1\[19\] " "Pin INSTRUCTION1\[19\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { INSTRUCTION1[19] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -176 1480 1689 -160 "INSTRUCTION1" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { INSTRUCTION1[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 160 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INSTRUCTION1\[18\] " "Pin INSTRUCTION1\[18\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { INSTRUCTION1[18] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -176 1480 1689 -160 "INSTRUCTION1" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { INSTRUCTION1[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 161 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INSTRUCTION1\[17\] " "Pin INSTRUCTION1\[17\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { INSTRUCTION1[17] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -176 1480 1689 -160 "INSTRUCTION1" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { INSTRUCTION1[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 162 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INSTRUCTION1\[16\] " "Pin INSTRUCTION1\[16\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { INSTRUCTION1[16] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -176 1480 1689 -160 "INSTRUCTION1" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { INSTRUCTION1[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 163 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INSTRUCTION1\[15\] " "Pin INSTRUCTION1\[15\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { INSTRUCTION1[15] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -176 1480 1689 -160 "INSTRUCTION1" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { INSTRUCTION1[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 164 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INSTRUCTION1\[14\] " "Pin INSTRUCTION1\[14\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { INSTRUCTION1[14] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -176 1480 1689 -160 "INSTRUCTION1" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { INSTRUCTION1[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 165 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INSTRUCTION1\[13\] " "Pin INSTRUCTION1\[13\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { INSTRUCTION1[13] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -176 1480 1689 -160 "INSTRUCTION1" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { INSTRUCTION1[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 166 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INSTRUCTION1\[12\] " "Pin INSTRUCTION1\[12\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { INSTRUCTION1[12] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -176 1480 1689 -160 "INSTRUCTION1" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { INSTRUCTION1[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 167 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INSTRUCTION1\[11\] " "Pin INSTRUCTION1\[11\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { INSTRUCTION1[11] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -176 1480 1689 -160 "INSTRUCTION1" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { INSTRUCTION1[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 168 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INSTRUCTION1\[10\] " "Pin INSTRUCTION1\[10\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { INSTRUCTION1[10] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -176 1480 1689 -160 "INSTRUCTION1" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { INSTRUCTION1[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 169 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INSTRUCTION1\[9\] " "Pin INSTRUCTION1\[9\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { INSTRUCTION1[9] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -176 1480 1689 -160 "INSTRUCTION1" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { INSTRUCTION1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 170 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INSTRUCTION1\[8\] " "Pin INSTRUCTION1\[8\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { INSTRUCTION1[8] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -176 1480 1689 -160 "INSTRUCTION1" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { INSTRUCTION1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 171 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INSTRUCTION1\[7\] " "Pin INSTRUCTION1\[7\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { INSTRUCTION1[7] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -176 1480 1689 -160 "INSTRUCTION1" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { INSTRUCTION1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 172 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INSTRUCTION1\[6\] " "Pin INSTRUCTION1\[6\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { INSTRUCTION1[6] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -176 1480 1689 -160 "INSTRUCTION1" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { INSTRUCTION1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 173 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INSTRUCTION1\[5\] " "Pin INSTRUCTION1\[5\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { INSTRUCTION1[5] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -176 1480 1689 -160 "INSTRUCTION1" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { INSTRUCTION1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 174 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INSTRUCTION1\[4\] " "Pin INSTRUCTION1\[4\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { INSTRUCTION1[4] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -176 1480 1689 -160 "INSTRUCTION1" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { INSTRUCTION1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 175 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INSTRUCTION1\[3\] " "Pin INSTRUCTION1\[3\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { INSTRUCTION1[3] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -176 1480 1689 -160 "INSTRUCTION1" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { INSTRUCTION1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 176 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INSTRUCTION1\[2\] " "Pin INSTRUCTION1\[2\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { INSTRUCTION1[2] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -176 1480 1689 -160 "INSTRUCTION1" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { INSTRUCTION1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 177 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INSTRUCTION1\[1\] " "Pin INSTRUCTION1\[1\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { INSTRUCTION1[1] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -176 1480 1689 -160 "INSTRUCTION1" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { INSTRUCTION1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 178 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INSTRUCTION1\[0\] " "Pin INSTRUCTION1\[0\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { INSTRUCTION1[0] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -176 1480 1689 -160 "INSTRUCTION1" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { INSTRUCTION1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 179 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[31\] " "Pin PC\[31\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { PC[31] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -216 1480 1656 -200 "PC" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 180 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[30\] " "Pin PC\[30\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { PC[30] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -216 1480 1656 -200 "PC" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 181 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[29\] " "Pin PC\[29\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { PC[29] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -216 1480 1656 -200 "PC" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 182 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[28\] " "Pin PC\[28\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { PC[28] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -216 1480 1656 -200 "PC" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 183 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[27\] " "Pin PC\[27\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { PC[27] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -216 1480 1656 -200 "PC" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 184 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[26\] " "Pin PC\[26\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { PC[26] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -216 1480 1656 -200 "PC" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 185 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[25\] " "Pin PC\[25\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { PC[25] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -216 1480 1656 -200 "PC" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 186 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[24\] " "Pin PC\[24\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { PC[24] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -216 1480 1656 -200 "PC" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 187 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[23\] " "Pin PC\[23\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { PC[23] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -216 1480 1656 -200 "PC" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 188 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[22\] " "Pin PC\[22\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { PC[22] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -216 1480 1656 -200 "PC" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 189 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[21\] " "Pin PC\[21\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { PC[21] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -216 1480 1656 -200 "PC" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 190 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[20\] " "Pin PC\[20\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { PC[20] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -216 1480 1656 -200 "PC" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 191 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[19\] " "Pin PC\[19\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { PC[19] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -216 1480 1656 -200 "PC" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 192 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[18\] " "Pin PC\[18\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { PC[18] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -216 1480 1656 -200 "PC" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 193 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[17\] " "Pin PC\[17\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { PC[17] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -216 1480 1656 -200 "PC" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 194 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[16\] " "Pin PC\[16\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { PC[16] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -216 1480 1656 -200 "PC" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 195 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[15\] " "Pin PC\[15\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { PC[15] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -216 1480 1656 -200 "PC" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 196 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[14\] " "Pin PC\[14\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { PC[14] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -216 1480 1656 -200 "PC" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 197 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[13\] " "Pin PC\[13\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { PC[13] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -216 1480 1656 -200 "PC" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 198 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[12\] " "Pin PC\[12\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { PC[12] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -216 1480 1656 -200 "PC" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 199 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[11\] " "Pin PC\[11\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { PC[11] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -216 1480 1656 -200 "PC" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 200 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[10\] " "Pin PC\[10\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { PC[10] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -216 1480 1656 -200 "PC" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 201 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[9\] " "Pin PC\[9\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { PC[9] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -216 1480 1656 -200 "PC" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 202 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[8\] " "Pin PC\[8\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { PC[8] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -216 1480 1656 -200 "PC" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 203 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[7\] " "Pin PC\[7\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { PC[7] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -216 1480 1656 -200 "PC" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 204 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[6\] " "Pin PC\[6\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { PC[6] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -216 1480 1656 -200 "PC" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 205 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[5\] " "Pin PC\[5\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { PC[5] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -216 1480 1656 -200 "PC" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 206 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[4\] " "Pin PC\[4\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { PC[4] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -216 1480 1656 -200 "PC" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 207 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[3\] " "Pin PC\[3\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { PC[3] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -216 1480 1656 -200 "PC" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 208 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[2\] " "Pin PC\[2\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { PC[2] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -216 1480 1656 -200 "PC" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 209 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[1\] " "Pin PC\[1\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { PC[1] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -216 1480 1656 -200 "PC" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 210 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[0\] " "Pin PC\[0\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { PC[0] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -216 1480 1656 -200 "PC" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 211 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS1_VALUE\[31\] " "Pin RS1_VALUE\[31\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { RS1_VALUE[31] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -144 1480 1670 -128 "RS1_VALUE" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS1_VALUE[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 212 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS1_VALUE\[30\] " "Pin RS1_VALUE\[30\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { RS1_VALUE[30] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -144 1480 1670 -128 "RS1_VALUE" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS1_VALUE[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 213 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS1_VALUE\[29\] " "Pin RS1_VALUE\[29\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { RS1_VALUE[29] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -144 1480 1670 -128 "RS1_VALUE" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS1_VALUE[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 214 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS1_VALUE\[28\] " "Pin RS1_VALUE\[28\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { RS1_VALUE[28] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -144 1480 1670 -128 "RS1_VALUE" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS1_VALUE[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 215 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS1_VALUE\[27\] " "Pin RS1_VALUE\[27\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { RS1_VALUE[27] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -144 1480 1670 -128 "RS1_VALUE" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS1_VALUE[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 216 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS1_VALUE\[26\] " "Pin RS1_VALUE\[26\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { RS1_VALUE[26] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -144 1480 1670 -128 "RS1_VALUE" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS1_VALUE[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 217 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS1_VALUE\[25\] " "Pin RS1_VALUE\[25\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { RS1_VALUE[25] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -144 1480 1670 -128 "RS1_VALUE" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS1_VALUE[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 218 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS1_VALUE\[24\] " "Pin RS1_VALUE\[24\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { RS1_VALUE[24] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -144 1480 1670 -128 "RS1_VALUE" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS1_VALUE[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 219 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS1_VALUE\[23\] " "Pin RS1_VALUE\[23\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { RS1_VALUE[23] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -144 1480 1670 -128 "RS1_VALUE" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS1_VALUE[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 220 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS1_VALUE\[22\] " "Pin RS1_VALUE\[22\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { RS1_VALUE[22] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -144 1480 1670 -128 "RS1_VALUE" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS1_VALUE[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 221 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS1_VALUE\[21\] " "Pin RS1_VALUE\[21\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { RS1_VALUE[21] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -144 1480 1670 -128 "RS1_VALUE" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS1_VALUE[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 222 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS1_VALUE\[20\] " "Pin RS1_VALUE\[20\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { RS1_VALUE[20] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -144 1480 1670 -128 "RS1_VALUE" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS1_VALUE[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 223 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS1_VALUE\[19\] " "Pin RS1_VALUE\[19\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { RS1_VALUE[19] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -144 1480 1670 -128 "RS1_VALUE" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS1_VALUE[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 224 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS1_VALUE\[18\] " "Pin RS1_VALUE\[18\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { RS1_VALUE[18] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -144 1480 1670 -128 "RS1_VALUE" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS1_VALUE[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 225 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS1_VALUE\[17\] " "Pin RS1_VALUE\[17\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { RS1_VALUE[17] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -144 1480 1670 -128 "RS1_VALUE" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS1_VALUE[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 226 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS1_VALUE\[16\] " "Pin RS1_VALUE\[16\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { RS1_VALUE[16] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -144 1480 1670 -128 "RS1_VALUE" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS1_VALUE[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 227 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS1_VALUE\[15\] " "Pin RS1_VALUE\[15\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { RS1_VALUE[15] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -144 1480 1670 -128 "RS1_VALUE" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS1_VALUE[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 228 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS1_VALUE\[14\] " "Pin RS1_VALUE\[14\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { RS1_VALUE[14] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -144 1480 1670 -128 "RS1_VALUE" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS1_VALUE[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 229 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS1_VALUE\[13\] " "Pin RS1_VALUE\[13\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { RS1_VALUE[13] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -144 1480 1670 -128 "RS1_VALUE" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS1_VALUE[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 230 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS1_VALUE\[12\] " "Pin RS1_VALUE\[12\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { RS1_VALUE[12] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -144 1480 1670 -128 "RS1_VALUE" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS1_VALUE[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 231 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS1_VALUE\[11\] " "Pin RS1_VALUE\[11\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { RS1_VALUE[11] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -144 1480 1670 -128 "RS1_VALUE" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS1_VALUE[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 232 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS1_VALUE\[10\] " "Pin RS1_VALUE\[10\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { RS1_VALUE[10] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -144 1480 1670 -128 "RS1_VALUE" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS1_VALUE[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 233 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS1_VALUE\[9\] " "Pin RS1_VALUE\[9\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { RS1_VALUE[9] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -144 1480 1670 -128 "RS1_VALUE" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS1_VALUE[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 234 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS1_VALUE\[8\] " "Pin RS1_VALUE\[8\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { RS1_VALUE[8] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -144 1480 1670 -128 "RS1_VALUE" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS1_VALUE[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 235 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS1_VALUE\[7\] " "Pin RS1_VALUE\[7\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { RS1_VALUE[7] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -144 1480 1670 -128 "RS1_VALUE" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS1_VALUE[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 236 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS1_VALUE\[6\] " "Pin RS1_VALUE\[6\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { RS1_VALUE[6] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -144 1480 1670 -128 "RS1_VALUE" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS1_VALUE[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 237 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS1_VALUE\[5\] " "Pin RS1_VALUE\[5\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { RS1_VALUE[5] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -144 1480 1670 -128 "RS1_VALUE" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS1_VALUE[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 238 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS1_VALUE\[4\] " "Pin RS1_VALUE\[4\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { RS1_VALUE[4] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -144 1480 1670 -128 "RS1_VALUE" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS1_VALUE[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 239 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS1_VALUE\[3\] " "Pin RS1_VALUE\[3\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { RS1_VALUE[3] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -144 1480 1670 -128 "RS1_VALUE" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS1_VALUE[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 240 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS1_VALUE\[2\] " "Pin RS1_VALUE\[2\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { RS1_VALUE[2] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -144 1480 1670 -128 "RS1_VALUE" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS1_VALUE[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 241 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS1_VALUE\[1\] " "Pin RS1_VALUE\[1\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { RS1_VALUE[1] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -144 1480 1670 -128 "RS1_VALUE" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS1_VALUE[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 242 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS1_VALUE\[0\] " "Pin RS1_VALUE\[0\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { RS1_VALUE[0] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -144 1480 1670 -128 "RS1_VALUE" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS1_VALUE[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 243 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS2_VALUE\[31\] " "Pin RS2_VALUE\[31\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { RS2_VALUE[31] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -104 1480 1670 -88 "RS2_VALUE" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS2_VALUE[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 244 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS2_VALUE\[30\] " "Pin RS2_VALUE\[30\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { RS2_VALUE[30] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -104 1480 1670 -88 "RS2_VALUE" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS2_VALUE[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 245 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS2_VALUE\[29\] " "Pin RS2_VALUE\[29\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { RS2_VALUE[29] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -104 1480 1670 -88 "RS2_VALUE" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS2_VALUE[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 246 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS2_VALUE\[28\] " "Pin RS2_VALUE\[28\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { RS2_VALUE[28] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -104 1480 1670 -88 "RS2_VALUE" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS2_VALUE[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 247 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS2_VALUE\[27\] " "Pin RS2_VALUE\[27\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { RS2_VALUE[27] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -104 1480 1670 -88 "RS2_VALUE" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS2_VALUE[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 248 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS2_VALUE\[26\] " "Pin RS2_VALUE\[26\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { RS2_VALUE[26] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -104 1480 1670 -88 "RS2_VALUE" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS2_VALUE[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 249 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS2_VALUE\[25\] " "Pin RS2_VALUE\[25\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { RS2_VALUE[25] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -104 1480 1670 -88 "RS2_VALUE" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS2_VALUE[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 250 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS2_VALUE\[24\] " "Pin RS2_VALUE\[24\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { RS2_VALUE[24] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -104 1480 1670 -88 "RS2_VALUE" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS2_VALUE[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 251 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS2_VALUE\[23\] " "Pin RS2_VALUE\[23\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { RS2_VALUE[23] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -104 1480 1670 -88 "RS2_VALUE" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS2_VALUE[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 252 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS2_VALUE\[22\] " "Pin RS2_VALUE\[22\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { RS2_VALUE[22] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -104 1480 1670 -88 "RS2_VALUE" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS2_VALUE[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 253 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS2_VALUE\[21\] " "Pin RS2_VALUE\[21\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { RS2_VALUE[21] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -104 1480 1670 -88 "RS2_VALUE" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS2_VALUE[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 254 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS2_VALUE\[20\] " "Pin RS2_VALUE\[20\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { RS2_VALUE[20] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -104 1480 1670 -88 "RS2_VALUE" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS2_VALUE[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 255 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS2_VALUE\[19\] " "Pin RS2_VALUE\[19\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { RS2_VALUE[19] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -104 1480 1670 -88 "RS2_VALUE" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS2_VALUE[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 256 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS2_VALUE\[18\] " "Pin RS2_VALUE\[18\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { RS2_VALUE[18] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -104 1480 1670 -88 "RS2_VALUE" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS2_VALUE[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 257 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS2_VALUE\[17\] " "Pin RS2_VALUE\[17\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { RS2_VALUE[17] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -104 1480 1670 -88 "RS2_VALUE" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS2_VALUE[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 258 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS2_VALUE\[16\] " "Pin RS2_VALUE\[16\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { RS2_VALUE[16] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -104 1480 1670 -88 "RS2_VALUE" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS2_VALUE[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 259 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS2_VALUE\[15\] " "Pin RS2_VALUE\[15\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { RS2_VALUE[15] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -104 1480 1670 -88 "RS2_VALUE" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS2_VALUE[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 260 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS2_VALUE\[14\] " "Pin RS2_VALUE\[14\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { RS2_VALUE[14] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -104 1480 1670 -88 "RS2_VALUE" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS2_VALUE[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 261 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS2_VALUE\[13\] " "Pin RS2_VALUE\[13\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { RS2_VALUE[13] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -104 1480 1670 -88 "RS2_VALUE" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS2_VALUE[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 262 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS2_VALUE\[12\] " "Pin RS2_VALUE\[12\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { RS2_VALUE[12] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -104 1480 1670 -88 "RS2_VALUE" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS2_VALUE[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 263 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS2_VALUE\[11\] " "Pin RS2_VALUE\[11\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { RS2_VALUE[11] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -104 1480 1670 -88 "RS2_VALUE" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS2_VALUE[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 264 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS2_VALUE\[10\] " "Pin RS2_VALUE\[10\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { RS2_VALUE[10] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -104 1480 1670 -88 "RS2_VALUE" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS2_VALUE[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 265 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS2_VALUE\[9\] " "Pin RS2_VALUE\[9\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { RS2_VALUE[9] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -104 1480 1670 -88 "RS2_VALUE" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS2_VALUE[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 266 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS2_VALUE\[8\] " "Pin RS2_VALUE\[8\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { RS2_VALUE[8] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -104 1480 1670 -88 "RS2_VALUE" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS2_VALUE[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 267 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS2_VALUE\[7\] " "Pin RS2_VALUE\[7\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { RS2_VALUE[7] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -104 1480 1670 -88 "RS2_VALUE" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS2_VALUE[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 268 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS2_VALUE\[6\] " "Pin RS2_VALUE\[6\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { RS2_VALUE[6] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -104 1480 1670 -88 "RS2_VALUE" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS2_VALUE[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 269 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS2_VALUE\[5\] " "Pin RS2_VALUE\[5\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { RS2_VALUE[5] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -104 1480 1670 -88 "RS2_VALUE" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS2_VALUE[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 270 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS2_VALUE\[4\] " "Pin RS2_VALUE\[4\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { RS2_VALUE[4] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -104 1480 1670 -88 "RS2_VALUE" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS2_VALUE[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 271 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS2_VALUE\[3\] " "Pin RS2_VALUE\[3\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { RS2_VALUE[3] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -104 1480 1670 -88 "RS2_VALUE" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS2_VALUE[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 272 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS2_VALUE\[2\] " "Pin RS2_VALUE\[2\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { RS2_VALUE[2] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -104 1480 1670 -88 "RS2_VALUE" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS2_VALUE[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 273 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS2_VALUE\[1\] " "Pin RS2_VALUE\[1\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { RS2_VALUE[1] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -104 1480 1670 -88 "RS2_VALUE" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS2_VALUE[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 274 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS2_VALUE\[0\] " "Pin RS2_VALUE\[0\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { RS2_VALUE[0] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -104 1480 1670 -88 "RS2_VALUE" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS2_VALUE[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 275 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SIG_EXT12_32\[31\] " "Pin SIG_EXT12_32\[31\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { SIG_EXT12_32[31] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -72 1480 1681 -56 "SIG_EXT12_32" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SIG_EXT12_32[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 276 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SIG_EXT12_32\[30\] " "Pin SIG_EXT12_32\[30\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { SIG_EXT12_32[30] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -72 1480 1681 -56 "SIG_EXT12_32" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SIG_EXT12_32[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 277 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SIG_EXT12_32\[29\] " "Pin SIG_EXT12_32\[29\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { SIG_EXT12_32[29] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -72 1480 1681 -56 "SIG_EXT12_32" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SIG_EXT12_32[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 278 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SIG_EXT12_32\[28\] " "Pin SIG_EXT12_32\[28\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { SIG_EXT12_32[28] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -72 1480 1681 -56 "SIG_EXT12_32" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SIG_EXT12_32[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 279 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SIG_EXT12_32\[27\] " "Pin SIG_EXT12_32\[27\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { SIG_EXT12_32[27] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -72 1480 1681 -56 "SIG_EXT12_32" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SIG_EXT12_32[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 280 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SIG_EXT12_32\[26\] " "Pin SIG_EXT12_32\[26\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { SIG_EXT12_32[26] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -72 1480 1681 -56 "SIG_EXT12_32" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SIG_EXT12_32[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 281 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SIG_EXT12_32\[25\] " "Pin SIG_EXT12_32\[25\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { SIG_EXT12_32[25] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -72 1480 1681 -56 "SIG_EXT12_32" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SIG_EXT12_32[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 282 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SIG_EXT12_32\[24\] " "Pin SIG_EXT12_32\[24\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { SIG_EXT12_32[24] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -72 1480 1681 -56 "SIG_EXT12_32" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SIG_EXT12_32[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 283 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SIG_EXT12_32\[23\] " "Pin SIG_EXT12_32\[23\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { SIG_EXT12_32[23] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -72 1480 1681 -56 "SIG_EXT12_32" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SIG_EXT12_32[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 284 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SIG_EXT12_32\[22\] " "Pin SIG_EXT12_32\[22\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { SIG_EXT12_32[22] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -72 1480 1681 -56 "SIG_EXT12_32" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SIG_EXT12_32[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 285 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SIG_EXT12_32\[21\] " "Pin SIG_EXT12_32\[21\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { SIG_EXT12_32[21] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -72 1480 1681 -56 "SIG_EXT12_32" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SIG_EXT12_32[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 286 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SIG_EXT12_32\[20\] " "Pin SIG_EXT12_32\[20\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { SIG_EXT12_32[20] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -72 1480 1681 -56 "SIG_EXT12_32" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SIG_EXT12_32[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 287 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SIG_EXT12_32\[19\] " "Pin SIG_EXT12_32\[19\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { SIG_EXT12_32[19] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -72 1480 1681 -56 "SIG_EXT12_32" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SIG_EXT12_32[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 288 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SIG_EXT12_32\[18\] " "Pin SIG_EXT12_32\[18\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { SIG_EXT12_32[18] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -72 1480 1681 -56 "SIG_EXT12_32" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SIG_EXT12_32[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 289 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SIG_EXT12_32\[17\] " "Pin SIG_EXT12_32\[17\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { SIG_EXT12_32[17] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -72 1480 1681 -56 "SIG_EXT12_32" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SIG_EXT12_32[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 290 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SIG_EXT12_32\[16\] " "Pin SIG_EXT12_32\[16\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { SIG_EXT12_32[16] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -72 1480 1681 -56 "SIG_EXT12_32" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SIG_EXT12_32[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 291 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SIG_EXT12_32\[15\] " "Pin SIG_EXT12_32\[15\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { SIG_EXT12_32[15] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -72 1480 1681 -56 "SIG_EXT12_32" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SIG_EXT12_32[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 292 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SIG_EXT12_32\[14\] " "Pin SIG_EXT12_32\[14\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { SIG_EXT12_32[14] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -72 1480 1681 -56 "SIG_EXT12_32" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SIG_EXT12_32[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 293 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SIG_EXT12_32\[13\] " "Pin SIG_EXT12_32\[13\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { SIG_EXT12_32[13] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -72 1480 1681 -56 "SIG_EXT12_32" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SIG_EXT12_32[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 294 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SIG_EXT12_32\[12\] " "Pin SIG_EXT12_32\[12\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { SIG_EXT12_32[12] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -72 1480 1681 -56 "SIG_EXT12_32" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SIG_EXT12_32[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 295 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SIG_EXT12_32\[11\] " "Pin SIG_EXT12_32\[11\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { SIG_EXT12_32[11] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -72 1480 1681 -56 "SIG_EXT12_32" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SIG_EXT12_32[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 296 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SIG_EXT12_32\[10\] " "Pin SIG_EXT12_32\[10\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { SIG_EXT12_32[10] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -72 1480 1681 -56 "SIG_EXT12_32" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SIG_EXT12_32[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 297 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SIG_EXT12_32\[9\] " "Pin SIG_EXT12_32\[9\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { SIG_EXT12_32[9] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -72 1480 1681 -56 "SIG_EXT12_32" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SIG_EXT12_32[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 298 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SIG_EXT12_32\[8\] " "Pin SIG_EXT12_32\[8\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { SIG_EXT12_32[8] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -72 1480 1681 -56 "SIG_EXT12_32" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SIG_EXT12_32[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 299 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SIG_EXT12_32\[7\] " "Pin SIG_EXT12_32\[7\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { SIG_EXT12_32[7] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -72 1480 1681 -56 "SIG_EXT12_32" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SIG_EXT12_32[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 300 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SIG_EXT12_32\[6\] " "Pin SIG_EXT12_32\[6\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { SIG_EXT12_32[6] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -72 1480 1681 -56 "SIG_EXT12_32" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SIG_EXT12_32[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 301 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SIG_EXT12_32\[5\] " "Pin SIG_EXT12_32\[5\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { SIG_EXT12_32[5] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -72 1480 1681 -56 "SIG_EXT12_32" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SIG_EXT12_32[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 302 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SIG_EXT12_32\[4\] " "Pin SIG_EXT12_32\[4\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { SIG_EXT12_32[4] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -72 1480 1681 -56 "SIG_EXT12_32" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SIG_EXT12_32[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 303 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SIG_EXT12_32\[3\] " "Pin SIG_EXT12_32\[3\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { SIG_EXT12_32[3] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -72 1480 1681 -56 "SIG_EXT12_32" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SIG_EXT12_32[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 304 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SIG_EXT12_32\[2\] " "Pin SIG_EXT12_32\[2\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { SIG_EXT12_32[2] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -72 1480 1681 -56 "SIG_EXT12_32" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SIG_EXT12_32[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 305 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SIG_EXT12_32\[1\] " "Pin SIG_EXT12_32\[1\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { SIG_EXT12_32[1] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -72 1480 1681 -56 "SIG_EXT12_32" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SIG_EXT12_32[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 306 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SIG_EXT12_32\[0\] " "Pin SIG_EXT12_32\[0\] not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { SIG_EXT12_32[0] } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -72 1480 1681 -56 "SIG_EXT12_32" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SIG_EXT12_32[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 307 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_CLK " "Pin i_CLK not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { i_CLK } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -432 176 344 -416 "i_CLK" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 309 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_RST " "Pin i_RST not assigned to an exact location on the device" {  } { { "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/13.1/quartus/bin/pin_planner.ppl" { i_RST } } } { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -400 176 344 -384 "i_RST" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i_RST } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 310 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1686097600758 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1686097600758 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "risc_v32i.sdc " "Synopsys Design Constraints File file not found: 'risc_v32i.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1686097601188 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1686097601189 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1686097601193 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1686097601193 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1686097601194 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i_CLK~input (placed in PIN G2 (CLK0, DIFFCLK_0p)) " "Automatically promoted node i_CLK~input (placed in PIN G2 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1686097601230 ""}  } { { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -432 176 344 -416 "i_CLK" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i_CLK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 951 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1686097601230 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i_RST~input (placed in PIN G1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node i_RST~input (placed in PIN G1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1686097601230 ""}  } { { "fontes/risc_v32i.bdf" "" { Schematic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/fontes/risc_v32i.bdf" { { -400 176 344 -384 "i_RST" "" } } } } { "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga_lite/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i_RST~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 0 { 0 ""} 0 952 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1686097601230 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1686097601674 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1686097601675 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1686097601676 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1686097601677 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1686097601678 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1686097601679 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1686097601679 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1686097601680 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1686097601698 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1686097601699 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1686097601699 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "194 unused 2.5V 0 194 0 " "Number of I/O pins in group: 194 (unused VREF, 2.5V VCCIO, 0 input, 194 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1686097601706 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1686097601706 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1686097601706 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 6 27 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 6 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1686097601707 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 48 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1686097601707 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 46 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1686097601707 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 41 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1686097601707 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 46 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1686097601707 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 42 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1686097601707 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 47 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1686097601707 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1686097601707 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1686097601707 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1686097601707 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1686097601826 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1686097603238 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1686097603367 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1686097603375 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1686097607904 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1686097607905 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1686097608339 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X21_Y10 X30_Y19 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19" {  } { { "loc" "" { Generic "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19"} { { 11 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19"} 21 10 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1686097609266 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1686097609266 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1686097610865 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1686097610865 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1686097610865 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.41 " "Total time spent on timing analysis during the Fitter is 0.41 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1686097610878 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1686097610923 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1686097611385 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1686097611417 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1686097611715 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1686097612353 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/output_files/risc_v32i.fit.smsg " "Generated suppressed messages file D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/output_files/risc_v32i.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1686097613350 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "601 " "Peak virtual memory: 601 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1686097613669 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 06 21:26:53 2023 " "Processing ended: Tue Jun 06 21:26:53 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1686097613669 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1686097613669 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1686097613669 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1686097613669 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1686097615214 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1686097615214 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 06 21:26:55 2023 " "Processing started: Tue Jun 06 21:26:55 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1686097615214 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1686097615214 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off risc_v32i -c risc_v32i " "Command: quartus_asm --read_settings_files=off --write_settings_files=off risc_v32i -c risc_v32i" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1686097615214 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1686097616107 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1686097616137 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "398 " "Peak virtual memory: 398 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1686097616518 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 06 21:26:56 2023 " "Processing ended: Tue Jun 06 21:26:56 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1686097616518 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1686097616518 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1686097616518 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1686097616518 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1686097617114 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1686097618219 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1686097618219 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 06 21:26:57 2023 " "Processing started: Tue Jun 06 21:26:57 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1686097618219 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1686097618219 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta risc_v32i -c risc_v32i " "Command: quartus_sta risc_v32i -c risc_v32i" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1686097618220 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1686097618331 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1686097618478 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1686097618547 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1686097618547 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "risc_v32i.sdc " "Synopsys Design Constraints File file not found: 'risc_v32i.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1686097618877 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1686097618877 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name i_CLK i_CLK " "create_clock -period 1.000 -name i_CLK i_CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1686097618879 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1686097618879 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1686097619019 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1686097619019 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1686097619019 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1686097619088 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1686097619125 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1686097619125 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.253 " "Worst-case setup slack is -14.253" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686097619127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686097619127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.253            -993.695 i_CLK  " "  -14.253            -993.695 i_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686097619127 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1686097619127 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.359 " "Worst-case hold slack is 0.359" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686097619131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686097619131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.359               0.000 i_CLK  " "    0.359               0.000 i_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686097619131 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1686097619131 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1686097619135 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1686097619137 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686097619140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686097619140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -126.000 i_CLK  " "   -3.000            -126.000 i_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686097619140 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1686097619140 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1686097619211 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1686097619238 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1686097619854 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1686097619948 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1686097619956 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1686097619956 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.745 " "Worst-case setup slack is -12.745" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686097619960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686097619960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.745            -880.394 i_CLK  " "  -12.745            -880.394 i_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686097619960 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1686097619960 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.312 " "Worst-case hold slack is 0.312" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686097619969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686097619969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 i_CLK  " "    0.312               0.000 i_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686097619969 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1686097619969 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1686097619974 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1686097619978 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686097619985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686097619985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -126.000 i_CLK  " "   -3.000            -126.000 i_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686097619985 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1686097619985 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1686097620061 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1686097620278 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1686097620280 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1686097620280 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.528 " "Worst-case setup slack is -7.528" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686097620285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686097620285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.528            -510.616 i_CLK  " "   -7.528            -510.616 i_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686097620285 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1686097620285 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.187 " "Worst-case hold slack is 0.187" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686097620291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686097620291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 i_CLK  " "    0.187               0.000 i_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686097620291 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1686097620291 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1686097620297 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1686097620301 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686097620306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686097620306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -134.530 i_CLK  " "   -3.000            -134.530 i_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1686097620306 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1686097620306 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1686097620713 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1686097620717 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "402 " "Peak virtual memory: 402 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1686097620835 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 06 21:27:00 2023 " "Processing ended: Tue Jun 06 21:27:00 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1686097620835 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1686097620835 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1686097620835 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1686097620835 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1686097622436 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1686097622436 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 06 21:27:02 2023 " "Processing started: Tue Jun 06 21:27:02 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1686097622436 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1686097622436 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off risc_v32i -c risc_v32i " "Command: quartus_eda --read_settings_files=off --write_settings_files=off risc_v32i -c risc_v32i" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1686097622436 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "risc_v32i.vo D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/simulation/qsim// simulation " "Generated file risc_v32i.vo in folder \"D:/Workspace/FPGA/RISC_V_quartus13_1_05junho/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1686097622832 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "355 " "Peak virtual memory: 355 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1686097622878 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 06 21:27:02 2023 " "Processing ended: Tue Jun 06 21:27:02 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1686097622878 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1686097622878 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1686097622878 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1686097622878 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 66 s " "Quartus II Full Compilation was successful. 0 errors, 66 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1686097623507 ""}
