
12-ADC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002e04  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000854  20400000  00402e04  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  2 .bss          00000168  20400854  00403658  00020854  2**2
                  ALLOC
  3 .stack        00002004  204009bc  004037c0  00020854  2**0
                  ALLOC
  4 .heap         00000200  204029c0  004057c4  00020854  2**0
                  ALLOC
  5 .ARM.attributes 0000002e  00000000  00000000  00020854  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  00020882  2**0
                  CONTENTS, READONLY
  7 .debug_info   0000d67c  00000000  00000000  000208db  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 0000221f  00000000  00000000  0002df57  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00004d96  00000000  00000000  00030176  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000a80  00000000  00000000  00034f0c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000a70  00000000  00000000  0003598c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  0001f6bb  00000000  00000000  000363fc  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000c182  00000000  00000000  00055ab7  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0008bc59  00000000  00000000  00061c39  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00001ef4  00000000  00000000  000ed894  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	204029c0 	.word	0x204029c0
  400004:	00400ddd 	.word	0x00400ddd
  400008:	00400dd9 	.word	0x00400dd9
  40000c:	00400dd9 	.word	0x00400dd9
  400010:	00400dd9 	.word	0x00400dd9
  400014:	00400dd9 	.word	0x00400dd9
  400018:	00400dd9 	.word	0x00400dd9
	...
  40002c:	00400dd9 	.word	0x00400dd9
  400030:	00400dd9 	.word	0x00400dd9
  400034:	00000000 	.word	0x00000000
  400038:	00400dd9 	.word	0x00400dd9
  40003c:	00400dd9 	.word	0x00400dd9
  400040:	00400dd9 	.word	0x00400dd9
  400044:	00400dd9 	.word	0x00400dd9
  400048:	00400dd9 	.word	0x00400dd9
  40004c:	00400dd9 	.word	0x00400dd9
  400050:	00400dd9 	.word	0x00400dd9
  400054:	00400dd9 	.word	0x00400dd9
  400058:	00400dd9 	.word	0x00400dd9
  40005c:	00400dd9 	.word	0x00400dd9
  400060:	00400dd9 	.word	0x00400dd9
  400064:	00000000 	.word	0x00000000
  400068:	00400ab5 	.word	0x00400ab5
  40006c:	00400ac9 	.word	0x00400ac9
  400070:	00400add 	.word	0x00400add
  400074:	00400dd9 	.word	0x00400dd9
  400078:	00400dd9 	.word	0x00400dd9
  40007c:	00400dd9 	.word	0x00400dd9
  400080:	00400af1 	.word	0x00400af1
  400084:	00400b05 	.word	0x00400b05
  400088:	00400dd9 	.word	0x00400dd9
  40008c:	00400dd9 	.word	0x00400dd9
  400090:	00400dd9 	.word	0x00400dd9
  400094:	00400dd9 	.word	0x00400dd9
  400098:	00400dd9 	.word	0x00400dd9
  40009c:	00400dd9 	.word	0x00400dd9
  4000a0:	00400dd9 	.word	0x00400dd9
  4000a4:	00400dd9 	.word	0x00400dd9
  4000a8:	00400dd9 	.word	0x00400dd9
  4000ac:	00400dd9 	.word	0x00400dd9
  4000b0:	00400dd9 	.word	0x00400dd9
  4000b4:	004009d1 	.word	0x004009d1
  4000b8:	00400dd9 	.word	0x00400dd9
  4000bc:	00400dd9 	.word	0x00400dd9
  4000c0:	00400dd9 	.word	0x00400dd9
  4000c4:	00400dd9 	.word	0x00400dd9
  4000c8:	00400dd9 	.word	0x00400dd9
  4000cc:	00400dd9 	.word	0x00400dd9
  4000d0:	00000000 	.word	0x00000000
  4000d4:	00400dd9 	.word	0x00400dd9
  4000d8:	00000000 	.word	0x00000000
  4000dc:	00400dd9 	.word	0x00400dd9
  4000e0:	004009e5 	.word	0x004009e5
  4000e4:	00400dd9 	.word	0x00400dd9
  4000e8:	00400dd9 	.word	0x00400dd9
  4000ec:	00400dd9 	.word	0x00400dd9
  4000f0:	00400dd9 	.word	0x00400dd9
  4000f4:	00400dd9 	.word	0x00400dd9
  4000f8:	00400dd9 	.word	0x00400dd9
  4000fc:	00400dd9 	.word	0x00400dd9
  400100:	00400dd9 	.word	0x00400dd9
  400104:	00400dd9 	.word	0x00400dd9
  400108:	00400dd9 	.word	0x00400dd9
  40010c:	00400dd9 	.word	0x00400dd9
  400110:	00400dd9 	.word	0x00400dd9
	...
  400120:	00400dd9 	.word	0x00400dd9
  400124:	00400dd9 	.word	0x00400dd9
  400128:	00400dd9 	.word	0x00400dd9
  40012c:	00400dd9 	.word	0x00400dd9
  400130:	00400dd9 	.word	0x00400dd9
  400134:	00000000 	.word	0x00000000
  400138:	00400dd9 	.word	0x00400dd9
  40013c:	00400dd9 	.word	0x00400dd9

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	20400854 	.word	0x20400854
  40015c:	00000000 	.word	0x00000000
  400160:	00402e04 	.word	0x00402e04

00400164 <frame_dummy>:
  400164:	4b08      	ldr	r3, [pc, #32]	; (400188 <frame_dummy+0x24>)
  400166:	b510      	push	{r4, lr}
  400168:	b11b      	cbz	r3, 400172 <frame_dummy+0xe>
  40016a:	4908      	ldr	r1, [pc, #32]	; (40018c <frame_dummy+0x28>)
  40016c:	4808      	ldr	r0, [pc, #32]	; (400190 <frame_dummy+0x2c>)
  40016e:	f3af 8000 	nop.w
  400172:	4808      	ldr	r0, [pc, #32]	; (400194 <frame_dummy+0x30>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b903      	cbnz	r3, 40017a <frame_dummy+0x16>
  400178:	bd10      	pop	{r4, pc}
  40017a:	4b07      	ldr	r3, [pc, #28]	; (400198 <frame_dummy+0x34>)
  40017c:	2b00      	cmp	r3, #0
  40017e:	d0fb      	beq.n	400178 <frame_dummy+0x14>
  400180:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400184:	4718      	bx	r3
  400186:	bf00      	nop
  400188:	00000000 	.word	0x00000000
  40018c:	20400858 	.word	0x20400858
  400190:	00402e04 	.word	0x00402e04
  400194:	00402e04 	.word	0x00402e04
  400198:	00000000 	.word	0x00000000

0040019c <AFEC_Temp_callback>:
static inline uint32_t afec_channel_get_value(Afec *const afec,
		enum afec_channel_num afec_ch)
{
	afec_ch_sanity_check(afec, afec_ch);

	afec->AFEC_CSELR = afec_ch;
  40019c:	4b04      	ldr	r3, [pc, #16]	; (4001b0 <AFEC_Temp_callback+0x14>)
  40019e:	220b      	movs	r2, #11
  4001a0:	665a      	str	r2, [r3, #100]	; 0x64
	return afec->AFEC_CDR;
  4001a2:	6e9a      	ldr	r2, [r3, #104]	; 0x68
/**
 * \brief AFEC interrupt callback function.
 */
static void AFEC_Temp_callback(void)
{
	g_ul_value = afec_channel_get_value(AFEC0, AFEC_CHANNEL_TEMP_SENSOR);
  4001a4:	4b03      	ldr	r3, [pc, #12]	; (4001b4 <AFEC_Temp_callback+0x18>)
  4001a6:	601a      	str	r2, [r3, #0]
	is_conversion_done = true;
  4001a8:	2201      	movs	r2, #1
  4001aa:	4b03      	ldr	r3, [pc, #12]	; (4001b8 <AFEC_Temp_callback+0x1c>)
  4001ac:	701a      	strb	r2, [r3, #0]
  4001ae:	4770      	bx	lr
  4001b0:	4003c000 	.word	0x4003c000
  4001b4:	20400874 	.word	0x20400874
  4001b8:	20400870 	.word	0x20400870

004001bc <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  4001bc:	b5f0      	push	{r4, r5, r6, r7, lr}
  4001be:	b083      	sub	sp, #12
  4001c0:	4605      	mov	r5, r0
  4001c2:	460c      	mov	r4, r1
	uint32_t val = 0;
  4001c4:	2300      	movs	r3, #0
  4001c6:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  4001c8:	4b29      	ldr	r3, [pc, #164]	; (400270 <usart_serial_getchar+0xb4>)
  4001ca:	4298      	cmp	r0, r3
  4001cc:	d107      	bne.n	4001de <usart_serial_getchar+0x22>
		while (uart_read((Uart*)p_usart, data));
  4001ce:	461f      	mov	r7, r3
  4001d0:	4e28      	ldr	r6, [pc, #160]	; (400274 <usart_serial_getchar+0xb8>)
  4001d2:	4621      	mov	r1, r4
  4001d4:	4638      	mov	r0, r7
  4001d6:	47b0      	blx	r6
  4001d8:	2800      	cmp	r0, #0
  4001da:	d1fa      	bne.n	4001d2 <usart_serial_getchar+0x16>
  4001dc:	e015      	b.n	40020a <usart_serial_getchar+0x4e>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  4001de:	4b26      	ldr	r3, [pc, #152]	; (400278 <usart_serial_getchar+0xbc>)
  4001e0:	4298      	cmp	r0, r3
  4001e2:	d107      	bne.n	4001f4 <usart_serial_getchar+0x38>
		while (uart_read((Uart*)p_usart, data));
  4001e4:	461f      	mov	r7, r3
  4001e6:	4e23      	ldr	r6, [pc, #140]	; (400274 <usart_serial_getchar+0xb8>)
  4001e8:	4621      	mov	r1, r4
  4001ea:	4638      	mov	r0, r7
  4001ec:	47b0      	blx	r6
  4001ee:	2800      	cmp	r0, #0
  4001f0:	d1fa      	bne.n	4001e8 <usart_serial_getchar+0x2c>
  4001f2:	e015      	b.n	400220 <usart_serial_getchar+0x64>
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  4001f4:	4b21      	ldr	r3, [pc, #132]	; (40027c <usart_serial_getchar+0xc0>)
  4001f6:	4298      	cmp	r0, r3
  4001f8:	d107      	bne.n	40020a <usart_serial_getchar+0x4e>
		while (uart_read((Uart*)p_usart, data));
  4001fa:	461f      	mov	r7, r3
  4001fc:	4e1d      	ldr	r6, [pc, #116]	; (400274 <usart_serial_getchar+0xb8>)
  4001fe:	4621      	mov	r1, r4
  400200:	4638      	mov	r0, r7
  400202:	47b0      	blx	r6
  400204:	2800      	cmp	r0, #0
  400206:	d1fa      	bne.n	4001fe <usart_serial_getchar+0x42>
  400208:	e017      	b.n	40023a <usart_serial_getchar+0x7e>
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  40020a:	4b1d      	ldr	r3, [pc, #116]	; (400280 <usart_serial_getchar+0xc4>)
  40020c:	429d      	cmp	r5, r3
  40020e:	d107      	bne.n	400220 <usart_serial_getchar+0x64>
		while (uart_read((Uart*)p_usart, data));
  400210:	461f      	mov	r7, r3
  400212:	4e18      	ldr	r6, [pc, #96]	; (400274 <usart_serial_getchar+0xb8>)
  400214:	4621      	mov	r1, r4
  400216:	4638      	mov	r0, r7
  400218:	47b0      	blx	r6
  40021a:	2800      	cmp	r0, #0
  40021c:	d1fa      	bne.n	400214 <usart_serial_getchar+0x58>
  40021e:	e019      	b.n	400254 <usart_serial_getchar+0x98>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  400220:	4b18      	ldr	r3, [pc, #96]	; (400284 <usart_serial_getchar+0xc8>)
  400222:	429d      	cmp	r5, r3
  400224:	d109      	bne.n	40023a <usart_serial_getchar+0x7e>
		while (usart_read(p_usart, &val));
  400226:	461e      	mov	r6, r3
  400228:	4d17      	ldr	r5, [pc, #92]	; (400288 <usart_serial_getchar+0xcc>)
  40022a:	a901      	add	r1, sp, #4
  40022c:	4630      	mov	r0, r6
  40022e:	47a8      	blx	r5
  400230:	2800      	cmp	r0, #0
  400232:	d1fa      	bne.n	40022a <usart_serial_getchar+0x6e>
		*data = (uint8_t)(val & 0xFF);
  400234:	9b01      	ldr	r3, [sp, #4]
  400236:	7023      	strb	r3, [r4, #0]
  400238:	e018      	b.n	40026c <usart_serial_getchar+0xb0>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  40023a:	4b14      	ldr	r3, [pc, #80]	; (40028c <usart_serial_getchar+0xd0>)
  40023c:	429d      	cmp	r5, r3
  40023e:	d109      	bne.n	400254 <usart_serial_getchar+0x98>
		while (usart_read(p_usart, &val));
  400240:	461e      	mov	r6, r3
  400242:	4d11      	ldr	r5, [pc, #68]	; (400288 <usart_serial_getchar+0xcc>)
  400244:	a901      	add	r1, sp, #4
  400246:	4630      	mov	r0, r6
  400248:	47a8      	blx	r5
  40024a:	2800      	cmp	r0, #0
  40024c:	d1fa      	bne.n	400244 <usart_serial_getchar+0x88>
		*data = (uint8_t)(val & 0xFF);
  40024e:	9b01      	ldr	r3, [sp, #4]
  400250:	7023      	strb	r3, [r4, #0]
  400252:	e00b      	b.n	40026c <usart_serial_getchar+0xb0>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  400254:	4b0e      	ldr	r3, [pc, #56]	; (400290 <usart_serial_getchar+0xd4>)
  400256:	429d      	cmp	r5, r3
  400258:	d108      	bne.n	40026c <usart_serial_getchar+0xb0>
		while (usart_read(p_usart, &val));
  40025a:	461e      	mov	r6, r3
  40025c:	4d0a      	ldr	r5, [pc, #40]	; (400288 <usart_serial_getchar+0xcc>)
  40025e:	a901      	add	r1, sp, #4
  400260:	4630      	mov	r0, r6
  400262:	47a8      	blx	r5
  400264:	2800      	cmp	r0, #0
  400266:	d1fa      	bne.n	40025e <usart_serial_getchar+0xa2>
		*data = (uint8_t)(val & 0xFF);
  400268:	9b01      	ldr	r3, [sp, #4]
  40026a:	7023      	strb	r3, [r4, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  40026c:	b003      	add	sp, #12
  40026e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  400270:	400e0800 	.word	0x400e0800
  400274:	00400ca9 	.word	0x00400ca9
  400278:	400e0a00 	.word	0x400e0a00
  40027c:	400e1a00 	.word	0x400e1a00
  400280:	400e1c00 	.word	0x400e1c00
  400284:	40024000 	.word	0x40024000
  400288:	00400dc1 	.word	0x00400dc1
  40028c:	40028000 	.word	0x40028000
  400290:	4002c000 	.word	0x4002c000

00400294 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
  400294:	b570      	push	{r4, r5, r6, lr}
  400296:	460c      	mov	r4, r1
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  400298:	4b2a      	ldr	r3, [pc, #168]	; (400344 <usart_serial_putchar+0xb0>)
  40029a:	4298      	cmp	r0, r3
  40029c:	d108      	bne.n	4002b0 <usart_serial_putchar+0x1c>
		while (uart_write((Uart*)p_usart, c)!=0);
  40029e:	461e      	mov	r6, r3
  4002a0:	4d29      	ldr	r5, [pc, #164]	; (400348 <usart_serial_putchar+0xb4>)
  4002a2:	4621      	mov	r1, r4
  4002a4:	4630      	mov	r0, r6
  4002a6:	47a8      	blx	r5
  4002a8:	2800      	cmp	r0, #0
  4002aa:	d1fa      	bne.n	4002a2 <usart_serial_putchar+0xe>
		return 1;
  4002ac:	2001      	movs	r0, #1
  4002ae:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  4002b0:	4b26      	ldr	r3, [pc, #152]	; (40034c <usart_serial_putchar+0xb8>)
  4002b2:	4298      	cmp	r0, r3
  4002b4:	d108      	bne.n	4002c8 <usart_serial_putchar+0x34>
		while (uart_write((Uart*)p_usart, c)!=0);
  4002b6:	461e      	mov	r6, r3
  4002b8:	4d23      	ldr	r5, [pc, #140]	; (400348 <usart_serial_putchar+0xb4>)
  4002ba:	4621      	mov	r1, r4
  4002bc:	4630      	mov	r0, r6
  4002be:	47a8      	blx	r5
  4002c0:	2800      	cmp	r0, #0
  4002c2:	d1fa      	bne.n	4002ba <usart_serial_putchar+0x26>
		return 1;
  4002c4:	2001      	movs	r0, #1
  4002c6:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  4002c8:	4b21      	ldr	r3, [pc, #132]	; (400350 <usart_serial_putchar+0xbc>)
  4002ca:	4298      	cmp	r0, r3
  4002cc:	d108      	bne.n	4002e0 <usart_serial_putchar+0x4c>
		while (uart_write((Uart*)p_usart, c)!=0);
  4002ce:	461e      	mov	r6, r3
  4002d0:	4d1d      	ldr	r5, [pc, #116]	; (400348 <usart_serial_putchar+0xb4>)
  4002d2:	4621      	mov	r1, r4
  4002d4:	4630      	mov	r0, r6
  4002d6:	47a8      	blx	r5
  4002d8:	2800      	cmp	r0, #0
  4002da:	d1fa      	bne.n	4002d2 <usart_serial_putchar+0x3e>
		return 1;
  4002dc:	2001      	movs	r0, #1
  4002de:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  4002e0:	4b1c      	ldr	r3, [pc, #112]	; (400354 <usart_serial_putchar+0xc0>)
  4002e2:	4298      	cmp	r0, r3
  4002e4:	d108      	bne.n	4002f8 <usart_serial_putchar+0x64>
		while (uart_write((Uart*)p_usart, c)!=0);
  4002e6:	461e      	mov	r6, r3
  4002e8:	4d17      	ldr	r5, [pc, #92]	; (400348 <usart_serial_putchar+0xb4>)
  4002ea:	4621      	mov	r1, r4
  4002ec:	4630      	mov	r0, r6
  4002ee:	47a8      	blx	r5
  4002f0:	2800      	cmp	r0, #0
  4002f2:	d1fa      	bne.n	4002ea <usart_serial_putchar+0x56>
		return 1;
  4002f4:	2001      	movs	r0, #1
  4002f6:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  4002f8:	4b17      	ldr	r3, [pc, #92]	; (400358 <usart_serial_putchar+0xc4>)
  4002fa:	4298      	cmp	r0, r3
  4002fc:	d108      	bne.n	400310 <usart_serial_putchar+0x7c>
		while (usart_write(p_usart, c)!=0);
  4002fe:	461e      	mov	r6, r3
  400300:	4d16      	ldr	r5, [pc, #88]	; (40035c <usart_serial_putchar+0xc8>)
  400302:	4621      	mov	r1, r4
  400304:	4630      	mov	r0, r6
  400306:	47a8      	blx	r5
  400308:	2800      	cmp	r0, #0
  40030a:	d1fa      	bne.n	400302 <usart_serial_putchar+0x6e>
		return 1;
  40030c:	2001      	movs	r0, #1
  40030e:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  400310:	4b13      	ldr	r3, [pc, #76]	; (400360 <usart_serial_putchar+0xcc>)
  400312:	4298      	cmp	r0, r3
  400314:	d108      	bne.n	400328 <usart_serial_putchar+0x94>
		while (usart_write(p_usart, c)!=0);
  400316:	461e      	mov	r6, r3
  400318:	4d10      	ldr	r5, [pc, #64]	; (40035c <usart_serial_putchar+0xc8>)
  40031a:	4621      	mov	r1, r4
  40031c:	4630      	mov	r0, r6
  40031e:	47a8      	blx	r5
  400320:	2800      	cmp	r0, #0
  400322:	d1fa      	bne.n	40031a <usart_serial_putchar+0x86>
		return 1;
  400324:	2001      	movs	r0, #1
  400326:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  400328:	4b0e      	ldr	r3, [pc, #56]	; (400364 <usart_serial_putchar+0xd0>)
  40032a:	4298      	cmp	r0, r3
  40032c:	d108      	bne.n	400340 <usart_serial_putchar+0xac>
		while (usart_write(p_usart, c)!=0);
  40032e:	461e      	mov	r6, r3
  400330:	4d0a      	ldr	r5, [pc, #40]	; (40035c <usart_serial_putchar+0xc8>)
  400332:	4621      	mov	r1, r4
  400334:	4630      	mov	r0, r6
  400336:	47a8      	blx	r5
  400338:	2800      	cmp	r0, #0
  40033a:	d1fa      	bne.n	400332 <usart_serial_putchar+0x9e>
		return 1;
  40033c:	2001      	movs	r0, #1
  40033e:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
  400340:	2000      	movs	r0, #0
}
  400342:	bd70      	pop	{r4, r5, r6, pc}
  400344:	400e0800 	.word	0x400e0800
  400348:	00400c95 	.word	0x00400c95
  40034c:	400e0a00 	.word	0x400e0a00
  400350:	400e1a00 	.word	0x400e1a00
  400354:	400e1c00 	.word	0x400e1c00
  400358:	40024000 	.word	0x40024000
  40035c:	00400da9 	.word	0x00400da9
  400360:	40028000 	.word	0x40028000
  400364:	4002c000 	.word	0x4002c000

00400368 <main>:
 * \brief Application entry point.
 *
 * \return Unused (ANSI-C compatibility).
 */
int main(void)
{
  400368:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  40036c:	b091      	sub	sp, #68	; 0x44

	/* Initialize the SAM system. */
	sysclk_init();
  40036e:	4b3f      	ldr	r3, [pc, #252]	; (40046c <main+0x104>)
  400370:	4798      	blx	r3
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  400372:	200a      	movs	r0, #10
  400374:	4c3e      	ldr	r4, [pc, #248]	; (400470 <main+0x108>)
  400376:	47a0      	blx	r4
  400378:	200b      	movs	r0, #11
  40037a:	47a0      	blx	r4
  40037c:	200c      	movs	r0, #12
  40037e:	47a0      	blx	r4
  400380:	2010      	movs	r0, #16
  400382:	47a0      	blx	r4
  400384:	2011      	movs	r0, #17
  400386:	47a0      	blx	r4
  ioport_init();
  board_init();
  400388:	4b3a      	ldr	r3, [pc, #232]	; (400474 <main+0x10c>)
  40038a:	4798      	blx	r3
  40038c:	200e      	movs	r0, #14
  40038e:	47a0      	blx	r4
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  400390:	4e39      	ldr	r6, [pc, #228]	; (400478 <main+0x110>)
  400392:	4b3a      	ldr	r3, [pc, #232]	; (40047c <main+0x114>)
  400394:	601e      	str	r6, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  400396:	4a3a      	ldr	r2, [pc, #232]	; (400480 <main+0x118>)
  400398:	4b3a      	ldr	r3, [pc, #232]	; (400484 <main+0x11c>)
  40039a:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  40039c:	4a3a      	ldr	r2, [pc, #232]	; (400488 <main+0x120>)
  40039e:	4b3b      	ldr	r3, [pc, #236]	; (40048c <main+0x124>)
  4003a0:	601a      	str	r2, [r3, #0]
	uart_settings.ul_baudrate = opt->baudrate;
	uart_settings.ul_mode = opt->paritytype;
#endif

	sam_usart_opt_t usart_settings;
	usart_settings.baudrate = opt->baudrate;
  4003a2:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  4003a6:	9301      	str	r3, [sp, #4]
	usart_settings.char_length = opt->charlength;
  4003a8:	23c0      	movs	r3, #192	; 0xc0
  4003aa:	9302      	str	r3, [sp, #8]
	usart_settings.parity_type = opt->paritytype;
  4003ac:	f44f 6700 	mov.w	r7, #2048	; 0x800
  4003b0:	9703      	str	r7, [sp, #12]
	usart_settings.stop_bits= opt->stopbits;
  4003b2:	2500      	movs	r5, #0
  4003b4:	9504      	str	r5, [sp, #16]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  4003b6:	9505      	str	r5, [sp, #20]
  4003b8:	200e      	movs	r0, #14
  4003ba:	47a0      	blx	r4
		flexcom_set_opmode(FLEXCOM1, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART1);
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  4003bc:	4a34      	ldr	r2, [pc, #208]	; (400490 <main+0x128>)
  4003be:	a901      	add	r1, sp, #4
  4003c0:	4630      	mov	r0, r6
  4003c2:	4b34      	ldr	r3, [pc, #208]	; (400494 <main+0x12c>)
  4003c4:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  4003c6:	4630      	mov	r0, r6
  4003c8:	4b33      	ldr	r3, [pc, #204]	; (400498 <main+0x130>)
  4003ca:	4798      	blx	r3
		usart_enable_rx(p_usart);
  4003cc:	4630      	mov	r0, r6
  4003ce:	4b33      	ldr	r3, [pc, #204]	; (40049c <main+0x134>)
  4003d0:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  4003d2:	4e33      	ldr	r6, [pc, #204]	; (4004a0 <main+0x138>)
  4003d4:	6833      	ldr	r3, [r6, #0]
  4003d6:	4629      	mov	r1, r5
  4003d8:	6898      	ldr	r0, [r3, #8]
  4003da:	4c32      	ldr	r4, [pc, #200]	; (4004a4 <main+0x13c>)
  4003dc:	47a0      	blx	r4
	setbuf(stdin, NULL);
  4003de:	6833      	ldr	r3, [r6, #0]
  4003e0:	4629      	mov	r1, r5
  4003e2:	6858      	ldr	r0, [r3, #4]
  4003e4:	47a0      	blx	r4

  /* inicializa console (printf) */
	configure_console();
  
	/* Output example information. */
	puts(STRING_HEADER);
  4003e6:	4830      	ldr	r0, [pc, #192]	; (4004a8 <main+0x140>)
  4003e8:	4b30      	ldr	r3, [pc, #192]	; (4004ac <main+0x144>)
  4003ea:	4798      	blx	r3
  /************************************* 
   * Ativa e configura AFEC
   *************************************/  

  /* Ativa AFEC - 0 */
	afec_enable(AFEC0);
  4003ec:	4c30      	ldr	r4, [pc, #192]	; (4004b0 <main+0x148>)
  4003ee:	4620      	mov	r0, r4
  4003f0:	4b30      	ldr	r3, [pc, #192]	; (4004b4 <main+0x14c>)
  4003f2:	4798      	blx	r3

  /* struct de configuracao do AFEC */
	struct afec_config afec_cfg;

  /* Carrega parametros padrao */
	afec_get_config_defaults(&afec_cfg);
  4003f4:	a80a      	add	r0, sp, #40	; 0x28
  4003f6:	4b30      	ldr	r3, [pc, #192]	; (4004b8 <main+0x150>)
  4003f8:	4798      	blx	r3

  /* Configura AFEC */
	afec_init(AFEC0, &afec_cfg);
  4003fa:	a90a      	add	r1, sp, #40	; 0x28
  4003fc:	4620      	mov	r0, r4
  4003fe:	4b2f      	ldr	r3, [pc, #188]	; (4004bc <main+0x154>)
  400400:	4798      	blx	r3
static inline void afec_set_trigger(Afec *const afec,
		const enum afec_trigger trigger)
{
	uint32_t reg;

	reg = afec->AFEC_MR;
  400402:	6863      	ldr	r3, [r4, #4]

	if (trigger == AFEC_TRIG_FREERUN) {
		reg |= AFEC_MR_FREERUN_ON;
	} else {
		reg &= ~(AFEC_MR_TRGSEL_Msk | AFEC_MR_TRGEN | AFEC_MR_FREERUN_ON);
  400404:	f023 038f 	bic.w	r3, r3, #143	; 0x8f
		reg |= trigger;
	}

	afec->AFEC_MR = reg;
  400408:	6063      	str	r3, [r4, #4]
  
  /* Configura trigger por software */
  afec_set_trigger(AFEC0, AFEC_TRIG_SW);
  
  /* configura call back */
 	afec_set_callback(AFEC0, AFEC_INTERRUPT_EOC_11,	AFEC_Temp_callback, 1); 
  40040a:	2301      	movs	r3, #1
  40040c:	4a2c      	ldr	r2, [pc, #176]	; (4004c0 <main+0x158>)
  40040e:	210b      	movs	r1, #11
  400410:	4620      	mov	r0, r4
  400412:	4e2c      	ldr	r6, [pc, #176]	; (4004c4 <main+0x15c>)
  400414:	47b0      	blx	r6
   
  /*** Configuracao específica do canal AFEC ***/
  struct afec_ch_config afec_ch_cfg;
  afec_ch_get_config_defaults(&afec_ch_cfg);
  400416:	a809      	add	r0, sp, #36	; 0x24
  400418:	4b2b      	ldr	r3, [pc, #172]	; (4004c8 <main+0x160>)
  40041a:	4798      	blx	r3
  afec_ch_cfg.gain = AFEC_GAINVALUE_0;
  40041c:	f88d 5025 	strb.w	r5, [sp, #37]	; 0x25
  afec_ch_set_config(AFEC0, AFEC_CHANNEL_TEMP_SENSOR, &afec_ch_cfg);
  400420:	aa09      	add	r2, sp, #36	; 0x24
  400422:	210b      	movs	r1, #11
  400424:	4620      	mov	r0, r4
  400426:	4b29      	ldr	r3, [pc, #164]	; (4004cc <main+0x164>)
  400428:	4798      	blx	r3
static inline void afec_channel_set_analog_offset(Afec *const afec,
		enum afec_channel_num afec_ch, uint16_t aoffset)
{
	afec_ch_sanity_check(afec, afec_ch);

	afec->AFEC_CSELR = afec_ch;
  40042a:	230b      	movs	r3, #11
  40042c:	6663      	str	r3, [r4, #100]	; 0x64
	afec->AFEC_COCR = (aoffset & AFEC_COCR_AOFF_Msk);
  40042e:	f44f 7300 	mov.w	r3, #512	; 0x200
  400432:	66e3      	str	r3, [r4, #108]	; 0x6c
	afec_channel_set_analog_offset(AFEC0, AFEC_CHANNEL_TEMP_SENSOR, 0x200);

  /***  Configura sensor de temperatura ***/
	struct afec_temp_sensor_config afec_temp_sensor_cfg;

	afec_temp_sensor_get_config_defaults(&afec_temp_sensor_cfg);
  400434:	a807      	add	r0, sp, #28
  400436:	4b26      	ldr	r3, [pc, #152]	; (4004d0 <main+0x168>)
  400438:	4798      	blx	r3
	afec_temp_sensor_set_config(AFEC0, &afec_temp_sensor_cfg);
  40043a:	a907      	add	r1, sp, #28
  40043c:	4620      	mov	r0, r4
  40043e:	4b25      	ldr	r3, [pc, #148]	; (4004d4 <main+0x16c>)
  400440:	4798      	blx	r3
{
	if (afec_ch != AFEC_CHANNEL_ALL) {
		afec_ch_sanity_check(afec, afec_ch);
	}

	afec->AFEC_CHER = (afec_ch == AFEC_CHANNEL_ALL) ?
  400442:	6167      	str	r7, [r4, #20]
 *
 * \param afec  Base address of the AFEC.
 */
static inline void afec_start_software_conversion(Afec *const afec)
{
	afec->AFEC_CR = AFEC_CR_START;
  400444:	2302      	movs	r3, #2
  400446:	6023      	str	r3, [r4, #0]
  /* Selecina canal e inicializa conversão */  
	afec_channel_enable(AFEC0, AFEC_CHANNEL_TEMP_SENSOR);
  afec_start_software_conversion(AFEC0);

	while (1) {
		if(is_conversion_done == true) {
  400448:	4c23      	ldr	r4, [pc, #140]	; (4004d8 <main+0x170>)
			is_conversion_done = false;
  40044a:	46a9      	mov	r9, r5
  40044c:	f8df 8060 	ldr.w	r8, [pc, #96]	; 4004b0 <main+0x148>
  400450:	461f      	mov	r7, r3
      
      //printf("Temp : ????? \r\n", (int) temp );
      afec_start_software_conversion(AFEC0);
      delay_s(1);
  400452:	4e22      	ldr	r6, [pc, #136]	; (4004dc <main+0x174>)
  400454:	4d22      	ldr	r5, [pc, #136]	; (4004e0 <main+0x178>)
  /* Selecina canal e inicializa conversão */  
	afec_channel_enable(AFEC0, AFEC_CHANNEL_TEMP_SENSOR);
  afec_start_software_conversion(AFEC0);

	while (1) {
		if(is_conversion_done == true) {
  400456:	7823      	ldrb	r3, [r4, #0]
  400458:	f013 0fff 	tst.w	r3, #255	; 0xff
  40045c:	d0fb      	beq.n	400456 <main+0xee>
			is_conversion_done = false;
  40045e:	f884 9000 	strb.w	r9, [r4]
  400462:	f8c8 7000 	str.w	r7, [r8]
      
      //printf("Temp : ????? \r\n", (int) temp );
      afec_start_software_conversion(AFEC0);
      delay_s(1);
  400466:	4630      	mov	r0, r6
  400468:	47a8      	blx	r5
  40046a:	e7f4      	b.n	400456 <main+0xee>
  40046c:	004004e5 	.word	0x004004e5
  400470:	00400c41 	.word	0x00400c41
  400474:	004005e1 	.word	0x004005e1
  400478:	40028000 	.word	0x40028000
  40047c:	20400934 	.word	0x20400934
  400480:	00400295 	.word	0x00400295
  400484:	20400930 	.word	0x20400930
  400488:	004001bd 	.word	0x004001bd
  40048c:	2040092c 	.word	0x2040092c
  400490:	08f0d180 	.word	0x08f0d180
  400494:	00400d45 	.word	0x00400d45
  400498:	00400d99 	.word	0x00400d99
  40049c:	00400da1 	.word	0x00400da1
  4004a0:	20400440 	.word	0x20400440
  4004a4:	00401209 	.word	0x00401209
  4004a8:	00402d74 	.word	0x00402d74
  4004ac:	004011f9 	.word	0x004011f9
  4004b0:	4003c000 	.word	0x4003c000
  4004b4:	004009f9 	.word	0x004009f9
  4004b8:	00400829 	.word	0x00400829
  4004bc:	00400879 	.word	0x00400879
  4004c0:	0040019d 	.word	0x0040019d
  4004c4:	00400979 	.word	0x00400979
  4004c8:	00400859 	.word	0x00400859
  4004cc:	004007e5 	.word	0x004007e5
  4004d0:	00400865 	.word	0x00400865
  4004d4:	00400815 	.word	0x00400815
  4004d8:	20400870 	.word	0x20400870
  4004dc:	0303af6b 	.word	0x0303af6b
  4004e0:	20400001 	.word	0x20400001

004004e4 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  4004e4:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  4004e6:	4810      	ldr	r0, [pc, #64]	; (400528 <sysclk_init+0x44>)
  4004e8:	4b10      	ldr	r3, [pc, #64]	; (40052c <sysclk_init+0x48>)
  4004ea:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  4004ec:	213e      	movs	r1, #62	; 0x3e
  4004ee:	2000      	movs	r0, #0
  4004f0:	4b0f      	ldr	r3, [pc, #60]	; (400530 <sysclk_init+0x4c>)
  4004f2:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  4004f4:	4c0f      	ldr	r4, [pc, #60]	; (400534 <sysclk_init+0x50>)
  4004f6:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  4004f8:	2800      	cmp	r0, #0
  4004fa:	d0fc      	beq.n	4004f6 <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  4004fc:	4b0e      	ldr	r3, [pc, #56]	; (400538 <sysclk_init+0x54>)
  4004fe:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400500:	4a0e      	ldr	r2, [pc, #56]	; (40053c <sysclk_init+0x58>)
  400502:	4b0f      	ldr	r3, [pc, #60]	; (400540 <sysclk_init+0x5c>)
  400504:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
	return pmc_is_locked_pllack();
  400506:	4c0f      	ldr	r4, [pc, #60]	; (400544 <sysclk_init+0x60>)
  400508:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  40050a:	2800      	cmp	r0, #0
  40050c:	d0fc      	beq.n	400508 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  40050e:	2002      	movs	r0, #2
  400510:	4b0d      	ldr	r3, [pc, #52]	; (400548 <sysclk_init+0x64>)
  400512:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400514:	2000      	movs	r0, #0
  400516:	4b0d      	ldr	r3, [pc, #52]	; (40054c <sysclk_init+0x68>)
  400518:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  40051a:	4b0d      	ldr	r3, [pc, #52]	; (400550 <sysclk_init+0x6c>)
  40051c:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  40051e:	4802      	ldr	r0, [pc, #8]	; (400528 <sysclk_init+0x44>)
  400520:	4b02      	ldr	r3, [pc, #8]	; (40052c <sysclk_init+0x48>)
  400522:	4798      	blx	r3
  400524:	bd10      	pop	{r4, pc}
  400526:	bf00      	nop
  400528:	11e1a300 	.word	0x11e1a300
  40052c:	00400fc9 	.word	0x00400fc9
  400530:	00400bbd 	.word	0x00400bbd
  400534:	00400c11 	.word	0x00400c11
  400538:	00400c21 	.word	0x00400c21
  40053c:	20183f01 	.word	0x20183f01
  400540:	400e0600 	.word	0x400e0600
  400544:	00400c31 	.word	0x00400c31
  400548:	00400b19 	.word	0x00400b19
  40054c:	00400b55 	.word	0x00400b55
  400550:	00400eb9 	.word	0x00400eb9

00400554 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
  400554:	b990      	cbnz	r0, 40057c <_read+0x28>
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  400556:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40055a:	460c      	mov	r4, r1
  40055c:	4690      	mov	r8, r2

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  40055e:	2a00      	cmp	r2, #0
  400560:	dd0f      	ble.n	400582 <_read+0x2e>
  400562:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  400564:	4e08      	ldr	r6, [pc, #32]	; (400588 <_read+0x34>)
  400566:	4d09      	ldr	r5, [pc, #36]	; (40058c <_read+0x38>)
  400568:	6830      	ldr	r0, [r6, #0]
  40056a:	4621      	mov	r1, r4
  40056c:	682b      	ldr	r3, [r5, #0]
  40056e:	4798      	blx	r3
		ptr++;
  400570:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  400572:	42a7      	cmp	r7, r4
  400574:	d1f8      	bne.n	400568 <_read+0x14>
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
  400576:	4640      	mov	r0, r8
  400578:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
  40057c:	f04f 30ff 	mov.w	r0, #4294967295
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
}
  400580:	4770      	bx	lr

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  400582:	2000      	movs	r0, #0
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
}
  400584:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400588:	20400934 	.word	0x20400934
  40058c:	2040092c 	.word	0x2040092c

00400590 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  400590:	3801      	subs	r0, #1
  400592:	2802      	cmp	r0, #2
  400594:	d815      	bhi.n	4005c2 <_write+0x32>
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
  400596:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40059a:	460e      	mov	r6, r1
  40059c:	4614      	mov	r4, r2

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  40059e:	b19a      	cbz	r2, 4005c8 <_write+0x38>
  4005a0:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
  4005a2:	f8df 8038 	ldr.w	r8, [pc, #56]	; 4005dc <_write+0x4c>
  4005a6:	4f0c      	ldr	r7, [pc, #48]	; (4005d8 <_write+0x48>)
  4005a8:	f8d8 0000 	ldr.w	r0, [r8]
  4005ac:	f815 1b01 	ldrb.w	r1, [r5], #1
  4005b0:	683b      	ldr	r3, [r7, #0]
  4005b2:	4798      	blx	r3
  4005b4:	2800      	cmp	r0, #0
  4005b6:	db0a      	blt.n	4005ce <_write+0x3e>
  4005b8:	1ba8      	subs	r0, r5, r6

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  4005ba:	3c01      	subs	r4, #1
  4005bc:	d1f4      	bne.n	4005a8 <_write+0x18>
  4005be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
  4005c2:	f04f 30ff 	mov.w	r0, #4294967295
			return -1;
		}
		++nChars;
	}
	return nChars;
}
  4005c6:	4770      	bx	lr

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  4005c8:	2000      	movs	r0, #0
  4005ca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
  4005ce:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
  4005d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4005d6:	bf00      	nop
  4005d8:	20400930 	.word	0x20400930
  4005dc:	20400934 	.word	0x20400934

004005e0 <board_init>:
	__ISB();
}
#endif

void board_init(void)
{
  4005e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  4005e2:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4005e6:	4b57      	ldr	r3, [pc, #348]	; (400744 <board_init+0x164>)
  4005e8:	605a      	str	r2, [r3, #4]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  4005ea:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  4005ee:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache(void)
{
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  4005f2:	4b55      	ldr	r3, [pc, #340]	; (400748 <board_init+0x168>)
  4005f4:	2200      	movs	r2, #0
  4005f6:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  4005fa:	695a      	ldr	r2, [r3, #20]
  4005fc:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
  400600:	615a      	str	r2, [r3, #20]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  400602:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  400606:	f3bf 8f6f 	isb	sy
{
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  40060a:	f8d3 6080 	ldr.w	r6, [r3, #128]	; 0x80
    sets    = CCSIDR_SETS(ccsidr);
  40060e:	f3c6 354e 	ubfx	r5, r6, #13, #15
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  400612:	f006 0707 	and.w	r7, r6, #7
  400616:	3704      	adds	r7, #4
    ways    = CCSIDR_WAYS(ccsidr);
  400618:	f3c6 06c9 	ubfx	r6, r6, #3, #10
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  40061c:	fab6 f086 	clz	r0, r6
    wshift  = __CLZ(ways) & 0x1f;
  400620:	f000 001f 	and.w	r0, r0, #31
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  400624:	f3bf 8f4f 	dsb	sy

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
              SCB->DCISW = sw;
  400628:	461c      	mov	r4, r3
    wshift  = __CLZ(ways) & 0x1f;

    __DSB();

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
  40062a:	4633      	mov	r3, r6
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
  40062c:	fa05 f107 	lsl.w	r1, r5, r7
  400630:	fa03 f200 	lsl.w	r2, r3, r0
  400634:	430a      	orrs	r2, r1
              SCB->DCISW = sw;
  400636:	f8c4 2260 	str.w	r2, [r4, #608]	; 0x260
            } while(tmpways--);
  40063a:	3b01      	subs	r3, #1
  40063c:	f1b3 3fff 	cmp.w	r3, #4294967295
  400640:	d1f6      	bne.n	400630 <board_init+0x50>
        } while(sets--);
  400642:	3d01      	subs	r5, #1
  400644:	f1b5 3fff 	cmp.w	r5, #4294967295
  400648:	d1ef      	bne.n	40062a <board_init+0x4a>
  40064a:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  40064e:	4b3e      	ldr	r3, [pc, #248]	; (400748 <board_init+0x168>)
  400650:	695a      	ldr	r2, [r3, #20]
  400652:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  400656:	615a      	str	r2, [r3, #20]
  400658:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  40065c:	f3bf 8f6f 	isb	sy
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400660:	4a3a      	ldr	r2, [pc, #232]	; (40074c <board_init+0x16c>)
  400662:	493b      	ldr	r1, [pc, #236]	; (400750 <board_init+0x170>)
  400664:	6051      	str	r1, [r2, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400666:	f5a1 7180 	sub.w	r1, r1, #256	; 0x100
  40066a:	6051      	str	r1, [r2, #4]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  40066c:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  400670:	f3bf 8f6f 	isb	sy
static inline void tcm_disable(void) 
{

	__DSB();
	__ISB();
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  400674:	f8d3 2290 	ldr.w	r2, [r3, #656]	; 0x290
  400678:	f022 0201 	bic.w	r2, r2, #1
  40067c:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  400680:	f8d3 2294 	ldr.w	r2, [r3, #660]	; 0x294
  400684:	f022 0201 	bic.w	r2, r2, #1
  400688:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  40068c:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  400690:	f3bf 8f6f 	isb	sy
  400694:	200a      	movs	r0, #10
  400696:	4c2f      	ldr	r4, [pc, #188]	; (400754 <board_init+0x174>)
  400698:	47a0      	blx	r4
  40069a:	200b      	movs	r0, #11
  40069c:	47a0      	blx	r4
  40069e:	200c      	movs	r0, #12
  4006a0:	47a0      	blx	r4
  4006a2:	2010      	movs	r0, #16
  4006a4:	47a0      	blx	r4
  4006a6:	2011      	movs	r0, #17
  4006a8:	47a0      	blx	r4
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4006aa:	4b2b      	ldr	r3, [pc, #172]	; (400758 <board_init+0x178>)
  4006ac:	f44f 7280 	mov.w	r2, #256	; 0x100
  4006b0:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4006b2:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  4006b6:	631a      	str	r2, [r3, #48]	; 0x30
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  4006b8:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
  4006bc:	f44f 6200 	mov.w	r2, #2048	; 0x800
  4006c0:	615a      	str	r2, [r3, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4006c2:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
  4006c6:	665a      	str	r2, [r3, #100]	; 0x64

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->PIO_PPDER = mask;
	} else {
		base->PIO_PPDDR = mask;
  4006c8:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
  4006cc:	655a      	str	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
  4006ce:	621a      	str	r2, [r3, #32]

	if (mode & IOPORT_MODE_DEBOUNCE) {
#if SAM3U || SAM3XA
		base->PIO_DIFSR = mask;
#else
		base->PIO_IFSCER = mask;
  4006d0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABCDSR[0] |= mask;
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  4006d4:	6f19      	ldr	r1, [r3, #112]	; 0x70
  4006d6:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  4006da:	6719      	str	r1, [r3, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->PIO_ABCDSR[1] |= mask;
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  4006dc:	6f59      	ldr	r1, [r3, #116]	; 0x74
  4006de:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  4006e2:	6759      	str	r1, [r3, #116]	; 0x74
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
		base->PIO_FELLSR = mask;
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  4006e4:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  4006e8:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
		break;
	default:
		base->PIO_AIMDR = mask;
		return;
	}
	base->PIO_AIMER = mask;
  4006ec:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
	} else {
		base->PIO_PUDR = mask;
  4006f0:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  4006f4:	661a      	str	r2, [r3, #96]	; 0x60

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->PIO_PPDER = mask;
	} else {
		base->PIO_PPDDR = mask;
  4006f6:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
  4006fa:	655a      	str	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
	} else {
		base->PIO_IFDR = mask;
  4006fc:	625a      	str	r2, [r3, #36]	; 0x24
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  4006fe:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABCDSR[0] |= mask;
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  400702:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400704:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  400708:	6719      	str	r1, [r3, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->PIO_ABCDSR[1] |= mask;
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  40070a:	6f59      	ldr	r1, [r3, #116]	; 0x74
  40070c:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  400710:	6759      	str	r1, [r3, #116]	; 0x74
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400712:	605a      	str	r2, [r3, #4]
			GPIO_PUSH_BUTTON_1_SENSE);

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	ioport_set_pin_peripheral_mode(USART1_RXD_GPIO, USART1_RXD_FLAGS);
	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  400714:	4a11      	ldr	r2, [pc, #68]	; (40075c <board_init+0x17c>)
  400716:	f8d2 3114 	ldr.w	r3, [r2, #276]	; 0x114
  40071a:	f043 0310 	orr.w	r3, r3, #16
  40071e:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
	} else {
		base->PIO_PUDR = mask;
  400722:	4b0f      	ldr	r3, [pc, #60]	; (400760 <board_init+0x180>)
  400724:	2210      	movs	r2, #16
  400726:	661a      	str	r2, [r3, #96]	; 0x60

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->PIO_PPDER = mask;
	} else {
		base->PIO_PPDDR = mask;
  400728:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
  40072c:	655a      	str	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
	} else {
		base->PIO_IFDR = mask;
  40072e:	625a      	str	r2, [r3, #36]	; 0x24
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  400730:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	} else {
		base->PIO_ABSR &= ~mask;
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABCDSR[0] |= mask;
  400734:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400736:	4311      	orrs	r1, r2
  400738:	6719      	str	r1, [r3, #112]	; 0x70
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->PIO_ABCDSR[1] |= mask;
  40073a:	6f59      	ldr	r1, [r3, #116]	; 0x74
  40073c:	4311      	orrs	r1, r2
  40073e:	6759      	str	r1, [r3, #116]	; 0x74
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400740:	605a      	str	r2, [r3, #4]
  400742:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400744:	400e1850 	.word	0x400e1850
  400748:	e000ed00 	.word	0xe000ed00
  40074c:	400e0c00 	.word	0x400e0c00
  400750:	5a00080c 	.word	0x5a00080c
  400754:	00400c41 	.word	0x00400c41
  400758:	400e1200 	.word	0x400e1200
  40075c:	40088000 	.word	0x40088000
  400760:	400e1000 	.word	0x400e1000

00400764 <afec_process_callback>:
 * \brief Call the callback function if the corresponding interrupt is asserted
 *
 * \param afec  Base address of the AFEC.
 */
static void afec_process_callback(Afec *const afec)
{
  400764:	b570      	push	{r4, r5, r6, lr}
  400766:	b082      	sub	sp, #8
 *
 * \return The interrupt status value.
 */
static inline uint32_t afec_get_interrupt_status(Afec *const afec)
{
	return afec->AFEC_ISR;
  400768:	6b02      	ldr	r2, [r0, #48]	; 0x30
 *
 * \return The interrupt mask value.
 */
static inline uint32_t afec_get_interrupt_mask(Afec *const afec)
{
	return afec->AFEC_IMR;
  40076a:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
	volatile uint32_t status;
	uint32_t cnt, inst_num;

	status = afec_get_interrupt_status(afec) & afec_get_interrupt_mask(afec);
  40076c:	4013      	ands	r3, r2
  40076e:	9301      	str	r3, [sp, #4]
	inst_num = afec_find_inst_num(afec);

	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
  400770:	2400      	movs	r4, #0
 * \param source   Interrupt source number
 */
static void afec_interrupt(uint8_t inst_num,
		enum afec_interrupt_source source)
{
	if (afec_callback_pointer[inst_num][source]) {
  400772:	4e1a      	ldr	r6, [pc, #104]	; (4007dc <afec_process_callback+0x78>)
  400774:	4d1a      	ldr	r5, [pc, #104]	; (4007e0 <afec_process_callback+0x7c>)
  400776:	42a8      	cmp	r0, r5
  400778:	bf14      	ite	ne
  40077a:	2000      	movne	r0, #0
  40077c:	2001      	moveq	r0, #1
  40077e:	0105      	lsls	r5, r0, #4

	status = afec_get_interrupt_status(afec) & afec_get_interrupt_mask(afec);
	inst_num = afec_find_inst_num(afec);

	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
		if (cnt < AFEC_INTERRUPT_DATA_READY) {
  400780:	2c0b      	cmp	r4, #11
  400782:	d80a      	bhi.n	40079a <afec_process_callback+0x36>
				if (status & (1 << cnt)) {
					afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
				}
			}
		#elif defined __SAM4E8E__  || defined __SAM4E16E__ || SAMV71 || SAMV70 || SAMS70 || SAME70
			if (status & (1 << cnt)) {
  400784:	9a01      	ldr	r2, [sp, #4]
  400786:	2301      	movs	r3, #1
  400788:	40a3      	lsls	r3, r4
  40078a:	4213      	tst	r3, r2
  40078c:	d020      	beq.n	4007d0 <afec_process_callback+0x6c>
 * \param source   Interrupt source number
 */
static void afec_interrupt(uint8_t inst_num,
		enum afec_interrupt_source source)
{
	if (afec_callback_pointer[inst_num][source]) {
  40078e:	192b      	adds	r3, r5, r4
  400790:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  400794:	b1e3      	cbz	r3, 4007d0 <afec_process_callback+0x6c>
		afec_callback_pointer[inst_num][source]();
  400796:	4798      	blx	r3
  400798:	e01a      	b.n	4007d0 <afec_process_callback+0x6c>
		#elif defined __SAM4E8E__  || defined __SAM4E16E__ || SAMV71 || SAMV70 || SAMS70 || SAME70
			if (status & (1 << cnt)) {
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		#endif
		} else if (cnt < AFEC_INTERRUPT_TEMP_CHANGE) {
  40079a:	2c0e      	cmp	r4, #14
  40079c:	d80c      	bhi.n	4007b8 <afec_process_callback+0x54>
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1))) {
  40079e:	9a01      	ldr	r2, [sp, #4]
  4007a0:	f104 010c 	add.w	r1, r4, #12
  4007a4:	2301      	movs	r3, #1
  4007a6:	408b      	lsls	r3, r1
  4007a8:	4213      	tst	r3, r2
  4007aa:	d011      	beq.n	4007d0 <afec_process_callback+0x6c>
 * \param source   Interrupt source number
 */
static void afec_interrupt(uint8_t inst_num,
		enum afec_interrupt_source source)
{
	if (afec_callback_pointer[inst_num][source]) {
  4007ac:	192b      	adds	r3, r5, r4
  4007ae:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  4007b2:	b16b      	cbz	r3, 4007d0 <afec_process_callback+0x6c>
		afec_callback_pointer[inst_num][source]();
  4007b4:	4798      	blx	r3
  4007b6:	e00b      	b.n	4007d0 <afec_process_callback+0x6c>
		} else if (cnt < AFEC_INTERRUPT_TEMP_CHANGE) {
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1))) {
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		} else {
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1 + AFEC_INTERRUPT_GAP2))) {
  4007b8:	9a01      	ldr	r2, [sp, #4]
  4007ba:	f104 010f 	add.w	r1, r4, #15
  4007be:	2301      	movs	r3, #1
  4007c0:	408b      	lsls	r3, r1
  4007c2:	4213      	tst	r3, r2
  4007c4:	d004      	beq.n	4007d0 <afec_process_callback+0x6c>
 * \param source   Interrupt source number
 */
static void afec_interrupt(uint8_t inst_num,
		enum afec_interrupt_source source)
{
	if (afec_callback_pointer[inst_num][source]) {
  4007c6:	192b      	adds	r3, r5, r4
  4007c8:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  4007cc:	b103      	cbz	r3, 4007d0 <afec_process_callback+0x6c>
		afec_callback_pointer[inst_num][source]();
  4007ce:	4798      	blx	r3
	uint32_t cnt, inst_num;

	status = afec_get_interrupt_status(afec) & afec_get_interrupt_mask(afec);
	inst_num = afec_find_inst_num(afec);

	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
  4007d0:	3401      	adds	r4, #1
  4007d2:	2c10      	cmp	r4, #16
  4007d4:	d1d4      	bne.n	400780 <afec_process_callback+0x1c>
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1 + AFEC_INTERRUPT_GAP2))) {
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		}
	}
}
  4007d6:	b002      	add	sp, #8
  4007d8:	bd70      	pop	{r4, r5, r6, pc}
  4007da:	bf00      	nop
  4007dc:	20400938 	.word	0x20400938
  4007e0:	40064000 	.word	0x40064000

004007e4 <afec_ch_set_config>:
 * \param channel The channel number
 * \param config   Configuration for the AFEC channel
 */
void afec_ch_set_config(Afec *const afec, const enum afec_channel_num channel,
		struct afec_ch_config *config)
{
  4007e4:	b430      	push	{r4, r5}
	afec_ch_sanity_check(afec, channel);
	uint32_t reg = 0;

	reg = afec->AFEC_DIFFR;
  4007e6:	6e04      	ldr	r4, [r0, #96]	; 0x60
	reg &= ~(0x1u << channel);
  4007e8:	2301      	movs	r3, #1
  4007ea:	408b      	lsls	r3, r1
  4007ec:	ea24 0403 	bic.w	r4, r4, r3
	reg |= (config->diff) ? (0x1u << channel) : 0;
  4007f0:	7815      	ldrb	r5, [r2, #0]
  4007f2:	2d00      	cmp	r5, #0
  4007f4:	bf08      	it	eq
  4007f6:	2300      	moveq	r3, #0
  4007f8:	4323      	orrs	r3, r4
	afec->AFEC_DIFFR = reg;
  4007fa:	6603      	str	r3, [r0, #96]	; 0x60

	reg = afec->AFEC_CGR;
  4007fc:	6d44      	ldr	r4, [r0, #84]	; 0x54
	reg &= ~(0x03u << (2 * channel));
  4007fe:	004d      	lsls	r5, r1, #1
  400800:	2103      	movs	r1, #3
  400802:	40a9      	lsls	r1, r5
  400804:	ea24 0301 	bic.w	r3, r4, r1
	reg |= (config->gain) << (2 * channel);
  400808:	7851      	ldrb	r1, [r2, #1]
  40080a:	40a9      	lsls	r1, r5
  40080c:	4319      	orrs	r1, r3
	afec->AFEC_CGR = reg;
  40080e:	6541      	str	r1, [r0, #84]	; 0x54
}
  400810:	bc30      	pop	{r4, r5}
  400812:	4770      	bx	lr

00400814 <afec_temp_sensor_set_config>:
{
	Assert(afec == AFEC0);

	uint32_t reg = 0;

	reg = ((config->rctc) ? AFEC_TEMPMR_RTCT : 0) | (config->mode);
  400814:	784a      	ldrb	r2, [r1, #1]
  400816:	780b      	ldrb	r3, [r1, #0]
  400818:	4313      	orrs	r3, r2
	afec->AFEC_TEMPMR = reg;
  40081a:	6703      	str	r3, [r0, #112]	; 0x70

	afec->AFEC_TEMPCWR = AFEC_TEMPCWR_TLOWTHRES(config->low_threshold) |
  40081c:	888a      	ldrh	r2, [r1, #4]
  40081e:	884b      	ldrh	r3, [r1, #2]
  400820:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  400824:	6743      	str	r3, [r0, #116]	; 0x74
  400826:	4770      	bx	lr

00400828 <afec_get_config_defaults>:
void afec_get_config_defaults(struct afec_config *const cfg)
{
	/* Sanity check argument. */
	Assert(cfg);

	cfg->resolution = AFEC_12_BITS;
  400828:	2200      	movs	r2, #0
  40082a:	6002      	str	r2, [r0, #0]
	cfg->mck = sysclk_get_cpu_hz();
  40082c:	4b08      	ldr	r3, [pc, #32]	; (400850 <afec_get_config_defaults+0x28>)
  40082e:	6043      	str	r3, [r0, #4]
		cfg->afec_clock = 6000000UL;
  400830:	4b08      	ldr	r3, [pc, #32]	; (400854 <afec_get_config_defaults+0x2c>)
  400832:	6083      	str	r3, [r0, #8]
		cfg->startup_time = AFEC_STARTUP_TIME_4;
  400834:	f44f 2380 	mov.w	r3, #262144	; 0x40000
  400838:	60c3      	str	r3, [r0, #12]
	#if !(SAMV71 || SAMV70 || SAME70 || SAMS70)
		cfg->settling_time = AFEC_SETTLING_TIME_0;
	#endif	
		cfg->tracktim = 2;
  40083a:	2302      	movs	r3, #2
  40083c:	7403      	strb	r3, [r0, #16]
		cfg->transfer = 1;
  40083e:	2301      	movs	r3, #1
  400840:	7443      	strb	r3, [r0, #17]
		cfg->anach = true;
  400842:	7483      	strb	r3, [r0, #18]
		cfg->useq = false;
  400844:	74c2      	strb	r2, [r0, #19]
		cfg->tag = true;
  400846:	7503      	strb	r3, [r0, #20]
		cfg->stm = true;
  400848:	7543      	strb	r3, [r0, #21]
		cfg->ibctl = 1;
  40084a:	7583      	strb	r3, [r0, #22]
  40084c:	4770      	bx	lr
  40084e:	bf00      	nop
  400850:	11e1a300 	.word	0x11e1a300
  400854:	005b8d80 	.word	0x005b8d80

00400858 <afec_ch_get_config_defaults>:
void afec_ch_get_config_defaults(struct afec_ch_config *const cfg)
{
	/*Sanity check argument. */
	Assert(cfg);

	cfg->diff = false;
  400858:	2300      	movs	r3, #0
  40085a:	7003      	strb	r3, [r0, #0]
   	cfg->gain = AFEC_GAINVALUE_1;
  40085c:	2301      	movs	r3, #1
  40085e:	7043      	strb	r3, [r0, #1]
  400860:	4770      	bx	lr
  400862:	bf00      	nop

00400864 <afec_temp_sensor_get_config_defaults>:
		struct afec_temp_sensor_config *const cfg)
{
	/*Sanity check argument. */
	Assert(cfg);

	cfg->rctc = false;
  400864:	2300      	movs	r3, #0
  400866:	7003      	strb	r3, [r0, #0]
	cfg->mode= AFEC_TEMP_CMP_MODE_2;
  400868:	2320      	movs	r3, #32
  40086a:	7043      	strb	r3, [r0, #1]
	cfg->low_threshold= 0xFF;
  40086c:	23ff      	movs	r3, #255	; 0xff
  40086e:	8043      	strh	r3, [r0, #2]
	cfg->high_threshold= 0xFFF;
  400870:	f640 73ff 	movw	r3, #4095	; 0xfff
  400874:	8083      	strh	r3, [r0, #4]
  400876:	4770      	bx	lr

00400878 <afec_init>:
 *
 * \return The interrupt status value.
 */
static inline uint32_t afec_get_interrupt_status(Afec *const afec)
{
	return afec->AFEC_ISR;
  400878:	6b03      	ldr	r3, [r0, #48]	; 0x30
enum status_code afec_init(Afec *const afec, struct afec_config *config)
{
	Assert(afec);
	Assert(config);

	if ((afec_get_interrupt_status(afec) & AFEC_ISR_DRDY) == AFEC_ISR_DRDY) {
  40087a:	f013 7380 	ands.w	r3, r3, #16777216	; 0x1000000
  40087e:	d150      	bne.n	400922 <afec_init+0xaa>
 *
 * \retval STATUS_OK  Initialization is finished.
 * \retval STATUS_ERR_BUSY  Initialization failed.
 */
enum status_code afec_init(Afec *const afec, struct afec_config *config)
{
  400880:	b410      	push	{r4}
	if ((afec_get_interrupt_status(afec) & AFEC_ISR_DRDY) == AFEC_ISR_DRDY) {
		return STATUS_ERR_BUSY;
	}

	/* Reset and configure the AFEC module */
	afec->AFEC_CR = AFEC_CR_SWRST;
  400882:	2201      	movs	r2, #1
  400884:	6002      	str	r2, [r0, #0]
 */
static void afec_set_config(Afec *const afec, struct afec_config *config)
{
	uint32_t reg = 0;

	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  400886:	7cca      	ldrb	r2, [r1, #19]
  400888:	2a00      	cmp	r2, #0
  40088a:	bf18      	it	ne
  40088c:	f04f 4300 	movne.w	r3, #2147483648	; 0x80000000
  400890:	684a      	ldr	r2, [r1, #4]
  400892:	688c      	ldr	r4, [r1, #8]
  400894:	fbb2 f2f4 	udiv	r2, r2, r4
  400898:	3a01      	subs	r2, #1
  40089a:	0212      	lsls	r2, r2, #8
  40089c:	b292      	uxth	r2, r2
  40089e:	68cc      	ldr	r4, [r1, #12]
  4008a0:	f444 0400 	orr.w	r4, r4, #8388608	; 0x800000
  4008a4:	4322      	orrs	r2, r4
  4008a6:	7c0c      	ldrb	r4, [r1, #16]
  4008a8:	0624      	lsls	r4, r4, #24
  4008aa:	f004 6470 	and.w	r4, r4, #251658240	; 0xf000000
  4008ae:	4322      	orrs	r2, r4
  4008b0:	7c4c      	ldrb	r4, [r1, #17]
  4008b2:	0724      	lsls	r4, r4, #28
  4008b4:	f004 5440 	and.w	r4, r4, #805306368	; 0x30000000
  4008b8:	4322      	orrs	r2, r4
  4008ba:	4313      	orrs	r3, r2
		#endif
			AFEC_MR_TRACKTIM(config->tracktim) |
			AFEC_MR_TRANSFER(config->transfer) |
			(config->startup_time);

	afec->AFEC_MR = reg;
  4008bc:	6043      	str	r3, [r0, #4]

	afec->AFEC_EMR = (config->tag ? AFEC_EMR_TAG : 0) |
  4008be:	7d0b      	ldrb	r3, [r1, #20]
  4008c0:	2b00      	cmp	r3, #0
  4008c2:	bf14      	ite	ne
  4008c4:	f04f 7280 	movne.w	r2, #16777216	; 0x1000000
  4008c8:	2200      	moveq	r2, #0
  4008ca:	680b      	ldr	r3, [r1, #0]
  4008cc:	431a      	orrs	r2, r3
			(config->resolution) |
			(config->stm ? AFEC_EMR_STM : 0);
  4008ce:	7d4b      	ldrb	r3, [r1, #21]
  4008d0:	2b00      	cmp	r3, #0
  4008d2:	bf14      	ite	ne
  4008d4:	f04f 7300 	movne.w	r3, #33554432	; 0x2000000
  4008d8:	2300      	moveq	r3, #0
			(config->startup_time);

	afec->AFEC_MR = reg;

	afec->AFEC_EMR = (config->tag ? AFEC_EMR_TAG : 0) |
			(config->resolution) |
  4008da:	4313      	orrs	r3, r2
			AFEC_MR_TRANSFER(config->transfer) |
			(config->startup_time);

	afec->AFEC_MR = reg;

	afec->AFEC_EMR = (config->tag ? AFEC_EMR_TAG : 0) |
  4008dc:	6083      	str	r3, [r0, #8]
			(config->resolution) |
			(config->stm ? AFEC_EMR_STM : 0);
  #if (SAMV71 || SAMV70 || SAME70 || SAMS70)
	afec->AFEC_ACR = AFEC_ACR_IBCTL(config->ibctl) | AFEC_ACR_PGA0EN | AFEC_ACR_PGA1EN;
  4008de:	7d8b      	ldrb	r3, [r1, #22]
  4008e0:	021b      	lsls	r3, r3, #8
  4008e2:	f403 7340 	and.w	r3, r3, #768	; 0x300
  4008e6:	f043 030c 	orr.w	r3, r3, #12
  4008ea:	f8c0 3094 	str.w	r3, [r0, #148]	; 0x94
	/* Reset and configure the AFEC module */
	afec->AFEC_CR = AFEC_CR_SWRST;
	afec_set_config(afec, config);

	uint32_t i;
	if(afec == AFEC0) {
  4008ee:	4b10      	ldr	r3, [pc, #64]	; (400930 <afec_init+0xb8>)
  4008f0:	4298      	cmp	r0, r3
  4008f2:	d109      	bne.n	400908 <afec_init+0x90>
  4008f4:	4b0f      	ldr	r3, [pc, #60]	; (400934 <afec_init+0xbc>)
  4008f6:	f103 0140 	add.w	r1, r3, #64	; 0x40
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
			afec_callback_pointer[0][i] = 0;
  4008fa:	2200      	movs	r2, #0
  4008fc:	f843 2f04 	str.w	r2, [r3, #4]!
	afec->AFEC_CR = AFEC_CR_SWRST;
	afec_set_config(afec, config);

	uint32_t i;
	if(afec == AFEC0) {
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
  400900:	428b      	cmp	r3, r1
  400902:	d1fb      	bne.n	4008fc <afec_init+0x84>
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
			afec_callback_pointer[1][i] = 0;
		}
	}

	return STATUS_OK;
  400904:	2000      	movs	r0, #0
  400906:	e00f      	b.n	400928 <afec_init+0xb0>
	if(afec == AFEC0) {
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
			afec_callback_pointer[0][i] = 0;
		}
	}
	if(afec == AFEC1) {
  400908:	4b0b      	ldr	r3, [pc, #44]	; (400938 <afec_init+0xc0>)
  40090a:	4298      	cmp	r0, r3
  40090c:	d10b      	bne.n	400926 <afec_init+0xae>
  40090e:	4b0b      	ldr	r3, [pc, #44]	; (40093c <afec_init+0xc4>)
  400910:	f103 0140 	add.w	r1, r3, #64	; 0x40
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
			afec_callback_pointer[1][i] = 0;
  400914:	2200      	movs	r2, #0
  400916:	f843 2f04 	str.w	r2, [r3, #4]!
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
			afec_callback_pointer[0][i] = 0;
		}
	}
	if(afec == AFEC1) {
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
  40091a:	428b      	cmp	r3, r1
  40091c:	d1fb      	bne.n	400916 <afec_init+0x9e>
			afec_callback_pointer[1][i] = 0;
		}
	}

	return STATUS_OK;
  40091e:	2000      	movs	r0, #0
  400920:	e002      	b.n	400928 <afec_init+0xb0>
{
	Assert(afec);
	Assert(config);

	if ((afec_get_interrupt_status(afec) & AFEC_ISR_DRDY) == AFEC_ISR_DRDY) {
		return STATUS_ERR_BUSY;
  400922:	2019      	movs	r0, #25
			afec_callback_pointer[1][i] = 0;
		}
	}

	return STATUS_OK;
}
  400924:	4770      	bx	lr
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
			afec_callback_pointer[1][i] = 0;
		}
	}

	return STATUS_OK;
  400926:	2000      	movs	r0, #0
}
  400928:	f85d 4b04 	ldr.w	r4, [sp], #4
  40092c:	4770      	bx	lr
  40092e:	bf00      	nop
  400930:	4003c000 	.word	0x4003c000
  400934:	20400934 	.word	0x20400934
  400938:	40064000 	.word	0x40064000
  40093c:	20400974 	.word	0x20400974

00400940 <afec_enable_interrupt>:
 * \param interrupt_source Interrupts to be enabled.
 */
void afec_enable_interrupt(Afec *const afec,
		enum afec_interrupt_source interrupt_source)
{
	if (interrupt_source == AFEC_INTERRUPT_ALL) {
  400940:	4b0c      	ldr	r3, [pc, #48]	; (400974 <afec_enable_interrupt+0x34>)
  400942:	4299      	cmp	r1, r3
  400944:	d101      	bne.n	40094a <afec_enable_interrupt+0xa>
		afec->AFEC_IER = AFEC_INTERRUPT_ALL;
  400946:	6243      	str	r3, [r0, #36]	; 0x24
		return;
  400948:	4770      	bx	lr
	}

	if (interrupt_source < AFEC_INTERRUPT_DATA_READY) {
  40094a:	290b      	cmp	r1, #11
  40094c:	d809      	bhi.n	400962 <afec_enable_interrupt+0x22>
	  #if (SAMV71 || SAMV70 || SAME70 || SAMS70)
		if (interrupt_source == AFEC_INTERRUPT_EOC_11) {
  40094e:	d103      	bne.n	400958 <afec_enable_interrupt+0x18>
			afec->AFEC_IER = 1 << AFEC_TEMP_INT_SOURCE_NUM;
  400950:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400954:	6243      	str	r3, [r0, #36]	; 0x24
  400956:	4770      	bx	lr
	  #else
		if (interrupt_source == AFEC_INTERRUPT_EOC_15) {
			afec->AFEC_IER = 1 << AFEC_TEMP_INT_SOURCE_NUM;	  
	  #endif 
		} else {
			afec->AFEC_IER = 1 << interrupt_source;
  400958:	2301      	movs	r3, #1
  40095a:	fa03 f101 	lsl.w	r1, r3, r1
  40095e:	6241      	str	r1, [r0, #36]	; 0x24
  400960:	4770      	bx	lr
		}
	} else if (interrupt_source < AFEC_INTERRUPT_TEMP_CHANGE) {
  400962:	290e      	cmp	r1, #14
		afec->AFEC_IER = 1 << (interrupt_source + AFEC_INTERRUPT_GAP1);
  400964:	bf94      	ite	ls
  400966:	310c      	addls	r1, #12
	} else {
		afec->AFEC_IER = 1 << (interrupt_source + AFEC_INTERRUPT_GAP1
  400968:	310f      	addhi	r1, #15
  40096a:	2301      	movs	r3, #1
  40096c:	fa03 f101 	lsl.w	r1, r3, r1
  400970:	6241      	str	r1, [r0, #36]	; 0x24
  400972:	4770      	bx	lr
  400974:	47000fff 	.word	0x47000fff

00400978 <afec_set_callback>:
 * \param callback  Callback function pointer
 * \param irq_level Interrupt level
 */
void afec_set_callback(Afec *const afec, enum afec_interrupt_source source,
		afec_callback_t callback, uint8_t irq_level)
{
  400978:	b538      	push	{r3, r4, r5, lr}
	Assert(afec);
	Assert(callback);

	uint32_t i = afec_find_inst_num(afec);
	afec_callback_pointer[i][source] = callback;
  40097a:	4c11      	ldr	r4, [pc, #68]	; (4009c0 <afec_set_callback+0x48>)
  40097c:	42a0      	cmp	r0, r4
  40097e:	bf0c      	ite	eq
  400980:	2410      	moveq	r4, #16
  400982:	2400      	movne	r4, #0
  400984:	440c      	add	r4, r1
  400986:	4d0f      	ldr	r5, [pc, #60]	; (4009c4 <afec_set_callback+0x4c>)
  400988:	f845 2024 	str.w	r2, [r5, r4, lsl #2]
	if (!i) {
  40098c:	d00a      	beq.n	4009a4 <afec_set_callback+0x2c>

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  40098e:	4a0e      	ldr	r2, [pc, #56]	; (4009c8 <afec_set_callback+0x50>)
  400990:	f04f 5400 	mov.w	r4, #536870912	; 0x20000000
  400994:	f8c2 4180 	str.w	r4, [r2, #384]	; 0x180
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  400998:	015b      	lsls	r3, r3, #5
  40099a:	b2db      	uxtb	r3, r3
  40099c:	f882 331d 	strb.w	r3, [r2, #797]	; 0x31d
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4009a0:	6014      	str	r4, [r2, #0]
  4009a2:	e009      	b.n	4009b8 <afec_set_callback+0x40>

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  4009a4:	4a08      	ldr	r2, [pc, #32]	; (4009c8 <afec_set_callback+0x50>)
  4009a6:	f44f 7480 	mov.w	r4, #256	; 0x100
  4009aa:	f8c2 4184 	str.w	r4, [r2, #388]	; 0x184
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  4009ae:	015b      	lsls	r3, r3, #5
  4009b0:	b2db      	uxtb	r3, r3
  4009b2:	f882 3328 	strb.w	r3, [r2, #808]	; 0x328
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4009b6:	6054      	str	r4, [r2, #4]
		irq_register_handler(AFEC0_IRQn, irq_level);
	} else if (i == 1) {
		irq_register_handler(AFEC1_IRQn, irq_level);
	}
	/* Enable the specified interrupt source */
	afec_enable_interrupt(afec, source);
  4009b8:	4b04      	ldr	r3, [pc, #16]	; (4009cc <afec_set_callback+0x54>)
  4009ba:	4798      	blx	r3
  4009bc:	bd38      	pop	{r3, r4, r5, pc}
  4009be:	bf00      	nop
  4009c0:	40064000 	.word	0x40064000
  4009c4:	20400938 	.word	0x20400938
  4009c8:	e000e100 	.word	0xe000e100
  4009cc:	00400941 	.word	0x00400941

004009d0 <AFEC0_Handler>:

/**
 * \brief Interrupt handler for AFEC0.
 */
void AFEC0_Handler(void)
{
  4009d0:	b508      	push	{r3, lr}
	afec_process_callback(AFEC0);
  4009d2:	4802      	ldr	r0, [pc, #8]	; (4009dc <AFEC0_Handler+0xc>)
  4009d4:	4b02      	ldr	r3, [pc, #8]	; (4009e0 <AFEC0_Handler+0x10>)
  4009d6:	4798      	blx	r3
  4009d8:	bd08      	pop	{r3, pc}
  4009da:	bf00      	nop
  4009dc:	4003c000 	.word	0x4003c000
  4009e0:	00400765 	.word	0x00400765

004009e4 <AFEC1_Handler>:

/**
 * \brief Interrupt handler for AFEC1.
 */
void AFEC1_Handler(void)
{
  4009e4:	b508      	push	{r3, lr}
	afec_process_callback(AFEC1);
  4009e6:	4802      	ldr	r0, [pc, #8]	; (4009f0 <AFEC1_Handler+0xc>)
  4009e8:	4b02      	ldr	r3, [pc, #8]	; (4009f4 <AFEC1_Handler+0x10>)
  4009ea:	4798      	blx	r3
  4009ec:	bd08      	pop	{r3, pc}
  4009ee:	bf00      	nop
  4009f0:	40064000 	.word	0x40064000
  4009f4:	00400765 	.word	0x00400765

004009f8 <afec_enable>:
 * \brief Enable AFEC Module.
 *
 * \param afec  Base address of the AFEC
 */
void afec_enable(Afec *const afec)
{
  4009f8:	b500      	push	{lr}
  4009fa:	b083      	sub	sp, #12
	Assert(afec);
	uint32_t pid;

	pid = afec_find_pid(afec);
	/* Enable peripheral clock. */
	pmc_enable_periph_clk(pid);
  4009fc:	4b13      	ldr	r3, [pc, #76]	; (400a4c <afec_enable+0x54>)
  4009fe:	4298      	cmp	r0, r3
  400a00:	bf0c      	ite	eq
  400a02:	2028      	moveq	r0, #40	; 0x28
  400a04:	201d      	movne	r0, #29
  400a06:	4b12      	ldr	r3, [pc, #72]	; (400a50 <afec_enable+0x58>)
  400a08:	4798      	blx	r3
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
  400a0a:	4b12      	ldr	r3, [pc, #72]	; (400a54 <afec_enable+0x5c>)
  400a0c:	789b      	ldrb	r3, [r3, #2]
  400a0e:	2bff      	cmp	r3, #255	; 0xff
  400a10:	d100      	bne.n	400a14 <afec_enable+0x1c>
  400a12:	e7fe      	b.n	400a12 <afec_enable+0x1a>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  400a14:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  400a18:	fab3 f383 	clz	r3, r3
  400a1c:	095b      	lsrs	r3, r3, #5
  400a1e:	9301      	str	r3, [sp, #4]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
  400a20:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  400a22:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  400a26:	2200      	movs	r2, #0
  400a28:	4b0b      	ldr	r3, [pc, #44]	; (400a58 <afec_enable+0x60>)
  400a2a:	701a      	strb	r2, [r3, #0]
	return flags;
  400a2c:	9901      	ldr	r1, [sp, #4]
	}

	// Enter a critical section
	flags = cpu_irq_save();

	++sleepmgr_locks[mode];
  400a2e:	4a09      	ldr	r2, [pc, #36]	; (400a54 <afec_enable+0x5c>)
  400a30:	7893      	ldrb	r3, [r2, #2]
  400a32:	3301      	adds	r3, #1
  400a34:	7093      	strb	r3, [r2, #2]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  400a36:	b129      	cbz	r1, 400a44 <afec_enable+0x4c>
		cpu_irq_enable();
  400a38:	2201      	movs	r2, #1
  400a3a:	4b07      	ldr	r3, [pc, #28]	; (400a58 <afec_enable+0x60>)
  400a3c:	701a      	strb	r2, [r3, #0]
  400a3e:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
  400a42:	b662      	cpsie	i
	sleepmgr_lock_mode(SLEEPMGR_SLEEP_WFI);
}
  400a44:	b003      	add	sp, #12
  400a46:	f85d fb04 	ldr.w	pc, [sp], #4
  400a4a:	bf00      	nop
  400a4c:	40064000 	.word	0x40064000
  400a50:	00400c41 	.word	0x00400c41
  400a54:	20400924 	.word	0x20400924
  400a58:	2040000c 	.word	0x2040000c

00400a5c <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  400a5c:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  400a5e:	4770      	bx	lr

00400a60 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  400a60:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  400a62:	4770      	bx	lr

00400a64 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400a64:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400a68:	4604      	mov	r4, r0
  400a6a:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400a6c:	4b0e      	ldr	r3, [pc, #56]	; (400aa8 <pio_handler_process+0x44>)
  400a6e:	4798      	blx	r3
  400a70:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  400a72:	4620      	mov	r0, r4
  400a74:	4b0d      	ldr	r3, [pc, #52]	; (400aac <pio_handler_process+0x48>)
  400a76:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  400a78:	4005      	ands	r5, r0
  400a7a:	d013      	beq.n	400aa4 <pio_handler_process+0x40>
  400a7c:	4c0c      	ldr	r4, [pc, #48]	; (400ab0 <pio_handler_process+0x4c>)
  400a7e:	f104 0660 	add.w	r6, r4, #96	; 0x60
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  400a82:	6823      	ldr	r3, [r4, #0]
  400a84:	4543      	cmp	r3, r8
  400a86:	d108      	bne.n	400a9a <pio_handler_process+0x36>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400a88:	6861      	ldr	r1, [r4, #4]
  400a8a:	4229      	tst	r1, r5
  400a8c:	d005      	beq.n	400a9a <pio_handler_process+0x36>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400a8e:	68e3      	ldr	r3, [r4, #12]
  400a90:	4640      	mov	r0, r8
  400a92:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  400a94:	6863      	ldr	r3, [r4, #4]
  400a96:	ea25 0503 	bic.w	r5, r5, r3
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  400a9a:	42b4      	cmp	r4, r6
  400a9c:	d002      	beq.n	400aa4 <pio_handler_process+0x40>
  400a9e:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
  400aa0:	2d00      	cmp	r5, #0
  400aa2:	d1ee      	bne.n	400a82 <pio_handler_process+0x1e>
  400aa4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400aa8:	00400a5d 	.word	0x00400a5d
  400aac:	00400a61 	.word	0x00400a61
  400ab0:	20400878 	.word	0x20400878

00400ab4 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400ab4:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  400ab6:	210a      	movs	r1, #10
  400ab8:	4801      	ldr	r0, [pc, #4]	; (400ac0 <PIOA_Handler+0xc>)
  400aba:	4b02      	ldr	r3, [pc, #8]	; (400ac4 <PIOA_Handler+0x10>)
  400abc:	4798      	blx	r3
  400abe:	bd08      	pop	{r3, pc}
  400ac0:	400e0e00 	.word	0x400e0e00
  400ac4:	00400a65 	.word	0x00400a65

00400ac8 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400ac8:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  400aca:	210b      	movs	r1, #11
  400acc:	4801      	ldr	r0, [pc, #4]	; (400ad4 <PIOB_Handler+0xc>)
  400ace:	4b02      	ldr	r3, [pc, #8]	; (400ad8 <PIOB_Handler+0x10>)
  400ad0:	4798      	blx	r3
  400ad2:	bd08      	pop	{r3, pc}
  400ad4:	400e1000 	.word	0x400e1000
  400ad8:	00400a65 	.word	0x00400a65

00400adc <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400adc:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  400ade:	210c      	movs	r1, #12
  400ae0:	4801      	ldr	r0, [pc, #4]	; (400ae8 <PIOC_Handler+0xc>)
  400ae2:	4b02      	ldr	r3, [pc, #8]	; (400aec <PIOC_Handler+0x10>)
  400ae4:	4798      	blx	r3
  400ae6:	bd08      	pop	{r3, pc}
  400ae8:	400e1200 	.word	0x400e1200
  400aec:	00400a65 	.word	0x00400a65

00400af0 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  400af0:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
  400af2:	2110      	movs	r1, #16
  400af4:	4801      	ldr	r0, [pc, #4]	; (400afc <PIOD_Handler+0xc>)
  400af6:	4b02      	ldr	r3, [pc, #8]	; (400b00 <PIOD_Handler+0x10>)
  400af8:	4798      	blx	r3
  400afa:	bd08      	pop	{r3, pc}
  400afc:	400e1400 	.word	0x400e1400
  400b00:	00400a65 	.word	0x00400a65

00400b04 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  400b04:	b508      	push	{r3, lr}
	pio_handler_process(PIOE, ID_PIOE);
  400b06:	2111      	movs	r1, #17
  400b08:	4801      	ldr	r0, [pc, #4]	; (400b10 <PIOE_Handler+0xc>)
  400b0a:	4b02      	ldr	r3, [pc, #8]	; (400b14 <PIOE_Handler+0x10>)
  400b0c:	4798      	blx	r3
  400b0e:	bd08      	pop	{r3, pc}
  400b10:	400e1600 	.word	0x400e1600
  400b14:	00400a65 	.word	0x00400a65

00400b18 <pmc_mck_set_division>:
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
	switch (ul_div) {
  400b18:	2803      	cmp	r0, #3
  400b1a:	d007      	beq.n	400b2c <pmc_mck_set_division+0x14>
  400b1c:	2804      	cmp	r0, #4
  400b1e:	d008      	beq.n	400b32 <pmc_mck_set_division+0x1a>
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  400b20:	2802      	cmp	r0, #2
  400b22:	bf0c      	ite	eq
  400b24:	f44f 7280 	moveq.w	r2, #256	; 0x100
  400b28:	2200      	movne	r2, #0
  400b2a:	e004      	b.n	400b36 <pmc_mck_set_division+0x1e>
			break;
		case 2:
			ul_div = PMC_MCKR_MDIV_PCK_DIV2;
			break;
		case 3:
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  400b2c:	f44f 7240 	mov.w	r2, #768	; 0x300
			break;
  400b30:	e001      	b.n	400b36 <pmc_mck_set_division+0x1e>
		case 4:
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  400b32:	f44f 7200 	mov.w	r2, #512	; 0x200
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  400b36:	4906      	ldr	r1, [pc, #24]	; (400b50 <pmc_mck_set_division+0x38>)
  400b38:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  400b3a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  400b3e:	4313      	orrs	r3, r2
			break;
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
  400b40:	630b      	str	r3, [r1, #48]	; 0x30
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400b42:	460a      	mov	r2, r1
  400b44:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400b46:	f013 0f08 	tst.w	r3, #8
  400b4a:	d0fb      	beq.n	400b44 <pmc_mck_set_division+0x2c>
}
  400b4c:	4770      	bx	lr
  400b4e:	bf00      	nop
  400b50:	400e0600 	.word	0x400e0600

00400b54 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400b54:	4a18      	ldr	r2, [pc, #96]	; (400bb8 <pmc_switch_mck_to_pllack+0x64>)
  400b56:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400b58:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  400b5c:	4318      	orrs	r0, r3
  400b5e:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400b60:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400b62:	f013 0f08 	tst.w	r3, #8
  400b66:	d003      	beq.n	400b70 <pmc_switch_mck_to_pllack+0x1c>
  400b68:	e009      	b.n	400b7e <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400b6a:	3b01      	subs	r3, #1
  400b6c:	d103      	bne.n	400b76 <pmc_switch_mck_to_pllack+0x22>
  400b6e:	e01e      	b.n	400bae <pmc_switch_mck_to_pllack+0x5a>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400b70:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400b74:	4910      	ldr	r1, [pc, #64]	; (400bb8 <pmc_switch_mck_to_pllack+0x64>)
  400b76:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400b78:	f012 0f08 	tst.w	r2, #8
  400b7c:	d0f5      	beq.n	400b6a <pmc_switch_mck_to_pllack+0x16>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  400b7e:	4a0e      	ldr	r2, [pc, #56]	; (400bb8 <pmc_switch_mck_to_pllack+0x64>)
  400b80:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400b82:	f023 0303 	bic.w	r3, r3, #3
  400b86:	f043 0302 	orr.w	r3, r3, #2
  400b8a:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400b8c:	6e90      	ldr	r0, [r2, #104]	; 0x68
  400b8e:	f010 0008 	ands.w	r0, r0, #8
  400b92:	d004      	beq.n	400b9e <pmc_switch_mck_to_pllack+0x4a>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  400b94:	2000      	movs	r0, #0
  400b96:	4770      	bx	lr
	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
  400b98:	3b01      	subs	r3, #1
  400b9a:	d103      	bne.n	400ba4 <pmc_switch_mck_to_pllack+0x50>
  400b9c:	e009      	b.n	400bb2 <pmc_switch_mck_to_pllack+0x5e>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400b9e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400ba2:	4905      	ldr	r1, [pc, #20]	; (400bb8 <pmc_switch_mck_to_pllack+0x64>)
  400ba4:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400ba6:	f012 0f08 	tst.w	r2, #8
  400baa:	d0f5      	beq.n	400b98 <pmc_switch_mck_to_pllack+0x44>
  400bac:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  400bae:	2001      	movs	r0, #1
  400bb0:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  400bb2:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  400bb4:	4770      	bx	lr
  400bb6:	bf00      	nop
  400bb8:	400e0600 	.word	0x400e0600

00400bbc <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  400bbc:	b138      	cbz	r0, 400bce <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400bbe:	490e      	ldr	r1, [pc, #56]	; (400bf8 <pmc_switch_mainck_to_xtal+0x3c>)
  400bc0:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  400bc2:	4a0e      	ldr	r2, [pc, #56]	; (400bfc <pmc_switch_mainck_to_xtal+0x40>)
  400bc4:	401a      	ands	r2, r3
  400bc6:	4b0e      	ldr	r3, [pc, #56]	; (400c00 <pmc_switch_mainck_to_xtal+0x44>)
  400bc8:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400bca:	620b      	str	r3, [r1, #32]
  400bcc:	4770      	bx	lr
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400bce:	480a      	ldr	r0, [pc, #40]	; (400bf8 <pmc_switch_mainck_to_xtal+0x3c>)
  400bd0:	6a03      	ldr	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400bd2:	0209      	lsls	r1, r1, #8
  400bd4:	b289      	uxth	r1, r1
  400bd6:	4a0b      	ldr	r2, [pc, #44]	; (400c04 <pmc_switch_mainck_to_xtal+0x48>)
  400bd8:	401a      	ands	r2, r3
  400bda:	4b0b      	ldr	r3, [pc, #44]	; (400c08 <pmc_switch_mainck_to_xtal+0x4c>)
  400bdc:	4313      	orrs	r3, r2
  400bde:	4319      	orrs	r1, r3
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400be0:	6201      	str	r1, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  400be2:	4602      	mov	r2, r0
  400be4:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400be6:	f013 0f01 	tst.w	r3, #1
  400bea:	d0fb      	beq.n	400be4 <pmc_switch_mainck_to_xtal+0x28>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  400bec:	4a02      	ldr	r2, [pc, #8]	; (400bf8 <pmc_switch_mainck_to_xtal+0x3c>)
  400bee:	6a11      	ldr	r1, [r2, #32]
  400bf0:	4b06      	ldr	r3, [pc, #24]	; (400c0c <pmc_switch_mainck_to_xtal+0x50>)
  400bf2:	430b      	orrs	r3, r1
  400bf4:	6213      	str	r3, [r2, #32]
  400bf6:	4770      	bx	lr
  400bf8:	400e0600 	.word	0x400e0600
  400bfc:	fec8fffc 	.word	0xfec8fffc
  400c00:	01370002 	.word	0x01370002
  400c04:	ffc8fffc 	.word	0xffc8fffc
  400c08:	00370001 	.word	0x00370001
  400c0c:	01370000 	.word	0x01370000

00400c10 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  400c10:	4b02      	ldr	r3, [pc, #8]	; (400c1c <pmc_osc_is_ready_mainck+0xc>)
  400c12:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400c14:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  400c18:	4770      	bx	lr
  400c1a:	bf00      	nop
  400c1c:	400e0600 	.word	0x400e0600

00400c20 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  400c20:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400c24:	4b01      	ldr	r3, [pc, #4]	; (400c2c <pmc_disable_pllack+0xc>)
  400c26:	629a      	str	r2, [r3, #40]	; 0x28
  400c28:	4770      	bx	lr
  400c2a:	bf00      	nop
  400c2c:	400e0600 	.word	0x400e0600

00400c30 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  400c30:	4b02      	ldr	r3, [pc, #8]	; (400c3c <pmc_is_locked_pllack+0xc>)
  400c32:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400c34:	f000 0002 	and.w	r0, r0, #2
  400c38:	4770      	bx	lr
  400c3a:	bf00      	nop
  400c3c:	400e0600 	.word	0x400e0600

00400c40 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  400c40:	283f      	cmp	r0, #63	; 0x3f
  400c42:	d81e      	bhi.n	400c82 <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  400c44:	281f      	cmp	r0, #31
  400c46:	d80c      	bhi.n	400c62 <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  400c48:	4b11      	ldr	r3, [pc, #68]	; (400c90 <pmc_enable_periph_clk+0x50>)
  400c4a:	699a      	ldr	r2, [r3, #24]
  400c4c:	2301      	movs	r3, #1
  400c4e:	4083      	lsls	r3, r0
  400c50:	4393      	bics	r3, r2
  400c52:	d018      	beq.n	400c86 <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  400c54:	2301      	movs	r3, #1
  400c56:	fa03 f000 	lsl.w	r0, r3, r0
  400c5a:	4b0d      	ldr	r3, [pc, #52]	; (400c90 <pmc_enable_periph_clk+0x50>)
  400c5c:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  400c5e:	2000      	movs	r0, #0
  400c60:	4770      	bx	lr
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  400c62:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  400c64:	4b0a      	ldr	r3, [pc, #40]	; (400c90 <pmc_enable_periph_clk+0x50>)
  400c66:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  400c6a:	2301      	movs	r3, #1
  400c6c:	4083      	lsls	r3, r0
  400c6e:	4393      	bics	r3, r2
  400c70:	d00b      	beq.n	400c8a <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  400c72:	2301      	movs	r3, #1
  400c74:	fa03 f000 	lsl.w	r0, r3, r0
  400c78:	4b05      	ldr	r3, [pc, #20]	; (400c90 <pmc_enable_periph_clk+0x50>)
  400c7a:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
		}
#endif
	}

	return 0;
  400c7e:	2000      	movs	r0, #0
  400c80:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
  400c82:	2001      	movs	r0, #1
  400c84:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  400c86:	2000      	movs	r0, #0
  400c88:	4770      	bx	lr
  400c8a:	2000      	movs	r0, #0
}
  400c8c:	4770      	bx	lr
  400c8e:	bf00      	nop
  400c90:	400e0600 	.word	0x400e0600

00400c94 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  400c94:	6943      	ldr	r3, [r0, #20]
  400c96:	f013 0f02 	tst.w	r3, #2
  400c9a:	d002      	beq.n	400ca2 <uart_write+0xe>
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  400c9c:	61c1      	str	r1, [r0, #28]
	return 0;
  400c9e:	2000      	movs	r0, #0
  400ca0:	4770      	bx	lr
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
		return 1;
  400ca2:	2001      	movs	r0, #1

	/* Send character */
	p_uart->UART_THR = uc_data;
	return 0;
}
  400ca4:	4770      	bx	lr
  400ca6:	bf00      	nop

00400ca8 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  400ca8:	6943      	ldr	r3, [r0, #20]
  400caa:	f013 0f01 	tst.w	r3, #1
  400cae:	d003      	beq.n	400cb8 <uart_read+0x10>
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  400cb0:	6983      	ldr	r3, [r0, #24]
  400cb2:	700b      	strb	r3, [r1, #0]
	return 0;
  400cb4:	2000      	movs	r0, #0
  400cb6:	4770      	bx	lr
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
		return 1;
  400cb8:	2001      	movs	r0, #1

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
	return 0;
}
  400cba:	4770      	bx	lr

00400cbc <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  400cbc:	b410      	push	{r4}
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  400cbe:	010c      	lsls	r4, r1, #4
  400cc0:	4294      	cmp	r4, r2
  400cc2:	d90f      	bls.n	400ce4 <usart_set_async_baudrate+0x28>
  400cc4:	e01a      	b.n	400cfc <usart_set_async_baudrate+0x40>
		return 1;
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
		p_usart->US_MR |= US_MR_OVER;
  400cc6:	6841      	ldr	r1, [r0, #4]
  400cc8:	f441 2100 	orr.w	r1, r1, #524288	; 0x80000
  400ccc:	6041      	str	r1, [r0, #4]
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  400cce:	0412      	lsls	r2, r2, #16
  400cd0:	f402 22e0 	and.w	r2, r2, #458752	; 0x70000
  400cd4:	431a      	orrs	r2, r3
  400cd6:	6202      	str	r2, [r0, #32]

	return 0;
  400cd8:	2000      	movs	r0, #0
  400cda:	e01c      	b.n	400d16 <usart_set_async_baudrate+0x5a>
	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
	cd = cd_fp >> 3;
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
		return 1;
  400cdc:	2001      	movs	r0, #1
  400cde:	e01a      	b.n	400d16 <usart_set_async_baudrate+0x5a>
  400ce0:	2001      	movs	r0, #1
  400ce2:	e018      	b.n	400d16 <usart_set_async_baudrate+0x5a>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  400ce4:	0863      	lsrs	r3, r4, #1
  400ce6:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
  400cea:	fbb2 f2f4 	udiv	r2, r2, r4
	cd = cd_fp >> 3;
  400cee:	08d3      	lsrs	r3, r2, #3
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  400cf0:	1e5c      	subs	r4, r3, #1
  400cf2:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  400cf6:	428c      	cmp	r4, r1
  400cf8:	d9e9      	bls.n	400cce <usart_set_async_baudrate+0x12>
  400cfa:	e7ef      	b.n	400cdc <usart_set_async_baudrate+0x20>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  400cfc:	00c9      	lsls	r1, r1, #3
  400cfe:	084b      	lsrs	r3, r1, #1
  400d00:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
  400d04:	fbb2 f2f1 	udiv	r2, r2, r1
	cd = cd_fp >> 3;
  400d08:	08d3      	lsrs	r3, r2, #3
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  400d0a:	1e5c      	subs	r4, r3, #1
  400d0c:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  400d10:	428c      	cmp	r4, r1
  400d12:	d8e5      	bhi.n	400ce0 <usart_set_async_baudrate+0x24>
  400d14:	e7d7      	b.n	400cc6 <usart_set_async_baudrate+0xa>

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);

	return 0;
}
  400d16:	f85d 4b04 	ldr.w	r4, [sp], #4
  400d1a:	4770      	bx	lr

00400d1c <usart_reset>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  400d1c:	4b08      	ldr	r3, [pc, #32]	; (400d40 <usart_reset+0x24>)
  400d1e:	f8c0 30e4 	str.w	r3, [r0, #228]	; 0xe4
{
	/* Disable the Write Protect. */
	usart_disable_writeprotect(p_usart);

	/* Reset registers that could cause unpredictable behavior after reset. */
	p_usart->US_MR = 0;
  400d22:	2300      	movs	r3, #0
  400d24:	6043      	str	r3, [r0, #4]
	p_usart->US_RTOR = 0;
  400d26:	6243      	str	r3, [r0, #36]	; 0x24
	p_usart->US_TTGR = 0;
  400d28:	6283      	str	r3, [r0, #40]	; 0x28
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_tx(Usart *p_usart)
{
	/* Reset transmitter */
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  400d2a:	2388      	movs	r3, #136	; 0x88
  400d2c:	6003      	str	r3, [r0, #0]
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_rx(Usart *p_usart)
{
	/* Reset Receiver */
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  400d2e:	2324      	movs	r3, #36	; 0x24
  400d30:	6003      	str	r3, [r0, #0]
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_status(Usart *p_usart)
{
	p_usart->US_CR = US_CR_RSTSTA;
  400d32:	f44f 7380 	mov.w	r3, #256	; 0x100
  400d36:	6003      	str	r3, [r0, #0]
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_RTS_pin_high(Usart *p_usart)
{
	p_usart->US_CR = US_CR_RTSDIS;
  400d38:	f44f 2300 	mov.w	r3, #524288	; 0x80000
  400d3c:	6003      	str	r3, [r0, #0]
  400d3e:	4770      	bx	lr
  400d40:	55534100 	.word	0x55534100

00400d44 <usart_init_rs232>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_init_rs232(Usart *p_usart,
		const sam_usart_opt_t *p_usart_opt, uint32_t ul_mck)
{
  400d44:	b570      	push	{r4, r5, r6, lr}
  400d46:	4605      	mov	r5, r0
  400d48:	460c      	mov	r4, r1
  400d4a:	4616      	mov	r6, r2
	static uint32_t ul_reg_val;

	/* Reset the USART and shut down TX and RX. */
	usart_reset(p_usart);
  400d4c:	4b0f      	ldr	r3, [pc, #60]	; (400d8c <usart_init_rs232+0x48>)
  400d4e:	4798      	blx	r3

	ul_reg_val = 0;
  400d50:	2200      	movs	r2, #0
  400d52:	4b0f      	ldr	r3, [pc, #60]	; (400d90 <usart_init_rs232+0x4c>)
  400d54:	601a      	str	r2, [r3, #0]
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  400d56:	b19c      	cbz	r4, 400d80 <usart_init_rs232+0x3c>
  400d58:	4632      	mov	r2, r6
  400d5a:	6821      	ldr	r1, [r4, #0]
  400d5c:	4628      	mov	r0, r5
  400d5e:	4b0d      	ldr	r3, [pc, #52]	; (400d94 <usart_init_rs232+0x50>)
  400d60:	4798      	blx	r3
  400d62:	4602      	mov	r2, r0
  400d64:	b970      	cbnz	r0, 400d84 <usart_init_rs232+0x40>
		return 1;
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  400d66:	6861      	ldr	r1, [r4, #4]
  400d68:	68a3      	ldr	r3, [r4, #8]
  400d6a:	4319      	orrs	r1, r3
  400d6c:	6923      	ldr	r3, [r4, #16]
  400d6e:	4319      	orrs	r1, r3
  400d70:	68e3      	ldr	r3, [r4, #12]
  400d72:	430b      	orrs	r3, r1
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  400d74:	4906      	ldr	r1, [pc, #24]	; (400d90 <usart_init_rs232+0x4c>)
  400d76:	600b      	str	r3, [r1, #0]
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;

	/* Configure the USART mode as normal mode. */
	ul_reg_val |= US_MR_USART_MODE_NORMAL;

	p_usart->US_MR |= ul_reg_val;
  400d78:	6869      	ldr	r1, [r5, #4]
  400d7a:	430b      	orrs	r3, r1
  400d7c:	606b      	str	r3, [r5, #4]

	return 0;
  400d7e:	e002      	b.n	400d86 <usart_init_rs232+0x42>

	ul_reg_val = 0;
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
  400d80:	2201      	movs	r2, #1
  400d82:	e000      	b.n	400d86 <usart_init_rs232+0x42>
  400d84:	2201      	movs	r2, #1
	ul_reg_val |= US_MR_USART_MODE_NORMAL;

	p_usart->US_MR |= ul_reg_val;

	return 0;
}
  400d86:	4610      	mov	r0, r2
  400d88:	bd70      	pop	{r4, r5, r6, pc}
  400d8a:	bf00      	nop
  400d8c:	00400d1d 	.word	0x00400d1d
  400d90:	204008e8 	.word	0x204008e8
  400d94:	00400cbd 	.word	0x00400cbd

00400d98 <usart_enable_tx>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_tx(Usart *p_usart)
{
	p_usart->US_CR = US_CR_TXEN;
  400d98:	2340      	movs	r3, #64	; 0x40
  400d9a:	6003      	str	r3, [r0, #0]
  400d9c:	4770      	bx	lr
  400d9e:	bf00      	nop

00400da0 <usart_enable_rx>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_rx(Usart *p_usart)
{
	p_usart->US_CR = US_CR_RXEN;
  400da0:	2310      	movs	r3, #16
  400da2:	6003      	str	r3, [r0, #0]
  400da4:	4770      	bx	lr
  400da6:	bf00      	nop

00400da8 <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  400da8:	6943      	ldr	r3, [r0, #20]
  400daa:	f013 0f02 	tst.w	r3, #2
  400dae:	d004      	beq.n	400dba <usart_write+0x12>
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  400db0:	f3c1 0108 	ubfx	r1, r1, #0, #9
  400db4:	61c1      	str	r1, [r0, #28]
	return 0;
  400db6:	2000      	movs	r0, #0
  400db8:	4770      	bx	lr
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
		return 1;
  400dba:	2001      	movs	r0, #1
	}

	p_usart->US_THR = US_THR_TXCHR(c);
	return 0;
}
  400dbc:	4770      	bx	lr
  400dbe:	bf00      	nop

00400dc0 <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  400dc0:	6943      	ldr	r3, [r0, #20]
  400dc2:	f013 0f01 	tst.w	r3, #1
  400dc6:	d005      	beq.n	400dd4 <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  400dc8:	6983      	ldr	r3, [r0, #24]
  400dca:	f3c3 0308 	ubfx	r3, r3, #0, #9
  400dce:	600b      	str	r3, [r1, #0]

	return 0;
  400dd0:	2000      	movs	r0, #0
  400dd2:	4770      	bx	lr
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
		return 1;
  400dd4:	2001      	movs	r0, #1

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;

	return 0;
}
  400dd6:	4770      	bx	lr

00400dd8 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  400dd8:	e7fe      	b.n	400dd8 <Dummy_Handler>
  400dda:	bf00      	nop

00400ddc <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  400ddc:	b500      	push	{lr}
  400dde:	b083      	sub	sp, #12

        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
  400de0:	4b27      	ldr	r3, [pc, #156]	; (400e80 <Reset_Handler+0xa4>)
  400de2:	4a28      	ldr	r2, [pc, #160]	; (400e84 <Reset_Handler+0xa8>)
  400de4:	429a      	cmp	r2, r3
  400de6:	d003      	beq.n	400df0 <Reset_Handler+0x14>
                for (; pDest < &_erelocate;) {
  400de8:	4b27      	ldr	r3, [pc, #156]	; (400e88 <Reset_Handler+0xac>)
  400dea:	4a25      	ldr	r2, [pc, #148]	; (400e80 <Reset_Handler+0xa4>)
  400dec:	429a      	cmp	r2, r3
  400dee:	d304      	bcc.n	400dfa <Reset_Handler+0x1e>
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  400df0:	4b26      	ldr	r3, [pc, #152]	; (400e8c <Reset_Handler+0xb0>)
  400df2:	4a27      	ldr	r2, [pc, #156]	; (400e90 <Reset_Handler+0xb4>)
  400df4:	429a      	cmp	r2, r3
  400df6:	d30f      	bcc.n	400e18 <Reset_Handler+0x3c>
  400df8:	e01a      	b.n	400e30 <Reset_Handler+0x54>
  400dfa:	4921      	ldr	r1, [pc, #132]	; (400e80 <Reset_Handler+0xa4>)
  400dfc:	4b25      	ldr	r3, [pc, #148]	; (400e94 <Reset_Handler+0xb8>)
  400dfe:	1a5b      	subs	r3, r3, r1
  400e00:	f023 0303 	bic.w	r3, r3, #3
  400e04:	3304      	adds	r3, #4
  400e06:	4a1f      	ldr	r2, [pc, #124]	; (400e84 <Reset_Handler+0xa8>)
  400e08:	4413      	add	r3, r2
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
                        *pDest++ = *pSrc++;
  400e0a:	f852 0b04 	ldr.w	r0, [r2], #4
  400e0e:	f841 0b04 	str.w	r0, [r1], #4
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
  400e12:	429a      	cmp	r2, r3
  400e14:	d1f9      	bne.n	400e0a <Reset_Handler+0x2e>
  400e16:	e7eb      	b.n	400df0 <Reset_Handler+0x14>
  400e18:	4b1f      	ldr	r3, [pc, #124]	; (400e98 <Reset_Handler+0xbc>)
  400e1a:	4a20      	ldr	r2, [pc, #128]	; (400e9c <Reset_Handler+0xc0>)
  400e1c:	1ad2      	subs	r2, r2, r3
  400e1e:	f022 0203 	bic.w	r2, r2, #3
  400e22:	441a      	add	r2, r3
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  400e24:	3b04      	subs	r3, #4
                *pDest++ = 0;
  400e26:	2100      	movs	r1, #0
  400e28:	f843 1b04 	str.w	r1, [r3], #4
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  400e2c:	4293      	cmp	r3, r2
  400e2e:	d1fb      	bne.n	400e28 <Reset_Handler+0x4c>
                *pDest++ = 0;
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  400e30:	4a1b      	ldr	r2, [pc, #108]	; (400ea0 <Reset_Handler+0xc4>)
  400e32:	4b1c      	ldr	r3, [pc, #112]	; (400ea4 <Reset_Handler+0xc8>)
  400e34:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  400e38:	6093      	str	r3, [r2, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  400e3a:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  400e3e:	fab3 f383 	clz	r3, r3
  400e42:	095b      	lsrs	r3, r3, #5
  400e44:	9301      	str	r3, [sp, #4]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
  400e46:	b672      	cpsid	i
  400e48:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  400e4c:	2200      	movs	r2, #0
  400e4e:	4b16      	ldr	r3, [pc, #88]	; (400ea8 <Reset_Handler+0xcc>)
  400e50:	701a      	strb	r2, [r3, #0]
	return flags;
  400e52:	9901      	ldr	r1, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  400e54:	4a15      	ldr	r2, [pc, #84]	; (400eac <Reset_Handler+0xd0>)
  400e56:	6813      	ldr	r3, [r2, #0]
  400e58:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  400e5c:	6013      	str	r3, [r2, #0]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  400e5e:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  400e62:	f3bf 8f6f 	isb	sy
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  400e66:	b129      	cbz	r1, 400e74 <Reset_Handler+0x98>
		cpu_irq_enable();
  400e68:	2201      	movs	r2, #1
  400e6a:	4b0f      	ldr	r3, [pc, #60]	; (400ea8 <Reset_Handler+0xcc>)
  400e6c:	701a      	strb	r2, [r3, #0]
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  400e6e:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
  400e72:	b662      	cpsie	i
#if __FPU_USED
	fpu_enable();
#endif

        /* Initialize the C library */
        __libc_init_array();
  400e74:	4b0e      	ldr	r3, [pc, #56]	; (400eb0 <Reset_Handler+0xd4>)
  400e76:	4798      	blx	r3

        /* Branch to main function */
        main();
  400e78:	4b0e      	ldr	r3, [pc, #56]	; (400eb4 <Reset_Handler+0xd8>)
  400e7a:	4798      	blx	r3
  400e7c:	e7fe      	b.n	400e7c <Reset_Handler+0xa0>
  400e7e:	bf00      	nop
  400e80:	20400000 	.word	0x20400000
  400e84:	00402e04 	.word	0x00402e04
  400e88:	20400854 	.word	0x20400854
  400e8c:	204009bc 	.word	0x204009bc
  400e90:	20400854 	.word	0x20400854
  400e94:	20400853 	.word	0x20400853
  400e98:	20400858 	.word	0x20400858
  400e9c:	204009bf 	.word	0x204009bf
  400ea0:	e000ed00 	.word	0xe000ed00
  400ea4:	00400000 	.word	0x00400000
  400ea8:	2040000c 	.word	0x2040000c
  400eac:	e000ed88 	.word	0xe000ed88
  400eb0:	004010a5 	.word	0x004010a5
  400eb4:	00400369 	.word	0x00400369

00400eb8 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  400eb8:	4b3c      	ldr	r3, [pc, #240]	; (400fac <SystemCoreClockUpdate+0xf4>)
  400eba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400ebc:	f003 0303 	and.w	r3, r3, #3
  400ec0:	2b01      	cmp	r3, #1
  400ec2:	d00f      	beq.n	400ee4 <SystemCoreClockUpdate+0x2c>
  400ec4:	b113      	cbz	r3, 400ecc <SystemCoreClockUpdate+0x14>
  400ec6:	2b02      	cmp	r3, #2
  400ec8:	d029      	beq.n	400f1e <SystemCoreClockUpdate+0x66>
  400eca:	e057      	b.n	400f7c <SystemCoreClockUpdate+0xc4>
  {
    case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  400ecc:	4b38      	ldr	r3, [pc, #224]	; (400fb0 <SystemCoreClockUpdate+0xf8>)
  400ece:	695b      	ldr	r3, [r3, #20]
  400ed0:	f013 0f80 	tst.w	r3, #128	; 0x80
      {
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  400ed4:	bf14      	ite	ne
  400ed6:	f44f 4200 	movne.w	r2, #32768	; 0x8000
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  400eda:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  400ede:	4b35      	ldr	r3, [pc, #212]	; (400fb4 <SystemCoreClockUpdate+0xfc>)
  400ee0:	601a      	str	r2, [r3, #0]
  400ee2:	e04b      	b.n	400f7c <SystemCoreClockUpdate+0xc4>
      }
    break;

    case PMC_MCKR_CSS_MAIN_CLK: /* Main clock */
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  400ee4:	4b31      	ldr	r3, [pc, #196]	; (400fac <SystemCoreClockUpdate+0xf4>)
  400ee6:	6a1b      	ldr	r3, [r3, #32]
  400ee8:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  400eec:	d003      	beq.n	400ef6 <SystemCoreClockUpdate+0x3e>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  400eee:	4a32      	ldr	r2, [pc, #200]	; (400fb8 <SystemCoreClockUpdate+0x100>)
  400ef0:	4b30      	ldr	r3, [pc, #192]	; (400fb4 <SystemCoreClockUpdate+0xfc>)
  400ef2:	601a      	str	r2, [r3, #0]
  400ef4:	e042      	b.n	400f7c <SystemCoreClockUpdate+0xc4>
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  400ef6:	4a31      	ldr	r2, [pc, #196]	; (400fbc <SystemCoreClockUpdate+0x104>)
  400ef8:	4b2e      	ldr	r3, [pc, #184]	; (400fb4 <SystemCoreClockUpdate+0xfc>)
  400efa:	601a      	str	r2, [r3, #0]

        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  400efc:	4b2b      	ldr	r3, [pc, #172]	; (400fac <SystemCoreClockUpdate+0xf4>)
  400efe:	6a1b      	ldr	r3, [r3, #32]
  400f00:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400f04:	2b10      	cmp	r3, #16
  400f06:	d002      	beq.n	400f0e <SystemCoreClockUpdate+0x56>
  400f08:	2b20      	cmp	r3, #32
  400f0a:	d004      	beq.n	400f16 <SystemCoreClockUpdate+0x5e>
  400f0c:	e036      	b.n	400f7c <SystemCoreClockUpdate+0xc4>
        {
          case CKGR_MOR_MOSCRCF_4_MHz:
          break;

          case CKGR_MOR_MOSCRCF_8_MHz:
            SystemCoreClock *= 2U;
  400f0e:	4a2c      	ldr	r2, [pc, #176]	; (400fc0 <SystemCoreClockUpdate+0x108>)
  400f10:	4b28      	ldr	r3, [pc, #160]	; (400fb4 <SystemCoreClockUpdate+0xfc>)
  400f12:	601a      	str	r2, [r3, #0]
          break;
  400f14:	e032      	b.n	400f7c <SystemCoreClockUpdate+0xc4>

          case CKGR_MOR_MOSCRCF_12_MHz:
            SystemCoreClock *= 3U;
  400f16:	4a28      	ldr	r2, [pc, #160]	; (400fb8 <SystemCoreClockUpdate+0x100>)
  400f18:	4b26      	ldr	r3, [pc, #152]	; (400fb4 <SystemCoreClockUpdate+0xfc>)
  400f1a:	601a      	str	r2, [r3, #0]
          break;
  400f1c:	e02e      	b.n	400f7c <SystemCoreClockUpdate+0xc4>
        }
      }
    break;

    case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  400f1e:	4b23      	ldr	r3, [pc, #140]	; (400fac <SystemCoreClockUpdate+0xf4>)
  400f20:	6a1b      	ldr	r3, [r3, #32]
  400f22:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  400f26:	d003      	beq.n	400f30 <SystemCoreClockUpdate+0x78>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  400f28:	4a23      	ldr	r2, [pc, #140]	; (400fb8 <SystemCoreClockUpdate+0x100>)
  400f2a:	4b22      	ldr	r3, [pc, #136]	; (400fb4 <SystemCoreClockUpdate+0xfc>)
  400f2c:	601a      	str	r2, [r3, #0]
  400f2e:	e012      	b.n	400f56 <SystemCoreClockUpdate+0x9e>
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  400f30:	4a22      	ldr	r2, [pc, #136]	; (400fbc <SystemCoreClockUpdate+0x104>)
  400f32:	4b20      	ldr	r3, [pc, #128]	; (400fb4 <SystemCoreClockUpdate+0xfc>)
  400f34:	601a      	str	r2, [r3, #0]

        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  400f36:	4b1d      	ldr	r3, [pc, #116]	; (400fac <SystemCoreClockUpdate+0xf4>)
  400f38:	6a1b      	ldr	r3, [r3, #32]
  400f3a:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400f3e:	2b10      	cmp	r3, #16
  400f40:	d002      	beq.n	400f48 <SystemCoreClockUpdate+0x90>
  400f42:	2b20      	cmp	r3, #32
  400f44:	d004      	beq.n	400f50 <SystemCoreClockUpdate+0x98>
  400f46:	e006      	b.n	400f56 <SystemCoreClockUpdate+0x9e>
        {
          case CKGR_MOR_MOSCRCF_4_MHz:
          break;

          case CKGR_MOR_MOSCRCF_8_MHz:
            SystemCoreClock *= 2U;
  400f48:	4a1d      	ldr	r2, [pc, #116]	; (400fc0 <SystemCoreClockUpdate+0x108>)
  400f4a:	4b1a      	ldr	r3, [pc, #104]	; (400fb4 <SystemCoreClockUpdate+0xfc>)
  400f4c:	601a      	str	r2, [r3, #0]
          break;
  400f4e:	e002      	b.n	400f56 <SystemCoreClockUpdate+0x9e>

          case CKGR_MOR_MOSCRCF_12_MHz:
            SystemCoreClock *= 3U;
  400f50:	4a19      	ldr	r2, [pc, #100]	; (400fb8 <SystemCoreClockUpdate+0x100>)
  400f52:	4b18      	ldr	r3, [pc, #96]	; (400fb4 <SystemCoreClockUpdate+0xfc>)
  400f54:	601a      	str	r2, [r3, #0]
          default:
          break;
        }
      }

      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  400f56:	4b15      	ldr	r3, [pc, #84]	; (400fac <SystemCoreClockUpdate+0xf4>)
  400f58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400f5a:	f003 0303 	and.w	r3, r3, #3
  400f5e:	2b02      	cmp	r3, #2
  400f60:	d10c      	bne.n	400f7c <SystemCoreClockUpdate+0xc4>
      {
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  400f62:	4a12      	ldr	r2, [pc, #72]	; (400fac <SystemCoreClockUpdate+0xf4>)
  400f64:	6a93      	ldr	r3, [r2, #40]	; 0x28
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  400f66:	6a92      	ldr	r2, [r2, #40]	; 0x28
  400f68:	4812      	ldr	r0, [pc, #72]	; (400fb4 <SystemCoreClockUpdate+0xfc>)
  400f6a:	f3c3 410a 	ubfx	r1, r3, #16, #11
  400f6e:	6803      	ldr	r3, [r0, #0]
  400f70:	fb01 3303 	mla	r3, r1, r3, r3
  400f74:	b2d2      	uxtb	r2, r2
  400f76:	fbb3 f3f2 	udiv	r3, r3, r2
  400f7a:	6003      	str	r3, [r0, #0]

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  400f7c:	4b0b      	ldr	r3, [pc, #44]	; (400fac <SystemCoreClockUpdate+0xf4>)
  400f7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400f80:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400f84:	2b70      	cmp	r3, #112	; 0x70
  400f86:	d107      	bne.n	400f98 <SystemCoreClockUpdate+0xe0>
  {
    SystemCoreClock /= 3U;
  400f88:	4a0a      	ldr	r2, [pc, #40]	; (400fb4 <SystemCoreClockUpdate+0xfc>)
  400f8a:	6813      	ldr	r3, [r2, #0]
  400f8c:	490d      	ldr	r1, [pc, #52]	; (400fc4 <SystemCoreClockUpdate+0x10c>)
  400f8e:	fba1 1303 	umull	r1, r3, r1, r3
  400f92:	085b      	lsrs	r3, r3, #1
  400f94:	6013      	str	r3, [r2, #0]
  400f96:	4770      	bx	lr
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  400f98:	4b04      	ldr	r3, [pc, #16]	; (400fac <SystemCoreClockUpdate+0xf4>)
  400f9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400f9c:	4905      	ldr	r1, [pc, #20]	; (400fb4 <SystemCoreClockUpdate+0xfc>)
  400f9e:	f3c3 1202 	ubfx	r2, r3, #4, #3
  400fa2:	680b      	ldr	r3, [r1, #0]
  400fa4:	40d3      	lsrs	r3, r2
  400fa6:	600b      	str	r3, [r1, #0]
  400fa8:	4770      	bx	lr
  400faa:	bf00      	nop
  400fac:	400e0600 	.word	0x400e0600
  400fb0:	400e1810 	.word	0x400e1810
  400fb4:	20400010 	.word	0x20400010
  400fb8:	00b71b00 	.word	0x00b71b00
  400fbc:	003d0900 	.word	0x003d0900
  400fc0:	007a1200 	.word	0x007a1200
  400fc4:	aaaaaaab 	.word	0xaaaaaaab

00400fc8 <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  400fc8:	4b16      	ldr	r3, [pc, #88]	; (401024 <system_init_flash+0x5c>)
  400fca:	4298      	cmp	r0, r3
  400fcc:	d804      	bhi.n	400fd8 <system_init_flash+0x10>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  400fce:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  400fd2:	4b15      	ldr	r3, [pc, #84]	; (401028 <system_init_flash+0x60>)
  400fd4:	601a      	str	r2, [r3, #0]
  400fd6:	4770      	bx	lr
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  400fd8:	4b14      	ldr	r3, [pc, #80]	; (40102c <system_init_flash+0x64>)
  400fda:	4298      	cmp	r0, r3
  400fdc:	d803      	bhi.n	400fe6 <system_init_flash+0x1e>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  400fde:	4a14      	ldr	r2, [pc, #80]	; (401030 <system_init_flash+0x68>)
  400fe0:	4b11      	ldr	r3, [pc, #68]	; (401028 <system_init_flash+0x60>)
  400fe2:	601a      	str	r2, [r3, #0]
  400fe4:	4770      	bx	lr
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  400fe6:	4b13      	ldr	r3, [pc, #76]	; (401034 <system_init_flash+0x6c>)
  400fe8:	4298      	cmp	r0, r3
  400fea:	d803      	bhi.n	400ff4 <system_init_flash+0x2c>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  400fec:	4a12      	ldr	r2, [pc, #72]	; (401038 <system_init_flash+0x70>)
  400fee:	4b0e      	ldr	r3, [pc, #56]	; (401028 <system_init_flash+0x60>)
  400ff0:	601a      	str	r2, [r3, #0]
  400ff2:	4770      	bx	lr
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  400ff4:	4b11      	ldr	r3, [pc, #68]	; (40103c <system_init_flash+0x74>)
  400ff6:	4298      	cmp	r0, r3
  400ff8:	d803      	bhi.n	401002 <system_init_flash+0x3a>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  400ffa:	4a11      	ldr	r2, [pc, #68]	; (401040 <system_init_flash+0x78>)
  400ffc:	4b0a      	ldr	r3, [pc, #40]	; (401028 <system_init_flash+0x60>)
  400ffe:	601a      	str	r2, [r3, #0]
  401000:	4770      	bx	lr
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  401002:	4b10      	ldr	r3, [pc, #64]	; (401044 <system_init_flash+0x7c>)
  401004:	4298      	cmp	r0, r3
  401006:	d804      	bhi.n	401012 <system_init_flash+0x4a>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  401008:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  40100c:	4b06      	ldr	r3, [pc, #24]	; (401028 <system_init_flash+0x60>)
  40100e:	601a      	str	r2, [r3, #0]
  401010:	4770      	bx	lr
          }
          else
          {
            if ( ul_clk < CHIP_FREQ_FWS_5 )
  401012:	4b0d      	ldr	r3, [pc, #52]	; (401048 <system_init_flash+0x80>)
  401014:	4298      	cmp	r0, r3
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  401016:	bf94      	ite	ls
  401018:	4a0c      	ldrls	r2, [pc, #48]	; (40104c <system_init_flash+0x84>)
            }
            else
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  40101a:	4a0d      	ldrhi	r2, [pc, #52]	; (401050 <system_init_flash+0x88>)
  40101c:	4b02      	ldr	r3, [pc, #8]	; (401028 <system_init_flash+0x60>)
  40101e:	601a      	str	r2, [r3, #0]
  401020:	4770      	bx	lr
  401022:	bf00      	nop
  401024:	015ef3bf 	.word	0x015ef3bf
  401028:	400e0c00 	.word	0x400e0c00
  40102c:	02bde77f 	.word	0x02bde77f
  401030:	04000100 	.word	0x04000100
  401034:	041cdb3f 	.word	0x041cdb3f
  401038:	04000200 	.word	0x04000200
  40103c:	057bceff 	.word	0x057bceff
  401040:	04000300 	.word	0x04000300
  401044:	06dac2bf 	.word	0x06dac2bf
  401048:	0839b67f 	.word	0x0839b67f
  40104c:	04000500 	.word	0x04000500
  401050:	04000600 	.word	0x04000600

00401054 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  401054:	4b09      	ldr	r3, [pc, #36]	; (40107c <_sbrk+0x28>)
  401056:	681b      	ldr	r3, [r3, #0]
  401058:	b913      	cbnz	r3, 401060 <_sbrk+0xc>
		heap = (unsigned char *)&_end;
  40105a:	4a09      	ldr	r2, [pc, #36]	; (401080 <_sbrk+0x2c>)
  40105c:	4b07      	ldr	r3, [pc, #28]	; (40107c <_sbrk+0x28>)
  40105e:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  401060:	4b06      	ldr	r3, [pc, #24]	; (40107c <_sbrk+0x28>)
  401062:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  401064:	181a      	adds	r2, r3, r0
  401066:	4907      	ldr	r1, [pc, #28]	; (401084 <_sbrk+0x30>)
  401068:	4291      	cmp	r1, r2
  40106a:	db04      	blt.n	401076 <_sbrk+0x22>
		return (caddr_t) -1;	
	}

	heap += incr;
  40106c:	4610      	mov	r0, r2
  40106e:	4a03      	ldr	r2, [pc, #12]	; (40107c <_sbrk+0x28>)
  401070:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  401072:	4618      	mov	r0, r3
  401074:	4770      	bx	lr
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;

	if (((int)prev_heap + incr) > ramend) {
		return (caddr_t) -1;	
  401076:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap += incr;

	return (caddr_t) prev_heap;
}
  40107a:	4770      	bx	lr
  40107c:	204008ec 	.word	0x204008ec
  401080:	20402bc0 	.word	0x20402bc0
  401084:	2045fffc 	.word	0x2045fffc

00401088 <_close>:
}

extern int _close(int file)
{
	return -1;
}
  401088:	f04f 30ff 	mov.w	r0, #4294967295
  40108c:	4770      	bx	lr
  40108e:	bf00      	nop

00401090 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  401090:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  401094:	604b      	str	r3, [r1, #4]

	return 0;
}
  401096:	2000      	movs	r0, #0
  401098:	4770      	bx	lr
  40109a:	bf00      	nop

0040109c <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  40109c:	2001      	movs	r0, #1
  40109e:	4770      	bx	lr

004010a0 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  4010a0:	2000      	movs	r0, #0
  4010a2:	4770      	bx	lr

004010a4 <__libc_init_array>:
  4010a4:	b570      	push	{r4, r5, r6, lr}
  4010a6:	4e0f      	ldr	r6, [pc, #60]	; (4010e4 <__libc_init_array+0x40>)
  4010a8:	4d0f      	ldr	r5, [pc, #60]	; (4010e8 <__libc_init_array+0x44>)
  4010aa:	1b76      	subs	r6, r6, r5
  4010ac:	10b6      	asrs	r6, r6, #2
  4010ae:	bf18      	it	ne
  4010b0:	2400      	movne	r4, #0
  4010b2:	d005      	beq.n	4010c0 <__libc_init_array+0x1c>
  4010b4:	3401      	adds	r4, #1
  4010b6:	f855 3b04 	ldr.w	r3, [r5], #4
  4010ba:	4798      	blx	r3
  4010bc:	42a6      	cmp	r6, r4
  4010be:	d1f9      	bne.n	4010b4 <__libc_init_array+0x10>
  4010c0:	4e0a      	ldr	r6, [pc, #40]	; (4010ec <__libc_init_array+0x48>)
  4010c2:	4d0b      	ldr	r5, [pc, #44]	; (4010f0 <__libc_init_array+0x4c>)
  4010c4:	1b76      	subs	r6, r6, r5
  4010c6:	f001 fe8b 	bl	402de0 <_init>
  4010ca:	10b6      	asrs	r6, r6, #2
  4010cc:	bf18      	it	ne
  4010ce:	2400      	movne	r4, #0
  4010d0:	d006      	beq.n	4010e0 <__libc_init_array+0x3c>
  4010d2:	3401      	adds	r4, #1
  4010d4:	f855 3b04 	ldr.w	r3, [r5], #4
  4010d8:	4798      	blx	r3
  4010da:	42a6      	cmp	r6, r4
  4010dc:	d1f9      	bne.n	4010d2 <__libc_init_array+0x2e>
  4010de:	bd70      	pop	{r4, r5, r6, pc}
  4010e0:	bd70      	pop	{r4, r5, r6, pc}
  4010e2:	bf00      	nop
  4010e4:	00402dec 	.word	0x00402dec
  4010e8:	00402dec 	.word	0x00402dec
  4010ec:	00402df4 	.word	0x00402df4
  4010f0:	00402dec 	.word	0x00402dec

004010f4 <memset>:
  4010f4:	b470      	push	{r4, r5, r6}
  4010f6:	0784      	lsls	r4, r0, #30
  4010f8:	d046      	beq.n	401188 <memset+0x94>
  4010fa:	1e54      	subs	r4, r2, #1
  4010fc:	2a00      	cmp	r2, #0
  4010fe:	d041      	beq.n	401184 <memset+0x90>
  401100:	b2cd      	uxtb	r5, r1
  401102:	4603      	mov	r3, r0
  401104:	e002      	b.n	40110c <memset+0x18>
  401106:	1e62      	subs	r2, r4, #1
  401108:	b3e4      	cbz	r4, 401184 <memset+0x90>
  40110a:	4614      	mov	r4, r2
  40110c:	f803 5b01 	strb.w	r5, [r3], #1
  401110:	079a      	lsls	r2, r3, #30
  401112:	d1f8      	bne.n	401106 <memset+0x12>
  401114:	2c03      	cmp	r4, #3
  401116:	d92e      	bls.n	401176 <memset+0x82>
  401118:	b2cd      	uxtb	r5, r1
  40111a:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  40111e:	2c0f      	cmp	r4, #15
  401120:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  401124:	d919      	bls.n	40115a <memset+0x66>
  401126:	f103 0210 	add.w	r2, r3, #16
  40112a:	4626      	mov	r6, r4
  40112c:	3e10      	subs	r6, #16
  40112e:	2e0f      	cmp	r6, #15
  401130:	f842 5c10 	str.w	r5, [r2, #-16]
  401134:	f842 5c0c 	str.w	r5, [r2, #-12]
  401138:	f842 5c08 	str.w	r5, [r2, #-8]
  40113c:	f842 5c04 	str.w	r5, [r2, #-4]
  401140:	f102 0210 	add.w	r2, r2, #16
  401144:	d8f2      	bhi.n	40112c <memset+0x38>
  401146:	f1a4 0210 	sub.w	r2, r4, #16
  40114a:	f022 020f 	bic.w	r2, r2, #15
  40114e:	f004 040f 	and.w	r4, r4, #15
  401152:	3210      	adds	r2, #16
  401154:	2c03      	cmp	r4, #3
  401156:	4413      	add	r3, r2
  401158:	d90d      	bls.n	401176 <memset+0x82>
  40115a:	461e      	mov	r6, r3
  40115c:	4622      	mov	r2, r4
  40115e:	3a04      	subs	r2, #4
  401160:	2a03      	cmp	r2, #3
  401162:	f846 5b04 	str.w	r5, [r6], #4
  401166:	d8fa      	bhi.n	40115e <memset+0x6a>
  401168:	1f22      	subs	r2, r4, #4
  40116a:	f022 0203 	bic.w	r2, r2, #3
  40116e:	3204      	adds	r2, #4
  401170:	4413      	add	r3, r2
  401172:	f004 0403 	and.w	r4, r4, #3
  401176:	b12c      	cbz	r4, 401184 <memset+0x90>
  401178:	b2c9      	uxtb	r1, r1
  40117a:	441c      	add	r4, r3
  40117c:	f803 1b01 	strb.w	r1, [r3], #1
  401180:	42a3      	cmp	r3, r4
  401182:	d1fb      	bne.n	40117c <memset+0x88>
  401184:	bc70      	pop	{r4, r5, r6}
  401186:	4770      	bx	lr
  401188:	4614      	mov	r4, r2
  40118a:	4603      	mov	r3, r0
  40118c:	e7c2      	b.n	401114 <memset+0x20>
  40118e:	bf00      	nop

00401190 <_puts_r>:
  401190:	b5f0      	push	{r4, r5, r6, r7, lr}
  401192:	4605      	mov	r5, r0
  401194:	b089      	sub	sp, #36	; 0x24
  401196:	4608      	mov	r0, r1
  401198:	460c      	mov	r4, r1
  40119a:	f000 f8f1 	bl	401380 <strlen>
  40119e:	6bab      	ldr	r3, [r5, #56]	; 0x38
  4011a0:	4f14      	ldr	r7, [pc, #80]	; (4011f4 <_puts_r+0x64>)
  4011a2:	9404      	str	r4, [sp, #16]
  4011a4:	2601      	movs	r6, #1
  4011a6:	1c44      	adds	r4, r0, #1
  4011a8:	a904      	add	r1, sp, #16
  4011aa:	2202      	movs	r2, #2
  4011ac:	9403      	str	r4, [sp, #12]
  4011ae:	9005      	str	r0, [sp, #20]
  4011b0:	68ac      	ldr	r4, [r5, #8]
  4011b2:	9706      	str	r7, [sp, #24]
  4011b4:	9607      	str	r6, [sp, #28]
  4011b6:	9101      	str	r1, [sp, #4]
  4011b8:	9202      	str	r2, [sp, #8]
  4011ba:	b1b3      	cbz	r3, 4011ea <_puts_r+0x5a>
  4011bc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4011c0:	049a      	lsls	r2, r3, #18
  4011c2:	d406      	bmi.n	4011d2 <_puts_r+0x42>
  4011c4:	6e62      	ldr	r2, [r4, #100]	; 0x64
  4011c6:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  4011ca:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  4011ce:	81a3      	strh	r3, [r4, #12]
  4011d0:	6662      	str	r2, [r4, #100]	; 0x64
  4011d2:	4621      	mov	r1, r4
  4011d4:	4628      	mov	r0, r5
  4011d6:	aa01      	add	r2, sp, #4
  4011d8:	f000 fbdc 	bl	401994 <__sfvwrite_r>
  4011dc:	2800      	cmp	r0, #0
  4011de:	bf14      	ite	ne
  4011e0:	f04f 30ff 	movne.w	r0, #4294967295
  4011e4:	200a      	moveq	r0, #10
  4011e6:	b009      	add	sp, #36	; 0x24
  4011e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4011ea:	4628      	mov	r0, r5
  4011ec:	f000 fa7e 	bl	4016ec <__sinit>
  4011f0:	e7e4      	b.n	4011bc <_puts_r+0x2c>
  4011f2:	bf00      	nop
  4011f4:	00402ddc 	.word	0x00402ddc

004011f8 <puts>:
  4011f8:	4b02      	ldr	r3, [pc, #8]	; (401204 <puts+0xc>)
  4011fa:	4601      	mov	r1, r0
  4011fc:	6818      	ldr	r0, [r3, #0]
  4011fe:	f7ff bfc7 	b.w	401190 <_puts_r>
  401202:	bf00      	nop
  401204:	20400440 	.word	0x20400440

00401208 <setbuf>:
  401208:	2900      	cmp	r1, #0
  40120a:	bf0c      	ite	eq
  40120c:	2202      	moveq	r2, #2
  40120e:	2200      	movne	r2, #0
  401210:	f44f 6380 	mov.w	r3, #1024	; 0x400
  401214:	f000 b800 	b.w	401218 <setvbuf>

00401218 <setvbuf>:
  401218:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  40121c:	4c51      	ldr	r4, [pc, #324]	; (401364 <setvbuf+0x14c>)
  40121e:	6825      	ldr	r5, [r4, #0]
  401220:	b083      	sub	sp, #12
  401222:	4604      	mov	r4, r0
  401224:	460f      	mov	r7, r1
  401226:	4690      	mov	r8, r2
  401228:	461e      	mov	r6, r3
  40122a:	b115      	cbz	r5, 401232 <setvbuf+0x1a>
  40122c:	6bab      	ldr	r3, [r5, #56]	; 0x38
  40122e:	2b00      	cmp	r3, #0
  401230:	d079      	beq.n	401326 <setvbuf+0x10e>
  401232:	f1b8 0f02 	cmp.w	r8, #2
  401236:	d004      	beq.n	401242 <setvbuf+0x2a>
  401238:	f1b8 0f01 	cmp.w	r8, #1
  40123c:	d87f      	bhi.n	40133e <setvbuf+0x126>
  40123e:	2e00      	cmp	r6, #0
  401240:	db7d      	blt.n	40133e <setvbuf+0x126>
  401242:	4621      	mov	r1, r4
  401244:	4628      	mov	r0, r5
  401246:	f000 f9bd 	bl	4015c4 <_fflush_r>
  40124a:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40124c:	b141      	cbz	r1, 401260 <setvbuf+0x48>
  40124e:	f104 0340 	add.w	r3, r4, #64	; 0x40
  401252:	4299      	cmp	r1, r3
  401254:	d002      	beq.n	40125c <setvbuf+0x44>
  401256:	4628      	mov	r0, r5
  401258:	f000 fab4 	bl	4017c4 <_free_r>
  40125c:	2300      	movs	r3, #0
  40125e:	6323      	str	r3, [r4, #48]	; 0x30
  401260:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  401264:	2200      	movs	r2, #0
  401266:	61a2      	str	r2, [r4, #24]
  401268:	6062      	str	r2, [r4, #4]
  40126a:	061a      	lsls	r2, r3, #24
  40126c:	d454      	bmi.n	401318 <setvbuf+0x100>
  40126e:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  401272:	f023 0303 	bic.w	r3, r3, #3
  401276:	f1b8 0f02 	cmp.w	r8, #2
  40127a:	81a3      	strh	r3, [r4, #12]
  40127c:	d039      	beq.n	4012f2 <setvbuf+0xda>
  40127e:	ab01      	add	r3, sp, #4
  401280:	466a      	mov	r2, sp
  401282:	4621      	mov	r1, r4
  401284:	4628      	mov	r0, r5
  401286:	f000 fd31 	bl	401cec <__swhatbuf_r>
  40128a:	89a3      	ldrh	r3, [r4, #12]
  40128c:	4318      	orrs	r0, r3
  40128e:	81a0      	strh	r0, [r4, #12]
  401290:	b326      	cbz	r6, 4012dc <setvbuf+0xc4>
  401292:	b327      	cbz	r7, 4012de <setvbuf+0xc6>
  401294:	6bab      	ldr	r3, [r5, #56]	; 0x38
  401296:	2b00      	cmp	r3, #0
  401298:	d04d      	beq.n	401336 <setvbuf+0x11e>
  40129a:	9b00      	ldr	r3, [sp, #0]
  40129c:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
  4012a0:	6027      	str	r7, [r4, #0]
  4012a2:	429e      	cmp	r6, r3
  4012a4:	bf1c      	itt	ne
  4012a6:	f440 6000 	orrne.w	r0, r0, #2048	; 0x800
  4012aa:	81a0      	strhne	r0, [r4, #12]
  4012ac:	f1b8 0f01 	cmp.w	r8, #1
  4012b0:	bf08      	it	eq
  4012b2:	f040 0001 	orreq.w	r0, r0, #1
  4012b6:	b283      	uxth	r3, r0
  4012b8:	bf08      	it	eq
  4012ba:	81a0      	strheq	r0, [r4, #12]
  4012bc:	f003 0008 	and.w	r0, r3, #8
  4012c0:	b280      	uxth	r0, r0
  4012c2:	6127      	str	r7, [r4, #16]
  4012c4:	6166      	str	r6, [r4, #20]
  4012c6:	b318      	cbz	r0, 401310 <setvbuf+0xf8>
  4012c8:	f013 0001 	ands.w	r0, r3, #1
  4012cc:	d02f      	beq.n	40132e <setvbuf+0x116>
  4012ce:	2000      	movs	r0, #0
  4012d0:	4276      	negs	r6, r6
  4012d2:	61a6      	str	r6, [r4, #24]
  4012d4:	60a0      	str	r0, [r4, #8]
  4012d6:	b003      	add	sp, #12
  4012d8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4012dc:	9e00      	ldr	r6, [sp, #0]
  4012de:	4630      	mov	r0, r6
  4012e0:	f000 fd78 	bl	401dd4 <malloc>
  4012e4:	4607      	mov	r7, r0
  4012e6:	b368      	cbz	r0, 401344 <setvbuf+0x12c>
  4012e8:	89a3      	ldrh	r3, [r4, #12]
  4012ea:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4012ee:	81a3      	strh	r3, [r4, #12]
  4012f0:	e7d0      	b.n	401294 <setvbuf+0x7c>
  4012f2:	2000      	movs	r0, #0
  4012f4:	f104 0243 	add.w	r2, r4, #67	; 0x43
  4012f8:	f043 0302 	orr.w	r3, r3, #2
  4012fc:	2500      	movs	r5, #0
  4012fe:	2101      	movs	r1, #1
  401300:	81a3      	strh	r3, [r4, #12]
  401302:	60a5      	str	r5, [r4, #8]
  401304:	6022      	str	r2, [r4, #0]
  401306:	6122      	str	r2, [r4, #16]
  401308:	6161      	str	r1, [r4, #20]
  40130a:	b003      	add	sp, #12
  40130c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  401310:	60a0      	str	r0, [r4, #8]
  401312:	b003      	add	sp, #12
  401314:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  401318:	6921      	ldr	r1, [r4, #16]
  40131a:	4628      	mov	r0, r5
  40131c:	f000 fa52 	bl	4017c4 <_free_r>
  401320:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  401324:	e7a3      	b.n	40126e <setvbuf+0x56>
  401326:	4628      	mov	r0, r5
  401328:	f000 f9e0 	bl	4016ec <__sinit>
  40132c:	e781      	b.n	401232 <setvbuf+0x1a>
  40132e:	60a6      	str	r6, [r4, #8]
  401330:	b003      	add	sp, #12
  401332:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  401336:	4628      	mov	r0, r5
  401338:	f000 f9d8 	bl	4016ec <__sinit>
  40133c:	e7ad      	b.n	40129a <setvbuf+0x82>
  40133e:	f04f 30ff 	mov.w	r0, #4294967295
  401342:	e7e2      	b.n	40130a <setvbuf+0xf2>
  401344:	f8dd 9000 	ldr.w	r9, [sp]
  401348:	45b1      	cmp	r9, r6
  40134a:	d006      	beq.n	40135a <setvbuf+0x142>
  40134c:	4648      	mov	r0, r9
  40134e:	f000 fd41 	bl	401dd4 <malloc>
  401352:	4607      	mov	r7, r0
  401354:	b108      	cbz	r0, 40135a <setvbuf+0x142>
  401356:	464e      	mov	r6, r9
  401358:	e7c6      	b.n	4012e8 <setvbuf+0xd0>
  40135a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40135e:	f04f 30ff 	mov.w	r0, #4294967295
  401362:	e7c7      	b.n	4012f4 <setvbuf+0xdc>
  401364:	20400440 	.word	0x20400440
	...

00401380 <strlen>:
  401380:	f890 f000 	pld	[r0]
  401384:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  401388:	f020 0107 	bic.w	r1, r0, #7
  40138c:	f06f 0c00 	mvn.w	ip, #0
  401390:	f010 0407 	ands.w	r4, r0, #7
  401394:	f891 f020 	pld	[r1, #32]
  401398:	f040 8049 	bne.w	40142e <strlen+0xae>
  40139c:	f04f 0400 	mov.w	r4, #0
  4013a0:	f06f 0007 	mvn.w	r0, #7
  4013a4:	e9d1 2300 	ldrd	r2, r3, [r1]
  4013a8:	f891 f040 	pld	[r1, #64]	; 0x40
  4013ac:	f100 0008 	add.w	r0, r0, #8
  4013b0:	fa82 f24c 	uadd8	r2, r2, ip
  4013b4:	faa4 f28c 	sel	r2, r4, ip
  4013b8:	fa83 f34c 	uadd8	r3, r3, ip
  4013bc:	faa2 f38c 	sel	r3, r2, ip
  4013c0:	bb4b      	cbnz	r3, 401416 <strlen+0x96>
  4013c2:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  4013c6:	fa82 f24c 	uadd8	r2, r2, ip
  4013ca:	f100 0008 	add.w	r0, r0, #8
  4013ce:	faa4 f28c 	sel	r2, r4, ip
  4013d2:	fa83 f34c 	uadd8	r3, r3, ip
  4013d6:	faa2 f38c 	sel	r3, r2, ip
  4013da:	b9e3      	cbnz	r3, 401416 <strlen+0x96>
  4013dc:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  4013e0:	fa82 f24c 	uadd8	r2, r2, ip
  4013e4:	f100 0008 	add.w	r0, r0, #8
  4013e8:	faa4 f28c 	sel	r2, r4, ip
  4013ec:	fa83 f34c 	uadd8	r3, r3, ip
  4013f0:	faa2 f38c 	sel	r3, r2, ip
  4013f4:	b97b      	cbnz	r3, 401416 <strlen+0x96>
  4013f6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  4013fa:	f101 0120 	add.w	r1, r1, #32
  4013fe:	fa82 f24c 	uadd8	r2, r2, ip
  401402:	f100 0008 	add.w	r0, r0, #8
  401406:	faa4 f28c 	sel	r2, r4, ip
  40140a:	fa83 f34c 	uadd8	r3, r3, ip
  40140e:	faa2 f38c 	sel	r3, r2, ip
  401412:	2b00      	cmp	r3, #0
  401414:	d0c6      	beq.n	4013a4 <strlen+0x24>
  401416:	2a00      	cmp	r2, #0
  401418:	bf04      	itt	eq
  40141a:	3004      	addeq	r0, #4
  40141c:	461a      	moveq	r2, r3
  40141e:	ba12      	rev	r2, r2
  401420:	fab2 f282 	clz	r2, r2
  401424:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  401428:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  40142c:	4770      	bx	lr
  40142e:	e9d1 2300 	ldrd	r2, r3, [r1]
  401432:	f004 0503 	and.w	r5, r4, #3
  401436:	f1c4 0000 	rsb	r0, r4, #0
  40143a:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  40143e:	f014 0f04 	tst.w	r4, #4
  401442:	f891 f040 	pld	[r1, #64]	; 0x40
  401446:	fa0c f505 	lsl.w	r5, ip, r5
  40144a:	ea62 0205 	orn	r2, r2, r5
  40144e:	bf1c      	itt	ne
  401450:	ea63 0305 	ornne	r3, r3, r5
  401454:	4662      	movne	r2, ip
  401456:	f04f 0400 	mov.w	r4, #0
  40145a:	e7a9      	b.n	4013b0 <strlen+0x30>

0040145c <register_fini>:
  40145c:	4b02      	ldr	r3, [pc, #8]	; (401468 <register_fini+0xc>)
  40145e:	b113      	cbz	r3, 401466 <register_fini+0xa>
  401460:	4802      	ldr	r0, [pc, #8]	; (40146c <register_fini+0x10>)
  401462:	f000 b805 	b.w	401470 <atexit>
  401466:	4770      	bx	lr
  401468:	00000000 	.word	0x00000000
  40146c:	00401701 	.word	0x00401701

00401470 <atexit>:
  401470:	2300      	movs	r3, #0
  401472:	4601      	mov	r1, r0
  401474:	461a      	mov	r2, r3
  401476:	4618      	mov	r0, r3
  401478:	f001 bb84 	b.w	402b84 <__register_exitproc>

0040147c <__sflush_r>:
  40147c:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  401480:	b29a      	uxth	r2, r3
  401482:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401486:	460d      	mov	r5, r1
  401488:	0711      	lsls	r1, r2, #28
  40148a:	4680      	mov	r8, r0
  40148c:	d43c      	bmi.n	401508 <__sflush_r+0x8c>
  40148e:	686a      	ldr	r2, [r5, #4]
  401490:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  401494:	2a00      	cmp	r2, #0
  401496:	81ab      	strh	r3, [r5, #12]
  401498:	dd73      	ble.n	401582 <__sflush_r+0x106>
  40149a:	6aac      	ldr	r4, [r5, #40]	; 0x28
  40149c:	2c00      	cmp	r4, #0
  40149e:	d04b      	beq.n	401538 <__sflush_r+0xbc>
  4014a0:	b29b      	uxth	r3, r3
  4014a2:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
  4014a6:	2100      	movs	r1, #0
  4014a8:	b292      	uxth	r2, r2
  4014aa:	f8d8 6000 	ldr.w	r6, [r8]
  4014ae:	f8c8 1000 	str.w	r1, [r8]
  4014b2:	2a00      	cmp	r2, #0
  4014b4:	d069      	beq.n	40158a <__sflush_r+0x10e>
  4014b6:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  4014b8:	075f      	lsls	r7, r3, #29
  4014ba:	d505      	bpl.n	4014c8 <__sflush_r+0x4c>
  4014bc:	6869      	ldr	r1, [r5, #4]
  4014be:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  4014c0:	1a52      	subs	r2, r2, r1
  4014c2:	b10b      	cbz	r3, 4014c8 <__sflush_r+0x4c>
  4014c4:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  4014c6:	1ad2      	subs	r2, r2, r3
  4014c8:	2300      	movs	r3, #0
  4014ca:	69e9      	ldr	r1, [r5, #28]
  4014cc:	4640      	mov	r0, r8
  4014ce:	47a0      	blx	r4
  4014d0:	1c44      	adds	r4, r0, #1
  4014d2:	d03c      	beq.n	40154e <__sflush_r+0xd2>
  4014d4:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  4014d8:	692a      	ldr	r2, [r5, #16]
  4014da:	602a      	str	r2, [r5, #0]
  4014dc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  4014e0:	2200      	movs	r2, #0
  4014e2:	81ab      	strh	r3, [r5, #12]
  4014e4:	04db      	lsls	r3, r3, #19
  4014e6:	606a      	str	r2, [r5, #4]
  4014e8:	d449      	bmi.n	40157e <__sflush_r+0x102>
  4014ea:	6b29      	ldr	r1, [r5, #48]	; 0x30
  4014ec:	f8c8 6000 	str.w	r6, [r8]
  4014f0:	b311      	cbz	r1, 401538 <__sflush_r+0xbc>
  4014f2:	f105 0340 	add.w	r3, r5, #64	; 0x40
  4014f6:	4299      	cmp	r1, r3
  4014f8:	d002      	beq.n	401500 <__sflush_r+0x84>
  4014fa:	4640      	mov	r0, r8
  4014fc:	f000 f962 	bl	4017c4 <_free_r>
  401500:	2000      	movs	r0, #0
  401502:	6328      	str	r0, [r5, #48]	; 0x30
  401504:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401508:	692e      	ldr	r6, [r5, #16]
  40150a:	b1ae      	cbz	r6, 401538 <__sflush_r+0xbc>
  40150c:	682c      	ldr	r4, [r5, #0]
  40150e:	602e      	str	r6, [r5, #0]
  401510:	0790      	lsls	r0, r2, #30
  401512:	bf0c      	ite	eq
  401514:	696b      	ldreq	r3, [r5, #20]
  401516:	2300      	movne	r3, #0
  401518:	1ba4      	subs	r4, r4, r6
  40151a:	60ab      	str	r3, [r5, #8]
  40151c:	e00a      	b.n	401534 <__sflush_r+0xb8>
  40151e:	4623      	mov	r3, r4
  401520:	4632      	mov	r2, r6
  401522:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  401524:	69e9      	ldr	r1, [r5, #28]
  401526:	4640      	mov	r0, r8
  401528:	47b8      	blx	r7
  40152a:	2800      	cmp	r0, #0
  40152c:	eba4 0400 	sub.w	r4, r4, r0
  401530:	4406      	add	r6, r0
  401532:	dd04      	ble.n	40153e <__sflush_r+0xc2>
  401534:	2c00      	cmp	r4, #0
  401536:	dcf2      	bgt.n	40151e <__sflush_r+0xa2>
  401538:	2000      	movs	r0, #0
  40153a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40153e:	89ab      	ldrh	r3, [r5, #12]
  401540:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  401544:	81ab      	strh	r3, [r5, #12]
  401546:	f04f 30ff 	mov.w	r0, #4294967295
  40154a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40154e:	f8d8 2000 	ldr.w	r2, [r8]
  401552:	2a1d      	cmp	r2, #29
  401554:	d8f3      	bhi.n	40153e <__sflush_r+0xc2>
  401556:	4b1a      	ldr	r3, [pc, #104]	; (4015c0 <__sflush_r+0x144>)
  401558:	40d3      	lsrs	r3, r2
  40155a:	f003 0301 	and.w	r3, r3, #1
  40155e:	f083 0401 	eor.w	r4, r3, #1
  401562:	2b00      	cmp	r3, #0
  401564:	d0eb      	beq.n	40153e <__sflush_r+0xc2>
  401566:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  40156a:	6929      	ldr	r1, [r5, #16]
  40156c:	6029      	str	r1, [r5, #0]
  40156e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  401572:	04d9      	lsls	r1, r3, #19
  401574:	606c      	str	r4, [r5, #4]
  401576:	81ab      	strh	r3, [r5, #12]
  401578:	d5b7      	bpl.n	4014ea <__sflush_r+0x6e>
  40157a:	2a00      	cmp	r2, #0
  40157c:	d1b5      	bne.n	4014ea <__sflush_r+0x6e>
  40157e:	6528      	str	r0, [r5, #80]	; 0x50
  401580:	e7b3      	b.n	4014ea <__sflush_r+0x6e>
  401582:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  401584:	2a00      	cmp	r2, #0
  401586:	dc88      	bgt.n	40149a <__sflush_r+0x1e>
  401588:	e7d6      	b.n	401538 <__sflush_r+0xbc>
  40158a:	2301      	movs	r3, #1
  40158c:	69e9      	ldr	r1, [r5, #28]
  40158e:	4640      	mov	r0, r8
  401590:	47a0      	blx	r4
  401592:	1c43      	adds	r3, r0, #1
  401594:	4602      	mov	r2, r0
  401596:	d002      	beq.n	40159e <__sflush_r+0x122>
  401598:	89ab      	ldrh	r3, [r5, #12]
  40159a:	6aac      	ldr	r4, [r5, #40]	; 0x28
  40159c:	e78c      	b.n	4014b8 <__sflush_r+0x3c>
  40159e:	f8d8 3000 	ldr.w	r3, [r8]
  4015a2:	2b00      	cmp	r3, #0
  4015a4:	d0f8      	beq.n	401598 <__sflush_r+0x11c>
  4015a6:	2b1d      	cmp	r3, #29
  4015a8:	d001      	beq.n	4015ae <__sflush_r+0x132>
  4015aa:	2b16      	cmp	r3, #22
  4015ac:	d102      	bne.n	4015b4 <__sflush_r+0x138>
  4015ae:	f8c8 6000 	str.w	r6, [r8]
  4015b2:	e7c1      	b.n	401538 <__sflush_r+0xbc>
  4015b4:	89ab      	ldrh	r3, [r5, #12]
  4015b6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4015ba:	81ab      	strh	r3, [r5, #12]
  4015bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4015c0:	20400001 	.word	0x20400001

004015c4 <_fflush_r>:
  4015c4:	b510      	push	{r4, lr}
  4015c6:	4604      	mov	r4, r0
  4015c8:	b082      	sub	sp, #8
  4015ca:	b108      	cbz	r0, 4015d0 <_fflush_r+0xc>
  4015cc:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4015ce:	b153      	cbz	r3, 4015e6 <_fflush_r+0x22>
  4015d0:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
  4015d4:	b908      	cbnz	r0, 4015da <_fflush_r+0x16>
  4015d6:	b002      	add	sp, #8
  4015d8:	bd10      	pop	{r4, pc}
  4015da:	4620      	mov	r0, r4
  4015dc:	b002      	add	sp, #8
  4015de:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  4015e2:	f7ff bf4b 	b.w	40147c <__sflush_r>
  4015e6:	9101      	str	r1, [sp, #4]
  4015e8:	f000 f880 	bl	4016ec <__sinit>
  4015ec:	9901      	ldr	r1, [sp, #4]
  4015ee:	e7ef      	b.n	4015d0 <_fflush_r+0xc>

004015f0 <_cleanup_r>:
  4015f0:	4901      	ldr	r1, [pc, #4]	; (4015f8 <_cleanup_r+0x8>)
  4015f2:	f000 bb51 	b.w	401c98 <_fwalk_reent>
  4015f6:	bf00      	nop
  4015f8:	00402c4d 	.word	0x00402c4d

004015fc <__sinit.part.1>:
  4015fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401600:	4b35      	ldr	r3, [pc, #212]	; (4016d8 <__sinit.part.1+0xdc>)
  401602:	6845      	ldr	r5, [r0, #4]
  401604:	63c3      	str	r3, [r0, #60]	; 0x3c
  401606:	2400      	movs	r4, #0
  401608:	4607      	mov	r7, r0
  40160a:	f500 723b 	add.w	r2, r0, #748	; 0x2ec
  40160e:	2304      	movs	r3, #4
  401610:	2103      	movs	r1, #3
  401612:	f8c0 12e4 	str.w	r1, [r0, #740]	; 0x2e4
  401616:	f8c0 22e8 	str.w	r2, [r0, #744]	; 0x2e8
  40161a:	f8c0 42e0 	str.w	r4, [r0, #736]	; 0x2e0
  40161e:	b083      	sub	sp, #12
  401620:	602c      	str	r4, [r5, #0]
  401622:	606c      	str	r4, [r5, #4]
  401624:	60ac      	str	r4, [r5, #8]
  401626:	666c      	str	r4, [r5, #100]	; 0x64
  401628:	81ec      	strh	r4, [r5, #14]
  40162a:	612c      	str	r4, [r5, #16]
  40162c:	616c      	str	r4, [r5, #20]
  40162e:	61ac      	str	r4, [r5, #24]
  401630:	81ab      	strh	r3, [r5, #12]
  401632:	4621      	mov	r1, r4
  401634:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  401638:	2208      	movs	r2, #8
  40163a:	f7ff fd5b 	bl	4010f4 <memset>
  40163e:	68be      	ldr	r6, [r7, #8]
  401640:	f8df b098 	ldr.w	fp, [pc, #152]	; 4016dc <__sinit.part.1+0xe0>
  401644:	f8df a098 	ldr.w	sl, [pc, #152]	; 4016e0 <__sinit.part.1+0xe4>
  401648:	f8df 9098 	ldr.w	r9, [pc, #152]	; 4016e4 <__sinit.part.1+0xe8>
  40164c:	f8df 8098 	ldr.w	r8, [pc, #152]	; 4016e8 <__sinit.part.1+0xec>
  401650:	f8c5 b020 	str.w	fp, [r5, #32]
  401654:	2301      	movs	r3, #1
  401656:	2209      	movs	r2, #9
  401658:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  40165c:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  401660:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  401664:	61ed      	str	r5, [r5, #28]
  401666:	4621      	mov	r1, r4
  401668:	81f3      	strh	r3, [r6, #14]
  40166a:	81b2      	strh	r2, [r6, #12]
  40166c:	f106 005c 	add.w	r0, r6, #92	; 0x5c
  401670:	6034      	str	r4, [r6, #0]
  401672:	6074      	str	r4, [r6, #4]
  401674:	60b4      	str	r4, [r6, #8]
  401676:	6674      	str	r4, [r6, #100]	; 0x64
  401678:	6134      	str	r4, [r6, #16]
  40167a:	6174      	str	r4, [r6, #20]
  40167c:	61b4      	str	r4, [r6, #24]
  40167e:	2208      	movs	r2, #8
  401680:	9301      	str	r3, [sp, #4]
  401682:	f7ff fd37 	bl	4010f4 <memset>
  401686:	68fd      	ldr	r5, [r7, #12]
  401688:	61f6      	str	r6, [r6, #28]
  40168a:	2012      	movs	r0, #18
  40168c:	2202      	movs	r2, #2
  40168e:	f8c6 b020 	str.w	fp, [r6, #32]
  401692:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
  401696:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
  40169a:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
  40169e:	4621      	mov	r1, r4
  4016a0:	81a8      	strh	r0, [r5, #12]
  4016a2:	81ea      	strh	r2, [r5, #14]
  4016a4:	602c      	str	r4, [r5, #0]
  4016a6:	606c      	str	r4, [r5, #4]
  4016a8:	60ac      	str	r4, [r5, #8]
  4016aa:	666c      	str	r4, [r5, #100]	; 0x64
  4016ac:	612c      	str	r4, [r5, #16]
  4016ae:	616c      	str	r4, [r5, #20]
  4016b0:	61ac      	str	r4, [r5, #24]
  4016b2:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  4016b6:	2208      	movs	r2, #8
  4016b8:	f7ff fd1c 	bl	4010f4 <memset>
  4016bc:	9b01      	ldr	r3, [sp, #4]
  4016be:	61ed      	str	r5, [r5, #28]
  4016c0:	f8c5 b020 	str.w	fp, [r5, #32]
  4016c4:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  4016c8:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  4016cc:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  4016d0:	63bb      	str	r3, [r7, #56]	; 0x38
  4016d2:	b003      	add	sp, #12
  4016d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4016d8:	004015f1 	.word	0x004015f1
  4016dc:	00402a09 	.word	0x00402a09
  4016e0:	00402a2d 	.word	0x00402a2d
  4016e4:	00402a69 	.word	0x00402a69
  4016e8:	00402a89 	.word	0x00402a89

004016ec <__sinit>:
  4016ec:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4016ee:	b103      	cbz	r3, 4016f2 <__sinit+0x6>
  4016f0:	4770      	bx	lr
  4016f2:	f7ff bf83 	b.w	4015fc <__sinit.part.1>
  4016f6:	bf00      	nop

004016f8 <__sfp_lock_acquire>:
  4016f8:	4770      	bx	lr
  4016fa:	bf00      	nop

004016fc <__sfp_lock_release>:
  4016fc:	4770      	bx	lr
  4016fe:	bf00      	nop

00401700 <__libc_fini_array>:
  401700:	b538      	push	{r3, r4, r5, lr}
  401702:	4d07      	ldr	r5, [pc, #28]	; (401720 <__libc_fini_array+0x20>)
  401704:	4c07      	ldr	r4, [pc, #28]	; (401724 <__libc_fini_array+0x24>)
  401706:	1b2c      	subs	r4, r5, r4
  401708:	10a4      	asrs	r4, r4, #2
  40170a:	d005      	beq.n	401718 <__libc_fini_array+0x18>
  40170c:	3c01      	subs	r4, #1
  40170e:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  401712:	4798      	blx	r3
  401714:	2c00      	cmp	r4, #0
  401716:	d1f9      	bne.n	40170c <__libc_fini_array+0xc>
  401718:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  40171c:	f001 bb6a 	b.w	402df4 <_fini>
  401720:	00402e04 	.word	0x00402e04
  401724:	00402e00 	.word	0x00402e00

00401728 <_malloc_trim_r>:
  401728:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40172a:	4f23      	ldr	r7, [pc, #140]	; (4017b8 <_malloc_trim_r+0x90>)
  40172c:	460c      	mov	r4, r1
  40172e:	4606      	mov	r6, r0
  401730:	f000 ff64 	bl	4025fc <__malloc_lock>
  401734:	68bb      	ldr	r3, [r7, #8]
  401736:	685d      	ldr	r5, [r3, #4]
  401738:	f025 0503 	bic.w	r5, r5, #3
  40173c:	1b29      	subs	r1, r5, r4
  40173e:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
  401742:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  401746:	f021 010f 	bic.w	r1, r1, #15
  40174a:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  40174e:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  401752:	db07      	blt.n	401764 <_malloc_trim_r+0x3c>
  401754:	2100      	movs	r1, #0
  401756:	4630      	mov	r0, r6
  401758:	f001 f944 	bl	4029e4 <_sbrk_r>
  40175c:	68bb      	ldr	r3, [r7, #8]
  40175e:	442b      	add	r3, r5
  401760:	4298      	cmp	r0, r3
  401762:	d004      	beq.n	40176e <_malloc_trim_r+0x46>
  401764:	4630      	mov	r0, r6
  401766:	f000 ff4b 	bl	402600 <__malloc_unlock>
  40176a:	2000      	movs	r0, #0
  40176c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40176e:	4261      	negs	r1, r4
  401770:	4630      	mov	r0, r6
  401772:	f001 f937 	bl	4029e4 <_sbrk_r>
  401776:	3001      	adds	r0, #1
  401778:	d00d      	beq.n	401796 <_malloc_trim_r+0x6e>
  40177a:	4b10      	ldr	r3, [pc, #64]	; (4017bc <_malloc_trim_r+0x94>)
  40177c:	68ba      	ldr	r2, [r7, #8]
  40177e:	6819      	ldr	r1, [r3, #0]
  401780:	1b2d      	subs	r5, r5, r4
  401782:	f045 0501 	orr.w	r5, r5, #1
  401786:	4630      	mov	r0, r6
  401788:	1b09      	subs	r1, r1, r4
  40178a:	6055      	str	r5, [r2, #4]
  40178c:	6019      	str	r1, [r3, #0]
  40178e:	f000 ff37 	bl	402600 <__malloc_unlock>
  401792:	2001      	movs	r0, #1
  401794:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401796:	2100      	movs	r1, #0
  401798:	4630      	mov	r0, r6
  40179a:	f001 f923 	bl	4029e4 <_sbrk_r>
  40179e:	68ba      	ldr	r2, [r7, #8]
  4017a0:	1a83      	subs	r3, r0, r2
  4017a2:	2b0f      	cmp	r3, #15
  4017a4:	ddde      	ble.n	401764 <_malloc_trim_r+0x3c>
  4017a6:	4c06      	ldr	r4, [pc, #24]	; (4017c0 <_malloc_trim_r+0x98>)
  4017a8:	4904      	ldr	r1, [pc, #16]	; (4017bc <_malloc_trim_r+0x94>)
  4017aa:	6824      	ldr	r4, [r4, #0]
  4017ac:	f043 0301 	orr.w	r3, r3, #1
  4017b0:	1b00      	subs	r0, r0, r4
  4017b2:	6053      	str	r3, [r2, #4]
  4017b4:	6008      	str	r0, [r1, #0]
  4017b6:	e7d5      	b.n	401764 <_malloc_trim_r+0x3c>
  4017b8:	20400444 	.word	0x20400444
  4017bc:	204008fc 	.word	0x204008fc
  4017c0:	20400850 	.word	0x20400850

004017c4 <_free_r>:
  4017c4:	2900      	cmp	r1, #0
  4017c6:	d045      	beq.n	401854 <_free_r+0x90>
  4017c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4017cc:	460d      	mov	r5, r1
  4017ce:	4680      	mov	r8, r0
  4017d0:	f000 ff14 	bl	4025fc <__malloc_lock>
  4017d4:	f855 7c04 	ldr.w	r7, [r5, #-4]
  4017d8:	496a      	ldr	r1, [pc, #424]	; (401984 <_free_r+0x1c0>)
  4017da:	f027 0301 	bic.w	r3, r7, #1
  4017de:	f1a5 0408 	sub.w	r4, r5, #8
  4017e2:	18e2      	adds	r2, r4, r3
  4017e4:	688e      	ldr	r6, [r1, #8]
  4017e6:	6850      	ldr	r0, [r2, #4]
  4017e8:	42b2      	cmp	r2, r6
  4017ea:	f020 0003 	bic.w	r0, r0, #3
  4017ee:	d062      	beq.n	4018b6 <_free_r+0xf2>
  4017f0:	07fe      	lsls	r6, r7, #31
  4017f2:	6050      	str	r0, [r2, #4]
  4017f4:	d40b      	bmi.n	40180e <_free_r+0x4a>
  4017f6:	f855 7c08 	ldr.w	r7, [r5, #-8]
  4017fa:	1be4      	subs	r4, r4, r7
  4017fc:	f101 0e08 	add.w	lr, r1, #8
  401800:	68a5      	ldr	r5, [r4, #8]
  401802:	4575      	cmp	r5, lr
  401804:	443b      	add	r3, r7
  401806:	d06f      	beq.n	4018e8 <_free_r+0x124>
  401808:	68e7      	ldr	r7, [r4, #12]
  40180a:	60ef      	str	r7, [r5, #12]
  40180c:	60bd      	str	r5, [r7, #8]
  40180e:	1815      	adds	r5, r2, r0
  401810:	686d      	ldr	r5, [r5, #4]
  401812:	07ed      	lsls	r5, r5, #31
  401814:	d542      	bpl.n	40189c <_free_r+0xd8>
  401816:	f043 0201 	orr.w	r2, r3, #1
  40181a:	6062      	str	r2, [r4, #4]
  40181c:	50e3      	str	r3, [r4, r3]
  40181e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  401822:	d218      	bcs.n	401856 <_free_r+0x92>
  401824:	08db      	lsrs	r3, r3, #3
  401826:	1c5a      	adds	r2, r3, #1
  401828:	684d      	ldr	r5, [r1, #4]
  40182a:	f851 7032 	ldr.w	r7, [r1, r2, lsl #3]
  40182e:	60a7      	str	r7, [r4, #8]
  401830:	2001      	movs	r0, #1
  401832:	109b      	asrs	r3, r3, #2
  401834:	fa00 f303 	lsl.w	r3, r0, r3
  401838:	eb01 00c2 	add.w	r0, r1, r2, lsl #3
  40183c:	431d      	orrs	r5, r3
  40183e:	3808      	subs	r0, #8
  401840:	60e0      	str	r0, [r4, #12]
  401842:	604d      	str	r5, [r1, #4]
  401844:	f841 4032 	str.w	r4, [r1, r2, lsl #3]
  401848:	60fc      	str	r4, [r7, #12]
  40184a:	4640      	mov	r0, r8
  40184c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  401850:	f000 bed6 	b.w	402600 <__malloc_unlock>
  401854:	4770      	bx	lr
  401856:	0a5a      	lsrs	r2, r3, #9
  401858:	2a04      	cmp	r2, #4
  40185a:	d853      	bhi.n	401904 <_free_r+0x140>
  40185c:	099a      	lsrs	r2, r3, #6
  40185e:	f102 0739 	add.w	r7, r2, #57	; 0x39
  401862:	007f      	lsls	r7, r7, #1
  401864:	f102 0538 	add.w	r5, r2, #56	; 0x38
  401868:	eb01 0087 	add.w	r0, r1, r7, lsl #2
  40186c:	f851 2027 	ldr.w	r2, [r1, r7, lsl #2]
  401870:	4944      	ldr	r1, [pc, #272]	; (401984 <_free_r+0x1c0>)
  401872:	3808      	subs	r0, #8
  401874:	4290      	cmp	r0, r2
  401876:	d04d      	beq.n	401914 <_free_r+0x150>
  401878:	6851      	ldr	r1, [r2, #4]
  40187a:	f021 0103 	bic.w	r1, r1, #3
  40187e:	428b      	cmp	r3, r1
  401880:	d202      	bcs.n	401888 <_free_r+0xc4>
  401882:	6892      	ldr	r2, [r2, #8]
  401884:	4290      	cmp	r0, r2
  401886:	d1f7      	bne.n	401878 <_free_r+0xb4>
  401888:	68d0      	ldr	r0, [r2, #12]
  40188a:	60e0      	str	r0, [r4, #12]
  40188c:	60a2      	str	r2, [r4, #8]
  40188e:	6084      	str	r4, [r0, #8]
  401890:	60d4      	str	r4, [r2, #12]
  401892:	4640      	mov	r0, r8
  401894:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  401898:	f000 beb2 	b.w	402600 <__malloc_unlock>
  40189c:	6895      	ldr	r5, [r2, #8]
  40189e:	4f3a      	ldr	r7, [pc, #232]	; (401988 <_free_r+0x1c4>)
  4018a0:	42bd      	cmp	r5, r7
  4018a2:	4403      	add	r3, r0
  4018a4:	d03f      	beq.n	401926 <_free_r+0x162>
  4018a6:	68d0      	ldr	r0, [r2, #12]
  4018a8:	60e8      	str	r0, [r5, #12]
  4018aa:	f043 0201 	orr.w	r2, r3, #1
  4018ae:	6085      	str	r5, [r0, #8]
  4018b0:	6062      	str	r2, [r4, #4]
  4018b2:	50e3      	str	r3, [r4, r3]
  4018b4:	e7b3      	b.n	40181e <_free_r+0x5a>
  4018b6:	07ff      	lsls	r7, r7, #31
  4018b8:	4403      	add	r3, r0
  4018ba:	d407      	bmi.n	4018cc <_free_r+0x108>
  4018bc:	f855 2c08 	ldr.w	r2, [r5, #-8]
  4018c0:	1aa4      	subs	r4, r4, r2
  4018c2:	4413      	add	r3, r2
  4018c4:	68a0      	ldr	r0, [r4, #8]
  4018c6:	68e2      	ldr	r2, [r4, #12]
  4018c8:	60c2      	str	r2, [r0, #12]
  4018ca:	6090      	str	r0, [r2, #8]
  4018cc:	4a2f      	ldr	r2, [pc, #188]	; (40198c <_free_r+0x1c8>)
  4018ce:	6812      	ldr	r2, [r2, #0]
  4018d0:	f043 0001 	orr.w	r0, r3, #1
  4018d4:	4293      	cmp	r3, r2
  4018d6:	6060      	str	r0, [r4, #4]
  4018d8:	608c      	str	r4, [r1, #8]
  4018da:	d3b6      	bcc.n	40184a <_free_r+0x86>
  4018dc:	4b2c      	ldr	r3, [pc, #176]	; (401990 <_free_r+0x1cc>)
  4018de:	4640      	mov	r0, r8
  4018e0:	6819      	ldr	r1, [r3, #0]
  4018e2:	f7ff ff21 	bl	401728 <_malloc_trim_r>
  4018e6:	e7b0      	b.n	40184a <_free_r+0x86>
  4018e8:	1811      	adds	r1, r2, r0
  4018ea:	6849      	ldr	r1, [r1, #4]
  4018ec:	07c9      	lsls	r1, r1, #31
  4018ee:	d444      	bmi.n	40197a <_free_r+0x1b6>
  4018f0:	6891      	ldr	r1, [r2, #8]
  4018f2:	68d2      	ldr	r2, [r2, #12]
  4018f4:	60ca      	str	r2, [r1, #12]
  4018f6:	4403      	add	r3, r0
  4018f8:	f043 0001 	orr.w	r0, r3, #1
  4018fc:	6091      	str	r1, [r2, #8]
  4018fe:	6060      	str	r0, [r4, #4]
  401900:	50e3      	str	r3, [r4, r3]
  401902:	e7a2      	b.n	40184a <_free_r+0x86>
  401904:	2a14      	cmp	r2, #20
  401906:	d817      	bhi.n	401938 <_free_r+0x174>
  401908:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  40190c:	007f      	lsls	r7, r7, #1
  40190e:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  401912:	e7a9      	b.n	401868 <_free_r+0xa4>
  401914:	10aa      	asrs	r2, r5, #2
  401916:	684b      	ldr	r3, [r1, #4]
  401918:	2501      	movs	r5, #1
  40191a:	fa05 f202 	lsl.w	r2, r5, r2
  40191e:	4313      	orrs	r3, r2
  401920:	604b      	str	r3, [r1, #4]
  401922:	4602      	mov	r2, r0
  401924:	e7b1      	b.n	40188a <_free_r+0xc6>
  401926:	f043 0201 	orr.w	r2, r3, #1
  40192a:	614c      	str	r4, [r1, #20]
  40192c:	610c      	str	r4, [r1, #16]
  40192e:	60e5      	str	r5, [r4, #12]
  401930:	60a5      	str	r5, [r4, #8]
  401932:	6062      	str	r2, [r4, #4]
  401934:	50e3      	str	r3, [r4, r3]
  401936:	e788      	b.n	40184a <_free_r+0x86>
  401938:	2a54      	cmp	r2, #84	; 0x54
  40193a:	d806      	bhi.n	40194a <_free_r+0x186>
  40193c:	0b1a      	lsrs	r2, r3, #12
  40193e:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  401942:	007f      	lsls	r7, r7, #1
  401944:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  401948:	e78e      	b.n	401868 <_free_r+0xa4>
  40194a:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  40194e:	d806      	bhi.n	40195e <_free_r+0x19a>
  401950:	0bda      	lsrs	r2, r3, #15
  401952:	f102 0778 	add.w	r7, r2, #120	; 0x78
  401956:	007f      	lsls	r7, r7, #1
  401958:	f102 0577 	add.w	r5, r2, #119	; 0x77
  40195c:	e784      	b.n	401868 <_free_r+0xa4>
  40195e:	f240 5054 	movw	r0, #1364	; 0x554
  401962:	4282      	cmp	r2, r0
  401964:	d806      	bhi.n	401974 <_free_r+0x1b0>
  401966:	0c9a      	lsrs	r2, r3, #18
  401968:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  40196c:	007f      	lsls	r7, r7, #1
  40196e:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  401972:	e779      	b.n	401868 <_free_r+0xa4>
  401974:	27fe      	movs	r7, #254	; 0xfe
  401976:	257e      	movs	r5, #126	; 0x7e
  401978:	e776      	b.n	401868 <_free_r+0xa4>
  40197a:	f043 0201 	orr.w	r2, r3, #1
  40197e:	6062      	str	r2, [r4, #4]
  401980:	50e3      	str	r3, [r4, r3]
  401982:	e762      	b.n	40184a <_free_r+0x86>
  401984:	20400444 	.word	0x20400444
  401988:	2040044c 	.word	0x2040044c
  40198c:	2040084c 	.word	0x2040084c
  401990:	204008f8 	.word	0x204008f8

00401994 <__sfvwrite_r>:
  401994:	6893      	ldr	r3, [r2, #8]
  401996:	2b00      	cmp	r3, #0
  401998:	d076      	beq.n	401a88 <__sfvwrite_r+0xf4>
  40199a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40199e:	898b      	ldrh	r3, [r1, #12]
  4019a0:	b085      	sub	sp, #20
  4019a2:	460c      	mov	r4, r1
  4019a4:	0719      	lsls	r1, r3, #28
  4019a6:	9001      	str	r0, [sp, #4]
  4019a8:	4616      	mov	r6, r2
  4019aa:	d529      	bpl.n	401a00 <__sfvwrite_r+0x6c>
  4019ac:	6922      	ldr	r2, [r4, #16]
  4019ae:	b33a      	cbz	r2, 401a00 <__sfvwrite_r+0x6c>
  4019b0:	f003 0802 	and.w	r8, r3, #2
  4019b4:	fa1f f088 	uxth.w	r0, r8
  4019b8:	6835      	ldr	r5, [r6, #0]
  4019ba:	2800      	cmp	r0, #0
  4019bc:	d02f      	beq.n	401a1e <__sfvwrite_r+0x8a>
  4019be:	f04f 0900 	mov.w	r9, #0
  4019c2:	4fb4      	ldr	r7, [pc, #720]	; (401c94 <__sfvwrite_r+0x300>)
  4019c4:	46c8      	mov	r8, r9
  4019c6:	46b2      	mov	sl, r6
  4019c8:	45b8      	cmp	r8, r7
  4019ca:	4643      	mov	r3, r8
  4019cc:	464a      	mov	r2, r9
  4019ce:	bf28      	it	cs
  4019d0:	463b      	movcs	r3, r7
  4019d2:	9801      	ldr	r0, [sp, #4]
  4019d4:	f1b8 0f00 	cmp.w	r8, #0
  4019d8:	d050      	beq.n	401a7c <__sfvwrite_r+0xe8>
  4019da:	69e1      	ldr	r1, [r4, #28]
  4019dc:	6a66      	ldr	r6, [r4, #36]	; 0x24
  4019de:	47b0      	blx	r6
  4019e0:	2800      	cmp	r0, #0
  4019e2:	dd71      	ble.n	401ac8 <__sfvwrite_r+0x134>
  4019e4:	f8da 3008 	ldr.w	r3, [sl, #8]
  4019e8:	1a1b      	subs	r3, r3, r0
  4019ea:	4481      	add	r9, r0
  4019ec:	ebc0 0808 	rsb	r8, r0, r8
  4019f0:	f8ca 3008 	str.w	r3, [sl, #8]
  4019f4:	2b00      	cmp	r3, #0
  4019f6:	d1e7      	bne.n	4019c8 <__sfvwrite_r+0x34>
  4019f8:	2000      	movs	r0, #0
  4019fa:	b005      	add	sp, #20
  4019fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401a00:	4621      	mov	r1, r4
  401a02:	9801      	ldr	r0, [sp, #4]
  401a04:	f001 f85a 	bl	402abc <__swsetup_r>
  401a08:	2800      	cmp	r0, #0
  401a0a:	f040 813a 	bne.w	401c82 <__sfvwrite_r+0x2ee>
  401a0e:	89a3      	ldrh	r3, [r4, #12]
  401a10:	6835      	ldr	r5, [r6, #0]
  401a12:	f003 0802 	and.w	r8, r3, #2
  401a16:	fa1f f088 	uxth.w	r0, r8
  401a1a:	2800      	cmp	r0, #0
  401a1c:	d1cf      	bne.n	4019be <__sfvwrite_r+0x2a>
  401a1e:	f013 0901 	ands.w	r9, r3, #1
  401a22:	d15b      	bne.n	401adc <__sfvwrite_r+0x148>
  401a24:	464f      	mov	r7, r9
  401a26:	9602      	str	r6, [sp, #8]
  401a28:	b31f      	cbz	r7, 401a72 <__sfvwrite_r+0xde>
  401a2a:	059a      	lsls	r2, r3, #22
  401a2c:	f8d4 8008 	ldr.w	r8, [r4, #8]
  401a30:	d52c      	bpl.n	401a8c <__sfvwrite_r+0xf8>
  401a32:	4547      	cmp	r7, r8
  401a34:	46c2      	mov	sl, r8
  401a36:	f0c0 80a4 	bcc.w	401b82 <__sfvwrite_r+0x1ee>
  401a3a:	f413 6f90 	tst.w	r3, #1152	; 0x480
  401a3e:	f040 80b1 	bne.w	401ba4 <__sfvwrite_r+0x210>
  401a42:	6820      	ldr	r0, [r4, #0]
  401a44:	4652      	mov	r2, sl
  401a46:	4649      	mov	r1, r9
  401a48:	f000 fd74 	bl	402534 <memmove>
  401a4c:	68a0      	ldr	r0, [r4, #8]
  401a4e:	6823      	ldr	r3, [r4, #0]
  401a50:	ebc8 0000 	rsb	r0, r8, r0
  401a54:	4453      	add	r3, sl
  401a56:	60a0      	str	r0, [r4, #8]
  401a58:	6023      	str	r3, [r4, #0]
  401a5a:	4638      	mov	r0, r7
  401a5c:	9a02      	ldr	r2, [sp, #8]
  401a5e:	6893      	ldr	r3, [r2, #8]
  401a60:	1a1b      	subs	r3, r3, r0
  401a62:	4481      	add	r9, r0
  401a64:	1a3f      	subs	r7, r7, r0
  401a66:	6093      	str	r3, [r2, #8]
  401a68:	2b00      	cmp	r3, #0
  401a6a:	d0c5      	beq.n	4019f8 <__sfvwrite_r+0x64>
  401a6c:	89a3      	ldrh	r3, [r4, #12]
  401a6e:	2f00      	cmp	r7, #0
  401a70:	d1db      	bne.n	401a2a <__sfvwrite_r+0x96>
  401a72:	f8d5 9000 	ldr.w	r9, [r5]
  401a76:	686f      	ldr	r7, [r5, #4]
  401a78:	3508      	adds	r5, #8
  401a7a:	e7d5      	b.n	401a28 <__sfvwrite_r+0x94>
  401a7c:	f8d5 9000 	ldr.w	r9, [r5]
  401a80:	f8d5 8004 	ldr.w	r8, [r5, #4]
  401a84:	3508      	adds	r5, #8
  401a86:	e79f      	b.n	4019c8 <__sfvwrite_r+0x34>
  401a88:	2000      	movs	r0, #0
  401a8a:	4770      	bx	lr
  401a8c:	6820      	ldr	r0, [r4, #0]
  401a8e:	6923      	ldr	r3, [r4, #16]
  401a90:	4298      	cmp	r0, r3
  401a92:	d803      	bhi.n	401a9c <__sfvwrite_r+0x108>
  401a94:	6961      	ldr	r1, [r4, #20]
  401a96:	428f      	cmp	r7, r1
  401a98:	f080 80b7 	bcs.w	401c0a <__sfvwrite_r+0x276>
  401a9c:	45b8      	cmp	r8, r7
  401a9e:	bf28      	it	cs
  401aa0:	46b8      	movcs	r8, r7
  401aa2:	4642      	mov	r2, r8
  401aa4:	4649      	mov	r1, r9
  401aa6:	f000 fd45 	bl	402534 <memmove>
  401aaa:	68a3      	ldr	r3, [r4, #8]
  401aac:	6822      	ldr	r2, [r4, #0]
  401aae:	ebc8 0303 	rsb	r3, r8, r3
  401ab2:	4442      	add	r2, r8
  401ab4:	60a3      	str	r3, [r4, #8]
  401ab6:	6022      	str	r2, [r4, #0]
  401ab8:	2b00      	cmp	r3, #0
  401aba:	d149      	bne.n	401b50 <__sfvwrite_r+0x1bc>
  401abc:	4621      	mov	r1, r4
  401abe:	9801      	ldr	r0, [sp, #4]
  401ac0:	f7ff fd80 	bl	4015c4 <_fflush_r>
  401ac4:	2800      	cmp	r0, #0
  401ac6:	d043      	beq.n	401b50 <__sfvwrite_r+0x1bc>
  401ac8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  401acc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  401ad0:	f04f 30ff 	mov.w	r0, #4294967295
  401ad4:	81a3      	strh	r3, [r4, #12]
  401ad6:	b005      	add	sp, #20
  401ad8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401adc:	4680      	mov	r8, r0
  401ade:	9002      	str	r0, [sp, #8]
  401ae0:	4682      	mov	sl, r0
  401ae2:	4681      	mov	r9, r0
  401ae4:	f1b9 0f00 	cmp.w	r9, #0
  401ae8:	d02a      	beq.n	401b40 <__sfvwrite_r+0x1ac>
  401aea:	9b02      	ldr	r3, [sp, #8]
  401aec:	2b00      	cmp	r3, #0
  401aee:	d04c      	beq.n	401b8a <__sfvwrite_r+0x1f6>
  401af0:	6820      	ldr	r0, [r4, #0]
  401af2:	6923      	ldr	r3, [r4, #16]
  401af4:	6962      	ldr	r2, [r4, #20]
  401af6:	45c8      	cmp	r8, r9
  401af8:	46c3      	mov	fp, r8
  401afa:	bf28      	it	cs
  401afc:	46cb      	movcs	fp, r9
  401afe:	4298      	cmp	r0, r3
  401b00:	465f      	mov	r7, fp
  401b02:	d904      	bls.n	401b0e <__sfvwrite_r+0x17a>
  401b04:	68a3      	ldr	r3, [r4, #8]
  401b06:	4413      	add	r3, r2
  401b08:	459b      	cmp	fp, r3
  401b0a:	f300 8090 	bgt.w	401c2e <__sfvwrite_r+0x29a>
  401b0e:	4593      	cmp	fp, r2
  401b10:	db20      	blt.n	401b54 <__sfvwrite_r+0x1c0>
  401b12:	4613      	mov	r3, r2
  401b14:	6a67      	ldr	r7, [r4, #36]	; 0x24
  401b16:	69e1      	ldr	r1, [r4, #28]
  401b18:	9801      	ldr	r0, [sp, #4]
  401b1a:	4652      	mov	r2, sl
  401b1c:	47b8      	blx	r7
  401b1e:	1e07      	subs	r7, r0, #0
  401b20:	ddd2      	ble.n	401ac8 <__sfvwrite_r+0x134>
  401b22:	ebb8 0807 	subs.w	r8, r8, r7
  401b26:	d023      	beq.n	401b70 <__sfvwrite_r+0x1dc>
  401b28:	68b3      	ldr	r3, [r6, #8]
  401b2a:	1bdb      	subs	r3, r3, r7
  401b2c:	44ba      	add	sl, r7
  401b2e:	ebc7 0909 	rsb	r9, r7, r9
  401b32:	60b3      	str	r3, [r6, #8]
  401b34:	2b00      	cmp	r3, #0
  401b36:	f43f af5f 	beq.w	4019f8 <__sfvwrite_r+0x64>
  401b3a:	f1b9 0f00 	cmp.w	r9, #0
  401b3e:	d1d4      	bne.n	401aea <__sfvwrite_r+0x156>
  401b40:	2300      	movs	r3, #0
  401b42:	f8d5 a000 	ldr.w	sl, [r5]
  401b46:	f8d5 9004 	ldr.w	r9, [r5, #4]
  401b4a:	9302      	str	r3, [sp, #8]
  401b4c:	3508      	adds	r5, #8
  401b4e:	e7c9      	b.n	401ae4 <__sfvwrite_r+0x150>
  401b50:	4640      	mov	r0, r8
  401b52:	e783      	b.n	401a5c <__sfvwrite_r+0xc8>
  401b54:	465a      	mov	r2, fp
  401b56:	4651      	mov	r1, sl
  401b58:	f000 fcec 	bl	402534 <memmove>
  401b5c:	68a2      	ldr	r2, [r4, #8]
  401b5e:	6823      	ldr	r3, [r4, #0]
  401b60:	ebcb 0202 	rsb	r2, fp, r2
  401b64:	445b      	add	r3, fp
  401b66:	ebb8 0807 	subs.w	r8, r8, r7
  401b6a:	60a2      	str	r2, [r4, #8]
  401b6c:	6023      	str	r3, [r4, #0]
  401b6e:	d1db      	bne.n	401b28 <__sfvwrite_r+0x194>
  401b70:	4621      	mov	r1, r4
  401b72:	9801      	ldr	r0, [sp, #4]
  401b74:	f7ff fd26 	bl	4015c4 <_fflush_r>
  401b78:	2800      	cmp	r0, #0
  401b7a:	d1a5      	bne.n	401ac8 <__sfvwrite_r+0x134>
  401b7c:	f8cd 8008 	str.w	r8, [sp, #8]
  401b80:	e7d2      	b.n	401b28 <__sfvwrite_r+0x194>
  401b82:	6820      	ldr	r0, [r4, #0]
  401b84:	46b8      	mov	r8, r7
  401b86:	46ba      	mov	sl, r7
  401b88:	e75c      	b.n	401a44 <__sfvwrite_r+0xb0>
  401b8a:	464a      	mov	r2, r9
  401b8c:	210a      	movs	r1, #10
  401b8e:	4650      	mov	r0, sl
  401b90:	f000 fbe6 	bl	402360 <memchr>
  401b94:	2800      	cmp	r0, #0
  401b96:	d06f      	beq.n	401c78 <__sfvwrite_r+0x2e4>
  401b98:	3001      	adds	r0, #1
  401b9a:	2301      	movs	r3, #1
  401b9c:	ebca 0800 	rsb	r8, sl, r0
  401ba0:	9302      	str	r3, [sp, #8]
  401ba2:	e7a5      	b.n	401af0 <__sfvwrite_r+0x15c>
  401ba4:	6962      	ldr	r2, [r4, #20]
  401ba6:	6820      	ldr	r0, [r4, #0]
  401ba8:	6921      	ldr	r1, [r4, #16]
  401baa:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  401bae:	ebc1 0a00 	rsb	sl, r1, r0
  401bb2:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  401bb6:	f10a 0001 	add.w	r0, sl, #1
  401bba:	ea4f 0868 	mov.w	r8, r8, asr #1
  401bbe:	4438      	add	r0, r7
  401bc0:	4540      	cmp	r0, r8
  401bc2:	4642      	mov	r2, r8
  401bc4:	bf84      	itt	hi
  401bc6:	4680      	movhi	r8, r0
  401bc8:	4642      	movhi	r2, r8
  401bca:	055b      	lsls	r3, r3, #21
  401bcc:	d542      	bpl.n	401c54 <__sfvwrite_r+0x2c0>
  401bce:	4611      	mov	r1, r2
  401bd0:	9801      	ldr	r0, [sp, #4]
  401bd2:	f000 f907 	bl	401de4 <_malloc_r>
  401bd6:	4683      	mov	fp, r0
  401bd8:	2800      	cmp	r0, #0
  401bda:	d055      	beq.n	401c88 <__sfvwrite_r+0x2f4>
  401bdc:	4652      	mov	r2, sl
  401bde:	6921      	ldr	r1, [r4, #16]
  401be0:	f000 fc0e 	bl	402400 <memcpy>
  401be4:	89a3      	ldrh	r3, [r4, #12]
  401be6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  401bea:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  401bee:	81a3      	strh	r3, [r4, #12]
  401bf0:	ebca 0308 	rsb	r3, sl, r8
  401bf4:	eb0b 000a 	add.w	r0, fp, sl
  401bf8:	f8c4 8014 	str.w	r8, [r4, #20]
  401bfc:	f8c4 b010 	str.w	fp, [r4, #16]
  401c00:	6020      	str	r0, [r4, #0]
  401c02:	60a3      	str	r3, [r4, #8]
  401c04:	46b8      	mov	r8, r7
  401c06:	46ba      	mov	sl, r7
  401c08:	e71c      	b.n	401a44 <__sfvwrite_r+0xb0>
  401c0a:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
  401c0e:	42bb      	cmp	r3, r7
  401c10:	bf28      	it	cs
  401c12:	463b      	movcs	r3, r7
  401c14:	464a      	mov	r2, r9
  401c16:	fb93 f3f1 	sdiv	r3, r3, r1
  401c1a:	9801      	ldr	r0, [sp, #4]
  401c1c:	6a66      	ldr	r6, [r4, #36]	; 0x24
  401c1e:	fb01 f303 	mul.w	r3, r1, r3
  401c22:	69e1      	ldr	r1, [r4, #28]
  401c24:	47b0      	blx	r6
  401c26:	2800      	cmp	r0, #0
  401c28:	f73f af18 	bgt.w	401a5c <__sfvwrite_r+0xc8>
  401c2c:	e74c      	b.n	401ac8 <__sfvwrite_r+0x134>
  401c2e:	461a      	mov	r2, r3
  401c30:	4651      	mov	r1, sl
  401c32:	9303      	str	r3, [sp, #12]
  401c34:	f000 fc7e 	bl	402534 <memmove>
  401c38:	6822      	ldr	r2, [r4, #0]
  401c3a:	9b03      	ldr	r3, [sp, #12]
  401c3c:	9801      	ldr	r0, [sp, #4]
  401c3e:	441a      	add	r2, r3
  401c40:	6022      	str	r2, [r4, #0]
  401c42:	4621      	mov	r1, r4
  401c44:	f7ff fcbe 	bl	4015c4 <_fflush_r>
  401c48:	9b03      	ldr	r3, [sp, #12]
  401c4a:	2800      	cmp	r0, #0
  401c4c:	f47f af3c 	bne.w	401ac8 <__sfvwrite_r+0x134>
  401c50:	461f      	mov	r7, r3
  401c52:	e766      	b.n	401b22 <__sfvwrite_r+0x18e>
  401c54:	9801      	ldr	r0, [sp, #4]
  401c56:	f000 fcd5 	bl	402604 <_realloc_r>
  401c5a:	4683      	mov	fp, r0
  401c5c:	2800      	cmp	r0, #0
  401c5e:	d1c7      	bne.n	401bf0 <__sfvwrite_r+0x25c>
  401c60:	9d01      	ldr	r5, [sp, #4]
  401c62:	6921      	ldr	r1, [r4, #16]
  401c64:	4628      	mov	r0, r5
  401c66:	f7ff fdad 	bl	4017c4 <_free_r>
  401c6a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  401c6e:	220c      	movs	r2, #12
  401c70:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  401c74:	602a      	str	r2, [r5, #0]
  401c76:	e729      	b.n	401acc <__sfvwrite_r+0x138>
  401c78:	2301      	movs	r3, #1
  401c7a:	f109 0801 	add.w	r8, r9, #1
  401c7e:	9302      	str	r3, [sp, #8]
  401c80:	e736      	b.n	401af0 <__sfvwrite_r+0x15c>
  401c82:	f04f 30ff 	mov.w	r0, #4294967295
  401c86:	e6b8      	b.n	4019fa <__sfvwrite_r+0x66>
  401c88:	9a01      	ldr	r2, [sp, #4]
  401c8a:	230c      	movs	r3, #12
  401c8c:	6013      	str	r3, [r2, #0]
  401c8e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  401c92:	e71b      	b.n	401acc <__sfvwrite_r+0x138>
  401c94:	7ffffc00 	.word	0x7ffffc00

00401c98 <_fwalk_reent>:
  401c98:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  401c9c:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  401ca0:	d01f      	beq.n	401ce2 <_fwalk_reent+0x4a>
  401ca2:	4688      	mov	r8, r1
  401ca4:	4606      	mov	r6, r0
  401ca6:	f04f 0900 	mov.w	r9, #0
  401caa:	687d      	ldr	r5, [r7, #4]
  401cac:	68bc      	ldr	r4, [r7, #8]
  401cae:	3d01      	subs	r5, #1
  401cb0:	d411      	bmi.n	401cd6 <_fwalk_reent+0x3e>
  401cb2:	89a3      	ldrh	r3, [r4, #12]
  401cb4:	2b01      	cmp	r3, #1
  401cb6:	f105 35ff 	add.w	r5, r5, #4294967295
  401cba:	d908      	bls.n	401cce <_fwalk_reent+0x36>
  401cbc:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  401cc0:	3301      	adds	r3, #1
  401cc2:	4621      	mov	r1, r4
  401cc4:	4630      	mov	r0, r6
  401cc6:	d002      	beq.n	401cce <_fwalk_reent+0x36>
  401cc8:	47c0      	blx	r8
  401cca:	ea49 0900 	orr.w	r9, r9, r0
  401cce:	1c6b      	adds	r3, r5, #1
  401cd0:	f104 0468 	add.w	r4, r4, #104	; 0x68
  401cd4:	d1ed      	bne.n	401cb2 <_fwalk_reent+0x1a>
  401cd6:	683f      	ldr	r7, [r7, #0]
  401cd8:	2f00      	cmp	r7, #0
  401cda:	d1e6      	bne.n	401caa <_fwalk_reent+0x12>
  401cdc:	4648      	mov	r0, r9
  401cde:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  401ce2:	46b9      	mov	r9, r7
  401ce4:	4648      	mov	r0, r9
  401ce6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  401cea:	bf00      	nop

00401cec <__swhatbuf_r>:
  401cec:	b570      	push	{r4, r5, r6, lr}
  401cee:	460d      	mov	r5, r1
  401cf0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  401cf4:	2900      	cmp	r1, #0
  401cf6:	b090      	sub	sp, #64	; 0x40
  401cf8:	4614      	mov	r4, r2
  401cfa:	461e      	mov	r6, r3
  401cfc:	db14      	blt.n	401d28 <__swhatbuf_r+0x3c>
  401cfe:	aa01      	add	r2, sp, #4
  401d00:	f000 ffe6 	bl	402cd0 <_fstat_r>
  401d04:	2800      	cmp	r0, #0
  401d06:	db0f      	blt.n	401d28 <__swhatbuf_r+0x3c>
  401d08:	9a02      	ldr	r2, [sp, #8]
  401d0a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  401d0e:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  401d12:	fab2 f282 	clz	r2, r2
  401d16:	0952      	lsrs	r2, r2, #5
  401d18:	f44f 6380 	mov.w	r3, #1024	; 0x400
  401d1c:	f44f 6000 	mov.w	r0, #2048	; 0x800
  401d20:	6032      	str	r2, [r6, #0]
  401d22:	6023      	str	r3, [r4, #0]
  401d24:	b010      	add	sp, #64	; 0x40
  401d26:	bd70      	pop	{r4, r5, r6, pc}
  401d28:	89a8      	ldrh	r0, [r5, #12]
  401d2a:	f000 0080 	and.w	r0, r0, #128	; 0x80
  401d2e:	b282      	uxth	r2, r0
  401d30:	2000      	movs	r0, #0
  401d32:	6030      	str	r0, [r6, #0]
  401d34:	b11a      	cbz	r2, 401d3e <__swhatbuf_r+0x52>
  401d36:	2340      	movs	r3, #64	; 0x40
  401d38:	6023      	str	r3, [r4, #0]
  401d3a:	b010      	add	sp, #64	; 0x40
  401d3c:	bd70      	pop	{r4, r5, r6, pc}
  401d3e:	f44f 6380 	mov.w	r3, #1024	; 0x400
  401d42:	4610      	mov	r0, r2
  401d44:	6023      	str	r3, [r4, #0]
  401d46:	b010      	add	sp, #64	; 0x40
  401d48:	bd70      	pop	{r4, r5, r6, pc}
  401d4a:	bf00      	nop

00401d4c <__smakebuf_r>:
  401d4c:	898a      	ldrh	r2, [r1, #12]
  401d4e:	0792      	lsls	r2, r2, #30
  401d50:	460b      	mov	r3, r1
  401d52:	d506      	bpl.n	401d62 <__smakebuf_r+0x16>
  401d54:	f101 0243 	add.w	r2, r1, #67	; 0x43
  401d58:	2101      	movs	r1, #1
  401d5a:	601a      	str	r2, [r3, #0]
  401d5c:	611a      	str	r2, [r3, #16]
  401d5e:	6159      	str	r1, [r3, #20]
  401d60:	4770      	bx	lr
  401d62:	b5f0      	push	{r4, r5, r6, r7, lr}
  401d64:	b083      	sub	sp, #12
  401d66:	ab01      	add	r3, sp, #4
  401d68:	466a      	mov	r2, sp
  401d6a:	460c      	mov	r4, r1
  401d6c:	4605      	mov	r5, r0
  401d6e:	f7ff ffbd 	bl	401cec <__swhatbuf_r>
  401d72:	9900      	ldr	r1, [sp, #0]
  401d74:	4606      	mov	r6, r0
  401d76:	4628      	mov	r0, r5
  401d78:	f000 f834 	bl	401de4 <_malloc_r>
  401d7c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  401d80:	b1d0      	cbz	r0, 401db8 <__smakebuf_r+0x6c>
  401d82:	9a01      	ldr	r2, [sp, #4]
  401d84:	4f12      	ldr	r7, [pc, #72]	; (401dd0 <__smakebuf_r+0x84>)
  401d86:	9900      	ldr	r1, [sp, #0]
  401d88:	63ef      	str	r7, [r5, #60]	; 0x3c
  401d8a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  401d8e:	81a3      	strh	r3, [r4, #12]
  401d90:	6020      	str	r0, [r4, #0]
  401d92:	6120      	str	r0, [r4, #16]
  401d94:	6161      	str	r1, [r4, #20]
  401d96:	b91a      	cbnz	r2, 401da0 <__smakebuf_r+0x54>
  401d98:	4333      	orrs	r3, r6
  401d9a:	81a3      	strh	r3, [r4, #12]
  401d9c:	b003      	add	sp, #12
  401d9e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  401da0:	4628      	mov	r0, r5
  401da2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  401da6:	f000 ffa7 	bl	402cf8 <_isatty_r>
  401daa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  401dae:	2800      	cmp	r0, #0
  401db0:	d0f2      	beq.n	401d98 <__smakebuf_r+0x4c>
  401db2:	f043 0301 	orr.w	r3, r3, #1
  401db6:	e7ef      	b.n	401d98 <__smakebuf_r+0x4c>
  401db8:	059a      	lsls	r2, r3, #22
  401dba:	d4ef      	bmi.n	401d9c <__smakebuf_r+0x50>
  401dbc:	f104 0243 	add.w	r2, r4, #67	; 0x43
  401dc0:	f043 0302 	orr.w	r3, r3, #2
  401dc4:	2101      	movs	r1, #1
  401dc6:	81a3      	strh	r3, [r4, #12]
  401dc8:	6022      	str	r2, [r4, #0]
  401dca:	6122      	str	r2, [r4, #16]
  401dcc:	6161      	str	r1, [r4, #20]
  401dce:	e7e5      	b.n	401d9c <__smakebuf_r+0x50>
  401dd0:	004015f1 	.word	0x004015f1

00401dd4 <malloc>:
  401dd4:	4b02      	ldr	r3, [pc, #8]	; (401de0 <malloc+0xc>)
  401dd6:	4601      	mov	r1, r0
  401dd8:	6818      	ldr	r0, [r3, #0]
  401dda:	f000 b803 	b.w	401de4 <_malloc_r>
  401dde:	bf00      	nop
  401de0:	20400440 	.word	0x20400440

00401de4 <_malloc_r>:
  401de4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401de8:	f101 050b 	add.w	r5, r1, #11
  401dec:	2d16      	cmp	r5, #22
  401dee:	b083      	sub	sp, #12
  401df0:	4606      	mov	r6, r0
  401df2:	f240 809f 	bls.w	401f34 <_malloc_r+0x150>
  401df6:	f035 0507 	bics.w	r5, r5, #7
  401dfa:	f100 80bf 	bmi.w	401f7c <_malloc_r+0x198>
  401dfe:	42a9      	cmp	r1, r5
  401e00:	f200 80bc 	bhi.w	401f7c <_malloc_r+0x198>
  401e04:	f000 fbfa 	bl	4025fc <__malloc_lock>
  401e08:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
  401e0c:	f0c0 829c 	bcc.w	402348 <_malloc_r+0x564>
  401e10:	0a6b      	lsrs	r3, r5, #9
  401e12:	f000 80ba 	beq.w	401f8a <_malloc_r+0x1a6>
  401e16:	2b04      	cmp	r3, #4
  401e18:	f200 8183 	bhi.w	402122 <_malloc_r+0x33e>
  401e1c:	09a8      	lsrs	r0, r5, #6
  401e1e:	f100 0e39 	add.w	lr, r0, #57	; 0x39
  401e22:	ea4f 034e 	mov.w	r3, lr, lsl #1
  401e26:	3038      	adds	r0, #56	; 0x38
  401e28:	4fc4      	ldr	r7, [pc, #784]	; (40213c <_malloc_r+0x358>)
  401e2a:	eb07 0383 	add.w	r3, r7, r3, lsl #2
  401e2e:	f1a3 0108 	sub.w	r1, r3, #8
  401e32:	685c      	ldr	r4, [r3, #4]
  401e34:	42a1      	cmp	r1, r4
  401e36:	d107      	bne.n	401e48 <_malloc_r+0x64>
  401e38:	e0ac      	b.n	401f94 <_malloc_r+0x1b0>
  401e3a:	2a00      	cmp	r2, #0
  401e3c:	f280 80ac 	bge.w	401f98 <_malloc_r+0x1b4>
  401e40:	68e4      	ldr	r4, [r4, #12]
  401e42:	42a1      	cmp	r1, r4
  401e44:	f000 80a6 	beq.w	401f94 <_malloc_r+0x1b0>
  401e48:	6863      	ldr	r3, [r4, #4]
  401e4a:	f023 0303 	bic.w	r3, r3, #3
  401e4e:	1b5a      	subs	r2, r3, r5
  401e50:	2a0f      	cmp	r2, #15
  401e52:	ddf2      	ble.n	401e3a <_malloc_r+0x56>
  401e54:	49b9      	ldr	r1, [pc, #740]	; (40213c <_malloc_r+0x358>)
  401e56:	693c      	ldr	r4, [r7, #16]
  401e58:	f101 0e08 	add.w	lr, r1, #8
  401e5c:	4574      	cmp	r4, lr
  401e5e:	f000 81b3 	beq.w	4021c8 <_malloc_r+0x3e4>
  401e62:	6863      	ldr	r3, [r4, #4]
  401e64:	f023 0303 	bic.w	r3, r3, #3
  401e68:	1b5a      	subs	r2, r3, r5
  401e6a:	2a0f      	cmp	r2, #15
  401e6c:	f300 8199 	bgt.w	4021a2 <_malloc_r+0x3be>
  401e70:	2a00      	cmp	r2, #0
  401e72:	f8c1 e014 	str.w	lr, [r1, #20]
  401e76:	f8c1 e010 	str.w	lr, [r1, #16]
  401e7a:	f280 809e 	bge.w	401fba <_malloc_r+0x1d6>
  401e7e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  401e82:	f080 8167 	bcs.w	402154 <_malloc_r+0x370>
  401e86:	08db      	lsrs	r3, r3, #3
  401e88:	f103 0c01 	add.w	ip, r3, #1
  401e8c:	2201      	movs	r2, #1
  401e8e:	109b      	asrs	r3, r3, #2
  401e90:	fa02 f303 	lsl.w	r3, r2, r3
  401e94:	684a      	ldr	r2, [r1, #4]
  401e96:	f851 803c 	ldr.w	r8, [r1, ip, lsl #3]
  401e9a:	f8c4 8008 	str.w	r8, [r4, #8]
  401e9e:	eb01 09cc 	add.w	r9, r1, ip, lsl #3
  401ea2:	431a      	orrs	r2, r3
  401ea4:	f1a9 0308 	sub.w	r3, r9, #8
  401ea8:	60e3      	str	r3, [r4, #12]
  401eaa:	604a      	str	r2, [r1, #4]
  401eac:	f841 403c 	str.w	r4, [r1, ip, lsl #3]
  401eb0:	f8c8 400c 	str.w	r4, [r8, #12]
  401eb4:	1083      	asrs	r3, r0, #2
  401eb6:	2401      	movs	r4, #1
  401eb8:	409c      	lsls	r4, r3
  401eba:	4294      	cmp	r4, r2
  401ebc:	f200 808a 	bhi.w	401fd4 <_malloc_r+0x1f0>
  401ec0:	4214      	tst	r4, r2
  401ec2:	d106      	bne.n	401ed2 <_malloc_r+0xee>
  401ec4:	f020 0003 	bic.w	r0, r0, #3
  401ec8:	0064      	lsls	r4, r4, #1
  401eca:	4214      	tst	r4, r2
  401ecc:	f100 0004 	add.w	r0, r0, #4
  401ed0:	d0fa      	beq.n	401ec8 <_malloc_r+0xe4>
  401ed2:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  401ed6:	46cc      	mov	ip, r9
  401ed8:	4680      	mov	r8, r0
  401eda:	f8dc 100c 	ldr.w	r1, [ip, #12]
  401ede:	458c      	cmp	ip, r1
  401ee0:	d107      	bne.n	401ef2 <_malloc_r+0x10e>
  401ee2:	e173      	b.n	4021cc <_malloc_r+0x3e8>
  401ee4:	2a00      	cmp	r2, #0
  401ee6:	f280 8181 	bge.w	4021ec <_malloc_r+0x408>
  401eea:	68c9      	ldr	r1, [r1, #12]
  401eec:	458c      	cmp	ip, r1
  401eee:	f000 816d 	beq.w	4021cc <_malloc_r+0x3e8>
  401ef2:	684b      	ldr	r3, [r1, #4]
  401ef4:	f023 0303 	bic.w	r3, r3, #3
  401ef8:	1b5a      	subs	r2, r3, r5
  401efa:	2a0f      	cmp	r2, #15
  401efc:	ddf2      	ble.n	401ee4 <_malloc_r+0x100>
  401efe:	460c      	mov	r4, r1
  401f00:	f8d1 c00c 	ldr.w	ip, [r1, #12]
  401f04:	f854 8f08 	ldr.w	r8, [r4, #8]!
  401f08:	194b      	adds	r3, r1, r5
  401f0a:	f045 0501 	orr.w	r5, r5, #1
  401f0e:	604d      	str	r5, [r1, #4]
  401f10:	f042 0101 	orr.w	r1, r2, #1
  401f14:	f8c8 c00c 	str.w	ip, [r8, #12]
  401f18:	4630      	mov	r0, r6
  401f1a:	f8cc 8008 	str.w	r8, [ip, #8]
  401f1e:	617b      	str	r3, [r7, #20]
  401f20:	613b      	str	r3, [r7, #16]
  401f22:	f8c3 e00c 	str.w	lr, [r3, #12]
  401f26:	f8c3 e008 	str.w	lr, [r3, #8]
  401f2a:	6059      	str	r1, [r3, #4]
  401f2c:	509a      	str	r2, [r3, r2]
  401f2e:	f000 fb67 	bl	402600 <__malloc_unlock>
  401f32:	e01f      	b.n	401f74 <_malloc_r+0x190>
  401f34:	2910      	cmp	r1, #16
  401f36:	d821      	bhi.n	401f7c <_malloc_r+0x198>
  401f38:	f000 fb60 	bl	4025fc <__malloc_lock>
  401f3c:	2510      	movs	r5, #16
  401f3e:	2306      	movs	r3, #6
  401f40:	2002      	movs	r0, #2
  401f42:	4f7e      	ldr	r7, [pc, #504]	; (40213c <_malloc_r+0x358>)
  401f44:	eb07 0383 	add.w	r3, r7, r3, lsl #2
  401f48:	f1a3 0208 	sub.w	r2, r3, #8
  401f4c:	685c      	ldr	r4, [r3, #4]
  401f4e:	4294      	cmp	r4, r2
  401f50:	f000 8145 	beq.w	4021de <_malloc_r+0x3fa>
  401f54:	6863      	ldr	r3, [r4, #4]
  401f56:	68e1      	ldr	r1, [r4, #12]
  401f58:	68a5      	ldr	r5, [r4, #8]
  401f5a:	f023 0303 	bic.w	r3, r3, #3
  401f5e:	4423      	add	r3, r4
  401f60:	4630      	mov	r0, r6
  401f62:	685a      	ldr	r2, [r3, #4]
  401f64:	60e9      	str	r1, [r5, #12]
  401f66:	f042 0201 	orr.w	r2, r2, #1
  401f6a:	608d      	str	r5, [r1, #8]
  401f6c:	605a      	str	r2, [r3, #4]
  401f6e:	f000 fb47 	bl	402600 <__malloc_unlock>
  401f72:	3408      	adds	r4, #8
  401f74:	4620      	mov	r0, r4
  401f76:	b003      	add	sp, #12
  401f78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401f7c:	2400      	movs	r4, #0
  401f7e:	230c      	movs	r3, #12
  401f80:	4620      	mov	r0, r4
  401f82:	6033      	str	r3, [r6, #0]
  401f84:	b003      	add	sp, #12
  401f86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401f8a:	2380      	movs	r3, #128	; 0x80
  401f8c:	f04f 0e40 	mov.w	lr, #64	; 0x40
  401f90:	203f      	movs	r0, #63	; 0x3f
  401f92:	e749      	b.n	401e28 <_malloc_r+0x44>
  401f94:	4670      	mov	r0, lr
  401f96:	e75d      	b.n	401e54 <_malloc_r+0x70>
  401f98:	4423      	add	r3, r4
  401f9a:	68e1      	ldr	r1, [r4, #12]
  401f9c:	685a      	ldr	r2, [r3, #4]
  401f9e:	68a5      	ldr	r5, [r4, #8]
  401fa0:	f042 0201 	orr.w	r2, r2, #1
  401fa4:	60e9      	str	r1, [r5, #12]
  401fa6:	4630      	mov	r0, r6
  401fa8:	608d      	str	r5, [r1, #8]
  401faa:	605a      	str	r2, [r3, #4]
  401fac:	f000 fb28 	bl	402600 <__malloc_unlock>
  401fb0:	3408      	adds	r4, #8
  401fb2:	4620      	mov	r0, r4
  401fb4:	b003      	add	sp, #12
  401fb6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401fba:	4423      	add	r3, r4
  401fbc:	4630      	mov	r0, r6
  401fbe:	685a      	ldr	r2, [r3, #4]
  401fc0:	f042 0201 	orr.w	r2, r2, #1
  401fc4:	605a      	str	r2, [r3, #4]
  401fc6:	f000 fb1b 	bl	402600 <__malloc_unlock>
  401fca:	3408      	adds	r4, #8
  401fcc:	4620      	mov	r0, r4
  401fce:	b003      	add	sp, #12
  401fd0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401fd4:	68bc      	ldr	r4, [r7, #8]
  401fd6:	6863      	ldr	r3, [r4, #4]
  401fd8:	f023 0803 	bic.w	r8, r3, #3
  401fdc:	45a8      	cmp	r8, r5
  401fde:	d304      	bcc.n	401fea <_malloc_r+0x206>
  401fe0:	ebc5 0308 	rsb	r3, r5, r8
  401fe4:	2b0f      	cmp	r3, #15
  401fe6:	f300 808c 	bgt.w	402102 <_malloc_r+0x31e>
  401fea:	4b55      	ldr	r3, [pc, #340]	; (402140 <_malloc_r+0x35c>)
  401fec:	f8df 9160 	ldr.w	r9, [pc, #352]	; 402150 <_malloc_r+0x36c>
  401ff0:	681a      	ldr	r2, [r3, #0]
  401ff2:	f8d9 3000 	ldr.w	r3, [r9]
  401ff6:	3301      	adds	r3, #1
  401ff8:	442a      	add	r2, r5
  401ffa:	eb04 0a08 	add.w	sl, r4, r8
  401ffe:	f000 8160 	beq.w	4022c2 <_malloc_r+0x4de>
  402002:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
  402006:	320f      	adds	r2, #15
  402008:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
  40200c:	f022 020f 	bic.w	r2, r2, #15
  402010:	4611      	mov	r1, r2
  402012:	4630      	mov	r0, r6
  402014:	9201      	str	r2, [sp, #4]
  402016:	f000 fce5 	bl	4029e4 <_sbrk_r>
  40201a:	f1b0 3fff 	cmp.w	r0, #4294967295
  40201e:	4683      	mov	fp, r0
  402020:	9a01      	ldr	r2, [sp, #4]
  402022:	f000 8158 	beq.w	4022d6 <_malloc_r+0x4f2>
  402026:	4582      	cmp	sl, r0
  402028:	f200 80fc 	bhi.w	402224 <_malloc_r+0x440>
  40202c:	4b45      	ldr	r3, [pc, #276]	; (402144 <_malloc_r+0x360>)
  40202e:	6819      	ldr	r1, [r3, #0]
  402030:	45da      	cmp	sl, fp
  402032:	4411      	add	r1, r2
  402034:	6019      	str	r1, [r3, #0]
  402036:	f000 8153 	beq.w	4022e0 <_malloc_r+0x4fc>
  40203a:	f8d9 0000 	ldr.w	r0, [r9]
  40203e:	f8df e110 	ldr.w	lr, [pc, #272]	; 402150 <_malloc_r+0x36c>
  402042:	3001      	adds	r0, #1
  402044:	bf1b      	ittet	ne
  402046:	ebca 0a0b 	rsbne	sl, sl, fp
  40204a:	4451      	addne	r1, sl
  40204c:	f8ce b000 	streq.w	fp, [lr]
  402050:	6019      	strne	r1, [r3, #0]
  402052:	f01b 0107 	ands.w	r1, fp, #7
  402056:	f000 8117 	beq.w	402288 <_malloc_r+0x4a4>
  40205a:	f1c1 0008 	rsb	r0, r1, #8
  40205e:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  402062:	4483      	add	fp, r0
  402064:	3108      	adds	r1, #8
  402066:	445a      	add	r2, fp
  402068:	f3c2 020b 	ubfx	r2, r2, #0, #12
  40206c:	ebc2 0901 	rsb	r9, r2, r1
  402070:	4649      	mov	r1, r9
  402072:	4630      	mov	r0, r6
  402074:	9301      	str	r3, [sp, #4]
  402076:	f000 fcb5 	bl	4029e4 <_sbrk_r>
  40207a:	1c43      	adds	r3, r0, #1
  40207c:	9b01      	ldr	r3, [sp, #4]
  40207e:	f000 813f 	beq.w	402300 <_malloc_r+0x51c>
  402082:	ebcb 0200 	rsb	r2, fp, r0
  402086:	444a      	add	r2, r9
  402088:	f042 0201 	orr.w	r2, r2, #1
  40208c:	6819      	ldr	r1, [r3, #0]
  40208e:	f8c7 b008 	str.w	fp, [r7, #8]
  402092:	4449      	add	r1, r9
  402094:	42bc      	cmp	r4, r7
  402096:	f8cb 2004 	str.w	r2, [fp, #4]
  40209a:	6019      	str	r1, [r3, #0]
  40209c:	f8df 90a4 	ldr.w	r9, [pc, #164]	; 402144 <_malloc_r+0x360>
  4020a0:	d016      	beq.n	4020d0 <_malloc_r+0x2ec>
  4020a2:	f1b8 0f0f 	cmp.w	r8, #15
  4020a6:	f240 80fd 	bls.w	4022a4 <_malloc_r+0x4c0>
  4020aa:	6862      	ldr	r2, [r4, #4]
  4020ac:	f1a8 030c 	sub.w	r3, r8, #12
  4020b0:	f023 0307 	bic.w	r3, r3, #7
  4020b4:	18e0      	adds	r0, r4, r3
  4020b6:	f002 0201 	and.w	r2, r2, #1
  4020ba:	f04f 0e05 	mov.w	lr, #5
  4020be:	431a      	orrs	r2, r3
  4020c0:	2b0f      	cmp	r3, #15
  4020c2:	6062      	str	r2, [r4, #4]
  4020c4:	f8c0 e004 	str.w	lr, [r0, #4]
  4020c8:	f8c0 e008 	str.w	lr, [r0, #8]
  4020cc:	f200 811c 	bhi.w	402308 <_malloc_r+0x524>
  4020d0:	4b1d      	ldr	r3, [pc, #116]	; (402148 <_malloc_r+0x364>)
  4020d2:	68bc      	ldr	r4, [r7, #8]
  4020d4:	681a      	ldr	r2, [r3, #0]
  4020d6:	4291      	cmp	r1, r2
  4020d8:	bf88      	it	hi
  4020da:	6019      	strhi	r1, [r3, #0]
  4020dc:	4b1b      	ldr	r3, [pc, #108]	; (40214c <_malloc_r+0x368>)
  4020de:	681a      	ldr	r2, [r3, #0]
  4020e0:	4291      	cmp	r1, r2
  4020e2:	6862      	ldr	r2, [r4, #4]
  4020e4:	bf88      	it	hi
  4020e6:	6019      	strhi	r1, [r3, #0]
  4020e8:	f022 0203 	bic.w	r2, r2, #3
  4020ec:	4295      	cmp	r5, r2
  4020ee:	eba2 0305 	sub.w	r3, r2, r5
  4020f2:	d801      	bhi.n	4020f8 <_malloc_r+0x314>
  4020f4:	2b0f      	cmp	r3, #15
  4020f6:	dc04      	bgt.n	402102 <_malloc_r+0x31e>
  4020f8:	4630      	mov	r0, r6
  4020fa:	f000 fa81 	bl	402600 <__malloc_unlock>
  4020fe:	2400      	movs	r4, #0
  402100:	e738      	b.n	401f74 <_malloc_r+0x190>
  402102:	1962      	adds	r2, r4, r5
  402104:	f043 0301 	orr.w	r3, r3, #1
  402108:	f045 0501 	orr.w	r5, r5, #1
  40210c:	6065      	str	r5, [r4, #4]
  40210e:	4630      	mov	r0, r6
  402110:	60ba      	str	r2, [r7, #8]
  402112:	6053      	str	r3, [r2, #4]
  402114:	f000 fa74 	bl	402600 <__malloc_unlock>
  402118:	3408      	adds	r4, #8
  40211a:	4620      	mov	r0, r4
  40211c:	b003      	add	sp, #12
  40211e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402122:	2b14      	cmp	r3, #20
  402124:	d971      	bls.n	40220a <_malloc_r+0x426>
  402126:	2b54      	cmp	r3, #84	; 0x54
  402128:	f200 80a4 	bhi.w	402274 <_malloc_r+0x490>
  40212c:	0b28      	lsrs	r0, r5, #12
  40212e:	f100 0e6f 	add.w	lr, r0, #111	; 0x6f
  402132:	ea4f 034e 	mov.w	r3, lr, lsl #1
  402136:	306e      	adds	r0, #110	; 0x6e
  402138:	e676      	b.n	401e28 <_malloc_r+0x44>
  40213a:	bf00      	nop
  40213c:	20400444 	.word	0x20400444
  402140:	204008f8 	.word	0x204008f8
  402144:	204008fc 	.word	0x204008fc
  402148:	204008f4 	.word	0x204008f4
  40214c:	204008f0 	.word	0x204008f0
  402150:	20400850 	.word	0x20400850
  402154:	0a5a      	lsrs	r2, r3, #9
  402156:	2a04      	cmp	r2, #4
  402158:	d95e      	bls.n	402218 <_malloc_r+0x434>
  40215a:	2a14      	cmp	r2, #20
  40215c:	f200 80b3 	bhi.w	4022c6 <_malloc_r+0x4e2>
  402160:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  402164:	0049      	lsls	r1, r1, #1
  402166:	325b      	adds	r2, #91	; 0x5b
  402168:	eb07 0c81 	add.w	ip, r7, r1, lsl #2
  40216c:	f857 1021 	ldr.w	r1, [r7, r1, lsl #2]
  402170:	f8df 81dc 	ldr.w	r8, [pc, #476]	; 402350 <_malloc_r+0x56c>
  402174:	f1ac 0c08 	sub.w	ip, ip, #8
  402178:	458c      	cmp	ip, r1
  40217a:	f000 8088 	beq.w	40228e <_malloc_r+0x4aa>
  40217e:	684a      	ldr	r2, [r1, #4]
  402180:	f022 0203 	bic.w	r2, r2, #3
  402184:	4293      	cmp	r3, r2
  402186:	d202      	bcs.n	40218e <_malloc_r+0x3aa>
  402188:	6889      	ldr	r1, [r1, #8]
  40218a:	458c      	cmp	ip, r1
  40218c:	d1f7      	bne.n	40217e <_malloc_r+0x39a>
  40218e:	f8d1 c00c 	ldr.w	ip, [r1, #12]
  402192:	687a      	ldr	r2, [r7, #4]
  402194:	f8c4 c00c 	str.w	ip, [r4, #12]
  402198:	60a1      	str	r1, [r4, #8]
  40219a:	f8cc 4008 	str.w	r4, [ip, #8]
  40219e:	60cc      	str	r4, [r1, #12]
  4021a0:	e688      	b.n	401eb4 <_malloc_r+0xd0>
  4021a2:	1963      	adds	r3, r4, r5
  4021a4:	f042 0701 	orr.w	r7, r2, #1
  4021a8:	f045 0501 	orr.w	r5, r5, #1
  4021ac:	6065      	str	r5, [r4, #4]
  4021ae:	4630      	mov	r0, r6
  4021b0:	614b      	str	r3, [r1, #20]
  4021b2:	610b      	str	r3, [r1, #16]
  4021b4:	f8c3 e00c 	str.w	lr, [r3, #12]
  4021b8:	f8c3 e008 	str.w	lr, [r3, #8]
  4021bc:	605f      	str	r7, [r3, #4]
  4021be:	509a      	str	r2, [r3, r2]
  4021c0:	3408      	adds	r4, #8
  4021c2:	f000 fa1d 	bl	402600 <__malloc_unlock>
  4021c6:	e6d5      	b.n	401f74 <_malloc_r+0x190>
  4021c8:	684a      	ldr	r2, [r1, #4]
  4021ca:	e673      	b.n	401eb4 <_malloc_r+0xd0>
  4021cc:	f108 0801 	add.w	r8, r8, #1
  4021d0:	f018 0f03 	tst.w	r8, #3
  4021d4:	f10c 0c08 	add.w	ip, ip, #8
  4021d8:	f47f ae7f 	bne.w	401eda <_malloc_r+0xf6>
  4021dc:	e030      	b.n	402240 <_malloc_r+0x45c>
  4021de:	68dc      	ldr	r4, [r3, #12]
  4021e0:	42a3      	cmp	r3, r4
  4021e2:	bf08      	it	eq
  4021e4:	3002      	addeq	r0, #2
  4021e6:	f43f ae35 	beq.w	401e54 <_malloc_r+0x70>
  4021ea:	e6b3      	b.n	401f54 <_malloc_r+0x170>
  4021ec:	440b      	add	r3, r1
  4021ee:	460c      	mov	r4, r1
  4021f0:	685a      	ldr	r2, [r3, #4]
  4021f2:	68c9      	ldr	r1, [r1, #12]
  4021f4:	f854 5f08 	ldr.w	r5, [r4, #8]!
  4021f8:	f042 0201 	orr.w	r2, r2, #1
  4021fc:	605a      	str	r2, [r3, #4]
  4021fe:	4630      	mov	r0, r6
  402200:	60e9      	str	r1, [r5, #12]
  402202:	608d      	str	r5, [r1, #8]
  402204:	f000 f9fc 	bl	402600 <__malloc_unlock>
  402208:	e6b4      	b.n	401f74 <_malloc_r+0x190>
  40220a:	f103 0e5c 	add.w	lr, r3, #92	; 0x5c
  40220e:	f103 005b 	add.w	r0, r3, #91	; 0x5b
  402212:	ea4f 034e 	mov.w	r3, lr, lsl #1
  402216:	e607      	b.n	401e28 <_malloc_r+0x44>
  402218:	099a      	lsrs	r2, r3, #6
  40221a:	f102 0139 	add.w	r1, r2, #57	; 0x39
  40221e:	0049      	lsls	r1, r1, #1
  402220:	3238      	adds	r2, #56	; 0x38
  402222:	e7a1      	b.n	402168 <_malloc_r+0x384>
  402224:	42bc      	cmp	r4, r7
  402226:	4b4a      	ldr	r3, [pc, #296]	; (402350 <_malloc_r+0x56c>)
  402228:	f43f af00 	beq.w	40202c <_malloc_r+0x248>
  40222c:	689c      	ldr	r4, [r3, #8]
  40222e:	6862      	ldr	r2, [r4, #4]
  402230:	f022 0203 	bic.w	r2, r2, #3
  402234:	e75a      	b.n	4020ec <_malloc_r+0x308>
  402236:	f859 3908 	ldr.w	r3, [r9], #-8
  40223a:	4599      	cmp	r9, r3
  40223c:	f040 8082 	bne.w	402344 <_malloc_r+0x560>
  402240:	f010 0f03 	tst.w	r0, #3
  402244:	f100 30ff 	add.w	r0, r0, #4294967295
  402248:	d1f5      	bne.n	402236 <_malloc_r+0x452>
  40224a:	687b      	ldr	r3, [r7, #4]
  40224c:	ea23 0304 	bic.w	r3, r3, r4
  402250:	607b      	str	r3, [r7, #4]
  402252:	0064      	lsls	r4, r4, #1
  402254:	429c      	cmp	r4, r3
  402256:	f63f aebd 	bhi.w	401fd4 <_malloc_r+0x1f0>
  40225a:	2c00      	cmp	r4, #0
  40225c:	f43f aeba 	beq.w	401fd4 <_malloc_r+0x1f0>
  402260:	421c      	tst	r4, r3
  402262:	4640      	mov	r0, r8
  402264:	f47f ae35 	bne.w	401ed2 <_malloc_r+0xee>
  402268:	0064      	lsls	r4, r4, #1
  40226a:	421c      	tst	r4, r3
  40226c:	f100 0004 	add.w	r0, r0, #4
  402270:	d0fa      	beq.n	402268 <_malloc_r+0x484>
  402272:	e62e      	b.n	401ed2 <_malloc_r+0xee>
  402274:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  402278:	d818      	bhi.n	4022ac <_malloc_r+0x4c8>
  40227a:	0be8      	lsrs	r0, r5, #15
  40227c:	f100 0e78 	add.w	lr, r0, #120	; 0x78
  402280:	ea4f 034e 	mov.w	r3, lr, lsl #1
  402284:	3077      	adds	r0, #119	; 0x77
  402286:	e5cf      	b.n	401e28 <_malloc_r+0x44>
  402288:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  40228c:	e6eb      	b.n	402066 <_malloc_r+0x282>
  40228e:	2101      	movs	r1, #1
  402290:	f8d8 3004 	ldr.w	r3, [r8, #4]
  402294:	1092      	asrs	r2, r2, #2
  402296:	fa01 f202 	lsl.w	r2, r1, r2
  40229a:	431a      	orrs	r2, r3
  40229c:	f8c8 2004 	str.w	r2, [r8, #4]
  4022a0:	4661      	mov	r1, ip
  4022a2:	e777      	b.n	402194 <_malloc_r+0x3b0>
  4022a4:	2301      	movs	r3, #1
  4022a6:	f8cb 3004 	str.w	r3, [fp, #4]
  4022aa:	e725      	b.n	4020f8 <_malloc_r+0x314>
  4022ac:	f240 5254 	movw	r2, #1364	; 0x554
  4022b0:	4293      	cmp	r3, r2
  4022b2:	d820      	bhi.n	4022f6 <_malloc_r+0x512>
  4022b4:	0ca8      	lsrs	r0, r5, #18
  4022b6:	f100 0e7d 	add.w	lr, r0, #125	; 0x7d
  4022ba:	ea4f 034e 	mov.w	r3, lr, lsl #1
  4022be:	307c      	adds	r0, #124	; 0x7c
  4022c0:	e5b2      	b.n	401e28 <_malloc_r+0x44>
  4022c2:	3210      	adds	r2, #16
  4022c4:	e6a4      	b.n	402010 <_malloc_r+0x22c>
  4022c6:	2a54      	cmp	r2, #84	; 0x54
  4022c8:	d826      	bhi.n	402318 <_malloc_r+0x534>
  4022ca:	0b1a      	lsrs	r2, r3, #12
  4022cc:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  4022d0:	0049      	lsls	r1, r1, #1
  4022d2:	326e      	adds	r2, #110	; 0x6e
  4022d4:	e748      	b.n	402168 <_malloc_r+0x384>
  4022d6:	68bc      	ldr	r4, [r7, #8]
  4022d8:	6862      	ldr	r2, [r4, #4]
  4022da:	f022 0203 	bic.w	r2, r2, #3
  4022de:	e705      	b.n	4020ec <_malloc_r+0x308>
  4022e0:	f3ca 000b 	ubfx	r0, sl, #0, #12
  4022e4:	2800      	cmp	r0, #0
  4022e6:	f47f aea8 	bne.w	40203a <_malloc_r+0x256>
  4022ea:	4442      	add	r2, r8
  4022ec:	68bb      	ldr	r3, [r7, #8]
  4022ee:	f042 0201 	orr.w	r2, r2, #1
  4022f2:	605a      	str	r2, [r3, #4]
  4022f4:	e6ec      	b.n	4020d0 <_malloc_r+0x2ec>
  4022f6:	23fe      	movs	r3, #254	; 0xfe
  4022f8:	f04f 0e7f 	mov.w	lr, #127	; 0x7f
  4022fc:	207e      	movs	r0, #126	; 0x7e
  4022fe:	e593      	b.n	401e28 <_malloc_r+0x44>
  402300:	2201      	movs	r2, #1
  402302:	f04f 0900 	mov.w	r9, #0
  402306:	e6c1      	b.n	40208c <_malloc_r+0x2a8>
  402308:	f104 0108 	add.w	r1, r4, #8
  40230c:	4630      	mov	r0, r6
  40230e:	f7ff fa59 	bl	4017c4 <_free_r>
  402312:	f8d9 1000 	ldr.w	r1, [r9]
  402316:	e6db      	b.n	4020d0 <_malloc_r+0x2ec>
  402318:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  40231c:	d805      	bhi.n	40232a <_malloc_r+0x546>
  40231e:	0bda      	lsrs	r2, r3, #15
  402320:	f102 0178 	add.w	r1, r2, #120	; 0x78
  402324:	0049      	lsls	r1, r1, #1
  402326:	3277      	adds	r2, #119	; 0x77
  402328:	e71e      	b.n	402168 <_malloc_r+0x384>
  40232a:	f240 5154 	movw	r1, #1364	; 0x554
  40232e:	428a      	cmp	r2, r1
  402330:	d805      	bhi.n	40233e <_malloc_r+0x55a>
  402332:	0c9a      	lsrs	r2, r3, #18
  402334:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  402338:	0049      	lsls	r1, r1, #1
  40233a:	327c      	adds	r2, #124	; 0x7c
  40233c:	e714      	b.n	402168 <_malloc_r+0x384>
  40233e:	21fe      	movs	r1, #254	; 0xfe
  402340:	227e      	movs	r2, #126	; 0x7e
  402342:	e711      	b.n	402168 <_malloc_r+0x384>
  402344:	687b      	ldr	r3, [r7, #4]
  402346:	e784      	b.n	402252 <_malloc_r+0x46e>
  402348:	08e8      	lsrs	r0, r5, #3
  40234a:	1c43      	adds	r3, r0, #1
  40234c:	005b      	lsls	r3, r3, #1
  40234e:	e5f8      	b.n	401f42 <_malloc_r+0x15e>
  402350:	20400444 	.word	0x20400444
	...

00402360 <memchr>:
  402360:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  402364:	2a10      	cmp	r2, #16
  402366:	db2b      	blt.n	4023c0 <memchr+0x60>
  402368:	f010 0f07 	tst.w	r0, #7
  40236c:	d008      	beq.n	402380 <memchr+0x20>
  40236e:	f810 3b01 	ldrb.w	r3, [r0], #1
  402372:	3a01      	subs	r2, #1
  402374:	428b      	cmp	r3, r1
  402376:	d02d      	beq.n	4023d4 <memchr+0x74>
  402378:	f010 0f07 	tst.w	r0, #7
  40237c:	b342      	cbz	r2, 4023d0 <memchr+0x70>
  40237e:	d1f6      	bne.n	40236e <memchr+0xe>
  402380:	b4f0      	push	{r4, r5, r6, r7}
  402382:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  402386:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  40238a:	f022 0407 	bic.w	r4, r2, #7
  40238e:	f07f 0700 	mvns.w	r7, #0
  402392:	2300      	movs	r3, #0
  402394:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  402398:	3c08      	subs	r4, #8
  40239a:	ea85 0501 	eor.w	r5, r5, r1
  40239e:	ea86 0601 	eor.w	r6, r6, r1
  4023a2:	fa85 f547 	uadd8	r5, r5, r7
  4023a6:	faa3 f587 	sel	r5, r3, r7
  4023aa:	fa86 f647 	uadd8	r6, r6, r7
  4023ae:	faa5 f687 	sel	r6, r5, r7
  4023b2:	b98e      	cbnz	r6, 4023d8 <memchr+0x78>
  4023b4:	d1ee      	bne.n	402394 <memchr+0x34>
  4023b6:	bcf0      	pop	{r4, r5, r6, r7}
  4023b8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  4023bc:	f002 0207 	and.w	r2, r2, #7
  4023c0:	b132      	cbz	r2, 4023d0 <memchr+0x70>
  4023c2:	f810 3b01 	ldrb.w	r3, [r0], #1
  4023c6:	3a01      	subs	r2, #1
  4023c8:	ea83 0301 	eor.w	r3, r3, r1
  4023cc:	b113      	cbz	r3, 4023d4 <memchr+0x74>
  4023ce:	d1f8      	bne.n	4023c2 <memchr+0x62>
  4023d0:	2000      	movs	r0, #0
  4023d2:	4770      	bx	lr
  4023d4:	3801      	subs	r0, #1
  4023d6:	4770      	bx	lr
  4023d8:	2d00      	cmp	r5, #0
  4023da:	bf06      	itte	eq
  4023dc:	4635      	moveq	r5, r6
  4023de:	3803      	subeq	r0, #3
  4023e0:	3807      	subne	r0, #7
  4023e2:	f015 0f01 	tst.w	r5, #1
  4023e6:	d107      	bne.n	4023f8 <memchr+0x98>
  4023e8:	3001      	adds	r0, #1
  4023ea:	f415 7f80 	tst.w	r5, #256	; 0x100
  4023ee:	bf02      	ittt	eq
  4023f0:	3001      	addeq	r0, #1
  4023f2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  4023f6:	3001      	addeq	r0, #1
  4023f8:	bcf0      	pop	{r4, r5, r6, r7}
  4023fa:	3801      	subs	r0, #1
  4023fc:	4770      	bx	lr
  4023fe:	bf00      	nop

00402400 <memcpy>:
  402400:	4684      	mov	ip, r0
  402402:	ea41 0300 	orr.w	r3, r1, r0
  402406:	f013 0303 	ands.w	r3, r3, #3
  40240a:	d16d      	bne.n	4024e8 <memcpy+0xe8>
  40240c:	3a40      	subs	r2, #64	; 0x40
  40240e:	d341      	bcc.n	402494 <memcpy+0x94>
  402410:	f851 3b04 	ldr.w	r3, [r1], #4
  402414:	f840 3b04 	str.w	r3, [r0], #4
  402418:	f851 3b04 	ldr.w	r3, [r1], #4
  40241c:	f840 3b04 	str.w	r3, [r0], #4
  402420:	f851 3b04 	ldr.w	r3, [r1], #4
  402424:	f840 3b04 	str.w	r3, [r0], #4
  402428:	f851 3b04 	ldr.w	r3, [r1], #4
  40242c:	f840 3b04 	str.w	r3, [r0], #4
  402430:	f851 3b04 	ldr.w	r3, [r1], #4
  402434:	f840 3b04 	str.w	r3, [r0], #4
  402438:	f851 3b04 	ldr.w	r3, [r1], #4
  40243c:	f840 3b04 	str.w	r3, [r0], #4
  402440:	f851 3b04 	ldr.w	r3, [r1], #4
  402444:	f840 3b04 	str.w	r3, [r0], #4
  402448:	f851 3b04 	ldr.w	r3, [r1], #4
  40244c:	f840 3b04 	str.w	r3, [r0], #4
  402450:	f851 3b04 	ldr.w	r3, [r1], #4
  402454:	f840 3b04 	str.w	r3, [r0], #4
  402458:	f851 3b04 	ldr.w	r3, [r1], #4
  40245c:	f840 3b04 	str.w	r3, [r0], #4
  402460:	f851 3b04 	ldr.w	r3, [r1], #4
  402464:	f840 3b04 	str.w	r3, [r0], #4
  402468:	f851 3b04 	ldr.w	r3, [r1], #4
  40246c:	f840 3b04 	str.w	r3, [r0], #4
  402470:	f851 3b04 	ldr.w	r3, [r1], #4
  402474:	f840 3b04 	str.w	r3, [r0], #4
  402478:	f851 3b04 	ldr.w	r3, [r1], #4
  40247c:	f840 3b04 	str.w	r3, [r0], #4
  402480:	f851 3b04 	ldr.w	r3, [r1], #4
  402484:	f840 3b04 	str.w	r3, [r0], #4
  402488:	f851 3b04 	ldr.w	r3, [r1], #4
  40248c:	f840 3b04 	str.w	r3, [r0], #4
  402490:	3a40      	subs	r2, #64	; 0x40
  402492:	d2bd      	bcs.n	402410 <memcpy+0x10>
  402494:	3230      	adds	r2, #48	; 0x30
  402496:	d311      	bcc.n	4024bc <memcpy+0xbc>
  402498:	f851 3b04 	ldr.w	r3, [r1], #4
  40249c:	f840 3b04 	str.w	r3, [r0], #4
  4024a0:	f851 3b04 	ldr.w	r3, [r1], #4
  4024a4:	f840 3b04 	str.w	r3, [r0], #4
  4024a8:	f851 3b04 	ldr.w	r3, [r1], #4
  4024ac:	f840 3b04 	str.w	r3, [r0], #4
  4024b0:	f851 3b04 	ldr.w	r3, [r1], #4
  4024b4:	f840 3b04 	str.w	r3, [r0], #4
  4024b8:	3a10      	subs	r2, #16
  4024ba:	d2ed      	bcs.n	402498 <memcpy+0x98>
  4024bc:	320c      	adds	r2, #12
  4024be:	d305      	bcc.n	4024cc <memcpy+0xcc>
  4024c0:	f851 3b04 	ldr.w	r3, [r1], #4
  4024c4:	f840 3b04 	str.w	r3, [r0], #4
  4024c8:	3a04      	subs	r2, #4
  4024ca:	d2f9      	bcs.n	4024c0 <memcpy+0xc0>
  4024cc:	3204      	adds	r2, #4
  4024ce:	d008      	beq.n	4024e2 <memcpy+0xe2>
  4024d0:	07d2      	lsls	r2, r2, #31
  4024d2:	bf1c      	itt	ne
  4024d4:	f811 3b01 	ldrbne.w	r3, [r1], #1
  4024d8:	f800 3b01 	strbne.w	r3, [r0], #1
  4024dc:	d301      	bcc.n	4024e2 <memcpy+0xe2>
  4024de:	880b      	ldrh	r3, [r1, #0]
  4024e0:	8003      	strh	r3, [r0, #0]
  4024e2:	4660      	mov	r0, ip
  4024e4:	4770      	bx	lr
  4024e6:	bf00      	nop
  4024e8:	2a08      	cmp	r2, #8
  4024ea:	d313      	bcc.n	402514 <memcpy+0x114>
  4024ec:	078b      	lsls	r3, r1, #30
  4024ee:	d08d      	beq.n	40240c <memcpy+0xc>
  4024f0:	f010 0303 	ands.w	r3, r0, #3
  4024f4:	d08a      	beq.n	40240c <memcpy+0xc>
  4024f6:	f1c3 0304 	rsb	r3, r3, #4
  4024fa:	1ad2      	subs	r2, r2, r3
  4024fc:	07db      	lsls	r3, r3, #31
  4024fe:	bf1c      	itt	ne
  402500:	f811 3b01 	ldrbne.w	r3, [r1], #1
  402504:	f800 3b01 	strbne.w	r3, [r0], #1
  402508:	d380      	bcc.n	40240c <memcpy+0xc>
  40250a:	f831 3b02 	ldrh.w	r3, [r1], #2
  40250e:	f820 3b02 	strh.w	r3, [r0], #2
  402512:	e77b      	b.n	40240c <memcpy+0xc>
  402514:	3a04      	subs	r2, #4
  402516:	d3d9      	bcc.n	4024cc <memcpy+0xcc>
  402518:	3a01      	subs	r2, #1
  40251a:	f811 3b01 	ldrb.w	r3, [r1], #1
  40251e:	f800 3b01 	strb.w	r3, [r0], #1
  402522:	d2f9      	bcs.n	402518 <memcpy+0x118>
  402524:	780b      	ldrb	r3, [r1, #0]
  402526:	7003      	strb	r3, [r0, #0]
  402528:	784b      	ldrb	r3, [r1, #1]
  40252a:	7043      	strb	r3, [r0, #1]
  40252c:	788b      	ldrb	r3, [r1, #2]
  40252e:	7083      	strb	r3, [r0, #2]
  402530:	4660      	mov	r0, ip
  402532:	4770      	bx	lr

00402534 <memmove>:
  402534:	4288      	cmp	r0, r1
  402536:	b5f0      	push	{r4, r5, r6, r7, lr}
  402538:	d90d      	bls.n	402556 <memmove+0x22>
  40253a:	188b      	adds	r3, r1, r2
  40253c:	4298      	cmp	r0, r3
  40253e:	d20a      	bcs.n	402556 <memmove+0x22>
  402540:	1881      	adds	r1, r0, r2
  402542:	2a00      	cmp	r2, #0
  402544:	d051      	beq.n	4025ea <memmove+0xb6>
  402546:	1a9a      	subs	r2, r3, r2
  402548:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  40254c:	f801 4d01 	strb.w	r4, [r1, #-1]!
  402550:	4293      	cmp	r3, r2
  402552:	d1f9      	bne.n	402548 <memmove+0x14>
  402554:	bdf0      	pop	{r4, r5, r6, r7, pc}
  402556:	2a0f      	cmp	r2, #15
  402558:	d948      	bls.n	4025ec <memmove+0xb8>
  40255a:	ea41 0300 	orr.w	r3, r1, r0
  40255e:	079b      	lsls	r3, r3, #30
  402560:	d146      	bne.n	4025f0 <memmove+0xbc>
  402562:	f100 0410 	add.w	r4, r0, #16
  402566:	f101 0310 	add.w	r3, r1, #16
  40256a:	4615      	mov	r5, r2
  40256c:	f853 6c10 	ldr.w	r6, [r3, #-16]
  402570:	f844 6c10 	str.w	r6, [r4, #-16]
  402574:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  402578:	f844 6c0c 	str.w	r6, [r4, #-12]
  40257c:	f853 6c08 	ldr.w	r6, [r3, #-8]
  402580:	f844 6c08 	str.w	r6, [r4, #-8]
  402584:	3d10      	subs	r5, #16
  402586:	f853 6c04 	ldr.w	r6, [r3, #-4]
  40258a:	f844 6c04 	str.w	r6, [r4, #-4]
  40258e:	2d0f      	cmp	r5, #15
  402590:	f103 0310 	add.w	r3, r3, #16
  402594:	f104 0410 	add.w	r4, r4, #16
  402598:	d8e8      	bhi.n	40256c <memmove+0x38>
  40259a:	f1a2 0310 	sub.w	r3, r2, #16
  40259e:	f023 030f 	bic.w	r3, r3, #15
  4025a2:	f002 0e0f 	and.w	lr, r2, #15
  4025a6:	3310      	adds	r3, #16
  4025a8:	f1be 0f03 	cmp.w	lr, #3
  4025ac:	4419      	add	r1, r3
  4025ae:	4403      	add	r3, r0
  4025b0:	d921      	bls.n	4025f6 <memmove+0xc2>
  4025b2:	1f1e      	subs	r6, r3, #4
  4025b4:	460d      	mov	r5, r1
  4025b6:	4674      	mov	r4, lr
  4025b8:	3c04      	subs	r4, #4
  4025ba:	f855 7b04 	ldr.w	r7, [r5], #4
  4025be:	f846 7f04 	str.w	r7, [r6, #4]!
  4025c2:	2c03      	cmp	r4, #3
  4025c4:	d8f8      	bhi.n	4025b8 <memmove+0x84>
  4025c6:	f1ae 0404 	sub.w	r4, lr, #4
  4025ca:	f024 0403 	bic.w	r4, r4, #3
  4025ce:	3404      	adds	r4, #4
  4025d0:	4423      	add	r3, r4
  4025d2:	4421      	add	r1, r4
  4025d4:	f002 0203 	and.w	r2, r2, #3
  4025d8:	b162      	cbz	r2, 4025f4 <memmove+0xc0>
  4025da:	3b01      	subs	r3, #1
  4025dc:	440a      	add	r2, r1
  4025de:	f811 4b01 	ldrb.w	r4, [r1], #1
  4025e2:	f803 4f01 	strb.w	r4, [r3, #1]!
  4025e6:	428a      	cmp	r2, r1
  4025e8:	d1f9      	bne.n	4025de <memmove+0xaa>
  4025ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4025ec:	4603      	mov	r3, r0
  4025ee:	e7f3      	b.n	4025d8 <memmove+0xa4>
  4025f0:	4603      	mov	r3, r0
  4025f2:	e7f2      	b.n	4025da <memmove+0xa6>
  4025f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4025f6:	4672      	mov	r2, lr
  4025f8:	e7ee      	b.n	4025d8 <memmove+0xa4>
  4025fa:	bf00      	nop

004025fc <__malloc_lock>:
  4025fc:	4770      	bx	lr
  4025fe:	bf00      	nop

00402600 <__malloc_unlock>:
  402600:	4770      	bx	lr
  402602:	bf00      	nop

00402604 <_realloc_r>:
  402604:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402608:	4617      	mov	r7, r2
  40260a:	b083      	sub	sp, #12
  40260c:	2900      	cmp	r1, #0
  40260e:	f000 80c1 	beq.w	402794 <_realloc_r+0x190>
  402612:	460e      	mov	r6, r1
  402614:	4681      	mov	r9, r0
  402616:	f107 050b 	add.w	r5, r7, #11
  40261a:	f7ff ffef 	bl	4025fc <__malloc_lock>
  40261e:	f856 ec04 	ldr.w	lr, [r6, #-4]
  402622:	2d16      	cmp	r5, #22
  402624:	f02e 0403 	bic.w	r4, lr, #3
  402628:	f1a6 0808 	sub.w	r8, r6, #8
  40262c:	d840      	bhi.n	4026b0 <_realloc_r+0xac>
  40262e:	2210      	movs	r2, #16
  402630:	4615      	mov	r5, r2
  402632:	42af      	cmp	r7, r5
  402634:	d841      	bhi.n	4026ba <_realloc_r+0xb6>
  402636:	4294      	cmp	r4, r2
  402638:	da75      	bge.n	402726 <_realloc_r+0x122>
  40263a:	4bc9      	ldr	r3, [pc, #804]	; (402960 <_realloc_r+0x35c>)
  40263c:	6899      	ldr	r1, [r3, #8]
  40263e:	eb08 0004 	add.w	r0, r8, r4
  402642:	4288      	cmp	r0, r1
  402644:	6841      	ldr	r1, [r0, #4]
  402646:	f000 80d9 	beq.w	4027fc <_realloc_r+0x1f8>
  40264a:	f021 0301 	bic.w	r3, r1, #1
  40264e:	4403      	add	r3, r0
  402650:	685b      	ldr	r3, [r3, #4]
  402652:	07db      	lsls	r3, r3, #31
  402654:	d57d      	bpl.n	402752 <_realloc_r+0x14e>
  402656:	f01e 0f01 	tst.w	lr, #1
  40265a:	d035      	beq.n	4026c8 <_realloc_r+0xc4>
  40265c:	4639      	mov	r1, r7
  40265e:	4648      	mov	r0, r9
  402660:	f7ff fbc0 	bl	401de4 <_malloc_r>
  402664:	4607      	mov	r7, r0
  402666:	b1e0      	cbz	r0, 4026a2 <_realloc_r+0x9e>
  402668:	f856 3c04 	ldr.w	r3, [r6, #-4]
  40266c:	f023 0301 	bic.w	r3, r3, #1
  402670:	4443      	add	r3, r8
  402672:	f1a0 0208 	sub.w	r2, r0, #8
  402676:	429a      	cmp	r2, r3
  402678:	f000 8144 	beq.w	402904 <_realloc_r+0x300>
  40267c:	1f22      	subs	r2, r4, #4
  40267e:	2a24      	cmp	r2, #36	; 0x24
  402680:	f200 8131 	bhi.w	4028e6 <_realloc_r+0x2e2>
  402684:	2a13      	cmp	r2, #19
  402686:	f200 8104 	bhi.w	402892 <_realloc_r+0x28e>
  40268a:	4603      	mov	r3, r0
  40268c:	4632      	mov	r2, r6
  40268e:	6811      	ldr	r1, [r2, #0]
  402690:	6019      	str	r1, [r3, #0]
  402692:	6851      	ldr	r1, [r2, #4]
  402694:	6059      	str	r1, [r3, #4]
  402696:	6892      	ldr	r2, [r2, #8]
  402698:	609a      	str	r2, [r3, #8]
  40269a:	4631      	mov	r1, r6
  40269c:	4648      	mov	r0, r9
  40269e:	f7ff f891 	bl	4017c4 <_free_r>
  4026a2:	4648      	mov	r0, r9
  4026a4:	f7ff ffac 	bl	402600 <__malloc_unlock>
  4026a8:	4638      	mov	r0, r7
  4026aa:	b003      	add	sp, #12
  4026ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4026b0:	f025 0507 	bic.w	r5, r5, #7
  4026b4:	2d00      	cmp	r5, #0
  4026b6:	462a      	mov	r2, r5
  4026b8:	dabb      	bge.n	402632 <_realloc_r+0x2e>
  4026ba:	230c      	movs	r3, #12
  4026bc:	2000      	movs	r0, #0
  4026be:	f8c9 3000 	str.w	r3, [r9]
  4026c2:	b003      	add	sp, #12
  4026c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4026c8:	f856 3c08 	ldr.w	r3, [r6, #-8]
  4026cc:	ebc3 0a08 	rsb	sl, r3, r8
  4026d0:	f8da 3004 	ldr.w	r3, [sl, #4]
  4026d4:	f023 0c03 	bic.w	ip, r3, #3
  4026d8:	eb04 030c 	add.w	r3, r4, ip
  4026dc:	4293      	cmp	r3, r2
  4026de:	dbbd      	blt.n	40265c <_realloc_r+0x58>
  4026e0:	4657      	mov	r7, sl
  4026e2:	f8da 100c 	ldr.w	r1, [sl, #12]
  4026e6:	f857 0f08 	ldr.w	r0, [r7, #8]!
  4026ea:	1f22      	subs	r2, r4, #4
  4026ec:	2a24      	cmp	r2, #36	; 0x24
  4026ee:	60c1      	str	r1, [r0, #12]
  4026f0:	6088      	str	r0, [r1, #8]
  4026f2:	f200 8117 	bhi.w	402924 <_realloc_r+0x320>
  4026f6:	2a13      	cmp	r2, #19
  4026f8:	f240 8112 	bls.w	402920 <_realloc_r+0x31c>
  4026fc:	6831      	ldr	r1, [r6, #0]
  4026fe:	f8ca 1008 	str.w	r1, [sl, #8]
  402702:	6871      	ldr	r1, [r6, #4]
  402704:	f8ca 100c 	str.w	r1, [sl, #12]
  402708:	2a1b      	cmp	r2, #27
  40270a:	f200 812b 	bhi.w	402964 <_realloc_r+0x360>
  40270e:	3608      	adds	r6, #8
  402710:	f10a 0210 	add.w	r2, sl, #16
  402714:	6831      	ldr	r1, [r6, #0]
  402716:	6011      	str	r1, [r2, #0]
  402718:	6871      	ldr	r1, [r6, #4]
  40271a:	6051      	str	r1, [r2, #4]
  40271c:	68b1      	ldr	r1, [r6, #8]
  40271e:	6091      	str	r1, [r2, #8]
  402720:	463e      	mov	r6, r7
  402722:	461c      	mov	r4, r3
  402724:	46d0      	mov	r8, sl
  402726:	1b63      	subs	r3, r4, r5
  402728:	2b0f      	cmp	r3, #15
  40272a:	d81d      	bhi.n	402768 <_realloc_r+0x164>
  40272c:	f8d8 3004 	ldr.w	r3, [r8, #4]
  402730:	f003 0301 	and.w	r3, r3, #1
  402734:	4323      	orrs	r3, r4
  402736:	4444      	add	r4, r8
  402738:	f8c8 3004 	str.w	r3, [r8, #4]
  40273c:	6863      	ldr	r3, [r4, #4]
  40273e:	f043 0301 	orr.w	r3, r3, #1
  402742:	6063      	str	r3, [r4, #4]
  402744:	4648      	mov	r0, r9
  402746:	f7ff ff5b 	bl	402600 <__malloc_unlock>
  40274a:	4630      	mov	r0, r6
  40274c:	b003      	add	sp, #12
  40274e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402752:	f021 0103 	bic.w	r1, r1, #3
  402756:	4421      	add	r1, r4
  402758:	4291      	cmp	r1, r2
  40275a:	db21      	blt.n	4027a0 <_realloc_r+0x19c>
  40275c:	68c3      	ldr	r3, [r0, #12]
  40275e:	6882      	ldr	r2, [r0, #8]
  402760:	460c      	mov	r4, r1
  402762:	60d3      	str	r3, [r2, #12]
  402764:	609a      	str	r2, [r3, #8]
  402766:	e7de      	b.n	402726 <_realloc_r+0x122>
  402768:	f8d8 2004 	ldr.w	r2, [r8, #4]
  40276c:	eb08 0105 	add.w	r1, r8, r5
  402770:	f002 0201 	and.w	r2, r2, #1
  402774:	4315      	orrs	r5, r2
  402776:	f043 0201 	orr.w	r2, r3, #1
  40277a:	440b      	add	r3, r1
  40277c:	f8c8 5004 	str.w	r5, [r8, #4]
  402780:	604a      	str	r2, [r1, #4]
  402782:	685a      	ldr	r2, [r3, #4]
  402784:	f042 0201 	orr.w	r2, r2, #1
  402788:	3108      	adds	r1, #8
  40278a:	605a      	str	r2, [r3, #4]
  40278c:	4648      	mov	r0, r9
  40278e:	f7ff f819 	bl	4017c4 <_free_r>
  402792:	e7d7      	b.n	402744 <_realloc_r+0x140>
  402794:	4611      	mov	r1, r2
  402796:	b003      	add	sp, #12
  402798:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40279c:	f7ff bb22 	b.w	401de4 <_malloc_r>
  4027a0:	f01e 0f01 	tst.w	lr, #1
  4027a4:	f47f af5a 	bne.w	40265c <_realloc_r+0x58>
  4027a8:	f856 3c08 	ldr.w	r3, [r6, #-8]
  4027ac:	ebc3 0a08 	rsb	sl, r3, r8
  4027b0:	f8da 3004 	ldr.w	r3, [sl, #4]
  4027b4:	f023 0c03 	bic.w	ip, r3, #3
  4027b8:	eb01 0e0c 	add.w	lr, r1, ip
  4027bc:	4596      	cmp	lr, r2
  4027be:	db8b      	blt.n	4026d8 <_realloc_r+0xd4>
  4027c0:	68c3      	ldr	r3, [r0, #12]
  4027c2:	6882      	ldr	r2, [r0, #8]
  4027c4:	4657      	mov	r7, sl
  4027c6:	60d3      	str	r3, [r2, #12]
  4027c8:	609a      	str	r2, [r3, #8]
  4027ca:	f857 1f08 	ldr.w	r1, [r7, #8]!
  4027ce:	f8da 300c 	ldr.w	r3, [sl, #12]
  4027d2:	60cb      	str	r3, [r1, #12]
  4027d4:	1f22      	subs	r2, r4, #4
  4027d6:	2a24      	cmp	r2, #36	; 0x24
  4027d8:	6099      	str	r1, [r3, #8]
  4027da:	f200 8099 	bhi.w	402910 <_realloc_r+0x30c>
  4027de:	2a13      	cmp	r2, #19
  4027e0:	d962      	bls.n	4028a8 <_realloc_r+0x2a4>
  4027e2:	6833      	ldr	r3, [r6, #0]
  4027e4:	f8ca 3008 	str.w	r3, [sl, #8]
  4027e8:	6873      	ldr	r3, [r6, #4]
  4027ea:	f8ca 300c 	str.w	r3, [sl, #12]
  4027ee:	2a1b      	cmp	r2, #27
  4027f0:	f200 80a0 	bhi.w	402934 <_realloc_r+0x330>
  4027f4:	3608      	adds	r6, #8
  4027f6:	f10a 0310 	add.w	r3, sl, #16
  4027fa:	e056      	b.n	4028aa <_realloc_r+0x2a6>
  4027fc:	f021 0b03 	bic.w	fp, r1, #3
  402800:	44a3      	add	fp, r4
  402802:	f105 0010 	add.w	r0, r5, #16
  402806:	4583      	cmp	fp, r0
  402808:	da59      	bge.n	4028be <_realloc_r+0x2ba>
  40280a:	f01e 0f01 	tst.w	lr, #1
  40280e:	f47f af25 	bne.w	40265c <_realloc_r+0x58>
  402812:	f856 1c08 	ldr.w	r1, [r6, #-8]
  402816:	ebc1 0a08 	rsb	sl, r1, r8
  40281a:	f8da 1004 	ldr.w	r1, [sl, #4]
  40281e:	f021 0c03 	bic.w	ip, r1, #3
  402822:	44e3      	add	fp, ip
  402824:	4558      	cmp	r0, fp
  402826:	f73f af57 	bgt.w	4026d8 <_realloc_r+0xd4>
  40282a:	4657      	mov	r7, sl
  40282c:	f8da 100c 	ldr.w	r1, [sl, #12]
  402830:	f857 0f08 	ldr.w	r0, [r7, #8]!
  402834:	1f22      	subs	r2, r4, #4
  402836:	2a24      	cmp	r2, #36	; 0x24
  402838:	60c1      	str	r1, [r0, #12]
  40283a:	6088      	str	r0, [r1, #8]
  40283c:	f200 80b4 	bhi.w	4029a8 <_realloc_r+0x3a4>
  402840:	2a13      	cmp	r2, #19
  402842:	f240 80a5 	bls.w	402990 <_realloc_r+0x38c>
  402846:	6831      	ldr	r1, [r6, #0]
  402848:	f8ca 1008 	str.w	r1, [sl, #8]
  40284c:	6871      	ldr	r1, [r6, #4]
  40284e:	f8ca 100c 	str.w	r1, [sl, #12]
  402852:	2a1b      	cmp	r2, #27
  402854:	f200 80af 	bhi.w	4029b6 <_realloc_r+0x3b2>
  402858:	3608      	adds	r6, #8
  40285a:	f10a 0210 	add.w	r2, sl, #16
  40285e:	6831      	ldr	r1, [r6, #0]
  402860:	6011      	str	r1, [r2, #0]
  402862:	6871      	ldr	r1, [r6, #4]
  402864:	6051      	str	r1, [r2, #4]
  402866:	68b1      	ldr	r1, [r6, #8]
  402868:	6091      	str	r1, [r2, #8]
  40286a:	eb0a 0105 	add.w	r1, sl, r5
  40286e:	ebc5 020b 	rsb	r2, r5, fp
  402872:	f042 0201 	orr.w	r2, r2, #1
  402876:	6099      	str	r1, [r3, #8]
  402878:	604a      	str	r2, [r1, #4]
  40287a:	f8da 3004 	ldr.w	r3, [sl, #4]
  40287e:	f003 0301 	and.w	r3, r3, #1
  402882:	431d      	orrs	r5, r3
  402884:	4648      	mov	r0, r9
  402886:	f8ca 5004 	str.w	r5, [sl, #4]
  40288a:	f7ff feb9 	bl	402600 <__malloc_unlock>
  40288e:	4638      	mov	r0, r7
  402890:	e75c      	b.n	40274c <_realloc_r+0x148>
  402892:	6833      	ldr	r3, [r6, #0]
  402894:	6003      	str	r3, [r0, #0]
  402896:	6873      	ldr	r3, [r6, #4]
  402898:	6043      	str	r3, [r0, #4]
  40289a:	2a1b      	cmp	r2, #27
  40289c:	d827      	bhi.n	4028ee <_realloc_r+0x2ea>
  40289e:	f100 0308 	add.w	r3, r0, #8
  4028a2:	f106 0208 	add.w	r2, r6, #8
  4028a6:	e6f2      	b.n	40268e <_realloc_r+0x8a>
  4028a8:	463b      	mov	r3, r7
  4028aa:	6832      	ldr	r2, [r6, #0]
  4028ac:	601a      	str	r2, [r3, #0]
  4028ae:	6872      	ldr	r2, [r6, #4]
  4028b0:	605a      	str	r2, [r3, #4]
  4028b2:	68b2      	ldr	r2, [r6, #8]
  4028b4:	609a      	str	r2, [r3, #8]
  4028b6:	463e      	mov	r6, r7
  4028b8:	4674      	mov	r4, lr
  4028ba:	46d0      	mov	r8, sl
  4028bc:	e733      	b.n	402726 <_realloc_r+0x122>
  4028be:	eb08 0105 	add.w	r1, r8, r5
  4028c2:	ebc5 0b0b 	rsb	fp, r5, fp
  4028c6:	f04b 0201 	orr.w	r2, fp, #1
  4028ca:	6099      	str	r1, [r3, #8]
  4028cc:	604a      	str	r2, [r1, #4]
  4028ce:	f856 3c04 	ldr.w	r3, [r6, #-4]
  4028d2:	f003 0301 	and.w	r3, r3, #1
  4028d6:	431d      	orrs	r5, r3
  4028d8:	4648      	mov	r0, r9
  4028da:	f846 5c04 	str.w	r5, [r6, #-4]
  4028de:	f7ff fe8f 	bl	402600 <__malloc_unlock>
  4028e2:	4630      	mov	r0, r6
  4028e4:	e732      	b.n	40274c <_realloc_r+0x148>
  4028e6:	4631      	mov	r1, r6
  4028e8:	f7ff fe24 	bl	402534 <memmove>
  4028ec:	e6d5      	b.n	40269a <_realloc_r+0x96>
  4028ee:	68b3      	ldr	r3, [r6, #8]
  4028f0:	6083      	str	r3, [r0, #8]
  4028f2:	68f3      	ldr	r3, [r6, #12]
  4028f4:	60c3      	str	r3, [r0, #12]
  4028f6:	2a24      	cmp	r2, #36	; 0x24
  4028f8:	d028      	beq.n	40294c <_realloc_r+0x348>
  4028fa:	f100 0310 	add.w	r3, r0, #16
  4028fe:	f106 0210 	add.w	r2, r6, #16
  402902:	e6c4      	b.n	40268e <_realloc_r+0x8a>
  402904:	f850 3c04 	ldr.w	r3, [r0, #-4]
  402908:	f023 0303 	bic.w	r3, r3, #3
  40290c:	441c      	add	r4, r3
  40290e:	e70a      	b.n	402726 <_realloc_r+0x122>
  402910:	4631      	mov	r1, r6
  402912:	4638      	mov	r0, r7
  402914:	4674      	mov	r4, lr
  402916:	46d0      	mov	r8, sl
  402918:	f7ff fe0c 	bl	402534 <memmove>
  40291c:	463e      	mov	r6, r7
  40291e:	e702      	b.n	402726 <_realloc_r+0x122>
  402920:	463a      	mov	r2, r7
  402922:	e6f7      	b.n	402714 <_realloc_r+0x110>
  402924:	4631      	mov	r1, r6
  402926:	4638      	mov	r0, r7
  402928:	461c      	mov	r4, r3
  40292a:	46d0      	mov	r8, sl
  40292c:	f7ff fe02 	bl	402534 <memmove>
  402930:	463e      	mov	r6, r7
  402932:	e6f8      	b.n	402726 <_realloc_r+0x122>
  402934:	68b3      	ldr	r3, [r6, #8]
  402936:	f8ca 3010 	str.w	r3, [sl, #16]
  40293a:	68f3      	ldr	r3, [r6, #12]
  40293c:	f8ca 3014 	str.w	r3, [sl, #20]
  402940:	2a24      	cmp	r2, #36	; 0x24
  402942:	d01b      	beq.n	40297c <_realloc_r+0x378>
  402944:	3610      	adds	r6, #16
  402946:	f10a 0318 	add.w	r3, sl, #24
  40294a:	e7ae      	b.n	4028aa <_realloc_r+0x2a6>
  40294c:	6933      	ldr	r3, [r6, #16]
  40294e:	6103      	str	r3, [r0, #16]
  402950:	6973      	ldr	r3, [r6, #20]
  402952:	6143      	str	r3, [r0, #20]
  402954:	f106 0218 	add.w	r2, r6, #24
  402958:	f100 0318 	add.w	r3, r0, #24
  40295c:	e697      	b.n	40268e <_realloc_r+0x8a>
  40295e:	bf00      	nop
  402960:	20400444 	.word	0x20400444
  402964:	68b1      	ldr	r1, [r6, #8]
  402966:	f8ca 1010 	str.w	r1, [sl, #16]
  40296a:	68f1      	ldr	r1, [r6, #12]
  40296c:	f8ca 1014 	str.w	r1, [sl, #20]
  402970:	2a24      	cmp	r2, #36	; 0x24
  402972:	d00f      	beq.n	402994 <_realloc_r+0x390>
  402974:	3610      	adds	r6, #16
  402976:	f10a 0218 	add.w	r2, sl, #24
  40297a:	e6cb      	b.n	402714 <_realloc_r+0x110>
  40297c:	6933      	ldr	r3, [r6, #16]
  40297e:	f8ca 3018 	str.w	r3, [sl, #24]
  402982:	6973      	ldr	r3, [r6, #20]
  402984:	f8ca 301c 	str.w	r3, [sl, #28]
  402988:	3618      	adds	r6, #24
  40298a:	f10a 0320 	add.w	r3, sl, #32
  40298e:	e78c      	b.n	4028aa <_realloc_r+0x2a6>
  402990:	463a      	mov	r2, r7
  402992:	e764      	b.n	40285e <_realloc_r+0x25a>
  402994:	6932      	ldr	r2, [r6, #16]
  402996:	f8ca 2018 	str.w	r2, [sl, #24]
  40299a:	6972      	ldr	r2, [r6, #20]
  40299c:	f8ca 201c 	str.w	r2, [sl, #28]
  4029a0:	3618      	adds	r6, #24
  4029a2:	f10a 0220 	add.w	r2, sl, #32
  4029a6:	e6b5      	b.n	402714 <_realloc_r+0x110>
  4029a8:	4631      	mov	r1, r6
  4029aa:	4638      	mov	r0, r7
  4029ac:	9301      	str	r3, [sp, #4]
  4029ae:	f7ff fdc1 	bl	402534 <memmove>
  4029b2:	9b01      	ldr	r3, [sp, #4]
  4029b4:	e759      	b.n	40286a <_realloc_r+0x266>
  4029b6:	68b1      	ldr	r1, [r6, #8]
  4029b8:	f8ca 1010 	str.w	r1, [sl, #16]
  4029bc:	68f1      	ldr	r1, [r6, #12]
  4029be:	f8ca 1014 	str.w	r1, [sl, #20]
  4029c2:	2a24      	cmp	r2, #36	; 0x24
  4029c4:	d003      	beq.n	4029ce <_realloc_r+0x3ca>
  4029c6:	3610      	adds	r6, #16
  4029c8:	f10a 0218 	add.w	r2, sl, #24
  4029cc:	e747      	b.n	40285e <_realloc_r+0x25a>
  4029ce:	6932      	ldr	r2, [r6, #16]
  4029d0:	f8ca 2018 	str.w	r2, [sl, #24]
  4029d4:	6972      	ldr	r2, [r6, #20]
  4029d6:	f8ca 201c 	str.w	r2, [sl, #28]
  4029da:	3618      	adds	r6, #24
  4029dc:	f10a 0220 	add.w	r2, sl, #32
  4029e0:	e73d      	b.n	40285e <_realloc_r+0x25a>
  4029e2:	bf00      	nop

004029e4 <_sbrk_r>:
  4029e4:	b538      	push	{r3, r4, r5, lr}
  4029e6:	4c07      	ldr	r4, [pc, #28]	; (402a04 <_sbrk_r+0x20>)
  4029e8:	2300      	movs	r3, #0
  4029ea:	4605      	mov	r5, r0
  4029ec:	4608      	mov	r0, r1
  4029ee:	6023      	str	r3, [r4, #0]
  4029f0:	f7fe fb30 	bl	401054 <_sbrk>
  4029f4:	1c43      	adds	r3, r0, #1
  4029f6:	d000      	beq.n	4029fa <_sbrk_r+0x16>
  4029f8:	bd38      	pop	{r3, r4, r5, pc}
  4029fa:	6823      	ldr	r3, [r4, #0]
  4029fc:	2b00      	cmp	r3, #0
  4029fe:	d0fb      	beq.n	4029f8 <_sbrk_r+0x14>
  402a00:	602b      	str	r3, [r5, #0]
  402a02:	bd38      	pop	{r3, r4, r5, pc}
  402a04:	204009b8 	.word	0x204009b8

00402a08 <__sread>:
  402a08:	b510      	push	{r4, lr}
  402a0a:	460c      	mov	r4, r1
  402a0c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  402a10:	f000 f99a 	bl	402d48 <_read_r>
  402a14:	2800      	cmp	r0, #0
  402a16:	db03      	blt.n	402a20 <__sread+0x18>
  402a18:	6d23      	ldr	r3, [r4, #80]	; 0x50
  402a1a:	4403      	add	r3, r0
  402a1c:	6523      	str	r3, [r4, #80]	; 0x50
  402a1e:	bd10      	pop	{r4, pc}
  402a20:	89a3      	ldrh	r3, [r4, #12]
  402a22:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  402a26:	81a3      	strh	r3, [r4, #12]
  402a28:	bd10      	pop	{r4, pc}
  402a2a:	bf00      	nop

00402a2c <__swrite>:
  402a2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  402a30:	4616      	mov	r6, r2
  402a32:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  402a36:	461f      	mov	r7, r3
  402a38:	05d3      	lsls	r3, r2, #23
  402a3a:	460c      	mov	r4, r1
  402a3c:	4605      	mov	r5, r0
  402a3e:	d507      	bpl.n	402a50 <__swrite+0x24>
  402a40:	2200      	movs	r2, #0
  402a42:	2302      	movs	r3, #2
  402a44:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  402a48:	f000 f968 	bl	402d1c <_lseek_r>
  402a4c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  402a50:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  402a54:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  402a58:	81a2      	strh	r2, [r4, #12]
  402a5a:	463b      	mov	r3, r7
  402a5c:	4632      	mov	r2, r6
  402a5e:	4628      	mov	r0, r5
  402a60:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  402a64:	f000 b814 	b.w	402a90 <_write_r>

00402a68 <__sseek>:
  402a68:	b510      	push	{r4, lr}
  402a6a:	460c      	mov	r4, r1
  402a6c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  402a70:	f000 f954 	bl	402d1c <_lseek_r>
  402a74:	89a3      	ldrh	r3, [r4, #12]
  402a76:	1c42      	adds	r2, r0, #1
  402a78:	bf0e      	itee	eq
  402a7a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  402a7e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  402a82:	6520      	strne	r0, [r4, #80]	; 0x50
  402a84:	81a3      	strh	r3, [r4, #12]
  402a86:	bd10      	pop	{r4, pc}

00402a88 <__sclose>:
  402a88:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  402a8c:	f000 b8cc 	b.w	402c28 <_close_r>

00402a90 <_write_r>:
  402a90:	b570      	push	{r4, r5, r6, lr}
  402a92:	460d      	mov	r5, r1
  402a94:	4c08      	ldr	r4, [pc, #32]	; (402ab8 <_write_r+0x28>)
  402a96:	4611      	mov	r1, r2
  402a98:	4606      	mov	r6, r0
  402a9a:	461a      	mov	r2, r3
  402a9c:	4628      	mov	r0, r5
  402a9e:	2300      	movs	r3, #0
  402aa0:	6023      	str	r3, [r4, #0]
  402aa2:	f7fd fd75 	bl	400590 <_write>
  402aa6:	1c43      	adds	r3, r0, #1
  402aa8:	d000      	beq.n	402aac <_write_r+0x1c>
  402aaa:	bd70      	pop	{r4, r5, r6, pc}
  402aac:	6823      	ldr	r3, [r4, #0]
  402aae:	2b00      	cmp	r3, #0
  402ab0:	d0fb      	beq.n	402aaa <_write_r+0x1a>
  402ab2:	6033      	str	r3, [r6, #0]
  402ab4:	bd70      	pop	{r4, r5, r6, pc}
  402ab6:	bf00      	nop
  402ab8:	204009b8 	.word	0x204009b8

00402abc <__swsetup_r>:
  402abc:	b538      	push	{r3, r4, r5, lr}
  402abe:	4b30      	ldr	r3, [pc, #192]	; (402b80 <__swsetup_r+0xc4>)
  402ac0:	681b      	ldr	r3, [r3, #0]
  402ac2:	4605      	mov	r5, r0
  402ac4:	460c      	mov	r4, r1
  402ac6:	b113      	cbz	r3, 402ace <__swsetup_r+0x12>
  402ac8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  402aca:	2a00      	cmp	r2, #0
  402acc:	d038      	beq.n	402b40 <__swsetup_r+0x84>
  402ace:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  402ad2:	b293      	uxth	r3, r2
  402ad4:	0718      	lsls	r0, r3, #28
  402ad6:	d50c      	bpl.n	402af2 <__swsetup_r+0x36>
  402ad8:	6920      	ldr	r0, [r4, #16]
  402ada:	b1a8      	cbz	r0, 402b08 <__swsetup_r+0x4c>
  402adc:	f013 0201 	ands.w	r2, r3, #1
  402ae0:	d01e      	beq.n	402b20 <__swsetup_r+0x64>
  402ae2:	6963      	ldr	r3, [r4, #20]
  402ae4:	2200      	movs	r2, #0
  402ae6:	425b      	negs	r3, r3
  402ae8:	61a3      	str	r3, [r4, #24]
  402aea:	60a2      	str	r2, [r4, #8]
  402aec:	b1f0      	cbz	r0, 402b2c <__swsetup_r+0x70>
  402aee:	2000      	movs	r0, #0
  402af0:	bd38      	pop	{r3, r4, r5, pc}
  402af2:	06d9      	lsls	r1, r3, #27
  402af4:	d53c      	bpl.n	402b70 <__swsetup_r+0xb4>
  402af6:	0758      	lsls	r0, r3, #29
  402af8:	d426      	bmi.n	402b48 <__swsetup_r+0x8c>
  402afa:	6920      	ldr	r0, [r4, #16]
  402afc:	f042 0308 	orr.w	r3, r2, #8
  402b00:	81a3      	strh	r3, [r4, #12]
  402b02:	b29b      	uxth	r3, r3
  402b04:	2800      	cmp	r0, #0
  402b06:	d1e9      	bne.n	402adc <__swsetup_r+0x20>
  402b08:	f403 7220 	and.w	r2, r3, #640	; 0x280
  402b0c:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  402b10:	d0e4      	beq.n	402adc <__swsetup_r+0x20>
  402b12:	4628      	mov	r0, r5
  402b14:	4621      	mov	r1, r4
  402b16:	f7ff f919 	bl	401d4c <__smakebuf_r>
  402b1a:	89a3      	ldrh	r3, [r4, #12]
  402b1c:	6920      	ldr	r0, [r4, #16]
  402b1e:	e7dd      	b.n	402adc <__swsetup_r+0x20>
  402b20:	0799      	lsls	r1, r3, #30
  402b22:	bf58      	it	pl
  402b24:	6962      	ldrpl	r2, [r4, #20]
  402b26:	60a2      	str	r2, [r4, #8]
  402b28:	2800      	cmp	r0, #0
  402b2a:	d1e0      	bne.n	402aee <__swsetup_r+0x32>
  402b2c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402b30:	061a      	lsls	r2, r3, #24
  402b32:	d5dd      	bpl.n	402af0 <__swsetup_r+0x34>
  402b34:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402b38:	81a3      	strh	r3, [r4, #12]
  402b3a:	f04f 30ff 	mov.w	r0, #4294967295
  402b3e:	bd38      	pop	{r3, r4, r5, pc}
  402b40:	4618      	mov	r0, r3
  402b42:	f7fe fdd3 	bl	4016ec <__sinit>
  402b46:	e7c2      	b.n	402ace <__swsetup_r+0x12>
  402b48:	6b21      	ldr	r1, [r4, #48]	; 0x30
  402b4a:	b151      	cbz	r1, 402b62 <__swsetup_r+0xa6>
  402b4c:	f104 0340 	add.w	r3, r4, #64	; 0x40
  402b50:	4299      	cmp	r1, r3
  402b52:	d004      	beq.n	402b5e <__swsetup_r+0xa2>
  402b54:	4628      	mov	r0, r5
  402b56:	f7fe fe35 	bl	4017c4 <_free_r>
  402b5a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  402b5e:	2300      	movs	r3, #0
  402b60:	6323      	str	r3, [r4, #48]	; 0x30
  402b62:	2300      	movs	r3, #0
  402b64:	6920      	ldr	r0, [r4, #16]
  402b66:	6063      	str	r3, [r4, #4]
  402b68:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  402b6c:	6020      	str	r0, [r4, #0]
  402b6e:	e7c5      	b.n	402afc <__swsetup_r+0x40>
  402b70:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  402b74:	2309      	movs	r3, #9
  402b76:	602b      	str	r3, [r5, #0]
  402b78:	f04f 30ff 	mov.w	r0, #4294967295
  402b7c:	81a2      	strh	r2, [r4, #12]
  402b7e:	bd38      	pop	{r3, r4, r5, pc}
  402b80:	20400440 	.word	0x20400440

00402b84 <__register_exitproc>:
  402b84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  402b88:	4c25      	ldr	r4, [pc, #148]	; (402c20 <__register_exitproc+0x9c>)
  402b8a:	6825      	ldr	r5, [r4, #0]
  402b8c:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
  402b90:	4606      	mov	r6, r0
  402b92:	4688      	mov	r8, r1
  402b94:	4692      	mov	sl, r2
  402b96:	4699      	mov	r9, r3
  402b98:	b3c4      	cbz	r4, 402c0c <__register_exitproc+0x88>
  402b9a:	6860      	ldr	r0, [r4, #4]
  402b9c:	281f      	cmp	r0, #31
  402b9e:	dc17      	bgt.n	402bd0 <__register_exitproc+0x4c>
  402ba0:	1c43      	adds	r3, r0, #1
  402ba2:	b176      	cbz	r6, 402bc2 <__register_exitproc+0x3e>
  402ba4:	eb04 0580 	add.w	r5, r4, r0, lsl #2
  402ba8:	2201      	movs	r2, #1
  402baa:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
  402bae:	f8d4 1188 	ldr.w	r1, [r4, #392]	; 0x188
  402bb2:	4082      	lsls	r2, r0
  402bb4:	4311      	orrs	r1, r2
  402bb6:	2e02      	cmp	r6, #2
  402bb8:	f8c4 1188 	str.w	r1, [r4, #392]	; 0x188
  402bbc:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
  402bc0:	d01e      	beq.n	402c00 <__register_exitproc+0x7c>
  402bc2:	3002      	adds	r0, #2
  402bc4:	6063      	str	r3, [r4, #4]
  402bc6:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
  402bca:	2000      	movs	r0, #0
  402bcc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402bd0:	4b14      	ldr	r3, [pc, #80]	; (402c24 <__register_exitproc+0xa0>)
  402bd2:	b303      	cbz	r3, 402c16 <__register_exitproc+0x92>
  402bd4:	f44f 70c8 	mov.w	r0, #400	; 0x190
  402bd8:	f7ff f8fc 	bl	401dd4 <malloc>
  402bdc:	4604      	mov	r4, r0
  402bde:	b1d0      	cbz	r0, 402c16 <__register_exitproc+0x92>
  402be0:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
  402be4:	2700      	movs	r7, #0
  402be6:	e880 0088 	stmia.w	r0, {r3, r7}
  402bea:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  402bee:	4638      	mov	r0, r7
  402bf0:	2301      	movs	r3, #1
  402bf2:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  402bf6:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
  402bfa:	2e00      	cmp	r6, #0
  402bfc:	d0e1      	beq.n	402bc2 <__register_exitproc+0x3e>
  402bfe:	e7d1      	b.n	402ba4 <__register_exitproc+0x20>
  402c00:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
  402c04:	430a      	orrs	r2, r1
  402c06:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  402c0a:	e7da      	b.n	402bc2 <__register_exitproc+0x3e>
  402c0c:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
  402c10:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  402c14:	e7c1      	b.n	402b9a <__register_exitproc+0x16>
  402c16:	f04f 30ff 	mov.w	r0, #4294967295
  402c1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402c1e:	bf00      	nop
  402c20:	00402dd8 	.word	0x00402dd8
  402c24:	00401dd5 	.word	0x00401dd5

00402c28 <_close_r>:
  402c28:	b538      	push	{r3, r4, r5, lr}
  402c2a:	4c07      	ldr	r4, [pc, #28]	; (402c48 <_close_r+0x20>)
  402c2c:	2300      	movs	r3, #0
  402c2e:	4605      	mov	r5, r0
  402c30:	4608      	mov	r0, r1
  402c32:	6023      	str	r3, [r4, #0]
  402c34:	f7fe fa28 	bl	401088 <_close>
  402c38:	1c43      	adds	r3, r0, #1
  402c3a:	d000      	beq.n	402c3e <_close_r+0x16>
  402c3c:	bd38      	pop	{r3, r4, r5, pc}
  402c3e:	6823      	ldr	r3, [r4, #0]
  402c40:	2b00      	cmp	r3, #0
  402c42:	d0fb      	beq.n	402c3c <_close_r+0x14>
  402c44:	602b      	str	r3, [r5, #0]
  402c46:	bd38      	pop	{r3, r4, r5, pc}
  402c48:	204009b8 	.word	0x204009b8

00402c4c <_fclose_r>:
  402c4c:	2900      	cmp	r1, #0
  402c4e:	d03d      	beq.n	402ccc <_fclose_r+0x80>
  402c50:	b570      	push	{r4, r5, r6, lr}
  402c52:	4605      	mov	r5, r0
  402c54:	460c      	mov	r4, r1
  402c56:	b108      	cbz	r0, 402c5c <_fclose_r+0x10>
  402c58:	6b83      	ldr	r3, [r0, #56]	; 0x38
  402c5a:	b37b      	cbz	r3, 402cbc <_fclose_r+0x70>
  402c5c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402c60:	b90b      	cbnz	r3, 402c66 <_fclose_r+0x1a>
  402c62:	2000      	movs	r0, #0
  402c64:	bd70      	pop	{r4, r5, r6, pc}
  402c66:	4621      	mov	r1, r4
  402c68:	4628      	mov	r0, r5
  402c6a:	f7fe fc07 	bl	40147c <__sflush_r>
  402c6e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  402c70:	4606      	mov	r6, r0
  402c72:	b133      	cbz	r3, 402c82 <_fclose_r+0x36>
  402c74:	69e1      	ldr	r1, [r4, #28]
  402c76:	4628      	mov	r0, r5
  402c78:	4798      	blx	r3
  402c7a:	2800      	cmp	r0, #0
  402c7c:	bfb8      	it	lt
  402c7e:	f04f 36ff 	movlt.w	r6, #4294967295
  402c82:	89a3      	ldrh	r3, [r4, #12]
  402c84:	061b      	lsls	r3, r3, #24
  402c86:	d41c      	bmi.n	402cc2 <_fclose_r+0x76>
  402c88:	6b21      	ldr	r1, [r4, #48]	; 0x30
  402c8a:	b141      	cbz	r1, 402c9e <_fclose_r+0x52>
  402c8c:	f104 0340 	add.w	r3, r4, #64	; 0x40
  402c90:	4299      	cmp	r1, r3
  402c92:	d002      	beq.n	402c9a <_fclose_r+0x4e>
  402c94:	4628      	mov	r0, r5
  402c96:	f7fe fd95 	bl	4017c4 <_free_r>
  402c9a:	2300      	movs	r3, #0
  402c9c:	6323      	str	r3, [r4, #48]	; 0x30
  402c9e:	6c61      	ldr	r1, [r4, #68]	; 0x44
  402ca0:	b121      	cbz	r1, 402cac <_fclose_r+0x60>
  402ca2:	4628      	mov	r0, r5
  402ca4:	f7fe fd8e 	bl	4017c4 <_free_r>
  402ca8:	2300      	movs	r3, #0
  402caa:	6463      	str	r3, [r4, #68]	; 0x44
  402cac:	f7fe fd24 	bl	4016f8 <__sfp_lock_acquire>
  402cb0:	2300      	movs	r3, #0
  402cb2:	81a3      	strh	r3, [r4, #12]
  402cb4:	f7fe fd22 	bl	4016fc <__sfp_lock_release>
  402cb8:	4630      	mov	r0, r6
  402cba:	bd70      	pop	{r4, r5, r6, pc}
  402cbc:	f7fe fd16 	bl	4016ec <__sinit>
  402cc0:	e7cc      	b.n	402c5c <_fclose_r+0x10>
  402cc2:	6921      	ldr	r1, [r4, #16]
  402cc4:	4628      	mov	r0, r5
  402cc6:	f7fe fd7d 	bl	4017c4 <_free_r>
  402cca:	e7dd      	b.n	402c88 <_fclose_r+0x3c>
  402ccc:	2000      	movs	r0, #0
  402cce:	4770      	bx	lr

00402cd0 <_fstat_r>:
  402cd0:	b538      	push	{r3, r4, r5, lr}
  402cd2:	460b      	mov	r3, r1
  402cd4:	4c07      	ldr	r4, [pc, #28]	; (402cf4 <_fstat_r+0x24>)
  402cd6:	4605      	mov	r5, r0
  402cd8:	4611      	mov	r1, r2
  402cda:	4618      	mov	r0, r3
  402cdc:	2300      	movs	r3, #0
  402cde:	6023      	str	r3, [r4, #0]
  402ce0:	f7fe f9d6 	bl	401090 <_fstat>
  402ce4:	1c43      	adds	r3, r0, #1
  402ce6:	d000      	beq.n	402cea <_fstat_r+0x1a>
  402ce8:	bd38      	pop	{r3, r4, r5, pc}
  402cea:	6823      	ldr	r3, [r4, #0]
  402cec:	2b00      	cmp	r3, #0
  402cee:	d0fb      	beq.n	402ce8 <_fstat_r+0x18>
  402cf0:	602b      	str	r3, [r5, #0]
  402cf2:	bd38      	pop	{r3, r4, r5, pc}
  402cf4:	204009b8 	.word	0x204009b8

00402cf8 <_isatty_r>:
  402cf8:	b538      	push	{r3, r4, r5, lr}
  402cfa:	4c07      	ldr	r4, [pc, #28]	; (402d18 <_isatty_r+0x20>)
  402cfc:	2300      	movs	r3, #0
  402cfe:	4605      	mov	r5, r0
  402d00:	4608      	mov	r0, r1
  402d02:	6023      	str	r3, [r4, #0]
  402d04:	f7fe f9ca 	bl	40109c <_isatty>
  402d08:	1c43      	adds	r3, r0, #1
  402d0a:	d000      	beq.n	402d0e <_isatty_r+0x16>
  402d0c:	bd38      	pop	{r3, r4, r5, pc}
  402d0e:	6823      	ldr	r3, [r4, #0]
  402d10:	2b00      	cmp	r3, #0
  402d12:	d0fb      	beq.n	402d0c <_isatty_r+0x14>
  402d14:	602b      	str	r3, [r5, #0]
  402d16:	bd38      	pop	{r3, r4, r5, pc}
  402d18:	204009b8 	.word	0x204009b8

00402d1c <_lseek_r>:
  402d1c:	b570      	push	{r4, r5, r6, lr}
  402d1e:	460d      	mov	r5, r1
  402d20:	4c08      	ldr	r4, [pc, #32]	; (402d44 <_lseek_r+0x28>)
  402d22:	4611      	mov	r1, r2
  402d24:	4606      	mov	r6, r0
  402d26:	461a      	mov	r2, r3
  402d28:	4628      	mov	r0, r5
  402d2a:	2300      	movs	r3, #0
  402d2c:	6023      	str	r3, [r4, #0]
  402d2e:	f7fe f9b7 	bl	4010a0 <_lseek>
  402d32:	1c43      	adds	r3, r0, #1
  402d34:	d000      	beq.n	402d38 <_lseek_r+0x1c>
  402d36:	bd70      	pop	{r4, r5, r6, pc}
  402d38:	6823      	ldr	r3, [r4, #0]
  402d3a:	2b00      	cmp	r3, #0
  402d3c:	d0fb      	beq.n	402d36 <_lseek_r+0x1a>
  402d3e:	6033      	str	r3, [r6, #0]
  402d40:	bd70      	pop	{r4, r5, r6, pc}
  402d42:	bf00      	nop
  402d44:	204009b8 	.word	0x204009b8

00402d48 <_read_r>:
  402d48:	b570      	push	{r4, r5, r6, lr}
  402d4a:	460d      	mov	r5, r1
  402d4c:	4c08      	ldr	r4, [pc, #32]	; (402d70 <_read_r+0x28>)
  402d4e:	4611      	mov	r1, r2
  402d50:	4606      	mov	r6, r0
  402d52:	461a      	mov	r2, r3
  402d54:	4628      	mov	r0, r5
  402d56:	2300      	movs	r3, #0
  402d58:	6023      	str	r3, [r4, #0]
  402d5a:	f7fd fbfb 	bl	400554 <_read>
  402d5e:	1c43      	adds	r3, r0, #1
  402d60:	d000      	beq.n	402d64 <_read_r+0x1c>
  402d62:	bd70      	pop	{r4, r5, r6, pc}
  402d64:	6823      	ldr	r3, [r4, #0]
  402d66:	2b00      	cmp	r3, #0
  402d68:	d0fb      	beq.n	402d62 <_read_r+0x1a>
  402d6a:	6033      	str	r3, [r6, #0]
  402d6c:	bd70      	pop	{r4, r5, r6, pc}
  402d6e:	bf00      	nop
  402d70:	204009b8 	.word	0x204009b8
  402d74:	41202d2d 	.word	0x41202d2d
  402d78:	20434546 	.word	0x20434546
  402d7c:	706d6554 	.word	0x706d6554
  402d80:	74617265 	.word	0x74617265
  402d84:	20657275 	.word	0x20657275
  402d88:	736e6553 	.word	0x736e6553
  402d8c:	4520726f 	.word	0x4520726f
  402d90:	706d6178 	.word	0x706d6178
  402d94:	2d20656c 	.word	0x2d20656c
  402d98:	2d0a0d2d 	.word	0x2d0a0d2d
  402d9c:	4153202d 	.word	0x4153202d
  402da0:	3037454d 	.word	0x3037454d
  402da4:	4c50582d 	.word	0x4c50582d
  402da8:	2d2d2044 	.word	0x2d2d2044
  402dac:	2d2d0a0d 	.word	0x2d2d0a0d
  402db0:	6d6f4320 	.word	0x6d6f4320
  402db4:	656c6970 	.word	0x656c6970
  402db8:	41203a64 	.word	0x41203a64
  402dbc:	31207270 	.word	0x31207270
  402dc0:	30322037 	.word	0x30322037
  402dc4:	32203731 	.word	0x32203731
  402dc8:	38313a30 	.word	0x38313a30
  402dcc:	2034323a 	.word	0x2034323a
  402dd0:	000d2d2d 	.word	0x000d2d2d
  402dd4:	00000043 	.word	0x00000043

00402dd8 <_global_impure_ptr>:
  402dd8:	20400018 0000000a                       ..@ ....

00402de0 <_init>:
  402de0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  402de2:	bf00      	nop
  402de4:	bcf8      	pop	{r3, r4, r5, r6, r7}
  402de6:	bc08      	pop	{r3}
  402de8:	469e      	mov	lr, r3
  402dea:	4770      	bx	lr

00402dec <__init_array_start>:
  402dec:	0040145d 	.word	0x0040145d

00402df0 <__frame_dummy_init_array_entry>:
  402df0:	00400165                                e.@.

00402df4 <_fini>:
  402df4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  402df6:	bf00      	nop
  402df8:	bcf8      	pop	{r3, r4, r5, r6, r7}
  402dfa:	bc08      	pop	{r3}
  402dfc:	469e      	mov	lr, r3
  402dfe:	4770      	bx	lr

00402e00 <__fini_array_start>:
  402e00:	00400141 	.word	0x00400141

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr
2040000a:	bf00      	nop

2040000c <g_interrupt_enabled>:
2040000c:	0001 0000                                   ....

20400010 <SystemCoreClock>:
20400010:	0900 003d 0000 0000                         ..=.....

20400018 <impure_data>:
20400018:	0000 0000 0304 2040 036c 2040 03d4 2040     ......@ l.@ ..@ 
	...
2040004c:	2dd4 0040 0000 0000 0000 0000 0000 0000     .-@.............
	...
204000c0:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
204000d0:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400440 <_impure_ptr>:
20400440:	0018 2040                                   ..@ 

20400444 <__malloc_av_>:
	...
2040044c:	0444 2040 0444 2040 044c 2040 044c 2040     D.@ D.@ L.@ L.@ 
2040045c:	0454 2040 0454 2040 045c 2040 045c 2040     T.@ T.@ \.@ \.@ 
2040046c:	0464 2040 0464 2040 046c 2040 046c 2040     d.@ d.@ l.@ l.@ 
2040047c:	0474 2040 0474 2040 047c 2040 047c 2040     t.@ t.@ |.@ |.@ 
2040048c:	0484 2040 0484 2040 048c 2040 048c 2040     ..@ ..@ ..@ ..@ 
2040049c:	0494 2040 0494 2040 049c 2040 049c 2040     ..@ ..@ ..@ ..@ 
204004ac:	04a4 2040 04a4 2040 04ac 2040 04ac 2040     ..@ ..@ ..@ ..@ 
204004bc:	04b4 2040 04b4 2040 04bc 2040 04bc 2040     ..@ ..@ ..@ ..@ 
204004cc:	04c4 2040 04c4 2040 04cc 2040 04cc 2040     ..@ ..@ ..@ ..@ 
204004dc:	04d4 2040 04d4 2040 04dc 2040 04dc 2040     ..@ ..@ ..@ ..@ 
204004ec:	04e4 2040 04e4 2040 04ec 2040 04ec 2040     ..@ ..@ ..@ ..@ 
204004fc:	04f4 2040 04f4 2040 04fc 2040 04fc 2040     ..@ ..@ ..@ ..@ 
2040050c:	0504 2040 0504 2040 050c 2040 050c 2040     ..@ ..@ ..@ ..@ 
2040051c:	0514 2040 0514 2040 051c 2040 051c 2040     ..@ ..@ ..@ ..@ 
2040052c:	0524 2040 0524 2040 052c 2040 052c 2040     $.@ $.@ ,.@ ,.@ 
2040053c:	0534 2040 0534 2040 053c 2040 053c 2040     4.@ 4.@ <.@ <.@ 
2040054c:	0544 2040 0544 2040 054c 2040 054c 2040     D.@ D.@ L.@ L.@ 
2040055c:	0554 2040 0554 2040 055c 2040 055c 2040     T.@ T.@ \.@ \.@ 
2040056c:	0564 2040 0564 2040 056c 2040 056c 2040     d.@ d.@ l.@ l.@ 
2040057c:	0574 2040 0574 2040 057c 2040 057c 2040     t.@ t.@ |.@ |.@ 
2040058c:	0584 2040 0584 2040 058c 2040 058c 2040     ..@ ..@ ..@ ..@ 
2040059c:	0594 2040 0594 2040 059c 2040 059c 2040     ..@ ..@ ..@ ..@ 
204005ac:	05a4 2040 05a4 2040 05ac 2040 05ac 2040     ..@ ..@ ..@ ..@ 
204005bc:	05b4 2040 05b4 2040 05bc 2040 05bc 2040     ..@ ..@ ..@ ..@ 
204005cc:	05c4 2040 05c4 2040 05cc 2040 05cc 2040     ..@ ..@ ..@ ..@ 
204005dc:	05d4 2040 05d4 2040 05dc 2040 05dc 2040     ..@ ..@ ..@ ..@ 
204005ec:	05e4 2040 05e4 2040 05ec 2040 05ec 2040     ..@ ..@ ..@ ..@ 
204005fc:	05f4 2040 05f4 2040 05fc 2040 05fc 2040     ..@ ..@ ..@ ..@ 
2040060c:	0604 2040 0604 2040 060c 2040 060c 2040     ..@ ..@ ..@ ..@ 
2040061c:	0614 2040 0614 2040 061c 2040 061c 2040     ..@ ..@ ..@ ..@ 
2040062c:	0624 2040 0624 2040 062c 2040 062c 2040     $.@ $.@ ,.@ ,.@ 
2040063c:	0634 2040 0634 2040 063c 2040 063c 2040     4.@ 4.@ <.@ <.@ 
2040064c:	0644 2040 0644 2040 064c 2040 064c 2040     D.@ D.@ L.@ L.@ 
2040065c:	0654 2040 0654 2040 065c 2040 065c 2040     T.@ T.@ \.@ \.@ 
2040066c:	0664 2040 0664 2040 066c 2040 066c 2040     d.@ d.@ l.@ l.@ 
2040067c:	0674 2040 0674 2040 067c 2040 067c 2040     t.@ t.@ |.@ |.@ 
2040068c:	0684 2040 0684 2040 068c 2040 068c 2040     ..@ ..@ ..@ ..@ 
2040069c:	0694 2040 0694 2040 069c 2040 069c 2040     ..@ ..@ ..@ ..@ 
204006ac:	06a4 2040 06a4 2040 06ac 2040 06ac 2040     ..@ ..@ ..@ ..@ 
204006bc:	06b4 2040 06b4 2040 06bc 2040 06bc 2040     ..@ ..@ ..@ ..@ 
204006cc:	06c4 2040 06c4 2040 06cc 2040 06cc 2040     ..@ ..@ ..@ ..@ 
204006dc:	06d4 2040 06d4 2040 06dc 2040 06dc 2040     ..@ ..@ ..@ ..@ 
204006ec:	06e4 2040 06e4 2040 06ec 2040 06ec 2040     ..@ ..@ ..@ ..@ 
204006fc:	06f4 2040 06f4 2040 06fc 2040 06fc 2040     ..@ ..@ ..@ ..@ 
2040070c:	0704 2040 0704 2040 070c 2040 070c 2040     ..@ ..@ ..@ ..@ 
2040071c:	0714 2040 0714 2040 071c 2040 071c 2040     ..@ ..@ ..@ ..@ 
2040072c:	0724 2040 0724 2040 072c 2040 072c 2040     $.@ $.@ ,.@ ,.@ 
2040073c:	0734 2040 0734 2040 073c 2040 073c 2040     4.@ 4.@ <.@ <.@ 
2040074c:	0744 2040 0744 2040 074c 2040 074c 2040     D.@ D.@ L.@ L.@ 
2040075c:	0754 2040 0754 2040 075c 2040 075c 2040     T.@ T.@ \.@ \.@ 
2040076c:	0764 2040 0764 2040 076c 2040 076c 2040     d.@ d.@ l.@ l.@ 
2040077c:	0774 2040 0774 2040 077c 2040 077c 2040     t.@ t.@ |.@ |.@ 
2040078c:	0784 2040 0784 2040 078c 2040 078c 2040     ..@ ..@ ..@ ..@ 
2040079c:	0794 2040 0794 2040 079c 2040 079c 2040     ..@ ..@ ..@ ..@ 
204007ac:	07a4 2040 07a4 2040 07ac 2040 07ac 2040     ..@ ..@ ..@ ..@ 
204007bc:	07b4 2040 07b4 2040 07bc 2040 07bc 2040     ..@ ..@ ..@ ..@ 
204007cc:	07c4 2040 07c4 2040 07cc 2040 07cc 2040     ..@ ..@ ..@ ..@ 
204007dc:	07d4 2040 07d4 2040 07dc 2040 07dc 2040     ..@ ..@ ..@ ..@ 
204007ec:	07e4 2040 07e4 2040 07ec 2040 07ec 2040     ..@ ..@ ..@ ..@ 
204007fc:	07f4 2040 07f4 2040 07fc 2040 07fc 2040     ..@ ..@ ..@ ..@ 
2040080c:	0804 2040 0804 2040 080c 2040 080c 2040     ..@ ..@ ..@ ..@ 
2040081c:	0814 2040 0814 2040 081c 2040 081c 2040     ..@ ..@ ..@ ..@ 
2040082c:	0824 2040 0824 2040 082c 2040 082c 2040     $.@ $.@ ,.@ ,.@ 
2040083c:	0834 2040 0834 2040 083c 2040 083c 2040     4.@ 4.@ <.@ <.@ 

2040084c <__malloc_trim_threshold>:
2040084c:	0000 0002                                   ....

20400850 <__malloc_sbrk_base>:
20400850:	ffff ffff                                   ....
