10:40:56 INFO  : Registering command handlers for SDK TCF services
10:40:57 INFO  : Launching XSCT server: xsct.bat -interactive D:\WORKSPACE\FPGA\Final_Project_RTES\Final_Project_RTES.sdk\temp_xsdb_launch_script.tcl
10:40:59 INFO  : XSCT server has started successfully.
10:40:59 INFO  : Successfully done setting XSCT server connection channel  
10:40:59 INFO  : Successfully done setting SDK workspace  
10:40:59 INFO  : Processing command line option -hwspec D:/WORKSPACE/FPGA/Final_Project_RTES/Final_Project_RTES.sdk/system_top.hdf.
13:08:36 INFO  : Registering command handlers for SDK TCF services
13:08:36 INFO  : Launching XSCT server: xsct.bat -interactive D:\WORKSPACE\FPGA\Final_Project_RTES\Final_Project_RTES.sdk\temp_xsdb_launch_script.tcl
13:08:38 INFO  : XSCT server has started successfully.
13:08:39 INFO  : Successfully done setting XSCT server connection channel  
13:08:39 INFO  : Successfully done setting SDK workspace  
13:08:39 INFO  : Processing command line option -hwspec D:/WORKSPACE/FPGA/Final_Project_RTES/Final_Project_RTES.sdk/system_top.hdf.
13:08:39 INFO  : Checking for hwspec changes in the project system_top_hw_platform_0.
13:09:06 INFO  : Registering command handlers for SDK TCF services
13:09:06 INFO  : Launching XSCT server: xsct.bat -interactive D:\WORKSPACE\FPGA\Final_Project_RTES\Final_Project_RTES.sdk\temp_xsdb_launch_script.tcl
13:09:08 INFO  : XSCT server has started successfully.
13:09:09 INFO  : Successfully done setting XSCT server connection channel  
13:09:09 INFO  : Successfully done setting SDK workspace  
13:09:09 INFO  : Processing command line option -hwspec D:/WORKSPACE/FPGA/Final_Project_RTES/Final_Project_RTES.sdk/system_top.hdf.
13:09:09 INFO  : Checking for hwspec changes in the project system_top_hw_platform_0.
13:09:09 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1541569646068,  Project:1541512606743
13:09:09 INFO  : The hardware specification for project 'system_top_hw_platform_0' is different from D:/WORKSPACE/FPGA/Final_Project_RTES/Final_Project_RTES.sdk/system_top.hdf.
13:09:09 INFO  : Copied contents of D:/WORKSPACE/FPGA/Final_Project_RTES/Final_Project_RTES.sdk/system_top.hdf into \system_top_hw_platform_0\system.hdf.
13:09:21 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
13:09:36 INFO  : 
13:09:39 INFO  : 
13:09:39 INFO  : Clearing existing target manager status.
13:09:41 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
13:09:42 WARN  : Linker script will not be updated automatically. Users need to update it manually.
14:10:36 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
14:10:52 INFO  : Registering command handlers for SDK TCF services
14:10:52 INFO  : Launching XSCT server: xsct.bat -interactive D:\WORKSPACE\FPGA\Final_Project_RTES\Final_Project_RTES.sdk\temp_xsdb_launch_script.tcl
14:10:54 INFO  : XSCT server has started successfully.
14:10:54 INFO  : Successfully done setting XSCT server connection channel  
14:10:55 INFO  : Successfully done setting SDK workspace  
14:10:55 INFO  : Processing command line option -hwspec D:/WORKSPACE/FPGA/Final_Project_RTES/Final_Project_RTES.sdk/system_top.hdf.
14:10:55 INFO  : Checking for hwspec changes in the project system_top_hw_platform_0.
14:12:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:12:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A3CFF3A" && level==0} -index 0' command is executed.
14:12:44 INFO  : FPGA configured successfully with bitstream "D:/WORKSPACE/FPGA/Final_Project_RTES/Final_Project_RTES.sdk/system_top_hw_platform_0/download.bit"
14:15:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:15:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A3CFF3A" && level==0} -index 0' command is executed.
14:15:44 INFO  : FPGA configured successfully with bitstream "D:/WORKSPACE/FPGA/Final_Project_RTES/Final_Project_RTES.sdk/system_top_hw_platform_0/download.bit"
14:17:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A3CFF3A" && level==0} -index 0' command is executed.
14:17:01 INFO  : 'fpga -state' command is executed.
14:17:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:17:01 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203A3CFF3A' is selected.
14:17:01 INFO  : 'jtag frequency' command is executed.
14:17:01 INFO  : Context for processor 'mb0' is selected.
14:17:01 INFO  : Hardware design information is loaded from 'D:/WORKSPACE/FPGA/Final_Project_RTES/Final_Project_RTES.sdk/system_top_hw_platform_0/system.hdf'.
14:17:01 INFO  : Context for processor 'mb0' is selected.
14:17:01 INFO  : System reset is completed.
14:17:04 INFO  : 'after 3000' command is executed.
14:17:04 INFO  : Context for processor 'mb0' is selected.
14:17:23 INFO  : The application 'D:/WORKSPACE/FPGA/Final_Project_RTES/Final_Project_RTES.sdk/driver_HDMI/Debug/driver_HDMI.elf' is downloaded to processor 'mb0'.
14:17:23 INFO  : Context for processor 'mb1' is selected.
14:17:24 INFO  : The application 'D:/WORKSPACE/FPGA/Final_Project_RTES/Final_Project_RTES.sdk/MB1_RTOS/Debug/MB1_RTOS.elf' is downloaded to processor 'mb1'.
14:17:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#1" && bscan=="USER2"  && jtag_cable_name =~ "Digilent JTAG-SMT1 210203A3CFF3A"} -index 0
loadhw D:/WORKSPACE/FPGA/Final_Project_RTES/Final_Project_RTES.sdk/system_top_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#1" && bscan=="USER2"  && jtag_cable_name =~ "Digilent JTAG-SMT1 210203A3CFF3A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#1" && bscan=="USER2"  && jtag_cable_name =~ "Digilent JTAG-SMT1 210203A3CFF3A"} -index 0
dow D:/WORKSPACE/FPGA/Final_Project_RTES/Final_Project_RTES.sdk/driver_HDMI/Debug/driver_HDMI.elf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent JTAG-SMT1 210203A3CFF3A"} -index 0
dow D:/WORKSPACE/FPGA/Final_Project_RTES/Final_Project_RTES.sdk/MB1_RTOS/Debug/MB1_RTOS.elf
----------------End of Script----------------

14:17:24 INFO  : Memory regions updated for context MicroBlaze #1
14:17:24 INFO  : Memory regions updated for context MicroBlaze #0
14:17:24 INFO  : Memory regions updated for context MicroBlaze #1
14:17:24 INFO  : Context for processor 'mb0' is selected.
14:17:24 INFO  : 'con' command is executed.
14:17:24 INFO  : Context for processor 'mb1' is selected.
14:17:24 INFO  : 'con' command is executed.
14:17:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#1" && bscan=="USER2"  && jtag_cable_name =~ "Digilent JTAG-SMT1 210203A3CFF3A"} -index 0
con
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent JTAG-SMT1 210203A3CFF3A"} -index 0
con
----------------End of Script----------------

14:17:24 INFO  : Launch script is exported to file 'D:\WORKSPACE\FPGA\Final_Project_RTES\Final_Project_RTES.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\dual.tcl'
14:19:00 INFO  : Disconnected from the channel tcfchan#1.
14:19:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A3CFF3A" && level==0} -index 0' command is executed.
14:19:01 INFO  : 'fpga -state' command is executed.
14:19:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:19:01 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203A3CFF3A' is selected.
14:19:01 INFO  : 'jtag frequency' command is executed.
14:19:01 INFO  : Context for processor 'mb0' is selected.
14:19:02 INFO  : Hardware design information is loaded from 'D:/WORKSPACE/FPGA/Final_Project_RTES/Final_Project_RTES.sdk/system_top_hw_platform_0/system.hdf'.
14:19:02 INFO  : Context for processor 'mb1' is selected.
14:19:02 INFO  : Processor reset is completed for 'mb1'.
14:19:02 INFO  : Context for processor 'mb1' is selected.
14:19:03 INFO  : The application 'D:/WORKSPACE/FPGA/Final_Project_RTES/Final_Project_RTES.sdk/MB1_RTOS/Debug/MB1_RTOS.elf' is downloaded to processor 'mb1'.
14:19:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#1" && bscan=="USER2"  && jtag_cable_name =~ "Digilent JTAG-SMT1 210203A3CFF3A"} -index 0
loadhw D:/WORKSPACE/FPGA/Final_Project_RTES/Final_Project_RTES.sdk/system_top_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent JTAG-SMT1 210203A3CFF3A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent JTAG-SMT1 210203A3CFF3A"} -index 0
dow D:/WORKSPACE/FPGA/Final_Project_RTES/Final_Project_RTES.sdk/MB1_RTOS/Debug/MB1_RTOS.elf
----------------End of Script----------------

14:19:03 INFO  : Memory regions updated for context MicroBlaze #1
14:19:03 INFO  : Memory regions updated for context MicroBlaze #0
14:19:03 INFO  : Memory regions updated for context MicroBlaze #1
14:19:03 INFO  : Context for processor 'mb1' is selected.
14:19:03 INFO  : 'con' command is executed.
14:19:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent JTAG-SMT1 210203A3CFF3A"} -index 0
con
----------------End of Script----------------

14:19:03 INFO  : Launch script is exported to file 'D:\WORKSPACE\FPGA\Final_Project_RTES\Final_Project_RTES.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\mb1.tcl'
14:21:01 INFO  : Refreshed build settings on project driver_HDMI
14:21:38 INFO  : Inferring section assignments and sizes from elf file: D:\WORKSPACE\FPGA\Final_Project_RTES\Final_Project_RTES.sdk\driver_HDMI\Debug\driver_HDMI.elf
14:21:57 INFO  : Successfully generated D:\WORKSPACE\FPGA\Final_Project_RTES\Final_Project_RTES.sdk\driver_HDMI\src\lscript.ld.
14:21:57 INFO  : Applying linker script to all configurations of project driver_HDMI.
14:21:57 INFO  : Setting rebuild state to true for all configurations of project driver_HDMI.
14:22:03 INFO  : Inferring section assignments and sizes from elf file: D:\WORKSPACE\FPGA\Final_Project_RTES\Final_Project_RTES.sdk\MB1_RTOS\Debug\MB1_RTOS.elf
14:22:17 INFO  : Successfully generated D:\WORKSPACE\FPGA\Final_Project_RTES\Final_Project_RTES.sdk\MB1_RTOS\src\lscript.ld.
14:22:17 INFO  : Applying linker script to all configurations of project MB1_RTOS.
14:22:17 INFO  : Setting rebuild state to true for all configurations of project MB1_RTOS.
14:25:43 INFO  : Disconnected from the channel tcfchan#2.
14:25:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203A3CFF3A" && level==0} -index 0' command is executed.
14:25:44 INFO  : 'fpga -state' command is executed.
14:25:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:25:44 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203A3CFF3A' is selected.
14:25:44 INFO  : 'jtag frequency' command is executed.
14:25:44 INFO  : Context for processor 'mb0' is selected.
14:25:45 INFO  : Hardware design information is loaded from 'D:/WORKSPACE/FPGA/Final_Project_RTES/Final_Project_RTES.sdk/system_top_hw_platform_0/system.hdf'.
14:25:45 INFO  : Context for processor 'mb0' is selected.
14:25:45 INFO  : System reset is completed.
14:25:48 INFO  : 'after 3000' command is executed.
14:25:48 INFO  : Context for processor 'mb0' is selected.
14:26:06 INFO  : The application 'D:/WORKSPACE/FPGA/Final_Project_RTES/Final_Project_RTES.sdk/driver_HDMI/Debug/driver_HDMI.elf' is downloaded to processor 'mb0'.
14:26:06 INFO  : Context for processor 'mb1' is selected.
14:26:07 INFO  : The application 'D:/WORKSPACE/FPGA/Final_Project_RTES/Final_Project_RTES.sdk/MB1_RTOS/Debug/MB1_RTOS.elf' is downloaded to processor 'mb1'.
14:26:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#1" && bscan=="USER2"  && jtag_cable_name =~ "Digilent JTAG-SMT1 210203A3CFF3A"} -index 0
loadhw D:/WORKSPACE/FPGA/Final_Project_RTES/Final_Project_RTES.sdk/system_top_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#1" && bscan=="USER2"  && jtag_cable_name =~ "Digilent JTAG-SMT1 210203A3CFF3A"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~ "microblaze*#1" && bscan=="USER2"  && jtag_cable_name =~ "Digilent JTAG-SMT1 210203A3CFF3A"} -index 0
dow D:/WORKSPACE/FPGA/Final_Project_RTES/Final_Project_RTES.sdk/driver_HDMI/Debug/driver_HDMI.elf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent JTAG-SMT1 210203A3CFF3A"} -index 0
dow D:/WORKSPACE/FPGA/Final_Project_RTES/Final_Project_RTES.sdk/MB1_RTOS/Debug/MB1_RTOS.elf
----------------End of Script----------------

14:26:07 INFO  : Memory regions updated for context MicroBlaze #1
14:26:07 INFO  : Memory regions updated for context MicroBlaze #0
14:26:07 INFO  : Memory regions updated for context MicroBlaze #1
14:26:07 INFO  : Context for processor 'mb0' is selected.
14:26:07 INFO  : 'con' command is executed.
14:26:07 INFO  : Context for processor 'mb1' is selected.
14:26:07 INFO  : 'con' command is executed.
14:26:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#1" && bscan=="USER2"  && jtag_cable_name =~ "Digilent JTAG-SMT1 210203A3CFF3A"} -index 0
con
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent JTAG-SMT1 210203A3CFF3A"} -index 0
con
----------------End of Script----------------

14:26:07 INFO  : Launch script is exported to file 'D:\WORKSPACE\FPGA\Final_Project_RTES\Final_Project_RTES.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\dual.tcl'
14:26:52 INFO  : Disconnected from the channel tcfchan#3.
