INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PaulF/Desktop/Projects si ckt-uri/FPGA Projects/Vivado Projects/DSD2_PR/GoldenModel/GoldenModel.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PaulF/Desktop/Projects si ckt-uri/FPGA Projects/Vivado Projects/DSD2_PR/GoldenModel/GoldenModel.srcs/sources_1/new/golden_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module golden_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PaulF/Desktop/Projects si ckt-uri/FPGA Projects/Vivado Projects/DSD2_PR/GoldenModel/GoldenModel.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PaulF/Desktop/Projects si ckt-uri/FPGA Projects/Vivado Projects/DSD2_PR/GoldenModel/GoldenModel.srcs/sim_1/new/testbench.v" into library xil_defaultlib
WARNING: [VRFC 10-3507] macro 'LD' redefined [C:/Users/PaulF/Desktop/Projects si ckt-uri/FPGA Projects/Vivado Projects/DSD2_PR/GoldenModel/GoldenModel.srcs/sim_1/new/testbench.v:41]
WARNING: [VRFC 10-3507] macro 'LDC' redefined [C:/Users/PaulF/Desktop/Projects si ckt-uri/FPGA Projects/Vivado Projects/DSD2_PR/GoldenModel/GoldenModel.srcs/sim_1/new/testbench.v:42]
WARNING: [VRFC 10-3507] macro 'STR' redefined [C:/Users/PaulF/Desktop/Projects si ckt-uri/FPGA Projects/Vivado Projects/DSD2_PR/GoldenModel/GoldenModel.srcs/sim_1/new/testbench.v:43]
WARNING: [VRFC 10-3507] macro 'JMP' redefined [C:/Users/PaulF/Desktop/Projects si ckt-uri/FPGA Projects/Vivado Projects/DSD2_PR/GoldenModel/GoldenModel.srcs/sim_1/new/testbench.v:45]
WARNING: [VRFC 10-3507] macro 'JMPR' redefined [C:/Users/PaulF/Desktop/Projects si ckt-uri/FPGA Projects/Vivado Projects/DSD2_PR/GoldenModel/GoldenModel.srcs/sim_1/new/testbench.v:46]
WARNING: [VRFC 10-3507] macro 'JMPc' redefined [C:/Users/PaulF/Desktop/Projects si ckt-uri/FPGA Projects/Vivado Projects/DSD2_PR/GoldenModel/GoldenModel.srcs/sim_1/new/testbench.v:47]
WARNING: [VRFC 10-3507] macro 'JMPRc' redefined [C:/Users/PaulF/Desktop/Projects si ckt-uri/FPGA Projects/Vivado Projects/DSD2_PR/GoldenModel/GoldenModel.srcs/sim_1/new/testbench.v:48]
INFO: [VRFC 10-311] analyzing module testbench
