#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sun Mar 26 19:58:49 2023
# Process ID: 26648
# Current directory: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17420 D:\Dangelo\OneDrive\Documents\University\EENG28010\EENG28010-Group-Project\Command Processor\Command Processor.xpr
# Log file: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/vivado.log
# Journal file: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor\vivado.jou
# Running On: AnonymousDesktop, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 8, Host memory: 16873 MB
#-----------------------------------------------------------
start_gui
open_project {D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.xpr}
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1113.344 ; gain = 286.664
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cmdProc_interim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cmdProc_interim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cmdProc'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.common_pack
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behav of entity xil_defaultlib.dataGen [datagen_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture structure of entity xil_defaultlib.comparator [comparator_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111100010000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000100010001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100000001011110010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000110")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11100001")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111000000001")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111100001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000001000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000010")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111011101111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111110000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010000000000000...]
Compiling architecture structure of entity xil_defaultlib.dataConsume_synthesised [dataconsume_synthesised_default]
Compiling architecture behavioral of entity xil_defaultlib.dataConsume [dataconsume_default]
Compiling architecture readcommands of entity xil_defaultlib.cmdProc [cmdproc_default]
Compiling architecture behavioral of entity xil_defaultlib.UART_TX_CTRL [uart_tx_ctrl_default]
Compiling architecture rcvr of entity xil_defaultlib.UART_RX_CTRL [uart_rx_ctrl_default]
Compiling architecture testbench of entity xil_defaultlib.tb_cmdproc_interim
Built simulation snapshot tb_cmdProc_interim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1151.191 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_cmdProc_interim_behav -key {Behavioral:sim_1:Functional:tb_cmdProc_interim} -tclbatch {tb_cmdProc_interim.tcl} -view {{D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/tb_cmdProc_interim_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/tb_cmdProc_interim_behav.wcfg}
source tb_cmdProc_interim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 5 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 101
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_cmdProc_interim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1180.738 ; gain = 29.547
run all
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1180.738 ; gain = 0.000
remove_bps -file {D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd} -line 101
add_bp {D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd} 139
add_bp {D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd} 138
add_bp {D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd} 140
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cmdProc_interim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cmdProc_interim_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1186.680 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1186.680 ; gain = 0.000
add_bp {D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd} 136
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
Stopped at time : 0 fs : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 136
run all
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1196.250 ; gain = 3.012
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 17076 KB (Peak: 17076 KB), Simulation CPU Usage: 12827 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cmdProc_interim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cmdProc'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
ERROR: [XSIM 43-3249] File D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd, line 60. Unresolved signal "nextstate" is multiply driven.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cmdProc_interim_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
ERROR: [XSIM 43-3249] File D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd, line 60. Unresolved signal "nextstate" is multiply driven.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cmdProc_interim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cmdProc'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.common_pack
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behav of entity xil_defaultlib.dataGen [datagen_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture structure of entity xil_defaultlib.comparator [comparator_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111100010000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000100010001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100000001011110010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000110")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11100001")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111000000001")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111100001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000001000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000010")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111011101111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111110000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010000000000000...]
Compiling architecture structure of entity xil_defaultlib.dataConsume_synthesised [dataconsume_synthesised_default]
Compiling architecture behavioral of entity xil_defaultlib.dataConsume [dataconsume_default]
Compiling architecture readcommands of entity xil_defaultlib.cmdProc [cmdproc_default]
Compiling architecture behavioral of entity xil_defaultlib.UART_TX_CTRL [uart_tx_ctrl_default]
Compiling architecture rcvr of entity xil_defaultlib.UART_RX_CTRL [uart_rx_ctrl_default]
Compiling architecture testbench of entity xil_defaultlib.tb_cmdproc_interim
Built simulation snapshot tb_cmdProc_interim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1197.883 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1197.883 ; gain = 0.000
Time resolution is 1 ps
WARNING: [Simulator 45-24] Previous breakpoint at line 139 in file 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd' not restored because it is no longer a breakable line.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1197.883 ; gain = 0.000
run 10 ms
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1197.883 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cmdProc_interim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cmdProc'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
ERROR: [XSIM 43-3249] File D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd, line 60. Unresolved signal "nextstate" is multiply driven.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cmdProc_interim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cmdProc'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.common_pack
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behav of entity xil_defaultlib.dataGen [datagen_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture structure of entity xil_defaultlib.comparator [comparator_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111100010000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000100010001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100000001011110010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000110")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11100001")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111000000001")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111100001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000001000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000010")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111011101111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111110000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010000000000000...]
Compiling architecture structure of entity xil_defaultlib.dataConsume_synthesised [dataconsume_synthesised_default]
Compiling architecture behavioral of entity xil_defaultlib.dataConsume [dataconsume_default]
Compiling architecture readcommands of entity xil_defaultlib.cmdProc [cmdproc_default]
Compiling architecture behavioral of entity xil_defaultlib.UART_TX_CTRL [uart_tx_ctrl_default]
Compiling architecture rcvr of entity xil_defaultlib.UART_RX_CTRL [uart_rx_ctrl_default]
Compiling architecture testbench of entity xil_defaultlib.tb_cmdproc_interim
Built simulation snapshot tb_cmdProc_interim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1197.883 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1197.883 ; gain = 0.000
Time resolution is 1 ps
WARNING: [Simulator 45-24] Previous breakpoint at line 138 in file 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd' not restored because it is no longer a breakable line.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1197.883 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:36 . Memory (MB): peak = 1198.609 ; gain = 0.727
add_bp {D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd} 137
add_bp {D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd} 139
remove_bps -file {D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd} -line 140
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 17004 KB (Peak: 17004 KB), Simulation CPU Usage: 22937 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cmdProc_interim_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1199.863 ; gain = 1.254
run 10 ms
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1199.863 ; gain = 0.000
add_bp {D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd} 135
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cmdProc_interim_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1199.934 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:53 . Memory (MB): peak = 1200.602 ; gain = 0.668
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 17032 KB (Peak: 17032 KB), Simulation CPU Usage: 34843 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cmdProc_interim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cmdProc'
ERROR: [VRFC 10-2989] 'clock' is not declared [D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd:129]
ERROR: [VRFC 10-9458] unit 'readcommands' is ignored due to previous errors [D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd:41]
INFO: [VRFC 10-8704] VHDL file 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd' is ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cmdProc_interim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cmdProc'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
ERROR: [XSIM 43-3249] File D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd, line 60. Unresolved signal "nextstate" is multiply driven.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cmdProc_interim_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
ERROR: [XSIM 43-3249] File D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd, line 60. Unresolved signal "nextstate" is multiply driven.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cmdProc_interim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cmdProc_interim_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
ERROR: [XSIM 43-3249] File D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd, line 60. Unresolved signal "nextstate" is multiply driven.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cmdProc_interim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cmdProc_interim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cmdProc'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.common_pack
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behav of entity xil_defaultlib.dataGen [datagen_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture structure of entity xil_defaultlib.comparator [comparator_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111100010000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000100010001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100000001011110010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000110")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11100001")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111000000001")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111100001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000001000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000010")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111011101111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111110000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010000000000000...]
Compiling architecture structure of entity xil_defaultlib.dataConsume_synthesised [dataconsume_synthesised_default]
Compiling architecture behavioral of entity xil_defaultlib.dataConsume [dataconsume_default]
Compiling architecture readcommands of entity xil_defaultlib.cmdProc [cmdproc_default]
Compiling architecture behavioral of entity xil_defaultlib.UART_TX_CTRL [uart_tx_ctrl_default]
Compiling architecture rcvr of entity xil_defaultlib.UART_RX_CTRL [uart_rx_ctrl_default]
Compiling architecture testbench of entity xil_defaultlib.tb_cmdproc_interim
Built simulation snapshot tb_cmdProc_interim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1200.602 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_cmdProc_interim_behav -key {Behavioral:sim_1:Functional:tb_cmdProc_interim} -tclbatch {tb_cmdProc_interim.tcl} -view {{D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/tb_cmdProc_interim_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
WARNING: [Simulator 45-24] Previous breakpoint at line 135 in file 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd' not restored because it is no longer a breakable line.
open_wave_config {D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/tb_cmdProc_interim_behav.wcfg}
source tb_cmdProc_interim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 0 fs : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 136
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_cmdProc_interim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1212.613 ; gain = 12.012
set_property -name {xsim.simulate.runtime} -value {10ms} -objects [get_filesets sim_1]
set_property dataflow_viewer_settings "min_width=16"   [current_fileset]
run all
Stopped at time : 5 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 136
run all
Stopped at time : 10 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 136
run all
Stopped at time : 15 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 136
run all
Stopped at time : 20 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 136
run all
Stopped at time : 25 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 136
remove_bps -file {D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd} -line 136
run all
Stopped at time : 991510 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 137
run all
Stopped at time : 991510 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 139
run all
Stopped at time : 991515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 137
run all
Stopped at time : 991515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 139
run all
Stopped at time : 991535 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 137
run all
Stopped at time : 991535 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 139
run all
Stopped at time : 991540 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 137
remove_bps -file {D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd} -line 137
remove_bps -file {D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd} -line 139
run all
ERROR: Array sizes do not match, left array has 4 elements, right array has 8 elements
Time: 2190505 ns  Iteration: 1  Process: /tb_cmdProc_interim/cmdProc1/combiStateLogic
  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd

HDL Line: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd:169
run all
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cmdProc_interim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cmdProc'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.common_pack
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behav of entity xil_defaultlib.dataGen [datagen_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture structure of entity xil_defaultlib.comparator [comparator_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111100010000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000100010001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100000001011110010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000110")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11100001")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111000000001")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111100001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000001000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000010")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111011101111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111110000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010000000000000...]
Compiling architecture structure of entity xil_defaultlib.dataConsume_synthesised [dataconsume_synthesised_default]
Compiling architecture behavioral of entity xil_defaultlib.dataConsume [dataconsume_default]
Compiling architecture readcommands of entity xil_defaultlib.cmdProc [cmdproc_default]
Compiling architecture behavioral of entity xil_defaultlib.UART_TX_CTRL [uart_tx_ctrl_default]
Compiling architecture rcvr of entity xil_defaultlib.UART_RX_CTRL [uart_rx_ctrl_default]
Compiling architecture testbench of entity xil_defaultlib.tb_cmdproc_interim
Built simulation snapshot tb_cmdProc_interim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1251.902 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1251.902 ; gain = 0.000
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1282.176 ; gain = 30.273
run all
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 1282.176 ; gain = 0.000
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 16996 KB (Peak: 16996 KB), Simulation CPU Usage: 33609 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cmdProc_interim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cmdProc'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.common_pack
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behav of entity xil_defaultlib.dataGen [datagen_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture structure of entity xil_defaultlib.comparator [comparator_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111100010000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000100010001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100000001011110010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000110")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11100001")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111000000001")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111100001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000001000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000010")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111011101111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111110000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010000000000000...]
Compiling architecture structure of entity xil_defaultlib.dataConsume_synthesised [dataconsume_synthesised_default]
Compiling architecture behavioral of entity xil_defaultlib.dataConsume [dataconsume_default]
Compiling architecture readcommands of entity xil_defaultlib.cmdProc [cmdproc_default]
Compiling architecture behavioral of entity xil_defaultlib.UART_TX_CTRL [uart_tx_ctrl_default]
Compiling architecture rcvr of entity xil_defaultlib.UART_RX_CTRL [uart_rx_ctrl_default]
Compiling architecture testbench of entity xil_defaultlib.tb_cmdproc_interim
Built simulation snapshot tb_cmdProc_interim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1282.176 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1282.176 ; gain = 0.000
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1282.176 ; gain = 0.000
run 10 ms
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1282.176 ; gain = 0.000
add_bp {D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd} 215
add_bp {D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd} 216
add_bp {D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd} 217
add_bp {D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd} 218
add_bp {D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd} 219
add_bp {D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd} 221
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cmdProc_interim_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
Stopped at time : 0 fs : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 215
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1282.176 ; gain = 0.000
run 10 ms
Stopped at time : 0 fs : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 216
run 10 ms
Stopped at time : 5 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 215
run 10 ms
Stopped at time : 5 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 216
run 10 ms
Stopped at time : 991505 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 215
run 10 ms
Stopped at time : 991505 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 216
run 10 ms
Stopped at time : 991505 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 217
run 10 ms
Stopped at time : 991505 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 218
run 10 ms
Stopped at time : 991505 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 219
run 10 ms
Stopped at time : 991505 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 221
run 10 ms
Stopped at time : 991525 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 215
run 10 ms
Stopped at time : 991525 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 216
run 10 ms
Stopped at time : 991525 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 217
run 10 ms
Stopped at time : 991525 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 218
run 10 ms
Stopped at time : 991525 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 219
run 10 ms
Stopped at time : 991525 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 221
run 10 ms
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1282.176 ; gain = 0.000
remove_bps -file {D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd} -line 216
remove_bps -file {D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd} -line 215
remove_bps -file {D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd} -line 218
remove_bps -file {D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd} -line 219
add_bp {D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd} 219
remove_bps -file {D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd} -line 219
remove_bps -file {D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd} -line 221
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cmdProc_interim_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1282.176 ; gain = 0.000
run 10 ms
Stopped at time : 991505 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 217
run 10 ms
Stopped at time : 991525 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 217
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cmdProc_interim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cmdProc'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.common_pack
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behav of entity xil_defaultlib.dataGen [datagen_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture structure of entity xil_defaultlib.comparator [comparator_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111100010000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000100010001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100000001011110010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000110")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11100001")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111000000001")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111100001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000001000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000010")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111011101111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111110000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010000000000000...]
Compiling architecture structure of entity xil_defaultlib.dataConsume_synthesised [dataconsume_synthesised_default]
Compiling architecture behavioral of entity xil_defaultlib.dataConsume [dataconsume_default]
Compiling architecture readcommands of entity xil_defaultlib.cmdProc [cmdproc_default]
Compiling architecture behavioral of entity xil_defaultlib.UART_TX_CTRL [uart_tx_ctrl_default]
Compiling architecture rcvr of entity xil_defaultlib.UART_RX_CTRL [uart_rx_ctrl_default]
Compiling architecture testbench of entity xil_defaultlib.tb_cmdproc_interim
Built simulation snapshot tb_cmdProc_interim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1282.176 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1282.176 ; gain = 0.000
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1282.176 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cmdProc_interim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cmdProc_interim_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_cmdProc_interim_behav -key {Behavioral:sim_1:Functional:tb_cmdProc_interim} -tclbatch {tb_cmdProc_interim.tcl} -view {{D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/tb_cmdProc_interim_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/tb_cmdProc_interim_behav.wcfg}
source tb_cmdProc_interim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10ms
Stopped at time : 991505 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 217
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_cmdProc_interim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10ms
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1282.176 ; gain = 0.000
run 10 ms
Stopped at time : 991525 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 217
remove_bps -file {D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd} -line 217
run 10 ms
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1282.176 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cmdProc_interim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cmdProc_interim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cmdProc'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.common_pack
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behav of entity xil_defaultlib.dataGen [datagen_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture structure of entity xil_defaultlib.comparator [comparator_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111100010000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000100010001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100000001011110010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000110")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11100001")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111000000001")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111100001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000001000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000010")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111011101111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111110000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010000000000000...]
Compiling architecture structure of entity xil_defaultlib.dataConsume_synthesised [dataconsume_synthesised_default]
Compiling architecture behavioral of entity xil_defaultlib.dataConsume [dataconsume_default]
Compiling architecture readcommands of entity xil_defaultlib.cmdProc [cmdproc_default]
Compiling architecture behavioral of entity xil_defaultlib.UART_TX_CTRL [uart_tx_ctrl_default]
Compiling architecture rcvr of entity xil_defaultlib.UART_RX_CTRL [uart_rx_ctrl_default]
Compiling architecture testbench of entity xil_defaultlib.tb_cmdproc_interim
Built simulation snapshot tb_cmdProc_interim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1282.176 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_cmdProc_interim_behav -key {Behavioral:sim_1:Functional:tb_cmdProc_interim} -tclbatch {tb_cmdProc_interim.tcl} -view {{D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/tb_cmdProc_interim_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/tb_cmdProc_interim_behav.wcfg}
source tb_cmdProc_interim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10ms
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1282.176 ; gain = 0.000
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1282.176 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_cmdProc_interim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10ms
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 1282.176 ; gain = 0.000
add_bp {D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd} 108
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cmdProc_interim_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Stopped at time : 5 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 108
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1282.176 ; gain = 0.000
run 10 ms
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1282.176 ; gain = 0.000
add_bp {D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd} 217
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cmdProc_interim_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
Stopped at time : 5 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 108
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1282.176 ; gain = 0.000
remove_bps -file {D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd} -line 108
run 10 ms
Stopped at time : 991510 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 217
run 10 ms
Stopped at time : 991515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 217
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cmdProc_interim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cmdProc'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.common_pack
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behav of entity xil_defaultlib.dataGen [datagen_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture structure of entity xil_defaultlib.comparator [comparator_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111100010000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000100010001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100000001011110010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000110")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11100001")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111000000001")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111100001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000001000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000010")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111011101111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111110000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010000000000000...]
Compiling architecture structure of entity xil_defaultlib.dataConsume_synthesised [dataconsume_synthesised_default]
Compiling architecture behavioral of entity xil_defaultlib.dataConsume [dataconsume_default]
Compiling architecture readcommands of entity xil_defaultlib.cmdProc [cmdproc_default]
Compiling architecture behavioral of entity xil_defaultlib.UART_TX_CTRL [uart_tx_ctrl_default]
Compiling architecture rcvr of entity xil_defaultlib.UART_RX_CTRL [uart_rx_ctrl_default]
Compiling architecture testbench of entity xil_defaultlib.tb_cmdproc_interim
Built simulation snapshot tb_cmdProc_interim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1282.176 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1282.176 ; gain = 0.000
Time resolution is 1 ps
Stopped at time : 991510 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 217
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1282.176 ; gain = 0.000
run all
Stopped at time : 991515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 217
step
Stopped at time : 991515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 218
step
Stopped at time : 991515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 219
step
Stopped at time : 991515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 221
step
Stopped at time : 991515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 235
step
Stopped at time : 991515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 236
step
Stopped at time : 991515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 237
step
Stopped at time : 991515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 239
step
Stopped at time : 991515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 240
step
Stopped at time : 991515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/UART_TX_CTRL.vhd" Line 81
step
Stopped at time : 991515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/UART_TX_CTRL.vhd" Line 82
step
Stopped at time : 991515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/UART_TX_CTRL.vhd" Line 84
run 10 ms
Stopped at time : 991525 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 217
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cmdProc_interim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cmdProc'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.common_pack
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behav of entity xil_defaultlib.dataGen [datagen_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture structure of entity xil_defaultlib.comparator [comparator_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111100010000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000100010001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100000001011110010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000110")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11100001")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111000000001")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111100001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000001000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000010")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111011101111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111110000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010000000000000...]
Compiling architecture structure of entity xil_defaultlib.dataConsume_synthesised [dataconsume_synthesised_default]
Compiling architecture behavioral of entity xil_defaultlib.dataConsume [dataconsume_default]
Compiling architecture readcommands of entity xil_defaultlib.cmdProc [cmdproc_default]
Compiling architecture behavioral of entity xil_defaultlib.UART_TX_CTRL [uart_tx_ctrl_default]
Compiling architecture rcvr of entity xil_defaultlib.UART_RX_CTRL [uart_rx_ctrl_default]
Compiling architecture testbench of entity xil_defaultlib.tb_cmdproc_interim
Built simulation snapshot tb_cmdProc_interim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1282.176 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1282.176 ; gain = 0.000
Time resolution is 1 ps
Stopped at time : 991510 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 217
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1282.176 ; gain = 0.000
run 10 ms
Stopped at time : 991515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 217
run 10 ms
Stopped at time : 991525 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 217
remove_bps -file {D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd} -line 217
run 10 ms
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1282.176 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cmdProc_interim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cmdProc'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.common_pack
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behav of entity xil_defaultlib.dataGen [datagen_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture structure of entity xil_defaultlib.comparator [comparator_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111100010000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000100010001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100000001011110010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000110")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11100001")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111000000001")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111100001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000001000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000010")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111011101111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111110000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010000000000000...]
Compiling architecture structure of entity xil_defaultlib.dataConsume_synthesised [dataconsume_synthesised_default]
Compiling architecture behavioral of entity xil_defaultlib.dataConsume [dataconsume_default]
Compiling architecture readcommands of entity xil_defaultlib.cmdProc [cmdproc_default]
Compiling architecture behavioral of entity xil_defaultlib.UART_TX_CTRL [uart_tx_ctrl_default]
Compiling architecture rcvr of entity xil_defaultlib.UART_RX_CTRL [uart_rx_ctrl_default]
Compiling architecture testbench of entity xil_defaultlib.tb_cmdproc_interim
Built simulation snapshot tb_cmdProc_interim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1282.176 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1282.176 ; gain = 0.000
Time resolution is 1 ps
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1282.176 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1282.176 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 1282.176 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cmdProc_interim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cmdProc'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.common_pack
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behav of entity xil_defaultlib.dataGen [datagen_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture structure of entity xil_defaultlib.comparator [comparator_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111100010000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000100010001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100000001011110010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000110")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11100001")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111000000001")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111100001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000001000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000010")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111011101111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111110000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010000000000000...]
Compiling architecture structure of entity xil_defaultlib.dataConsume_synthesised [dataconsume_synthesised_default]
Compiling architecture behavioral of entity xil_defaultlib.dataConsume [dataconsume_default]
Compiling architecture readcommands of entity xil_defaultlib.cmdProc [cmdproc_default]
Compiling architecture behavioral of entity xil_defaultlib.UART_TX_CTRL [uart_tx_ctrl_default]
Compiling architecture rcvr of entity xil_defaultlib.UART_RX_CTRL [uart_rx_ctrl_default]
Compiling architecture testbench of entity xil_defaultlib.tb_cmdproc_interim
Built simulation snapshot tb_cmdProc_interim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1282.176 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1282.176 ; gain = 0.000
Time resolution is 1 ps
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1282.176 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1282.176 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 1282.176 ; gain = 0.000
add_bp {D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd} 134
remove_bps -file {D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd} -line 134
add_bp {D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd} 134
add_bp {D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd} 131
remove_bps -file {D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd} -line 134
add_bp {D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd} 117
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cmdProc_interim_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
Stopped at time : 15 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 117
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1282.176 ; gain = 0.000
run 10 ms
Stopped at time : 25 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 117
remove_bps -file {D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd} -line 117
run 10 ms
Stopped at time : 991515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 131
step
Stopped at time : 991515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 186
step
Stopped at time : 991515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 187
step
Stopped at time : 991515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 188
step
Stopped at time : 991515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 190
step
Stopped at time : 991515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 191
step
Stopped at time : 991515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 192
step
Stopped at time : 991515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 193
step
Stopped at time : 991515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 194
step
Stopped at time : 991515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 196
step
Stopped at time : 991515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 210
step
Stopped at time : 991515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 211
step
Stopped at time : 991515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 212
step
Stopped at time : 991515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 214
step
Stopped at time : 991515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 215
step
Stopped at time : 991515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/UART_TX_CTRL.vhd" Line 81
step
Stopped at time : 991515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/UART_TX_CTRL.vhd" Line 82
step
Stopped at time : 991515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/UART_TX_CTRL.vhd" Line 84
step
Stopped at time : 991515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/UART_TX_CTRL.vhd" Line 105
step
Stopped at time : 991515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/UART_TX_CTRL.vhd" Line 106
step
Stopped at time : 991515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/UART_TX_CTRL.vhd" Line 107
step
Stopped at time : 991515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/UART_TX_CTRL.vhd" Line 123
step
Stopped at time : 991515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/UART_TX_CTRL.vhd" Line 124
step
Stopped at time : 991515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/UART_TX_CTRL.vhd" Line 125
step
Stopped at time : 991515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/UART_TX_CTRL.vhd" Line 134
step
Stopped at time : 991515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/UART_TX_CTRL.vhd" Line 135
step
Stopped at time : 991515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/UART_TX_CTRL.vhd" Line 143
step
Stopped at time : 991515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/UART_TX_CTRL.vhd" Line 144
step
Stopped at time : 991515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/UART_TX_CTRL.vhd" Line 145
run 10 ms
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1282.176 ; gain = 0.000
add_bp {D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd} 117
remove_bps -file {D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd} -line 117
add_bp {D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd} 117
remove_bps -file {D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd} -line 117
add_bp {D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd} 146
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cmdProc_interim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cmdProc'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.common_pack
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behav of entity xil_defaultlib.dataGen [datagen_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture structure of entity xil_defaultlib.comparator [comparator_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111100010000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000100010001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100000001011110010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000110")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11100001")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111000000001")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111100001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000001000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000010")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111011101111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111110000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010000000000000...]
Compiling architecture structure of entity xil_defaultlib.dataConsume_synthesised [dataconsume_synthesised_default]
Compiling architecture behavioral of entity xil_defaultlib.dataConsume [dataconsume_default]
Compiling architecture readcommands of entity xil_defaultlib.cmdProc [cmdproc_default]
Compiling architecture behavioral of entity xil_defaultlib.UART_TX_CTRL [uart_tx_ctrl_default]
Compiling architecture rcvr of entity xil_defaultlib.UART_RX_CTRL [uart_rx_ctrl_default]
Compiling architecture testbench of entity xil_defaultlib.tb_cmdproc_interim
Built simulation snapshot tb_cmdProc_interim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1282.176 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1282.176 ; gain = 0.000
Time resolution is 1 ps
Stopped at time : 991515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 131
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1282.176 ; gain = 0.000
run 10 ns
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cmdProc_interim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cmdProc'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.common_pack
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behav of entity xil_defaultlib.dataGen [datagen_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture structure of entity xil_defaultlib.comparator [comparator_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111100010000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000100010001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100000001011110010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000110")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11100001")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111000000001")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111100001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000001000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000010")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111011101111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111110000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010000000000000...]
Compiling architecture structure of entity xil_defaultlib.dataConsume_synthesised [dataconsume_synthesised_default]
Compiling architecture behavioral of entity xil_defaultlib.dataConsume [dataconsume_default]
Compiling architecture readcommands of entity xil_defaultlib.cmdProc [cmdproc_default]
Compiling architecture behavioral of entity xil_defaultlib.UART_TX_CTRL [uart_tx_ctrl_default]
Compiling architecture rcvr of entity xil_defaultlib.UART_RX_CTRL [uart_rx_ctrl_default]
Compiling architecture testbench of entity xil_defaultlib.tb_cmdproc_interim
Built simulation snapshot tb_cmdProc_interim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1282.176 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1282.176 ; gain = 0.000
Time resolution is 1 ps
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1282.176 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1282.176 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 1282.176 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cmdProc_interim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cmdProc'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.common_pack
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behav of entity xil_defaultlib.dataGen [datagen_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture structure of entity xil_defaultlib.comparator [comparator_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111100010000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000100010001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100000001011110010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000110")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11100001")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111000000001")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111100001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000001000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000010")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111011101111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111110000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010000000000000...]
Compiling architecture structure of entity xil_defaultlib.dataConsume_synthesised [dataconsume_synthesised_default]
Compiling architecture behavioral of entity xil_defaultlib.dataConsume [dataconsume_default]
Compiling architecture readcommands of entity xil_defaultlib.cmdProc [cmdproc_default]
Compiling architecture behavioral of entity xil_defaultlib.UART_TX_CTRL [uart_tx_ctrl_default]
Compiling architecture rcvr of entity xil_defaultlib.UART_RX_CTRL [uart_rx_ctrl_default]
Compiling architecture testbench of entity xil_defaultlib.tb_cmdproc_interim
Built simulation snapshot tb_cmdProc_interim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1282.176 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1282.176 ; gain = 0.000
Time resolution is 1 ps
Stopped at time : 991510 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 131
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1282.176 ; gain = 0.000
run 10 ns
Stopped at time : 991515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 146
run 10 us
Stopped at time : 991515 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 146
remove_bps -file {D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd} -line 146
remove_bps -file {D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd} -line 131
run all
ERROR: Array sizes do not match, left array has 4 elements, right array has 8 elements
Time: 2190510 ns  Iteration: 1  Process: /tb_cmdProc_interim/cmdProc1/combiStateLogic
  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd

HDL Line: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd:150
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cmdProc_interim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cmdProc'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.common_pack
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behav of entity xil_defaultlib.dataGen [datagen_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture structure of entity xil_defaultlib.comparator [comparator_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111100010000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000100010001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100000001011110010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000110")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11100001")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111000000001")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111100001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000001000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000010")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111011101111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111110000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010000000000000...]
Compiling architecture structure of entity xil_defaultlib.dataConsume_synthesised [dataconsume_synthesised_default]
Compiling architecture behavioral of entity xil_defaultlib.dataConsume [dataconsume_default]
Compiling architecture readcommands of entity xil_defaultlib.cmdProc [cmdproc_default]
Compiling architecture behavioral of entity xil_defaultlib.UART_TX_CTRL [uart_tx_ctrl_default]
Compiling architecture rcvr of entity xil_defaultlib.UART_RX_CTRL [uart_rx_ctrl_default]
Compiling architecture testbench of entity xil_defaultlib.tb_cmdproc_interim
Built simulation snapshot tb_cmdProc_interim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1282.176 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1282.176 ; gain = 0.000
Time resolution is 1 ps
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1282.176 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1282.176 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 1282.176 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cmdProc_interim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cmdProc'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.common_pack
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behav of entity xil_defaultlib.dataGen [datagen_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture structure of entity xil_defaultlib.comparator [comparator_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111100010000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000100010001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100000001011110010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000110")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11100001")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111000000001")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111100001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000001000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000010")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111011101111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111110000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010000000000000...]
Compiling architecture structure of entity xil_defaultlib.dataConsume_synthesised [dataconsume_synthesised_default]
Compiling architecture behavioral of entity xil_defaultlib.dataConsume [dataconsume_default]
Compiling architecture readcommands of entity xil_defaultlib.cmdProc [cmdproc_default]
Compiling architecture behavioral of entity xil_defaultlib.UART_TX_CTRL [uart_tx_ctrl_default]
Compiling architecture rcvr of entity xil_defaultlib.UART_RX_CTRL [uart_rx_ctrl_default]
Compiling architecture testbench of entity xil_defaultlib.tb_cmdproc_interim
Built simulation snapshot tb_cmdProc_interim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1282.176 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1282.176 ; gain = 0.000
Time resolution is 1 ps
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1282.176 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1282.176 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 1282.176 ; gain = 0.000
add_bp {D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd} 191
add_bp {D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd} 192
remove_bps -file {D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd} -line 191
save_wave_config {D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/tb_cmdProc_interim_behav.wcfg}
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cmdProc_interim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cmdProc'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.common_pack
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behav of entity xil_defaultlib.dataGen [datagen_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture structure of entity xil_defaultlib.comparator [comparator_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111100010000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000100010001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100000001011110010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000110")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11100001")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111000000001")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111100001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000001000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000010")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111011101111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111110000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010000000000000...]
Compiling architecture structure of entity xil_defaultlib.dataConsume_synthesised [dataconsume_synthesised_default]
Compiling architecture behavioral of entity xil_defaultlib.dataConsume [dataconsume_default]
Compiling architecture readcommands of entity xil_defaultlib.cmdProc [cmdproc_default]
Compiling architecture behavioral of entity xil_defaultlib.UART_TX_CTRL [uart_tx_ctrl_default]
Compiling architecture rcvr of entity xil_defaultlib.UART_RX_CTRL [uart_rx_ctrl_default]
Compiling architecture testbench of entity xil_defaultlib.tb_cmdproc_interim
Built simulation snapshot tb_cmdProc_interim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1282.176 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1282.176 ; gain = 0.000
Time resolution is 1 ps
Stopped at time : 991505 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 192
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1282.176 ; gain = 0.000
run all
Stopped at time : 2190505 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 192
run all
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1282.176 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cmdProc_interim_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Stopped at time : 991505 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 192
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1282.176 ; gain = 0.000
run all
Stopped at time : 2190505 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 192
run all
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1282.176 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cmdProc_interim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cmdProc'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.common_pack
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behav of entity xil_defaultlib.dataGen [datagen_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture structure of entity xil_defaultlib.comparator [comparator_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111100010000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000100010001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100000001011110010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000110")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11100001")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111000000001")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111100001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000001000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000010")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111011101111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111110000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010000000000000...]
Compiling architecture structure of entity xil_defaultlib.dataConsume_synthesised [dataconsume_synthesised_default]
Compiling architecture behavioral of entity xil_defaultlib.dataConsume [dataconsume_default]
Compiling architecture readcommands of entity xil_defaultlib.cmdProc [cmdproc_default]
Compiling architecture behavioral of entity xil_defaultlib.UART_TX_CTRL [uart_tx_ctrl_default]
Compiling architecture rcvr of entity xil_defaultlib.UART_RX_CTRL [uart_rx_ctrl_default]
Compiling architecture testbench of entity xil_defaultlib.tb_cmdproc_interim
Built simulation snapshot tb_cmdProc_interim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1282.176 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1282.176 ; gain = 0.000
Time resolution is 1 ps
Stopped at time : 991505 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 192
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1282.176 ; gain = 0.000
remove_bps -file {D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd} -line 192
run all
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1282.176 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cmdProc_interim_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 1282.176 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 1282.176 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 1282.176 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cmdProc_interim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cmdProc'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.common_pack
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behav of entity xil_defaultlib.dataGen [datagen_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture structure of entity xil_defaultlib.comparator [comparator_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111100010000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000100010001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100000001011110010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000110")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11100001")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111000000001")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111100001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000001000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000010")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111011101111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111110000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010000000000000...]
Compiling architecture structure of entity xil_defaultlib.dataConsume_synthesised [dataconsume_synthesised_default]
Compiling architecture behavioral of entity xil_defaultlib.dataConsume [dataconsume_default]
Compiling architecture readcommands of entity xil_defaultlib.cmdProc [cmdproc_default]
Compiling architecture behavioral of entity xil_defaultlib.UART_TX_CTRL [uart_tx_ctrl_default]
Compiling architecture rcvr of entity xil_defaultlib.UART_RX_CTRL [uart_rx_ctrl_default]
Compiling architecture testbench of entity xil_defaultlib.tb_cmdproc_interim
Built simulation snapshot tb_cmdProc_interim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1282.176 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1282.176 ; gain = 0.000
Time resolution is 1 ps
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1282.176 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1282.176 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 1282.176 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cmdProc_interim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cmdProc'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.common_pack
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behav of entity xil_defaultlib.dataGen [datagen_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture structure of entity xil_defaultlib.comparator [comparator_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111100010000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000100010001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100000001011110010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000110")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11100001")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111000000001")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111100001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000001000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000010")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111011101111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111110000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010000000000000...]
Compiling architecture structure of entity xil_defaultlib.dataConsume_synthesised [dataconsume_synthesised_default]
Compiling architecture behavioral of entity xil_defaultlib.dataConsume [dataconsume_default]
Compiling architecture readcommands of entity xil_defaultlib.cmdProc [cmdproc_default]
Compiling architecture behavioral of entity xil_defaultlib.UART_TX_CTRL [uart_tx_ctrl_default]
Compiling architecture rcvr of entity xil_defaultlib.UART_RX_CTRL [uart_rx_ctrl_default]
Compiling architecture testbench of entity xil_defaultlib.tb_cmdproc_interim
Built simulation snapshot tb_cmdProc_interim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1282.176 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1282.176 ; gain = 0.000
Time resolution is 1 ps
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1282.176 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1282.176 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 1282.176 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cmdProc_interim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cmdProc'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.common_pack
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behav of entity xil_defaultlib.dataGen [datagen_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture structure of entity xil_defaultlib.comparator [comparator_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111100010000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000100010001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100000001011110010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000110")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11100001")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111000000001")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111100001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000001000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000010")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111011101111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111110000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010000000000000...]
Compiling architecture structure of entity xil_defaultlib.dataConsume_synthesised [dataconsume_synthesised_default]
Compiling architecture behavioral of entity xil_defaultlib.dataConsume [dataconsume_default]
Compiling architecture readcommands of entity xil_defaultlib.cmdProc [cmdproc_default]
Compiling architecture behavioral of entity xil_defaultlib.UART_TX_CTRL [uart_tx_ctrl_default]
Compiling architecture rcvr of entity xil_defaultlib.UART_RX_CTRL [uart_rx_ctrl_default]
Compiling architecture testbench of entity xil_defaultlib.tb_cmdproc_interim
Built simulation snapshot tb_cmdProc_interim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1282.176 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1282.176 ; gain = 0.000
Time resolution is 1 ps
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1282.176 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1282.176 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 1282.176 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cmdProc_interim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cmdProc'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.common_pack
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behav of entity xil_defaultlib.dataGen [datagen_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture structure of entity xil_defaultlib.comparator [comparator_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111100010000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000100010001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100000001011110010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000110")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11100001")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111000000001")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111100001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000001000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000010")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111011101111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111110000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010000000000000...]
Compiling architecture structure of entity xil_defaultlib.dataConsume_synthesised [dataconsume_synthesised_default]
Compiling architecture behavioral of entity xil_defaultlib.dataConsume [dataconsume_default]
Compiling architecture readcommands of entity xil_defaultlib.cmdProc [cmdproc_default]
Compiling architecture behavioral of entity xil_defaultlib.UART_TX_CTRL [uart_tx_ctrl_default]
Compiling architecture rcvr of entity xil_defaultlib.UART_RX_CTRL [uart_rx_ctrl_default]
Compiling architecture testbench of entity xil_defaultlib.tb_cmdproc_interim
Built simulation snapshot tb_cmdProc_interim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1282.176 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1282.176 ; gain = 0.000
Time resolution is 1 ps
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1282.176 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1282.176 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 1282.176 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cmdProc_interim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cmdProc'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.common_pack
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behav of entity xil_defaultlib.dataGen [datagen_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture structure of entity xil_defaultlib.comparator [comparator_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111100010000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000100010001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100000001011110010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000110")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11100001")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111000000001")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111100001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000001000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000010")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111011101111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111110000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010000000000000...]
Compiling architecture structure of entity xil_defaultlib.dataConsume_synthesised [dataconsume_synthesised_default]
Compiling architecture behavioral of entity xil_defaultlib.dataConsume [dataconsume_default]
Compiling architecture readcommands of entity xil_defaultlib.cmdProc [cmdproc_default]
Compiling architecture behavioral of entity xil_defaultlib.UART_TX_CTRL [uart_tx_ctrl_default]
Compiling architecture rcvr of entity xil_defaultlib.UART_RX_CTRL [uart_rx_ctrl_default]
Compiling architecture testbench of entity xil_defaultlib.tb_cmdproc_interim
Built simulation snapshot tb_cmdProc_interim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1282.176 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1282.176 ; gain = 0.000
Time resolution is 1 ps
Failure: arguments of overloaded 'xor' operator are not of the same length
Time: 2190505 ns  Iteration: 3  Process: /tb_cmdProc_interim/cmdProc1/combiStateLogic  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd
$finish called at time : 2190505 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 150
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1282.176 ; gain = 0.000
run all
ERROR: Array sizes do not match, left array has 4 elements, right array has 8 elements
Time: 2190505 ns  Iteration: 3  Process: /tb_cmdProc_interim/cmdProc1/combiStateLogic
  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd

HDL Line: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd:150
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cmdProc_interim_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
Failure: arguments of overloaded 'xor' operator are not of the same length
Time: 2190505 ns  Iteration: 3  Process: /tb_cmdProc_interim/cmdProc1/combiStateLogic  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd
$finish called at time : 2190505 ns : File "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" Line 150
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1282.176 ; gain = 0.000
run all
ERROR: Array sizes do not match, left array has 4 elements, right array has 8 elements
Time: 2190505 ns  Iteration: 3  Process: /tb_cmdProc_interim/cmdProc1/combiStateLogic
  File: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd

HDL Line: D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd:150
run all
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cmdProc_interim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cmdProc'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.common_pack
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behav of entity xil_defaultlib.dataGen [datagen_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture structure of entity xil_defaultlib.comparator [comparator_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111100010000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000100010001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100000001011110010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000110")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11100001")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111000000001")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111100001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000001000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000010")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111011101111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111110000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010000000000000...]
Compiling architecture structure of entity xil_defaultlib.dataConsume_synthesised [dataconsume_synthesised_default]
Compiling architecture behavioral of entity xil_defaultlib.dataConsume [dataconsume_default]
Compiling architecture readcommands of entity xil_defaultlib.cmdProc [cmdproc_default]
Compiling architecture behavioral of entity xil_defaultlib.UART_TX_CTRL [uart_tx_ctrl_default]
Compiling architecture rcvr of entity xil_defaultlib.UART_RX_CTRL [uart_rx_ctrl_default]
Compiling architecture testbench of entity xil_defaultlib.tb_cmdproc_interim
Built simulation snapshot tb_cmdProc_interim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1282.176 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1282.176 ; gain = 0.000
Time resolution is 1 ps
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1282.176 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1282.176 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1282.176 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cmdProc_interim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.srcs/sources_1/imports/Command Processor/cmdProc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cmdProc'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_cmdProc_interim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/Command Processor.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cmdProc_interim_behav xil_defaultlib.tb_cmdProc_interim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.common_pack
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behav of entity xil_defaultlib.dataGen [datagen_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture structure of entity xil_defaultlib.comparator [comparator_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111100010000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000100010001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100000001011110010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000110")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11100001")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111000000001")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111100001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000001000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000010")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111011101111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111110000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010000000000000...]
Compiling architecture structure of entity xil_defaultlib.dataConsume_synthesised [dataconsume_synthesised_default]
Compiling architecture behavioral of entity xil_defaultlib.dataConsume [dataconsume_default]
Compiling architecture readcommands of entity xil_defaultlib.cmdProc [cmdproc_default]
Compiling architecture behavioral of entity xil_defaultlib.UART_TX_CTRL [uart_tx_ctrl_default]
Compiling architecture rcvr of entity xil_defaultlib.UART_RX_CTRL [uart_rx_ctrl_default]
Compiling architecture testbench of entity xil_defaultlib.tb_cmdproc_interim
Built simulation snapshot tb_cmdProc_interim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1282.176 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1282.176 ; gain = 0.000
Time resolution is 1 ps
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1282.176 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1282.176 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 1282.176 ; gain = 0.000
save_wave_config {D:/Dangelo/OneDrive/Documents/University/EENG28010/EENG28010-Group-Project/Command Processor/tb_cmdProc_interim_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Mar 28 19:26:07 2023...
