vhdl xil_defaultlib  \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_1/sim/bd_6f02_psr_aclk_0.vhd" \
"../../../bd/design_1/ip/design_1_rst_ps8_0_200M_0/sim/design_1_rst_ps8_0_200M_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_gpio_0_0/sim/design_1_axi_gpio_0_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_bram_ctrl_0_11/sim/design_1_axi_bram_ctrl_0_11.vhd" \
"../../../bd/design_1/ip/design_1_axi_bram_ctrl_0_12/sim/design_1_axi_bram_ctrl_0_12.vhd" \
"../../../bd/design_1/ip/design_1_axi_bram_ctrl_1_0/sim/design_1_axi_bram_ctrl_1_0.vhd" \

nosort
