Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Fri Apr 22 14:31:22 2022
| Host         : pc-elec-286 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing -max_paths 100 -nworst 100 -delay_type max -sort_by slack -file reports_cva6_fpga_impl/cva6_fpga.timing_WORST_100.rpt
| Design       : cva6_zybo_z7_20
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.553ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/req_src_q_reg/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/req_dst_q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        1.333ns  (logic 0.518ns (38.849%)  route 0.815ns (61.151%))
  Logic Levels:           0  
  Clock Path Skew:        -8.590ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 109.647 - 111.111 ) 
    Source Clock Delay      (SCD):    7.125ns = ( 107.125 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.865   107.125    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X112Y88        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/req_src_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y88        FDCE (Prop_fdce_C_Q)         0.518   107.643 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/req_src_q_reg/Q
                         net (fo=3, routed)           0.815   108.459    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/req_dst_q_reg_0
    SLICE_X110Y85        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/req_dst_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.681   109.647    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X110Y85        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/req_dst_q_reg/C
                         clock pessimism              0.000   109.647    
                         clock uncertainty           -0.595   109.052    
    SLICE_X110Y85        FDCE (Setup_fdce_C_D)       -0.040   109.012    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/req_dst_q_reg
  -------------------------------------------------------------------
                         required time                        109.012    
                         arrival time                        -108.459    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.553ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/req_src_q_reg/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/req_dst_q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        1.333ns  (logic 0.518ns (38.849%)  route 0.815ns (61.151%))
  Logic Levels:           0  
  Clock Path Skew:        -8.590ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 109.647 - 111.111 ) 
    Source Clock Delay      (SCD):    7.125ns = ( 107.125 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.865   107.125    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X112Y88        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/req_src_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y88        FDCE (Prop_fdce_C_Q)         0.518   107.643 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/req_src_q_reg/Q
                         net (fo=3, routed)           0.815   108.459    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/req_dst_q_reg_0
    SLICE_X110Y85        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/req_dst_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.681   109.647    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X110Y85        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/req_dst_q_reg/C
                         clock pessimism              0.000   109.647    
                         clock uncertainty           -0.595   109.052    
    SLICE_X110Y85        FDCE (Setup_fdce_C_D)       -0.040   109.012    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/req_dst_q_reg
  -------------------------------------------------------------------
                         required time                        109.012    
                         arrival time                        -108.459    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.668ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][13]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        1.223ns  (logic 0.456ns (37.279%)  route 0.767ns (62.721%))
  Logic Levels:           0  
  Clock Path Skew:        -8.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 109.635 - 111.111 ) 
    Source Clock Delay      (SCD):    7.108ns = ( 107.108 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.848   107.108    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X111Y75        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y75        FDCE (Prop_fdce_C_Q)         0.456   107.564 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][13]/Q
                         net (fo=1, routed)           0.767   108.332    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[13]
    SLICE_X110Y75        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.669   109.635    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X110Y75        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][13]/C
                         clock pessimism              0.000   109.635    
                         clock uncertainty           -0.595   109.040    
    SLICE_X110Y75        FDCE (Setup_fdce_C_D)       -0.040   109.000    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][13]
  -------------------------------------------------------------------
                         required time                        109.000    
                         arrival time                        -108.332    
  -------------------------------------------------------------------
                         slack                                  0.668    

Slack (MET) :             0.668ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][13]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        1.223ns  (logic 0.456ns (37.279%)  route 0.767ns (62.721%))
  Logic Levels:           0  
  Clock Path Skew:        -8.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 109.635 - 111.111 ) 
    Source Clock Delay      (SCD):    7.108ns = ( 107.108 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.848   107.108    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X111Y75        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y75        FDCE (Prop_fdce_C_Q)         0.456   107.564 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][13]/Q
                         net (fo=1, routed)           0.767   108.332    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[13]
    SLICE_X110Y75        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.669   109.635    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X110Y75        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][13]/C
                         clock pessimism              0.000   109.635    
                         clock uncertainty           -0.595   109.040    
    SLICE_X110Y75        FDCE (Setup_fdce_C_D)       -0.040   109.000    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][13]
  -------------------------------------------------------------------
                         required time                        109.000    
                         arrival time                        -108.332    
  -------------------------------------------------------------------
                         slack                                  0.668    

Slack (MET) :             0.678ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][1]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        1.183ns  (logic 0.518ns (43.784%)  route 0.665ns (56.216%))
  Logic Levels:           0  
  Clock Path Skew:        -8.588ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 109.649 - 111.111 ) 
    Source Clock Delay      (SCD):    7.125ns = ( 107.125 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.865   107.125    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X112Y88        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y88        FDCE (Prop_fdce_C_Q)         0.518   107.643 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][1]/Q
                         net (fo=1, routed)           0.665   108.309    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[1]
    SLICE_X110Y88        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.683   109.649    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X110Y88        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][1]/C
                         clock pessimism              0.000   109.649    
                         clock uncertainty           -0.595   109.054    
    SLICE_X110Y88        FDCE (Setup_fdce_C_D)       -0.067   108.987    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][1]
  -------------------------------------------------------------------
                         required time                        108.987    
                         arrival time                        -108.309    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             0.678ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][1]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        1.183ns  (logic 0.518ns (43.784%)  route 0.665ns (56.216%))
  Logic Levels:           0  
  Clock Path Skew:        -8.588ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 109.649 - 111.111 ) 
    Source Clock Delay      (SCD):    7.125ns = ( 107.125 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.865   107.125    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X112Y88        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y88        FDCE (Prop_fdce_C_Q)         0.518   107.643 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][1]/Q
                         net (fo=1, routed)           0.665   108.309    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[1]
    SLICE_X110Y88        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.683   109.649    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X110Y88        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][1]/C
                         clock pessimism              0.000   109.649    
                         clock uncertainty           -0.595   109.054    
    SLICE_X110Y88        FDCE (Setup_fdce_C_D)       -0.067   108.987    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][1]
  -------------------------------------------------------------------
                         required time                        108.987    
                         arrival time                        -108.309    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             0.678ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][30]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        1.234ns  (logic 0.456ns (36.960%)  route 0.778ns (63.040%))
  Logic Levels:           0  
  Clock Path Skew:        -8.588ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 109.648 - 111.111 ) 
    Source Clock Delay      (SCD):    7.124ns = ( 107.124 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.864   107.124    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X113Y87        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y87        FDCE (Prop_fdce_C_Q)         0.456   107.580 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][30]/Q
                         net (fo=1, routed)           0.778   108.358    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[30]
    SLICE_X112Y87        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.682   109.648    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X112Y87        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][30]/C
                         clock pessimism              0.000   109.648    
                         clock uncertainty           -0.595   109.053    
    SLICE_X112Y87        FDCE (Setup_fdce_C_D)       -0.016   109.037    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][30]
  -------------------------------------------------------------------
                         required time                        109.037    
                         arrival time                        -108.358    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             0.678ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][30]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        1.234ns  (logic 0.456ns (36.960%)  route 0.778ns (63.040%))
  Logic Levels:           0  
  Clock Path Skew:        -8.588ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 109.648 - 111.111 ) 
    Source Clock Delay      (SCD):    7.124ns = ( 107.124 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.864   107.124    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X113Y87        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y87        FDCE (Prop_fdce_C_Q)         0.456   107.580 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][30]/Q
                         net (fo=1, routed)           0.778   108.358    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[30]
    SLICE_X112Y87        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.682   109.648    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X112Y87        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][30]/C
                         clock pessimism              0.000   109.648    
                         clock uncertainty           -0.595   109.053    
    SLICE_X112Y87        FDCE (Setup_fdce_C_D)       -0.016   109.037    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][30]
  -------------------------------------------------------------------
                         required time                        109.037    
                         arrival time                        -108.358    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             0.720ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][27]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        1.005ns  (logic 0.478ns (47.584%)  route 0.527ns (52.416%))
  Logic Levels:           0  
  Clock Path Skew:        -8.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 109.647 - 111.111 ) 
    Source Clock Delay      (SCD):    7.120ns = ( 107.120 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.860   107.120    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X112Y83        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y83        FDCE (Prop_fdce_C_Q)         0.478   107.598 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][27]/Q
                         net (fo=1, routed)           0.527   108.125    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[27]
    SLICE_X112Y85        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.681   109.647    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X112Y85        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][27]/C
                         clock pessimism              0.000   109.647    
                         clock uncertainty           -0.595   109.052    
    SLICE_X112Y85        FDCE (Setup_fdce_C_D)       -0.207   108.845    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][27]
  -------------------------------------------------------------------
                         required time                        108.845    
                         arrival time                        -108.125    
  -------------------------------------------------------------------
                         slack                                  0.720    

Slack (MET) :             0.720ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][27]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        1.005ns  (logic 0.478ns (47.584%)  route 0.527ns (52.416%))
  Logic Levels:           0  
  Clock Path Skew:        -8.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 109.647 - 111.111 ) 
    Source Clock Delay      (SCD):    7.120ns = ( 107.120 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.860   107.120    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X112Y83        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y83        FDCE (Prop_fdce_C_Q)         0.478   107.598 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][27]/Q
                         net (fo=1, routed)           0.527   108.125    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[27]
    SLICE_X112Y85        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.681   109.647    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X112Y85        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][27]/C
                         clock pessimism              0.000   109.647    
                         clock uncertainty           -0.595   109.052    
    SLICE_X112Y85        FDCE (Setup_fdce_C_D)       -0.207   108.845    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][27]
  -------------------------------------------------------------------
                         required time                        108.845    
                         arrival time                        -108.125    
  -------------------------------------------------------------------
                         slack                                  0.720    

Slack (MET) :             0.733ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][24]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        1.170ns  (logic 0.518ns (44.276%)  route 0.652ns (55.724%))
  Logic Levels:           0  
  Clock Path Skew:        -8.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 109.647 - 111.111 ) 
    Source Clock Delay      (SCD):    7.120ns = ( 107.120 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.860   107.120    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X112Y83        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y83        FDCE (Prop_fdce_C_Q)         0.518   107.638 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][24]/Q
                         net (fo=1, routed)           0.652   108.290    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[24]
    SLICE_X112Y85        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.681   109.647    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X112Y85        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][24]/C
                         clock pessimism              0.000   109.647    
                         clock uncertainty           -0.595   109.052    
    SLICE_X112Y85        FDCE (Setup_fdce_C_D)       -0.028   109.024    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][24]
  -------------------------------------------------------------------
                         required time                        109.024    
                         arrival time                        -108.290    
  -------------------------------------------------------------------
                         slack                                  0.733    

Slack (MET) :             0.733ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][24]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        1.170ns  (logic 0.518ns (44.276%)  route 0.652ns (55.724%))
  Logic Levels:           0  
  Clock Path Skew:        -8.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 109.647 - 111.111 ) 
    Source Clock Delay      (SCD):    7.120ns = ( 107.120 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.860   107.120    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X112Y83        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y83        FDCE (Prop_fdce_C_Q)         0.518   107.638 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][24]/Q
                         net (fo=1, routed)           0.652   108.290    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[24]
    SLICE_X112Y85        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.681   109.647    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X112Y85        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][24]/C
                         clock pessimism              0.000   109.647    
                         clock uncertainty           -0.595   109.052    
    SLICE_X112Y85        FDCE (Setup_fdce_C_D)       -0.028   109.024    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][24]
  -------------------------------------------------------------------
                         required time                        109.024    
                         arrival time                        -108.290    
  -------------------------------------------------------------------
                         slack                                  0.733    

Slack (MET) :             0.790ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][20]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        1.080ns  (logic 0.456ns (42.222%)  route 0.624ns (57.778%))
  Logic Levels:           0  
  Clock Path Skew:        -8.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 109.635 - 111.111 ) 
    Source Clock Delay      (SCD):    7.108ns = ( 107.108 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.848   107.108    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X111Y75        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y75        FDCE (Prop_fdce_C_Q)         0.456   107.564 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][20]/Q
                         net (fo=1, routed)           0.624   108.189    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[20]
    SLICE_X110Y75        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.669   109.635    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X110Y75        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][20]/C
                         clock pessimism              0.000   109.635    
                         clock uncertainty           -0.595   109.040    
    SLICE_X110Y75        FDCE (Setup_fdce_C_D)       -0.061   108.979    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][20]
  -------------------------------------------------------------------
                         required time                        108.979    
                         arrival time                        -108.189    
  -------------------------------------------------------------------
                         slack                                  0.790    

Slack (MET) :             0.790ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][20]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        1.080ns  (logic 0.456ns (42.222%)  route 0.624ns (57.778%))
  Logic Levels:           0  
  Clock Path Skew:        -8.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 109.635 - 111.111 ) 
    Source Clock Delay      (SCD):    7.108ns = ( 107.108 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.848   107.108    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X111Y75        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y75        FDCE (Prop_fdce_C_Q)         0.456   107.564 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][20]/Q
                         net (fo=1, routed)           0.624   108.189    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[20]
    SLICE_X110Y75        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.669   109.635    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X110Y75        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][20]/C
                         clock pessimism              0.000   109.635    
                         clock uncertainty           -0.595   109.040    
    SLICE_X110Y75        FDCE (Setup_fdce_C_D)       -0.061   108.979    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][20]
  -------------------------------------------------------------------
                         required time                        108.979    
                         arrival time                        -108.189    
  -------------------------------------------------------------------
                         slack                                  0.790    

Slack (MET) :             0.794ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][0]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        1.090ns  (logic 0.456ns (41.826%)  route 0.634ns (58.174%))
  Logic Levels:           0  
  Clock Path Skew:        -8.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 109.638 - 111.111 ) 
    Source Clock Delay      (SCD):    7.111ns = ( 107.111 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.851   107.111    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X113Y77        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y77        FDCE (Prop_fdce_C_Q)         0.456   107.567 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][0]/Q
                         net (fo=1, routed)           0.634   108.202    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[0]
    SLICE_X112Y77        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.672   109.638    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X112Y77        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][0]/C
                         clock pessimism              0.000   109.638    
                         clock uncertainty           -0.595   109.043    
    SLICE_X112Y77        FDCE (Setup_fdce_C_D)       -0.047   108.996    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][0]
  -------------------------------------------------------------------
                         required time                        108.996    
                         arrival time                        -108.202    
  -------------------------------------------------------------------
                         slack                                  0.794    

Slack (MET) :             0.794ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][0]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        1.090ns  (logic 0.456ns (41.826%)  route 0.634ns (58.174%))
  Logic Levels:           0  
  Clock Path Skew:        -8.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 109.638 - 111.111 ) 
    Source Clock Delay      (SCD):    7.111ns = ( 107.111 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.851   107.111    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X113Y77        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y77        FDCE (Prop_fdce_C_Q)         0.456   107.567 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][0]/Q
                         net (fo=1, routed)           0.634   108.202    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[0]
    SLICE_X112Y77        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.672   109.638    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X112Y77        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][0]/C
                         clock pessimism              0.000   109.638    
                         clock uncertainty           -0.595   109.043    
    SLICE_X112Y77        FDCE (Setup_fdce_C_D)       -0.047   108.996    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][0]
  -------------------------------------------------------------------
                         required time                        108.996    
                         arrival time                        -108.202    
  -------------------------------------------------------------------
                         slack                                  0.794    

Slack (MET) :             0.808ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][10]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        1.057ns  (logic 0.456ns (43.158%)  route 0.601ns (56.842%))
  Logic Levels:           0  
  Clock Path Skew:        -8.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 109.635 - 111.111 ) 
    Source Clock Delay      (SCD):    7.108ns = ( 107.108 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.848   107.108    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X111Y75        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y75        FDCE (Prop_fdce_C_Q)         0.456   107.564 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][10]/Q
                         net (fo=1, routed)           0.601   108.165    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[10]
    SLICE_X110Y75        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.669   109.635    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X110Y75        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][10]/C
                         clock pessimism              0.000   109.635    
                         clock uncertainty           -0.595   109.040    
    SLICE_X110Y75        FDCE (Setup_fdce_C_D)       -0.067   108.973    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][10]
  -------------------------------------------------------------------
                         required time                        108.973    
                         arrival time                        -108.165    
  -------------------------------------------------------------------
                         slack                                  0.808    

Slack (MET) :             0.808ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][10]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        1.057ns  (logic 0.456ns (43.158%)  route 0.601ns (56.842%))
  Logic Levels:           0  
  Clock Path Skew:        -8.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 109.635 - 111.111 ) 
    Source Clock Delay      (SCD):    7.108ns = ( 107.108 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.848   107.108    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X111Y75        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y75        FDCE (Prop_fdce_C_Q)         0.456   107.564 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][10]/Q
                         net (fo=1, routed)           0.601   108.165    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[10]
    SLICE_X110Y75        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.669   109.635    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X110Y75        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][10]/C
                         clock pessimism              0.000   109.635    
                         clock uncertainty           -0.595   109.040    
    SLICE_X110Y75        FDCE (Setup_fdce_C_D)       -0.067   108.973    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][10]
  -------------------------------------------------------------------
                         required time                        108.973    
                         arrival time                        -108.165    
  -------------------------------------------------------------------
                         slack                                  0.808    

Slack (MET) :             0.826ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][11]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.894ns  (logic 0.419ns (46.854%)  route 0.475ns (53.146%))
  Logic Levels:           0  
  Clock Path Skew:        -8.583ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 109.637 - 111.111 ) 
    Source Clock Delay      (SCD):    7.108ns = ( 107.108 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.848   107.108    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X111Y75        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y75        FDCE (Prop_fdce_C_Q)         0.419   107.527 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][11]/Q
                         net (fo=1, routed)           0.475   108.003    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[11]
    SLICE_X111Y76        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.671   109.637    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X111Y76        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][11]/C
                         clock pessimism              0.000   109.637    
                         clock uncertainty           -0.595   109.042    
    SLICE_X111Y76        FDCE (Setup_fdce_C_D)       -0.213   108.829    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][11]
  -------------------------------------------------------------------
                         required time                        108.829    
                         arrival time                        -108.003    
  -------------------------------------------------------------------
                         slack                                  0.826    

Slack (MET) :             0.826ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][11]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.894ns  (logic 0.419ns (46.854%)  route 0.475ns (53.146%))
  Logic Levels:           0  
  Clock Path Skew:        -8.583ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 109.637 - 111.111 ) 
    Source Clock Delay      (SCD):    7.108ns = ( 107.108 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.848   107.108    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X111Y75        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y75        FDCE (Prop_fdce_C_Q)         0.419   107.527 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][11]/Q
                         net (fo=1, routed)           0.475   108.003    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[11]
    SLICE_X111Y76        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.671   109.637    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X111Y76        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][11]/C
                         clock pessimism              0.000   109.637    
                         clock uncertainty           -0.595   109.042    
    SLICE_X111Y76        FDCE (Setup_fdce_C_D)       -0.213   108.829    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][11]
  -------------------------------------------------------------------
                         required time                        108.829    
                         arrival time                        -108.003    
  -------------------------------------------------------------------
                         slack                                  0.826    

Slack (MET) :             0.859ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][23]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        1.030ns  (logic 0.518ns (50.278%)  route 0.512ns (49.722%))
  Logic Levels:           0  
  Clock Path Skew:        -8.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 109.645 - 111.111 ) 
    Source Clock Delay      (SCD):    7.120ns = ( 107.120 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.860   107.120    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X112Y83        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y83        FDCE (Prop_fdce_C_Q)         0.518   107.638 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][23]/Q
                         net (fo=1, routed)           0.512   108.151    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[23]
    SLICE_X111Y83        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.679   109.645    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X111Y83        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][23]/C
                         clock pessimism              0.000   109.645    
                         clock uncertainty           -0.595   109.050    
    SLICE_X111Y83        FDCE (Setup_fdce_C_D)       -0.040   109.010    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][23]
  -------------------------------------------------------------------
                         required time                        109.010    
                         arrival time                        -108.151    
  -------------------------------------------------------------------
                         slack                                  0.859    

Slack (MET) :             0.859ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][23]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        1.030ns  (logic 0.518ns (50.278%)  route 0.512ns (49.722%))
  Logic Levels:           0  
  Clock Path Skew:        -8.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 109.645 - 111.111 ) 
    Source Clock Delay      (SCD):    7.120ns = ( 107.120 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.860   107.120    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X112Y83        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y83        FDCE (Prop_fdce_C_Q)         0.518   107.638 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][23]/Q
                         net (fo=1, routed)           0.512   108.151    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[23]
    SLICE_X111Y83        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.679   109.645    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X111Y83        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][23]/C
                         clock pessimism              0.000   109.645    
                         clock uncertainty           -0.595   109.050    
    SLICE_X111Y83        FDCE (Setup_fdce_C_D)       -0.040   109.010    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][23]
  -------------------------------------------------------------------
                         required time                        109.010    
                         arrival time                        -108.151    
  -------------------------------------------------------------------
                         slack                                  0.859    

Slack (MET) :             0.895ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][19]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.942ns  (logic 0.456ns (48.422%)  route 0.486ns (51.578%))
  Logic Levels:           0  
  Clock Path Skew:        -8.586ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 109.637 - 111.111 ) 
    Source Clock Delay      (SCD):    7.111ns = ( 107.111 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.851   107.111    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X113Y77        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y77        FDCE (Prop_fdce_C_Q)         0.456   107.567 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][19]/Q
                         net (fo=1, routed)           0.486   108.053    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[19]
    SLICE_X111Y76        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.671   109.637    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X111Y76        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][19]/C
                         clock pessimism              0.000   109.637    
                         clock uncertainty           -0.595   109.042    
    SLICE_X111Y76        FDCE (Setup_fdce_C_D)       -0.093   108.949    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][19]
  -------------------------------------------------------------------
                         required time                        108.949    
                         arrival time                        -108.053    
  -------------------------------------------------------------------
                         slack                                  0.895    

Slack (MET) :             0.895ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][19]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.942ns  (logic 0.456ns (48.422%)  route 0.486ns (51.578%))
  Logic Levels:           0  
  Clock Path Skew:        -8.586ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 109.637 - 111.111 ) 
    Source Clock Delay      (SCD):    7.111ns = ( 107.111 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.851   107.111    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X113Y77        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y77        FDCE (Prop_fdce_C_Q)         0.456   107.567 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][19]/Q
                         net (fo=1, routed)           0.486   108.053    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[19]
    SLICE_X111Y76        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.671   109.637    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X111Y76        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][19]/C
                         clock pessimism              0.000   109.637    
                         clock uncertainty           -0.595   109.042    
    SLICE_X111Y76        FDCE (Setup_fdce_C_D)       -0.093   108.949    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][19]
  -------------------------------------------------------------------
                         required time                        108.949    
                         arrival time                        -108.053    
  -------------------------------------------------------------------
                         slack                                  0.895    

Slack (MET) :             0.909ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][29]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.813ns  (logic 0.478ns (58.794%)  route 0.335ns (41.206%))
  Logic Levels:           0  
  Clock Path Skew:        -8.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 109.648 - 111.111 ) 
    Source Clock Delay      (SCD):    7.125ns = ( 107.125 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.865   107.125    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X112Y88        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y88        FDCE (Prop_fdce_C_Q)         0.478   107.603 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][29]/Q
                         net (fo=1, routed)           0.335   107.938    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[29]
    SLICE_X112Y87        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.682   109.648    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X112Y87        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][29]/C
                         clock pessimism              0.000   109.648    
                         clock uncertainty           -0.595   109.053    
    SLICE_X112Y87        FDCE (Setup_fdce_C_D)       -0.205   108.848    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][29]
  -------------------------------------------------------------------
                         required time                        108.848    
                         arrival time                        -107.939    
  -------------------------------------------------------------------
                         slack                                  0.909    

Slack (MET) :             0.909ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][29]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.813ns  (logic 0.478ns (58.794%)  route 0.335ns (41.206%))
  Logic Levels:           0  
  Clock Path Skew:        -8.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 109.648 - 111.111 ) 
    Source Clock Delay      (SCD):    7.125ns = ( 107.125 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.865   107.125    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X112Y88        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y88        FDCE (Prop_fdce_C_Q)         0.478   107.603 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][29]/Q
                         net (fo=1, routed)           0.335   107.938    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[29]
    SLICE_X112Y87        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.682   109.648    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X112Y87        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][29]/C
                         clock pessimism              0.000   109.648    
                         clock uncertainty           -0.595   109.053    
    SLICE_X112Y87        FDCE (Setup_fdce_C_D)       -0.205   108.848    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][29]
  -------------------------------------------------------------------
                         required time                        108.848    
                         arrival time                        -107.939    
  -------------------------------------------------------------------
                         slack                                  0.909    

Slack (MET) :             0.922ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][1]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.992ns  (logic 0.518ns (52.210%)  route 0.474ns (47.790%))
  Logic Levels:           0  
  Clock Path Skew:        -8.586ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 109.647 - 111.111 ) 
    Source Clock Delay      (SCD):    7.121ns = ( 107.121 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.861   107.121    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X112Y84        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y84        FDCE (Prop_fdce_C_Q)         0.518   107.639 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][1]/Q
                         net (fo=1, routed)           0.474   108.114    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]_0[1]
    SLICE_X112Y85        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.681   109.647    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X112Y85        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]/C
                         clock pessimism              0.000   109.647    
                         clock uncertainty           -0.595   109.052    
    SLICE_X112Y85        FDCE (Setup_fdce_C_D)       -0.016   109.036    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]
  -------------------------------------------------------------------
                         required time                        109.036    
                         arrival time                        -108.114    
  -------------------------------------------------------------------
                         slack                                  0.922    

Slack (MET) :             0.922ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][1]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.992ns  (logic 0.518ns (52.210%)  route 0.474ns (47.790%))
  Logic Levels:           0  
  Clock Path Skew:        -8.586ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 109.647 - 111.111 ) 
    Source Clock Delay      (SCD):    7.121ns = ( 107.121 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.861   107.121    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X112Y84        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y84        FDCE (Prop_fdce_C_Q)         0.518   107.639 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][1]/Q
                         net (fo=1, routed)           0.474   108.114    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]_0[1]
    SLICE_X112Y85        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.681   109.647    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X112Y85        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]/C
                         clock pessimism              0.000   109.647    
                         clock uncertainty           -0.595   109.052    
    SLICE_X112Y85        FDCE (Setup_fdce_C_D)       -0.016   109.036    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]
  -------------------------------------------------------------------
                         required time                        109.036    
                         arrival time                        -108.114    
  -------------------------------------------------------------------
                         slack                                  0.922    

Slack (MET) :             0.932ns  (required time - arrival time)
  Source:                 i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.615ns  (logic 3.569ns (17.313%)  route 17.046ns (82.687%))
  Logic Levels:           23  (LUT2=1 LUT3=1 LUT4=5 LUT5=6 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns = ( 20.615 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.874    -0.818    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/clk_out1
    SLICE_X106Y34        FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y34        FDCE (Prop_fdce_C_Q)         0.456    -0.362 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/Q
                         net (fo=10, routed)          0.965     0.602    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/wbuffer_data[5][valid][6]
    SLICE_X100Y36        LUT4 (Prop_lut4_I3_O)        0.124     0.726 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9/O
                         net (fo=1, routed)           0.431     1.158    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9_n_0
    SLICE_X97Y36         LUT5 (Prop_lut5_I4_O)        0.124     1.282 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_4/O
                         net (fo=10, routed)          1.327     2.608    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/valid[5]
    SLICE_X93Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.732 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5/O
                         net (fo=2, routed)           1.075     3.808    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5_n_0
    SLICE_X85Y28         LUT5 (Prop_lut5_I4_O)        0.124     3.932 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/commit_pointer_q[0][2]_i_15/O
                         net (fo=1, routed)           1.111     5.043    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_commit_wbuffer_empty
    SLICE_X56Y28         LUT4 (Prop_lut4_I0_O)        0.124     5.167 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_pointer_q[0][2]_i_9/O
                         net (fo=5, routed)           0.977     6.144    i_ariane/issue_stage_i/i_scoreboard/no_st_pending_commit
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124     6.268 f  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9/O
                         net (fo=1, routed)           0.430     6.698    i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9_n_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I1_O)        0.124     6.822 f  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_4/O
                         net (fo=15, routed)          0.478     7.300    i_ariane/issue_stage_i/i_scoreboard/dcsr_q_reg[step]_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.124     7.424 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, routed)          0.699     8.123    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X46Y17         LUT4 (Prop_lut4_I2_O)        0.124     8.247 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=76, routed)          0.787     9.034    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X51Y17         LUT5 (Prop_lut5_I4_O)        0.124     9.158 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.498     9.656    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X51Y16         LUT5 (Prop_lut5_I3_O)        0.124     9.780 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          0.803    10.583    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X51Y13         LUT6 (Prop_lut6_I3_O)        0.124    10.707 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_86/O
                         net (fo=1, routed)           0.000    10.707    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_86_n_0
    SLICE_X51Y13         MUXF7 (Prop_muxf7_I1_O)      0.217    10.924 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_69/O
                         net (fo=2, routed)           0.464    11.388    i_ariane/id_stage_i/operand_a_q[31]_i_20_0
    SLICE_X52Y15         LUT6 (Prop_lut6_I3_O)        0.299    11.687 r  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.296    11.983    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X53Y15         LUT6 (Prop_lut6_I5_O)        0.124    12.107 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.583    12.690    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X55Y16         LUT3 (Prop_lut3_I2_O)        0.124    12.814 f  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.403    13.217    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X55Y15         LUT5 (Prop_lut5_I0_O)        0.124    13.341 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.760    14.100    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I1_O)        0.124    14.224 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.696    14.920    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X52Y11         LUT5 (Prop_lut5_I4_O)        0.124    15.044 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4/O
                         net (fo=1, routed)           0.642    15.686    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4_n_0
    SLICE_X52Y11         LUT6 (Prop_lut6_I1_O)        0.124    15.810 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.651    16.461    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X42Y12         LUT6 (Prop_lut6_I2_O)        0.124    16.585 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.826    17.411    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X43Y15         LUT4 (Prop_lut4_I0_O)        0.124    17.535 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.119    18.654    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_6[0]
    SLICE_X55Y18         LUT2 (Prop_lut2_I0_O)        0.117    18.771 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.026    19.797    i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X58Y25         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.537    20.615    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X58Y25         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/C
                         clock pessimism              0.567    21.182    
                         clock uncertainty           -0.077    21.105    
    SLICE_X58Y25         FDCE (Setup_fdce_C_CE)      -0.377    20.728    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]
  -------------------------------------------------------------------
                         required time                         20.728    
                         arrival time                         -19.797    
  -------------------------------------------------------------------
                         slack                                  0.932    

Slack (MET) :             0.932ns  (required time - arrival time)
  Source:                 i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.615ns  (logic 3.569ns (17.313%)  route 17.046ns (82.687%))
  Logic Levels:           23  (LUT2=1 LUT3=1 LUT4=5 LUT5=6 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns = ( 20.615 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.874    -0.818    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/clk_out1
    SLICE_X106Y34        FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y34        FDCE (Prop_fdce_C_Q)         0.456    -0.362 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/Q
                         net (fo=10, routed)          0.965     0.602    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/wbuffer_data[5][valid][6]
    SLICE_X100Y36        LUT4 (Prop_lut4_I3_O)        0.124     0.726 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9/O
                         net (fo=1, routed)           0.431     1.158    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9_n_0
    SLICE_X97Y36         LUT5 (Prop_lut5_I4_O)        0.124     1.282 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_4/O
                         net (fo=10, routed)          1.327     2.608    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/valid[5]
    SLICE_X93Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.732 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5/O
                         net (fo=2, routed)           1.075     3.808    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5_n_0
    SLICE_X85Y28         LUT5 (Prop_lut5_I4_O)        0.124     3.932 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/commit_pointer_q[0][2]_i_15/O
                         net (fo=1, routed)           1.111     5.043    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_commit_wbuffer_empty
    SLICE_X56Y28         LUT4 (Prop_lut4_I0_O)        0.124     5.167 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_pointer_q[0][2]_i_9/O
                         net (fo=5, routed)           0.977     6.144    i_ariane/issue_stage_i/i_scoreboard/no_st_pending_commit
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124     6.268 r  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9/O
                         net (fo=1, routed)           0.430     6.698    i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9_n_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I1_O)        0.124     6.822 r  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_4/O
                         net (fo=15, routed)          0.478     7.300    i_ariane/issue_stage_i/i_scoreboard/dcsr_q_reg[step]_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.124     7.424 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, routed)          0.699     8.123    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X46Y17         LUT4 (Prop_lut4_I2_O)        0.124     8.247 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=76, routed)          0.787     9.034    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X51Y17         LUT5 (Prop_lut5_I4_O)        0.124     9.158 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.498     9.656    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X51Y16         LUT5 (Prop_lut5_I3_O)        0.124     9.780 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          0.803    10.583    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X51Y13         LUT6 (Prop_lut6_I3_O)        0.124    10.707 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_86/O
                         net (fo=1, routed)           0.000    10.707    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_86_n_0
    SLICE_X51Y13         MUXF7 (Prop_muxf7_I1_O)      0.217    10.924 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_69/O
                         net (fo=2, routed)           0.464    11.388    i_ariane/id_stage_i/operand_a_q[31]_i_20_0
    SLICE_X52Y15         LUT6 (Prop_lut6_I3_O)        0.299    11.687 r  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.296    11.983    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X53Y15         LUT6 (Prop_lut6_I5_O)        0.124    12.107 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.583    12.690    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X55Y16         LUT3 (Prop_lut3_I2_O)        0.124    12.814 f  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.403    13.217    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X55Y15         LUT5 (Prop_lut5_I0_O)        0.124    13.341 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.760    14.100    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I1_O)        0.124    14.224 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.696    14.920    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X52Y11         LUT5 (Prop_lut5_I4_O)        0.124    15.044 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4/O
                         net (fo=1, routed)           0.642    15.686    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4_n_0
    SLICE_X52Y11         LUT6 (Prop_lut6_I1_O)        0.124    15.810 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.651    16.461    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X42Y12         LUT6 (Prop_lut6_I2_O)        0.124    16.585 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.826    17.411    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X43Y15         LUT4 (Prop_lut4_I0_O)        0.124    17.535 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.119    18.654    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_6[0]
    SLICE_X55Y18         LUT2 (Prop_lut2_I0_O)        0.117    18.771 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.026    19.797    i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X58Y25         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.537    20.615    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X58Y25         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/C
                         clock pessimism              0.567    21.182    
                         clock uncertainty           -0.077    21.105    
    SLICE_X58Y25         FDCE (Setup_fdce_C_CE)      -0.377    20.728    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]
  -------------------------------------------------------------------
                         required time                         20.728    
                         arrival time                         -19.797    
  -------------------------------------------------------------------
                         slack                                  0.932    

Slack (MET) :             0.932ns  (required time - arrival time)
  Source:                 i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.615ns  (logic 3.569ns (17.313%)  route 17.046ns (82.687%))
  Logic Levels:           23  (LUT2=1 LUT3=1 LUT4=5 LUT5=6 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns = ( 20.615 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.874    -0.818    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/clk_out1
    SLICE_X106Y34        FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y34        FDCE (Prop_fdce_C_Q)         0.456    -0.362 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/Q
                         net (fo=10, routed)          0.965     0.602    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/wbuffer_data[5][valid][6]
    SLICE_X100Y36        LUT4 (Prop_lut4_I3_O)        0.124     0.726 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9/O
                         net (fo=1, routed)           0.431     1.158    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9_n_0
    SLICE_X97Y36         LUT5 (Prop_lut5_I4_O)        0.124     1.282 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_4/O
                         net (fo=10, routed)          1.327     2.608    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/valid[5]
    SLICE_X93Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.732 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5/O
                         net (fo=2, routed)           1.075     3.808    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5_n_0
    SLICE_X85Y28         LUT5 (Prop_lut5_I4_O)        0.124     3.932 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/commit_pointer_q[0][2]_i_15/O
                         net (fo=1, routed)           1.111     5.043    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_commit_wbuffer_empty
    SLICE_X56Y28         LUT4 (Prop_lut4_I0_O)        0.124     5.167 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_pointer_q[0][2]_i_9/O
                         net (fo=5, routed)           0.977     6.144    i_ariane/issue_stage_i/i_scoreboard/no_st_pending_commit
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124     6.268 f  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9/O
                         net (fo=1, routed)           0.430     6.698    i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9_n_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I1_O)        0.124     6.822 f  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_4/O
                         net (fo=15, routed)          0.478     7.300    i_ariane/issue_stage_i/i_scoreboard/dcsr_q_reg[step]_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.124     7.424 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, routed)          0.699     8.123    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X46Y17         LUT4 (Prop_lut4_I2_O)        0.124     8.247 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=76, routed)          0.787     9.034    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X51Y17         LUT5 (Prop_lut5_I4_O)        0.124     9.158 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.498     9.656    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X51Y16         LUT5 (Prop_lut5_I3_O)        0.124     9.780 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          0.803    10.583    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X51Y13         LUT6 (Prop_lut6_I3_O)        0.124    10.707 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_86/O
                         net (fo=1, routed)           0.000    10.707    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_86_n_0
    SLICE_X51Y13         MUXF7 (Prop_muxf7_I1_O)      0.217    10.924 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_69/O
                         net (fo=2, routed)           0.464    11.388    i_ariane/id_stage_i/operand_a_q[31]_i_20_0
    SLICE_X52Y15         LUT6 (Prop_lut6_I3_O)        0.299    11.687 r  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.296    11.983    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X53Y15         LUT6 (Prop_lut6_I5_O)        0.124    12.107 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.583    12.690    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X55Y16         LUT3 (Prop_lut3_I2_O)        0.124    12.814 f  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.403    13.217    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X55Y15         LUT5 (Prop_lut5_I0_O)        0.124    13.341 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.760    14.100    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I1_O)        0.124    14.224 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.696    14.920    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X52Y11         LUT5 (Prop_lut5_I4_O)        0.124    15.044 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4/O
                         net (fo=1, routed)           0.642    15.686    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4_n_0
    SLICE_X52Y11         LUT6 (Prop_lut6_I1_O)        0.124    15.810 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.651    16.461    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X42Y12         LUT6 (Prop_lut6_I2_O)        0.124    16.585 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.826    17.411    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X43Y15         LUT4 (Prop_lut4_I0_O)        0.124    17.535 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.119    18.654    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_6[0]
    SLICE_X55Y18         LUT2 (Prop_lut2_I0_O)        0.117    18.771 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.026    19.797    i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X58Y25         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.537    20.615    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X58Y25         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/C
                         clock pessimism              0.567    21.182    
                         clock uncertainty           -0.077    21.105    
    SLICE_X58Y25         FDCE (Setup_fdce_C_CE)      -0.377    20.728    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]
  -------------------------------------------------------------------
                         required time                         20.728    
                         arrival time                         -19.797    
  -------------------------------------------------------------------
                         slack                                  0.932    

Slack (MET) :             0.932ns  (required time - arrival time)
  Source:                 i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.615ns  (logic 3.569ns (17.313%)  route 17.046ns (82.687%))
  Logic Levels:           23  (LUT2=1 LUT3=1 LUT4=5 LUT5=6 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns = ( 20.615 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.874    -0.818    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/clk_out1
    SLICE_X106Y34        FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y34        FDCE (Prop_fdce_C_Q)         0.456    -0.362 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/Q
                         net (fo=10, routed)          0.965     0.602    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/wbuffer_data[5][valid][6]
    SLICE_X100Y36        LUT4 (Prop_lut4_I3_O)        0.124     0.726 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9/O
                         net (fo=1, routed)           0.431     1.158    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9_n_0
    SLICE_X97Y36         LUT5 (Prop_lut5_I4_O)        0.124     1.282 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_4/O
                         net (fo=10, routed)          1.327     2.608    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/valid[5]
    SLICE_X93Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.732 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5/O
                         net (fo=2, routed)           1.075     3.808    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5_n_0
    SLICE_X85Y28         LUT5 (Prop_lut5_I4_O)        0.124     3.932 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/commit_pointer_q[0][2]_i_15/O
                         net (fo=1, routed)           1.111     5.043    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_commit_wbuffer_empty
    SLICE_X56Y28         LUT4 (Prop_lut4_I0_O)        0.124     5.167 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_pointer_q[0][2]_i_9/O
                         net (fo=5, routed)           0.977     6.144    i_ariane/issue_stage_i/i_scoreboard/no_st_pending_commit
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124     6.268 r  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9/O
                         net (fo=1, routed)           0.430     6.698    i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9_n_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I1_O)        0.124     6.822 r  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_4/O
                         net (fo=15, routed)          0.478     7.300    i_ariane/issue_stage_i/i_scoreboard/dcsr_q_reg[step]_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.124     7.424 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, routed)          0.699     8.123    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X46Y17         LUT4 (Prop_lut4_I2_O)        0.124     8.247 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=76, routed)          0.787     9.034    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X51Y17         LUT5 (Prop_lut5_I4_O)        0.124     9.158 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.498     9.656    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X51Y16         LUT5 (Prop_lut5_I3_O)        0.124     9.780 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          0.803    10.583    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X51Y13         LUT6 (Prop_lut6_I3_O)        0.124    10.707 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_86/O
                         net (fo=1, routed)           0.000    10.707    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_86_n_0
    SLICE_X51Y13         MUXF7 (Prop_muxf7_I1_O)      0.217    10.924 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_69/O
                         net (fo=2, routed)           0.464    11.388    i_ariane/id_stage_i/operand_a_q[31]_i_20_0
    SLICE_X52Y15         LUT6 (Prop_lut6_I3_O)        0.299    11.687 r  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.296    11.983    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X53Y15         LUT6 (Prop_lut6_I5_O)        0.124    12.107 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.583    12.690    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X55Y16         LUT3 (Prop_lut3_I2_O)        0.124    12.814 f  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.403    13.217    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X55Y15         LUT5 (Prop_lut5_I0_O)        0.124    13.341 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.760    14.100    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I1_O)        0.124    14.224 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.696    14.920    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X52Y11         LUT5 (Prop_lut5_I4_O)        0.124    15.044 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4/O
                         net (fo=1, routed)           0.642    15.686    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4_n_0
    SLICE_X52Y11         LUT6 (Prop_lut6_I1_O)        0.124    15.810 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.651    16.461    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X42Y12         LUT6 (Prop_lut6_I2_O)        0.124    16.585 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.826    17.411    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X43Y15         LUT4 (Prop_lut4_I0_O)        0.124    17.535 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.119    18.654    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_6[0]
    SLICE_X55Y18         LUT2 (Prop_lut2_I0_O)        0.117    18.771 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.026    19.797    i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X58Y25         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.537    20.615    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X58Y25         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/C
                         clock pessimism              0.567    21.182    
                         clock uncertainty           -0.077    21.105    
    SLICE_X58Y25         FDCE (Setup_fdce_C_CE)      -0.377    20.728    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]
  -------------------------------------------------------------------
                         required time                         20.728    
                         arrival time                         -19.797    
  -------------------------------------------------------------------
                         slack                                  0.932    

Slack (MET) :             0.932ns  (required time - arrival time)
  Source:                 i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.615ns  (logic 3.569ns (17.313%)  route 17.046ns (82.687%))
  Logic Levels:           23  (LUT2=1 LUT3=1 LUT4=5 LUT5=6 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns = ( 20.615 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.874    -0.818    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/clk_out1
    SLICE_X106Y34        FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y34        FDCE (Prop_fdce_C_Q)         0.456    -0.362 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/Q
                         net (fo=10, routed)          0.965     0.602    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/wbuffer_data[5][valid][6]
    SLICE_X100Y36        LUT4 (Prop_lut4_I3_O)        0.124     0.726 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9/O
                         net (fo=1, routed)           0.431     1.158    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9_n_0
    SLICE_X97Y36         LUT5 (Prop_lut5_I4_O)        0.124     1.282 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_4/O
                         net (fo=10, routed)          1.327     2.608    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/valid[5]
    SLICE_X93Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.732 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5/O
                         net (fo=2, routed)           1.075     3.808    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5_n_0
    SLICE_X85Y28         LUT5 (Prop_lut5_I4_O)        0.124     3.932 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/commit_pointer_q[0][2]_i_15/O
                         net (fo=1, routed)           1.111     5.043    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_commit_wbuffer_empty
    SLICE_X56Y28         LUT4 (Prop_lut4_I0_O)        0.124     5.167 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_pointer_q[0][2]_i_9/O
                         net (fo=5, routed)           0.977     6.144    i_ariane/issue_stage_i/i_scoreboard/no_st_pending_commit
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124     6.268 f  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9/O
                         net (fo=1, routed)           0.430     6.698    i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9_n_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I1_O)        0.124     6.822 f  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_4/O
                         net (fo=15, routed)          0.478     7.300    i_ariane/issue_stage_i/i_scoreboard/dcsr_q_reg[step]_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.124     7.424 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, routed)          0.699     8.123    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X46Y17         LUT4 (Prop_lut4_I2_O)        0.124     8.247 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=76, routed)          0.787     9.034    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X51Y17         LUT5 (Prop_lut5_I4_O)        0.124     9.158 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.498     9.656    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X51Y16         LUT5 (Prop_lut5_I3_O)        0.124     9.780 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          0.803    10.583    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X51Y13         LUT6 (Prop_lut6_I3_O)        0.124    10.707 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_86/O
                         net (fo=1, routed)           0.000    10.707    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_86_n_0
    SLICE_X51Y13         MUXF7 (Prop_muxf7_I1_O)      0.217    10.924 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_69/O
                         net (fo=2, routed)           0.464    11.388    i_ariane/id_stage_i/operand_a_q[31]_i_20_0
    SLICE_X52Y15         LUT6 (Prop_lut6_I3_O)        0.299    11.687 r  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.296    11.983    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X53Y15         LUT6 (Prop_lut6_I5_O)        0.124    12.107 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.583    12.690    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X55Y16         LUT3 (Prop_lut3_I2_O)        0.124    12.814 f  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.403    13.217    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X55Y15         LUT5 (Prop_lut5_I0_O)        0.124    13.341 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.760    14.100    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I1_O)        0.124    14.224 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.696    14.920    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X52Y11         LUT5 (Prop_lut5_I4_O)        0.124    15.044 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4/O
                         net (fo=1, routed)           0.642    15.686    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4_n_0
    SLICE_X52Y11         LUT6 (Prop_lut6_I1_O)        0.124    15.810 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.651    16.461    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X42Y12         LUT6 (Prop_lut6_I2_O)        0.124    16.585 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.826    17.411    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X43Y15         LUT4 (Prop_lut4_I0_O)        0.124    17.535 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.119    18.654    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_6[0]
    SLICE_X55Y18         LUT2 (Prop_lut2_I0_O)        0.117    18.771 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.026    19.797    i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X58Y25         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.537    20.615    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X58Y25         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/C
                         clock pessimism              0.567    21.182    
                         clock uncertainty           -0.077    21.105    
    SLICE_X58Y25         FDCE (Setup_fdce_C_CE)      -0.377    20.728    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]
  -------------------------------------------------------------------
                         required time                         20.728    
                         arrival time                         -19.797    
  -------------------------------------------------------------------
                         slack                                  0.932    

Slack (MET) :             0.932ns  (required time - arrival time)
  Source:                 i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.615ns  (logic 3.569ns (17.313%)  route 17.046ns (82.687%))
  Logic Levels:           23  (LUT2=1 LUT3=1 LUT4=5 LUT5=6 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns = ( 20.615 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.874    -0.818    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/clk_out1
    SLICE_X106Y34        FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y34        FDCE (Prop_fdce_C_Q)         0.456    -0.362 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/Q
                         net (fo=10, routed)          0.965     0.602    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/wbuffer_data[5][valid][6]
    SLICE_X100Y36        LUT4 (Prop_lut4_I3_O)        0.124     0.726 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9/O
                         net (fo=1, routed)           0.431     1.158    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9_n_0
    SLICE_X97Y36         LUT5 (Prop_lut5_I4_O)        0.124     1.282 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_4/O
                         net (fo=10, routed)          1.327     2.608    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/valid[5]
    SLICE_X93Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.732 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5/O
                         net (fo=2, routed)           1.075     3.808    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5_n_0
    SLICE_X85Y28         LUT5 (Prop_lut5_I4_O)        0.124     3.932 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/commit_pointer_q[0][2]_i_15/O
                         net (fo=1, routed)           1.111     5.043    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_commit_wbuffer_empty
    SLICE_X56Y28         LUT4 (Prop_lut4_I0_O)        0.124     5.167 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_pointer_q[0][2]_i_9/O
                         net (fo=5, routed)           0.977     6.144    i_ariane/issue_stage_i/i_scoreboard/no_st_pending_commit
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124     6.268 r  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9/O
                         net (fo=1, routed)           0.430     6.698    i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9_n_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I1_O)        0.124     6.822 r  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_4/O
                         net (fo=15, routed)          0.478     7.300    i_ariane/issue_stage_i/i_scoreboard/dcsr_q_reg[step]_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.124     7.424 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, routed)          0.699     8.123    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X46Y17         LUT4 (Prop_lut4_I2_O)        0.124     8.247 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=76, routed)          0.787     9.034    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X51Y17         LUT5 (Prop_lut5_I4_O)        0.124     9.158 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.498     9.656    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X51Y16         LUT5 (Prop_lut5_I3_O)        0.124     9.780 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          0.803    10.583    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X51Y13         LUT6 (Prop_lut6_I3_O)        0.124    10.707 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_86/O
                         net (fo=1, routed)           0.000    10.707    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_86_n_0
    SLICE_X51Y13         MUXF7 (Prop_muxf7_I1_O)      0.217    10.924 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_69/O
                         net (fo=2, routed)           0.464    11.388    i_ariane/id_stage_i/operand_a_q[31]_i_20_0
    SLICE_X52Y15         LUT6 (Prop_lut6_I3_O)        0.299    11.687 r  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.296    11.983    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X53Y15         LUT6 (Prop_lut6_I5_O)        0.124    12.107 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.583    12.690    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X55Y16         LUT3 (Prop_lut3_I2_O)        0.124    12.814 f  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.403    13.217    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X55Y15         LUT5 (Prop_lut5_I0_O)        0.124    13.341 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.760    14.100    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I1_O)        0.124    14.224 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.696    14.920    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X52Y11         LUT5 (Prop_lut5_I4_O)        0.124    15.044 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4/O
                         net (fo=1, routed)           0.642    15.686    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4_n_0
    SLICE_X52Y11         LUT6 (Prop_lut6_I1_O)        0.124    15.810 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.651    16.461    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X42Y12         LUT6 (Prop_lut6_I2_O)        0.124    16.585 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.826    17.411    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X43Y15         LUT4 (Prop_lut4_I0_O)        0.124    17.535 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.119    18.654    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_6[0]
    SLICE_X55Y18         LUT2 (Prop_lut2_I0_O)        0.117    18.771 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.026    19.797    i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X58Y25         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.537    20.615    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X58Y25         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/C
                         clock pessimism              0.567    21.182    
                         clock uncertainty           -0.077    21.105    
    SLICE_X58Y25         FDCE (Setup_fdce_C_CE)      -0.377    20.728    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]
  -------------------------------------------------------------------
                         required time                         20.728    
                         arrival time                         -19.797    
  -------------------------------------------------------------------
                         slack                                  0.932    

Slack (MET) :             0.932ns  (required time - arrival time)
  Source:                 i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.615ns  (logic 3.569ns (17.313%)  route 17.046ns (82.687%))
  Logic Levels:           23  (LUT2=1 LUT3=1 LUT4=5 LUT5=6 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns = ( 20.615 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.874    -0.818    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/clk_out1
    SLICE_X106Y34        FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y34        FDCE (Prop_fdce_C_Q)         0.456    -0.362 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/Q
                         net (fo=10, routed)          0.965     0.602    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/wbuffer_data[5][valid][6]
    SLICE_X100Y36        LUT4 (Prop_lut4_I3_O)        0.124     0.726 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9/O
                         net (fo=1, routed)           0.431     1.158    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9_n_0
    SLICE_X97Y36         LUT5 (Prop_lut5_I4_O)        0.124     1.282 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_4/O
                         net (fo=10, routed)          1.327     2.608    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/valid[5]
    SLICE_X93Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.732 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5/O
                         net (fo=2, routed)           1.075     3.808    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5_n_0
    SLICE_X85Y28         LUT5 (Prop_lut5_I4_O)        0.124     3.932 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/commit_pointer_q[0][2]_i_15/O
                         net (fo=1, routed)           1.111     5.043    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_commit_wbuffer_empty
    SLICE_X56Y28         LUT4 (Prop_lut4_I0_O)        0.124     5.167 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_pointer_q[0][2]_i_9/O
                         net (fo=5, routed)           0.977     6.144    i_ariane/issue_stage_i/i_scoreboard/no_st_pending_commit
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124     6.268 f  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9/O
                         net (fo=1, routed)           0.430     6.698    i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9_n_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I1_O)        0.124     6.822 f  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_4/O
                         net (fo=15, routed)          0.478     7.300    i_ariane/issue_stage_i/i_scoreboard/dcsr_q_reg[step]_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.124     7.424 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, routed)          0.699     8.123    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X46Y17         LUT4 (Prop_lut4_I2_O)        0.124     8.247 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=76, routed)          0.787     9.034    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X51Y17         LUT5 (Prop_lut5_I4_O)        0.124     9.158 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.498     9.656    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X51Y16         LUT5 (Prop_lut5_I3_O)        0.124     9.780 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          0.803    10.583    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X51Y13         LUT6 (Prop_lut6_I3_O)        0.124    10.707 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_86/O
                         net (fo=1, routed)           0.000    10.707    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_86_n_0
    SLICE_X51Y13         MUXF7 (Prop_muxf7_I1_O)      0.217    10.924 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_69/O
                         net (fo=2, routed)           0.464    11.388    i_ariane/id_stage_i/operand_a_q[31]_i_20_0
    SLICE_X52Y15         LUT6 (Prop_lut6_I3_O)        0.299    11.687 r  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.296    11.983    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X53Y15         LUT6 (Prop_lut6_I5_O)        0.124    12.107 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.583    12.690    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X55Y16         LUT3 (Prop_lut3_I2_O)        0.124    12.814 f  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.403    13.217    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X55Y15         LUT5 (Prop_lut5_I0_O)        0.124    13.341 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.760    14.100    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I1_O)        0.124    14.224 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.696    14.920    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X52Y11         LUT5 (Prop_lut5_I4_O)        0.124    15.044 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4/O
                         net (fo=1, routed)           0.642    15.686    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4_n_0
    SLICE_X52Y11         LUT6 (Prop_lut6_I1_O)        0.124    15.810 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.651    16.461    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X42Y12         LUT6 (Prop_lut6_I2_O)        0.124    16.585 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.826    17.411    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X43Y15         LUT4 (Prop_lut4_I0_O)        0.124    17.535 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.119    18.654    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_6[0]
    SLICE_X55Y18         LUT2 (Prop_lut2_I0_O)        0.117    18.771 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.026    19.797    i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X58Y25         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.537    20.615    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X58Y25         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/C
                         clock pessimism              0.567    21.182    
                         clock uncertainty           -0.077    21.105    
    SLICE_X58Y25         FDCE (Setup_fdce_C_CE)      -0.377    20.728    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]
  -------------------------------------------------------------------
                         required time                         20.728    
                         arrival time                         -19.797    
  -------------------------------------------------------------------
                         slack                                  0.932    

Slack (MET) :             0.932ns  (required time - arrival time)
  Source:                 i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.615ns  (logic 3.569ns (17.313%)  route 17.046ns (82.687%))
  Logic Levels:           23  (LUT2=1 LUT3=1 LUT4=5 LUT5=6 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns = ( 20.615 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.874    -0.818    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/clk_out1
    SLICE_X106Y34        FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y34        FDCE (Prop_fdce_C_Q)         0.456    -0.362 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/Q
                         net (fo=10, routed)          0.965     0.602    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/wbuffer_data[5][valid][6]
    SLICE_X100Y36        LUT4 (Prop_lut4_I3_O)        0.124     0.726 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9/O
                         net (fo=1, routed)           0.431     1.158    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9_n_0
    SLICE_X97Y36         LUT5 (Prop_lut5_I4_O)        0.124     1.282 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_4/O
                         net (fo=10, routed)          1.327     2.608    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/valid[5]
    SLICE_X93Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.732 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5/O
                         net (fo=2, routed)           1.075     3.808    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5_n_0
    SLICE_X85Y28         LUT5 (Prop_lut5_I4_O)        0.124     3.932 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/commit_pointer_q[0][2]_i_15/O
                         net (fo=1, routed)           1.111     5.043    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_commit_wbuffer_empty
    SLICE_X56Y28         LUT4 (Prop_lut4_I0_O)        0.124     5.167 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_pointer_q[0][2]_i_9/O
                         net (fo=5, routed)           0.977     6.144    i_ariane/issue_stage_i/i_scoreboard/no_st_pending_commit
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124     6.268 r  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9/O
                         net (fo=1, routed)           0.430     6.698    i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9_n_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I1_O)        0.124     6.822 r  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_4/O
                         net (fo=15, routed)          0.478     7.300    i_ariane/issue_stage_i/i_scoreboard/dcsr_q_reg[step]_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.124     7.424 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, routed)          0.699     8.123    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X46Y17         LUT4 (Prop_lut4_I2_O)        0.124     8.247 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=76, routed)          0.787     9.034    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X51Y17         LUT5 (Prop_lut5_I4_O)        0.124     9.158 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.498     9.656    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X51Y16         LUT5 (Prop_lut5_I3_O)        0.124     9.780 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          0.803    10.583    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X51Y13         LUT6 (Prop_lut6_I3_O)        0.124    10.707 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_86/O
                         net (fo=1, routed)           0.000    10.707    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_86_n_0
    SLICE_X51Y13         MUXF7 (Prop_muxf7_I1_O)      0.217    10.924 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_69/O
                         net (fo=2, routed)           0.464    11.388    i_ariane/id_stage_i/operand_a_q[31]_i_20_0
    SLICE_X52Y15         LUT6 (Prop_lut6_I3_O)        0.299    11.687 r  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.296    11.983    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X53Y15         LUT6 (Prop_lut6_I5_O)        0.124    12.107 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.583    12.690    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X55Y16         LUT3 (Prop_lut3_I2_O)        0.124    12.814 f  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.403    13.217    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X55Y15         LUT5 (Prop_lut5_I0_O)        0.124    13.341 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.760    14.100    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I1_O)        0.124    14.224 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.696    14.920    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X52Y11         LUT5 (Prop_lut5_I4_O)        0.124    15.044 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4/O
                         net (fo=1, routed)           0.642    15.686    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4_n_0
    SLICE_X52Y11         LUT6 (Prop_lut6_I1_O)        0.124    15.810 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.651    16.461    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X42Y12         LUT6 (Prop_lut6_I2_O)        0.124    16.585 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.826    17.411    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X43Y15         LUT4 (Prop_lut4_I0_O)        0.124    17.535 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.119    18.654    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_6[0]
    SLICE_X55Y18         LUT2 (Prop_lut2_I0_O)        0.117    18.771 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.026    19.797    i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X58Y25         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.537    20.615    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X58Y25         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/C
                         clock pessimism              0.567    21.182    
                         clock uncertainty           -0.077    21.105    
    SLICE_X58Y25         FDCE (Setup_fdce_C_CE)      -0.377    20.728    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]
  -------------------------------------------------------------------
                         required time                         20.728    
                         arrival time                         -19.797    
  -------------------------------------------------------------------
                         slack                                  0.932    

Slack (MET) :             0.932ns  (required time - arrival time)
  Source:                 i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.615ns  (logic 3.569ns (17.313%)  route 17.046ns (82.687%))
  Logic Levels:           23  (LUT2=1 LUT3=1 LUT4=5 LUT5=6 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns = ( 20.615 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.874    -0.818    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/clk_out1
    SLICE_X106Y34        FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y34        FDCE (Prop_fdce_C_Q)         0.456    -0.362 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/Q
                         net (fo=10, routed)          0.965     0.602    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/wbuffer_data[5][valid][6]
    SLICE_X100Y36        LUT4 (Prop_lut4_I3_O)        0.124     0.726 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9/O
                         net (fo=1, routed)           0.431     1.158    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9_n_0
    SLICE_X97Y36         LUT5 (Prop_lut5_I4_O)        0.124     1.282 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_4/O
                         net (fo=10, routed)          1.327     2.608    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/valid[5]
    SLICE_X93Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.732 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5/O
                         net (fo=2, routed)           1.075     3.808    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5_n_0
    SLICE_X85Y28         LUT5 (Prop_lut5_I4_O)        0.124     3.932 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/commit_pointer_q[0][2]_i_15/O
                         net (fo=1, routed)           1.111     5.043    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_commit_wbuffer_empty
    SLICE_X56Y28         LUT4 (Prop_lut4_I0_O)        0.124     5.167 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_pointer_q[0][2]_i_9/O
                         net (fo=5, routed)           0.977     6.144    i_ariane/issue_stage_i/i_scoreboard/no_st_pending_commit
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124     6.268 f  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9/O
                         net (fo=1, routed)           0.430     6.698    i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9_n_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I1_O)        0.124     6.822 f  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_4/O
                         net (fo=15, routed)          0.478     7.300    i_ariane/issue_stage_i/i_scoreboard/dcsr_q_reg[step]_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.124     7.424 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, routed)          0.699     8.123    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X46Y17         LUT4 (Prop_lut4_I2_O)        0.124     8.247 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=76, routed)          0.787     9.034    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X51Y17         LUT5 (Prop_lut5_I4_O)        0.124     9.158 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.498     9.656    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X51Y16         LUT5 (Prop_lut5_I3_O)        0.124     9.780 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          0.803    10.583    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X51Y13         LUT6 (Prop_lut6_I3_O)        0.124    10.707 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_86/O
                         net (fo=1, routed)           0.000    10.707    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_86_n_0
    SLICE_X51Y13         MUXF7 (Prop_muxf7_I1_O)      0.217    10.924 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_69/O
                         net (fo=2, routed)           0.464    11.388    i_ariane/id_stage_i/operand_a_q[31]_i_20_0
    SLICE_X52Y15         LUT6 (Prop_lut6_I3_O)        0.299    11.687 f  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.296    11.983    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X53Y15         LUT6 (Prop_lut6_I5_O)        0.124    12.107 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.583    12.690    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X55Y16         LUT3 (Prop_lut3_I2_O)        0.124    12.814 r  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.403    13.217    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X55Y15         LUT5 (Prop_lut5_I0_O)        0.124    13.341 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.760    14.100    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I1_O)        0.124    14.224 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.696    14.920    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X52Y11         LUT5 (Prop_lut5_I4_O)        0.124    15.044 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4/O
                         net (fo=1, routed)           0.642    15.686    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4_n_0
    SLICE_X52Y11         LUT6 (Prop_lut6_I1_O)        0.124    15.810 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.651    16.461    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X42Y12         LUT6 (Prop_lut6_I2_O)        0.124    16.585 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.826    17.411    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X43Y15         LUT4 (Prop_lut4_I0_O)        0.124    17.535 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.119    18.654    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_6[0]
    SLICE_X55Y18         LUT2 (Prop_lut2_I0_O)        0.117    18.771 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.026    19.797    i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X58Y25         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.537    20.615    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X58Y25         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/C
                         clock pessimism              0.567    21.182    
                         clock uncertainty           -0.077    21.105    
    SLICE_X58Y25         FDCE (Setup_fdce_C_CE)      -0.377    20.728    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]
  -------------------------------------------------------------------
                         required time                         20.728    
                         arrival time                         -19.797    
  -------------------------------------------------------------------
                         slack                                  0.932    

Slack (MET) :             0.932ns  (required time - arrival time)
  Source:                 i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.615ns  (logic 3.569ns (17.313%)  route 17.046ns (82.687%))
  Logic Levels:           23  (LUT2=1 LUT3=1 LUT4=5 LUT5=6 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns = ( 20.615 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.874    -0.818    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/clk_out1
    SLICE_X106Y34        FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y34        FDCE (Prop_fdce_C_Q)         0.456    -0.362 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/Q
                         net (fo=10, routed)          0.965     0.602    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/wbuffer_data[5][valid][6]
    SLICE_X100Y36        LUT4 (Prop_lut4_I3_O)        0.124     0.726 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9/O
                         net (fo=1, routed)           0.431     1.158    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9_n_0
    SLICE_X97Y36         LUT5 (Prop_lut5_I4_O)        0.124     1.282 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_4/O
                         net (fo=10, routed)          1.327     2.608    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/valid[5]
    SLICE_X93Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.732 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5/O
                         net (fo=2, routed)           1.075     3.808    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5_n_0
    SLICE_X85Y28         LUT5 (Prop_lut5_I4_O)        0.124     3.932 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/commit_pointer_q[0][2]_i_15/O
                         net (fo=1, routed)           1.111     5.043    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_commit_wbuffer_empty
    SLICE_X56Y28         LUT4 (Prop_lut4_I0_O)        0.124     5.167 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_pointer_q[0][2]_i_9/O
                         net (fo=5, routed)           0.977     6.144    i_ariane/issue_stage_i/i_scoreboard/no_st_pending_commit
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124     6.268 r  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9/O
                         net (fo=1, routed)           0.430     6.698    i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9_n_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I1_O)        0.124     6.822 r  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_4/O
                         net (fo=15, routed)          0.478     7.300    i_ariane/issue_stage_i/i_scoreboard/dcsr_q_reg[step]_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.124     7.424 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, routed)          0.699     8.123    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X46Y17         LUT4 (Prop_lut4_I2_O)        0.124     8.247 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=76, routed)          0.787     9.034    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X51Y17         LUT5 (Prop_lut5_I4_O)        0.124     9.158 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.498     9.656    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X51Y16         LUT5 (Prop_lut5_I3_O)        0.124     9.780 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          0.803    10.583    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X51Y13         LUT6 (Prop_lut6_I3_O)        0.124    10.707 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_86/O
                         net (fo=1, routed)           0.000    10.707    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_86_n_0
    SLICE_X51Y13         MUXF7 (Prop_muxf7_I1_O)      0.217    10.924 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_69/O
                         net (fo=2, routed)           0.464    11.388    i_ariane/id_stage_i/operand_a_q[31]_i_20_0
    SLICE_X52Y15         LUT6 (Prop_lut6_I3_O)        0.299    11.687 f  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.296    11.983    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X53Y15         LUT6 (Prop_lut6_I5_O)        0.124    12.107 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.583    12.690    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X55Y16         LUT3 (Prop_lut3_I2_O)        0.124    12.814 r  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.403    13.217    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X55Y15         LUT5 (Prop_lut5_I0_O)        0.124    13.341 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.760    14.100    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I1_O)        0.124    14.224 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.696    14.920    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X52Y11         LUT5 (Prop_lut5_I4_O)        0.124    15.044 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4/O
                         net (fo=1, routed)           0.642    15.686    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4_n_0
    SLICE_X52Y11         LUT6 (Prop_lut6_I1_O)        0.124    15.810 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.651    16.461    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X42Y12         LUT6 (Prop_lut6_I2_O)        0.124    16.585 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.826    17.411    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X43Y15         LUT4 (Prop_lut4_I0_O)        0.124    17.535 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.119    18.654    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_6[0]
    SLICE_X55Y18         LUT2 (Prop_lut2_I0_O)        0.117    18.771 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.026    19.797    i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X58Y25         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.537    20.615    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X58Y25         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/C
                         clock pessimism              0.567    21.182    
                         clock uncertainty           -0.077    21.105    
    SLICE_X58Y25         FDCE (Setup_fdce_C_CE)      -0.377    20.728    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]
  -------------------------------------------------------------------
                         required time                         20.728    
                         arrival time                         -19.797    
  -------------------------------------------------------------------
                         slack                                  0.932    

Slack (MET) :             0.932ns  (required time - arrival time)
  Source:                 i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.615ns  (logic 3.569ns (17.313%)  route 17.046ns (82.687%))
  Logic Levels:           23  (LUT2=1 LUT3=1 LUT4=5 LUT5=6 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns = ( 20.615 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.874    -0.818    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/clk_out1
    SLICE_X106Y34        FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y34        FDCE (Prop_fdce_C_Q)         0.456    -0.362 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/Q
                         net (fo=10, routed)          0.965     0.602    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/wbuffer_data[5][valid][6]
    SLICE_X100Y36        LUT4 (Prop_lut4_I3_O)        0.124     0.726 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9/O
                         net (fo=1, routed)           0.431     1.158    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9_n_0
    SLICE_X97Y36         LUT5 (Prop_lut5_I4_O)        0.124     1.282 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_4/O
                         net (fo=10, routed)          1.327     2.608    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/valid[5]
    SLICE_X93Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.732 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5/O
                         net (fo=2, routed)           1.075     3.808    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5_n_0
    SLICE_X85Y28         LUT5 (Prop_lut5_I4_O)        0.124     3.932 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/commit_pointer_q[0][2]_i_15/O
                         net (fo=1, routed)           1.111     5.043    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_commit_wbuffer_empty
    SLICE_X56Y28         LUT4 (Prop_lut4_I0_O)        0.124     5.167 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_pointer_q[0][2]_i_9/O
                         net (fo=5, routed)           0.977     6.144    i_ariane/issue_stage_i/i_scoreboard/no_st_pending_commit
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124     6.268 f  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9/O
                         net (fo=1, routed)           0.430     6.698    i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9_n_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I1_O)        0.124     6.822 f  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_4/O
                         net (fo=15, routed)          0.478     7.300    i_ariane/issue_stage_i/i_scoreboard/dcsr_q_reg[step]_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.124     7.424 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, routed)          0.699     8.123    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X46Y17         LUT4 (Prop_lut4_I2_O)        0.124     8.247 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=76, routed)          0.787     9.034    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X51Y17         LUT5 (Prop_lut5_I4_O)        0.124     9.158 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.498     9.656    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X51Y16         LUT5 (Prop_lut5_I3_O)        0.124     9.780 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          0.803    10.583    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X51Y13         LUT6 (Prop_lut6_I3_O)        0.124    10.707 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_86/O
                         net (fo=1, routed)           0.000    10.707    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_86_n_0
    SLICE_X51Y13         MUXF7 (Prop_muxf7_I1_O)      0.217    10.924 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_69/O
                         net (fo=2, routed)           0.464    11.388    i_ariane/id_stage_i/operand_a_q[31]_i_20_0
    SLICE_X52Y15         LUT6 (Prop_lut6_I3_O)        0.299    11.687 f  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.296    11.983    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X53Y15         LUT6 (Prop_lut6_I5_O)        0.124    12.107 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.583    12.690    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X55Y16         LUT3 (Prop_lut3_I2_O)        0.124    12.814 r  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.403    13.217    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X55Y15         LUT5 (Prop_lut5_I0_O)        0.124    13.341 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.760    14.100    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I1_O)        0.124    14.224 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.696    14.920    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X52Y11         LUT5 (Prop_lut5_I4_O)        0.124    15.044 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4/O
                         net (fo=1, routed)           0.642    15.686    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4_n_0
    SLICE_X52Y11         LUT6 (Prop_lut6_I1_O)        0.124    15.810 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.651    16.461    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X42Y12         LUT6 (Prop_lut6_I2_O)        0.124    16.585 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.826    17.411    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X43Y15         LUT4 (Prop_lut4_I0_O)        0.124    17.535 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.119    18.654    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_6[0]
    SLICE_X55Y18         LUT2 (Prop_lut2_I0_O)        0.117    18.771 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.026    19.797    i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X58Y25         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.537    20.615    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X58Y25         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/C
                         clock pessimism              0.567    21.182    
                         clock uncertainty           -0.077    21.105    
    SLICE_X58Y25         FDCE (Setup_fdce_C_CE)      -0.377    20.728    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]
  -------------------------------------------------------------------
                         required time                         20.728    
                         arrival time                         -19.797    
  -------------------------------------------------------------------
                         slack                                  0.932    

Slack (MET) :             0.932ns  (required time - arrival time)
  Source:                 i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.615ns  (logic 3.569ns (17.313%)  route 17.046ns (82.687%))
  Logic Levels:           23  (LUT2=1 LUT3=1 LUT4=5 LUT5=6 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns = ( 20.615 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.874    -0.818    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/clk_out1
    SLICE_X106Y34        FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y34        FDCE (Prop_fdce_C_Q)         0.456    -0.362 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/Q
                         net (fo=10, routed)          0.965     0.602    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/wbuffer_data[5][valid][6]
    SLICE_X100Y36        LUT4 (Prop_lut4_I3_O)        0.124     0.726 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9/O
                         net (fo=1, routed)           0.431     1.158    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9_n_0
    SLICE_X97Y36         LUT5 (Prop_lut5_I4_O)        0.124     1.282 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_4/O
                         net (fo=10, routed)          1.327     2.608    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/valid[5]
    SLICE_X93Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.732 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5/O
                         net (fo=2, routed)           1.075     3.808    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5_n_0
    SLICE_X85Y28         LUT5 (Prop_lut5_I4_O)        0.124     3.932 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/commit_pointer_q[0][2]_i_15/O
                         net (fo=1, routed)           1.111     5.043    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_commit_wbuffer_empty
    SLICE_X56Y28         LUT4 (Prop_lut4_I0_O)        0.124     5.167 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_pointer_q[0][2]_i_9/O
                         net (fo=5, routed)           0.977     6.144    i_ariane/issue_stage_i/i_scoreboard/no_st_pending_commit
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124     6.268 r  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9/O
                         net (fo=1, routed)           0.430     6.698    i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9_n_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I1_O)        0.124     6.822 r  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_4/O
                         net (fo=15, routed)          0.478     7.300    i_ariane/issue_stage_i/i_scoreboard/dcsr_q_reg[step]_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.124     7.424 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, routed)          0.699     8.123    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X46Y17         LUT4 (Prop_lut4_I2_O)        0.124     8.247 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=76, routed)          0.787     9.034    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X51Y17         LUT5 (Prop_lut5_I4_O)        0.124     9.158 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.498     9.656    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X51Y16         LUT5 (Prop_lut5_I3_O)        0.124     9.780 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          0.803    10.583    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X51Y13         LUT6 (Prop_lut6_I3_O)        0.124    10.707 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_86/O
                         net (fo=1, routed)           0.000    10.707    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_86_n_0
    SLICE_X51Y13         MUXF7 (Prop_muxf7_I1_O)      0.217    10.924 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_69/O
                         net (fo=2, routed)           0.464    11.388    i_ariane/id_stage_i/operand_a_q[31]_i_20_0
    SLICE_X52Y15         LUT6 (Prop_lut6_I3_O)        0.299    11.687 f  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.296    11.983    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X53Y15         LUT6 (Prop_lut6_I5_O)        0.124    12.107 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.583    12.690    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X55Y16         LUT3 (Prop_lut3_I2_O)        0.124    12.814 r  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.403    13.217    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X55Y15         LUT5 (Prop_lut5_I0_O)        0.124    13.341 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.760    14.100    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I1_O)        0.124    14.224 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.696    14.920    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X52Y11         LUT5 (Prop_lut5_I4_O)        0.124    15.044 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4/O
                         net (fo=1, routed)           0.642    15.686    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4_n_0
    SLICE_X52Y11         LUT6 (Prop_lut6_I1_O)        0.124    15.810 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.651    16.461    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X42Y12         LUT6 (Prop_lut6_I2_O)        0.124    16.585 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.826    17.411    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X43Y15         LUT4 (Prop_lut4_I0_O)        0.124    17.535 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.119    18.654    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_6[0]
    SLICE_X55Y18         LUT2 (Prop_lut2_I0_O)        0.117    18.771 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.026    19.797    i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X58Y25         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.537    20.615    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X58Y25         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/C
                         clock pessimism              0.567    21.182    
                         clock uncertainty           -0.077    21.105    
    SLICE_X58Y25         FDCE (Setup_fdce_C_CE)      -0.377    20.728    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]
  -------------------------------------------------------------------
                         required time                         20.728    
                         arrival time                         -19.797    
  -------------------------------------------------------------------
                         slack                                  0.932    

Slack (MET) :             0.932ns  (required time - arrival time)
  Source:                 i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.615ns  (logic 3.569ns (17.313%)  route 17.046ns (82.687%))
  Logic Levels:           23  (LUT2=1 LUT3=1 LUT4=5 LUT5=6 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns = ( 20.615 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.874    -0.818    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/clk_out1
    SLICE_X106Y34        FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y34        FDCE (Prop_fdce_C_Q)         0.456    -0.362 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/Q
                         net (fo=10, routed)          0.965     0.602    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/wbuffer_data[5][valid][6]
    SLICE_X100Y36        LUT4 (Prop_lut4_I3_O)        0.124     0.726 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9/O
                         net (fo=1, routed)           0.431     1.158    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9_n_0
    SLICE_X97Y36         LUT5 (Prop_lut5_I4_O)        0.124     1.282 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_4/O
                         net (fo=10, routed)          1.327     2.608    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/valid[5]
    SLICE_X93Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.732 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5/O
                         net (fo=2, routed)           1.075     3.808    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5_n_0
    SLICE_X85Y28         LUT5 (Prop_lut5_I4_O)        0.124     3.932 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/commit_pointer_q[0][2]_i_15/O
                         net (fo=1, routed)           1.111     5.043    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_commit_wbuffer_empty
    SLICE_X56Y28         LUT4 (Prop_lut4_I0_O)        0.124     5.167 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_pointer_q[0][2]_i_9/O
                         net (fo=5, routed)           0.977     6.144    i_ariane/issue_stage_i/i_scoreboard/no_st_pending_commit
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124     6.268 f  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9/O
                         net (fo=1, routed)           0.430     6.698    i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9_n_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I1_O)        0.124     6.822 f  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_4/O
                         net (fo=15, routed)          0.478     7.300    i_ariane/issue_stage_i/i_scoreboard/dcsr_q_reg[step]_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.124     7.424 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, routed)          0.699     8.123    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X46Y17         LUT4 (Prop_lut4_I2_O)        0.124     8.247 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=76, routed)          0.787     9.034    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X51Y17         LUT5 (Prop_lut5_I4_O)        0.124     9.158 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.498     9.656    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X51Y16         LUT5 (Prop_lut5_I3_O)        0.124     9.780 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          0.803    10.583    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X51Y13         LUT6 (Prop_lut6_I3_O)        0.124    10.707 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_86/O
                         net (fo=1, routed)           0.000    10.707    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_86_n_0
    SLICE_X51Y13         MUXF7 (Prop_muxf7_I1_O)      0.217    10.924 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_69/O
                         net (fo=2, routed)           0.464    11.388    i_ariane/id_stage_i/operand_a_q[31]_i_20_0
    SLICE_X52Y15         LUT6 (Prop_lut6_I3_O)        0.299    11.687 f  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.296    11.983    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X53Y15         LUT6 (Prop_lut6_I5_O)        0.124    12.107 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.583    12.690    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X55Y16         LUT3 (Prop_lut3_I2_O)        0.124    12.814 r  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.403    13.217    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X55Y15         LUT5 (Prop_lut5_I0_O)        0.124    13.341 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.760    14.100    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I1_O)        0.124    14.224 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.696    14.920    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X52Y11         LUT5 (Prop_lut5_I4_O)        0.124    15.044 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4/O
                         net (fo=1, routed)           0.642    15.686    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4_n_0
    SLICE_X52Y11         LUT6 (Prop_lut6_I1_O)        0.124    15.810 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.651    16.461    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X42Y12         LUT6 (Prop_lut6_I2_O)        0.124    16.585 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.826    17.411    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X43Y15         LUT4 (Prop_lut4_I0_O)        0.124    17.535 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.119    18.654    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_6[0]
    SLICE_X55Y18         LUT2 (Prop_lut2_I0_O)        0.117    18.771 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.026    19.797    i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X58Y25         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.537    20.615    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X58Y25         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/C
                         clock pessimism              0.567    21.182    
                         clock uncertainty           -0.077    21.105    
    SLICE_X58Y25         FDCE (Setup_fdce_C_CE)      -0.377    20.728    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]
  -------------------------------------------------------------------
                         required time                         20.728    
                         arrival time                         -19.797    
  -------------------------------------------------------------------
                         slack                                  0.932    

Slack (MET) :             0.932ns  (required time - arrival time)
  Source:                 i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.615ns  (logic 3.569ns (17.313%)  route 17.046ns (82.687%))
  Logic Levels:           23  (LUT2=1 LUT3=1 LUT4=5 LUT5=6 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns = ( 20.615 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.874    -0.818    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/clk_out1
    SLICE_X106Y34        FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y34        FDCE (Prop_fdce_C_Q)         0.456    -0.362 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/Q
                         net (fo=10, routed)          0.965     0.602    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/wbuffer_data[5][valid][6]
    SLICE_X100Y36        LUT4 (Prop_lut4_I3_O)        0.124     0.726 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9/O
                         net (fo=1, routed)           0.431     1.158    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9_n_0
    SLICE_X97Y36         LUT5 (Prop_lut5_I4_O)        0.124     1.282 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_4/O
                         net (fo=10, routed)          1.327     2.608    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/valid[5]
    SLICE_X93Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.732 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5/O
                         net (fo=2, routed)           1.075     3.808    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5_n_0
    SLICE_X85Y28         LUT5 (Prop_lut5_I4_O)        0.124     3.932 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/commit_pointer_q[0][2]_i_15/O
                         net (fo=1, routed)           1.111     5.043    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_commit_wbuffer_empty
    SLICE_X56Y28         LUT4 (Prop_lut4_I0_O)        0.124     5.167 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_pointer_q[0][2]_i_9/O
                         net (fo=5, routed)           0.977     6.144    i_ariane/issue_stage_i/i_scoreboard/no_st_pending_commit
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124     6.268 r  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9/O
                         net (fo=1, routed)           0.430     6.698    i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9_n_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I1_O)        0.124     6.822 r  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_4/O
                         net (fo=15, routed)          0.478     7.300    i_ariane/issue_stage_i/i_scoreboard/dcsr_q_reg[step]_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.124     7.424 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, routed)          0.699     8.123    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X46Y17         LUT4 (Prop_lut4_I2_O)        0.124     8.247 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=76, routed)          0.787     9.034    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X51Y17         LUT5 (Prop_lut5_I4_O)        0.124     9.158 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.498     9.656    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X51Y16         LUT5 (Prop_lut5_I3_O)        0.124     9.780 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          0.803    10.583    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X51Y13         LUT6 (Prop_lut6_I3_O)        0.124    10.707 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_86/O
                         net (fo=1, routed)           0.000    10.707    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_86_n_0
    SLICE_X51Y13         MUXF7 (Prop_muxf7_I1_O)      0.217    10.924 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_69/O
                         net (fo=2, routed)           0.464    11.388    i_ariane/id_stage_i/operand_a_q[31]_i_20_0
    SLICE_X52Y15         LUT6 (Prop_lut6_I3_O)        0.299    11.687 f  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.296    11.983    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X53Y15         LUT6 (Prop_lut6_I5_O)        0.124    12.107 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.583    12.690    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X55Y16         LUT3 (Prop_lut3_I2_O)        0.124    12.814 r  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.403    13.217    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X55Y15         LUT5 (Prop_lut5_I0_O)        0.124    13.341 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.760    14.100    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I1_O)        0.124    14.224 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.696    14.920    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X52Y11         LUT5 (Prop_lut5_I4_O)        0.124    15.044 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4/O
                         net (fo=1, routed)           0.642    15.686    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4_n_0
    SLICE_X52Y11         LUT6 (Prop_lut6_I1_O)        0.124    15.810 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.651    16.461    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X42Y12         LUT6 (Prop_lut6_I2_O)        0.124    16.585 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.826    17.411    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X43Y15         LUT4 (Prop_lut4_I0_O)        0.124    17.535 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.119    18.654    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_6[0]
    SLICE_X55Y18         LUT2 (Prop_lut2_I0_O)        0.117    18.771 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.026    19.797    i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X58Y25         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.537    20.615    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X58Y25         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/C
                         clock pessimism              0.567    21.182    
                         clock uncertainty           -0.077    21.105    
    SLICE_X58Y25         FDCE (Setup_fdce_C_CE)      -0.377    20.728    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]
  -------------------------------------------------------------------
                         required time                         20.728    
                         arrival time                         -19.797    
  -------------------------------------------------------------------
                         slack                                  0.932    

Slack (MET) :             0.932ns  (required time - arrival time)
  Source:                 i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.615ns  (logic 3.569ns (17.313%)  route 17.046ns (82.687%))
  Logic Levels:           23  (LUT2=1 LUT3=1 LUT4=5 LUT5=6 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns = ( 20.615 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.874    -0.818    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/clk_out1
    SLICE_X106Y34        FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y34        FDCE (Prop_fdce_C_Q)         0.456    -0.362 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/Q
                         net (fo=10, routed)          0.965     0.602    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/wbuffer_data[5][valid][6]
    SLICE_X100Y36        LUT4 (Prop_lut4_I3_O)        0.124     0.726 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9/O
                         net (fo=1, routed)           0.431     1.158    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9_n_0
    SLICE_X97Y36         LUT5 (Prop_lut5_I4_O)        0.124     1.282 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_4/O
                         net (fo=10, routed)          1.327     2.608    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/valid[5]
    SLICE_X93Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.732 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5/O
                         net (fo=2, routed)           1.075     3.808    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5_n_0
    SLICE_X85Y28         LUT5 (Prop_lut5_I4_O)        0.124     3.932 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/commit_pointer_q[0][2]_i_15/O
                         net (fo=1, routed)           1.111     5.043    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_commit_wbuffer_empty
    SLICE_X56Y28         LUT4 (Prop_lut4_I0_O)        0.124     5.167 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_pointer_q[0][2]_i_9/O
                         net (fo=5, routed)           0.977     6.144    i_ariane/issue_stage_i/i_scoreboard/no_st_pending_commit
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124     6.268 f  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9/O
                         net (fo=1, routed)           0.430     6.698    i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9_n_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I1_O)        0.124     6.822 f  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_4/O
                         net (fo=15, routed)          0.478     7.300    i_ariane/issue_stage_i/i_scoreboard/dcsr_q_reg[step]_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.124     7.424 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, routed)          0.699     8.123    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X46Y17         LUT4 (Prop_lut4_I2_O)        0.124     8.247 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=76, routed)          0.787     9.034    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X51Y17         LUT5 (Prop_lut5_I4_O)        0.124     9.158 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.498     9.656    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X51Y16         LUT5 (Prop_lut5_I3_O)        0.124     9.780 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          0.803    10.583    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X51Y13         LUT6 (Prop_lut6_I3_O)        0.124    10.707 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_86/O
                         net (fo=1, routed)           0.000    10.707    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_86_n_0
    SLICE_X51Y13         MUXF7 (Prop_muxf7_I1_O)      0.217    10.924 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_69/O
                         net (fo=2, routed)           0.464    11.388    i_ariane/id_stage_i/operand_a_q[31]_i_20_0
    SLICE_X52Y15         LUT6 (Prop_lut6_I3_O)        0.299    11.687 f  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.296    11.983    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X53Y15         LUT6 (Prop_lut6_I5_O)        0.124    12.107 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.583    12.690    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X55Y16         LUT3 (Prop_lut3_I2_O)        0.124    12.814 r  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.403    13.217    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X55Y15         LUT5 (Prop_lut5_I0_O)        0.124    13.341 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.760    14.100    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I1_O)        0.124    14.224 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.696    14.920    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X52Y11         LUT5 (Prop_lut5_I4_O)        0.124    15.044 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4/O
                         net (fo=1, routed)           0.642    15.686    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4_n_0
    SLICE_X52Y11         LUT6 (Prop_lut6_I1_O)        0.124    15.810 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.651    16.461    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X42Y12         LUT6 (Prop_lut6_I2_O)        0.124    16.585 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.826    17.411    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X43Y15         LUT4 (Prop_lut4_I0_O)        0.124    17.535 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.119    18.654    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_6[0]
    SLICE_X55Y18         LUT2 (Prop_lut2_I0_O)        0.117    18.771 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.026    19.797    i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X58Y25         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.537    20.615    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X58Y25         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/C
                         clock pessimism              0.567    21.182    
                         clock uncertainty           -0.077    21.105    
    SLICE_X58Y25         FDCE (Setup_fdce_C_CE)      -0.377    20.728    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]
  -------------------------------------------------------------------
                         required time                         20.728    
                         arrival time                         -19.797    
  -------------------------------------------------------------------
                         slack                                  0.932    

Slack (MET) :             0.932ns  (required time - arrival time)
  Source:                 i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.615ns  (logic 3.569ns (17.313%)  route 17.046ns (82.687%))
  Logic Levels:           23  (LUT2=1 LUT3=1 LUT4=5 LUT5=6 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns = ( 20.615 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.874    -0.818    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/clk_out1
    SLICE_X106Y34        FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y34        FDCE (Prop_fdce_C_Q)         0.456    -0.362 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/Q
                         net (fo=10, routed)          0.965     0.602    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/wbuffer_data[5][valid][6]
    SLICE_X100Y36        LUT4 (Prop_lut4_I3_O)        0.124     0.726 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9/O
                         net (fo=1, routed)           0.431     1.158    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9_n_0
    SLICE_X97Y36         LUT5 (Prop_lut5_I4_O)        0.124     1.282 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_4/O
                         net (fo=10, routed)          1.327     2.608    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/valid[5]
    SLICE_X93Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.732 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5/O
                         net (fo=2, routed)           1.075     3.808    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5_n_0
    SLICE_X85Y28         LUT5 (Prop_lut5_I4_O)        0.124     3.932 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/commit_pointer_q[0][2]_i_15/O
                         net (fo=1, routed)           1.111     5.043    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_commit_wbuffer_empty
    SLICE_X56Y28         LUT4 (Prop_lut4_I0_O)        0.124     5.167 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_pointer_q[0][2]_i_9/O
                         net (fo=5, routed)           0.977     6.144    i_ariane/issue_stage_i/i_scoreboard/no_st_pending_commit
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124     6.268 r  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9/O
                         net (fo=1, routed)           0.430     6.698    i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9_n_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I1_O)        0.124     6.822 r  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_4/O
                         net (fo=15, routed)          0.478     7.300    i_ariane/issue_stage_i/i_scoreboard/dcsr_q_reg[step]_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.124     7.424 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, routed)          0.699     8.123    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X46Y17         LUT4 (Prop_lut4_I2_O)        0.124     8.247 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=76, routed)          0.787     9.034    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X51Y17         LUT5 (Prop_lut5_I4_O)        0.124     9.158 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.498     9.656    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X51Y16         LUT5 (Prop_lut5_I3_O)        0.124     9.780 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          0.803    10.583    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X51Y13         LUT6 (Prop_lut6_I3_O)        0.124    10.707 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_86/O
                         net (fo=1, routed)           0.000    10.707    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_86_n_0
    SLICE_X51Y13         MUXF7 (Prop_muxf7_I1_O)      0.217    10.924 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_69/O
                         net (fo=2, routed)           0.464    11.388    i_ariane/id_stage_i/operand_a_q[31]_i_20_0
    SLICE_X52Y15         LUT6 (Prop_lut6_I3_O)        0.299    11.687 f  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.296    11.983    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X53Y15         LUT6 (Prop_lut6_I5_O)        0.124    12.107 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.583    12.690    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X55Y16         LUT3 (Prop_lut3_I2_O)        0.124    12.814 r  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.403    13.217    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X55Y15         LUT5 (Prop_lut5_I0_O)        0.124    13.341 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.760    14.100    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I1_O)        0.124    14.224 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.696    14.920    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X52Y11         LUT5 (Prop_lut5_I4_O)        0.124    15.044 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4/O
                         net (fo=1, routed)           0.642    15.686    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4_n_0
    SLICE_X52Y11         LUT6 (Prop_lut6_I1_O)        0.124    15.810 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.651    16.461    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X42Y12         LUT6 (Prop_lut6_I2_O)        0.124    16.585 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.826    17.411    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X43Y15         LUT4 (Prop_lut4_I0_O)        0.124    17.535 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.119    18.654    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_6[0]
    SLICE_X55Y18         LUT2 (Prop_lut2_I0_O)        0.117    18.771 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.026    19.797    i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X58Y25         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.537    20.615    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X58Y25         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/C
                         clock pessimism              0.567    21.182    
                         clock uncertainty           -0.077    21.105    
    SLICE_X58Y25         FDCE (Setup_fdce_C_CE)      -0.377    20.728    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]
  -------------------------------------------------------------------
                         required time                         20.728    
                         arrival time                         -19.797    
  -------------------------------------------------------------------
                         slack                                  0.932    

Slack (MET) :             0.933ns  (required time - arrival time)
  Source:                 i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.614ns  (logic 3.564ns (17.289%)  route 17.050ns (82.711%))
  Logic Levels:           23  (LUT2=1 LUT3=1 LUT4=5 LUT5=6 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns = ( 20.615 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.874    -0.818    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/clk_out1
    SLICE_X106Y34        FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y34        FDCE (Prop_fdce_C_Q)         0.456    -0.362 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/Q
                         net (fo=10, routed)          0.965     0.602    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/wbuffer_data[5][valid][6]
    SLICE_X100Y36        LUT4 (Prop_lut4_I3_O)        0.124     0.726 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9/O
                         net (fo=1, routed)           0.431     1.158    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9_n_0
    SLICE_X97Y36         LUT5 (Prop_lut5_I4_O)        0.124     1.282 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_4/O
                         net (fo=10, routed)          1.327     2.608    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/valid[5]
    SLICE_X93Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.732 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5/O
                         net (fo=2, routed)           1.075     3.808    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5_n_0
    SLICE_X85Y28         LUT5 (Prop_lut5_I4_O)        0.124     3.932 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/commit_pointer_q[0][2]_i_15/O
                         net (fo=1, routed)           1.111     5.043    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_commit_wbuffer_empty
    SLICE_X56Y28         LUT4 (Prop_lut4_I0_O)        0.124     5.167 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_pointer_q[0][2]_i_9/O
                         net (fo=5, routed)           0.977     6.144    i_ariane/issue_stage_i/i_scoreboard/no_st_pending_commit
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124     6.268 f  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9/O
                         net (fo=1, routed)           0.430     6.698    i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9_n_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I1_O)        0.124     6.822 f  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_4/O
                         net (fo=15, routed)          0.478     7.300    i_ariane/issue_stage_i/i_scoreboard/dcsr_q_reg[step]_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.124     7.424 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, routed)          0.699     8.123    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X46Y17         LUT4 (Prop_lut4_I2_O)        0.124     8.247 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=76, routed)          0.787     9.034    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X51Y17         LUT5 (Prop_lut5_I4_O)        0.124     9.158 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.498     9.656    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X51Y16         LUT5 (Prop_lut5_I3_O)        0.124     9.780 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          0.807    10.587    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X51Y13         LUT6 (Prop_lut6_I3_O)        0.124    10.711 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_85/O
                         net (fo=1, routed)           0.000    10.711    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_85_n_0
    SLICE_X51Y13         MUXF7 (Prop_muxf7_I0_O)      0.212    10.923 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_69/O
                         net (fo=2, routed)           0.464    11.387    i_ariane/id_stage_i/operand_a_q[31]_i_20_0
    SLICE_X52Y15         LUT6 (Prop_lut6_I3_O)        0.299    11.686 r  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.296    11.982    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X53Y15         LUT6 (Prop_lut6_I5_O)        0.124    12.106 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.583    12.689    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X55Y16         LUT3 (Prop_lut3_I2_O)        0.124    12.813 f  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.403    13.216    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X55Y15         LUT5 (Prop_lut5_I0_O)        0.124    13.340 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.760    14.099    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I1_O)        0.124    14.223 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.696    14.919    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X52Y11         LUT5 (Prop_lut5_I4_O)        0.124    15.043 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4/O
                         net (fo=1, routed)           0.642    15.685    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4_n_0
    SLICE_X52Y11         LUT6 (Prop_lut6_I1_O)        0.124    15.809 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.651    16.460    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X42Y12         LUT6 (Prop_lut6_I2_O)        0.124    16.584 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.826    17.410    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X43Y15         LUT4 (Prop_lut4_I0_O)        0.124    17.534 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.119    18.653    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_6[0]
    SLICE_X55Y18         LUT2 (Prop_lut2_I0_O)        0.117    18.770 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.026    19.796    i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X58Y25         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.537    20.615    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X58Y25         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/C
                         clock pessimism              0.567    21.182    
                         clock uncertainty           -0.077    21.105    
    SLICE_X58Y25         FDCE (Setup_fdce_C_CE)      -0.377    20.728    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]
  -------------------------------------------------------------------
                         required time                         20.728    
                         arrival time                         -19.796    
  -------------------------------------------------------------------
                         slack                                  0.933    

Slack (MET) :             0.933ns  (required time - arrival time)
  Source:                 i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.614ns  (logic 3.564ns (17.289%)  route 17.050ns (82.711%))
  Logic Levels:           23  (LUT2=1 LUT3=1 LUT4=5 LUT5=6 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns = ( 20.615 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.874    -0.818    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/clk_out1
    SLICE_X106Y34        FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y34        FDCE (Prop_fdce_C_Q)         0.456    -0.362 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/Q
                         net (fo=10, routed)          0.965     0.602    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/wbuffer_data[5][valid][6]
    SLICE_X100Y36        LUT4 (Prop_lut4_I3_O)        0.124     0.726 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9/O
                         net (fo=1, routed)           0.431     1.158    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9_n_0
    SLICE_X97Y36         LUT5 (Prop_lut5_I4_O)        0.124     1.282 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_4/O
                         net (fo=10, routed)          1.327     2.608    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/valid[5]
    SLICE_X93Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.732 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5/O
                         net (fo=2, routed)           1.075     3.808    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5_n_0
    SLICE_X85Y28         LUT5 (Prop_lut5_I4_O)        0.124     3.932 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/commit_pointer_q[0][2]_i_15/O
                         net (fo=1, routed)           1.111     5.043    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_commit_wbuffer_empty
    SLICE_X56Y28         LUT4 (Prop_lut4_I0_O)        0.124     5.167 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_pointer_q[0][2]_i_9/O
                         net (fo=5, routed)           0.977     6.144    i_ariane/issue_stage_i/i_scoreboard/no_st_pending_commit
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124     6.268 r  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9/O
                         net (fo=1, routed)           0.430     6.698    i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9_n_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I1_O)        0.124     6.822 r  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_4/O
                         net (fo=15, routed)          0.478     7.300    i_ariane/issue_stage_i/i_scoreboard/dcsr_q_reg[step]_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.124     7.424 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, routed)          0.699     8.123    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X46Y17         LUT4 (Prop_lut4_I2_O)        0.124     8.247 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=76, routed)          0.787     9.034    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X51Y17         LUT5 (Prop_lut5_I4_O)        0.124     9.158 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.498     9.656    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X51Y16         LUT5 (Prop_lut5_I3_O)        0.124     9.780 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          0.807    10.587    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X51Y13         LUT6 (Prop_lut6_I3_O)        0.124    10.711 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_85/O
                         net (fo=1, routed)           0.000    10.711    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_85_n_0
    SLICE_X51Y13         MUXF7 (Prop_muxf7_I0_O)      0.212    10.923 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_69/O
                         net (fo=2, routed)           0.464    11.387    i_ariane/id_stage_i/operand_a_q[31]_i_20_0
    SLICE_X52Y15         LUT6 (Prop_lut6_I3_O)        0.299    11.686 r  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.296    11.982    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X53Y15         LUT6 (Prop_lut6_I5_O)        0.124    12.106 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.583    12.689    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X55Y16         LUT3 (Prop_lut3_I2_O)        0.124    12.813 f  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.403    13.216    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X55Y15         LUT5 (Prop_lut5_I0_O)        0.124    13.340 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.760    14.099    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I1_O)        0.124    14.223 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.696    14.919    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X52Y11         LUT5 (Prop_lut5_I4_O)        0.124    15.043 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4/O
                         net (fo=1, routed)           0.642    15.685    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4_n_0
    SLICE_X52Y11         LUT6 (Prop_lut6_I1_O)        0.124    15.809 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.651    16.460    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X42Y12         LUT6 (Prop_lut6_I2_O)        0.124    16.584 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.826    17.410    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X43Y15         LUT4 (Prop_lut4_I0_O)        0.124    17.534 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.119    18.653    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_6[0]
    SLICE_X55Y18         LUT2 (Prop_lut2_I0_O)        0.117    18.770 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.026    19.796    i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X58Y25         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.537    20.615    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X58Y25         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/C
                         clock pessimism              0.567    21.182    
                         clock uncertainty           -0.077    21.105    
    SLICE_X58Y25         FDCE (Setup_fdce_C_CE)      -0.377    20.728    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]
  -------------------------------------------------------------------
                         required time                         20.728    
                         arrival time                         -19.796    
  -------------------------------------------------------------------
                         slack                                  0.933    

Slack (MET) :             0.933ns  (required time - arrival time)
  Source:                 i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.614ns  (logic 3.564ns (17.289%)  route 17.050ns (82.711%))
  Logic Levels:           23  (LUT2=1 LUT3=1 LUT4=5 LUT5=6 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns = ( 20.615 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.874    -0.818    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/clk_out1
    SLICE_X106Y34        FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y34        FDCE (Prop_fdce_C_Q)         0.456    -0.362 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/Q
                         net (fo=10, routed)          0.965     0.602    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/wbuffer_data[5][valid][6]
    SLICE_X100Y36        LUT4 (Prop_lut4_I3_O)        0.124     0.726 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9/O
                         net (fo=1, routed)           0.431     1.158    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9_n_0
    SLICE_X97Y36         LUT5 (Prop_lut5_I4_O)        0.124     1.282 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_4/O
                         net (fo=10, routed)          1.327     2.608    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/valid[5]
    SLICE_X93Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.732 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5/O
                         net (fo=2, routed)           1.075     3.808    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5_n_0
    SLICE_X85Y28         LUT5 (Prop_lut5_I4_O)        0.124     3.932 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/commit_pointer_q[0][2]_i_15/O
                         net (fo=1, routed)           1.111     5.043    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_commit_wbuffer_empty
    SLICE_X56Y28         LUT4 (Prop_lut4_I0_O)        0.124     5.167 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_pointer_q[0][2]_i_9/O
                         net (fo=5, routed)           0.977     6.144    i_ariane/issue_stage_i/i_scoreboard/no_st_pending_commit
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124     6.268 f  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9/O
                         net (fo=1, routed)           0.430     6.698    i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9_n_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I1_O)        0.124     6.822 f  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_4/O
                         net (fo=15, routed)          0.478     7.300    i_ariane/issue_stage_i/i_scoreboard/dcsr_q_reg[step]_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.124     7.424 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, routed)          0.699     8.123    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X46Y17         LUT4 (Prop_lut4_I2_O)        0.124     8.247 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=76, routed)          0.787     9.034    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X51Y17         LUT5 (Prop_lut5_I4_O)        0.124     9.158 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.498     9.656    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X51Y16         LUT5 (Prop_lut5_I3_O)        0.124     9.780 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          0.807    10.587    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X51Y13         LUT6 (Prop_lut6_I3_O)        0.124    10.711 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_85/O
                         net (fo=1, routed)           0.000    10.711    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_85_n_0
    SLICE_X51Y13         MUXF7 (Prop_muxf7_I0_O)      0.212    10.923 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_69/O
                         net (fo=2, routed)           0.464    11.387    i_ariane/id_stage_i/operand_a_q[31]_i_20_0
    SLICE_X52Y15         LUT6 (Prop_lut6_I3_O)        0.299    11.686 r  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.296    11.982    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X53Y15         LUT6 (Prop_lut6_I5_O)        0.124    12.106 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.583    12.689    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X55Y16         LUT3 (Prop_lut3_I2_O)        0.124    12.813 f  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.403    13.216    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X55Y15         LUT5 (Prop_lut5_I0_O)        0.124    13.340 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.760    14.099    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I1_O)        0.124    14.223 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.696    14.919    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X52Y11         LUT5 (Prop_lut5_I4_O)        0.124    15.043 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4/O
                         net (fo=1, routed)           0.642    15.685    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4_n_0
    SLICE_X52Y11         LUT6 (Prop_lut6_I1_O)        0.124    15.809 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.651    16.460    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X42Y12         LUT6 (Prop_lut6_I2_O)        0.124    16.584 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.826    17.410    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X43Y15         LUT4 (Prop_lut4_I0_O)        0.124    17.534 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.119    18.653    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_6[0]
    SLICE_X55Y18         LUT2 (Prop_lut2_I0_O)        0.117    18.770 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.026    19.796    i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X58Y25         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.537    20.615    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X58Y25         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/C
                         clock pessimism              0.567    21.182    
                         clock uncertainty           -0.077    21.105    
    SLICE_X58Y25         FDCE (Setup_fdce_C_CE)      -0.377    20.728    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]
  -------------------------------------------------------------------
                         required time                         20.728    
                         arrival time                         -19.796    
  -------------------------------------------------------------------
                         slack                                  0.933    

Slack (MET) :             0.933ns  (required time - arrival time)
  Source:                 i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.614ns  (logic 3.564ns (17.289%)  route 17.050ns (82.711%))
  Logic Levels:           23  (LUT2=1 LUT3=1 LUT4=5 LUT5=6 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns = ( 20.615 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.874    -0.818    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/clk_out1
    SLICE_X106Y34        FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y34        FDCE (Prop_fdce_C_Q)         0.456    -0.362 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/Q
                         net (fo=10, routed)          0.965     0.602    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/wbuffer_data[5][valid][6]
    SLICE_X100Y36        LUT4 (Prop_lut4_I3_O)        0.124     0.726 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9/O
                         net (fo=1, routed)           0.431     1.158    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9_n_0
    SLICE_X97Y36         LUT5 (Prop_lut5_I4_O)        0.124     1.282 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_4/O
                         net (fo=10, routed)          1.327     2.608    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/valid[5]
    SLICE_X93Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.732 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5/O
                         net (fo=2, routed)           1.075     3.808    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5_n_0
    SLICE_X85Y28         LUT5 (Prop_lut5_I4_O)        0.124     3.932 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/commit_pointer_q[0][2]_i_15/O
                         net (fo=1, routed)           1.111     5.043    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_commit_wbuffer_empty
    SLICE_X56Y28         LUT4 (Prop_lut4_I0_O)        0.124     5.167 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_pointer_q[0][2]_i_9/O
                         net (fo=5, routed)           0.977     6.144    i_ariane/issue_stage_i/i_scoreboard/no_st_pending_commit
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124     6.268 r  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9/O
                         net (fo=1, routed)           0.430     6.698    i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9_n_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I1_O)        0.124     6.822 r  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_4/O
                         net (fo=15, routed)          0.478     7.300    i_ariane/issue_stage_i/i_scoreboard/dcsr_q_reg[step]_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.124     7.424 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, routed)          0.699     8.123    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X46Y17         LUT4 (Prop_lut4_I2_O)        0.124     8.247 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=76, routed)          0.787     9.034    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X51Y17         LUT5 (Prop_lut5_I4_O)        0.124     9.158 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.498     9.656    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X51Y16         LUT5 (Prop_lut5_I3_O)        0.124     9.780 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          0.807    10.587    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X51Y13         LUT6 (Prop_lut6_I3_O)        0.124    10.711 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_85/O
                         net (fo=1, routed)           0.000    10.711    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_85_n_0
    SLICE_X51Y13         MUXF7 (Prop_muxf7_I0_O)      0.212    10.923 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_69/O
                         net (fo=2, routed)           0.464    11.387    i_ariane/id_stage_i/operand_a_q[31]_i_20_0
    SLICE_X52Y15         LUT6 (Prop_lut6_I3_O)        0.299    11.686 r  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.296    11.982    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X53Y15         LUT6 (Prop_lut6_I5_O)        0.124    12.106 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.583    12.689    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X55Y16         LUT3 (Prop_lut3_I2_O)        0.124    12.813 f  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.403    13.216    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X55Y15         LUT5 (Prop_lut5_I0_O)        0.124    13.340 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.760    14.099    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I1_O)        0.124    14.223 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.696    14.919    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X52Y11         LUT5 (Prop_lut5_I4_O)        0.124    15.043 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4/O
                         net (fo=1, routed)           0.642    15.685    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4_n_0
    SLICE_X52Y11         LUT6 (Prop_lut6_I1_O)        0.124    15.809 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.651    16.460    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X42Y12         LUT6 (Prop_lut6_I2_O)        0.124    16.584 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.826    17.410    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X43Y15         LUT4 (Prop_lut4_I0_O)        0.124    17.534 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.119    18.653    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_6[0]
    SLICE_X55Y18         LUT2 (Prop_lut2_I0_O)        0.117    18.770 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.026    19.796    i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X58Y25         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.537    20.615    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X58Y25         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/C
                         clock pessimism              0.567    21.182    
                         clock uncertainty           -0.077    21.105    
    SLICE_X58Y25         FDCE (Setup_fdce_C_CE)      -0.377    20.728    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]
  -------------------------------------------------------------------
                         required time                         20.728    
                         arrival time                         -19.796    
  -------------------------------------------------------------------
                         slack                                  0.933    

Slack (MET) :             0.933ns  (required time - arrival time)
  Source:                 i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.614ns  (logic 3.564ns (17.289%)  route 17.050ns (82.711%))
  Logic Levels:           23  (LUT2=1 LUT3=1 LUT4=5 LUT5=6 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns = ( 20.615 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.874    -0.818    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/clk_out1
    SLICE_X106Y34        FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y34        FDCE (Prop_fdce_C_Q)         0.456    -0.362 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/Q
                         net (fo=10, routed)          0.965     0.602    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/wbuffer_data[5][valid][6]
    SLICE_X100Y36        LUT4 (Prop_lut4_I3_O)        0.124     0.726 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9/O
                         net (fo=1, routed)           0.431     1.158    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9_n_0
    SLICE_X97Y36         LUT5 (Prop_lut5_I4_O)        0.124     1.282 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_4/O
                         net (fo=10, routed)          1.327     2.608    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/valid[5]
    SLICE_X93Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.732 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5/O
                         net (fo=2, routed)           1.075     3.808    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5_n_0
    SLICE_X85Y28         LUT5 (Prop_lut5_I4_O)        0.124     3.932 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/commit_pointer_q[0][2]_i_15/O
                         net (fo=1, routed)           1.111     5.043    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_commit_wbuffer_empty
    SLICE_X56Y28         LUT4 (Prop_lut4_I0_O)        0.124     5.167 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_pointer_q[0][2]_i_9/O
                         net (fo=5, routed)           0.977     6.144    i_ariane/issue_stage_i/i_scoreboard/no_st_pending_commit
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124     6.268 f  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9/O
                         net (fo=1, routed)           0.430     6.698    i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9_n_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I1_O)        0.124     6.822 f  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_4/O
                         net (fo=15, routed)          0.478     7.300    i_ariane/issue_stage_i/i_scoreboard/dcsr_q_reg[step]_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.124     7.424 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, routed)          0.699     8.123    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X46Y17         LUT4 (Prop_lut4_I2_O)        0.124     8.247 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=76, routed)          0.787     9.034    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X51Y17         LUT5 (Prop_lut5_I4_O)        0.124     9.158 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.498     9.656    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X51Y16         LUT5 (Prop_lut5_I3_O)        0.124     9.780 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          0.807    10.587    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X51Y13         LUT6 (Prop_lut6_I3_O)        0.124    10.711 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_85/O
                         net (fo=1, routed)           0.000    10.711    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_85_n_0
    SLICE_X51Y13         MUXF7 (Prop_muxf7_I0_O)      0.212    10.923 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_69/O
                         net (fo=2, routed)           0.464    11.387    i_ariane/id_stage_i/operand_a_q[31]_i_20_0
    SLICE_X52Y15         LUT6 (Prop_lut6_I3_O)        0.299    11.686 r  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.296    11.982    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X53Y15         LUT6 (Prop_lut6_I5_O)        0.124    12.106 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.583    12.689    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X55Y16         LUT3 (Prop_lut3_I2_O)        0.124    12.813 f  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.403    13.216    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X55Y15         LUT5 (Prop_lut5_I0_O)        0.124    13.340 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.760    14.099    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I1_O)        0.124    14.223 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.696    14.919    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X52Y11         LUT5 (Prop_lut5_I4_O)        0.124    15.043 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4/O
                         net (fo=1, routed)           0.642    15.685    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4_n_0
    SLICE_X52Y11         LUT6 (Prop_lut6_I1_O)        0.124    15.809 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.651    16.460    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X42Y12         LUT6 (Prop_lut6_I2_O)        0.124    16.584 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.826    17.410    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X43Y15         LUT4 (Prop_lut4_I0_O)        0.124    17.534 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.119    18.653    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_6[0]
    SLICE_X55Y18         LUT2 (Prop_lut2_I0_O)        0.117    18.770 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.026    19.796    i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X58Y25         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.537    20.615    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X58Y25         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/C
                         clock pessimism              0.567    21.182    
                         clock uncertainty           -0.077    21.105    
    SLICE_X58Y25         FDCE (Setup_fdce_C_CE)      -0.377    20.728    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]
  -------------------------------------------------------------------
                         required time                         20.728    
                         arrival time                         -19.796    
  -------------------------------------------------------------------
                         slack                                  0.933    

Slack (MET) :             0.933ns  (required time - arrival time)
  Source:                 i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.614ns  (logic 3.564ns (17.289%)  route 17.050ns (82.711%))
  Logic Levels:           23  (LUT2=1 LUT3=1 LUT4=5 LUT5=6 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns = ( 20.615 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.874    -0.818    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/clk_out1
    SLICE_X106Y34        FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y34        FDCE (Prop_fdce_C_Q)         0.456    -0.362 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/Q
                         net (fo=10, routed)          0.965     0.602    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/wbuffer_data[5][valid][6]
    SLICE_X100Y36        LUT4 (Prop_lut4_I3_O)        0.124     0.726 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9/O
                         net (fo=1, routed)           0.431     1.158    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9_n_0
    SLICE_X97Y36         LUT5 (Prop_lut5_I4_O)        0.124     1.282 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_4/O
                         net (fo=10, routed)          1.327     2.608    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/valid[5]
    SLICE_X93Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.732 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5/O
                         net (fo=2, routed)           1.075     3.808    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5_n_0
    SLICE_X85Y28         LUT5 (Prop_lut5_I4_O)        0.124     3.932 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/commit_pointer_q[0][2]_i_15/O
                         net (fo=1, routed)           1.111     5.043    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_commit_wbuffer_empty
    SLICE_X56Y28         LUT4 (Prop_lut4_I0_O)        0.124     5.167 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_pointer_q[0][2]_i_9/O
                         net (fo=5, routed)           0.977     6.144    i_ariane/issue_stage_i/i_scoreboard/no_st_pending_commit
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124     6.268 r  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9/O
                         net (fo=1, routed)           0.430     6.698    i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9_n_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I1_O)        0.124     6.822 r  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_4/O
                         net (fo=15, routed)          0.478     7.300    i_ariane/issue_stage_i/i_scoreboard/dcsr_q_reg[step]_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.124     7.424 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, routed)          0.699     8.123    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X46Y17         LUT4 (Prop_lut4_I2_O)        0.124     8.247 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=76, routed)          0.787     9.034    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X51Y17         LUT5 (Prop_lut5_I4_O)        0.124     9.158 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.498     9.656    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X51Y16         LUT5 (Prop_lut5_I3_O)        0.124     9.780 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          0.807    10.587    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X51Y13         LUT6 (Prop_lut6_I3_O)        0.124    10.711 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_85/O
                         net (fo=1, routed)           0.000    10.711    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_85_n_0
    SLICE_X51Y13         MUXF7 (Prop_muxf7_I0_O)      0.212    10.923 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_69/O
                         net (fo=2, routed)           0.464    11.387    i_ariane/id_stage_i/operand_a_q[31]_i_20_0
    SLICE_X52Y15         LUT6 (Prop_lut6_I3_O)        0.299    11.686 r  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.296    11.982    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X53Y15         LUT6 (Prop_lut6_I5_O)        0.124    12.106 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.583    12.689    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X55Y16         LUT3 (Prop_lut3_I2_O)        0.124    12.813 f  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.403    13.216    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X55Y15         LUT5 (Prop_lut5_I0_O)        0.124    13.340 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.760    14.099    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I1_O)        0.124    14.223 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.696    14.919    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X52Y11         LUT5 (Prop_lut5_I4_O)        0.124    15.043 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4/O
                         net (fo=1, routed)           0.642    15.685    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4_n_0
    SLICE_X52Y11         LUT6 (Prop_lut6_I1_O)        0.124    15.809 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.651    16.460    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X42Y12         LUT6 (Prop_lut6_I2_O)        0.124    16.584 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.826    17.410    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X43Y15         LUT4 (Prop_lut4_I0_O)        0.124    17.534 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.119    18.653    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_6[0]
    SLICE_X55Y18         LUT2 (Prop_lut2_I0_O)        0.117    18.770 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.026    19.796    i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X58Y25         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.537    20.615    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X58Y25         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/C
                         clock pessimism              0.567    21.182    
                         clock uncertainty           -0.077    21.105    
    SLICE_X58Y25         FDCE (Setup_fdce_C_CE)      -0.377    20.728    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]
  -------------------------------------------------------------------
                         required time                         20.728    
                         arrival time                         -19.796    
  -------------------------------------------------------------------
                         slack                                  0.933    

Slack (MET) :             0.933ns  (required time - arrival time)
  Source:                 i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.614ns  (logic 3.564ns (17.289%)  route 17.050ns (82.711%))
  Logic Levels:           23  (LUT2=1 LUT3=1 LUT4=5 LUT5=6 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns = ( 20.615 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.874    -0.818    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/clk_out1
    SLICE_X106Y34        FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y34        FDCE (Prop_fdce_C_Q)         0.456    -0.362 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/Q
                         net (fo=10, routed)          0.965     0.602    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/wbuffer_data[5][valid][6]
    SLICE_X100Y36        LUT4 (Prop_lut4_I3_O)        0.124     0.726 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9/O
                         net (fo=1, routed)           0.431     1.158    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9_n_0
    SLICE_X97Y36         LUT5 (Prop_lut5_I4_O)        0.124     1.282 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_4/O
                         net (fo=10, routed)          1.327     2.608    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/valid[5]
    SLICE_X93Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.732 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5/O
                         net (fo=2, routed)           1.075     3.808    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5_n_0
    SLICE_X85Y28         LUT5 (Prop_lut5_I4_O)        0.124     3.932 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/commit_pointer_q[0][2]_i_15/O
                         net (fo=1, routed)           1.111     5.043    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_commit_wbuffer_empty
    SLICE_X56Y28         LUT4 (Prop_lut4_I0_O)        0.124     5.167 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_pointer_q[0][2]_i_9/O
                         net (fo=5, routed)           0.977     6.144    i_ariane/issue_stage_i/i_scoreboard/no_st_pending_commit
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124     6.268 f  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9/O
                         net (fo=1, routed)           0.430     6.698    i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9_n_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I1_O)        0.124     6.822 f  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_4/O
                         net (fo=15, routed)          0.478     7.300    i_ariane/issue_stage_i/i_scoreboard/dcsr_q_reg[step]_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.124     7.424 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, routed)          0.699     8.123    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X46Y17         LUT4 (Prop_lut4_I2_O)        0.124     8.247 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=76, routed)          0.787     9.034    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X51Y17         LUT5 (Prop_lut5_I4_O)        0.124     9.158 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.498     9.656    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X51Y16         LUT5 (Prop_lut5_I3_O)        0.124     9.780 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          0.807    10.587    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X51Y13         LUT6 (Prop_lut6_I3_O)        0.124    10.711 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_85/O
                         net (fo=1, routed)           0.000    10.711    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_85_n_0
    SLICE_X51Y13         MUXF7 (Prop_muxf7_I0_O)      0.212    10.923 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_69/O
                         net (fo=2, routed)           0.464    11.387    i_ariane/id_stage_i/operand_a_q[31]_i_20_0
    SLICE_X52Y15         LUT6 (Prop_lut6_I3_O)        0.299    11.686 r  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.296    11.982    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X53Y15         LUT6 (Prop_lut6_I5_O)        0.124    12.106 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.583    12.689    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X55Y16         LUT3 (Prop_lut3_I2_O)        0.124    12.813 f  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.403    13.216    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X55Y15         LUT5 (Prop_lut5_I0_O)        0.124    13.340 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.760    14.099    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I1_O)        0.124    14.223 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.696    14.919    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X52Y11         LUT5 (Prop_lut5_I4_O)        0.124    15.043 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4/O
                         net (fo=1, routed)           0.642    15.685    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4_n_0
    SLICE_X52Y11         LUT6 (Prop_lut6_I1_O)        0.124    15.809 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.651    16.460    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X42Y12         LUT6 (Prop_lut6_I2_O)        0.124    16.584 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.826    17.410    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X43Y15         LUT4 (Prop_lut4_I0_O)        0.124    17.534 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.119    18.653    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_6[0]
    SLICE_X55Y18         LUT2 (Prop_lut2_I0_O)        0.117    18.770 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.026    19.796    i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X58Y25         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.537    20.615    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X58Y25         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/C
                         clock pessimism              0.567    21.182    
                         clock uncertainty           -0.077    21.105    
    SLICE_X58Y25         FDCE (Setup_fdce_C_CE)      -0.377    20.728    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]
  -------------------------------------------------------------------
                         required time                         20.728    
                         arrival time                         -19.796    
  -------------------------------------------------------------------
                         slack                                  0.933    

Slack (MET) :             0.933ns  (required time - arrival time)
  Source:                 i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.614ns  (logic 3.564ns (17.289%)  route 17.050ns (82.711%))
  Logic Levels:           23  (LUT2=1 LUT3=1 LUT4=5 LUT5=6 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns = ( 20.615 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.874    -0.818    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/clk_out1
    SLICE_X106Y34        FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y34        FDCE (Prop_fdce_C_Q)         0.456    -0.362 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/Q
                         net (fo=10, routed)          0.965     0.602    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/wbuffer_data[5][valid][6]
    SLICE_X100Y36        LUT4 (Prop_lut4_I3_O)        0.124     0.726 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9/O
                         net (fo=1, routed)           0.431     1.158    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9_n_0
    SLICE_X97Y36         LUT5 (Prop_lut5_I4_O)        0.124     1.282 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_4/O
                         net (fo=10, routed)          1.327     2.608    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/valid[5]
    SLICE_X93Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.732 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5/O
                         net (fo=2, routed)           1.075     3.808    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5_n_0
    SLICE_X85Y28         LUT5 (Prop_lut5_I4_O)        0.124     3.932 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/commit_pointer_q[0][2]_i_15/O
                         net (fo=1, routed)           1.111     5.043    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_commit_wbuffer_empty
    SLICE_X56Y28         LUT4 (Prop_lut4_I0_O)        0.124     5.167 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_pointer_q[0][2]_i_9/O
                         net (fo=5, routed)           0.977     6.144    i_ariane/issue_stage_i/i_scoreboard/no_st_pending_commit
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124     6.268 r  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9/O
                         net (fo=1, routed)           0.430     6.698    i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9_n_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I1_O)        0.124     6.822 r  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_4/O
                         net (fo=15, routed)          0.478     7.300    i_ariane/issue_stage_i/i_scoreboard/dcsr_q_reg[step]_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.124     7.424 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, routed)          0.699     8.123    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X46Y17         LUT4 (Prop_lut4_I2_O)        0.124     8.247 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=76, routed)          0.787     9.034    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X51Y17         LUT5 (Prop_lut5_I4_O)        0.124     9.158 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.498     9.656    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X51Y16         LUT5 (Prop_lut5_I3_O)        0.124     9.780 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          0.807    10.587    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X51Y13         LUT6 (Prop_lut6_I3_O)        0.124    10.711 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_85/O
                         net (fo=1, routed)           0.000    10.711    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_85_n_0
    SLICE_X51Y13         MUXF7 (Prop_muxf7_I0_O)      0.212    10.923 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_69/O
                         net (fo=2, routed)           0.464    11.387    i_ariane/id_stage_i/operand_a_q[31]_i_20_0
    SLICE_X52Y15         LUT6 (Prop_lut6_I3_O)        0.299    11.686 r  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.296    11.982    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X53Y15         LUT6 (Prop_lut6_I5_O)        0.124    12.106 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.583    12.689    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X55Y16         LUT3 (Prop_lut3_I2_O)        0.124    12.813 f  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.403    13.216    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X55Y15         LUT5 (Prop_lut5_I0_O)        0.124    13.340 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.760    14.099    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I1_O)        0.124    14.223 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.696    14.919    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X52Y11         LUT5 (Prop_lut5_I4_O)        0.124    15.043 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4/O
                         net (fo=1, routed)           0.642    15.685    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4_n_0
    SLICE_X52Y11         LUT6 (Prop_lut6_I1_O)        0.124    15.809 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.651    16.460    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X42Y12         LUT6 (Prop_lut6_I2_O)        0.124    16.584 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.826    17.410    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X43Y15         LUT4 (Prop_lut4_I0_O)        0.124    17.534 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.119    18.653    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_6[0]
    SLICE_X55Y18         LUT2 (Prop_lut2_I0_O)        0.117    18.770 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.026    19.796    i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X58Y25         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.537    20.615    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X58Y25         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/C
                         clock pessimism              0.567    21.182    
                         clock uncertainty           -0.077    21.105    
    SLICE_X58Y25         FDCE (Setup_fdce_C_CE)      -0.377    20.728    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]
  -------------------------------------------------------------------
                         required time                         20.728    
                         arrival time                         -19.796    
  -------------------------------------------------------------------
                         slack                                  0.933    

Slack (MET) :             0.933ns  (required time - arrival time)
  Source:                 i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.614ns  (logic 3.564ns (17.289%)  route 17.050ns (82.711%))
  Logic Levels:           23  (LUT2=1 LUT3=1 LUT4=5 LUT5=6 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns = ( 20.615 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.874    -0.818    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/clk_out1
    SLICE_X106Y34        FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y34        FDCE (Prop_fdce_C_Q)         0.456    -0.362 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/Q
                         net (fo=10, routed)          0.965     0.602    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/wbuffer_data[5][valid][6]
    SLICE_X100Y36        LUT4 (Prop_lut4_I3_O)        0.124     0.726 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9/O
                         net (fo=1, routed)           0.431     1.158    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9_n_0
    SLICE_X97Y36         LUT5 (Prop_lut5_I4_O)        0.124     1.282 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_4/O
                         net (fo=10, routed)          1.327     2.608    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/valid[5]
    SLICE_X93Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.732 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5/O
                         net (fo=2, routed)           1.075     3.808    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5_n_0
    SLICE_X85Y28         LUT5 (Prop_lut5_I4_O)        0.124     3.932 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/commit_pointer_q[0][2]_i_15/O
                         net (fo=1, routed)           1.111     5.043    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_commit_wbuffer_empty
    SLICE_X56Y28         LUT4 (Prop_lut4_I0_O)        0.124     5.167 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_pointer_q[0][2]_i_9/O
                         net (fo=5, routed)           0.977     6.144    i_ariane/issue_stage_i/i_scoreboard/no_st_pending_commit
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124     6.268 f  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9/O
                         net (fo=1, routed)           0.430     6.698    i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9_n_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I1_O)        0.124     6.822 f  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_4/O
                         net (fo=15, routed)          0.478     7.300    i_ariane/issue_stage_i/i_scoreboard/dcsr_q_reg[step]_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.124     7.424 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, routed)          0.699     8.123    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X46Y17         LUT4 (Prop_lut4_I2_O)        0.124     8.247 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=76, routed)          0.787     9.034    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X51Y17         LUT5 (Prop_lut5_I4_O)        0.124     9.158 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.498     9.656    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X51Y16         LUT5 (Prop_lut5_I3_O)        0.124     9.780 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          0.807    10.587    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X51Y13         LUT6 (Prop_lut6_I3_O)        0.124    10.711 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_85/O
                         net (fo=1, routed)           0.000    10.711    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_85_n_0
    SLICE_X51Y13         MUXF7 (Prop_muxf7_I0_O)      0.212    10.923 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_69/O
                         net (fo=2, routed)           0.464    11.387    i_ariane/id_stage_i/operand_a_q[31]_i_20_0
    SLICE_X52Y15         LUT6 (Prop_lut6_I3_O)        0.299    11.686 f  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.296    11.982    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X53Y15         LUT6 (Prop_lut6_I5_O)        0.124    12.106 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.583    12.689    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X55Y16         LUT3 (Prop_lut3_I2_O)        0.124    12.813 r  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.403    13.216    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X55Y15         LUT5 (Prop_lut5_I0_O)        0.124    13.340 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.760    14.099    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I1_O)        0.124    14.223 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.696    14.919    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X52Y11         LUT5 (Prop_lut5_I4_O)        0.124    15.043 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4/O
                         net (fo=1, routed)           0.642    15.685    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4_n_0
    SLICE_X52Y11         LUT6 (Prop_lut6_I1_O)        0.124    15.809 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.651    16.460    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X42Y12         LUT6 (Prop_lut6_I2_O)        0.124    16.584 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.826    17.410    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X43Y15         LUT4 (Prop_lut4_I0_O)        0.124    17.534 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.119    18.653    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_6[0]
    SLICE_X55Y18         LUT2 (Prop_lut2_I0_O)        0.117    18.770 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.026    19.796    i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X58Y25         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.537    20.615    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X58Y25         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/C
                         clock pessimism              0.567    21.182    
                         clock uncertainty           -0.077    21.105    
    SLICE_X58Y25         FDCE (Setup_fdce_C_CE)      -0.377    20.728    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]
  -------------------------------------------------------------------
                         required time                         20.728    
                         arrival time                         -19.796    
  -------------------------------------------------------------------
                         slack                                  0.933    

Slack (MET) :             0.933ns  (required time - arrival time)
  Source:                 i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.614ns  (logic 3.564ns (17.289%)  route 17.050ns (82.711%))
  Logic Levels:           23  (LUT2=1 LUT3=1 LUT4=5 LUT5=6 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns = ( 20.615 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.874    -0.818    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/clk_out1
    SLICE_X106Y34        FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y34        FDCE (Prop_fdce_C_Q)         0.456    -0.362 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/Q
                         net (fo=10, routed)          0.965     0.602    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/wbuffer_data[5][valid][6]
    SLICE_X100Y36        LUT4 (Prop_lut4_I3_O)        0.124     0.726 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9/O
                         net (fo=1, routed)           0.431     1.158    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9_n_0
    SLICE_X97Y36         LUT5 (Prop_lut5_I4_O)        0.124     1.282 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_4/O
                         net (fo=10, routed)          1.327     2.608    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/valid[5]
    SLICE_X93Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.732 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5/O
                         net (fo=2, routed)           1.075     3.808    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5_n_0
    SLICE_X85Y28         LUT5 (Prop_lut5_I4_O)        0.124     3.932 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/commit_pointer_q[0][2]_i_15/O
                         net (fo=1, routed)           1.111     5.043    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_commit_wbuffer_empty
    SLICE_X56Y28         LUT4 (Prop_lut4_I0_O)        0.124     5.167 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_pointer_q[0][2]_i_9/O
                         net (fo=5, routed)           0.977     6.144    i_ariane/issue_stage_i/i_scoreboard/no_st_pending_commit
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124     6.268 r  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9/O
                         net (fo=1, routed)           0.430     6.698    i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9_n_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I1_O)        0.124     6.822 r  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_4/O
                         net (fo=15, routed)          0.478     7.300    i_ariane/issue_stage_i/i_scoreboard/dcsr_q_reg[step]_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.124     7.424 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, routed)          0.699     8.123    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X46Y17         LUT4 (Prop_lut4_I2_O)        0.124     8.247 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=76, routed)          0.787     9.034    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X51Y17         LUT5 (Prop_lut5_I4_O)        0.124     9.158 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.498     9.656    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X51Y16         LUT5 (Prop_lut5_I3_O)        0.124     9.780 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          0.807    10.587    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X51Y13         LUT6 (Prop_lut6_I3_O)        0.124    10.711 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_85/O
                         net (fo=1, routed)           0.000    10.711    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_85_n_0
    SLICE_X51Y13         MUXF7 (Prop_muxf7_I0_O)      0.212    10.923 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_69/O
                         net (fo=2, routed)           0.464    11.387    i_ariane/id_stage_i/operand_a_q[31]_i_20_0
    SLICE_X52Y15         LUT6 (Prop_lut6_I3_O)        0.299    11.686 f  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.296    11.982    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X53Y15         LUT6 (Prop_lut6_I5_O)        0.124    12.106 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.583    12.689    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X55Y16         LUT3 (Prop_lut3_I2_O)        0.124    12.813 r  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.403    13.216    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X55Y15         LUT5 (Prop_lut5_I0_O)        0.124    13.340 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.760    14.099    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I1_O)        0.124    14.223 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.696    14.919    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X52Y11         LUT5 (Prop_lut5_I4_O)        0.124    15.043 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4/O
                         net (fo=1, routed)           0.642    15.685    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4_n_0
    SLICE_X52Y11         LUT6 (Prop_lut6_I1_O)        0.124    15.809 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.651    16.460    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X42Y12         LUT6 (Prop_lut6_I2_O)        0.124    16.584 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.826    17.410    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X43Y15         LUT4 (Prop_lut4_I0_O)        0.124    17.534 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.119    18.653    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_6[0]
    SLICE_X55Y18         LUT2 (Prop_lut2_I0_O)        0.117    18.770 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.026    19.796    i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X58Y25         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.537    20.615    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X58Y25         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/C
                         clock pessimism              0.567    21.182    
                         clock uncertainty           -0.077    21.105    
    SLICE_X58Y25         FDCE (Setup_fdce_C_CE)      -0.377    20.728    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]
  -------------------------------------------------------------------
                         required time                         20.728    
                         arrival time                         -19.796    
  -------------------------------------------------------------------
                         slack                                  0.933    

Slack (MET) :             0.933ns  (required time - arrival time)
  Source:                 i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.614ns  (logic 3.564ns (17.289%)  route 17.050ns (82.711%))
  Logic Levels:           23  (LUT2=1 LUT3=1 LUT4=5 LUT5=6 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns = ( 20.615 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.874    -0.818    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/clk_out1
    SLICE_X106Y34        FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y34        FDCE (Prop_fdce_C_Q)         0.456    -0.362 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/Q
                         net (fo=10, routed)          0.965     0.602    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/wbuffer_data[5][valid][6]
    SLICE_X100Y36        LUT4 (Prop_lut4_I3_O)        0.124     0.726 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9/O
                         net (fo=1, routed)           0.431     1.158    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9_n_0
    SLICE_X97Y36         LUT5 (Prop_lut5_I4_O)        0.124     1.282 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_4/O
                         net (fo=10, routed)          1.327     2.608    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/valid[5]
    SLICE_X93Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.732 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5/O
                         net (fo=2, routed)           1.075     3.808    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5_n_0
    SLICE_X85Y28         LUT5 (Prop_lut5_I4_O)        0.124     3.932 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/commit_pointer_q[0][2]_i_15/O
                         net (fo=1, routed)           1.111     5.043    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_commit_wbuffer_empty
    SLICE_X56Y28         LUT4 (Prop_lut4_I0_O)        0.124     5.167 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_pointer_q[0][2]_i_9/O
                         net (fo=5, routed)           0.977     6.144    i_ariane/issue_stage_i/i_scoreboard/no_st_pending_commit
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124     6.268 f  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9/O
                         net (fo=1, routed)           0.430     6.698    i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9_n_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I1_O)        0.124     6.822 f  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_4/O
                         net (fo=15, routed)          0.478     7.300    i_ariane/issue_stage_i/i_scoreboard/dcsr_q_reg[step]_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.124     7.424 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, routed)          0.699     8.123    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X46Y17         LUT4 (Prop_lut4_I2_O)        0.124     8.247 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=76, routed)          0.787     9.034    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X51Y17         LUT5 (Prop_lut5_I4_O)        0.124     9.158 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.498     9.656    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X51Y16         LUT5 (Prop_lut5_I3_O)        0.124     9.780 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          0.807    10.587    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X51Y13         LUT6 (Prop_lut6_I3_O)        0.124    10.711 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_85/O
                         net (fo=1, routed)           0.000    10.711    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_85_n_0
    SLICE_X51Y13         MUXF7 (Prop_muxf7_I0_O)      0.212    10.923 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_69/O
                         net (fo=2, routed)           0.464    11.387    i_ariane/id_stage_i/operand_a_q[31]_i_20_0
    SLICE_X52Y15         LUT6 (Prop_lut6_I3_O)        0.299    11.686 f  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.296    11.982    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X53Y15         LUT6 (Prop_lut6_I5_O)        0.124    12.106 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.583    12.689    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X55Y16         LUT3 (Prop_lut3_I2_O)        0.124    12.813 r  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.403    13.216    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X55Y15         LUT5 (Prop_lut5_I0_O)        0.124    13.340 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.760    14.099    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I1_O)        0.124    14.223 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.696    14.919    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X52Y11         LUT5 (Prop_lut5_I4_O)        0.124    15.043 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4/O
                         net (fo=1, routed)           0.642    15.685    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4_n_0
    SLICE_X52Y11         LUT6 (Prop_lut6_I1_O)        0.124    15.809 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.651    16.460    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X42Y12         LUT6 (Prop_lut6_I2_O)        0.124    16.584 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.826    17.410    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X43Y15         LUT4 (Prop_lut4_I0_O)        0.124    17.534 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.119    18.653    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_6[0]
    SLICE_X55Y18         LUT2 (Prop_lut2_I0_O)        0.117    18.770 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.026    19.796    i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X58Y25         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.537    20.615    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X58Y25         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/C
                         clock pessimism              0.567    21.182    
                         clock uncertainty           -0.077    21.105    
    SLICE_X58Y25         FDCE (Setup_fdce_C_CE)      -0.377    20.728    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]
  -------------------------------------------------------------------
                         required time                         20.728    
                         arrival time                         -19.796    
  -------------------------------------------------------------------
                         slack                                  0.933    

Slack (MET) :             0.933ns  (required time - arrival time)
  Source:                 i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.614ns  (logic 3.564ns (17.289%)  route 17.050ns (82.711%))
  Logic Levels:           23  (LUT2=1 LUT3=1 LUT4=5 LUT5=6 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns = ( 20.615 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.874    -0.818    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/clk_out1
    SLICE_X106Y34        FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y34        FDCE (Prop_fdce_C_Q)         0.456    -0.362 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/Q
                         net (fo=10, routed)          0.965     0.602    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/wbuffer_data[5][valid][6]
    SLICE_X100Y36        LUT4 (Prop_lut4_I3_O)        0.124     0.726 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9/O
                         net (fo=1, routed)           0.431     1.158    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9_n_0
    SLICE_X97Y36         LUT5 (Prop_lut5_I4_O)        0.124     1.282 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_4/O
                         net (fo=10, routed)          1.327     2.608    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/valid[5]
    SLICE_X93Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.732 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5/O
                         net (fo=2, routed)           1.075     3.808    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5_n_0
    SLICE_X85Y28         LUT5 (Prop_lut5_I4_O)        0.124     3.932 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/commit_pointer_q[0][2]_i_15/O
                         net (fo=1, routed)           1.111     5.043    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_commit_wbuffer_empty
    SLICE_X56Y28         LUT4 (Prop_lut4_I0_O)        0.124     5.167 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_pointer_q[0][2]_i_9/O
                         net (fo=5, routed)           0.977     6.144    i_ariane/issue_stage_i/i_scoreboard/no_st_pending_commit
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124     6.268 r  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9/O
                         net (fo=1, routed)           0.430     6.698    i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9_n_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I1_O)        0.124     6.822 r  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_4/O
                         net (fo=15, routed)          0.478     7.300    i_ariane/issue_stage_i/i_scoreboard/dcsr_q_reg[step]_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.124     7.424 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, routed)          0.699     8.123    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X46Y17         LUT4 (Prop_lut4_I2_O)        0.124     8.247 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=76, routed)          0.787     9.034    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X51Y17         LUT5 (Prop_lut5_I4_O)        0.124     9.158 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.498     9.656    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X51Y16         LUT5 (Prop_lut5_I3_O)        0.124     9.780 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          0.807    10.587    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X51Y13         LUT6 (Prop_lut6_I3_O)        0.124    10.711 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_85/O
                         net (fo=1, routed)           0.000    10.711    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_85_n_0
    SLICE_X51Y13         MUXF7 (Prop_muxf7_I0_O)      0.212    10.923 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_69/O
                         net (fo=2, routed)           0.464    11.387    i_ariane/id_stage_i/operand_a_q[31]_i_20_0
    SLICE_X52Y15         LUT6 (Prop_lut6_I3_O)        0.299    11.686 f  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.296    11.982    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X53Y15         LUT6 (Prop_lut6_I5_O)        0.124    12.106 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.583    12.689    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X55Y16         LUT3 (Prop_lut3_I2_O)        0.124    12.813 r  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.403    13.216    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X55Y15         LUT5 (Prop_lut5_I0_O)        0.124    13.340 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.760    14.099    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I1_O)        0.124    14.223 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.696    14.919    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X52Y11         LUT5 (Prop_lut5_I4_O)        0.124    15.043 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4/O
                         net (fo=1, routed)           0.642    15.685    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4_n_0
    SLICE_X52Y11         LUT6 (Prop_lut6_I1_O)        0.124    15.809 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.651    16.460    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X42Y12         LUT6 (Prop_lut6_I2_O)        0.124    16.584 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.826    17.410    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X43Y15         LUT4 (Prop_lut4_I0_O)        0.124    17.534 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.119    18.653    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_6[0]
    SLICE_X55Y18         LUT2 (Prop_lut2_I0_O)        0.117    18.770 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.026    19.796    i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X58Y25         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.537    20.615    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X58Y25         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/C
                         clock pessimism              0.567    21.182    
                         clock uncertainty           -0.077    21.105    
    SLICE_X58Y25         FDCE (Setup_fdce_C_CE)      -0.377    20.728    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]
  -------------------------------------------------------------------
                         required time                         20.728    
                         arrival time                         -19.796    
  -------------------------------------------------------------------
                         slack                                  0.933    

Slack (MET) :             0.933ns  (required time - arrival time)
  Source:                 i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.614ns  (logic 3.564ns (17.289%)  route 17.050ns (82.711%))
  Logic Levels:           23  (LUT2=1 LUT3=1 LUT4=5 LUT5=6 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns = ( 20.615 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.874    -0.818    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/clk_out1
    SLICE_X106Y34        FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y34        FDCE (Prop_fdce_C_Q)         0.456    -0.362 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/Q
                         net (fo=10, routed)          0.965     0.602    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/wbuffer_data[5][valid][6]
    SLICE_X100Y36        LUT4 (Prop_lut4_I3_O)        0.124     0.726 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9/O
                         net (fo=1, routed)           0.431     1.158    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9_n_0
    SLICE_X97Y36         LUT5 (Prop_lut5_I4_O)        0.124     1.282 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_4/O
                         net (fo=10, routed)          1.327     2.608    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/valid[5]
    SLICE_X93Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.732 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5/O
                         net (fo=2, routed)           1.075     3.808    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5_n_0
    SLICE_X85Y28         LUT5 (Prop_lut5_I4_O)        0.124     3.932 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/commit_pointer_q[0][2]_i_15/O
                         net (fo=1, routed)           1.111     5.043    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_commit_wbuffer_empty
    SLICE_X56Y28         LUT4 (Prop_lut4_I0_O)        0.124     5.167 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_pointer_q[0][2]_i_9/O
                         net (fo=5, routed)           0.977     6.144    i_ariane/issue_stage_i/i_scoreboard/no_st_pending_commit
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124     6.268 f  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9/O
                         net (fo=1, routed)           0.430     6.698    i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9_n_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I1_O)        0.124     6.822 f  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_4/O
                         net (fo=15, routed)          0.478     7.300    i_ariane/issue_stage_i/i_scoreboard/dcsr_q_reg[step]_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.124     7.424 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, routed)          0.699     8.123    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X46Y17         LUT4 (Prop_lut4_I2_O)        0.124     8.247 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=76, routed)          0.787     9.034    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X51Y17         LUT5 (Prop_lut5_I4_O)        0.124     9.158 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.498     9.656    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X51Y16         LUT5 (Prop_lut5_I3_O)        0.124     9.780 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          0.807    10.587    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X51Y13         LUT6 (Prop_lut6_I3_O)        0.124    10.711 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_85/O
                         net (fo=1, routed)           0.000    10.711    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_85_n_0
    SLICE_X51Y13         MUXF7 (Prop_muxf7_I0_O)      0.212    10.923 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_69/O
                         net (fo=2, routed)           0.464    11.387    i_ariane/id_stage_i/operand_a_q[31]_i_20_0
    SLICE_X52Y15         LUT6 (Prop_lut6_I3_O)        0.299    11.686 f  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.296    11.982    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X53Y15         LUT6 (Prop_lut6_I5_O)        0.124    12.106 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.583    12.689    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X55Y16         LUT3 (Prop_lut3_I2_O)        0.124    12.813 r  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.403    13.216    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X55Y15         LUT5 (Prop_lut5_I0_O)        0.124    13.340 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.760    14.099    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I1_O)        0.124    14.223 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.696    14.919    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X52Y11         LUT5 (Prop_lut5_I4_O)        0.124    15.043 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4/O
                         net (fo=1, routed)           0.642    15.685    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4_n_0
    SLICE_X52Y11         LUT6 (Prop_lut6_I1_O)        0.124    15.809 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.651    16.460    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X42Y12         LUT6 (Prop_lut6_I2_O)        0.124    16.584 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.826    17.410    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X43Y15         LUT4 (Prop_lut4_I0_O)        0.124    17.534 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.119    18.653    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_6[0]
    SLICE_X55Y18         LUT2 (Prop_lut2_I0_O)        0.117    18.770 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.026    19.796    i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X58Y25         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.537    20.615    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X58Y25         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/C
                         clock pessimism              0.567    21.182    
                         clock uncertainty           -0.077    21.105    
    SLICE_X58Y25         FDCE (Setup_fdce_C_CE)      -0.377    20.728    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]
  -------------------------------------------------------------------
                         required time                         20.728    
                         arrival time                         -19.796    
  -------------------------------------------------------------------
                         slack                                  0.933    

Slack (MET) :             0.933ns  (required time - arrival time)
  Source:                 i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.614ns  (logic 3.564ns (17.289%)  route 17.050ns (82.711%))
  Logic Levels:           23  (LUT2=1 LUT3=1 LUT4=5 LUT5=6 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns = ( 20.615 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.874    -0.818    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/clk_out1
    SLICE_X106Y34        FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y34        FDCE (Prop_fdce_C_Q)         0.456    -0.362 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/Q
                         net (fo=10, routed)          0.965     0.602    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/wbuffer_data[5][valid][6]
    SLICE_X100Y36        LUT4 (Prop_lut4_I3_O)        0.124     0.726 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9/O
                         net (fo=1, routed)           0.431     1.158    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9_n_0
    SLICE_X97Y36         LUT5 (Prop_lut5_I4_O)        0.124     1.282 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_4/O
                         net (fo=10, routed)          1.327     2.608    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/valid[5]
    SLICE_X93Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.732 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5/O
                         net (fo=2, routed)           1.075     3.808    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5_n_0
    SLICE_X85Y28         LUT5 (Prop_lut5_I4_O)        0.124     3.932 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/commit_pointer_q[0][2]_i_15/O
                         net (fo=1, routed)           1.111     5.043    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_commit_wbuffer_empty
    SLICE_X56Y28         LUT4 (Prop_lut4_I0_O)        0.124     5.167 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_pointer_q[0][2]_i_9/O
                         net (fo=5, routed)           0.977     6.144    i_ariane/issue_stage_i/i_scoreboard/no_st_pending_commit
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124     6.268 r  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9/O
                         net (fo=1, routed)           0.430     6.698    i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9_n_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I1_O)        0.124     6.822 r  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_4/O
                         net (fo=15, routed)          0.478     7.300    i_ariane/issue_stage_i/i_scoreboard/dcsr_q_reg[step]_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.124     7.424 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, routed)          0.699     8.123    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X46Y17         LUT4 (Prop_lut4_I2_O)        0.124     8.247 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=76, routed)          0.787     9.034    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X51Y17         LUT5 (Prop_lut5_I4_O)        0.124     9.158 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.498     9.656    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X51Y16         LUT5 (Prop_lut5_I3_O)        0.124     9.780 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          0.807    10.587    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X51Y13         LUT6 (Prop_lut6_I3_O)        0.124    10.711 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_85/O
                         net (fo=1, routed)           0.000    10.711    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_85_n_0
    SLICE_X51Y13         MUXF7 (Prop_muxf7_I0_O)      0.212    10.923 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_69/O
                         net (fo=2, routed)           0.464    11.387    i_ariane/id_stage_i/operand_a_q[31]_i_20_0
    SLICE_X52Y15         LUT6 (Prop_lut6_I3_O)        0.299    11.686 f  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.296    11.982    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X53Y15         LUT6 (Prop_lut6_I5_O)        0.124    12.106 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.583    12.689    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X55Y16         LUT3 (Prop_lut3_I2_O)        0.124    12.813 r  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.403    13.216    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X55Y15         LUT5 (Prop_lut5_I0_O)        0.124    13.340 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.760    14.099    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I1_O)        0.124    14.223 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.696    14.919    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X52Y11         LUT5 (Prop_lut5_I4_O)        0.124    15.043 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4/O
                         net (fo=1, routed)           0.642    15.685    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4_n_0
    SLICE_X52Y11         LUT6 (Prop_lut6_I1_O)        0.124    15.809 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.651    16.460    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X42Y12         LUT6 (Prop_lut6_I2_O)        0.124    16.584 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.826    17.410    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X43Y15         LUT4 (Prop_lut4_I0_O)        0.124    17.534 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.119    18.653    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_6[0]
    SLICE_X55Y18         LUT2 (Prop_lut2_I0_O)        0.117    18.770 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.026    19.796    i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X58Y25         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.537    20.615    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X58Y25         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/C
                         clock pessimism              0.567    21.182    
                         clock uncertainty           -0.077    21.105    
    SLICE_X58Y25         FDCE (Setup_fdce_C_CE)      -0.377    20.728    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]
  -------------------------------------------------------------------
                         required time                         20.728    
                         arrival time                         -19.796    
  -------------------------------------------------------------------
                         slack                                  0.933    

Slack (MET) :             0.933ns  (required time - arrival time)
  Source:                 i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.614ns  (logic 3.564ns (17.289%)  route 17.050ns (82.711%))
  Logic Levels:           23  (LUT2=1 LUT3=1 LUT4=5 LUT5=6 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns = ( 20.615 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.874    -0.818    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/clk_out1
    SLICE_X106Y34        FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y34        FDCE (Prop_fdce_C_Q)         0.456    -0.362 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/Q
                         net (fo=10, routed)          0.965     0.602    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/wbuffer_data[5][valid][6]
    SLICE_X100Y36        LUT4 (Prop_lut4_I3_O)        0.124     0.726 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9/O
                         net (fo=1, routed)           0.431     1.158    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9_n_0
    SLICE_X97Y36         LUT5 (Prop_lut5_I4_O)        0.124     1.282 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_4/O
                         net (fo=10, routed)          1.327     2.608    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/valid[5]
    SLICE_X93Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.732 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5/O
                         net (fo=2, routed)           1.075     3.808    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5_n_0
    SLICE_X85Y28         LUT5 (Prop_lut5_I4_O)        0.124     3.932 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/commit_pointer_q[0][2]_i_15/O
                         net (fo=1, routed)           1.111     5.043    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_commit_wbuffer_empty
    SLICE_X56Y28         LUT4 (Prop_lut4_I0_O)        0.124     5.167 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_pointer_q[0][2]_i_9/O
                         net (fo=5, routed)           0.977     6.144    i_ariane/issue_stage_i/i_scoreboard/no_st_pending_commit
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124     6.268 f  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9/O
                         net (fo=1, routed)           0.430     6.698    i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9_n_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I1_O)        0.124     6.822 f  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_4/O
                         net (fo=15, routed)          0.478     7.300    i_ariane/issue_stage_i/i_scoreboard/dcsr_q_reg[step]_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.124     7.424 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, routed)          0.699     8.123    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X46Y17         LUT4 (Prop_lut4_I2_O)        0.124     8.247 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=76, routed)          0.787     9.034    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X51Y17         LUT5 (Prop_lut5_I4_O)        0.124     9.158 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.498     9.656    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X51Y16         LUT5 (Prop_lut5_I3_O)        0.124     9.780 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          0.807    10.587    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X51Y13         LUT6 (Prop_lut6_I3_O)        0.124    10.711 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_85/O
                         net (fo=1, routed)           0.000    10.711    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_85_n_0
    SLICE_X51Y13         MUXF7 (Prop_muxf7_I0_O)      0.212    10.923 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_69/O
                         net (fo=2, routed)           0.464    11.387    i_ariane/id_stage_i/operand_a_q[31]_i_20_0
    SLICE_X52Y15         LUT6 (Prop_lut6_I3_O)        0.299    11.686 f  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.296    11.982    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X53Y15         LUT6 (Prop_lut6_I5_O)        0.124    12.106 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.583    12.689    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X55Y16         LUT3 (Prop_lut3_I2_O)        0.124    12.813 r  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.403    13.216    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X55Y15         LUT5 (Prop_lut5_I0_O)        0.124    13.340 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.760    14.099    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I1_O)        0.124    14.223 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.696    14.919    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X52Y11         LUT5 (Prop_lut5_I4_O)        0.124    15.043 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4/O
                         net (fo=1, routed)           0.642    15.685    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4_n_0
    SLICE_X52Y11         LUT6 (Prop_lut6_I1_O)        0.124    15.809 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.651    16.460    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X42Y12         LUT6 (Prop_lut6_I2_O)        0.124    16.584 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.826    17.410    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X43Y15         LUT4 (Prop_lut4_I0_O)        0.124    17.534 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.119    18.653    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_6[0]
    SLICE_X55Y18         LUT2 (Prop_lut2_I0_O)        0.117    18.770 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.026    19.796    i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X58Y25         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.537    20.615    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X58Y25         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/C
                         clock pessimism              0.567    21.182    
                         clock uncertainty           -0.077    21.105    
    SLICE_X58Y25         FDCE (Setup_fdce_C_CE)      -0.377    20.728    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]
  -------------------------------------------------------------------
                         required time                         20.728    
                         arrival time                         -19.796    
  -------------------------------------------------------------------
                         slack                                  0.933    

Slack (MET) :             0.933ns  (required time - arrival time)
  Source:                 i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.614ns  (logic 3.564ns (17.289%)  route 17.050ns (82.711%))
  Logic Levels:           23  (LUT2=1 LUT3=1 LUT4=5 LUT5=6 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns = ( 20.615 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.874    -0.818    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/clk_out1
    SLICE_X106Y34        FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y34        FDCE (Prop_fdce_C_Q)         0.456    -0.362 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/Q
                         net (fo=10, routed)          0.965     0.602    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/wbuffer_data[5][valid][6]
    SLICE_X100Y36        LUT4 (Prop_lut4_I3_O)        0.124     0.726 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9/O
                         net (fo=1, routed)           0.431     1.158    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9_n_0
    SLICE_X97Y36         LUT5 (Prop_lut5_I4_O)        0.124     1.282 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_4/O
                         net (fo=10, routed)          1.327     2.608    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/valid[5]
    SLICE_X93Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.732 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5/O
                         net (fo=2, routed)           1.075     3.808    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5_n_0
    SLICE_X85Y28         LUT5 (Prop_lut5_I4_O)        0.124     3.932 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/commit_pointer_q[0][2]_i_15/O
                         net (fo=1, routed)           1.111     5.043    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_commit_wbuffer_empty
    SLICE_X56Y28         LUT4 (Prop_lut4_I0_O)        0.124     5.167 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_pointer_q[0][2]_i_9/O
                         net (fo=5, routed)           0.977     6.144    i_ariane/issue_stage_i/i_scoreboard/no_st_pending_commit
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124     6.268 r  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9/O
                         net (fo=1, routed)           0.430     6.698    i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9_n_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I1_O)        0.124     6.822 r  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_4/O
                         net (fo=15, routed)          0.478     7.300    i_ariane/issue_stage_i/i_scoreboard/dcsr_q_reg[step]_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.124     7.424 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, routed)          0.699     8.123    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X46Y17         LUT4 (Prop_lut4_I2_O)        0.124     8.247 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=76, routed)          0.787     9.034    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X51Y17         LUT5 (Prop_lut5_I4_O)        0.124     9.158 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.498     9.656    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X51Y16         LUT5 (Prop_lut5_I3_O)        0.124     9.780 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          0.807    10.587    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X51Y13         LUT6 (Prop_lut6_I3_O)        0.124    10.711 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_85/O
                         net (fo=1, routed)           0.000    10.711    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_85_n_0
    SLICE_X51Y13         MUXF7 (Prop_muxf7_I0_O)      0.212    10.923 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_69/O
                         net (fo=2, routed)           0.464    11.387    i_ariane/id_stage_i/operand_a_q[31]_i_20_0
    SLICE_X52Y15         LUT6 (Prop_lut6_I3_O)        0.299    11.686 f  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.296    11.982    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X53Y15         LUT6 (Prop_lut6_I5_O)        0.124    12.106 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.583    12.689    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X55Y16         LUT3 (Prop_lut3_I2_O)        0.124    12.813 r  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.403    13.216    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X55Y15         LUT5 (Prop_lut5_I0_O)        0.124    13.340 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.760    14.099    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I1_O)        0.124    14.223 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.696    14.919    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X52Y11         LUT5 (Prop_lut5_I4_O)        0.124    15.043 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4/O
                         net (fo=1, routed)           0.642    15.685    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4_n_0
    SLICE_X52Y11         LUT6 (Prop_lut6_I1_O)        0.124    15.809 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.651    16.460    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X42Y12         LUT6 (Prop_lut6_I2_O)        0.124    16.584 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.826    17.410    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X43Y15         LUT4 (Prop_lut4_I0_O)        0.124    17.534 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.119    18.653    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_6[0]
    SLICE_X55Y18         LUT2 (Prop_lut2_I0_O)        0.117    18.770 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.026    19.796    i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X58Y25         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.537    20.615    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X58Y25         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/C
                         clock pessimism              0.567    21.182    
                         clock uncertainty           -0.077    21.105    
    SLICE_X58Y25         FDCE (Setup_fdce_C_CE)      -0.377    20.728    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]
  -------------------------------------------------------------------
                         required time                         20.728    
                         arrival time                         -19.796    
  -------------------------------------------------------------------
                         slack                                  0.933    

Slack (MET) :             0.936ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][6]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.773ns  (logic 0.419ns (54.231%)  route 0.354ns (45.769%))
  Logic Levels:           0  
  Clock Path Skew:        -8.588ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 109.648 - 111.111 ) 
    Source Clock Delay      (SCD):    7.124ns = ( 107.124 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.864   107.124    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X113Y87        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y87        FDCE (Prop_fdce_C_Q)         0.419   107.543 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][6]/Q
                         net (fo=1, routed)           0.354   107.897    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[6]
    SLICE_X112Y87        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.682   109.648    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X112Y87        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]/C
                         clock pessimism              0.000   109.648    
                         clock uncertainty           -0.595   109.053    
    SLICE_X112Y87        FDCE (Setup_fdce_C_D)       -0.220   108.833    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]
  -------------------------------------------------------------------
                         required time                        108.833    
                         arrival time                        -107.897    
  -------------------------------------------------------------------
                         slack                                  0.936    

Slack (MET) :             0.936ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][6]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.773ns  (logic 0.419ns (54.231%)  route 0.354ns (45.769%))
  Logic Levels:           0  
  Clock Path Skew:        -8.588ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 109.648 - 111.111 ) 
    Source Clock Delay      (SCD):    7.124ns = ( 107.124 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.864   107.124    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X113Y87        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y87        FDCE (Prop_fdce_C_Q)         0.419   107.543 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][6]/Q
                         net (fo=1, routed)           0.354   107.897    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[6]
    SLICE_X112Y87        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.682   109.648    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X112Y87        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]/C
                         clock pessimism              0.000   109.648    
                         clock uncertainty           -0.595   109.053    
    SLICE_X112Y87        FDCE (Setup_fdce_C_D)       -0.220   108.833    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]
  -------------------------------------------------------------------
                         required time                        108.833    
                         arrival time                        -107.897    
  -------------------------------------------------------------------
                         slack                                  0.936    

Slack (MET) :             0.939ns  (required time - arrival time)
  Source:                 i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.608ns  (logic 3.596ns (17.450%)  route 17.012ns (82.550%))
  Logic Levels:           23  (LUT2=1 LUT3=1 LUT4=5 LUT5=6 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns = ( 20.615 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.874    -0.818    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/clk_out1
    SLICE_X106Y34        FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y34        FDCE (Prop_fdce_C_Q)         0.456    -0.362 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/Q
                         net (fo=10, routed)          0.965     0.602    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/wbuffer_data[5][valid][6]
    SLICE_X100Y36        LUT4 (Prop_lut4_I3_O)        0.124     0.726 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9/O
                         net (fo=1, routed)           0.431     1.158    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9_n_0
    SLICE_X97Y36         LUT5 (Prop_lut5_I4_O)        0.124     1.282 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_4/O
                         net (fo=10, routed)          1.327     2.608    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/valid[5]
    SLICE_X93Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.732 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5/O
                         net (fo=2, routed)           1.075     3.808    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5_n_0
    SLICE_X85Y28         LUT5 (Prop_lut5_I4_O)        0.124     3.932 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/commit_pointer_q[0][2]_i_15/O
                         net (fo=1, routed)           1.111     5.043    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_commit_wbuffer_empty
    SLICE_X56Y28         LUT4 (Prop_lut4_I0_O)        0.124     5.167 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_pointer_q[0][2]_i_9/O
                         net (fo=5, routed)           0.977     6.144    i_ariane/issue_stage_i/i_scoreboard/no_st_pending_commit
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124     6.268 f  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9/O
                         net (fo=1, routed)           0.430     6.698    i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9_n_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I1_O)        0.124     6.822 f  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_4/O
                         net (fo=15, routed)          0.478     7.300    i_ariane/issue_stage_i/i_scoreboard/dcsr_q_reg[step]_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.124     7.424 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, routed)          0.699     8.123    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X46Y17         LUT4 (Prop_lut4_I2_O)        0.124     8.247 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=76, routed)          0.787     9.034    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X51Y17         LUT5 (Prop_lut5_I4_O)        0.124     9.158 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.493     9.651    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X51Y16         LUT5 (Prop_lut5_I3_O)        0.124     9.775 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          0.664    10.439    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X51Y13         LUT6 (Prop_lut6_I2_O)        0.124    10.563 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88/O
                         net (fo=1, routed)           0.000    10.563    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88_n_0
    SLICE_X51Y13         MUXF7 (Prop_muxf7_I1_O)      0.245    10.808 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_70/O
                         net (fo=2, routed)           0.574    11.382    i_ariane/id_stage_i/operand_a_q[31]_i_20_1
    SLICE_X52Y15         LUT6 (Prop_lut6_I4_O)        0.298    11.680 r  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.296    11.976    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X53Y15         LUT6 (Prop_lut6_I5_O)        0.124    12.100 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.583    12.682    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X55Y16         LUT3 (Prop_lut3_I2_O)        0.124    12.806 f  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.403    13.209    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X55Y15         LUT5 (Prop_lut5_I0_O)        0.124    13.333 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.760    14.093    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I1_O)        0.124    14.217 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.696    14.913    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X52Y11         LUT5 (Prop_lut5_I4_O)        0.124    15.037 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4/O
                         net (fo=1, routed)           0.642    15.679    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4_n_0
    SLICE_X52Y11         LUT6 (Prop_lut6_I1_O)        0.124    15.803 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.651    16.454    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X42Y12         LUT6 (Prop_lut6_I2_O)        0.124    16.578 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.826    17.404    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X43Y15         LUT4 (Prop_lut4_I0_O)        0.124    17.528 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.119    18.647    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_6[0]
    SLICE_X55Y18         LUT2 (Prop_lut2_I0_O)        0.117    18.764 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.026    19.790    i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X58Y25         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.537    20.615    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X58Y25         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/C
                         clock pessimism              0.567    21.182    
                         clock uncertainty           -0.077    21.105    
    SLICE_X58Y25         FDCE (Setup_fdce_C_CE)      -0.377    20.728    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]
  -------------------------------------------------------------------
                         required time                         20.728    
                         arrival time                         -19.790    
  -------------------------------------------------------------------
                         slack                                  0.939    

Slack (MET) :             0.939ns  (required time - arrival time)
  Source:                 i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.608ns  (logic 3.596ns (17.450%)  route 17.012ns (82.550%))
  Logic Levels:           23  (LUT2=1 LUT3=1 LUT4=5 LUT5=6 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns = ( 20.615 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.874    -0.818    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/clk_out1
    SLICE_X106Y34        FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y34        FDCE (Prop_fdce_C_Q)         0.456    -0.362 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/Q
                         net (fo=10, routed)          0.965     0.602    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/wbuffer_data[5][valid][6]
    SLICE_X100Y36        LUT4 (Prop_lut4_I3_O)        0.124     0.726 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9/O
                         net (fo=1, routed)           0.431     1.158    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9_n_0
    SLICE_X97Y36         LUT5 (Prop_lut5_I4_O)        0.124     1.282 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_4/O
                         net (fo=10, routed)          1.327     2.608    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/valid[5]
    SLICE_X93Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.732 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5/O
                         net (fo=2, routed)           1.075     3.808    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5_n_0
    SLICE_X85Y28         LUT5 (Prop_lut5_I4_O)        0.124     3.932 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/commit_pointer_q[0][2]_i_15/O
                         net (fo=1, routed)           1.111     5.043    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_commit_wbuffer_empty
    SLICE_X56Y28         LUT4 (Prop_lut4_I0_O)        0.124     5.167 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_pointer_q[0][2]_i_9/O
                         net (fo=5, routed)           0.977     6.144    i_ariane/issue_stage_i/i_scoreboard/no_st_pending_commit
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124     6.268 r  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9/O
                         net (fo=1, routed)           0.430     6.698    i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9_n_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I1_O)        0.124     6.822 r  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_4/O
                         net (fo=15, routed)          0.478     7.300    i_ariane/issue_stage_i/i_scoreboard/dcsr_q_reg[step]_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.124     7.424 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, routed)          0.699     8.123    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X46Y17         LUT4 (Prop_lut4_I2_O)        0.124     8.247 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=76, routed)          0.787     9.034    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X51Y17         LUT5 (Prop_lut5_I4_O)        0.124     9.158 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.493     9.651    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X51Y16         LUT5 (Prop_lut5_I3_O)        0.124     9.775 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          0.664    10.439    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X51Y13         LUT6 (Prop_lut6_I2_O)        0.124    10.563 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88/O
                         net (fo=1, routed)           0.000    10.563    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88_n_0
    SLICE_X51Y13         MUXF7 (Prop_muxf7_I1_O)      0.245    10.808 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_70/O
                         net (fo=2, routed)           0.574    11.382    i_ariane/id_stage_i/operand_a_q[31]_i_20_1
    SLICE_X52Y15         LUT6 (Prop_lut6_I4_O)        0.298    11.680 r  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.296    11.976    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X53Y15         LUT6 (Prop_lut6_I5_O)        0.124    12.100 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.583    12.682    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X55Y16         LUT3 (Prop_lut3_I2_O)        0.124    12.806 f  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.403    13.209    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X55Y15         LUT5 (Prop_lut5_I0_O)        0.124    13.333 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.760    14.093    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I1_O)        0.124    14.217 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.696    14.913    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X52Y11         LUT5 (Prop_lut5_I4_O)        0.124    15.037 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4/O
                         net (fo=1, routed)           0.642    15.679    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4_n_0
    SLICE_X52Y11         LUT6 (Prop_lut6_I1_O)        0.124    15.803 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.651    16.454    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X42Y12         LUT6 (Prop_lut6_I2_O)        0.124    16.578 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.826    17.404    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X43Y15         LUT4 (Prop_lut4_I0_O)        0.124    17.528 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.119    18.647    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_6[0]
    SLICE_X55Y18         LUT2 (Prop_lut2_I0_O)        0.117    18.764 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.026    19.790    i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X58Y25         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.537    20.615    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X58Y25         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/C
                         clock pessimism              0.567    21.182    
                         clock uncertainty           -0.077    21.105    
    SLICE_X58Y25         FDCE (Setup_fdce_C_CE)      -0.377    20.728    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]
  -------------------------------------------------------------------
                         required time                         20.728    
                         arrival time                         -19.790    
  -------------------------------------------------------------------
                         slack                                  0.939    

Slack (MET) :             0.939ns  (required time - arrival time)
  Source:                 i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.608ns  (logic 3.596ns (17.450%)  route 17.012ns (82.550%))
  Logic Levels:           23  (LUT2=1 LUT3=1 LUT4=5 LUT5=6 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns = ( 20.615 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.874    -0.818    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/clk_out1
    SLICE_X106Y34        FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y34        FDCE (Prop_fdce_C_Q)         0.456    -0.362 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/Q
                         net (fo=10, routed)          0.965     0.602    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/wbuffer_data[5][valid][6]
    SLICE_X100Y36        LUT4 (Prop_lut4_I3_O)        0.124     0.726 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9/O
                         net (fo=1, routed)           0.431     1.158    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9_n_0
    SLICE_X97Y36         LUT5 (Prop_lut5_I4_O)        0.124     1.282 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_4/O
                         net (fo=10, routed)          1.327     2.608    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/valid[5]
    SLICE_X93Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.732 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5/O
                         net (fo=2, routed)           1.075     3.808    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5_n_0
    SLICE_X85Y28         LUT5 (Prop_lut5_I4_O)        0.124     3.932 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/commit_pointer_q[0][2]_i_15/O
                         net (fo=1, routed)           1.111     5.043    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_commit_wbuffer_empty
    SLICE_X56Y28         LUT4 (Prop_lut4_I0_O)        0.124     5.167 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_pointer_q[0][2]_i_9/O
                         net (fo=5, routed)           0.977     6.144    i_ariane/issue_stage_i/i_scoreboard/no_st_pending_commit
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124     6.268 f  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9/O
                         net (fo=1, routed)           0.430     6.698    i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9_n_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I1_O)        0.124     6.822 f  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_4/O
                         net (fo=15, routed)          0.478     7.300    i_ariane/issue_stage_i/i_scoreboard/dcsr_q_reg[step]_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.124     7.424 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, routed)          0.699     8.123    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X46Y17         LUT4 (Prop_lut4_I2_O)        0.124     8.247 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=76, routed)          0.787     9.034    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X51Y17         LUT5 (Prop_lut5_I4_O)        0.124     9.158 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.493     9.651    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X51Y16         LUT5 (Prop_lut5_I3_O)        0.124     9.775 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          0.664    10.439    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X51Y13         LUT6 (Prop_lut6_I2_O)        0.124    10.563 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88/O
                         net (fo=1, routed)           0.000    10.563    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88_n_0
    SLICE_X51Y13         MUXF7 (Prop_muxf7_I1_O)      0.245    10.808 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_70/O
                         net (fo=2, routed)           0.574    11.382    i_ariane/id_stage_i/operand_a_q[31]_i_20_1
    SLICE_X52Y15         LUT6 (Prop_lut6_I4_O)        0.298    11.680 r  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.296    11.976    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X53Y15         LUT6 (Prop_lut6_I5_O)        0.124    12.100 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.583    12.682    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X55Y16         LUT3 (Prop_lut3_I2_O)        0.124    12.806 f  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.403    13.209    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X55Y15         LUT5 (Prop_lut5_I0_O)        0.124    13.333 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.760    14.093    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I1_O)        0.124    14.217 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.696    14.913    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X52Y11         LUT5 (Prop_lut5_I4_O)        0.124    15.037 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4/O
                         net (fo=1, routed)           0.642    15.679    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4_n_0
    SLICE_X52Y11         LUT6 (Prop_lut6_I1_O)        0.124    15.803 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.651    16.454    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X42Y12         LUT6 (Prop_lut6_I2_O)        0.124    16.578 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.826    17.404    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X43Y15         LUT4 (Prop_lut4_I0_O)        0.124    17.528 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.119    18.647    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_6[0]
    SLICE_X55Y18         LUT2 (Prop_lut2_I0_O)        0.117    18.764 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.026    19.790    i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X58Y25         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.537    20.615    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X58Y25         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/C
                         clock pessimism              0.567    21.182    
                         clock uncertainty           -0.077    21.105    
    SLICE_X58Y25         FDCE (Setup_fdce_C_CE)      -0.377    20.728    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]
  -------------------------------------------------------------------
                         required time                         20.728    
                         arrival time                         -19.790    
  -------------------------------------------------------------------
                         slack                                  0.939    

Slack (MET) :             0.939ns  (required time - arrival time)
  Source:                 i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.608ns  (logic 3.596ns (17.450%)  route 17.012ns (82.550%))
  Logic Levels:           23  (LUT2=1 LUT3=1 LUT4=5 LUT5=6 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns = ( 20.615 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.874    -0.818    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/clk_out1
    SLICE_X106Y34        FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y34        FDCE (Prop_fdce_C_Q)         0.456    -0.362 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/Q
                         net (fo=10, routed)          0.965     0.602    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/wbuffer_data[5][valid][6]
    SLICE_X100Y36        LUT4 (Prop_lut4_I3_O)        0.124     0.726 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9/O
                         net (fo=1, routed)           0.431     1.158    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9_n_0
    SLICE_X97Y36         LUT5 (Prop_lut5_I4_O)        0.124     1.282 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_4/O
                         net (fo=10, routed)          1.327     2.608    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/valid[5]
    SLICE_X93Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.732 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5/O
                         net (fo=2, routed)           1.075     3.808    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5_n_0
    SLICE_X85Y28         LUT5 (Prop_lut5_I4_O)        0.124     3.932 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/commit_pointer_q[0][2]_i_15/O
                         net (fo=1, routed)           1.111     5.043    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_commit_wbuffer_empty
    SLICE_X56Y28         LUT4 (Prop_lut4_I0_O)        0.124     5.167 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_pointer_q[0][2]_i_9/O
                         net (fo=5, routed)           0.977     6.144    i_ariane/issue_stage_i/i_scoreboard/no_st_pending_commit
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124     6.268 r  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9/O
                         net (fo=1, routed)           0.430     6.698    i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9_n_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I1_O)        0.124     6.822 r  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_4/O
                         net (fo=15, routed)          0.478     7.300    i_ariane/issue_stage_i/i_scoreboard/dcsr_q_reg[step]_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.124     7.424 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, routed)          0.699     8.123    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X46Y17         LUT4 (Prop_lut4_I2_O)        0.124     8.247 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=76, routed)          0.787     9.034    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X51Y17         LUT5 (Prop_lut5_I4_O)        0.124     9.158 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.493     9.651    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X51Y16         LUT5 (Prop_lut5_I3_O)        0.124     9.775 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          0.664    10.439    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X51Y13         LUT6 (Prop_lut6_I2_O)        0.124    10.563 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88/O
                         net (fo=1, routed)           0.000    10.563    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88_n_0
    SLICE_X51Y13         MUXF7 (Prop_muxf7_I1_O)      0.245    10.808 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_70/O
                         net (fo=2, routed)           0.574    11.382    i_ariane/id_stage_i/operand_a_q[31]_i_20_1
    SLICE_X52Y15         LUT6 (Prop_lut6_I4_O)        0.298    11.680 r  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.296    11.976    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X53Y15         LUT6 (Prop_lut6_I5_O)        0.124    12.100 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.583    12.682    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X55Y16         LUT3 (Prop_lut3_I2_O)        0.124    12.806 f  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.403    13.209    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X55Y15         LUT5 (Prop_lut5_I0_O)        0.124    13.333 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.760    14.093    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I1_O)        0.124    14.217 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.696    14.913    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X52Y11         LUT5 (Prop_lut5_I4_O)        0.124    15.037 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4/O
                         net (fo=1, routed)           0.642    15.679    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4_n_0
    SLICE_X52Y11         LUT6 (Prop_lut6_I1_O)        0.124    15.803 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.651    16.454    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X42Y12         LUT6 (Prop_lut6_I2_O)        0.124    16.578 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.826    17.404    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X43Y15         LUT4 (Prop_lut4_I0_O)        0.124    17.528 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.119    18.647    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_6[0]
    SLICE_X55Y18         LUT2 (Prop_lut2_I0_O)        0.117    18.764 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.026    19.790    i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X58Y25         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.537    20.615    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X58Y25         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/C
                         clock pessimism              0.567    21.182    
                         clock uncertainty           -0.077    21.105    
    SLICE_X58Y25         FDCE (Setup_fdce_C_CE)      -0.377    20.728    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]
  -------------------------------------------------------------------
                         required time                         20.728    
                         arrival time                         -19.790    
  -------------------------------------------------------------------
                         slack                                  0.939    

Slack (MET) :             0.939ns  (required time - arrival time)
  Source:                 i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.608ns  (logic 3.596ns (17.450%)  route 17.012ns (82.550%))
  Logic Levels:           23  (LUT2=1 LUT3=1 LUT4=5 LUT5=6 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns = ( 20.615 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.874    -0.818    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/clk_out1
    SLICE_X106Y34        FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y34        FDCE (Prop_fdce_C_Q)         0.456    -0.362 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/Q
                         net (fo=10, routed)          0.965     0.602    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/wbuffer_data[5][valid][6]
    SLICE_X100Y36        LUT4 (Prop_lut4_I3_O)        0.124     0.726 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9/O
                         net (fo=1, routed)           0.431     1.158    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9_n_0
    SLICE_X97Y36         LUT5 (Prop_lut5_I4_O)        0.124     1.282 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_4/O
                         net (fo=10, routed)          1.327     2.608    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/valid[5]
    SLICE_X93Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.732 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5/O
                         net (fo=2, routed)           1.075     3.808    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5_n_0
    SLICE_X85Y28         LUT5 (Prop_lut5_I4_O)        0.124     3.932 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/commit_pointer_q[0][2]_i_15/O
                         net (fo=1, routed)           1.111     5.043    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_commit_wbuffer_empty
    SLICE_X56Y28         LUT4 (Prop_lut4_I0_O)        0.124     5.167 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_pointer_q[0][2]_i_9/O
                         net (fo=5, routed)           0.977     6.144    i_ariane/issue_stage_i/i_scoreboard/no_st_pending_commit
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124     6.268 f  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9/O
                         net (fo=1, routed)           0.430     6.698    i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9_n_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I1_O)        0.124     6.822 f  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_4/O
                         net (fo=15, routed)          0.478     7.300    i_ariane/issue_stage_i/i_scoreboard/dcsr_q_reg[step]_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.124     7.424 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, routed)          0.699     8.123    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X46Y17         LUT4 (Prop_lut4_I2_O)        0.124     8.247 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=76, routed)          0.787     9.034    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X51Y17         LUT5 (Prop_lut5_I4_O)        0.124     9.158 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.493     9.651    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X51Y16         LUT5 (Prop_lut5_I3_O)        0.124     9.775 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          0.664    10.439    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X51Y13         LUT6 (Prop_lut6_I2_O)        0.124    10.563 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88/O
                         net (fo=1, routed)           0.000    10.563    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88_n_0
    SLICE_X51Y13         MUXF7 (Prop_muxf7_I1_O)      0.245    10.808 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_70/O
                         net (fo=2, routed)           0.574    11.382    i_ariane/id_stage_i/operand_a_q[31]_i_20_1
    SLICE_X52Y15         LUT6 (Prop_lut6_I4_O)        0.298    11.680 r  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.296    11.976    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X53Y15         LUT6 (Prop_lut6_I5_O)        0.124    12.100 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.583    12.682    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X55Y16         LUT3 (Prop_lut3_I2_O)        0.124    12.806 f  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.403    13.209    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X55Y15         LUT5 (Prop_lut5_I0_O)        0.124    13.333 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.760    14.093    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I1_O)        0.124    14.217 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.696    14.913    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X52Y11         LUT5 (Prop_lut5_I4_O)        0.124    15.037 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4/O
                         net (fo=1, routed)           0.642    15.679    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4_n_0
    SLICE_X52Y11         LUT6 (Prop_lut6_I1_O)        0.124    15.803 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.651    16.454    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X42Y12         LUT6 (Prop_lut6_I2_O)        0.124    16.578 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.826    17.404    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X43Y15         LUT4 (Prop_lut4_I0_O)        0.124    17.528 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.119    18.647    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_6[0]
    SLICE_X55Y18         LUT2 (Prop_lut2_I0_O)        0.117    18.764 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.026    19.790    i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X58Y25         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.537    20.615    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X58Y25         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/C
                         clock pessimism              0.567    21.182    
                         clock uncertainty           -0.077    21.105    
    SLICE_X58Y25         FDCE (Setup_fdce_C_CE)      -0.377    20.728    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]
  -------------------------------------------------------------------
                         required time                         20.728    
                         arrival time                         -19.790    
  -------------------------------------------------------------------
                         slack                                  0.939    

Slack (MET) :             0.939ns  (required time - arrival time)
  Source:                 i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.608ns  (logic 3.596ns (17.450%)  route 17.012ns (82.550%))
  Logic Levels:           23  (LUT2=1 LUT3=1 LUT4=5 LUT5=6 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns = ( 20.615 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.874    -0.818    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/clk_out1
    SLICE_X106Y34        FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y34        FDCE (Prop_fdce_C_Q)         0.456    -0.362 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/Q
                         net (fo=10, routed)          0.965     0.602    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/wbuffer_data[5][valid][6]
    SLICE_X100Y36        LUT4 (Prop_lut4_I3_O)        0.124     0.726 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9/O
                         net (fo=1, routed)           0.431     1.158    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9_n_0
    SLICE_X97Y36         LUT5 (Prop_lut5_I4_O)        0.124     1.282 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_4/O
                         net (fo=10, routed)          1.327     2.608    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/valid[5]
    SLICE_X93Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.732 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5/O
                         net (fo=2, routed)           1.075     3.808    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5_n_0
    SLICE_X85Y28         LUT5 (Prop_lut5_I4_O)        0.124     3.932 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/commit_pointer_q[0][2]_i_15/O
                         net (fo=1, routed)           1.111     5.043    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_commit_wbuffer_empty
    SLICE_X56Y28         LUT4 (Prop_lut4_I0_O)        0.124     5.167 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_pointer_q[0][2]_i_9/O
                         net (fo=5, routed)           0.977     6.144    i_ariane/issue_stage_i/i_scoreboard/no_st_pending_commit
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124     6.268 r  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9/O
                         net (fo=1, routed)           0.430     6.698    i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9_n_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I1_O)        0.124     6.822 r  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_4/O
                         net (fo=15, routed)          0.478     7.300    i_ariane/issue_stage_i/i_scoreboard/dcsr_q_reg[step]_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.124     7.424 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, routed)          0.699     8.123    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X46Y17         LUT4 (Prop_lut4_I2_O)        0.124     8.247 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=76, routed)          0.787     9.034    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X51Y17         LUT5 (Prop_lut5_I4_O)        0.124     9.158 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.493     9.651    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X51Y16         LUT5 (Prop_lut5_I3_O)        0.124     9.775 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          0.664    10.439    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X51Y13         LUT6 (Prop_lut6_I2_O)        0.124    10.563 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88/O
                         net (fo=1, routed)           0.000    10.563    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88_n_0
    SLICE_X51Y13         MUXF7 (Prop_muxf7_I1_O)      0.245    10.808 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_70/O
                         net (fo=2, routed)           0.574    11.382    i_ariane/id_stage_i/operand_a_q[31]_i_20_1
    SLICE_X52Y15         LUT6 (Prop_lut6_I4_O)        0.298    11.680 r  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.296    11.976    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X53Y15         LUT6 (Prop_lut6_I5_O)        0.124    12.100 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.583    12.682    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X55Y16         LUT3 (Prop_lut3_I2_O)        0.124    12.806 f  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.403    13.209    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X55Y15         LUT5 (Prop_lut5_I0_O)        0.124    13.333 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.760    14.093    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I1_O)        0.124    14.217 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.696    14.913    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X52Y11         LUT5 (Prop_lut5_I4_O)        0.124    15.037 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4/O
                         net (fo=1, routed)           0.642    15.679    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4_n_0
    SLICE_X52Y11         LUT6 (Prop_lut6_I1_O)        0.124    15.803 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.651    16.454    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X42Y12         LUT6 (Prop_lut6_I2_O)        0.124    16.578 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.826    17.404    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X43Y15         LUT4 (Prop_lut4_I0_O)        0.124    17.528 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.119    18.647    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_6[0]
    SLICE_X55Y18         LUT2 (Prop_lut2_I0_O)        0.117    18.764 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.026    19.790    i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X58Y25         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.537    20.615    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X58Y25         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/C
                         clock pessimism              0.567    21.182    
                         clock uncertainty           -0.077    21.105    
    SLICE_X58Y25         FDCE (Setup_fdce_C_CE)      -0.377    20.728    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]
  -------------------------------------------------------------------
                         required time                         20.728    
                         arrival time                         -19.790    
  -------------------------------------------------------------------
                         slack                                  0.939    

Slack (MET) :             0.939ns  (required time - arrival time)
  Source:                 i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.608ns  (logic 3.596ns (17.450%)  route 17.012ns (82.550%))
  Logic Levels:           23  (LUT2=1 LUT3=1 LUT4=5 LUT5=6 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns = ( 20.615 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.874    -0.818    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/clk_out1
    SLICE_X106Y34        FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y34        FDCE (Prop_fdce_C_Q)         0.456    -0.362 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/Q
                         net (fo=10, routed)          0.965     0.602    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/wbuffer_data[5][valid][6]
    SLICE_X100Y36        LUT4 (Prop_lut4_I3_O)        0.124     0.726 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9/O
                         net (fo=1, routed)           0.431     1.158    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9_n_0
    SLICE_X97Y36         LUT5 (Prop_lut5_I4_O)        0.124     1.282 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_4/O
                         net (fo=10, routed)          1.327     2.608    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/valid[5]
    SLICE_X93Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.732 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5/O
                         net (fo=2, routed)           1.075     3.808    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5_n_0
    SLICE_X85Y28         LUT5 (Prop_lut5_I4_O)        0.124     3.932 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/commit_pointer_q[0][2]_i_15/O
                         net (fo=1, routed)           1.111     5.043    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_commit_wbuffer_empty
    SLICE_X56Y28         LUT4 (Prop_lut4_I0_O)        0.124     5.167 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_pointer_q[0][2]_i_9/O
                         net (fo=5, routed)           0.977     6.144    i_ariane/issue_stage_i/i_scoreboard/no_st_pending_commit
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124     6.268 f  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9/O
                         net (fo=1, routed)           0.430     6.698    i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9_n_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I1_O)        0.124     6.822 f  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_4/O
                         net (fo=15, routed)          0.478     7.300    i_ariane/issue_stage_i/i_scoreboard/dcsr_q_reg[step]_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.124     7.424 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, routed)          0.699     8.123    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X46Y17         LUT4 (Prop_lut4_I2_O)        0.124     8.247 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=76, routed)          0.787     9.034    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X51Y17         LUT5 (Prop_lut5_I4_O)        0.124     9.158 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.493     9.651    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X51Y16         LUT5 (Prop_lut5_I3_O)        0.124     9.775 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          0.664    10.439    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X51Y13         LUT6 (Prop_lut6_I2_O)        0.124    10.563 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88/O
                         net (fo=1, routed)           0.000    10.563    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88_n_0
    SLICE_X51Y13         MUXF7 (Prop_muxf7_I1_O)      0.245    10.808 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_70/O
                         net (fo=2, routed)           0.574    11.382    i_ariane/id_stage_i/operand_a_q[31]_i_20_1
    SLICE_X52Y15         LUT6 (Prop_lut6_I4_O)        0.298    11.680 r  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.296    11.976    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X53Y15         LUT6 (Prop_lut6_I5_O)        0.124    12.100 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.583    12.682    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X55Y16         LUT3 (Prop_lut3_I2_O)        0.124    12.806 f  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.403    13.209    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X55Y15         LUT5 (Prop_lut5_I0_O)        0.124    13.333 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.760    14.093    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I1_O)        0.124    14.217 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.696    14.913    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X52Y11         LUT5 (Prop_lut5_I4_O)        0.124    15.037 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4/O
                         net (fo=1, routed)           0.642    15.679    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4_n_0
    SLICE_X52Y11         LUT6 (Prop_lut6_I1_O)        0.124    15.803 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.651    16.454    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X42Y12         LUT6 (Prop_lut6_I2_O)        0.124    16.578 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.826    17.404    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X43Y15         LUT4 (Prop_lut4_I0_O)        0.124    17.528 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.119    18.647    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_6[0]
    SLICE_X55Y18         LUT2 (Prop_lut2_I0_O)        0.117    18.764 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.026    19.790    i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X58Y25         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.537    20.615    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X58Y25         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/C
                         clock pessimism              0.567    21.182    
                         clock uncertainty           -0.077    21.105    
    SLICE_X58Y25         FDCE (Setup_fdce_C_CE)      -0.377    20.728    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]
  -------------------------------------------------------------------
                         required time                         20.728    
                         arrival time                         -19.790    
  -------------------------------------------------------------------
                         slack                                  0.939    

Slack (MET) :             0.939ns  (required time - arrival time)
  Source:                 i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.608ns  (logic 3.596ns (17.450%)  route 17.012ns (82.550%))
  Logic Levels:           23  (LUT2=1 LUT3=1 LUT4=5 LUT5=6 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns = ( 20.615 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.874    -0.818    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/clk_out1
    SLICE_X106Y34        FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y34        FDCE (Prop_fdce_C_Q)         0.456    -0.362 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/Q
                         net (fo=10, routed)          0.965     0.602    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/wbuffer_data[5][valid][6]
    SLICE_X100Y36        LUT4 (Prop_lut4_I3_O)        0.124     0.726 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9/O
                         net (fo=1, routed)           0.431     1.158    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9_n_0
    SLICE_X97Y36         LUT5 (Prop_lut5_I4_O)        0.124     1.282 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_4/O
                         net (fo=10, routed)          1.327     2.608    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/valid[5]
    SLICE_X93Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.732 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5/O
                         net (fo=2, routed)           1.075     3.808    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5_n_0
    SLICE_X85Y28         LUT5 (Prop_lut5_I4_O)        0.124     3.932 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/commit_pointer_q[0][2]_i_15/O
                         net (fo=1, routed)           1.111     5.043    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_commit_wbuffer_empty
    SLICE_X56Y28         LUT4 (Prop_lut4_I0_O)        0.124     5.167 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_pointer_q[0][2]_i_9/O
                         net (fo=5, routed)           0.977     6.144    i_ariane/issue_stage_i/i_scoreboard/no_st_pending_commit
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124     6.268 r  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9/O
                         net (fo=1, routed)           0.430     6.698    i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9_n_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I1_O)        0.124     6.822 r  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_4/O
                         net (fo=15, routed)          0.478     7.300    i_ariane/issue_stage_i/i_scoreboard/dcsr_q_reg[step]_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.124     7.424 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, routed)          0.699     8.123    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X46Y17         LUT4 (Prop_lut4_I2_O)        0.124     8.247 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=76, routed)          0.787     9.034    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X51Y17         LUT5 (Prop_lut5_I4_O)        0.124     9.158 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.493     9.651    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X51Y16         LUT5 (Prop_lut5_I3_O)        0.124     9.775 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          0.664    10.439    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X51Y13         LUT6 (Prop_lut6_I2_O)        0.124    10.563 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88/O
                         net (fo=1, routed)           0.000    10.563    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88_n_0
    SLICE_X51Y13         MUXF7 (Prop_muxf7_I1_O)      0.245    10.808 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_70/O
                         net (fo=2, routed)           0.574    11.382    i_ariane/id_stage_i/operand_a_q[31]_i_20_1
    SLICE_X52Y15         LUT6 (Prop_lut6_I4_O)        0.298    11.680 r  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.296    11.976    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X53Y15         LUT6 (Prop_lut6_I5_O)        0.124    12.100 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.583    12.682    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X55Y16         LUT3 (Prop_lut3_I2_O)        0.124    12.806 f  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.403    13.209    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X55Y15         LUT5 (Prop_lut5_I0_O)        0.124    13.333 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.760    14.093    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I1_O)        0.124    14.217 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.696    14.913    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X52Y11         LUT5 (Prop_lut5_I4_O)        0.124    15.037 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4/O
                         net (fo=1, routed)           0.642    15.679    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4_n_0
    SLICE_X52Y11         LUT6 (Prop_lut6_I1_O)        0.124    15.803 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.651    16.454    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X42Y12         LUT6 (Prop_lut6_I2_O)        0.124    16.578 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.826    17.404    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X43Y15         LUT4 (Prop_lut4_I0_O)        0.124    17.528 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.119    18.647    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_6[0]
    SLICE_X55Y18         LUT2 (Prop_lut2_I0_O)        0.117    18.764 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.026    19.790    i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X58Y25         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.537    20.615    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X58Y25         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/C
                         clock pessimism              0.567    21.182    
                         clock uncertainty           -0.077    21.105    
    SLICE_X58Y25         FDCE (Setup_fdce_C_CE)      -0.377    20.728    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]
  -------------------------------------------------------------------
                         required time                         20.728    
                         arrival time                         -19.790    
  -------------------------------------------------------------------
                         slack                                  0.939    

Slack (MET) :             0.939ns  (required time - arrival time)
  Source:                 i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.608ns  (logic 3.596ns (17.450%)  route 17.012ns (82.550%))
  Logic Levels:           23  (LUT2=1 LUT3=1 LUT4=5 LUT5=6 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns = ( 20.615 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.874    -0.818    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/clk_out1
    SLICE_X106Y34        FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y34        FDCE (Prop_fdce_C_Q)         0.456    -0.362 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/Q
                         net (fo=10, routed)          0.965     0.602    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/wbuffer_data[5][valid][6]
    SLICE_X100Y36        LUT4 (Prop_lut4_I3_O)        0.124     0.726 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9/O
                         net (fo=1, routed)           0.431     1.158    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9_n_0
    SLICE_X97Y36         LUT5 (Prop_lut5_I4_O)        0.124     1.282 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_4/O
                         net (fo=10, routed)          1.327     2.608    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/valid[5]
    SLICE_X93Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.732 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5/O
                         net (fo=2, routed)           1.075     3.808    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5_n_0
    SLICE_X85Y28         LUT5 (Prop_lut5_I4_O)        0.124     3.932 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/commit_pointer_q[0][2]_i_15/O
                         net (fo=1, routed)           1.111     5.043    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_commit_wbuffer_empty
    SLICE_X56Y28         LUT4 (Prop_lut4_I0_O)        0.124     5.167 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_pointer_q[0][2]_i_9/O
                         net (fo=5, routed)           0.977     6.144    i_ariane/issue_stage_i/i_scoreboard/no_st_pending_commit
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124     6.268 f  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9/O
                         net (fo=1, routed)           0.430     6.698    i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9_n_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I1_O)        0.124     6.822 f  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_4/O
                         net (fo=15, routed)          0.478     7.300    i_ariane/issue_stage_i/i_scoreboard/dcsr_q_reg[step]_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.124     7.424 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, routed)          0.699     8.123    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X46Y17         LUT4 (Prop_lut4_I2_O)        0.124     8.247 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=76, routed)          0.787     9.034    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X51Y17         LUT5 (Prop_lut5_I4_O)        0.124     9.158 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.493     9.651    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X51Y16         LUT5 (Prop_lut5_I3_O)        0.124     9.775 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          0.664    10.439    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X51Y13         LUT6 (Prop_lut6_I2_O)        0.124    10.563 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88/O
                         net (fo=1, routed)           0.000    10.563    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88_n_0
    SLICE_X51Y13         MUXF7 (Prop_muxf7_I1_O)      0.245    10.808 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_70/O
                         net (fo=2, routed)           0.574    11.382    i_ariane/id_stage_i/operand_a_q[31]_i_20_1
    SLICE_X52Y15         LUT6 (Prop_lut6_I4_O)        0.298    11.680 f  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.296    11.976    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X53Y15         LUT6 (Prop_lut6_I5_O)        0.124    12.100 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.583    12.682    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X55Y16         LUT3 (Prop_lut3_I2_O)        0.124    12.806 r  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.403    13.209    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X55Y15         LUT5 (Prop_lut5_I0_O)        0.124    13.333 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.760    14.093    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I1_O)        0.124    14.217 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.696    14.913    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X52Y11         LUT5 (Prop_lut5_I4_O)        0.124    15.037 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4/O
                         net (fo=1, routed)           0.642    15.679    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4_n_0
    SLICE_X52Y11         LUT6 (Prop_lut6_I1_O)        0.124    15.803 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.651    16.454    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X42Y12         LUT6 (Prop_lut6_I2_O)        0.124    16.578 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.826    17.404    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X43Y15         LUT4 (Prop_lut4_I0_O)        0.124    17.528 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.119    18.647    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_6[0]
    SLICE_X55Y18         LUT2 (Prop_lut2_I0_O)        0.117    18.764 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.026    19.790    i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X58Y25         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.537    20.615    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X58Y25         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/C
                         clock pessimism              0.567    21.182    
                         clock uncertainty           -0.077    21.105    
    SLICE_X58Y25         FDCE (Setup_fdce_C_CE)      -0.377    20.728    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]
  -------------------------------------------------------------------
                         required time                         20.728    
                         arrival time                         -19.790    
  -------------------------------------------------------------------
                         slack                                  0.939    

Slack (MET) :             0.939ns  (required time - arrival time)
  Source:                 i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.608ns  (logic 3.596ns (17.450%)  route 17.012ns (82.550%))
  Logic Levels:           23  (LUT2=1 LUT3=1 LUT4=5 LUT5=6 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns = ( 20.615 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.874    -0.818    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/clk_out1
    SLICE_X106Y34        FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y34        FDCE (Prop_fdce_C_Q)         0.456    -0.362 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/Q
                         net (fo=10, routed)          0.965     0.602    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/wbuffer_data[5][valid][6]
    SLICE_X100Y36        LUT4 (Prop_lut4_I3_O)        0.124     0.726 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9/O
                         net (fo=1, routed)           0.431     1.158    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9_n_0
    SLICE_X97Y36         LUT5 (Prop_lut5_I4_O)        0.124     1.282 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_4/O
                         net (fo=10, routed)          1.327     2.608    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/valid[5]
    SLICE_X93Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.732 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5/O
                         net (fo=2, routed)           1.075     3.808    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5_n_0
    SLICE_X85Y28         LUT5 (Prop_lut5_I4_O)        0.124     3.932 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/commit_pointer_q[0][2]_i_15/O
                         net (fo=1, routed)           1.111     5.043    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_commit_wbuffer_empty
    SLICE_X56Y28         LUT4 (Prop_lut4_I0_O)        0.124     5.167 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_pointer_q[0][2]_i_9/O
                         net (fo=5, routed)           0.977     6.144    i_ariane/issue_stage_i/i_scoreboard/no_st_pending_commit
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124     6.268 r  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9/O
                         net (fo=1, routed)           0.430     6.698    i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9_n_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I1_O)        0.124     6.822 r  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_4/O
                         net (fo=15, routed)          0.478     7.300    i_ariane/issue_stage_i/i_scoreboard/dcsr_q_reg[step]_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.124     7.424 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, routed)          0.699     8.123    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X46Y17         LUT4 (Prop_lut4_I2_O)        0.124     8.247 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=76, routed)          0.787     9.034    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X51Y17         LUT5 (Prop_lut5_I4_O)        0.124     9.158 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.493     9.651    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X51Y16         LUT5 (Prop_lut5_I3_O)        0.124     9.775 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          0.664    10.439    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X51Y13         LUT6 (Prop_lut6_I2_O)        0.124    10.563 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88/O
                         net (fo=1, routed)           0.000    10.563    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88_n_0
    SLICE_X51Y13         MUXF7 (Prop_muxf7_I1_O)      0.245    10.808 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_70/O
                         net (fo=2, routed)           0.574    11.382    i_ariane/id_stage_i/operand_a_q[31]_i_20_1
    SLICE_X52Y15         LUT6 (Prop_lut6_I4_O)        0.298    11.680 f  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.296    11.976    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X53Y15         LUT6 (Prop_lut6_I5_O)        0.124    12.100 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.583    12.682    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X55Y16         LUT3 (Prop_lut3_I2_O)        0.124    12.806 r  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.403    13.209    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X55Y15         LUT5 (Prop_lut5_I0_O)        0.124    13.333 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.760    14.093    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I1_O)        0.124    14.217 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.696    14.913    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X52Y11         LUT5 (Prop_lut5_I4_O)        0.124    15.037 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4/O
                         net (fo=1, routed)           0.642    15.679    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4_n_0
    SLICE_X52Y11         LUT6 (Prop_lut6_I1_O)        0.124    15.803 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.651    16.454    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X42Y12         LUT6 (Prop_lut6_I2_O)        0.124    16.578 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.826    17.404    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X43Y15         LUT4 (Prop_lut4_I0_O)        0.124    17.528 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.119    18.647    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_6[0]
    SLICE_X55Y18         LUT2 (Prop_lut2_I0_O)        0.117    18.764 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.026    19.790    i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X58Y25         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.537    20.615    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X58Y25         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/C
                         clock pessimism              0.567    21.182    
                         clock uncertainty           -0.077    21.105    
    SLICE_X58Y25         FDCE (Setup_fdce_C_CE)      -0.377    20.728    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]
  -------------------------------------------------------------------
                         required time                         20.728    
                         arrival time                         -19.790    
  -------------------------------------------------------------------
                         slack                                  0.939    

Slack (MET) :             0.939ns  (required time - arrival time)
  Source:                 i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.608ns  (logic 3.596ns (17.450%)  route 17.012ns (82.550%))
  Logic Levels:           23  (LUT2=1 LUT3=1 LUT4=5 LUT5=6 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns = ( 20.615 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.874    -0.818    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/clk_out1
    SLICE_X106Y34        FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y34        FDCE (Prop_fdce_C_Q)         0.456    -0.362 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/Q
                         net (fo=10, routed)          0.965     0.602    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/wbuffer_data[5][valid][6]
    SLICE_X100Y36        LUT4 (Prop_lut4_I3_O)        0.124     0.726 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9/O
                         net (fo=1, routed)           0.431     1.158    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9_n_0
    SLICE_X97Y36         LUT5 (Prop_lut5_I4_O)        0.124     1.282 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_4/O
                         net (fo=10, routed)          1.327     2.608    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/valid[5]
    SLICE_X93Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.732 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5/O
                         net (fo=2, routed)           1.075     3.808    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5_n_0
    SLICE_X85Y28         LUT5 (Prop_lut5_I4_O)        0.124     3.932 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/commit_pointer_q[0][2]_i_15/O
                         net (fo=1, routed)           1.111     5.043    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_commit_wbuffer_empty
    SLICE_X56Y28         LUT4 (Prop_lut4_I0_O)        0.124     5.167 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_pointer_q[0][2]_i_9/O
                         net (fo=5, routed)           0.977     6.144    i_ariane/issue_stage_i/i_scoreboard/no_st_pending_commit
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124     6.268 f  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9/O
                         net (fo=1, routed)           0.430     6.698    i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9_n_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I1_O)        0.124     6.822 f  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_4/O
                         net (fo=15, routed)          0.478     7.300    i_ariane/issue_stage_i/i_scoreboard/dcsr_q_reg[step]_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.124     7.424 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, routed)          0.699     8.123    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X46Y17         LUT4 (Prop_lut4_I2_O)        0.124     8.247 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=76, routed)          0.787     9.034    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X51Y17         LUT5 (Prop_lut5_I4_O)        0.124     9.158 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.493     9.651    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X51Y16         LUT5 (Prop_lut5_I3_O)        0.124     9.775 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          0.664    10.439    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X51Y13         LUT6 (Prop_lut6_I2_O)        0.124    10.563 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88/O
                         net (fo=1, routed)           0.000    10.563    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88_n_0
    SLICE_X51Y13         MUXF7 (Prop_muxf7_I1_O)      0.245    10.808 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_70/O
                         net (fo=2, routed)           0.574    11.382    i_ariane/id_stage_i/operand_a_q[31]_i_20_1
    SLICE_X52Y15         LUT6 (Prop_lut6_I4_O)        0.298    11.680 f  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.296    11.976    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X53Y15         LUT6 (Prop_lut6_I5_O)        0.124    12.100 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.583    12.682    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X55Y16         LUT3 (Prop_lut3_I2_O)        0.124    12.806 r  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.403    13.209    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X55Y15         LUT5 (Prop_lut5_I0_O)        0.124    13.333 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.760    14.093    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I1_O)        0.124    14.217 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.696    14.913    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X52Y11         LUT5 (Prop_lut5_I4_O)        0.124    15.037 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4/O
                         net (fo=1, routed)           0.642    15.679    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4_n_0
    SLICE_X52Y11         LUT6 (Prop_lut6_I1_O)        0.124    15.803 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.651    16.454    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X42Y12         LUT6 (Prop_lut6_I2_O)        0.124    16.578 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.826    17.404    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X43Y15         LUT4 (Prop_lut4_I0_O)        0.124    17.528 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.119    18.647    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_6[0]
    SLICE_X55Y18         LUT2 (Prop_lut2_I0_O)        0.117    18.764 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.026    19.790    i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X58Y25         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.537    20.615    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X58Y25         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/C
                         clock pessimism              0.567    21.182    
                         clock uncertainty           -0.077    21.105    
    SLICE_X58Y25         FDCE (Setup_fdce_C_CE)      -0.377    20.728    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]
  -------------------------------------------------------------------
                         required time                         20.728    
                         arrival time                         -19.790    
  -------------------------------------------------------------------
                         slack                                  0.939    

Slack (MET) :             0.939ns  (required time - arrival time)
  Source:                 i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.608ns  (logic 3.596ns (17.450%)  route 17.012ns (82.550%))
  Logic Levels:           23  (LUT2=1 LUT3=1 LUT4=5 LUT5=6 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns = ( 20.615 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.874    -0.818    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/clk_out1
    SLICE_X106Y34        FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y34        FDCE (Prop_fdce_C_Q)         0.456    -0.362 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/Q
                         net (fo=10, routed)          0.965     0.602    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/wbuffer_data[5][valid][6]
    SLICE_X100Y36        LUT4 (Prop_lut4_I3_O)        0.124     0.726 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9/O
                         net (fo=1, routed)           0.431     1.158    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9_n_0
    SLICE_X97Y36         LUT5 (Prop_lut5_I4_O)        0.124     1.282 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_4/O
                         net (fo=10, routed)          1.327     2.608    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/valid[5]
    SLICE_X93Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.732 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5/O
                         net (fo=2, routed)           1.075     3.808    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5_n_0
    SLICE_X85Y28         LUT5 (Prop_lut5_I4_O)        0.124     3.932 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/commit_pointer_q[0][2]_i_15/O
                         net (fo=1, routed)           1.111     5.043    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_commit_wbuffer_empty
    SLICE_X56Y28         LUT4 (Prop_lut4_I0_O)        0.124     5.167 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_pointer_q[0][2]_i_9/O
                         net (fo=5, routed)           0.977     6.144    i_ariane/issue_stage_i/i_scoreboard/no_st_pending_commit
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124     6.268 r  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9/O
                         net (fo=1, routed)           0.430     6.698    i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9_n_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I1_O)        0.124     6.822 r  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_4/O
                         net (fo=15, routed)          0.478     7.300    i_ariane/issue_stage_i/i_scoreboard/dcsr_q_reg[step]_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.124     7.424 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, routed)          0.699     8.123    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X46Y17         LUT4 (Prop_lut4_I2_O)        0.124     8.247 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=76, routed)          0.787     9.034    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X51Y17         LUT5 (Prop_lut5_I4_O)        0.124     9.158 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.493     9.651    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X51Y16         LUT5 (Prop_lut5_I3_O)        0.124     9.775 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          0.664    10.439    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X51Y13         LUT6 (Prop_lut6_I2_O)        0.124    10.563 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88/O
                         net (fo=1, routed)           0.000    10.563    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88_n_0
    SLICE_X51Y13         MUXF7 (Prop_muxf7_I1_O)      0.245    10.808 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_70/O
                         net (fo=2, routed)           0.574    11.382    i_ariane/id_stage_i/operand_a_q[31]_i_20_1
    SLICE_X52Y15         LUT6 (Prop_lut6_I4_O)        0.298    11.680 f  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.296    11.976    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X53Y15         LUT6 (Prop_lut6_I5_O)        0.124    12.100 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.583    12.682    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X55Y16         LUT3 (Prop_lut3_I2_O)        0.124    12.806 r  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.403    13.209    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X55Y15         LUT5 (Prop_lut5_I0_O)        0.124    13.333 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.760    14.093    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I1_O)        0.124    14.217 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.696    14.913    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X52Y11         LUT5 (Prop_lut5_I4_O)        0.124    15.037 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4/O
                         net (fo=1, routed)           0.642    15.679    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4_n_0
    SLICE_X52Y11         LUT6 (Prop_lut6_I1_O)        0.124    15.803 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.651    16.454    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X42Y12         LUT6 (Prop_lut6_I2_O)        0.124    16.578 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.826    17.404    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X43Y15         LUT4 (Prop_lut4_I0_O)        0.124    17.528 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.119    18.647    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_6[0]
    SLICE_X55Y18         LUT2 (Prop_lut2_I0_O)        0.117    18.764 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.026    19.790    i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X58Y25         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.537    20.615    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X58Y25         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/C
                         clock pessimism              0.567    21.182    
                         clock uncertainty           -0.077    21.105    
    SLICE_X58Y25         FDCE (Setup_fdce_C_CE)      -0.377    20.728    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]
  -------------------------------------------------------------------
                         required time                         20.728    
                         arrival time                         -19.790    
  -------------------------------------------------------------------
                         slack                                  0.939    

Slack (MET) :             0.939ns  (required time - arrival time)
  Source:                 i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.608ns  (logic 3.596ns (17.450%)  route 17.012ns (82.550%))
  Logic Levels:           23  (LUT2=1 LUT3=1 LUT4=5 LUT5=6 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns = ( 20.615 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.874    -0.818    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/clk_out1
    SLICE_X106Y34        FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y34        FDCE (Prop_fdce_C_Q)         0.456    -0.362 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/Q
                         net (fo=10, routed)          0.965     0.602    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/wbuffer_data[5][valid][6]
    SLICE_X100Y36        LUT4 (Prop_lut4_I3_O)        0.124     0.726 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9/O
                         net (fo=1, routed)           0.431     1.158    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9_n_0
    SLICE_X97Y36         LUT5 (Prop_lut5_I4_O)        0.124     1.282 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_4/O
                         net (fo=10, routed)          1.327     2.608    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/valid[5]
    SLICE_X93Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.732 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5/O
                         net (fo=2, routed)           1.075     3.808    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5_n_0
    SLICE_X85Y28         LUT5 (Prop_lut5_I4_O)        0.124     3.932 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/commit_pointer_q[0][2]_i_15/O
                         net (fo=1, routed)           1.111     5.043    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_commit_wbuffer_empty
    SLICE_X56Y28         LUT4 (Prop_lut4_I0_O)        0.124     5.167 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_pointer_q[0][2]_i_9/O
                         net (fo=5, routed)           0.977     6.144    i_ariane/issue_stage_i/i_scoreboard/no_st_pending_commit
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124     6.268 f  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9/O
                         net (fo=1, routed)           0.430     6.698    i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9_n_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I1_O)        0.124     6.822 f  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_4/O
                         net (fo=15, routed)          0.478     7.300    i_ariane/issue_stage_i/i_scoreboard/dcsr_q_reg[step]_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.124     7.424 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, routed)          0.699     8.123    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X46Y17         LUT4 (Prop_lut4_I2_O)        0.124     8.247 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=76, routed)          0.787     9.034    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X51Y17         LUT5 (Prop_lut5_I4_O)        0.124     9.158 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.493     9.651    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X51Y16         LUT5 (Prop_lut5_I3_O)        0.124     9.775 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          0.664    10.439    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X51Y13         LUT6 (Prop_lut6_I2_O)        0.124    10.563 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88/O
                         net (fo=1, routed)           0.000    10.563    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88_n_0
    SLICE_X51Y13         MUXF7 (Prop_muxf7_I1_O)      0.245    10.808 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_70/O
                         net (fo=2, routed)           0.574    11.382    i_ariane/id_stage_i/operand_a_q[31]_i_20_1
    SLICE_X52Y15         LUT6 (Prop_lut6_I4_O)        0.298    11.680 f  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.296    11.976    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X53Y15         LUT6 (Prop_lut6_I5_O)        0.124    12.100 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.583    12.682    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X55Y16         LUT3 (Prop_lut3_I2_O)        0.124    12.806 r  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.403    13.209    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X55Y15         LUT5 (Prop_lut5_I0_O)        0.124    13.333 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.760    14.093    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I1_O)        0.124    14.217 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.696    14.913    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X52Y11         LUT5 (Prop_lut5_I4_O)        0.124    15.037 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4/O
                         net (fo=1, routed)           0.642    15.679    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4_n_0
    SLICE_X52Y11         LUT6 (Prop_lut6_I1_O)        0.124    15.803 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.651    16.454    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X42Y12         LUT6 (Prop_lut6_I2_O)        0.124    16.578 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.826    17.404    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X43Y15         LUT4 (Prop_lut4_I0_O)        0.124    17.528 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.119    18.647    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_6[0]
    SLICE_X55Y18         LUT2 (Prop_lut2_I0_O)        0.117    18.764 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.026    19.790    i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X58Y25         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.537    20.615    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X58Y25         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/C
                         clock pessimism              0.567    21.182    
                         clock uncertainty           -0.077    21.105    
    SLICE_X58Y25         FDCE (Setup_fdce_C_CE)      -0.377    20.728    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]
  -------------------------------------------------------------------
                         required time                         20.728    
                         arrival time                         -19.790    
  -------------------------------------------------------------------
                         slack                                  0.939    

Slack (MET) :             0.939ns  (required time - arrival time)
  Source:                 i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.608ns  (logic 3.596ns (17.450%)  route 17.012ns (82.550%))
  Logic Levels:           23  (LUT2=1 LUT3=1 LUT4=5 LUT5=6 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns = ( 20.615 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.874    -0.818    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/clk_out1
    SLICE_X106Y34        FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y34        FDCE (Prop_fdce_C_Q)         0.456    -0.362 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/Q
                         net (fo=10, routed)          0.965     0.602    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/wbuffer_data[5][valid][6]
    SLICE_X100Y36        LUT4 (Prop_lut4_I3_O)        0.124     0.726 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9/O
                         net (fo=1, routed)           0.431     1.158    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9_n_0
    SLICE_X97Y36         LUT5 (Prop_lut5_I4_O)        0.124     1.282 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_4/O
                         net (fo=10, routed)          1.327     2.608    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/valid[5]
    SLICE_X93Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.732 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5/O
                         net (fo=2, routed)           1.075     3.808    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5_n_0
    SLICE_X85Y28         LUT5 (Prop_lut5_I4_O)        0.124     3.932 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/commit_pointer_q[0][2]_i_15/O
                         net (fo=1, routed)           1.111     5.043    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_commit_wbuffer_empty
    SLICE_X56Y28         LUT4 (Prop_lut4_I0_O)        0.124     5.167 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_pointer_q[0][2]_i_9/O
                         net (fo=5, routed)           0.977     6.144    i_ariane/issue_stage_i/i_scoreboard/no_st_pending_commit
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124     6.268 r  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9/O
                         net (fo=1, routed)           0.430     6.698    i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9_n_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I1_O)        0.124     6.822 r  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_4/O
                         net (fo=15, routed)          0.478     7.300    i_ariane/issue_stage_i/i_scoreboard/dcsr_q_reg[step]_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.124     7.424 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, routed)          0.699     8.123    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X46Y17         LUT4 (Prop_lut4_I2_O)        0.124     8.247 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=76, routed)          0.787     9.034    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X51Y17         LUT5 (Prop_lut5_I4_O)        0.124     9.158 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.493     9.651    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X51Y16         LUT5 (Prop_lut5_I3_O)        0.124     9.775 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          0.664    10.439    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X51Y13         LUT6 (Prop_lut6_I2_O)        0.124    10.563 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88/O
                         net (fo=1, routed)           0.000    10.563    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88_n_0
    SLICE_X51Y13         MUXF7 (Prop_muxf7_I1_O)      0.245    10.808 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_70/O
                         net (fo=2, routed)           0.574    11.382    i_ariane/id_stage_i/operand_a_q[31]_i_20_1
    SLICE_X52Y15         LUT6 (Prop_lut6_I4_O)        0.298    11.680 f  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.296    11.976    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X53Y15         LUT6 (Prop_lut6_I5_O)        0.124    12.100 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.583    12.682    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X55Y16         LUT3 (Prop_lut3_I2_O)        0.124    12.806 r  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.403    13.209    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X55Y15         LUT5 (Prop_lut5_I0_O)        0.124    13.333 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.760    14.093    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I1_O)        0.124    14.217 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.696    14.913    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X52Y11         LUT5 (Prop_lut5_I4_O)        0.124    15.037 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4/O
                         net (fo=1, routed)           0.642    15.679    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4_n_0
    SLICE_X52Y11         LUT6 (Prop_lut6_I1_O)        0.124    15.803 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.651    16.454    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X42Y12         LUT6 (Prop_lut6_I2_O)        0.124    16.578 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.826    17.404    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X43Y15         LUT4 (Prop_lut4_I0_O)        0.124    17.528 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.119    18.647    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_6[0]
    SLICE_X55Y18         LUT2 (Prop_lut2_I0_O)        0.117    18.764 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.026    19.790    i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X58Y25         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.537    20.615    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X58Y25         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/C
                         clock pessimism              0.567    21.182    
                         clock uncertainty           -0.077    21.105    
    SLICE_X58Y25         FDCE (Setup_fdce_C_CE)      -0.377    20.728    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]
  -------------------------------------------------------------------
                         required time                         20.728    
                         arrival time                         -19.790    
  -------------------------------------------------------------------
                         slack                                  0.939    

Slack (MET) :             0.939ns  (required time - arrival time)
  Source:                 i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.608ns  (logic 3.596ns (17.450%)  route 17.012ns (82.550%))
  Logic Levels:           23  (LUT2=1 LUT3=1 LUT4=5 LUT5=6 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns = ( 20.615 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.874    -0.818    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/clk_out1
    SLICE_X106Y34        FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y34        FDCE (Prop_fdce_C_Q)         0.456    -0.362 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/Q
                         net (fo=10, routed)          0.965     0.602    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/wbuffer_data[5][valid][6]
    SLICE_X100Y36        LUT4 (Prop_lut4_I3_O)        0.124     0.726 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9/O
                         net (fo=1, routed)           0.431     1.158    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9_n_0
    SLICE_X97Y36         LUT5 (Prop_lut5_I4_O)        0.124     1.282 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_4/O
                         net (fo=10, routed)          1.327     2.608    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/valid[5]
    SLICE_X93Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.732 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5/O
                         net (fo=2, routed)           1.075     3.808    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5_n_0
    SLICE_X85Y28         LUT5 (Prop_lut5_I4_O)        0.124     3.932 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/commit_pointer_q[0][2]_i_15/O
                         net (fo=1, routed)           1.111     5.043    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_commit_wbuffer_empty
    SLICE_X56Y28         LUT4 (Prop_lut4_I0_O)        0.124     5.167 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_pointer_q[0][2]_i_9/O
                         net (fo=5, routed)           0.977     6.144    i_ariane/issue_stage_i/i_scoreboard/no_st_pending_commit
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124     6.268 f  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9/O
                         net (fo=1, routed)           0.430     6.698    i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9_n_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I1_O)        0.124     6.822 f  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_4/O
                         net (fo=15, routed)          0.478     7.300    i_ariane/issue_stage_i/i_scoreboard/dcsr_q_reg[step]_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.124     7.424 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, routed)          0.699     8.123    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X46Y17         LUT4 (Prop_lut4_I2_O)        0.124     8.247 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=76, routed)          0.787     9.034    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X51Y17         LUT5 (Prop_lut5_I4_O)        0.124     9.158 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.493     9.651    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X51Y16         LUT5 (Prop_lut5_I3_O)        0.124     9.775 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          0.664    10.439    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X51Y13         LUT6 (Prop_lut6_I2_O)        0.124    10.563 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88/O
                         net (fo=1, routed)           0.000    10.563    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88_n_0
    SLICE_X51Y13         MUXF7 (Prop_muxf7_I1_O)      0.245    10.808 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_70/O
                         net (fo=2, routed)           0.574    11.382    i_ariane/id_stage_i/operand_a_q[31]_i_20_1
    SLICE_X52Y15         LUT6 (Prop_lut6_I4_O)        0.298    11.680 f  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.296    11.976    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X53Y15         LUT6 (Prop_lut6_I5_O)        0.124    12.100 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.583    12.682    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X55Y16         LUT3 (Prop_lut3_I2_O)        0.124    12.806 r  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.403    13.209    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X55Y15         LUT5 (Prop_lut5_I0_O)        0.124    13.333 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.760    14.093    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I1_O)        0.124    14.217 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.696    14.913    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X52Y11         LUT5 (Prop_lut5_I4_O)        0.124    15.037 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4/O
                         net (fo=1, routed)           0.642    15.679    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4_n_0
    SLICE_X52Y11         LUT6 (Prop_lut6_I1_O)        0.124    15.803 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.651    16.454    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X42Y12         LUT6 (Prop_lut6_I2_O)        0.124    16.578 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.826    17.404    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X43Y15         LUT4 (Prop_lut4_I0_O)        0.124    17.528 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.119    18.647    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_6[0]
    SLICE_X55Y18         LUT2 (Prop_lut2_I0_O)        0.117    18.764 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.026    19.790    i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X58Y25         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.537    20.615    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X58Y25         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/C
                         clock pessimism              0.567    21.182    
                         clock uncertainty           -0.077    21.105    
    SLICE_X58Y25         FDCE (Setup_fdce_C_CE)      -0.377    20.728    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]
  -------------------------------------------------------------------
                         required time                         20.728    
                         arrival time                         -19.790    
  -------------------------------------------------------------------
                         slack                                  0.939    

Slack (MET) :             0.939ns  (required time - arrival time)
  Source:                 i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.608ns  (logic 3.596ns (17.450%)  route 17.012ns (82.550%))
  Logic Levels:           23  (LUT2=1 LUT3=1 LUT4=5 LUT5=6 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns = ( 20.615 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.874    -0.818    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/clk_out1
    SLICE_X106Y34        FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y34        FDCE (Prop_fdce_C_Q)         0.456    -0.362 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/Q
                         net (fo=10, routed)          0.965     0.602    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/wbuffer_data[5][valid][6]
    SLICE_X100Y36        LUT4 (Prop_lut4_I3_O)        0.124     0.726 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9/O
                         net (fo=1, routed)           0.431     1.158    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9_n_0
    SLICE_X97Y36         LUT5 (Prop_lut5_I4_O)        0.124     1.282 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_4/O
                         net (fo=10, routed)          1.327     2.608    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/valid[5]
    SLICE_X93Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.732 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5/O
                         net (fo=2, routed)           1.075     3.808    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5_n_0
    SLICE_X85Y28         LUT5 (Prop_lut5_I4_O)        0.124     3.932 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/commit_pointer_q[0][2]_i_15/O
                         net (fo=1, routed)           1.111     5.043    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_commit_wbuffer_empty
    SLICE_X56Y28         LUT4 (Prop_lut4_I0_O)        0.124     5.167 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_pointer_q[0][2]_i_9/O
                         net (fo=5, routed)           0.977     6.144    i_ariane/issue_stage_i/i_scoreboard/no_st_pending_commit
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124     6.268 r  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9/O
                         net (fo=1, routed)           0.430     6.698    i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9_n_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I1_O)        0.124     6.822 r  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_4/O
                         net (fo=15, routed)          0.478     7.300    i_ariane/issue_stage_i/i_scoreboard/dcsr_q_reg[step]_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.124     7.424 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, routed)          0.699     8.123    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X46Y17         LUT4 (Prop_lut4_I2_O)        0.124     8.247 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=76, routed)          0.787     9.034    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X51Y17         LUT5 (Prop_lut5_I4_O)        0.124     9.158 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.493     9.651    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X51Y16         LUT5 (Prop_lut5_I3_O)        0.124     9.775 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          0.664    10.439    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X51Y13         LUT6 (Prop_lut6_I2_O)        0.124    10.563 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88/O
                         net (fo=1, routed)           0.000    10.563    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88_n_0
    SLICE_X51Y13         MUXF7 (Prop_muxf7_I1_O)      0.245    10.808 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_70/O
                         net (fo=2, routed)           0.574    11.382    i_ariane/id_stage_i/operand_a_q[31]_i_20_1
    SLICE_X52Y15         LUT6 (Prop_lut6_I4_O)        0.298    11.680 f  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.296    11.976    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X53Y15         LUT6 (Prop_lut6_I5_O)        0.124    12.100 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.583    12.682    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X55Y16         LUT3 (Prop_lut3_I2_O)        0.124    12.806 r  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.403    13.209    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X55Y15         LUT5 (Prop_lut5_I0_O)        0.124    13.333 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.760    14.093    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I1_O)        0.124    14.217 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.696    14.913    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X52Y11         LUT5 (Prop_lut5_I4_O)        0.124    15.037 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4/O
                         net (fo=1, routed)           0.642    15.679    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4_n_0
    SLICE_X52Y11         LUT6 (Prop_lut6_I1_O)        0.124    15.803 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.651    16.454    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X42Y12         LUT6 (Prop_lut6_I2_O)        0.124    16.578 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.826    17.404    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X43Y15         LUT4 (Prop_lut4_I0_O)        0.124    17.528 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.119    18.647    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_6[0]
    SLICE_X55Y18         LUT2 (Prop_lut2_I0_O)        0.117    18.764 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.026    19.790    i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X58Y25         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.537    20.615    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X58Y25         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/C
                         clock pessimism              0.567    21.182    
                         clock uncertainty           -0.077    21.105    
    SLICE_X58Y25         FDCE (Setup_fdce_C_CE)      -0.377    20.728    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]
  -------------------------------------------------------------------
                         required time                         20.728    
                         arrival time                         -19.790    
  -------------------------------------------------------------------
                         slack                                  0.939    

Slack (MET) :             0.941ns  (required time - arrival time)
  Source:                 i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.606ns  (logic 3.589ns (17.417%)  route 17.017ns (82.583%))
  Logic Levels:           23  (LUT2=1 LUT3=1 LUT4=5 LUT5=6 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns = ( 20.615 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.874    -0.818    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/clk_out1
    SLICE_X106Y34        FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y34        FDCE (Prop_fdce_C_Q)         0.456    -0.362 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/Q
                         net (fo=10, routed)          0.965     0.602    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/wbuffer_data[5][valid][6]
    SLICE_X100Y36        LUT4 (Prop_lut4_I3_O)        0.124     0.726 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9/O
                         net (fo=1, routed)           0.431     1.158    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9_n_0
    SLICE_X97Y36         LUT5 (Prop_lut5_I4_O)        0.124     1.282 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_4/O
                         net (fo=10, routed)          1.327     2.608    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/valid[5]
    SLICE_X93Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.732 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5/O
                         net (fo=2, routed)           1.075     3.808    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5_n_0
    SLICE_X85Y28         LUT5 (Prop_lut5_I4_O)        0.124     3.932 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/commit_pointer_q[0][2]_i_15/O
                         net (fo=1, routed)           1.111     5.043    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_commit_wbuffer_empty
    SLICE_X56Y28         LUT4 (Prop_lut4_I0_O)        0.124     5.167 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_pointer_q[0][2]_i_9/O
                         net (fo=5, routed)           0.977     6.144    i_ariane/issue_stage_i/i_scoreboard/no_st_pending_commit
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124     6.268 f  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9/O
                         net (fo=1, routed)           0.430     6.698    i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9_n_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I1_O)        0.124     6.822 f  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_4/O
                         net (fo=15, routed)          0.478     7.300    i_ariane/issue_stage_i/i_scoreboard/dcsr_q_reg[step]_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.124     7.424 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, routed)          0.699     8.123    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X46Y17         LUT4 (Prop_lut4_I2_O)        0.124     8.247 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=76, routed)          0.787     9.034    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X51Y17         LUT5 (Prop_lut5_I4_O)        0.124     9.158 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.493     9.651    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X51Y16         LUT5 (Prop_lut5_I3_O)        0.124     9.775 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          0.669    10.444    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X51Y13         LUT6 (Prop_lut6_I2_O)        0.124    10.568 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_87/O
                         net (fo=1, routed)           0.000    10.568    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_87_n_0
    SLICE_X51Y13         MUXF7 (Prop_muxf7_I0_O)      0.238    10.806 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_70/O
                         net (fo=2, routed)           0.574    11.380    i_ariane/id_stage_i/operand_a_q[31]_i_20_1
    SLICE_X52Y15         LUT6 (Prop_lut6_I4_O)        0.298    11.678 r  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.296    11.974    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X53Y15         LUT6 (Prop_lut6_I5_O)        0.124    12.098 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.583    12.680    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X55Y16         LUT3 (Prop_lut3_I2_O)        0.124    12.804 f  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.403    13.207    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X55Y15         LUT5 (Prop_lut5_I0_O)        0.124    13.331 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.760    14.091    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I1_O)        0.124    14.215 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.696    14.911    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X52Y11         LUT5 (Prop_lut5_I4_O)        0.124    15.035 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4/O
                         net (fo=1, routed)           0.642    15.677    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4_n_0
    SLICE_X52Y11         LUT6 (Prop_lut6_I1_O)        0.124    15.801 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.651    16.452    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X42Y12         LUT6 (Prop_lut6_I2_O)        0.124    16.576 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.826    17.402    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X43Y15         LUT4 (Prop_lut4_I0_O)        0.124    17.526 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.119    18.645    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_6[0]
    SLICE_X55Y18         LUT2 (Prop_lut2_I0_O)        0.117    18.762 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.026    19.788    i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X58Y25         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.537    20.615    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X58Y25         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/C
                         clock pessimism              0.567    21.182    
                         clock uncertainty           -0.077    21.105    
    SLICE_X58Y25         FDCE (Setup_fdce_C_CE)      -0.377    20.728    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]
  -------------------------------------------------------------------
                         required time                         20.728    
                         arrival time                         -19.788    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             0.941ns  (required time - arrival time)
  Source:                 i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.606ns  (logic 3.589ns (17.417%)  route 17.017ns (82.583%))
  Logic Levels:           23  (LUT2=1 LUT3=1 LUT4=5 LUT5=6 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns = ( 20.615 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.874    -0.818    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/clk_out1
    SLICE_X106Y34        FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y34        FDCE (Prop_fdce_C_Q)         0.456    -0.362 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/Q
                         net (fo=10, routed)          0.965     0.602    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/wbuffer_data[5][valid][6]
    SLICE_X100Y36        LUT4 (Prop_lut4_I3_O)        0.124     0.726 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9/O
                         net (fo=1, routed)           0.431     1.158    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9_n_0
    SLICE_X97Y36         LUT5 (Prop_lut5_I4_O)        0.124     1.282 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_4/O
                         net (fo=10, routed)          1.327     2.608    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/valid[5]
    SLICE_X93Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.732 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5/O
                         net (fo=2, routed)           1.075     3.808    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5_n_0
    SLICE_X85Y28         LUT5 (Prop_lut5_I4_O)        0.124     3.932 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/commit_pointer_q[0][2]_i_15/O
                         net (fo=1, routed)           1.111     5.043    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_commit_wbuffer_empty
    SLICE_X56Y28         LUT4 (Prop_lut4_I0_O)        0.124     5.167 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_pointer_q[0][2]_i_9/O
                         net (fo=5, routed)           0.977     6.144    i_ariane/issue_stage_i/i_scoreboard/no_st_pending_commit
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124     6.268 r  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9/O
                         net (fo=1, routed)           0.430     6.698    i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9_n_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I1_O)        0.124     6.822 r  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_4/O
                         net (fo=15, routed)          0.478     7.300    i_ariane/issue_stage_i/i_scoreboard/dcsr_q_reg[step]_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.124     7.424 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, routed)          0.699     8.123    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X46Y17         LUT4 (Prop_lut4_I2_O)        0.124     8.247 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=76, routed)          0.787     9.034    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X51Y17         LUT5 (Prop_lut5_I4_O)        0.124     9.158 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.493     9.651    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X51Y16         LUT5 (Prop_lut5_I3_O)        0.124     9.775 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          0.669    10.444    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X51Y13         LUT6 (Prop_lut6_I2_O)        0.124    10.568 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_87/O
                         net (fo=1, routed)           0.000    10.568    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_87_n_0
    SLICE_X51Y13         MUXF7 (Prop_muxf7_I0_O)      0.238    10.806 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_70/O
                         net (fo=2, routed)           0.574    11.380    i_ariane/id_stage_i/operand_a_q[31]_i_20_1
    SLICE_X52Y15         LUT6 (Prop_lut6_I4_O)        0.298    11.678 r  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.296    11.974    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X53Y15         LUT6 (Prop_lut6_I5_O)        0.124    12.098 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.583    12.680    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X55Y16         LUT3 (Prop_lut3_I2_O)        0.124    12.804 f  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.403    13.207    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X55Y15         LUT5 (Prop_lut5_I0_O)        0.124    13.331 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.760    14.091    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I1_O)        0.124    14.215 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.696    14.911    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X52Y11         LUT5 (Prop_lut5_I4_O)        0.124    15.035 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4/O
                         net (fo=1, routed)           0.642    15.677    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4_n_0
    SLICE_X52Y11         LUT6 (Prop_lut6_I1_O)        0.124    15.801 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.651    16.452    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X42Y12         LUT6 (Prop_lut6_I2_O)        0.124    16.576 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.826    17.402    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X43Y15         LUT4 (Prop_lut4_I0_O)        0.124    17.526 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.119    18.645    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_6[0]
    SLICE_X55Y18         LUT2 (Prop_lut2_I0_O)        0.117    18.762 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.026    19.788    i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X58Y25         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.537    20.615    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X58Y25         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/C
                         clock pessimism              0.567    21.182    
                         clock uncertainty           -0.077    21.105    
    SLICE_X58Y25         FDCE (Setup_fdce_C_CE)      -0.377    20.728    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]
  -------------------------------------------------------------------
                         required time                         20.728    
                         arrival time                         -19.788    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             0.941ns  (required time - arrival time)
  Source:                 i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.606ns  (logic 3.589ns (17.417%)  route 17.017ns (82.583%))
  Logic Levels:           23  (LUT2=1 LUT3=1 LUT4=5 LUT5=6 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns = ( 20.615 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.874    -0.818    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/clk_out1
    SLICE_X106Y34        FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y34        FDCE (Prop_fdce_C_Q)         0.456    -0.362 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/Q
                         net (fo=10, routed)          0.965     0.602    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/wbuffer_data[5][valid][6]
    SLICE_X100Y36        LUT4 (Prop_lut4_I3_O)        0.124     0.726 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9/O
                         net (fo=1, routed)           0.431     1.158    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9_n_0
    SLICE_X97Y36         LUT5 (Prop_lut5_I4_O)        0.124     1.282 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_4/O
                         net (fo=10, routed)          1.327     2.608    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/valid[5]
    SLICE_X93Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.732 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5/O
                         net (fo=2, routed)           1.075     3.808    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5_n_0
    SLICE_X85Y28         LUT5 (Prop_lut5_I4_O)        0.124     3.932 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/commit_pointer_q[0][2]_i_15/O
                         net (fo=1, routed)           1.111     5.043    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_commit_wbuffer_empty
    SLICE_X56Y28         LUT4 (Prop_lut4_I0_O)        0.124     5.167 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_pointer_q[0][2]_i_9/O
                         net (fo=5, routed)           0.977     6.144    i_ariane/issue_stage_i/i_scoreboard/no_st_pending_commit
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124     6.268 f  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9/O
                         net (fo=1, routed)           0.430     6.698    i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9_n_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I1_O)        0.124     6.822 f  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_4/O
                         net (fo=15, routed)          0.478     7.300    i_ariane/issue_stage_i/i_scoreboard/dcsr_q_reg[step]_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.124     7.424 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, routed)          0.699     8.123    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X46Y17         LUT4 (Prop_lut4_I2_O)        0.124     8.247 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=76, routed)          0.787     9.034    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X51Y17         LUT5 (Prop_lut5_I4_O)        0.124     9.158 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.493     9.651    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X51Y16         LUT5 (Prop_lut5_I3_O)        0.124     9.775 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          0.669    10.444    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X51Y13         LUT6 (Prop_lut6_I2_O)        0.124    10.568 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_87/O
                         net (fo=1, routed)           0.000    10.568    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_87_n_0
    SLICE_X51Y13         MUXF7 (Prop_muxf7_I0_O)      0.238    10.806 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_70/O
                         net (fo=2, routed)           0.574    11.380    i_ariane/id_stage_i/operand_a_q[31]_i_20_1
    SLICE_X52Y15         LUT6 (Prop_lut6_I4_O)        0.298    11.678 r  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.296    11.974    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X53Y15         LUT6 (Prop_lut6_I5_O)        0.124    12.098 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.583    12.680    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X55Y16         LUT3 (Prop_lut3_I2_O)        0.124    12.804 f  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.403    13.207    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X55Y15         LUT5 (Prop_lut5_I0_O)        0.124    13.331 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.760    14.091    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I1_O)        0.124    14.215 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.696    14.911    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X52Y11         LUT5 (Prop_lut5_I4_O)        0.124    15.035 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4/O
                         net (fo=1, routed)           0.642    15.677    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4_n_0
    SLICE_X52Y11         LUT6 (Prop_lut6_I1_O)        0.124    15.801 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.651    16.452    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X42Y12         LUT6 (Prop_lut6_I2_O)        0.124    16.576 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.826    17.402    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X43Y15         LUT4 (Prop_lut4_I0_O)        0.124    17.526 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.119    18.645    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_6[0]
    SLICE_X55Y18         LUT2 (Prop_lut2_I0_O)        0.117    18.762 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.026    19.788    i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X58Y25         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.537    20.615    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X58Y25         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/C
                         clock pessimism              0.567    21.182    
                         clock uncertainty           -0.077    21.105    
    SLICE_X58Y25         FDCE (Setup_fdce_C_CE)      -0.377    20.728    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]
  -------------------------------------------------------------------
                         required time                         20.728    
                         arrival time                         -19.788    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             0.941ns  (required time - arrival time)
  Source:                 i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.606ns  (logic 3.589ns (17.417%)  route 17.017ns (82.583%))
  Logic Levels:           23  (LUT2=1 LUT3=1 LUT4=5 LUT5=6 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns = ( 20.615 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.874    -0.818    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/clk_out1
    SLICE_X106Y34        FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y34        FDCE (Prop_fdce_C_Q)         0.456    -0.362 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/Q
                         net (fo=10, routed)          0.965     0.602    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/wbuffer_data[5][valid][6]
    SLICE_X100Y36        LUT4 (Prop_lut4_I3_O)        0.124     0.726 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9/O
                         net (fo=1, routed)           0.431     1.158    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9_n_0
    SLICE_X97Y36         LUT5 (Prop_lut5_I4_O)        0.124     1.282 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_4/O
                         net (fo=10, routed)          1.327     2.608    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/valid[5]
    SLICE_X93Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.732 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5/O
                         net (fo=2, routed)           1.075     3.808    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5_n_0
    SLICE_X85Y28         LUT5 (Prop_lut5_I4_O)        0.124     3.932 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/commit_pointer_q[0][2]_i_15/O
                         net (fo=1, routed)           1.111     5.043    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_commit_wbuffer_empty
    SLICE_X56Y28         LUT4 (Prop_lut4_I0_O)        0.124     5.167 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_pointer_q[0][2]_i_9/O
                         net (fo=5, routed)           0.977     6.144    i_ariane/issue_stage_i/i_scoreboard/no_st_pending_commit
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124     6.268 r  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9/O
                         net (fo=1, routed)           0.430     6.698    i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9_n_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I1_O)        0.124     6.822 r  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_4/O
                         net (fo=15, routed)          0.478     7.300    i_ariane/issue_stage_i/i_scoreboard/dcsr_q_reg[step]_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.124     7.424 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, routed)          0.699     8.123    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X46Y17         LUT4 (Prop_lut4_I2_O)        0.124     8.247 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=76, routed)          0.787     9.034    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X51Y17         LUT5 (Prop_lut5_I4_O)        0.124     9.158 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.493     9.651    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X51Y16         LUT5 (Prop_lut5_I3_O)        0.124     9.775 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          0.669    10.444    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X51Y13         LUT6 (Prop_lut6_I2_O)        0.124    10.568 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_87/O
                         net (fo=1, routed)           0.000    10.568    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_87_n_0
    SLICE_X51Y13         MUXF7 (Prop_muxf7_I0_O)      0.238    10.806 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_70/O
                         net (fo=2, routed)           0.574    11.380    i_ariane/id_stage_i/operand_a_q[31]_i_20_1
    SLICE_X52Y15         LUT6 (Prop_lut6_I4_O)        0.298    11.678 r  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.296    11.974    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X53Y15         LUT6 (Prop_lut6_I5_O)        0.124    12.098 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.583    12.680    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X55Y16         LUT3 (Prop_lut3_I2_O)        0.124    12.804 f  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.403    13.207    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X55Y15         LUT5 (Prop_lut5_I0_O)        0.124    13.331 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.760    14.091    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I1_O)        0.124    14.215 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.696    14.911    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X52Y11         LUT5 (Prop_lut5_I4_O)        0.124    15.035 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4/O
                         net (fo=1, routed)           0.642    15.677    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4_n_0
    SLICE_X52Y11         LUT6 (Prop_lut6_I1_O)        0.124    15.801 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.651    16.452    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X42Y12         LUT6 (Prop_lut6_I2_O)        0.124    16.576 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.826    17.402    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X43Y15         LUT4 (Prop_lut4_I0_O)        0.124    17.526 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.119    18.645    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_6[0]
    SLICE_X55Y18         LUT2 (Prop_lut2_I0_O)        0.117    18.762 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.026    19.788    i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X58Y25         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.537    20.615    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X58Y25         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/C
                         clock pessimism              0.567    21.182    
                         clock uncertainty           -0.077    21.105    
    SLICE_X58Y25         FDCE (Setup_fdce_C_CE)      -0.377    20.728    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]
  -------------------------------------------------------------------
                         required time                         20.728    
                         arrival time                         -19.788    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             0.941ns  (required time - arrival time)
  Source:                 i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.606ns  (logic 3.589ns (17.417%)  route 17.017ns (82.583%))
  Logic Levels:           23  (LUT2=1 LUT3=1 LUT4=5 LUT5=6 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns = ( 20.615 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.874    -0.818    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/clk_out1
    SLICE_X106Y34        FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y34        FDCE (Prop_fdce_C_Q)         0.456    -0.362 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/Q
                         net (fo=10, routed)          0.965     0.602    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/wbuffer_data[5][valid][6]
    SLICE_X100Y36        LUT4 (Prop_lut4_I3_O)        0.124     0.726 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9/O
                         net (fo=1, routed)           0.431     1.158    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9_n_0
    SLICE_X97Y36         LUT5 (Prop_lut5_I4_O)        0.124     1.282 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_4/O
                         net (fo=10, routed)          1.327     2.608    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/valid[5]
    SLICE_X93Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.732 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5/O
                         net (fo=2, routed)           1.075     3.808    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5_n_0
    SLICE_X85Y28         LUT5 (Prop_lut5_I4_O)        0.124     3.932 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/commit_pointer_q[0][2]_i_15/O
                         net (fo=1, routed)           1.111     5.043    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_commit_wbuffer_empty
    SLICE_X56Y28         LUT4 (Prop_lut4_I0_O)        0.124     5.167 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_pointer_q[0][2]_i_9/O
                         net (fo=5, routed)           0.977     6.144    i_ariane/issue_stage_i/i_scoreboard/no_st_pending_commit
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124     6.268 f  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9/O
                         net (fo=1, routed)           0.430     6.698    i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9_n_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I1_O)        0.124     6.822 f  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_4/O
                         net (fo=15, routed)          0.478     7.300    i_ariane/issue_stage_i/i_scoreboard/dcsr_q_reg[step]_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.124     7.424 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, routed)          0.699     8.123    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X46Y17         LUT4 (Prop_lut4_I2_O)        0.124     8.247 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=76, routed)          0.787     9.034    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X51Y17         LUT5 (Prop_lut5_I4_O)        0.124     9.158 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.493     9.651    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X51Y16         LUT5 (Prop_lut5_I3_O)        0.124     9.775 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          0.669    10.444    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X51Y13         LUT6 (Prop_lut6_I2_O)        0.124    10.568 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_87/O
                         net (fo=1, routed)           0.000    10.568    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_87_n_0
    SLICE_X51Y13         MUXF7 (Prop_muxf7_I0_O)      0.238    10.806 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_70/O
                         net (fo=2, routed)           0.574    11.380    i_ariane/id_stage_i/operand_a_q[31]_i_20_1
    SLICE_X52Y15         LUT6 (Prop_lut6_I4_O)        0.298    11.678 r  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.296    11.974    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X53Y15         LUT6 (Prop_lut6_I5_O)        0.124    12.098 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.583    12.680    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X55Y16         LUT3 (Prop_lut3_I2_O)        0.124    12.804 f  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.403    13.207    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X55Y15         LUT5 (Prop_lut5_I0_O)        0.124    13.331 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.760    14.091    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I1_O)        0.124    14.215 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.696    14.911    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X52Y11         LUT5 (Prop_lut5_I4_O)        0.124    15.035 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4/O
                         net (fo=1, routed)           0.642    15.677    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4_n_0
    SLICE_X52Y11         LUT6 (Prop_lut6_I1_O)        0.124    15.801 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.651    16.452    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X42Y12         LUT6 (Prop_lut6_I2_O)        0.124    16.576 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.826    17.402    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X43Y15         LUT4 (Prop_lut4_I0_O)        0.124    17.526 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.119    18.645    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_6[0]
    SLICE_X55Y18         LUT2 (Prop_lut2_I0_O)        0.117    18.762 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.026    19.788    i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X58Y25         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.537    20.615    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X58Y25         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/C
                         clock pessimism              0.567    21.182    
                         clock uncertainty           -0.077    21.105    
    SLICE_X58Y25         FDCE (Setup_fdce_C_CE)      -0.377    20.728    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]
  -------------------------------------------------------------------
                         required time                         20.728    
                         arrival time                         -19.788    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             0.941ns  (required time - arrival time)
  Source:                 i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.606ns  (logic 3.589ns (17.417%)  route 17.017ns (82.583%))
  Logic Levels:           23  (LUT2=1 LUT3=1 LUT4=5 LUT5=6 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns = ( 20.615 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.874    -0.818    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/clk_out1
    SLICE_X106Y34        FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y34        FDCE (Prop_fdce_C_Q)         0.456    -0.362 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/Q
                         net (fo=10, routed)          0.965     0.602    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/wbuffer_data[5][valid][6]
    SLICE_X100Y36        LUT4 (Prop_lut4_I3_O)        0.124     0.726 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9/O
                         net (fo=1, routed)           0.431     1.158    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9_n_0
    SLICE_X97Y36         LUT5 (Prop_lut5_I4_O)        0.124     1.282 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_4/O
                         net (fo=10, routed)          1.327     2.608    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/valid[5]
    SLICE_X93Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.732 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5/O
                         net (fo=2, routed)           1.075     3.808    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5_n_0
    SLICE_X85Y28         LUT5 (Prop_lut5_I4_O)        0.124     3.932 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/commit_pointer_q[0][2]_i_15/O
                         net (fo=1, routed)           1.111     5.043    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_commit_wbuffer_empty
    SLICE_X56Y28         LUT4 (Prop_lut4_I0_O)        0.124     5.167 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_pointer_q[0][2]_i_9/O
                         net (fo=5, routed)           0.977     6.144    i_ariane/issue_stage_i/i_scoreboard/no_st_pending_commit
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124     6.268 r  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9/O
                         net (fo=1, routed)           0.430     6.698    i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9_n_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I1_O)        0.124     6.822 r  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_4/O
                         net (fo=15, routed)          0.478     7.300    i_ariane/issue_stage_i/i_scoreboard/dcsr_q_reg[step]_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.124     7.424 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, routed)          0.699     8.123    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X46Y17         LUT4 (Prop_lut4_I2_O)        0.124     8.247 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=76, routed)          0.787     9.034    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X51Y17         LUT5 (Prop_lut5_I4_O)        0.124     9.158 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.493     9.651    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X51Y16         LUT5 (Prop_lut5_I3_O)        0.124     9.775 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          0.669    10.444    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X51Y13         LUT6 (Prop_lut6_I2_O)        0.124    10.568 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_87/O
                         net (fo=1, routed)           0.000    10.568    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_87_n_0
    SLICE_X51Y13         MUXF7 (Prop_muxf7_I0_O)      0.238    10.806 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_70/O
                         net (fo=2, routed)           0.574    11.380    i_ariane/id_stage_i/operand_a_q[31]_i_20_1
    SLICE_X52Y15         LUT6 (Prop_lut6_I4_O)        0.298    11.678 r  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.296    11.974    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X53Y15         LUT6 (Prop_lut6_I5_O)        0.124    12.098 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.583    12.680    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X55Y16         LUT3 (Prop_lut3_I2_O)        0.124    12.804 f  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.403    13.207    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X55Y15         LUT5 (Prop_lut5_I0_O)        0.124    13.331 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.760    14.091    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I1_O)        0.124    14.215 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.696    14.911    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X52Y11         LUT5 (Prop_lut5_I4_O)        0.124    15.035 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4/O
                         net (fo=1, routed)           0.642    15.677    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4_n_0
    SLICE_X52Y11         LUT6 (Prop_lut6_I1_O)        0.124    15.801 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.651    16.452    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X42Y12         LUT6 (Prop_lut6_I2_O)        0.124    16.576 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.826    17.402    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X43Y15         LUT4 (Prop_lut4_I0_O)        0.124    17.526 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.119    18.645    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_6[0]
    SLICE_X55Y18         LUT2 (Prop_lut2_I0_O)        0.117    18.762 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.026    19.788    i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X58Y25         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.537    20.615    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X58Y25         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/C
                         clock pessimism              0.567    21.182    
                         clock uncertainty           -0.077    21.105    
    SLICE_X58Y25         FDCE (Setup_fdce_C_CE)      -0.377    20.728    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]
  -------------------------------------------------------------------
                         required time                         20.728    
                         arrival time                         -19.788    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             0.941ns  (required time - arrival time)
  Source:                 i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.606ns  (logic 3.589ns (17.417%)  route 17.017ns (82.583%))
  Logic Levels:           23  (LUT2=1 LUT3=1 LUT4=5 LUT5=6 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns = ( 20.615 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.874    -0.818    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/clk_out1
    SLICE_X106Y34        FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y34        FDCE (Prop_fdce_C_Q)         0.456    -0.362 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/Q
                         net (fo=10, routed)          0.965     0.602    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/wbuffer_data[5][valid][6]
    SLICE_X100Y36        LUT4 (Prop_lut4_I3_O)        0.124     0.726 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9/O
                         net (fo=1, routed)           0.431     1.158    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9_n_0
    SLICE_X97Y36         LUT5 (Prop_lut5_I4_O)        0.124     1.282 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_4/O
                         net (fo=10, routed)          1.327     2.608    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/valid[5]
    SLICE_X93Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.732 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5/O
                         net (fo=2, routed)           1.075     3.808    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5_n_0
    SLICE_X85Y28         LUT5 (Prop_lut5_I4_O)        0.124     3.932 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/commit_pointer_q[0][2]_i_15/O
                         net (fo=1, routed)           1.111     5.043    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_commit_wbuffer_empty
    SLICE_X56Y28         LUT4 (Prop_lut4_I0_O)        0.124     5.167 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_pointer_q[0][2]_i_9/O
                         net (fo=5, routed)           0.977     6.144    i_ariane/issue_stage_i/i_scoreboard/no_st_pending_commit
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124     6.268 f  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9/O
                         net (fo=1, routed)           0.430     6.698    i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9_n_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I1_O)        0.124     6.822 f  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_4/O
                         net (fo=15, routed)          0.478     7.300    i_ariane/issue_stage_i/i_scoreboard/dcsr_q_reg[step]_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.124     7.424 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, routed)          0.699     8.123    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X46Y17         LUT4 (Prop_lut4_I2_O)        0.124     8.247 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=76, routed)          0.787     9.034    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X51Y17         LUT5 (Prop_lut5_I4_O)        0.124     9.158 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.493     9.651    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X51Y16         LUT5 (Prop_lut5_I3_O)        0.124     9.775 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          0.669    10.444    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X51Y13         LUT6 (Prop_lut6_I2_O)        0.124    10.568 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_87/O
                         net (fo=1, routed)           0.000    10.568    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_87_n_0
    SLICE_X51Y13         MUXF7 (Prop_muxf7_I0_O)      0.238    10.806 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_70/O
                         net (fo=2, routed)           0.574    11.380    i_ariane/id_stage_i/operand_a_q[31]_i_20_1
    SLICE_X52Y15         LUT6 (Prop_lut6_I4_O)        0.298    11.678 r  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.296    11.974    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X53Y15         LUT6 (Prop_lut6_I5_O)        0.124    12.098 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.583    12.680    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X55Y16         LUT3 (Prop_lut3_I2_O)        0.124    12.804 f  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.403    13.207    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X55Y15         LUT5 (Prop_lut5_I0_O)        0.124    13.331 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.760    14.091    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I1_O)        0.124    14.215 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.696    14.911    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X52Y11         LUT5 (Prop_lut5_I4_O)        0.124    15.035 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4/O
                         net (fo=1, routed)           0.642    15.677    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4_n_0
    SLICE_X52Y11         LUT6 (Prop_lut6_I1_O)        0.124    15.801 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.651    16.452    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X42Y12         LUT6 (Prop_lut6_I2_O)        0.124    16.576 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.826    17.402    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X43Y15         LUT4 (Prop_lut4_I0_O)        0.124    17.526 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.119    18.645    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_6[0]
    SLICE_X55Y18         LUT2 (Prop_lut2_I0_O)        0.117    18.762 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.026    19.788    i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X58Y25         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.537    20.615    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X58Y25         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/C
                         clock pessimism              0.567    21.182    
                         clock uncertainty           -0.077    21.105    
    SLICE_X58Y25         FDCE (Setup_fdce_C_CE)      -0.377    20.728    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]
  -------------------------------------------------------------------
                         required time                         20.728    
                         arrival time                         -19.788    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             0.941ns  (required time - arrival time)
  Source:                 i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.606ns  (logic 3.589ns (17.417%)  route 17.017ns (82.583%))
  Logic Levels:           23  (LUT2=1 LUT3=1 LUT4=5 LUT5=6 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns = ( 20.615 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.874    -0.818    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/clk_out1
    SLICE_X106Y34        FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y34        FDCE (Prop_fdce_C_Q)         0.456    -0.362 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/Q
                         net (fo=10, routed)          0.965     0.602    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/wbuffer_data[5][valid][6]
    SLICE_X100Y36        LUT4 (Prop_lut4_I3_O)        0.124     0.726 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9/O
                         net (fo=1, routed)           0.431     1.158    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9_n_0
    SLICE_X97Y36         LUT5 (Prop_lut5_I4_O)        0.124     1.282 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_4/O
                         net (fo=10, routed)          1.327     2.608    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/valid[5]
    SLICE_X93Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.732 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5/O
                         net (fo=2, routed)           1.075     3.808    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5_n_0
    SLICE_X85Y28         LUT5 (Prop_lut5_I4_O)        0.124     3.932 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/commit_pointer_q[0][2]_i_15/O
                         net (fo=1, routed)           1.111     5.043    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_commit_wbuffer_empty
    SLICE_X56Y28         LUT4 (Prop_lut4_I0_O)        0.124     5.167 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_pointer_q[0][2]_i_9/O
                         net (fo=5, routed)           0.977     6.144    i_ariane/issue_stage_i/i_scoreboard/no_st_pending_commit
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124     6.268 r  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9/O
                         net (fo=1, routed)           0.430     6.698    i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9_n_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I1_O)        0.124     6.822 r  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_4/O
                         net (fo=15, routed)          0.478     7.300    i_ariane/issue_stage_i/i_scoreboard/dcsr_q_reg[step]_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.124     7.424 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, routed)          0.699     8.123    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X46Y17         LUT4 (Prop_lut4_I2_O)        0.124     8.247 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=76, routed)          0.787     9.034    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X51Y17         LUT5 (Prop_lut5_I4_O)        0.124     9.158 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.493     9.651    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X51Y16         LUT5 (Prop_lut5_I3_O)        0.124     9.775 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          0.669    10.444    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X51Y13         LUT6 (Prop_lut6_I2_O)        0.124    10.568 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_87/O
                         net (fo=1, routed)           0.000    10.568    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_87_n_0
    SLICE_X51Y13         MUXF7 (Prop_muxf7_I0_O)      0.238    10.806 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_70/O
                         net (fo=2, routed)           0.574    11.380    i_ariane/id_stage_i/operand_a_q[31]_i_20_1
    SLICE_X52Y15         LUT6 (Prop_lut6_I4_O)        0.298    11.678 r  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.296    11.974    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X53Y15         LUT6 (Prop_lut6_I5_O)        0.124    12.098 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.583    12.680    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X55Y16         LUT3 (Prop_lut3_I2_O)        0.124    12.804 f  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.403    13.207    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X55Y15         LUT5 (Prop_lut5_I0_O)        0.124    13.331 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.760    14.091    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I1_O)        0.124    14.215 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.696    14.911    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X52Y11         LUT5 (Prop_lut5_I4_O)        0.124    15.035 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4/O
                         net (fo=1, routed)           0.642    15.677    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4_n_0
    SLICE_X52Y11         LUT6 (Prop_lut6_I1_O)        0.124    15.801 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.651    16.452    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X42Y12         LUT6 (Prop_lut6_I2_O)        0.124    16.576 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.826    17.402    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X43Y15         LUT4 (Prop_lut4_I0_O)        0.124    17.526 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.119    18.645    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_6[0]
    SLICE_X55Y18         LUT2 (Prop_lut2_I0_O)        0.117    18.762 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.026    19.788    i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X58Y25         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.537    20.615    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X58Y25         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/C
                         clock pessimism              0.567    21.182    
                         clock uncertainty           -0.077    21.105    
    SLICE_X58Y25         FDCE (Setup_fdce_C_CE)      -0.377    20.728    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]
  -------------------------------------------------------------------
                         required time                         20.728    
                         arrival time                         -19.788    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             0.941ns  (required time - arrival time)
  Source:                 i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.606ns  (logic 3.589ns (17.417%)  route 17.017ns (82.583%))
  Logic Levels:           23  (LUT2=1 LUT3=1 LUT4=5 LUT5=6 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns = ( 20.615 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.874    -0.818    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/clk_out1
    SLICE_X106Y34        FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y34        FDCE (Prop_fdce_C_Q)         0.456    -0.362 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/Q
                         net (fo=10, routed)          0.965     0.602    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/wbuffer_data[5][valid][6]
    SLICE_X100Y36        LUT4 (Prop_lut4_I3_O)        0.124     0.726 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9/O
                         net (fo=1, routed)           0.431     1.158    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9_n_0
    SLICE_X97Y36         LUT5 (Prop_lut5_I4_O)        0.124     1.282 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_4/O
                         net (fo=10, routed)          1.327     2.608    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/valid[5]
    SLICE_X93Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.732 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5/O
                         net (fo=2, routed)           1.075     3.808    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5_n_0
    SLICE_X85Y28         LUT5 (Prop_lut5_I4_O)        0.124     3.932 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/commit_pointer_q[0][2]_i_15/O
                         net (fo=1, routed)           1.111     5.043    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_commit_wbuffer_empty
    SLICE_X56Y28         LUT4 (Prop_lut4_I0_O)        0.124     5.167 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_pointer_q[0][2]_i_9/O
                         net (fo=5, routed)           0.977     6.144    i_ariane/issue_stage_i/i_scoreboard/no_st_pending_commit
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124     6.268 f  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9/O
                         net (fo=1, routed)           0.430     6.698    i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9_n_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I1_O)        0.124     6.822 f  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_4/O
                         net (fo=15, routed)          0.478     7.300    i_ariane/issue_stage_i/i_scoreboard/dcsr_q_reg[step]_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.124     7.424 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, routed)          0.699     8.123    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X46Y17         LUT4 (Prop_lut4_I2_O)        0.124     8.247 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=76, routed)          0.787     9.034    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X51Y17         LUT5 (Prop_lut5_I4_O)        0.124     9.158 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.493     9.651    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X51Y16         LUT5 (Prop_lut5_I3_O)        0.124     9.775 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          0.669    10.444    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X51Y13         LUT6 (Prop_lut6_I2_O)        0.124    10.568 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_87/O
                         net (fo=1, routed)           0.000    10.568    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_87_n_0
    SLICE_X51Y13         MUXF7 (Prop_muxf7_I0_O)      0.238    10.806 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_70/O
                         net (fo=2, routed)           0.574    11.380    i_ariane/id_stage_i/operand_a_q[31]_i_20_1
    SLICE_X52Y15         LUT6 (Prop_lut6_I4_O)        0.298    11.678 f  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.296    11.974    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X53Y15         LUT6 (Prop_lut6_I5_O)        0.124    12.098 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.583    12.680    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X55Y16         LUT3 (Prop_lut3_I2_O)        0.124    12.804 r  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.403    13.207    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X55Y15         LUT5 (Prop_lut5_I0_O)        0.124    13.331 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.760    14.091    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I1_O)        0.124    14.215 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.696    14.911    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X52Y11         LUT5 (Prop_lut5_I4_O)        0.124    15.035 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4/O
                         net (fo=1, routed)           0.642    15.677    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4_n_0
    SLICE_X52Y11         LUT6 (Prop_lut6_I1_O)        0.124    15.801 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.651    16.452    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X42Y12         LUT6 (Prop_lut6_I2_O)        0.124    16.576 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.826    17.402    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X43Y15         LUT4 (Prop_lut4_I0_O)        0.124    17.526 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.119    18.645    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_6[0]
    SLICE_X55Y18         LUT2 (Prop_lut2_I0_O)        0.117    18.762 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.026    19.788    i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X58Y25         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.537    20.615    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X58Y25         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/C
                         clock pessimism              0.567    21.182    
                         clock uncertainty           -0.077    21.105    
    SLICE_X58Y25         FDCE (Setup_fdce_C_CE)      -0.377    20.728    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]
  -------------------------------------------------------------------
                         required time                         20.728    
                         arrival time                         -19.788    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             0.941ns  (required time - arrival time)
  Source:                 i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.606ns  (logic 3.589ns (17.417%)  route 17.017ns (82.583%))
  Logic Levels:           23  (LUT2=1 LUT3=1 LUT4=5 LUT5=6 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns = ( 20.615 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.874    -0.818    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/clk_out1
    SLICE_X106Y34        FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y34        FDCE (Prop_fdce_C_Q)         0.456    -0.362 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/Q
                         net (fo=10, routed)          0.965     0.602    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/wbuffer_data[5][valid][6]
    SLICE_X100Y36        LUT4 (Prop_lut4_I3_O)        0.124     0.726 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9/O
                         net (fo=1, routed)           0.431     1.158    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9_n_0
    SLICE_X97Y36         LUT5 (Prop_lut5_I4_O)        0.124     1.282 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_4/O
                         net (fo=10, routed)          1.327     2.608    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/valid[5]
    SLICE_X93Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.732 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5/O
                         net (fo=2, routed)           1.075     3.808    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5_n_0
    SLICE_X85Y28         LUT5 (Prop_lut5_I4_O)        0.124     3.932 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/commit_pointer_q[0][2]_i_15/O
                         net (fo=1, routed)           1.111     5.043    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_commit_wbuffer_empty
    SLICE_X56Y28         LUT4 (Prop_lut4_I0_O)        0.124     5.167 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_pointer_q[0][2]_i_9/O
                         net (fo=5, routed)           0.977     6.144    i_ariane/issue_stage_i/i_scoreboard/no_st_pending_commit
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124     6.268 r  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9/O
                         net (fo=1, routed)           0.430     6.698    i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9_n_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I1_O)        0.124     6.822 r  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_4/O
                         net (fo=15, routed)          0.478     7.300    i_ariane/issue_stage_i/i_scoreboard/dcsr_q_reg[step]_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.124     7.424 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, routed)          0.699     8.123    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X46Y17         LUT4 (Prop_lut4_I2_O)        0.124     8.247 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=76, routed)          0.787     9.034    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X51Y17         LUT5 (Prop_lut5_I4_O)        0.124     9.158 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.493     9.651    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X51Y16         LUT5 (Prop_lut5_I3_O)        0.124     9.775 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          0.669    10.444    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X51Y13         LUT6 (Prop_lut6_I2_O)        0.124    10.568 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_87/O
                         net (fo=1, routed)           0.000    10.568    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_87_n_0
    SLICE_X51Y13         MUXF7 (Prop_muxf7_I0_O)      0.238    10.806 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_70/O
                         net (fo=2, routed)           0.574    11.380    i_ariane/id_stage_i/operand_a_q[31]_i_20_1
    SLICE_X52Y15         LUT6 (Prop_lut6_I4_O)        0.298    11.678 f  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.296    11.974    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X53Y15         LUT6 (Prop_lut6_I5_O)        0.124    12.098 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.583    12.680    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X55Y16         LUT3 (Prop_lut3_I2_O)        0.124    12.804 r  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.403    13.207    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X55Y15         LUT5 (Prop_lut5_I0_O)        0.124    13.331 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.760    14.091    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I1_O)        0.124    14.215 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.696    14.911    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X52Y11         LUT5 (Prop_lut5_I4_O)        0.124    15.035 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4/O
                         net (fo=1, routed)           0.642    15.677    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4_n_0
    SLICE_X52Y11         LUT6 (Prop_lut6_I1_O)        0.124    15.801 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.651    16.452    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X42Y12         LUT6 (Prop_lut6_I2_O)        0.124    16.576 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.826    17.402    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X43Y15         LUT4 (Prop_lut4_I0_O)        0.124    17.526 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.119    18.645    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_6[0]
    SLICE_X55Y18         LUT2 (Prop_lut2_I0_O)        0.117    18.762 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.026    19.788    i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X58Y25         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.537    20.615    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X58Y25         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/C
                         clock pessimism              0.567    21.182    
                         clock uncertainty           -0.077    21.105    
    SLICE_X58Y25         FDCE (Setup_fdce_C_CE)      -0.377    20.728    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]
  -------------------------------------------------------------------
                         required time                         20.728    
                         arrival time                         -19.788    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             0.941ns  (required time - arrival time)
  Source:                 i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.606ns  (logic 3.589ns (17.417%)  route 17.017ns (82.583%))
  Logic Levels:           23  (LUT2=1 LUT3=1 LUT4=5 LUT5=6 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns = ( 20.615 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.874    -0.818    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/clk_out1
    SLICE_X106Y34        FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y34        FDCE (Prop_fdce_C_Q)         0.456    -0.362 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/Q
                         net (fo=10, routed)          0.965     0.602    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/wbuffer_data[5][valid][6]
    SLICE_X100Y36        LUT4 (Prop_lut4_I3_O)        0.124     0.726 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9/O
                         net (fo=1, routed)           0.431     1.158    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9_n_0
    SLICE_X97Y36         LUT5 (Prop_lut5_I4_O)        0.124     1.282 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_4/O
                         net (fo=10, routed)          1.327     2.608    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/valid[5]
    SLICE_X93Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.732 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5/O
                         net (fo=2, routed)           1.075     3.808    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5_n_0
    SLICE_X85Y28         LUT5 (Prop_lut5_I4_O)        0.124     3.932 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/commit_pointer_q[0][2]_i_15/O
                         net (fo=1, routed)           1.111     5.043    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_commit_wbuffer_empty
    SLICE_X56Y28         LUT4 (Prop_lut4_I0_O)        0.124     5.167 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_pointer_q[0][2]_i_9/O
                         net (fo=5, routed)           0.977     6.144    i_ariane/issue_stage_i/i_scoreboard/no_st_pending_commit
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124     6.268 f  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9/O
                         net (fo=1, routed)           0.430     6.698    i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9_n_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I1_O)        0.124     6.822 f  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_4/O
                         net (fo=15, routed)          0.478     7.300    i_ariane/issue_stage_i/i_scoreboard/dcsr_q_reg[step]_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.124     7.424 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, routed)          0.699     8.123    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X46Y17         LUT4 (Prop_lut4_I2_O)        0.124     8.247 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=76, routed)          0.787     9.034    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X51Y17         LUT5 (Prop_lut5_I4_O)        0.124     9.158 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.493     9.651    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X51Y16         LUT5 (Prop_lut5_I3_O)        0.124     9.775 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          0.669    10.444    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X51Y13         LUT6 (Prop_lut6_I2_O)        0.124    10.568 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_87/O
                         net (fo=1, routed)           0.000    10.568    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_87_n_0
    SLICE_X51Y13         MUXF7 (Prop_muxf7_I0_O)      0.238    10.806 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_70/O
                         net (fo=2, routed)           0.574    11.380    i_ariane/id_stage_i/operand_a_q[31]_i_20_1
    SLICE_X52Y15         LUT6 (Prop_lut6_I4_O)        0.298    11.678 f  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.296    11.974    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X53Y15         LUT6 (Prop_lut6_I5_O)        0.124    12.098 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.583    12.680    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X55Y16         LUT3 (Prop_lut3_I2_O)        0.124    12.804 r  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.403    13.207    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X55Y15         LUT5 (Prop_lut5_I0_O)        0.124    13.331 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.760    14.091    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I1_O)        0.124    14.215 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.696    14.911    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X52Y11         LUT5 (Prop_lut5_I4_O)        0.124    15.035 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4/O
                         net (fo=1, routed)           0.642    15.677    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4_n_0
    SLICE_X52Y11         LUT6 (Prop_lut6_I1_O)        0.124    15.801 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.651    16.452    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X42Y12         LUT6 (Prop_lut6_I2_O)        0.124    16.576 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.826    17.402    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X43Y15         LUT4 (Prop_lut4_I0_O)        0.124    17.526 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.119    18.645    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_6[0]
    SLICE_X55Y18         LUT2 (Prop_lut2_I0_O)        0.117    18.762 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.026    19.788    i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X58Y25         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.537    20.615    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X58Y25         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/C
                         clock pessimism              0.567    21.182    
                         clock uncertainty           -0.077    21.105    
    SLICE_X58Y25         FDCE (Setup_fdce_C_CE)      -0.377    20.728    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]
  -------------------------------------------------------------------
                         required time                         20.728    
                         arrival time                         -19.788    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             0.941ns  (required time - arrival time)
  Source:                 i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.606ns  (logic 3.589ns (17.417%)  route 17.017ns (82.583%))
  Logic Levels:           23  (LUT2=1 LUT3=1 LUT4=5 LUT5=6 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns = ( 20.615 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.874    -0.818    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/clk_out1
    SLICE_X106Y34        FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y34        FDCE (Prop_fdce_C_Q)         0.456    -0.362 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/Q
                         net (fo=10, routed)          0.965     0.602    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/wbuffer_data[5][valid][6]
    SLICE_X100Y36        LUT4 (Prop_lut4_I3_O)        0.124     0.726 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9/O
                         net (fo=1, routed)           0.431     1.158    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9_n_0
    SLICE_X97Y36         LUT5 (Prop_lut5_I4_O)        0.124     1.282 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_4/O
                         net (fo=10, routed)          1.327     2.608    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/valid[5]
    SLICE_X93Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.732 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5/O
                         net (fo=2, routed)           1.075     3.808    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5_n_0
    SLICE_X85Y28         LUT5 (Prop_lut5_I4_O)        0.124     3.932 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/commit_pointer_q[0][2]_i_15/O
                         net (fo=1, routed)           1.111     5.043    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_commit_wbuffer_empty
    SLICE_X56Y28         LUT4 (Prop_lut4_I0_O)        0.124     5.167 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_pointer_q[0][2]_i_9/O
                         net (fo=5, routed)           0.977     6.144    i_ariane/issue_stage_i/i_scoreboard/no_st_pending_commit
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124     6.268 r  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9/O
                         net (fo=1, routed)           0.430     6.698    i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9_n_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I1_O)        0.124     6.822 r  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_4/O
                         net (fo=15, routed)          0.478     7.300    i_ariane/issue_stage_i/i_scoreboard/dcsr_q_reg[step]_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.124     7.424 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, routed)          0.699     8.123    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X46Y17         LUT4 (Prop_lut4_I2_O)        0.124     8.247 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=76, routed)          0.787     9.034    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X51Y17         LUT5 (Prop_lut5_I4_O)        0.124     9.158 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.493     9.651    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X51Y16         LUT5 (Prop_lut5_I3_O)        0.124     9.775 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          0.669    10.444    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X51Y13         LUT6 (Prop_lut6_I2_O)        0.124    10.568 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_87/O
                         net (fo=1, routed)           0.000    10.568    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_87_n_0
    SLICE_X51Y13         MUXF7 (Prop_muxf7_I0_O)      0.238    10.806 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_70/O
                         net (fo=2, routed)           0.574    11.380    i_ariane/id_stage_i/operand_a_q[31]_i_20_1
    SLICE_X52Y15         LUT6 (Prop_lut6_I4_O)        0.298    11.678 f  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.296    11.974    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X53Y15         LUT6 (Prop_lut6_I5_O)        0.124    12.098 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.583    12.680    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X55Y16         LUT3 (Prop_lut3_I2_O)        0.124    12.804 r  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.403    13.207    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X55Y15         LUT5 (Prop_lut5_I0_O)        0.124    13.331 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.760    14.091    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I1_O)        0.124    14.215 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.696    14.911    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X52Y11         LUT5 (Prop_lut5_I4_O)        0.124    15.035 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4/O
                         net (fo=1, routed)           0.642    15.677    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4_n_0
    SLICE_X52Y11         LUT6 (Prop_lut6_I1_O)        0.124    15.801 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.651    16.452    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X42Y12         LUT6 (Prop_lut6_I2_O)        0.124    16.576 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.826    17.402    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X43Y15         LUT4 (Prop_lut4_I0_O)        0.124    17.526 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.119    18.645    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_6[0]
    SLICE_X55Y18         LUT2 (Prop_lut2_I0_O)        0.117    18.762 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.026    19.788    i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X58Y25         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.537    20.615    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X58Y25         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/C
                         clock pessimism              0.567    21.182    
                         clock uncertainty           -0.077    21.105    
    SLICE_X58Y25         FDCE (Setup_fdce_C_CE)      -0.377    20.728    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]
  -------------------------------------------------------------------
                         required time                         20.728    
                         arrival time                         -19.788    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             0.941ns  (required time - arrival time)
  Source:                 i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.606ns  (logic 3.589ns (17.417%)  route 17.017ns (82.583%))
  Logic Levels:           23  (LUT2=1 LUT3=1 LUT4=5 LUT5=6 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns = ( 20.615 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.874    -0.818    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/clk_out1
    SLICE_X106Y34        FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y34        FDCE (Prop_fdce_C_Q)         0.456    -0.362 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/Q
                         net (fo=10, routed)          0.965     0.602    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/wbuffer_data[5][valid][6]
    SLICE_X100Y36        LUT4 (Prop_lut4_I3_O)        0.124     0.726 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9/O
                         net (fo=1, routed)           0.431     1.158    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9_n_0
    SLICE_X97Y36         LUT5 (Prop_lut5_I4_O)        0.124     1.282 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_4/O
                         net (fo=10, routed)          1.327     2.608    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/valid[5]
    SLICE_X93Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.732 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5/O
                         net (fo=2, routed)           1.075     3.808    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5_n_0
    SLICE_X85Y28         LUT5 (Prop_lut5_I4_O)        0.124     3.932 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/commit_pointer_q[0][2]_i_15/O
                         net (fo=1, routed)           1.111     5.043    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_commit_wbuffer_empty
    SLICE_X56Y28         LUT4 (Prop_lut4_I0_O)        0.124     5.167 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_pointer_q[0][2]_i_9/O
                         net (fo=5, routed)           0.977     6.144    i_ariane/issue_stage_i/i_scoreboard/no_st_pending_commit
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124     6.268 f  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9/O
                         net (fo=1, routed)           0.430     6.698    i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9_n_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I1_O)        0.124     6.822 f  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_4/O
                         net (fo=15, routed)          0.478     7.300    i_ariane/issue_stage_i/i_scoreboard/dcsr_q_reg[step]_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.124     7.424 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, routed)          0.699     8.123    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X46Y17         LUT4 (Prop_lut4_I2_O)        0.124     8.247 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=76, routed)          0.787     9.034    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X51Y17         LUT5 (Prop_lut5_I4_O)        0.124     9.158 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.493     9.651    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X51Y16         LUT5 (Prop_lut5_I3_O)        0.124     9.775 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          0.669    10.444    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X51Y13         LUT6 (Prop_lut6_I2_O)        0.124    10.568 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_87/O
                         net (fo=1, routed)           0.000    10.568    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_87_n_0
    SLICE_X51Y13         MUXF7 (Prop_muxf7_I0_O)      0.238    10.806 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_70/O
                         net (fo=2, routed)           0.574    11.380    i_ariane/id_stage_i/operand_a_q[31]_i_20_1
    SLICE_X52Y15         LUT6 (Prop_lut6_I4_O)        0.298    11.678 f  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.296    11.974    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X53Y15         LUT6 (Prop_lut6_I5_O)        0.124    12.098 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.583    12.680    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X55Y16         LUT3 (Prop_lut3_I2_O)        0.124    12.804 r  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.403    13.207    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X55Y15         LUT5 (Prop_lut5_I0_O)        0.124    13.331 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.760    14.091    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I1_O)        0.124    14.215 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.696    14.911    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X52Y11         LUT5 (Prop_lut5_I4_O)        0.124    15.035 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4/O
                         net (fo=1, routed)           0.642    15.677    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4_n_0
    SLICE_X52Y11         LUT6 (Prop_lut6_I1_O)        0.124    15.801 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.651    16.452    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X42Y12         LUT6 (Prop_lut6_I2_O)        0.124    16.576 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.826    17.402    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X43Y15         LUT4 (Prop_lut4_I0_O)        0.124    17.526 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.119    18.645    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_6[0]
    SLICE_X55Y18         LUT2 (Prop_lut2_I0_O)        0.117    18.762 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.026    19.788    i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X58Y25         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.537    20.615    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X58Y25         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/C
                         clock pessimism              0.567    21.182    
                         clock uncertainty           -0.077    21.105    
    SLICE_X58Y25         FDCE (Setup_fdce_C_CE)      -0.377    20.728    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]
  -------------------------------------------------------------------
                         required time                         20.728    
                         arrival time                         -19.788    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             0.941ns  (required time - arrival time)
  Source:                 i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.606ns  (logic 3.589ns (17.417%)  route 17.017ns (82.583%))
  Logic Levels:           23  (LUT2=1 LUT3=1 LUT4=5 LUT5=6 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns = ( 20.615 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.874    -0.818    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/clk_out1
    SLICE_X106Y34        FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y34        FDCE (Prop_fdce_C_Q)         0.456    -0.362 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/Q
                         net (fo=10, routed)          0.965     0.602    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/wbuffer_data[5][valid][6]
    SLICE_X100Y36        LUT4 (Prop_lut4_I3_O)        0.124     0.726 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9/O
                         net (fo=1, routed)           0.431     1.158    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9_n_0
    SLICE_X97Y36         LUT5 (Prop_lut5_I4_O)        0.124     1.282 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_4/O
                         net (fo=10, routed)          1.327     2.608    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/valid[5]
    SLICE_X93Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.732 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5/O
                         net (fo=2, routed)           1.075     3.808    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5_n_0
    SLICE_X85Y28         LUT5 (Prop_lut5_I4_O)        0.124     3.932 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/commit_pointer_q[0][2]_i_15/O
                         net (fo=1, routed)           1.111     5.043    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_commit_wbuffer_empty
    SLICE_X56Y28         LUT4 (Prop_lut4_I0_O)        0.124     5.167 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_pointer_q[0][2]_i_9/O
                         net (fo=5, routed)           0.977     6.144    i_ariane/issue_stage_i/i_scoreboard/no_st_pending_commit
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124     6.268 r  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9/O
                         net (fo=1, routed)           0.430     6.698    i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9_n_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I1_O)        0.124     6.822 r  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_4/O
                         net (fo=15, routed)          0.478     7.300    i_ariane/issue_stage_i/i_scoreboard/dcsr_q_reg[step]_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.124     7.424 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, routed)          0.699     8.123    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X46Y17         LUT4 (Prop_lut4_I2_O)        0.124     8.247 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=76, routed)          0.787     9.034    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X51Y17         LUT5 (Prop_lut5_I4_O)        0.124     9.158 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.493     9.651    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X51Y16         LUT5 (Prop_lut5_I3_O)        0.124     9.775 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          0.669    10.444    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X51Y13         LUT6 (Prop_lut6_I2_O)        0.124    10.568 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_87/O
                         net (fo=1, routed)           0.000    10.568    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_87_n_0
    SLICE_X51Y13         MUXF7 (Prop_muxf7_I0_O)      0.238    10.806 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_70/O
                         net (fo=2, routed)           0.574    11.380    i_ariane/id_stage_i/operand_a_q[31]_i_20_1
    SLICE_X52Y15         LUT6 (Prop_lut6_I4_O)        0.298    11.678 f  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.296    11.974    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X53Y15         LUT6 (Prop_lut6_I5_O)        0.124    12.098 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.583    12.680    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X55Y16         LUT3 (Prop_lut3_I2_O)        0.124    12.804 r  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.403    13.207    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X55Y15         LUT5 (Prop_lut5_I0_O)        0.124    13.331 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.760    14.091    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I1_O)        0.124    14.215 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.696    14.911    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X52Y11         LUT5 (Prop_lut5_I4_O)        0.124    15.035 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4/O
                         net (fo=1, routed)           0.642    15.677    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4_n_0
    SLICE_X52Y11         LUT6 (Prop_lut6_I1_O)        0.124    15.801 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.651    16.452    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X42Y12         LUT6 (Prop_lut6_I2_O)        0.124    16.576 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.826    17.402    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X43Y15         LUT4 (Prop_lut4_I0_O)        0.124    17.526 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.119    18.645    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_6[0]
    SLICE_X55Y18         LUT2 (Prop_lut2_I0_O)        0.117    18.762 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.026    19.788    i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X58Y25         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.537    20.615    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X58Y25         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/C
                         clock pessimism              0.567    21.182    
                         clock uncertainty           -0.077    21.105    
    SLICE_X58Y25         FDCE (Setup_fdce_C_CE)      -0.377    20.728    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]
  -------------------------------------------------------------------
                         required time                         20.728    
                         arrival time                         -19.788    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             0.941ns  (required time - arrival time)
  Source:                 i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.606ns  (logic 3.589ns (17.417%)  route 17.017ns (82.583%))
  Logic Levels:           23  (LUT2=1 LUT3=1 LUT4=5 LUT5=6 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns = ( 20.615 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.874    -0.818    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/clk_out1
    SLICE_X106Y34        FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y34        FDCE (Prop_fdce_C_Q)         0.456    -0.362 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/Q
                         net (fo=10, routed)          0.965     0.602    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/wbuffer_data[5][valid][6]
    SLICE_X100Y36        LUT4 (Prop_lut4_I3_O)        0.124     0.726 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9/O
                         net (fo=1, routed)           0.431     1.158    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9_n_0
    SLICE_X97Y36         LUT5 (Prop_lut5_I4_O)        0.124     1.282 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_4/O
                         net (fo=10, routed)          1.327     2.608    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/valid[5]
    SLICE_X93Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.732 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5/O
                         net (fo=2, routed)           1.075     3.808    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5_n_0
    SLICE_X85Y28         LUT5 (Prop_lut5_I4_O)        0.124     3.932 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/commit_pointer_q[0][2]_i_15/O
                         net (fo=1, routed)           1.111     5.043    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_commit_wbuffer_empty
    SLICE_X56Y28         LUT4 (Prop_lut4_I0_O)        0.124     5.167 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_pointer_q[0][2]_i_9/O
                         net (fo=5, routed)           0.977     6.144    i_ariane/issue_stage_i/i_scoreboard/no_st_pending_commit
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124     6.268 f  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9/O
                         net (fo=1, routed)           0.430     6.698    i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9_n_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I1_O)        0.124     6.822 f  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_4/O
                         net (fo=15, routed)          0.478     7.300    i_ariane/issue_stage_i/i_scoreboard/dcsr_q_reg[step]_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.124     7.424 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, routed)          0.699     8.123    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X46Y17         LUT4 (Prop_lut4_I2_O)        0.124     8.247 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=76, routed)          0.787     9.034    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X51Y17         LUT5 (Prop_lut5_I4_O)        0.124     9.158 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.493     9.651    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X51Y16         LUT5 (Prop_lut5_I3_O)        0.124     9.775 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          0.669    10.444    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X51Y13         LUT6 (Prop_lut6_I2_O)        0.124    10.568 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_87/O
                         net (fo=1, routed)           0.000    10.568    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_87_n_0
    SLICE_X51Y13         MUXF7 (Prop_muxf7_I0_O)      0.238    10.806 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_70/O
                         net (fo=2, routed)           0.574    11.380    i_ariane/id_stage_i/operand_a_q[31]_i_20_1
    SLICE_X52Y15         LUT6 (Prop_lut6_I4_O)        0.298    11.678 f  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.296    11.974    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X53Y15         LUT6 (Prop_lut6_I5_O)        0.124    12.098 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.583    12.680    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X55Y16         LUT3 (Prop_lut3_I2_O)        0.124    12.804 r  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.403    13.207    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X55Y15         LUT5 (Prop_lut5_I0_O)        0.124    13.331 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.760    14.091    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I1_O)        0.124    14.215 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.696    14.911    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X52Y11         LUT5 (Prop_lut5_I4_O)        0.124    15.035 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4/O
                         net (fo=1, routed)           0.642    15.677    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4_n_0
    SLICE_X52Y11         LUT6 (Prop_lut6_I1_O)        0.124    15.801 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.651    16.452    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X42Y12         LUT6 (Prop_lut6_I2_O)        0.124    16.576 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.826    17.402    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X43Y15         LUT4 (Prop_lut4_I0_O)        0.124    17.526 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.119    18.645    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_6[0]
    SLICE_X55Y18         LUT2 (Prop_lut2_I0_O)        0.117    18.762 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.026    19.788    i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X58Y25         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.537    20.615    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X58Y25         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/C
                         clock pessimism              0.567    21.182    
                         clock uncertainty           -0.077    21.105    
    SLICE_X58Y25         FDCE (Setup_fdce_C_CE)      -0.377    20.728    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]
  -------------------------------------------------------------------
                         required time                         20.728    
                         arrival time                         -19.788    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             0.941ns  (required time - arrival time)
  Source:                 i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.606ns  (logic 3.589ns (17.417%)  route 17.017ns (82.583%))
  Logic Levels:           23  (LUT2=1 LUT3=1 LUT4=5 LUT5=6 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns = ( 20.615 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.874    -0.818    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/clk_out1
    SLICE_X106Y34        FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y34        FDCE (Prop_fdce_C_Q)         0.456    -0.362 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/Q
                         net (fo=10, routed)          0.965     0.602    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/wbuffer_data[5][valid][6]
    SLICE_X100Y36        LUT4 (Prop_lut4_I3_O)        0.124     0.726 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9/O
                         net (fo=1, routed)           0.431     1.158    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9_n_0
    SLICE_X97Y36         LUT5 (Prop_lut5_I4_O)        0.124     1.282 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_4/O
                         net (fo=10, routed)          1.327     2.608    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/valid[5]
    SLICE_X93Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.732 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5/O
                         net (fo=2, routed)           1.075     3.808    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5_n_0
    SLICE_X85Y28         LUT5 (Prop_lut5_I4_O)        0.124     3.932 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/commit_pointer_q[0][2]_i_15/O
                         net (fo=1, routed)           1.111     5.043    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_commit_wbuffer_empty
    SLICE_X56Y28         LUT4 (Prop_lut4_I0_O)        0.124     5.167 r  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_pointer_q[0][2]_i_9/O
                         net (fo=5, routed)           0.977     6.144    i_ariane/issue_stage_i/i_scoreboard/no_st_pending_commit
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124     6.268 r  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9/O
                         net (fo=1, routed)           0.430     6.698    i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9_n_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I1_O)        0.124     6.822 r  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_4/O
                         net (fo=15, routed)          0.478     7.300    i_ariane/issue_stage_i/i_scoreboard/dcsr_q_reg[step]_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.124     7.424 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, routed)          0.699     8.123    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X46Y17         LUT4 (Prop_lut4_I2_O)        0.124     8.247 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=76, routed)          0.787     9.034    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X51Y17         LUT5 (Prop_lut5_I4_O)        0.124     9.158 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.493     9.651    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X51Y16         LUT5 (Prop_lut5_I3_O)        0.124     9.775 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_6/O
                         net (fo=55, routed)          0.669    10.444    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X51Y13         LUT6 (Prop_lut6_I2_O)        0.124    10.568 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_87/O
                         net (fo=1, routed)           0.000    10.568    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_87_n_0
    SLICE_X51Y13         MUXF7 (Prop_muxf7_I0_O)      0.238    10.806 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_70/O
                         net (fo=2, routed)           0.574    11.380    i_ariane/id_stage_i/operand_a_q[31]_i_20_1
    SLICE_X52Y15         LUT6 (Prop_lut6_I4_O)        0.298    11.678 f  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.296    11.974    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X53Y15         LUT6 (Prop_lut6_I5_O)        0.124    12.098 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.583    12.680    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X55Y16         LUT3 (Prop_lut3_I2_O)        0.124    12.804 r  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.403    13.207    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X55Y15         LUT5 (Prop_lut5_I0_O)        0.124    13.331 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.760    14.091    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I1_O)        0.124    14.215 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.696    14.911    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X52Y11         LUT5 (Prop_lut5_I4_O)        0.124    15.035 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4/O
                         net (fo=1, routed)           0.642    15.677    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4_n_0
    SLICE_X52Y11         LUT6 (Prop_lut6_I1_O)        0.124    15.801 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.651    16.452    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X42Y12         LUT6 (Prop_lut6_I2_O)        0.124    16.576 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.826    17.402    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X43Y15         LUT4 (Prop_lut4_I0_O)        0.124    17.526 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.119    18.645    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_6[0]
    SLICE_X55Y18         LUT2 (Prop_lut2_I0_O)        0.117    18.762 f  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.026    19.788    i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X58Y25         FDCE                                         f  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.537    20.615    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X58Y25         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/C
                         clock pessimism              0.567    21.182    
                         clock uncertainty           -0.077    21.105    
    SLICE_X58Y25         FDCE (Setup_fdce_C_CE)      -0.377    20.728    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]
  -------------------------------------------------------------------
                         required time                         20.728    
                         arrival time                         -19.788    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             0.941ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][1]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.721ns  (logic 0.419ns (58.118%)  route 0.302ns (41.882%))
  Logic Levels:           0  
  Clock Path Skew:        -8.588ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 109.632 - 111.111 ) 
    Source Clock Delay      (SCD):    7.108ns = ( 107.108 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.848   107.108    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X110Y74        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y74        FDCE (Prop_fdce_C_Q)         0.419   107.527 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][1]/Q
                         net (fo=1, routed)           0.302   107.829    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[1]
    SLICE_X109Y74        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.666   109.632    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X109Y74        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][1]/C
                         clock pessimism              0.000   109.632    
                         clock uncertainty           -0.595   109.037    
    SLICE_X109Y74        FDCE (Setup_fdce_C_D)       -0.266   108.771    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][1]
  -------------------------------------------------------------------
                         required time                        108.771    
                         arrival time                        -107.829    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             0.941ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][1]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.721ns  (logic 0.419ns (58.118%)  route 0.302ns (41.882%))
  Logic Levels:           0  
  Clock Path Skew:        -8.588ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 109.632 - 111.111 ) 
    Source Clock Delay      (SCD):    7.108ns = ( 107.108 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.848   107.108    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X110Y74        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y74        FDCE (Prop_fdce_C_Q)         0.419   107.527 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][1]/Q
                         net (fo=1, routed)           0.302   107.829    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[1]
    SLICE_X109Y74        FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.666   109.632    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X109Y74        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][1]/C
                         clock pessimism              0.000   109.632    
                         clock uncertainty           -0.595   109.037    
    SLICE_X109Y74        FDCE (Setup_fdce_C_D)       -0.266   108.771    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][1]
  -------------------------------------------------------------------
                         required time                        108.771    
                         arrival time                        -107.829    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             0.943ns  (required time - arrival time)
  Source:                 i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.604ns  (logic 3.596ns (17.453%)  route 17.008ns (82.547%))
  Logic Levels:           23  (LUT2=1 LUT3=1 LUT4=5 LUT5=6 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns = ( 20.615 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.874    -0.818    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/clk_out1
    SLICE_X106Y34        FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y34        FDCE (Prop_fdce_C_Q)         0.456    -0.362 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/Q
                         net (fo=10, routed)          0.965     0.602    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/wbuffer_data[5][valid][6]
    SLICE_X100Y36        LUT4 (Prop_lut4_I3_O)        0.124     0.726 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9/O
                         net (fo=1, routed)           0.431     1.158    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9_n_0
    SLICE_X97Y36         LUT5 (Prop_lut5_I4_O)        0.124     1.282 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_4/O
                         net (fo=10, routed)          1.327     2.608    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/valid[5]
    SLICE_X93Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.732 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5/O
                         net (fo=2, routed)           1.075     3.808    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5_n_0
    SLICE_X85Y28         LUT5 (Prop_lut5_I4_O)        0.124     3.932 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/commit_pointer_q[0][2]_i_15/O
                         net (fo=1, routed)           1.111     5.043    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_commit_wbuffer_empty
    SLICE_X56Y28         LUT4 (Prop_lut4_I0_O)        0.124     5.167 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_pointer_q[0][2]_i_9/O
                         net (fo=5, routed)           0.977     6.144    i_ariane/issue_stage_i/i_scoreboard/no_st_pending_commit
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124     6.268 f  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9/O
                         net (fo=1, routed)           0.430     6.698    i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9_n_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I1_O)        0.124     6.822 f  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_4/O
                         net (fo=15, routed)          0.478     7.300    i_ariane/issue_stage_i/i_scoreboard/dcsr_q_reg[step]_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.124     7.424 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, routed)          0.699     8.123    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X46Y17         LUT4 (Prop_lut4_I2_O)        0.124     8.247 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=76, routed)          0.787     9.034    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X51Y17         LUT5 (Prop_lut5_I4_O)        0.124     9.158 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.498     9.656    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X51Y16         LUT5 (Prop_lut5_I3_O)        0.124     9.780 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          0.655    10.434    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X51Y13         LUT6 (Prop_lut6_I3_O)        0.124    10.558 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88/O
                         net (fo=1, routed)           0.000    10.558    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88_n_0
    SLICE_X51Y13         MUXF7 (Prop_muxf7_I1_O)      0.245    10.803 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_70/O
                         net (fo=2, routed)           0.574    11.378    i_ariane/id_stage_i/operand_a_q[31]_i_20_1
    SLICE_X52Y15         LUT6 (Prop_lut6_I4_O)        0.298    11.676 r  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.296    11.972    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X53Y15         LUT6 (Prop_lut6_I5_O)        0.124    12.096 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.583    12.678    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X55Y16         LUT3 (Prop_lut3_I2_O)        0.124    12.802 f  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.403    13.205    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X55Y15         LUT5 (Prop_lut5_I0_O)        0.124    13.329 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.760    14.089    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I1_O)        0.124    14.213 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.696    14.909    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X52Y11         LUT5 (Prop_lut5_I4_O)        0.124    15.033 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4/O
                         net (fo=1, routed)           0.642    15.675    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4_n_0
    SLICE_X52Y11         LUT6 (Prop_lut6_I1_O)        0.124    15.799 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.651    16.450    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X42Y12         LUT6 (Prop_lut6_I2_O)        0.124    16.574 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.826    17.399    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X43Y15         LUT4 (Prop_lut4_I0_O)        0.124    17.523 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.119    18.642    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_6[0]
    SLICE_X55Y18         LUT2 (Prop_lut2_I0_O)        0.117    18.759 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.026    19.785    i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X58Y25         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.537    20.615    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X58Y25         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/C
                         clock pessimism              0.567    21.182    
                         clock uncertainty           -0.077    21.105    
    SLICE_X58Y25         FDCE (Setup_fdce_C_CE)      -0.377    20.728    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]
  -------------------------------------------------------------------
                         required time                         20.728    
                         arrival time                         -19.785    
  -------------------------------------------------------------------
                         slack                                  0.943    

Slack (MET) :             0.943ns  (required time - arrival time)
  Source:                 i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.604ns  (logic 3.596ns (17.453%)  route 17.008ns (82.547%))
  Logic Levels:           23  (LUT2=1 LUT3=1 LUT4=5 LUT5=6 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns = ( 20.615 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.874    -0.818    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/clk_out1
    SLICE_X106Y34        FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y34        FDCE (Prop_fdce_C_Q)         0.456    -0.362 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/Q
                         net (fo=10, routed)          0.965     0.602    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/wbuffer_data[5][valid][6]
    SLICE_X100Y36        LUT4 (Prop_lut4_I3_O)        0.124     0.726 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9/O
                         net (fo=1, routed)           0.431     1.158    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9_n_0
    SLICE_X97Y36         LUT5 (Prop_lut5_I4_O)        0.124     1.282 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_4/O
                         net (fo=10, routed)          1.327     2.608    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/valid[5]
    SLICE_X93Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.732 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5/O
                         net (fo=2, routed)           1.075     3.808    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5_n_0
    SLICE_X85Y28         LUT5 (Prop_lut5_I4_O)        0.124     3.932 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/commit_pointer_q[0][2]_i_15/O
                         net (fo=1, routed)           1.111     5.043    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_commit_wbuffer_empty
    SLICE_X56Y28         LUT4 (Prop_lut4_I0_O)        0.124     5.167 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_pointer_q[0][2]_i_9/O
                         net (fo=5, routed)           0.977     6.144    i_ariane/issue_stage_i/i_scoreboard/no_st_pending_commit
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124     6.268 f  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9/O
                         net (fo=1, routed)           0.430     6.698    i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9_n_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I1_O)        0.124     6.822 f  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_4/O
                         net (fo=15, routed)          0.478     7.300    i_ariane/issue_stage_i/i_scoreboard/dcsr_q_reg[step]_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.124     7.424 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, routed)          0.699     8.123    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X46Y17         LUT4 (Prop_lut4_I2_O)        0.124     8.247 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=76, routed)          0.787     9.034    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X51Y17         LUT5 (Prop_lut5_I4_O)        0.124     9.158 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.498     9.656    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X51Y16         LUT5 (Prop_lut5_I3_O)        0.124     9.780 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          0.655    10.434    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X51Y13         LUT6 (Prop_lut6_I3_O)        0.124    10.558 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88/O
                         net (fo=1, routed)           0.000    10.558    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88_n_0
    SLICE_X51Y13         MUXF7 (Prop_muxf7_I1_O)      0.245    10.803 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_70/O
                         net (fo=2, routed)           0.574    11.378    i_ariane/id_stage_i/operand_a_q[31]_i_20_1
    SLICE_X52Y15         LUT6 (Prop_lut6_I4_O)        0.298    11.676 r  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.296    11.972    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X53Y15         LUT6 (Prop_lut6_I5_O)        0.124    12.096 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.583    12.678    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X55Y16         LUT3 (Prop_lut3_I2_O)        0.124    12.802 f  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.403    13.205    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X55Y15         LUT5 (Prop_lut5_I0_O)        0.124    13.329 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.760    14.089    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I1_O)        0.124    14.213 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.696    14.909    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X52Y11         LUT5 (Prop_lut5_I4_O)        0.124    15.033 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4/O
                         net (fo=1, routed)           0.642    15.675    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4_n_0
    SLICE_X52Y11         LUT6 (Prop_lut6_I1_O)        0.124    15.799 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.651    16.450    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X42Y12         LUT6 (Prop_lut6_I2_O)        0.124    16.574 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.826    17.399    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X43Y15         LUT4 (Prop_lut4_I0_O)        0.124    17.523 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.119    18.642    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_6[0]
    SLICE_X55Y18         LUT2 (Prop_lut2_I0_O)        0.117    18.759 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.026    19.785    i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X58Y25         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.537    20.615    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X58Y25         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/C
                         clock pessimism              0.567    21.182    
                         clock uncertainty           -0.077    21.105    
    SLICE_X58Y25         FDCE (Setup_fdce_C_CE)      -0.377    20.728    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]
  -------------------------------------------------------------------
                         required time                         20.728    
                         arrival time                         -19.785    
  -------------------------------------------------------------------
                         slack                                  0.943    

Slack (MET) :             0.943ns  (required time - arrival time)
  Source:                 i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.604ns  (logic 3.596ns (17.453%)  route 17.008ns (82.547%))
  Logic Levels:           23  (LUT2=1 LUT3=1 LUT4=5 LUT5=6 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns = ( 20.615 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.874    -0.818    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/clk_out1
    SLICE_X106Y34        FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y34        FDCE (Prop_fdce_C_Q)         0.456    -0.362 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/Q
                         net (fo=10, routed)          0.965     0.602    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/wbuffer_data[5][valid][6]
    SLICE_X100Y36        LUT4 (Prop_lut4_I3_O)        0.124     0.726 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9/O
                         net (fo=1, routed)           0.431     1.158    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9_n_0
    SLICE_X97Y36         LUT5 (Prop_lut5_I4_O)        0.124     1.282 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_4/O
                         net (fo=10, routed)          1.327     2.608    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/valid[5]
    SLICE_X93Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.732 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5/O
                         net (fo=2, routed)           1.075     3.808    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5_n_0
    SLICE_X85Y28         LUT5 (Prop_lut5_I4_O)        0.124     3.932 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/commit_pointer_q[0][2]_i_15/O
                         net (fo=1, routed)           1.111     5.043    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_commit_wbuffer_empty
    SLICE_X56Y28         LUT4 (Prop_lut4_I0_O)        0.124     5.167 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_pointer_q[0][2]_i_9/O
                         net (fo=5, routed)           0.977     6.144    i_ariane/issue_stage_i/i_scoreboard/no_st_pending_commit
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124     6.268 f  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9/O
                         net (fo=1, routed)           0.430     6.698    i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9_n_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I1_O)        0.124     6.822 f  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_4/O
                         net (fo=15, routed)          0.478     7.300    i_ariane/issue_stage_i/i_scoreboard/dcsr_q_reg[step]_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.124     7.424 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, routed)          0.699     8.123    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X46Y17         LUT4 (Prop_lut4_I2_O)        0.124     8.247 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=76, routed)          0.787     9.034    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X51Y17         LUT5 (Prop_lut5_I4_O)        0.124     9.158 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.498     9.656    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X51Y16         LUT5 (Prop_lut5_I3_O)        0.124     9.780 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          0.655    10.434    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X51Y13         LUT6 (Prop_lut6_I3_O)        0.124    10.558 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88/O
                         net (fo=1, routed)           0.000    10.558    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88_n_0
    SLICE_X51Y13         MUXF7 (Prop_muxf7_I1_O)      0.245    10.803 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_70/O
                         net (fo=2, routed)           0.574    11.378    i_ariane/id_stage_i/operand_a_q[31]_i_20_1
    SLICE_X52Y15         LUT6 (Prop_lut6_I4_O)        0.298    11.676 r  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.296    11.972    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X53Y15         LUT6 (Prop_lut6_I5_O)        0.124    12.096 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.583    12.678    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X55Y16         LUT3 (Prop_lut3_I2_O)        0.124    12.802 f  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.403    13.205    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X55Y15         LUT5 (Prop_lut5_I0_O)        0.124    13.329 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.760    14.089    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I1_O)        0.124    14.213 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.696    14.909    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X52Y11         LUT5 (Prop_lut5_I4_O)        0.124    15.033 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4/O
                         net (fo=1, routed)           0.642    15.675    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4_n_0
    SLICE_X52Y11         LUT6 (Prop_lut6_I1_O)        0.124    15.799 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.651    16.450    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X42Y12         LUT6 (Prop_lut6_I2_O)        0.124    16.574 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.826    17.399    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X43Y15         LUT4 (Prop_lut4_I0_O)        0.124    17.523 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.119    18.642    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_6[0]
    SLICE_X55Y18         LUT2 (Prop_lut2_I0_O)        0.117    18.759 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.026    19.785    i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X58Y25         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.537    20.615    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X58Y25         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/C
                         clock pessimism              0.567    21.182    
                         clock uncertainty           -0.077    21.105    
    SLICE_X58Y25         FDCE (Setup_fdce_C_CE)      -0.377    20.728    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]
  -------------------------------------------------------------------
                         required time                         20.728    
                         arrival time                         -19.785    
  -------------------------------------------------------------------
                         slack                                  0.943    

Slack (MET) :             0.943ns  (required time - arrival time)
  Source:                 i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.604ns  (logic 3.596ns (17.453%)  route 17.008ns (82.547%))
  Logic Levels:           23  (LUT2=1 LUT3=1 LUT4=5 LUT5=6 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns = ( 20.615 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.874    -0.818    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/clk_out1
    SLICE_X106Y34        FDCE                                         r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y34        FDCE (Prop_fdce_C_Q)         0.456    -0.362 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[5][valid][6]/Q
                         net (fo=10, routed)          0.965     0.602    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/wbuffer_data[5][valid][6]
    SLICE_X100Y36        LUT4 (Prop_lut4_I3_O)        0.124     0.726 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9/O
                         net (fo=1, routed)           0.431     1.158    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_9_n_0
    SLICE_X97Y36         LUT5 (Prop_lut5_I4_O)        0.124     1.282 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_int_rr.rr_q[2]_i_4/O
                         net (fo=10, routed)          1.327     2.608    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/valid[5]
    SLICE_X93Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.732 r  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5/O
                         net (fo=2, routed)           1.075     3.808    i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/FSM_sequential_state_q[1]_i_5_n_0
    SLICE_X85Y28         LUT5 (Prop_lut5_I4_O)        0.124     3.932 f  i_ariane/i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/commit_pointer_q[0][2]_i_15/O
                         net (fo=1, routed)           1.111     5.043    i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/dcache_commit_wbuffer_empty
    SLICE_X56Y28         LUT4 (Prop_lut4_I0_O)        0.124     5.167 f  i_ariane/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/commit_pointer_q[0][2]_i_9/O
                         net (fo=5, routed)           0.977     6.144    i_ariane/issue_stage_i/i_scoreboard/no_st_pending_commit
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124     6.268 f  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9/O
                         net (fo=1, routed)           0.430     6.698    i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_9_n_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I1_O)        0.124     6.822 f  i_ariane/issue_stage_i/i_scoreboard/dpc_q[8]_i_4/O
                         net (fo=15, routed)          0.478     7.300    i_ariane/issue_stage_i/i_scoreboard/dcsr_q_reg[step]_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.124     7.424 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, routed)          0.699     8.123    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X46Y17         LUT4 (Prop_lut4_I2_O)        0.124     8.247 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=76, routed)          0.787     9.034    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X51Y17         LUT5 (Prop_lut5_I4_O)        0.124     9.158 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.498     9.656    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X51Y16         LUT5 (Prop_lut5_I3_O)        0.124     9.780 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          0.655    10.434    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X51Y13         LUT6 (Prop_lut6_I3_O)        0.124    10.558 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88/O
                         net (fo=1, routed)           0.000    10.558    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_88_n_0
    SLICE_X51Y13         MUXF7 (Prop_muxf7_I1_O)      0.245    10.803 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_70/O
                         net (fo=2, routed)           0.574    11.378    i_ariane/id_stage_i/operand_a_q[31]_i_20_1
    SLICE_X52Y15         LUT6 (Prop_lut6_I4_O)        0.298    11.676 r  i_ariane/id_stage_i/operand_b_q[31]_i_43/O
                         net (fo=1, routed)           0.296    11.972    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_21
    SLICE_X53Y15         LUT6 (Prop_lut6_I5_O)        0.124    12.096 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_29/O
                         net (fo=33, routed)          0.583    12.678    i_ariane/id_stage_i/operand_b_q[31]_i_10[0]
    SLICE_X55Y16         LUT3 (Prop_lut3_I2_O)        0.124    12.802 f  i_ariane/id_stage_i/operand_b_q[31]_i_21/O
                         net (fo=1, routed)           0.403    13.205    i_ariane/issue_stage_i/i_scoreboard/operand_b_q_reg[0]_i_3_0
    SLICE_X55Y15         LUT5 (Prop_lut5_I0_O)        0.124    13.329 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10/O
                         net (fo=33, routed)          0.760    14.089    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_10_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I1_O)        0.124    14.213 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_11/O
                         net (fo=3, routed)           0.696    14.909    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X52Y11         LUT5 (Prop_lut5_I4_O)        0.124    15.033 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4/O
                         net (fo=1, routed)           0.642    15.675    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_4_n_0
    SLICE_X52Y11         LUT6 (Prop_lut6_I1_O)        0.124    15.799 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.651    16.450    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X42Y12         LUT6 (Prop_lut6_I2_O)        0.124    16.574 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=38, routed)          0.826    17.399    i_ariane/issue_stage_i/i_scoreboard/issue_en
    SLICE_X43Y15         LUT4 (Prop_lut4_I0_O)        0.124    17.523 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][fu][2]_i_1/O
                         net (fo=50, routed)          1.119    18.642    i_ariane/issue_stage_i/i_scoreboard/issue_pointer_q_reg[0]_6[0]
    SLICE_X55Y18         LUT2 (Prop_lut2_I0_O)        0.117    18.759 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1/O
                         net (fo=64, routed)          1.026    19.785    i_ariane/issue_stage_i/i_scoreboard/mem_q[2][sbe][bp][predict_address][31]_i_1_n_0
    SLICE_X58Y25         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=23031, routed)       1.537    20.615    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X58Y25         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]/C
                         clock pessimism              0.567    21.182    
                         clock uncertainty           -0.077    21.105    
    SLICE_X58Y25         FDCE (Setup_fdce_C_CE)      -0.377    20.728    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][result][24]
  -------------------------------------------------------------------
                         required time                         20.728    
                         arrival time                         -19.785    
  -------------------------------------------------------------------
                         slack                                  0.943    




