// Seed: 1152005126
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
endmodule
module module_1 #(
    parameter id_7 = 32'd55,
    parameter id_8 = 32'd60
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7
);
  inout wire _id_7;
  inout wire id_6;
  output supply0 id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout logic [7:0] id_1;
  wire _id_8;
  assign id_5 = 1;
  logic id_9;
  ;
  logic [7:0] id_10;
  wire [-1 : -1] id_11;
  assign id_9 = -1;
  assign id_1[id_7] = -1;
  module_0 modCall_1 (
      id_6,
      id_9
  );
  assign id_10[-1-:id_8] = id_3;
endmodule
