Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/sworl/Desktop/Verilog/I2C protocol/I2C/test_step3_isim_beh.exe -prj C:/Users/sworl/Desktop/Verilog/I2C protocol/I2C/test_step3_beh.prj work.test_step3 work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/sworl/Desktop/Verilog/I2C protocol/I2C/step3.v" into library work
Analyzing Verilog file "C:/Users/sworl/Desktop/Verilog/I2C protocol/I2C/ipcore_dir/i2c_fif0.v" into library work
Analyzing Verilog file "C:/Users/sworl/Desktop/Verilog/I2C protocol/I2C/i2c_fifi_master.v" into library work
Analyzing Verilog file "C:/Users/sworl/Desktop/Verilog/I2C protocol/I2C/i2c_clk_divider.v" into library work
Analyzing Verilog file "C:/Users/sworl/Desktop/Verilog/I2C protocol/I2C/test_step3.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module i2c_clk_divider
Compiling module fifo_generator_v9_3_sync_stage(C...
Compiling module fifo_generator_v9_3_bhv_ver_as(C...
Compiling module FIFO_GENERATOR_V9_3_CONV_VER(C_C...
Compiling module FIFO_GENERATOR_V9_3(C_DATA_COUNT...
Compiling module i2c_fif0
Compiling module step3
Compiling module i2c_fifo_master
Compiling module test_step3
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 5 sub-compilation(s) to finish...
Compiled 10 Verilog Units
Built simulation executable C:/Users/sworl/Desktop/Verilog/I2C protocol/I2C/test_step3_isim_beh.exe
Fuse Memory Usage: 32964 KB
Fuse CPU Usage: 843 ms
