<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p309" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_309{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_309{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_309{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_309{left:190px;bottom:943px;letter-spacing:-0.17px;}
#t5_309{left:528px;bottom:943px;letter-spacing:-0.12px;}
#t6_309{left:528px;bottom:926px;letter-spacing:-0.11px;}
#t7_309{left:528px;bottom:904px;letter-spacing:-0.12px;}
#t8_309{left:528px;bottom:888px;letter-spacing:-0.12px;}
#t9_309{left:528px;bottom:871px;letter-spacing:-0.1px;}
#ta_309{left:190px;bottom:846px;letter-spacing:-0.17px;}
#tb_309{left:528px;bottom:846px;letter-spacing:-0.12px;}
#tc_309{left:528px;bottom:830px;letter-spacing:-0.11px;}
#td_309{left:528px;bottom:808px;letter-spacing:-0.12px;}
#te_309{left:528px;bottom:791px;letter-spacing:-0.12px;}
#tf_309{left:528px;bottom:774px;letter-spacing:-0.11px;}
#tg_309{left:190px;bottom:750px;letter-spacing:-0.17px;}
#th_309{left:528px;bottom:750px;letter-spacing:-0.12px;}
#ti_309{left:528px;bottom:729px;letter-spacing:-0.12px;}
#tj_309{left:528px;bottom:712px;letter-spacing:-0.11px;}
#tk_309{left:190px;bottom:687px;letter-spacing:-0.21px;}
#tl_309{left:528px;bottom:687px;letter-spacing:-0.11px;}
#tm_309{left:528px;bottom:666px;letter-spacing:-0.12px;}
#tn_309{left:528px;bottom:649px;letter-spacing:-0.11px;}
#to_309{left:528px;bottom:632px;letter-spacing:-0.12px;}
#tp_309{left:528px;bottom:616px;letter-spacing:-0.11px;}
#tq_309{left:190px;bottom:591px;letter-spacing:-0.14px;}
#tr_309{left:528px;bottom:591px;letter-spacing:-0.12px;}
#ts_309{left:190px;bottom:567px;letter-spacing:-0.2px;}
#tt_309{left:528px;bottom:567px;letter-spacing:-0.14px;word-spacing:0.01px;}
#tu_309{left:528px;bottom:545px;letter-spacing:-0.12px;}
#tv_309{left:528px;bottom:529px;letter-spacing:-0.11px;}
#tw_309{left:528px;bottom:507px;letter-spacing:-0.11px;}
#tx_309{left:528px;bottom:490px;letter-spacing:-0.11px;word-spacing:0.01px;}
#ty_309{left:190px;bottom:466px;letter-spacing:-0.19px;}
#tz_309{left:528px;bottom:466px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t10_309{left:528px;bottom:444px;letter-spacing:-0.11px;}
#t11_309{left:528px;bottom:428px;letter-spacing:-0.11px;}
#t12_309{left:528px;bottom:406px;letter-spacing:-0.11px;}
#t13_309{left:528px;bottom:389px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t14_309{left:190px;bottom:365px;letter-spacing:-0.14px;}
#t15_309{left:528px;bottom:365px;letter-spacing:-0.12px;}
#t16_309{left:190px;bottom:341px;letter-spacing:-0.21px;}
#t17_309{left:528px;bottom:341px;letter-spacing:-0.11px;}
#t18_309{left:528px;bottom:319px;letter-spacing:-0.11px;}
#t19_309{left:528px;bottom:302px;letter-spacing:-0.11px;word-spacing:-0.66px;}
#t1a_309{left:528px;bottom:286px;letter-spacing:-0.1px;}
#t1b_309{left:528px;bottom:264px;letter-spacing:-0.11px;}
#t1c_309{left:528px;bottom:247px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1d_309{left:190px;bottom:223px;letter-spacing:-0.21px;}
#t1e_309{left:528px;bottom:223px;letter-spacing:-0.12px;}
#t1f_309{left:528px;bottom:202px;letter-spacing:-0.11px;}
#t1g_309{left:528px;bottom:185px;letter-spacing:-0.11px;}
#t1h_309{left:528px;bottom:163px;letter-spacing:-0.11px;}
#t1i_309{left:528px;bottom:147px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1j_309{left:91px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1k_309{left:177px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t1l_309{left:125px;bottom:1068px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t1m_309{left:91px;bottom:1049px;letter-spacing:0.12px;word-spacing:-0.02px;}
#t1n_309{left:215px;bottom:1031px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t1o_309{left:101px;bottom:1008px;letter-spacing:-0.12px;}
#t1p_309{left:102px;bottom:991px;letter-spacing:-0.14px;}
#t1q_309{left:225px;bottom:991px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t1r_309{left:456px;bottom:991px;letter-spacing:-0.15px;}
#t1s_309{left:642px;bottom:991px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t1t_309{left:88px;bottom:967px;letter-spacing:-0.17px;}
#t1u_309{left:144px;bottom:967px;letter-spacing:-0.16px;}

.s1_309{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_309{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_309{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s4_309{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s5_309{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts309" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg309Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg309" style="-webkit-user-select: none;"><object width="935" height="1210" data="309/309.svg" type="image/svg+xml" id="pdf309" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_309" class="t s1_309">Vol. 4 </span><span id="t2_309" class="t s1_309">2-293 </span>
<span id="t3_309" class="t s2_309">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_309" class="t s3_309">10 </span><span id="t5_309" class="t s3_309">Package/Platform-Level Power Limiting PL1 Status </span>
<span id="t6_309" class="t s3_309">(R0) </span>
<span id="t7_309" class="t s3_309">When set, frequency is reduced below the operating </span>
<span id="t8_309" class="t s3_309">system request due to package/platform-level power </span>
<span id="t9_309" class="t s3_309">limiting PL1. </span>
<span id="ta_309" class="t s3_309">11 </span><span id="tb_309" class="t s3_309">Package/Platform-Level PL2 Power Limiting Status </span>
<span id="tc_309" class="t s3_309">(R0) </span>
<span id="td_309" class="t s3_309">When set, frequency is reduced below the operating </span>
<span id="te_309" class="t s3_309">system request due to package/platform-level power </span>
<span id="tf_309" class="t s3_309">limiting PL2/PL3. </span>
<span id="tg_309" class="t s3_309">12 </span><span id="th_309" class="t s3_309">Max Turbo Limit Status (R0) </span>
<span id="ti_309" class="t s3_309">When set, frequency is reduced below the operating </span>
<span id="tj_309" class="t s3_309">system request due to multi-core turbo limits. </span>
<span id="tk_309" class="t s3_309">13 </span><span id="tl_309" class="t s3_309">Turbo Transition Attenuation Status (R0) </span>
<span id="tm_309" class="t s3_309">When set, frequency is reduced below the operating </span>
<span id="tn_309" class="t s3_309">system request due to Turbo transition attenuation. </span>
<span id="to_309" class="t s3_309">This prevents performance degradation due to </span>
<span id="tp_309" class="t s3_309">frequent operating ratio changes. </span>
<span id="tq_309" class="t s3_309">15:14 </span><span id="tr_309" class="t s3_309">Reserved </span>
<span id="ts_309" class="t s3_309">16 </span><span id="tt_309" class="t s3_309">PROCHOT Log </span>
<span id="tu_309" class="t s3_309">When set, indicates that the PROCHOT Status bit has </span>
<span id="tv_309" class="t s3_309">asserted since the log bit was last cleared. </span>
<span id="tw_309" class="t s3_309">This log bit will remain set until cleared by software </span>
<span id="tx_309" class="t s3_309">writing 0. </span>
<span id="ty_309" class="t s3_309">17 </span><span id="tz_309" class="t s3_309">Thermal Log </span>
<span id="t10_309" class="t s3_309">When set, indicates that the Thermal Status bit has </span>
<span id="t11_309" class="t s3_309">asserted since the log bit was last cleared. </span>
<span id="t12_309" class="t s3_309">This log bit will remain set until cleared by software </span>
<span id="t13_309" class="t s3_309">writing 0. </span>
<span id="t14_309" class="t s3_309">19:18 </span><span id="t15_309" class="t s3_309">Reserved. </span>
<span id="t16_309" class="t s3_309">20 </span><span id="t17_309" class="t s3_309">Residency State Regulation Log </span>
<span id="t18_309" class="t s3_309">When set, indicates that the Residency State </span>
<span id="t19_309" class="t s3_309">Regulation Status bit has asserted since the log bit was </span>
<span id="t1a_309" class="t s3_309">last cleared. </span>
<span id="t1b_309" class="t s3_309">This log bit will remain set until cleared by software </span>
<span id="t1c_309" class="t s3_309">writing 0. </span>
<span id="t1d_309" class="t s3_309">21 </span><span id="t1e_309" class="t s3_309">Running Average Thermal Limit Log </span>
<span id="t1f_309" class="t s3_309">When set, indicates that the RATL Status bit has </span>
<span id="t1g_309" class="t s3_309">asserted since the log bit was last cleared. </span>
<span id="t1h_309" class="t s3_309">This log bit will remain set until cleared by software </span>
<span id="t1i_309" class="t s3_309">writing 0. </span>
<span id="t1j_309" class="t s4_309">Table 2-39. </span><span id="t1k_309" class="t s4_309">Additional MSRs Supported by 6th Generation, 7th Generation, 8th Generation, 9th Generation, </span>
<span id="t1l_309" class="t s4_309">10th Generation, 11th Generation, 12th Generation, and 13th Generation Intel® Core™ Processors, </span>
<span id="t1m_309" class="t s4_309">Intel® Xeon® Scalable Processor Family, 2nd, 3rd, and 4th Generation Intel® Xeon® Scalable Processor Family, </span>
<span id="t1n_309" class="t s4_309">8th Generation Intel® Core™ i3 Processors, and Intel® Xeon® E Processors </span>
<span id="t1o_309" class="t s5_309">Register </span>
<span id="t1p_309" class="t s5_309">Address </span><span id="t1q_309" class="t s5_309">Register Name / Bit Fields </span><span id="t1r_309" class="t s5_309">Scope </span><span id="t1s_309" class="t s5_309">Bit Description </span>
<span id="t1t_309" class="t s5_309">Hex </span><span id="t1u_309" class="t s5_309">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
