// Seed: 1452592120
module module_0 (
    output tri id_0,
    output wor id_1,
    output tri1 id_2,
    input supply1 id_3,
    input supply0 id_4,
    output supply1 id_5,
    output wand id_6,
    input supply1 id_7,
    output tri id_8
);
  wire id_10, id_11, id_12;
  wire id_13;
  wire id_14;
  id_15 :
  assert property (@(posedge 1) 1 ==? 1)
  else $clog2(97);
  ;
endmodule
module module_0 (
    output wor  id_0,
    input  wor  id_1
    , id_7,
    input  tri0 id_2,
    input  tri1 id_3,
    input  tri  id_4,
    input  wor  module_1
);
  assign id_0 = 1;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_1,
      id_2,
      id_0,
      id_0,
      id_4,
      id_0
  );
  assign id_7 = -1;
  logic id_8;
  ;
endmodule
