// Seed: 2644907526
module module_0;
  wor id_1, id_2 = id_1;
  assign id_1 = -1;
  assign id_1 = id_2;
  assign id_1 = 1;
  tri0 id_3;
  wire id_4;
  assign id_3 = {-1 & id_3{1}};
  assign id_1 = 1;
endmodule
module module_1 (
    input logic id_0,
    input tri1 id_1,
    input wor id_2,
    input wire id_3,
    input supply0 id_4,
    input supply0 id_5,
    output logic id_6
);
  always id_6 <= id_0;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  always id_6 <= 1;
  parameter id_8 = -1 + id_4 * 1;
endmodule
