#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue May  6 15:45:21 2025
# Process ID: 35836
# Current directory: C:/Users/Randy/OneDrive/Desktop/CMPE200/HW7/MIPS-pipelined-cpu
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent33236 C:\Users\Randy\OneDrive\Desktop\CMPE200\HW7\MIPS-pipelined-cpu\Assignment_7.xpr
# Log file: C:/Users/Randy/OneDrive/Desktop/CMPE200/HW7/MIPS-pipelined-cpu/vivado.log
# Journal file: C:/Users/Randy/OneDrive/Desktop/CMPE200/HW7/MIPS-pipelined-cpu\vivado.jou
# Running On: DESKTOP-N836D48, OS: Windows, CPU Frequency: 3792 MHz, CPU Physical cores: 8, Host memory: 17067 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project C:/Users/Randy/OneDrive/Desktop/CMPE200/HW7/MIPS-pipelined-cpu/Assignment_7.xpr
INFO: [Project 1-313] Project file moved from 'D:/MS CMPE/Comp. Architecture/MIPS-pipelined-cpu' since last save.
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/Randy/OneDrive/Desktop/CMPE200/HW7/MIPS-pipelined-cpu/Assignment_7.gen/sources_1'.
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name UseInlineHdlIP
ERROR: [Project 1-208] No val for DA Elab Attr
ERROR: [Project 1-208] No val for DA Elab Attr
ERROR: [Project 1-208] No val for DA Elab Attr
ERROR: [Project 1-208] No val for DA Elab Attr
ERROR: [Project 1-208] No val for DA Elab Attr
ERROR: [Project 1-208] No val for DA Elab Attr
ERROR: [Project 1-208] No val for DA Elab Attr
ERROR: [Project 1-208] No val for DA Elab Attr
ERROR: [Project 1-208] No val for DA Elab Attr
ERROR: [Project 1-208] No val for DA Elab Attr
ERROR: [Project 1-208] No val for DA Elab Attr
ERROR: [Project 1-208] No val for DA Elab Attr
Scanning sources...
Finished scanning sources
CRITICAL WARNING: [Project 1-192] Failed to load run synth_1. Strategy Vivado Synthesis Defaults (Vivado Synthesis 2024) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run impl_1. Strategy Vivado Implementation Defaults (Vivado Implementation 2024) not recognized by Vivado. 

WARNING: [Project 1-231] Project 'Assignment_7.xpr' was created with a future version and may or may not perform reliably with this version of Vivado. It has been opened in read-only mode for the protection of unrecognized data. Use 'File | Save Project As...' if you wish to alter a copy of the project.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
ERROR: [Common 17-39] 'open_project' failed due to earlier errors.
save_project_as hw7mips C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips -force
save_project_as: Time (s): cpu = 00:00:25 ; elapsed = 00:00:15 . Memory (MB): peak = 1631.824 ; gain = 0.000
launch_simulation -simset [get_filesets sim_mips ]
Command: launch_simulation  -simset sim_mips
INFO: [Vivado 12-12493] Simulation top is 'tb_mips'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.sim/sim_mips/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_mips'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips' in fileset 'sim_mips'...
INFO: [SIM-utils-43] Exported 'C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.sim/sim_mips/behav/xsim/memfile_test.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_mips'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.sim/sim_mips/behav/xsim'
"xvlog --incr --relax -prj tb_mips_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/auxdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/dreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/ex_mem_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/hi_lo_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hi_lo_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/id_ex_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/if_id_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/mem_wb_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/multu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/factorial_accelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNT
INFO: [VRFC 10-311] analyzing module REG
INFO: [VRFC 10-311] analyzing module CMP
INFO: [VRFC 10-311] analyzing module MUL
INFO: [VRFC 10-311] analyzing module MUX2
INFO: [VRFC 10-311] analyzing module fac_datapath
INFO: [VRFC 10-311] analyzing module fac_controlunit
INFO: [VRFC 10-311] analyzing module factorial_accelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/address_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module address_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/factorial_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fact_ad
INFO: [VRFC 10-311] analyzing module fact_reg
INFO: [VRFC 10-311] analyzing module fact_result_reg
INFO: [VRFC 10-311] analyzing module fw_mux4
INFO: [VRFC 10-311] analyzing module factorial_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sim_mips/new/tb_mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.sim/sim_mips/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.sim/sim_mips/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_behav xil_defaultlib.tb_mips xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_behav xil_defaultlib.tb_mips xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'is_nop' is not connected on this instance [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/controlunit.v:20]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/datapath.v" Line 1. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/dreg.v" Line 1. Module dreg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/controlunit.v" Line 1. Module controlunit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/auxdec.v" Line 1. Module auxdec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/alu.v" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/datapath.v" Line 1. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/dreg.v" Line 1. Module dreg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/controlunit.v" Line 1. Module controlunit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/auxdec.v" Line 1. Module auxdec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/alu.v" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.dreg
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.if_id_reg
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.auxdec
Compiling module xil_defaultlib.controlunit
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.id_ex_reg
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux3(WIDTH=5)
Compiling module xil_defaultlib.multu
Compiling module xil_defaultlib.hi_lo_regs
Compiling module xil_defaultlib.ex_mem_reg
Compiling module xil_defaultlib.mem_wb_reg
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.address_decoder
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.fact_ad
Compiling module xil_defaultlib.fact_reg(WIDTH=4)
Compiling module xil_defaultlib.fact_reg(WIDTH=1)
Compiling module xil_defaultlib.fac_controlunit
Compiling module xil_defaultlib.CMP
Compiling module xil_defaultlib.CNT
Compiling module xil_defaultlib.MUL
Compiling module xil_defaultlib.MUX2
Compiling module xil_defaultlib.REG
Compiling module xil_defaultlib.fac_datapath
Compiling module xil_defaultlib.factorial_accelerator
Compiling module xil_defaultlib.fact_result_reg
Compiling module xil_defaultlib.fw_mux4
Compiling module xil_defaultlib.factorial_wrapper
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.tb_mips
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mips_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1655.934 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.sim/sim_mips/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_mips_behav -key {Behavioral:sim_mips:Functional:tb_mips} -tclbatch {tb_mips.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_mips.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Inside else
multu = 0
Writing 0x00000000 to register  0
Writing 0x00000000 to register  0
Inside else
multu = 0
Writing 0x00000000 to register  0
Inside else
multu = 0
Writing 0x00000000 to register  0
Writing 0xxxxxxxxx to register  0
Break
Writing 0x00000000 to register  0
Writing 0x00000001 to register  8
Inside else
multu = 0
Writing 0x00000005 to register 16
Inside else
multu = 0
Writing 0x00000001 to register  9
Writing 0x00008000 to register  8
Inside else
multu = 0
Writing 0x00000000 to register  0
Inside else
multu = 0
Writing 0x00000000 to register  0
Inside else
multu = 0
Writing 0x00008000 to register 16
Inside else
multu = 0
Writing 0x00008004 to register  9
Writing 0x00000000 to register 10
Writing 0x00000000 to register  0
Writing 0x00000000 to register  0
Writing 0x00000000 to register  0
Writing 0x00000000 to register  0
Writing 0x00000000 to register  0
Inside else
multu = 0
Writing 0x00000000 to register  0
Inside else
multu = 0
Writing 0x00000000 to register  0
Writing 0x00000001 to register 10
Writing 0x00000000 to register  0
Inside else
multu = 0
Writing 0x00000000 to register  0
Inside else
multu = 0
Writing 0x00000000 to register  0
Writing 0x00000001 to register  0
Writing 0x00000000 to register  0
Inside else
multu = 0
Writing 0x00000000 to register  0
Inside else
multu = 0
Writing 0x00000000 to register  0
Writing 0x00000001 to register 16
$finish called at time : 320 ns : File "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sim_mips/new/tb_mips.v" Line 92
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_mips_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 1686.516 ; gain = 54.691
close_sim
INFO: [Simtcl 6-16] Simulation closed
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a200tfbg676-2
Top: mips
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
WARNING: [Synth 8-11065] parameter 'S0' becomes localparam in 'fac_controlunit' with formal parameter declaration list [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/factorial_accelerator.v:126]
WARNING: [Synth 8-11065] parameter 'S1' becomes localparam in 'fac_controlunit' with formal parameter declaration list [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/factorial_accelerator.v:126]
WARNING: [Synth 8-11065] parameter 'S2' becomes localparam in 'fac_controlunit' with formal parameter declaration list [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/factorial_accelerator.v:126]
WARNING: [Synth 8-11065] parameter 'S3' becomes localparam in 'fac_controlunit' with formal parameter declaration list [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/factorial_accelerator.v:126]
WARNING: [Synth 8-11065] parameter 'S4' becomes localparam in 'fac_controlunit' with formal parameter declaration list [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/factorial_accelerator.v:126]
WARNING: [Synth 8-11065] parameter 'S5' becomes localparam in 'fac_controlunit' with formal parameter declaration list [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/factorial_accelerator.v:126]
WARNING: [Synth 8-11065] parameter 'S6' becomes localparam in 'fac_controlunit' with formal parameter declaration list [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/factorial_accelerator.v:126]
WARNING: [Synth 8-11065] parameter 'S7' becomes localparam in 'fac_controlunit' with formal parameter declaration list [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/factorial_accelerator.v:126]
INFO: [Synth 8-11241] undeclared symbol 'load_reg', assumed default net type 'wire' [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/factorial_accelerator.v:258]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2474.051 ; gain = 415.938
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mips' [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips.v:3]
INFO: [Synth 8-6157] synthesizing module 'datapath' [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/datapath.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux2' [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/mux2.v:1]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2' (0#1) [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/mux2.v:1]
INFO: [Synth 8-6157] synthesizing module 'dreg' [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/dreg.v:1]
INFO: [Synth 8-6155] done synthesizing module 'dreg' (0#1) [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/dreg.v:1]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/adder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/adder.v:1]
INFO: [Synth 8-6157] synthesizing module 'if_id_reg' [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/if_id_reg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'if_id_reg' (0#1) [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/if_id_reg.v:23]
INFO: [Synth 8-6157] synthesizing module 'controlunit' [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/controlunit.v:1]
INFO: [Synth 8-6157] synthesizing module 'maindec' [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/maindec.v:1]
INFO: [Synth 8-6155] done synthesizing module 'maindec' (0#1) [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/maindec.v:1]
WARNING: [Synth 8-7071] port 'is_nop' of module 'maindec' is unconnected for instance 'md' [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/controlunit.v:20]
WARNING: [Synth 8-7023] instance 'md' of module 'maindec' has 10 connections declared, but only 9 given [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/controlunit.v:20]
INFO: [Synth 8-6157] synthesizing module 'auxdec' [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/auxdec.v:1]
INFO: [Synth 8-6155] done synthesizing module 'auxdec' (0#1) [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/auxdec.v:1]
INFO: [Synth 8-6155] done synthesizing module 'controlunit' (0#1) [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/controlunit.v:1]
INFO: [Synth 8-6157] synthesizing module 'regfile' [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/regfile.v:1]
INFO: [Synth 8-251] Writing 0xxxxxxxxx to register x [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/regfile.v:30]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (0#1) [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/regfile.v:1]
INFO: [Synth 8-6157] synthesizing module 'signext' [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/signext.v:1]
INFO: [Synth 8-6155] done synthesizing module 'signext' (0#1) [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/signext.v:1]
INFO: [Synth 8-6157] synthesizing module 'id_ex_reg' [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/id_ex_reg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'id_ex_reg' (0#1) [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/id_ex_reg.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/alu.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/alu.v:17]
WARNING: [Synth 8-567] referenced signal 'shamt' should be on the sensitivity list [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/alu.v:16]
INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/alu.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux3' [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/mux3.v:1]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux3' (0#1) [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/mux3.v:1]
INFO: [Synth 8-6157] synthesizing module 'multu' [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/multu.v:1]
INFO: [Synth 8-251] multu = x [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/multu.v:18]
INFO: [Synth 8-6155] done synthesizing module 'multu' (0#1) [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/multu.v:1]
INFO: [Synth 8-6157] synthesizing module 'hi_lo_regs' [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/hi_lo_regs.v:1]
INFO: [Synth 8-6155] done synthesizing module 'hi_lo_regs' (0#1) [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/hi_lo_regs.v:1]
INFO: [Synth 8-6157] synthesizing module 'ex_mem_reg' [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/ex_mem_reg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ex_mem_reg' (0#1) [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/ex_mem_reg.v:23]
INFO: [Synth 8-6157] synthesizing module 'mem_wb_reg' [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/mem_wb_reg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mem_wb_reg' (0#1) [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/mem_wb_reg.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux3__parameterized0' [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/mux3.v:1]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux3__parameterized0' (0#1) [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/mux3.v:1]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (0#1) [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/datapath.v:1]
INFO: [Synth 8-6157] synthesizing module 'imem' [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/imem.v:1]
INFO: [Synth 8-3876] $readmem data file 'memfile_test.mem' is read successfully [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/imem.v:9]
INFO: [Synth 8-6155] done synthesizing module 'imem' (0#1) [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/imem.v:1]
INFO: [Synth 8-6157] synthesizing module 'address_decoder' [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/address_decoder.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/address_decoder.v:44]
INFO: [Synth 8-6155] done synthesizing module 'address_decoder' (0#1) [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/address_decoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'dmem' [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/dmem.v:1]
INFO: [Synth 8-6155] done synthesizing module 'dmem' (0#1) [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/dmem.v:1]
INFO: [Synth 8-6157] synthesizing module 'factorial_wrapper' [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/factorial_wrapper.v:140]
INFO: [Synth 8-6157] synthesizing module 'fact_ad' [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/factorial_wrapper.v:22]
INFO: [Synth 8-6155] done synthesizing module 'fact_ad' (0#1) [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/factorial_wrapper.v:22]
INFO: [Synth 8-6157] synthesizing module 'fact_reg' [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/factorial_wrapper.v:64]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fact_reg' (0#1) [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/factorial_wrapper.v:64]
INFO: [Synth 8-6157] synthesizing module 'fact_reg__parameterized0' [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/factorial_wrapper.v:64]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fact_reg__parameterized0' (0#1) [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/factorial_wrapper.v:64]
INFO: [Synth 8-6157] synthesizing module 'factorial_accelerator' [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/factorial_accelerator.v:231]
INFO: [Synth 8-6157] synthesizing module 'fac_controlunit' [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/factorial_accelerator.v:106]
	Parameter BUS_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/factorial_accelerator.v:145]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/factorial_accelerator.v:185]
INFO: [Synth 8-6155] done synthesizing module 'fac_controlunit' (0#1) [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/factorial_accelerator.v:106]
INFO: [Synth 8-6157] synthesizing module 'fac_datapath' [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/factorial_accelerator.v:64]
	Parameter BUS_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'CMP' [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/factorial_accelerator.v:36]
	Parameter BUS_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CMP' (0#1) [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/factorial_accelerator.v:36]
INFO: [Synth 8-6157] synthesizing module 'CNT' [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/factorial_accelerator.v:3]
	Parameter BUS_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CNT' (0#1) [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/factorial_accelerator.v:3]
INFO: [Synth 8-6157] synthesizing module 'MUL' [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/factorial_accelerator.v:45]
	Parameter BUS_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MUL' (0#1) [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/factorial_accelerator.v:45]
INFO: [Synth 8-6157] synthesizing module 'MUX2' [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/factorial_accelerator.v:54]
	Parameter BUS_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MUX2' (0#1) [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/factorial_accelerator.v:54]
INFO: [Synth 8-6157] synthesizing module 'REG' [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/factorial_accelerator.v:19]
	Parameter BUS_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'REG' (0#1) [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/factorial_accelerator.v:19]
INFO: [Synth 8-6155] done synthesizing module 'fac_datapath' (0#1) [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/factorial_accelerator.v:64]
INFO: [Synth 8-6155] done synthesizing module 'factorial_accelerator' (0#1) [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/factorial_accelerator.v:231]
INFO: [Synth 8-6157] synthesizing module 'fact_result_reg' [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/factorial_wrapper.v:86]
INFO: [Synth 8-6155] done synthesizing module 'fact_result_reg' (0#1) [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/factorial_wrapper.v:86]
INFO: [Synth 8-6157] synthesizing module 'fw_mux4' [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/factorial_wrapper.v:115]
INFO: [Synth 8-6155] done synthesizing module 'fw_mux4' (0#1) [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/factorial_wrapper.v:115]
INFO: [Synth 8-6155] done synthesizing module 'factorial_wrapper' (0#1) [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/factorial_wrapper.v:140]
WARNING: [Synth 8-7071] port 'go' of module 'factorial_wrapper' is unconnected for instance 'fact' [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips.v:95]
WARNING: [Synth 8-7071] port 'n' of module 'factorial_wrapper' is unconnected for instance 'fact' [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips.v:95]
WARNING: [Synth 8-7071] port 'go_pulse' of module 'factorial_wrapper' is unconnected for instance 'fact' [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips.v:95]
WARNING: [Synth 8-7071] port 'we1' of module 'factorial_wrapper' is unconnected for instance 'fact' [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips.v:95]
WARNING: [Synth 8-7071] port 'we2' of module 'factorial_wrapper' is unconnected for instance 'fact' [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips.v:95]
WARNING: [Synth 8-7071] port 'data_out' of module 'factorial_wrapper' is unconnected for instance 'fact' [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips.v:95]
WARNING: [Synth 8-7071] port 'result' of module 'factorial_wrapper' is unconnected for instance 'fact' [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips.v:95]
WARNING: [Synth 8-7071] port 'done' of module 'factorial_wrapper' is unconnected for instance 'fact' [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips.v:95]
WARNING: [Synth 8-7023] instance 'fact' of module 'factorial_wrapper' has 14 connections declared, but only 6 given [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips.v:95]
INFO: [Synth 8-6157] synthesizing module 'fw_mux4__parameterized0' [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/factorial_wrapper.v:115]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fw_mux4__parameterized0' (0#1) [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/factorial_wrapper.v:115]
INFO: [Synth 8-6155] done synthesizing module 'mips' (0#1) [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips.v:3]
WARNING: [Synth 8-3848] Net rsD in module/entity datapath does not have driver. [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/datapath.v:96]
WARNING: [Synth 8-3848] Net rtD in module/entity datapath does not have driver. [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/datapath.v:97]
WARNING: [Synth 8-3848] Net rdD in module/entity datapath does not have driver. [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/datapath.v:98]
WARNING: [Synth 8-7137] Register ram_reg[0] in module dmem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/dmem.v:26]
WARNING: [Synth 8-7137] Register ram_reg[1] in module dmem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/dmem.v:26]
WARNING: [Synth 8-7137] Register ram_reg[2] in module dmem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/dmem.v:26]
WARNING: [Synth 8-7137] Register ram_reg[3] in module dmem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/dmem.v:26]
WARNING: [Synth 8-7137] Register ram_reg[4] in module dmem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/dmem.v:26]
WARNING: [Synth 8-7137] Register ram_reg[5] in module dmem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/dmem.v:26]
WARNING: [Synth 8-7137] Register ram_reg[6] in module dmem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/dmem.v:26]
WARNING: [Synth 8-7137] Register ram_reg[7] in module dmem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/dmem.v:26]
WARNING: [Synth 8-7137] Register ram_reg[8] in module dmem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/dmem.v:26]
WARNING: [Synth 8-7137] Register ram_reg[9] in module dmem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/dmem.v:26]
WARNING: [Synth 8-7137] Register ram_reg[10] in module dmem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/dmem.v:26]
WARNING: [Synth 8-7137] Register ram_reg[11] in module dmem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/dmem.v:26]
WARNING: [Synth 8-7137] Register ram_reg[12] in module dmem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/dmem.v:26]
WARNING: [Synth 8-7137] Register ram_reg[13] in module dmem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/dmem.v:26]
WARNING: [Synth 8-7137] Register ram_reg[14] in module dmem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/dmem.v:26]
WARNING: [Synth 8-7137] Register ram_reg[15] in module dmem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/dmem.v:26]
WARNING: [Synth 8-7137] Register ram_reg[16] in module dmem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/dmem.v:26]
WARNING: [Synth 8-7137] Register ram_reg[17] in module dmem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/dmem.v:26]
WARNING: [Synth 8-7137] Register ram_reg[18] in module dmem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/dmem.v:26]
WARNING: [Synth 8-7137] Register ram_reg[19] in module dmem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/dmem.v:26]
WARNING: [Synth 8-7137] Register ram_reg[20] in module dmem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/dmem.v:26]
WARNING: [Synth 8-7137] Register ram_reg[21] in module dmem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/dmem.v:26]
WARNING: [Synth 8-7137] Register ram_reg[22] in module dmem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/dmem.v:26]
WARNING: [Synth 8-7137] Register ram_reg[23] in module dmem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/dmem.v:26]
WARNING: [Synth 8-7137] Register ram_reg[24] in module dmem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/dmem.v:26]
WARNING: [Synth 8-7137] Register ram_reg[25] in module dmem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/dmem.v:26]
WARNING: [Synth 8-7137] Register ram_reg[26] in module dmem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/dmem.v:26]
WARNING: [Synth 8-7137] Register ram_reg[27] in module dmem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/dmem.v:26]
WARNING: [Synth 8-7137] Register ram_reg[28] in module dmem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/dmem.v:26]
WARNING: [Synth 8-7137] Register ram_reg[29] in module dmem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/dmem.v:26]
WARNING: [Synth 8-7137] Register ram_reg[30] in module dmem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/dmem.v:26]
WARNING: [Synth 8-7137] Register ram_reg[31] in module dmem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/dmem.v:26]
WARNING: [Synth 8-7137] Register ram_reg[32] in module dmem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/dmem.v:26]
WARNING: [Synth 8-7137] Register ram_reg[33] in module dmem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/dmem.v:26]
WARNING: [Synth 8-7137] Register ram_reg[34] in module dmem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/dmem.v:26]
WARNING: [Synth 8-7137] Register ram_reg[35] in module dmem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/dmem.v:26]
WARNING: [Synth 8-7137] Register ram_reg[36] in module dmem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/dmem.v:26]
WARNING: [Synth 8-7137] Register ram_reg[37] in module dmem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/dmem.v:26]
WARNING: [Synth 8-7137] Register ram_reg[38] in module dmem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/dmem.v:26]
WARNING: [Synth 8-7137] Register ram_reg[39] in module dmem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/dmem.v:26]
WARNING: [Synth 8-7137] Register ram_reg[40] in module dmem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/dmem.v:26]
WARNING: [Synth 8-7137] Register ram_reg[41] in module dmem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/dmem.v:26]
WARNING: [Synth 8-7137] Register ram_reg[42] in module dmem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/dmem.v:26]
WARNING: [Synth 8-7137] Register ram_reg[43] in module dmem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/dmem.v:26]
WARNING: [Synth 8-7137] Register ram_reg[44] in module dmem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/dmem.v:26]
WARNING: [Synth 8-7137] Register ram_reg[45] in module dmem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/dmem.v:26]
WARNING: [Synth 8-7137] Register ram_reg[46] in module dmem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/dmem.v:26]
WARNING: [Synth 8-7137] Register ram_reg[47] in module dmem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/dmem.v:26]
WARNING: [Synth 8-7137] Register ram_reg[48] in module dmem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/dmem.v:26]
WARNING: [Synth 8-7137] Register ram_reg[49] in module dmem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/dmem.v:26]
WARNING: [Synth 8-7137] Register ram_reg[50] in module dmem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/dmem.v:26]
WARNING: [Synth 8-7137] Register ram_reg[51] in module dmem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/dmem.v:26]
WARNING: [Synth 8-7137] Register ram_reg[52] in module dmem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/dmem.v:26]
WARNING: [Synth 8-7137] Register ram_reg[53] in module dmem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/dmem.v:26]
WARNING: [Synth 8-7137] Register ram_reg[54] in module dmem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/dmem.v:26]
WARNING: [Synth 8-7137] Register ram_reg[55] in module dmem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/dmem.v:26]
WARNING: [Synth 8-7137] Register ram_reg[56] in module dmem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/dmem.v:26]
WARNING: [Synth 8-7137] Register ram_reg[57] in module dmem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/dmem.v:26]
WARNING: [Synth 8-7137] Register ram_reg[58] in module dmem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/dmem.v:26]
WARNING: [Synth 8-7137] Register ram_reg[59] in module dmem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/dmem.v:26]
WARNING: [Synth 8-7137] Register ram_reg[60] in module dmem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/dmem.v:26]
WARNING: [Synth 8-7137] Register ram_reg[61] in module dmem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/dmem.v:26]
WARNING: [Synth 8-7137] Register ram_reg[62] in module dmem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/dmem.v:26]
WARNING: [Synth 8-7137] Register ram_reg[63] in module dmem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/dmem.v:26]
WARNING: [Synth 8-6014] Unused sequential element prev_reg was removed.  [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/factorial_accelerator.v:182]
WARNING: [Synth 8-7129] Port a2[7] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a2[6] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port is_nop in module maindec is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2580.012 ; gain = 521.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2597.852 ; gain = 539.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2597.852 ; gain = 539.738
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 2597.852 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2713.125 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 2800.773 ; gain = 742.660
86 Infos, 91 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 2800.773 ; gain = 1111.879
close_design
close [ open C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/gpio_wrapper.v w ]
add_files C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/gpio_wrapper.v
create_fileset -simset sim_gpio_wrapper
set_property SOURCE_SET sources_1 [get_filesets sim_mips]
close [ open C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sim_mips/new/tb_gpio_wrapper.v w ]
add_files -fileset sim_mips C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sim_mips/new/tb_gpio_wrapper.v
add_files -fileset sim_gpio_wrapper -norecurse C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sim_mips/new/tb_gpio_wrapper.v
import_files -fileset sim_gpio_wrapper -force -norecurse C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sim_mips/new/tb_gpio_wrapper.v
export_ip_user_files -of_objects  [get_files C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sim_mips/new/tb_gpio_wrapper.v] -no_script -reset -force -quiet
remove_files  -fileset sim_mips C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sim_mips/new/tb_gpio_wrapper.v
file delete -force C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sim_mips/new/tb_gpio_wrapper.v
current_fileset -simset [ get_filesets sim_gpio_wrapper ]
current_fileset -simset [ get_filesets sim_factorial_wrapper ]
launch_simulation -simset [get_filesets sim_factorial_wrapper ]
Command: launch_simulation  -simset sim_factorial_wrapper
INFO: [Vivado 12-12493] Simulation top is 'tb_factorial_wrapper'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.sim/sim_factorial_wrapper/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_factorial_wrapper'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_factorial_wrapper' in fileset 'sim_factorial_wrapper'...
INFO: [SIM-utils-43] Exported 'C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.sim/sim_factorial_wrapper/behav/xsim/memfile_test.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_factorial_wrapper'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.sim/sim_factorial_wrapper/behav/xsim'
"xvlog --incr --relax -prj tb_factorial_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/auxdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/dreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/ex_mem_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/hi_lo_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hi_lo_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/id_ex_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/if_id_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/mem_wb_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/multu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/factorial_accelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNT
INFO: [VRFC 10-311] analyzing module REG
INFO: [VRFC 10-311] analyzing module CMP
INFO: [VRFC 10-311] analyzing module MUL
INFO: [VRFC 10-311] analyzing module MUX2
INFO: [VRFC 10-311] analyzing module fac_datapath
INFO: [VRFC 10-311] analyzing module fac_controlunit
INFO: [VRFC 10-311] analyzing module factorial_accelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/address_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module address_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/factorial_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fact_ad
INFO: [VRFC 10-311] analyzing module fact_reg
INFO: [VRFC 10-311] analyzing module fact_result_reg
INFO: [VRFC 10-311] analyzing module fw_mux4
INFO: [VRFC 10-311] analyzing module factorial_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/gpio_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio_ad
INFO: [VRFC 10-311] analyzing module fw_mux4
WARNING: [VRFC 10-3609] overwriting previous definition of module 'fw_mux4' [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/gpio_wrapper.v:66]
INFO: [VRFC 10-311] analyzing module gpO_reg
INFO: [VRFC 10-311] analyzing module gpio_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sim_factorial_wrapper/new/tb_factorial_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_factorial_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.sim/sim_factorial_wrapper/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.sim/sim_factorial_wrapper/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_factorial_wrapper_behav xil_defaultlib.tb_factorial_wrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_factorial_wrapper_behav xil_defaultlib.tb_factorial_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fact_ad
Compiling module xil_defaultlib.fact_reg(WIDTH=4)
Compiling module xil_defaultlib.fact_reg(WIDTH=1)
Compiling module xil_defaultlib.fac_controlunit
Compiling module xil_defaultlib.CMP
Compiling module xil_defaultlib.CNT
Compiling module xil_defaultlib.MUL
Compiling module xil_defaultlib.MUX2
Compiling module xil_defaultlib.REG
Compiling module xil_defaultlib.fac_datapath
Compiling module xil_defaultlib.factorial_accelerator
Compiling module xil_defaultlib.fact_result_reg
Compiling module xil_defaultlib.fw_mux4
Compiling module xil_defaultlib.factorial_wrapper
Compiling module xil_defaultlib.tb_factorial_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_factorial_wrapper_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.sim/sim_factorial_wrapper/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_factorial_wrapper_behav -key {Behavioral:sim_factorial_wrapper:Functional:tb_factorial_wrapper} -tclbatch {tb_factorial_wrapper.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_factorial_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 130 ns : File "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sim_factorial_wrapper/new/tb_factorial_wrapper.v" Line 119
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_factorial_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 2830.492 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_fileset -simset [ get_filesets sim_gpio_wrapper ]
set_property top gpio_wrapper [get_filesets sim_gpio_wrapper]
launch_simulation -simset [get_filesets sim_gpio_wrapper ]
Command: launch_simulation  -simset sim_gpio_wrapper
INFO: [Vivado 12-12493] Simulation top is 'gpio_wrapper'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.sim/sim_gpio_wrapper/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_gpio_wrapper'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'gpio_wrapper' in fileset 'sim_gpio_wrapper'...
INFO: [SIM-utils-43] Exported 'C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.sim/sim_gpio_wrapper/behav/xsim/memfile_test.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_gpio_wrapper'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.sim/sim_gpio_wrapper/behav/xsim'
"xvlog --incr --relax -prj gpio_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/auxdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/dreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/ex_mem_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/hi_lo_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hi_lo_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/id_ex_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/if_id_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/mem_wb_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/multu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/factorial_accelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNT
INFO: [VRFC 10-311] analyzing module REG
INFO: [VRFC 10-311] analyzing module CMP
INFO: [VRFC 10-311] analyzing module MUL
INFO: [VRFC 10-311] analyzing module MUX2
INFO: [VRFC 10-311] analyzing module fac_datapath
INFO: [VRFC 10-311] analyzing module fac_controlunit
INFO: [VRFC 10-311] analyzing module factorial_accelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/address_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module address_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/factorial_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fact_ad
INFO: [VRFC 10-311] analyzing module fact_reg
INFO: [VRFC 10-311] analyzing module fact_result_reg
INFO: [VRFC 10-311] analyzing module fw_mux4
INFO: [VRFC 10-311] analyzing module factorial_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/gpio_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio_ad
INFO: [VRFC 10-311] analyzing module fw_mux4
WARNING: [VRFC 10-3609] overwriting previous definition of module 'fw_mux4' [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/gpio_wrapper.v:66]
INFO: [VRFC 10-311] analyzing module gpO_reg
INFO: [VRFC 10-311] analyzing module gpio_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sim_gpio_wrapper/imports/new/tb_gpio_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_gpio_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.sim/sim_gpio_wrapper/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.sim/sim_gpio_wrapper/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot gpio_wrapper_behav xil_defaultlib.gpio_wrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot gpio_wrapper_behav xil_defaultlib.gpio_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <gpO_Reg> not found while processing module instance <O1> [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/gpio_wrapper.v:142]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.sim/sim_gpio_wrapper/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.sim/sim_gpio_wrapper/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -simset [get_filesets sim_gpio_wrapper ]
Command: launch_simulation  -simset sim_gpio_wrapper
INFO: [Vivado 12-12493] Simulation top is 'gpio_wrapper'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.sim/sim_gpio_wrapper/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_gpio_wrapper'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'gpio_wrapper' in fileset 'sim_gpio_wrapper'...
INFO: [SIM-utils-43] Exported 'C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.sim/sim_gpio_wrapper/behav/xsim/memfile_test.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_gpio_wrapper'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.sim/sim_gpio_wrapper/behav/xsim'
"xvlog --incr --relax -prj gpio_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/auxdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/dreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/ex_mem_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/hi_lo_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hi_lo_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/id_ex_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/if_id_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/mem_wb_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/multu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/factorial_accelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNT
INFO: [VRFC 10-311] analyzing module REG
INFO: [VRFC 10-311] analyzing module CMP
INFO: [VRFC 10-311] analyzing module MUL
INFO: [VRFC 10-311] analyzing module MUX2
INFO: [VRFC 10-311] analyzing module fac_datapath
INFO: [VRFC 10-311] analyzing module fac_controlunit
INFO: [VRFC 10-311] analyzing module factorial_accelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/address_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module address_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/factorial_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fact_ad
INFO: [VRFC 10-311] analyzing module fact_reg
INFO: [VRFC 10-311] analyzing module fact_result_reg
INFO: [VRFC 10-311] analyzing module fw_mux4
INFO: [VRFC 10-311] analyzing module factorial_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/gpio_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio_ad
INFO: [VRFC 10-311] analyzing module fw_mux4
WARNING: [VRFC 10-3609] overwriting previous definition of module 'fw_mux4' [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/gpio_wrapper.v:66]
INFO: [VRFC 10-311] analyzing module gpO_Reg
INFO: [VRFC 10-311] analyzing module gpio_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sim_gpio_wrapper/imports/new/tb_gpio_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_gpio_wrapper
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.sim/sim_gpio_wrapper/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot gpio_wrapper_behav xil_defaultlib.gpio_wrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot gpio_wrapper_behav xil_defaultlib.gpio_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'WriteEnable' on this module [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/gpio_wrapper.v:146]
ERROR: [VRFC 10-3180] cannot find port 'WriteEnable' on this module [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/gpio_wrapper.v:154]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.sim/sim_gpio_wrapper/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.sim/sim_gpio_wrapper/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2830.492 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -simset [get_filesets sim_gpio_wrapper ]
Command: launch_simulation  -simset sim_gpio_wrapper
INFO: [Vivado 12-12493] Simulation top is 'gpio_wrapper'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.sim/sim_gpio_wrapper/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_gpio_wrapper'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'gpio_wrapper' in fileset 'sim_gpio_wrapper'...
INFO: [SIM-utils-43] Exported 'C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.sim/sim_gpio_wrapper/behav/xsim/memfile_test.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_gpio_wrapper'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.sim/sim_gpio_wrapper/behav/xsim'
"xvlog --incr --relax -prj gpio_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/auxdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/dreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/ex_mem_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/hi_lo_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hi_lo_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/id_ex_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/if_id_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/mem_wb_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/multu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/factorial_accelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNT
INFO: [VRFC 10-311] analyzing module REG
INFO: [VRFC 10-311] analyzing module CMP
INFO: [VRFC 10-311] analyzing module MUL
INFO: [VRFC 10-311] analyzing module MUX2
INFO: [VRFC 10-311] analyzing module fac_datapath
INFO: [VRFC 10-311] analyzing module fac_controlunit
INFO: [VRFC 10-311] analyzing module factorial_accelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/address_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module address_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/factorial_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fact_ad
INFO: [VRFC 10-311] analyzing module fact_reg
INFO: [VRFC 10-311] analyzing module fact_result_reg
INFO: [VRFC 10-311] analyzing module fw_mux4
INFO: [VRFC 10-311] analyzing module factorial_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/gpio_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio_ad
INFO: [VRFC 10-311] analyzing module fw_mux4
WARNING: [VRFC 10-3609] overwriting previous definition of module 'fw_mux4' [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/gpio_wrapper.v:66]
INFO: [VRFC 10-311] analyzing module gpO_Reg
INFO: [VRFC 10-311] analyzing module gpio_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sim_gpio_wrapper/imports/new/tb_gpio_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_gpio_wrapper
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.sim/sim_gpio_wrapper/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot gpio_wrapper_behav xil_defaultlib.gpio_wrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot gpio_wrapper_behav xil_defaultlib.gpio_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.gpio_ad
Compiling module xil_defaultlib.fw_mux4
Compiling module xil_defaultlib.gpO_Reg
Compiling module xil_defaultlib.gpio_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot gpio_wrapper_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.sim/sim_gpio_wrapper/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "gpio_wrapper_behav -key {Behavioral:sim_gpio_wrapper:Functional:gpio_wrapper} -tclbatch {gpio_wrapper.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source gpio_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'gpio_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2830.492 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property TOP tb_gpio_wrapper [get_filesets sim_gpio_wrapper]
launch_simulation -simset [get_filesets sim_gpio_wrapper ]
Command: launch_simulation  -simset sim_gpio_wrapper
INFO: [Vivado 12-12493] Simulation top is 'tb_gpio_wrapper'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.sim/sim_gpio_wrapper/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_gpio_wrapper'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_gpio_wrapper' in fileset 'sim_gpio_wrapper'...
INFO: [SIM-utils-43] Exported 'C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.sim/sim_gpio_wrapper/behav/xsim/memfile_test.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_gpio_wrapper'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.sim/sim_gpio_wrapper/behav/xsim'
"xvlog --incr --relax -prj tb_gpio_wrapper_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.sim/sim_gpio_wrapper/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_gpio_wrapper_behav xil_defaultlib.tb_gpio_wrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_gpio_wrapper_behav xil_defaultlib.tb_gpio_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.gpio_ad
Compiling module xil_defaultlib.fw_mux4
Compiling module xil_defaultlib.gpO_Reg
Compiling module xil_defaultlib.gpio_wrapper
Compiling module xil_defaultlib.tb_gpio_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_gpio_wrapper_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.sim/sim_gpio_wrapper/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_gpio_wrapper_behav -key {Behavioral:sim_gpio_wrapper:Functional:tb_gpio_wrapper} -tclbatch {tb_gpio_wrapper.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_gpio_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 60 ns : File "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sim_gpio_wrapper/imports/new/tb_gpio_wrapper.v" Line 79
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_gpio_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2830.492 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_gpio_wrapper -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_gpio_wrapper'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.sim/sim_gpio_wrapper/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_gpio_wrapper'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_gpio_wrapper' in fileset 'sim_gpio_wrapper'...
INFO: [SIM-utils-43] Exported 'C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.sim/sim_gpio_wrapper/behav/xsim/memfile_test.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_gpio_wrapper'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.sim/sim_gpio_wrapper/behav/xsim'
"xvlog --incr --relax -prj tb_gpio_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/auxdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/dreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/ex_mem_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/hi_lo_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hi_lo_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/id_ex_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/if_id_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/mem_wb_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/multu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/factorial_accelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNT
INFO: [VRFC 10-311] analyzing module REG
INFO: [VRFC 10-311] analyzing module CMP
INFO: [VRFC 10-311] analyzing module MUL
INFO: [VRFC 10-311] analyzing module MUX2
INFO: [VRFC 10-311] analyzing module fac_datapath
INFO: [VRFC 10-311] analyzing module fac_controlunit
INFO: [VRFC 10-311] analyzing module factorial_accelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/address_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module address_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/factorial_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fact_ad
INFO: [VRFC 10-311] analyzing module fact_reg
INFO: [VRFC 10-311] analyzing module fact_result_reg
INFO: [VRFC 10-311] analyzing module fw_mux4
INFO: [VRFC 10-311] analyzing module factorial_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/gpio_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio_ad
INFO: [VRFC 10-311] analyzing module fw_mux4
WARNING: [VRFC 10-3609] overwriting previous definition of module 'fw_mux4' [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/gpio_wrapper.v:66]
INFO: [VRFC 10-311] analyzing module gpO_Reg
INFO: [VRFC 10-311] analyzing module gpio_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sim_gpio_wrapper/imports/new/tb_gpio_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_gpio_wrapper
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_gpio_wrapper -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_gpio_wrapper'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.sim/sim_gpio_wrapper/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_gpio_wrapper'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.sim/sim_gpio_wrapper/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_gpio_wrapper_behav xil_defaultlib.tb_gpio_wrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_gpio_wrapper_behav xil_defaultlib.tb_gpio_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.gpio_ad
Compiling module xil_defaultlib.fw_mux4
Compiling module xil_defaultlib.gpO_Reg
Compiling module xil_defaultlib.gpio_wrapper
Compiling module xil_defaultlib.tb_gpio_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_gpio_wrapper_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$finish called at time : 60 ns : File "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sim_gpio_wrapper/imports/new/tb_gpio_wrapper.v" Line 79
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2830.492 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_gpio_wrapper -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_gpio_wrapper'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.sim/sim_gpio_wrapper/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_gpio_wrapper'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.sim/sim_gpio_wrapper/behav/xsim'
"xvlog --incr --relax -prj tb_gpio_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/auxdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/dreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/ex_mem_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/hi_lo_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hi_lo_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/id_ex_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/if_id_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/mem_wb_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/multu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/factorial_accelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNT
INFO: [VRFC 10-311] analyzing module REG
INFO: [VRFC 10-311] analyzing module CMP
INFO: [VRFC 10-311] analyzing module MUL
INFO: [VRFC 10-311] analyzing module MUX2
INFO: [VRFC 10-311] analyzing module fac_datapath
INFO: [VRFC 10-311] analyzing module fac_controlunit
INFO: [VRFC 10-311] analyzing module factorial_accelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/address_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module address_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/factorial_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fact_ad
INFO: [VRFC 10-311] analyzing module fact_reg
INFO: [VRFC 10-311] analyzing module fact_result_reg
INFO: [VRFC 10-311] analyzing module fw_mux4
INFO: [VRFC 10-311] analyzing module factorial_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/gpio_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio_ad
INFO: [VRFC 10-311] analyzing module fw_mux4
WARNING: [VRFC 10-3609] overwriting previous definition of module 'fw_mux4' [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/gpio_wrapper.v:66]
INFO: [VRFC 10-311] analyzing module gpO_Reg
INFO: [VRFC 10-311] analyzing module gpio_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sim_gpio_wrapper/imports/new/tb_gpio_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_gpio_wrapper
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -step elaborate -simset sim_gpio_wrapper -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_gpio_wrapper'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.sim/sim_gpio_wrapper/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_gpio_wrapper'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.sim/sim_gpio_wrapper/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_gpio_wrapper_behav xil_defaultlib.tb_gpio_wrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_gpio_wrapper_behav xil_defaultlib.tb_gpio_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.gpio_ad
Compiling module xil_defaultlib.fw_mux4
Compiling module xil_defaultlib.gpO_Reg
Compiling module xil_defaultlib.gpio_wrapper
Compiling module xil_defaultlib.tb_gpio_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_gpio_wrapper_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
$finish called at time : 80 ns : File "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sim_gpio_wrapper/imports/new/tb_gpio_wrapper.v" Line 89
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2830.492 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_gpio_wrapper -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_gpio_wrapper'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.sim/sim_gpio_wrapper/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_gpio_wrapper'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.sim/sim_gpio_wrapper/behav/xsim'
"xvlog --incr --relax -prj tb_gpio_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/auxdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/dreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/ex_mem_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/hi_lo_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hi_lo_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/id_ex_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/if_id_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/mem_wb_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/multu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/factorial_accelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNT
INFO: [VRFC 10-311] analyzing module REG
INFO: [VRFC 10-311] analyzing module CMP
INFO: [VRFC 10-311] analyzing module MUL
INFO: [VRFC 10-311] analyzing module MUX2
INFO: [VRFC 10-311] analyzing module fac_datapath
INFO: [VRFC 10-311] analyzing module fac_controlunit
INFO: [VRFC 10-311] analyzing module factorial_accelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/address_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module address_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/factorial_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fact_ad
INFO: [VRFC 10-311] analyzing module fact_reg
INFO: [VRFC 10-311] analyzing module fact_result_reg
INFO: [VRFC 10-311] analyzing module fw_mux4
INFO: [VRFC 10-311] analyzing module factorial_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/gpio_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio_ad
INFO: [VRFC 10-311] analyzing module fw_mux4
WARNING: [VRFC 10-3609] overwriting previous definition of module 'fw_mux4' [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/gpio_wrapper.v:66]
INFO: [VRFC 10-311] analyzing module gpO_Reg
INFO: [VRFC 10-311] analyzing module gpio_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sim_gpio_wrapper/imports/new/tb_gpio_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_gpio_wrapper
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_gpio_wrapper -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_gpio_wrapper'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.sim/sim_gpio_wrapper/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_gpio_wrapper'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.sim/sim_gpio_wrapper/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_gpio_wrapper_behav xil_defaultlib.tb_gpio_wrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_gpio_wrapper_behav xil_defaultlib.tb_gpio_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.gpio_ad
Compiling module xil_defaultlib.fw_mux4
Compiling module xil_defaultlib.gpO_Reg
Compiling module xil_defaultlib.gpio_wrapper
Compiling module xil_defaultlib.tb_gpio_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_gpio_wrapper_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
$finish called at time : 100 ns : File "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sim_gpio_wrapper/imports/new/tb_gpio_wrapper.v" Line 99
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2830.492 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_gpio_wrapper -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_gpio_wrapper'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.sim/sim_gpio_wrapper/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_gpio_wrapper'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.sim/sim_gpio_wrapper/behav/xsim'
"xvlog --incr --relax -prj tb_gpio_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/auxdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/dreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/ex_mem_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/hi_lo_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hi_lo_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/id_ex_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/if_id_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/mem_wb_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/multu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/factorial_accelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNT
INFO: [VRFC 10-311] analyzing module REG
INFO: [VRFC 10-311] analyzing module CMP
INFO: [VRFC 10-311] analyzing module MUL
INFO: [VRFC 10-311] analyzing module MUX2
INFO: [VRFC 10-311] analyzing module fac_datapath
INFO: [VRFC 10-311] analyzing module fac_controlunit
INFO: [VRFC 10-311] analyzing module factorial_accelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/address_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module address_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/factorial_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fact_ad
INFO: [VRFC 10-311] analyzing module fact_reg
INFO: [VRFC 10-311] analyzing module fact_result_reg
INFO: [VRFC 10-311] analyzing module fw_mux4
INFO: [VRFC 10-311] analyzing module factorial_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/gpio_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio_ad
INFO: [VRFC 10-311] analyzing module fw_mux4
WARNING: [VRFC 10-3609] overwriting previous definition of module 'fw_mux4' [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/gpio_wrapper.v:66]
INFO: [VRFC 10-311] analyzing module gpO_Reg
INFO: [VRFC 10-311] analyzing module gpio_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sim_gpio_wrapper/imports/new/tb_gpio_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_gpio_wrapper
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -step elaborate -simset sim_gpio_wrapper -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_gpio_wrapper'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.sim/sim_gpio_wrapper/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_gpio_wrapper'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.sim/sim_gpio_wrapper/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_gpio_wrapper_behav xil_defaultlib.tb_gpio_wrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_gpio_wrapper_behav xil_defaultlib.tb_gpio_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.gpio_ad
Compiling module xil_defaultlib.fw_mux4
Compiling module xil_defaultlib.gpO_Reg
Compiling module xil_defaultlib.gpio_wrapper
Compiling module xil_defaultlib.tb_gpio_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_gpio_wrapper_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
$finish called at time : 110 ns : File "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sim_gpio_wrapper/imports/new/tb_gpio_wrapper.v" Line 100
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2830.492 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_gpio_wrapper -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_gpio_wrapper'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.sim/sim_gpio_wrapper/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_gpio_wrapper'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.sim/sim_gpio_wrapper/behav/xsim'
"xvlog --incr --relax -prj tb_gpio_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/auxdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/dreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/ex_mem_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/hi_lo_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hi_lo_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/id_ex_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/if_id_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/mem_wb_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/multu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/factorial_accelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNT
INFO: [VRFC 10-311] analyzing module REG
INFO: [VRFC 10-311] analyzing module CMP
INFO: [VRFC 10-311] analyzing module MUL
INFO: [VRFC 10-311] analyzing module MUX2
INFO: [VRFC 10-311] analyzing module fac_datapath
INFO: [VRFC 10-311] analyzing module fac_controlunit
INFO: [VRFC 10-311] analyzing module factorial_accelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/address_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module address_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/factorial_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fact_ad
INFO: [VRFC 10-311] analyzing module fact_reg
INFO: [VRFC 10-311] analyzing module fact_result_reg
INFO: [VRFC 10-311] analyzing module fw_mux4
INFO: [VRFC 10-311] analyzing module factorial_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/gpio_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio_ad
INFO: [VRFC 10-311] analyzing module fw_mux4
WARNING: [VRFC 10-3609] overwriting previous definition of module 'fw_mux4' [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/gpio_wrapper.v:66]
INFO: [VRFC 10-311] analyzing module gpO_Reg
INFO: [VRFC 10-311] analyzing module gpio_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sim_gpio_wrapper/imports/new/tb_gpio_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_gpio_wrapper
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_gpio_wrapper -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_gpio_wrapper'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.sim/sim_gpio_wrapper/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_gpio_wrapper'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.sim/sim_gpio_wrapper/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_gpio_wrapper_behav xil_defaultlib.tb_gpio_wrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_gpio_wrapper_behav xil_defaultlib.tb_gpio_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.gpio_ad
Compiling module xil_defaultlib.fw_mux4
Compiling module xil_defaultlib.gpO_Reg
Compiling module xil_defaultlib.gpio_wrapper
Compiling module xil_defaultlib.tb_gpio_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_gpio_wrapper_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$finish called at time : 170 ns : File "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sim_gpio_wrapper/imports/new/tb_gpio_wrapper.v" Line 122
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2830.492 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_gpio_wrapper -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_gpio_wrapper'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.sim/sim_gpio_wrapper/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_gpio_wrapper'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.sim/sim_gpio_wrapper/behav/xsim'
"xvlog --incr --relax -prj tb_gpio_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/auxdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/dreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/ex_mem_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/hi_lo_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hi_lo_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/id_ex_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/if_id_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/mem_wb_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/multu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/factorial_accelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNT
INFO: [VRFC 10-311] analyzing module REG
INFO: [VRFC 10-311] analyzing module CMP
INFO: [VRFC 10-311] analyzing module MUL
INFO: [VRFC 10-311] analyzing module MUX2
INFO: [VRFC 10-311] analyzing module fac_datapath
INFO: [VRFC 10-311] analyzing module fac_controlunit
INFO: [VRFC 10-311] analyzing module factorial_accelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/address_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module address_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/factorial_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fact_ad
INFO: [VRFC 10-311] analyzing module fact_reg
INFO: [VRFC 10-311] analyzing module fact_result_reg
INFO: [VRFC 10-311] analyzing module fw_mux4
INFO: [VRFC 10-311] analyzing module factorial_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/gpio_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio_ad
INFO: [VRFC 10-311] analyzing module fw_mux4
WARNING: [VRFC 10-3609] overwriting previous definition of module 'fw_mux4' [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/gpio_wrapper.v:66]
INFO: [VRFC 10-311] analyzing module gpO_Reg
INFO: [VRFC 10-311] analyzing module gpio_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sim_gpio_wrapper/imports/new/tb_gpio_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_gpio_wrapper
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_gpio_wrapper -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_gpio_wrapper'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.sim/sim_gpio_wrapper/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_gpio_wrapper'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.sim/sim_gpio_wrapper/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_gpio_wrapper_behav xil_defaultlib.tb_gpio_wrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_gpio_wrapper_behav xil_defaultlib.tb_gpio_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.gpio_ad
Compiling module xil_defaultlib.fw_mux4
Compiling module xil_defaultlib.gpO_Reg
Compiling module xil_defaultlib.gpio_wrapper
Compiling module xil_defaultlib.tb_gpio_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_gpio_wrapper_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$finish called at time : 230 ns : File "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sim_gpio_wrapper/imports/new/tb_gpio_wrapper.v" Line 128
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2830.492 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_gpio_wrapper -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_gpio_wrapper'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.sim/sim_gpio_wrapper/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_gpio_wrapper'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.sim/sim_gpio_wrapper/behav/xsim'
"xvlog --incr --relax -prj tb_gpio_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/auxdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/dreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/ex_mem_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/hi_lo_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hi_lo_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/id_ex_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/if_id_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/mem_wb_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/multu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/factorial_accelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNT
INFO: [VRFC 10-311] analyzing module REG
INFO: [VRFC 10-311] analyzing module CMP
INFO: [VRFC 10-311] analyzing module MUL
INFO: [VRFC 10-311] analyzing module MUX2
INFO: [VRFC 10-311] analyzing module fac_datapath
INFO: [VRFC 10-311] analyzing module fac_controlunit
INFO: [VRFC 10-311] analyzing module factorial_accelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/address_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module address_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/factorial_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fact_ad
INFO: [VRFC 10-311] analyzing module fact_reg
INFO: [VRFC 10-311] analyzing module fact_result_reg
INFO: [VRFC 10-311] analyzing module fw_mux4
INFO: [VRFC 10-311] analyzing module factorial_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/gpio_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio_ad
INFO: [VRFC 10-311] analyzing module fw_mux4
WARNING: [VRFC 10-3609] overwriting previous definition of module 'fw_mux4' [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/gpio_wrapper.v:66]
INFO: [VRFC 10-311] analyzing module gpO_Reg
INFO: [VRFC 10-311] analyzing module gpio_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sim_gpio_wrapper/imports/new/tb_gpio_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_gpio_wrapper
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_gpio_wrapper -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_gpio_wrapper'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.sim/sim_gpio_wrapper/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_gpio_wrapper'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.sim/sim_gpio_wrapper/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_gpio_wrapper_behav xil_defaultlib.tb_gpio_wrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_gpio_wrapper_behav xil_defaultlib.tb_gpio_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.gpio_ad
Compiling module xil_defaultlib.fw_mux4
Compiling module xil_defaultlib.gpO_Reg
Compiling module xil_defaultlib.gpio_wrapper
Compiling module xil_defaultlib.tb_gpio_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_gpio_wrapper_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$finish called at time : 230 ns : File "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sim_gpio_wrapper/imports/new/tb_gpio_wrapper.v" Line 128
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2830.492 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_gpio_wrapper -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_gpio_wrapper'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.sim/sim_gpio_wrapper/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_gpio_wrapper'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.sim/sim_gpio_wrapper/behav/xsim'
"xvlog --incr --relax -prj tb_gpio_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/auxdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/dreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/ex_mem_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/hi_lo_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hi_lo_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/id_ex_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/if_id_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/mem_wb_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/multu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/factorial_accelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNT
INFO: [VRFC 10-311] analyzing module REG
INFO: [VRFC 10-311] analyzing module CMP
INFO: [VRFC 10-311] analyzing module MUL
INFO: [VRFC 10-311] analyzing module MUX2
INFO: [VRFC 10-311] analyzing module fac_datapath
INFO: [VRFC 10-311] analyzing module fac_controlunit
INFO: [VRFC 10-311] analyzing module factorial_accelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/address_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module address_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/factorial_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fact_ad
INFO: [VRFC 10-311] analyzing module fact_reg
INFO: [VRFC 10-311] analyzing module fact_result_reg
INFO: [VRFC 10-311] analyzing module fw_mux4
INFO: [VRFC 10-311] analyzing module factorial_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/gpio_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio_ad
INFO: [VRFC 10-311] analyzing module fw_mux4
WARNING: [VRFC 10-3609] overwriting previous definition of module 'fw_mux4' [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/gpio_wrapper.v:66]
INFO: [VRFC 10-311] analyzing module gpO_Reg
INFO: [VRFC 10-311] analyzing module gpio_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sim_gpio_wrapper/imports/new/tb_gpio_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_gpio_wrapper
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -step elaborate -simset sim_gpio_wrapper -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_gpio_wrapper'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.sim/sim_gpio_wrapper/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_gpio_wrapper'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.sim/sim_gpio_wrapper/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_gpio_wrapper_behav xil_defaultlib.tb_gpio_wrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_gpio_wrapper_behav xil_defaultlib.tb_gpio_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.gpio_ad
Compiling module xil_defaultlib.fw_mux4
Compiling module xil_defaultlib.gpO_Reg
Compiling module xil_defaultlib.gpio_wrapper
Compiling module xil_defaultlib.tb_gpio_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_gpio_wrapper_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
$finish called at time : 170 ns : File "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sim_gpio_wrapper/imports/new/tb_gpio_wrapper.v" Line 122
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2830.492 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_gpio_wrapper -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_gpio_wrapper'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.sim/sim_gpio_wrapper/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_gpio_wrapper'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.sim/sim_gpio_wrapper/behav/xsim'
"xvlog --incr --relax -prj tb_gpio_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/auxdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/dreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/ex_mem_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/hi_lo_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hi_lo_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/id_ex_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/if_id_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/mem_wb_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/multu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/factorial_accelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNT
INFO: [VRFC 10-311] analyzing module REG
INFO: [VRFC 10-311] analyzing module CMP
INFO: [VRFC 10-311] analyzing module MUL
INFO: [VRFC 10-311] analyzing module MUX2
INFO: [VRFC 10-311] analyzing module fac_datapath
INFO: [VRFC 10-311] analyzing module fac_controlunit
INFO: [VRFC 10-311] analyzing module factorial_accelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/address_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module address_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/factorial_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fact_ad
INFO: [VRFC 10-311] analyzing module fact_reg
INFO: [VRFC 10-311] analyzing module fact_result_reg
INFO: [VRFC 10-311] analyzing module fw_mux4
INFO: [VRFC 10-311] analyzing module factorial_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/gpio_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio_ad
INFO: [VRFC 10-311] analyzing module fw_mux4
WARNING: [VRFC 10-3609] overwriting previous definition of module 'fw_mux4' [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/gpio_wrapper.v:66]
INFO: [VRFC 10-311] analyzing module gpO_Reg
INFO: [VRFC 10-311] analyzing module gpio_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sim_gpio_wrapper/imports/new/tb_gpio_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_gpio_wrapper
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -step elaborate -simset sim_gpio_wrapper -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_gpio_wrapper'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.sim/sim_gpio_wrapper/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_gpio_wrapper'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.sim/sim_gpio_wrapper/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_gpio_wrapper_behav xil_defaultlib.tb_gpio_wrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_gpio_wrapper_behav xil_defaultlib.tb_gpio_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.gpio_ad
Compiling module xil_defaultlib.fw_mux4
Compiling module xil_defaultlib.gpO_Reg
Compiling module xil_defaultlib.gpio_wrapper
Compiling module xil_defaultlib.tb_gpio_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_gpio_wrapper_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
$finish called at time : 170 ns : File "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sim_gpio_wrapper/imports/new/tb_gpio_wrapper.v" Line 122
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2830.492 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_gpio_wrapper -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_gpio_wrapper'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.sim/sim_gpio_wrapper/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_gpio_wrapper'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.sim/sim_gpio_wrapper/behav/xsim'
"xvlog --incr --relax -prj tb_gpio_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/auxdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/dreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/ex_mem_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/hi_lo_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hi_lo_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/id_ex_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/if_id_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/mem_wb_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/multu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/factorial_accelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNT
INFO: [VRFC 10-311] analyzing module REG
INFO: [VRFC 10-311] analyzing module CMP
INFO: [VRFC 10-311] analyzing module MUL
INFO: [VRFC 10-311] analyzing module MUX2
INFO: [VRFC 10-311] analyzing module fac_datapath
INFO: [VRFC 10-311] analyzing module fac_controlunit
INFO: [VRFC 10-311] analyzing module factorial_accelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/address_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module address_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/factorial_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fact_ad
INFO: [VRFC 10-311] analyzing module fact_reg
INFO: [VRFC 10-311] analyzing module fact_result_reg
INFO: [VRFC 10-311] analyzing module fw_mux4
INFO: [VRFC 10-311] analyzing module factorial_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/gpio_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio_ad
INFO: [VRFC 10-311] analyzing module fw_mux4
WARNING: [VRFC 10-3609] overwriting previous definition of module 'fw_mux4' [C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sources_1/new/gpio_wrapper.v:66]
INFO: [VRFC 10-311] analyzing module gpO_Reg
INFO: [VRFC 10-311] analyzing module gpio_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sim_gpio_wrapper/imports/new/tb_gpio_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_gpio_wrapper
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_gpio_wrapper -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_gpio_wrapper'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.sim/sim_gpio_wrapper/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_gpio_wrapper'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.sim/sim_gpio_wrapper/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_gpio_wrapper_behav xil_defaultlib.tb_gpio_wrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_gpio_wrapper_behav xil_defaultlib.tb_gpio_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.gpio_ad
Compiling module xil_defaultlib.fw_mux4
Compiling module xil_defaultlib.gpO_Reg
Compiling module xil_defaultlib.gpio_wrapper
Compiling module xil_defaultlib.tb_gpio_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_gpio_wrapper_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$finish called at time : 170 ns : File "C:/Users/Randy/OneDrive/Desktop/CMPE200/hw7mips/hw7mips.srcs/sim_gpio_wrapper/imports/new/tb_gpio_wrapper.v" Line 128
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2830.492 ; gain = 0.000
save_project_as Assignment_7 C:/Users/Randy/OneDrive/Desktop/CMPE200/HW7/MIPS-pipelined-cpu/Assignment_7 -force
import_files
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sim_datapath'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_datapath'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sim_factorial_wrapper'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_factorial_wrapper'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sim_gpio_wrapper'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_gpio_wrapper'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sim_mips'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_mips'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed May  7 15:16:25 2025...
