<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>Silicon Labs EFM32 CMSIS: EFM32GG_GPIO_BitFields</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.4.7 -->
<div class="tabs">
  <ul>
    <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
    <li><a href="modules.html"><span>Modules</span></a></li>
    <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
    <li><a href="files.html"><span>Files</span></a></li>
  </ul></div>
<h1>EFM32GG_GPIO_BitFields</h1><table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gf616736ce9780d2762e52da4a473eb88">_GPIO_P_CTRL_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g3d76a876f21ac5234687c4ec41b482ed">_GPIO_P_CTRL_MASK</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gf15659194606e9c0fee88052979b6c86">_GPIO_P_CTRL_DRIVEMODE_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g634fae31ba22af888c0b26c9f452a559">_GPIO_P_CTRL_DRIVEMODE_MASK</a>&nbsp;&nbsp;&nbsp;0x3UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g3acf44864bb5d377d20bb71be3d614ef">_GPIO_P_CTRL_DRIVEMODE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gcc678717e344dffcf516e8cb4f01418a">_GPIO_P_CTRL_DRIVEMODE_STANDARD</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g373dd68b7b152d21c45de138b341f3c1">_GPIO_P_CTRL_DRIVEMODE_LOWEST</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g987ea4a9b33bbe5b84594606ab52cae4">_GPIO_P_CTRL_DRIVEMODE_HIGH</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g40826b199e82e2f6edddb6718cec3519">_GPIO_P_CTRL_DRIVEMODE_LOW</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g503a1e476a1a739bc9cb14f73c785ff5">GPIO_P_CTRL_DRIVEMODE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_CTRL_DRIVEMODE_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gb7cac1f21956ffa54195ce80f9073325">GPIO_P_CTRL_DRIVEMODE_STANDARD</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_CTRL_DRIVEMODE_STANDARD &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g5c2b1ff2ec9e7c42ed425699d4c6dda0">GPIO_P_CTRL_DRIVEMODE_LOWEST</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_CTRL_DRIVEMODE_LOWEST &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g6bb1d59e20ac32b580bd717fdb12c6de">GPIO_P_CTRL_DRIVEMODE_HIGH</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_CTRL_DRIVEMODE_HIGH &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g852a481958bd326da535e7889bf8a960">GPIO_P_CTRL_DRIVEMODE_LOW</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_CTRL_DRIVEMODE_LOW &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g867ecab8562c444a7cdbaf8ef1966d9c">_GPIO_P_MODEL_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g51b5540db8d88c64f89af5d5766d5b1b">_GPIO_P_MODEL_MASK</a>&nbsp;&nbsp;&nbsp;0xFFFFFFFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g88ca06660491f68a8036c4811f927a13">_GPIO_P_MODEL_MODE0_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g005ace928e56ea5fc6fa42937d616f6e">_GPIO_P_MODEL_MODE0_MASK</a>&nbsp;&nbsp;&nbsp;0xFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g43feac9085330e17a2bcfb85ad7a8f21">_GPIO_P_MODEL_MODE0_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#ga6c8a10477eb7923f05deeaeab89436c">_GPIO_P_MODEL_MODE0_DISABLED</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g37dc60b39ff058b291a06ee627ca6c6b">_GPIO_P_MODEL_MODE0_INPUT</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g136ddf845c159b412e2699f137b284dc">_GPIO_P_MODEL_MODE0_INPUTPULL</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gd3847113bdda2d633e44f6ae0016a015">_GPIO_P_MODEL_MODE0_INPUTPULLFILTER</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g6e647ba1930419cbcb07788e7b4bae05">_GPIO_P_MODEL_MODE0_PUSHPULL</a>&nbsp;&nbsp;&nbsp;0x00000004UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gc658f676c807c7e550c47c05a2400e4f">_GPIO_P_MODEL_MODE0_PUSHPULLDRIVE</a>&nbsp;&nbsp;&nbsp;0x00000005UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g0134285db0a27d8922d2fe5fff79e5a7">_GPIO_P_MODEL_MODE0_WIREDOR</a>&nbsp;&nbsp;&nbsp;0x00000006UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gebe5bfd0a5338776a7fbfb6ac70a0a18">_GPIO_P_MODEL_MODE0_WIREDORPULLDOWN</a>&nbsp;&nbsp;&nbsp;0x00000007UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g37a8f1a8f065e73086d2e11f98199b75">_GPIO_P_MODEL_MODE0_WIREDAND</a>&nbsp;&nbsp;&nbsp;0x00000008UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g2804add7de5d7ccebe1d04a3dec48671">_GPIO_P_MODEL_MODE0_WIREDANDFILTER</a>&nbsp;&nbsp;&nbsp;0x00000009UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#ga42fa31f3adf22164127ce320fe9ea03">_GPIO_P_MODEL_MODE0_WIREDANDPULLUP</a>&nbsp;&nbsp;&nbsp;0x0000000AUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gf4d89551bb5c8eaf069a7b6b4d41b30a">_GPIO_P_MODEL_MODE0_WIREDANDPULLUPFILTER</a>&nbsp;&nbsp;&nbsp;0x0000000BUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g9301226912b0b3902a6371be103b8722">_GPIO_P_MODEL_MODE0_WIREDANDDRIVE</a>&nbsp;&nbsp;&nbsp;0x0000000CUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g9780362b843280065c164e4a4185822a">_GPIO_P_MODEL_MODE0_WIREDANDDRIVEFILTER</a>&nbsp;&nbsp;&nbsp;0x0000000DUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g58be084aaf60d2815c904cb8832a6f63">_GPIO_P_MODEL_MODE0_WIREDANDDRIVEPULLUP</a>&nbsp;&nbsp;&nbsp;0x0000000EUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g5dbd3b7fd066dc694c0c027d55982004">_GPIO_P_MODEL_MODE0_WIREDANDDRIVEPULLUPFILTER</a>&nbsp;&nbsp;&nbsp;0x0000000FUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gdff88531759aabaf2feb03d8727af1b8">GPIO_P_MODEL_MODE0_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE0_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gedd6aaa093a0a6cada17c352900e49e1">GPIO_P_MODEL_MODE0_DISABLED</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE0_DISABLED &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g546f244cd622a2aa2af2bdb34a524648">GPIO_P_MODEL_MODE0_INPUT</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE0_INPUT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gad903a31d9b6cf1ab4eb820ad7599de8">GPIO_P_MODEL_MODE0_INPUTPULL</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE0_INPUTPULL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g5fa8ca53b2d2f7a75da474ed02a6c384">GPIO_P_MODEL_MODE0_INPUTPULLFILTER</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE0_INPUTPULLFILTER &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g0baa695749973a063423f79939a75225">GPIO_P_MODEL_MODE0_PUSHPULL</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE0_PUSHPULL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gf3e7354ba4bd687d7e6f3ccf3760152d">GPIO_P_MODEL_MODE0_PUSHPULLDRIVE</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE0_PUSHPULLDRIVE &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gecd118ca736176de6f3626bbaff3beeb">GPIO_P_MODEL_MODE0_WIREDOR</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE0_WIREDOR &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g331f8e0a22487ccce2693c209f949bfb">GPIO_P_MODEL_MODE0_WIREDORPULLDOWN</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE0_WIREDORPULLDOWN &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gb90227653b22af5eaddd400f24389088">GPIO_P_MODEL_MODE0_WIREDAND</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE0_WIREDAND &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g05ed3212a9a976e8e8f837c3d9eb2edd">GPIO_P_MODEL_MODE0_WIREDANDFILTER</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE0_WIREDANDFILTER &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gff905034aa9b1fbe3af6513b1fdddb3d">GPIO_P_MODEL_MODE0_WIREDANDPULLUP</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE0_WIREDANDPULLUP &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g81a9f949feedc40e73c5b9ce6cd05315">GPIO_P_MODEL_MODE0_WIREDANDPULLUPFILTER</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE0_WIREDANDPULLUPFILTER &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g97b9e3a21b1de0b0d3659a8233c26868">GPIO_P_MODEL_MODE0_WIREDANDDRIVE</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE0_WIREDANDDRIVE &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#ga58f7cab256644fcdf8df5a5b6f13266">GPIO_P_MODEL_MODE0_WIREDANDDRIVEFILTER</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE0_WIREDANDDRIVEFILTER &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g1bf072552934a27708d727360beb74a2">GPIO_P_MODEL_MODE0_WIREDANDDRIVEPULLUP</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE0_WIREDANDDRIVEPULLUP &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g9564ba9ec8329787d85663f306f7159b">GPIO_P_MODEL_MODE0_WIREDANDDRIVEPULLUPFILTER</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE0_WIREDANDDRIVEPULLUPFILTER &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g0116018f2936e982671bb9f938d11b53">_GPIO_P_MODEL_MODE1_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g8ef33e04378f452ffb1e825c7a8e1ce3">_GPIO_P_MODEL_MODE1_MASK</a>&nbsp;&nbsp;&nbsp;0xF0UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g0f95ece1a051fb4b31fe67cb6164fd98">_GPIO_P_MODEL_MODE1_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gdb0a83f8f6bce4f71eb0b15e26ede16d">_GPIO_P_MODEL_MODE1_DISABLED</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gf660ae51cd19d21db7acab773c078c30">_GPIO_P_MODEL_MODE1_INPUT</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g03cb313d5821d3c7f4eb74937201380c">_GPIO_P_MODEL_MODE1_INPUTPULL</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g55a907db63d6b7fc9051b20107cad9fa">_GPIO_P_MODEL_MODE1_INPUTPULLFILTER</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g4c3be139fc28a2e54802e5541908fd5d">_GPIO_P_MODEL_MODE1_PUSHPULL</a>&nbsp;&nbsp;&nbsp;0x00000004UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g10d5f86b6b77bfddde42c20ac2067cca">_GPIO_P_MODEL_MODE1_PUSHPULLDRIVE</a>&nbsp;&nbsp;&nbsp;0x00000005UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g2d741e91a53062b46a6e54ac02ed54c0">_GPIO_P_MODEL_MODE1_WIREDOR</a>&nbsp;&nbsp;&nbsp;0x00000006UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g7c95bbd43980b6eced90277c849bf587">_GPIO_P_MODEL_MODE1_WIREDORPULLDOWN</a>&nbsp;&nbsp;&nbsp;0x00000007UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g5785959d477c68bc5a3c36482596de59">_GPIO_P_MODEL_MODE1_WIREDAND</a>&nbsp;&nbsp;&nbsp;0x00000008UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g5a673382f6ea4c9e42038a50583b11e9">_GPIO_P_MODEL_MODE1_WIREDANDFILTER</a>&nbsp;&nbsp;&nbsp;0x00000009UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g7c587384074adb0132883873bfddb3a7">_GPIO_P_MODEL_MODE1_WIREDANDPULLUP</a>&nbsp;&nbsp;&nbsp;0x0000000AUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g9312f50985baef42b998a97498f774b5">_GPIO_P_MODEL_MODE1_WIREDANDPULLUPFILTER</a>&nbsp;&nbsp;&nbsp;0x0000000BUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gb3d135172278d662530ba9f4a38702a3">_GPIO_P_MODEL_MODE1_WIREDANDDRIVE</a>&nbsp;&nbsp;&nbsp;0x0000000CUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g5d0f76a3db635d99d179c6b39609dbd2">_GPIO_P_MODEL_MODE1_WIREDANDDRIVEFILTER</a>&nbsp;&nbsp;&nbsp;0x0000000DUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g39152adb081a4c8f16de5defd6773df2">_GPIO_P_MODEL_MODE1_WIREDANDDRIVEPULLUP</a>&nbsp;&nbsp;&nbsp;0x0000000EUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g096c14c9a6cb1c0d5eef027c0970ff44">_GPIO_P_MODEL_MODE1_WIREDANDDRIVEPULLUPFILTER</a>&nbsp;&nbsp;&nbsp;0x0000000FUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#ga0e131e0c18b1eeb336192f0c4ec6236">GPIO_P_MODEL_MODE1_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE1_DEFAULT &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g300072b4d407cfb165d3eec94ecdbcef">GPIO_P_MODEL_MODE1_DISABLED</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE1_DISABLED &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g1e85cb8209af3104cd03c222ff9f4367">GPIO_P_MODEL_MODE1_INPUT</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE1_INPUT &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gfd965ce6d53ccd46d97305f12a0103bd">GPIO_P_MODEL_MODE1_INPUTPULL</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE1_INPUTPULL &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g739138231e99296eece7301d2837fea4">GPIO_P_MODEL_MODE1_INPUTPULLFILTER</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE1_INPUTPULLFILTER &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g40cf4f948ad8a8a58e2c20ebc6638712">GPIO_P_MODEL_MODE1_PUSHPULL</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE1_PUSHPULL &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g60a9983ad271f6b19baa2e11ebedf68a">GPIO_P_MODEL_MODE1_PUSHPULLDRIVE</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE1_PUSHPULLDRIVE &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g4382ee0f557b0a39c1b1a9acd676d99f">GPIO_P_MODEL_MODE1_WIREDOR</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE1_WIREDOR &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gd79de8ef0b6133a947096079e810dab8">GPIO_P_MODEL_MODE1_WIREDORPULLDOWN</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE1_WIREDORPULLDOWN &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g0324a652464f04f6f9eef113e3b4bcc3">GPIO_P_MODEL_MODE1_WIREDAND</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE1_WIREDAND &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gd32f6fc9c359f82c504514ef1f1ecc25">GPIO_P_MODEL_MODE1_WIREDANDFILTER</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE1_WIREDANDFILTER &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g2aeaf236777e7352e2962f42b81c9b83">GPIO_P_MODEL_MODE1_WIREDANDPULLUP</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE1_WIREDANDPULLUP &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#ge8050ca1cd793ef0bcbd4fe2259782a4">GPIO_P_MODEL_MODE1_WIREDANDPULLUPFILTER</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE1_WIREDANDPULLUPFILTER &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g95fb06d92e0493b4917d47a8bfc9427e">GPIO_P_MODEL_MODE1_WIREDANDDRIVE</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE1_WIREDANDDRIVE &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gbc5f924f08d50857f020e225ff612400">GPIO_P_MODEL_MODE1_WIREDANDDRIVEFILTER</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE1_WIREDANDDRIVEFILTER &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gcc6a70595c6363b1d0bef677d53643aa">GPIO_P_MODEL_MODE1_WIREDANDDRIVEPULLUP</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE1_WIREDANDDRIVEPULLUP &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g417f876e3bc2dc17dbc02fb42540a4e3">GPIO_P_MODEL_MODE1_WIREDANDDRIVEPULLUPFILTER</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE1_WIREDANDDRIVEPULLUPFILTER &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gc48fd262f0652b6da963a3d161a31f81">_GPIO_P_MODEL_MODE2_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gd423191f79a2459b8f41fdfad630f45b">_GPIO_P_MODEL_MODE2_MASK</a>&nbsp;&nbsp;&nbsp;0xF00UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g2682c718a532b7c298429719679ad6e0">_GPIO_P_MODEL_MODE2_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gf9bf53ce6e06147d11be70702f09351a">_GPIO_P_MODEL_MODE2_DISABLED</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gd2956a890e77a630e8b7bae684e68d16">_GPIO_P_MODEL_MODE2_INPUT</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#ge3af0f609e9c787ffc0339e4e82216b5">_GPIO_P_MODEL_MODE2_INPUTPULL</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g94c86f5fcc919c683f4763d46da0e208">_GPIO_P_MODEL_MODE2_INPUTPULLFILTER</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g61456b30a39f97d9c182292f86a33d75">_GPIO_P_MODEL_MODE2_PUSHPULL</a>&nbsp;&nbsp;&nbsp;0x00000004UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g334d1cfd0f16634c07e0b5216a1429e9">_GPIO_P_MODEL_MODE2_PUSHPULLDRIVE</a>&nbsp;&nbsp;&nbsp;0x00000005UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g9153e1371e2c89e361e85bef65e2fa46">_GPIO_P_MODEL_MODE2_WIREDOR</a>&nbsp;&nbsp;&nbsp;0x00000006UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g07cc8c1afa15c70e7463b439c0e20bec">_GPIO_P_MODEL_MODE2_WIREDORPULLDOWN</a>&nbsp;&nbsp;&nbsp;0x00000007UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gcd4eaf59e5c74692bc0035bb8e6ba411">_GPIO_P_MODEL_MODE2_WIREDAND</a>&nbsp;&nbsp;&nbsp;0x00000008UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g4e68ceac107b36b9cc643727bb0bd3f2">_GPIO_P_MODEL_MODE2_WIREDANDFILTER</a>&nbsp;&nbsp;&nbsp;0x00000009UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gec74383896c55045eec21a18dc6dc7ec">_GPIO_P_MODEL_MODE2_WIREDANDPULLUP</a>&nbsp;&nbsp;&nbsp;0x0000000AUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g6dcc6837159843680ebdf916774b93f1">_GPIO_P_MODEL_MODE2_WIREDANDPULLUPFILTER</a>&nbsp;&nbsp;&nbsp;0x0000000BUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gb9dfa290325a2413aebab0e7c1abc7bf">_GPIO_P_MODEL_MODE2_WIREDANDDRIVE</a>&nbsp;&nbsp;&nbsp;0x0000000CUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g2f4759e8f3cf87f0705fbc9b6c1ca16a">_GPIO_P_MODEL_MODE2_WIREDANDDRIVEFILTER</a>&nbsp;&nbsp;&nbsp;0x0000000DUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gcf3b0c93c643db2cf9c71bb2767d1570">_GPIO_P_MODEL_MODE2_WIREDANDDRIVEPULLUP</a>&nbsp;&nbsp;&nbsp;0x0000000EUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g506942119ebb97aa8e861eba213a4518">_GPIO_P_MODEL_MODE2_WIREDANDDRIVEPULLUPFILTER</a>&nbsp;&nbsp;&nbsp;0x0000000FUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#ge74aeb49384f095bb3a82b2614652385">GPIO_P_MODEL_MODE2_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE2_DEFAULT &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g2187d4d7bad5f8400a7d8e09c40d1345">GPIO_P_MODEL_MODE2_DISABLED</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE2_DISABLED &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g0ae4280bcb061334f1a2fc6873eed82b">GPIO_P_MODEL_MODE2_INPUT</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE2_INPUT &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gea346e531eb8970cfec35df0dceb81bb">GPIO_P_MODEL_MODE2_INPUTPULL</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE2_INPUTPULL &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g7432ece2397b1fa5cc9ace804acf01e1">GPIO_P_MODEL_MODE2_INPUTPULLFILTER</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE2_INPUTPULLFILTER &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g6ccb966ba4d203b356f6eaf665960bf1">GPIO_P_MODEL_MODE2_PUSHPULL</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE2_PUSHPULL &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#ge7f554167d048dbbe85508ea6684ff9d">GPIO_P_MODEL_MODE2_PUSHPULLDRIVE</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE2_PUSHPULLDRIVE &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gef893da44958285e76cde8aa91809caa">GPIO_P_MODEL_MODE2_WIREDOR</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE2_WIREDOR &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gb71c1edcbcea669cf81bd97d0425bd87">GPIO_P_MODEL_MODE2_WIREDORPULLDOWN</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE2_WIREDORPULLDOWN &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gc87424d85ce606819711c592bdef51d2">GPIO_P_MODEL_MODE2_WIREDAND</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE2_WIREDAND &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g1d38966ed7d834e3cb81ad327f5f55a7">GPIO_P_MODEL_MODE2_WIREDANDFILTER</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE2_WIREDANDFILTER &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#ga74b682ad72e1da1f937ec3c9edfac6f">GPIO_P_MODEL_MODE2_WIREDANDPULLUP</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE2_WIREDANDPULLUP &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#ga217e052633f7a321600ee493a1cf9b7">GPIO_P_MODEL_MODE2_WIREDANDPULLUPFILTER</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE2_WIREDANDPULLUPFILTER &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g8d67704590620f55fa3ae4f0734e4145">GPIO_P_MODEL_MODE2_WIREDANDDRIVE</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE2_WIREDANDDRIVE &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g9d5ffcb899823b277956d71465fd13cd">GPIO_P_MODEL_MODE2_WIREDANDDRIVEFILTER</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE2_WIREDANDDRIVEFILTER &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g6e93434f44a1a756a0d905fc8d9fd34b">GPIO_P_MODEL_MODE2_WIREDANDDRIVEPULLUP</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE2_WIREDANDDRIVEPULLUP &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g4f3c60aa8db37492bb617efb349c1656">GPIO_P_MODEL_MODE2_WIREDANDDRIVEPULLUPFILTER</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE2_WIREDANDDRIVEPULLUPFILTER &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#ga6cdb4ec420475feb5c58b4e999ea200">_GPIO_P_MODEL_MODE3_SHIFT</a>&nbsp;&nbsp;&nbsp;12</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#ge6cc8753077eb5e44d7672226d40bf55">_GPIO_P_MODEL_MODE3_MASK</a>&nbsp;&nbsp;&nbsp;0xF000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g167e8b4bb9c38d7d55855761425de241">_GPIO_P_MODEL_MODE3_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g85b8256d9ef86f65f6df9486ff5c5087">_GPIO_P_MODEL_MODE3_DISABLED</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g7bc97fc81a5dd415786ccef0035a60b4">_GPIO_P_MODEL_MODE3_INPUT</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g39ac56171a4bc6081299f83adbce957b">_GPIO_P_MODEL_MODE3_INPUTPULL</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g1c99fc57e710523447da94e4118504bb">_GPIO_P_MODEL_MODE3_INPUTPULLFILTER</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gecfb543dd226ab665dfee6929e7d1e5e">_GPIO_P_MODEL_MODE3_PUSHPULL</a>&nbsp;&nbsp;&nbsp;0x00000004UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g89b12793f34831ed5e0863305fbf1f1e">_GPIO_P_MODEL_MODE3_PUSHPULLDRIVE</a>&nbsp;&nbsp;&nbsp;0x00000005UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g9fd002fff676569d83d10305e939915a">_GPIO_P_MODEL_MODE3_WIREDOR</a>&nbsp;&nbsp;&nbsp;0x00000006UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g7809419ae2bc3293b11673a3b657f038">_GPIO_P_MODEL_MODE3_WIREDORPULLDOWN</a>&nbsp;&nbsp;&nbsp;0x00000007UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g3ff73963568188e45dd7c8be0493f215">_GPIO_P_MODEL_MODE3_WIREDAND</a>&nbsp;&nbsp;&nbsp;0x00000008UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gbfa606cde82b00515337eefa8318b997">_GPIO_P_MODEL_MODE3_WIREDANDFILTER</a>&nbsp;&nbsp;&nbsp;0x00000009UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g2d0868e9f4f7daf92481fcc991da912f">_GPIO_P_MODEL_MODE3_WIREDANDPULLUP</a>&nbsp;&nbsp;&nbsp;0x0000000AUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g155e64872975800a9aefc051531c3021">_GPIO_P_MODEL_MODE3_WIREDANDPULLUPFILTER</a>&nbsp;&nbsp;&nbsp;0x0000000BUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g2c9497f55459965f692b87de06c8271e">_GPIO_P_MODEL_MODE3_WIREDANDDRIVE</a>&nbsp;&nbsp;&nbsp;0x0000000CUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g05e44e03066afbb40f76c62b9ef7e591">_GPIO_P_MODEL_MODE3_WIREDANDDRIVEFILTER</a>&nbsp;&nbsp;&nbsp;0x0000000DUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g864aaa708ca172e91e3cc32ec05badb6">_GPIO_P_MODEL_MODE3_WIREDANDDRIVEPULLUP</a>&nbsp;&nbsp;&nbsp;0x0000000EUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g9b228c70888c47591e0e1e25aa9b3af9">_GPIO_P_MODEL_MODE3_WIREDANDDRIVEPULLUPFILTER</a>&nbsp;&nbsp;&nbsp;0x0000000FUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gf5ce808db9c003028252a40d2790172e">GPIO_P_MODEL_MODE3_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE3_DEFAULT &lt;&lt; 12)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#ge87344055cdb21c333c629ced2482f03">GPIO_P_MODEL_MODE3_DISABLED</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE3_DISABLED &lt;&lt; 12)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g8dc6b617d2e30e8a0e635ad4646a023e">GPIO_P_MODEL_MODE3_INPUT</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE3_INPUT &lt;&lt; 12)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g3b670b573a5069bca39c9c018d858408">GPIO_P_MODEL_MODE3_INPUTPULL</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE3_INPUTPULL &lt;&lt; 12)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gbb6a3d9da452701eb9bbb8d870b1f6c8">GPIO_P_MODEL_MODE3_INPUTPULLFILTER</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE3_INPUTPULLFILTER &lt;&lt; 12)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g2cfbff95f206e2e775a67d27c9029f6a">GPIO_P_MODEL_MODE3_PUSHPULL</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE3_PUSHPULL &lt;&lt; 12)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g299649f74c95d65417a659150f373be3">GPIO_P_MODEL_MODE3_PUSHPULLDRIVE</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE3_PUSHPULLDRIVE &lt;&lt; 12)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gec64fd23fbb6eb56f6cb89b8b743a4b4">GPIO_P_MODEL_MODE3_WIREDOR</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE3_WIREDOR &lt;&lt; 12)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g2dcde746904499f7f58bb9ad937430d4">GPIO_P_MODEL_MODE3_WIREDORPULLDOWN</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE3_WIREDORPULLDOWN &lt;&lt; 12)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g0e2c36f78e6ef656ddf024e348de0934">GPIO_P_MODEL_MODE3_WIREDAND</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE3_WIREDAND &lt;&lt; 12)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g6731aab439581acf909e8a0c29ff446f">GPIO_P_MODEL_MODE3_WIREDANDFILTER</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE3_WIREDANDFILTER &lt;&lt; 12)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#ge4a2bcdd483eb10698fd2bda328b3c38">GPIO_P_MODEL_MODE3_WIREDANDPULLUP</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE3_WIREDANDPULLUP &lt;&lt; 12)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g473c287fc728f26af1e0a6f7ea549b44">GPIO_P_MODEL_MODE3_WIREDANDPULLUPFILTER</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE3_WIREDANDPULLUPFILTER &lt;&lt; 12)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g4b6fdd3d03fd5e4bd9c2a4bc7cbf0f58">GPIO_P_MODEL_MODE3_WIREDANDDRIVE</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE3_WIREDANDDRIVE &lt;&lt; 12)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g681854e3290b68fef417cebe8a29df49">GPIO_P_MODEL_MODE3_WIREDANDDRIVEFILTER</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE3_WIREDANDDRIVEFILTER &lt;&lt; 12)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g9b3acc3f13ff1080f527ce9906665c42">GPIO_P_MODEL_MODE3_WIREDANDDRIVEPULLUP</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE3_WIREDANDDRIVEPULLUP &lt;&lt; 12)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g1f0b9345fdae8cc41fbf95ff25b46ea7">GPIO_P_MODEL_MODE3_WIREDANDDRIVEPULLUPFILTER</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE3_WIREDANDDRIVEPULLUPFILTER &lt;&lt; 12)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g907b885389b37a4341e70e119ca1dacd">_GPIO_P_MODEL_MODE4_SHIFT</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gf3a011ac7b2aed8da51e696467343030">_GPIO_P_MODEL_MODE4_MASK</a>&nbsp;&nbsp;&nbsp;0xF0000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gc3cce1af43a38cb84b94dda2ed48e1e3">_GPIO_P_MODEL_MODE4_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g974cb77e75489b3898e7cefb06f690a7">_GPIO_P_MODEL_MODE4_DISABLED</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gb02b8f0634599abd50d9ca83e7c8915a">_GPIO_P_MODEL_MODE4_INPUT</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g871d2301c6f98989b3d55715efaa07f1">_GPIO_P_MODEL_MODE4_INPUTPULL</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g1f01b4d36a1da99f647f8615478b426b">_GPIO_P_MODEL_MODE4_INPUTPULLFILTER</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g5d949cd5c10ed35e6ffbd5e21f3ec942">_GPIO_P_MODEL_MODE4_PUSHPULL</a>&nbsp;&nbsp;&nbsp;0x00000004UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g6c362a08647e8226a15d51b7ed417923">_GPIO_P_MODEL_MODE4_PUSHPULLDRIVE</a>&nbsp;&nbsp;&nbsp;0x00000005UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g7db28d5144f835111260685832327dbd">_GPIO_P_MODEL_MODE4_WIREDOR</a>&nbsp;&nbsp;&nbsp;0x00000006UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g953ee51f5678ef772a5a1fa092ba5976">_GPIO_P_MODEL_MODE4_WIREDORPULLDOWN</a>&nbsp;&nbsp;&nbsp;0x00000007UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g2cfefbaa6259465755752548209e368c">_GPIO_P_MODEL_MODE4_WIREDAND</a>&nbsp;&nbsp;&nbsp;0x00000008UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gb97835f41b1d4326aeaa59ae4178244f">_GPIO_P_MODEL_MODE4_WIREDANDFILTER</a>&nbsp;&nbsp;&nbsp;0x00000009UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g5cecb132922e68ff2e3c1f80456c1b36">_GPIO_P_MODEL_MODE4_WIREDANDPULLUP</a>&nbsp;&nbsp;&nbsp;0x0000000AUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g570095c2d98fdaaf50cf7045c1197e85">_GPIO_P_MODEL_MODE4_WIREDANDPULLUPFILTER</a>&nbsp;&nbsp;&nbsp;0x0000000BUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gddc94c48b8b66e6496a057123b97e1f2">_GPIO_P_MODEL_MODE4_WIREDANDDRIVE</a>&nbsp;&nbsp;&nbsp;0x0000000CUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#ge45fdc9a897f09315ba5beb2d95cf8d5">_GPIO_P_MODEL_MODE4_WIREDANDDRIVEFILTER</a>&nbsp;&nbsp;&nbsp;0x0000000DUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gcb0d1e7d325c53213374c86aff40f74b">_GPIO_P_MODEL_MODE4_WIREDANDDRIVEPULLUP</a>&nbsp;&nbsp;&nbsp;0x0000000EUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g94c8254e0f69634c4652fa402cc63f02">_GPIO_P_MODEL_MODE4_WIREDANDDRIVEPULLUPFILTER</a>&nbsp;&nbsp;&nbsp;0x0000000FUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g628fae8b96414c8fef9b2a0824bc71ec">GPIO_P_MODEL_MODE4_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE4_DEFAULT &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g1e27212da4ebb414ea649c7fb7afdeb3">GPIO_P_MODEL_MODE4_DISABLED</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE4_DISABLED &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g76a7338a79f3b6c5e69cebff093a4841">GPIO_P_MODEL_MODE4_INPUT</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE4_INPUT &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#ga03e424646fe450a35fcd73b6b10b0ae">GPIO_P_MODEL_MODE4_INPUTPULL</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE4_INPUTPULL &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g4508918df6c63f0c81db021f9e384d9b">GPIO_P_MODEL_MODE4_INPUTPULLFILTER</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE4_INPUTPULLFILTER &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g2f2937f5177bffeab94353f1157af674">GPIO_P_MODEL_MODE4_PUSHPULL</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE4_PUSHPULL &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g8d15c5d1e19a66f69721a73d421a82e4">GPIO_P_MODEL_MODE4_PUSHPULLDRIVE</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE4_PUSHPULLDRIVE &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#ge544e125a2559869e7b115ab9ee4c0eb">GPIO_P_MODEL_MODE4_WIREDOR</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE4_WIREDOR &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gfbca416c0fe9a913a6233d40e177d319">GPIO_P_MODEL_MODE4_WIREDORPULLDOWN</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE4_WIREDORPULLDOWN &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gc0acc8764b8bc96b0bed9ecb014d090e">GPIO_P_MODEL_MODE4_WIREDAND</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE4_WIREDAND &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g488895417fc7d51d2bb3b02b8b253e3d">GPIO_P_MODEL_MODE4_WIREDANDFILTER</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE4_WIREDANDFILTER &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gd161370b693cc5f8fe57d626286fe521">GPIO_P_MODEL_MODE4_WIREDANDPULLUP</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE4_WIREDANDPULLUP &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g46b49ce3eb156f8004741c7ef6155a82">GPIO_P_MODEL_MODE4_WIREDANDPULLUPFILTER</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE4_WIREDANDPULLUPFILTER &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g6d55f0abf0b59d877cd967b777e03467">GPIO_P_MODEL_MODE4_WIREDANDDRIVE</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE4_WIREDANDDRIVE &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g5bfeee57997ec19a1c63480734843adf">GPIO_P_MODEL_MODE4_WIREDANDDRIVEFILTER</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE4_WIREDANDDRIVEFILTER &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g1c61f64b72be74fa40f8b7de71204d84">GPIO_P_MODEL_MODE4_WIREDANDDRIVEPULLUP</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE4_WIREDANDDRIVEPULLUP &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g9ed48bda92edb7dbb41e0441a8b4d9f0">GPIO_P_MODEL_MODE4_WIREDANDDRIVEPULLUPFILTER</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE4_WIREDANDDRIVEPULLUPFILTER &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g9ea4479d84e582bebb08ec2349c4b32e">_GPIO_P_MODEL_MODE5_SHIFT</a>&nbsp;&nbsp;&nbsp;20</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gf0abaf8771ebd12850667506d9ddaa4c">_GPIO_P_MODEL_MODE5_MASK</a>&nbsp;&nbsp;&nbsp;0xF00000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g2f31a880a25bb4991025bd8c15bb6d4d">_GPIO_P_MODEL_MODE5_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g543df364a3e5c7df3cdabb8f13d62907">_GPIO_P_MODEL_MODE5_DISABLED</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g0f23f915abce45114532b09334b8a4c6">_GPIO_P_MODEL_MODE5_INPUT</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g01c5850e8b19d121ea1ca8fa67a14de7">_GPIO_P_MODEL_MODE5_INPUTPULL</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g4780b220450d082a2f92374ec9a4827d">_GPIO_P_MODEL_MODE5_INPUTPULLFILTER</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gf93088bcb1f0aea6a958972f57b7b931">_GPIO_P_MODEL_MODE5_PUSHPULL</a>&nbsp;&nbsp;&nbsp;0x00000004UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g298a2c0658d20327c7336acf59f6ca94">_GPIO_P_MODEL_MODE5_PUSHPULLDRIVE</a>&nbsp;&nbsp;&nbsp;0x00000005UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gedca4b3f56c7cd319eff2b35a9dd599e">_GPIO_P_MODEL_MODE5_WIREDOR</a>&nbsp;&nbsp;&nbsp;0x00000006UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g940faf6f629a94a86d19f9f4388ab895">_GPIO_P_MODEL_MODE5_WIREDORPULLDOWN</a>&nbsp;&nbsp;&nbsp;0x00000007UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g865ac6efa404c2efc795d06996b51bca">_GPIO_P_MODEL_MODE5_WIREDAND</a>&nbsp;&nbsp;&nbsp;0x00000008UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g68d4c2ca090f6cc0c0e18705621b96d2">_GPIO_P_MODEL_MODE5_WIREDANDFILTER</a>&nbsp;&nbsp;&nbsp;0x00000009UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gb4136ec6b3daa12ded454c3b0ab3e49c">_GPIO_P_MODEL_MODE5_WIREDANDPULLUP</a>&nbsp;&nbsp;&nbsp;0x0000000AUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gcca523d66c9a6b707aeef3b5f92ad5fa">_GPIO_P_MODEL_MODE5_WIREDANDPULLUPFILTER</a>&nbsp;&nbsp;&nbsp;0x0000000BUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g4b994d50391e2d1c351bc63b2ab081cc">_GPIO_P_MODEL_MODE5_WIREDANDDRIVE</a>&nbsp;&nbsp;&nbsp;0x0000000CUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g0f2572fffa5bd507f1ab80358c3ba7f1">_GPIO_P_MODEL_MODE5_WIREDANDDRIVEFILTER</a>&nbsp;&nbsp;&nbsp;0x0000000DUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g1fb051d098bc0454c8a60b300c20970c">_GPIO_P_MODEL_MODE5_WIREDANDDRIVEPULLUP</a>&nbsp;&nbsp;&nbsp;0x0000000EUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g0f3e54c61c7c70ee88a42839ef5ecece">_GPIO_P_MODEL_MODE5_WIREDANDDRIVEPULLUPFILTER</a>&nbsp;&nbsp;&nbsp;0x0000000FUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g7da4a0817bd589efbc3dc6d4d4897a16">GPIO_P_MODEL_MODE5_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE5_DEFAULT &lt;&lt; 20)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gd2cb6cfb2448e90538b19485747ee110">GPIO_P_MODEL_MODE5_DISABLED</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE5_DISABLED &lt;&lt; 20)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g9558b73fe592527ab2cd0ccb871b264f">GPIO_P_MODEL_MODE5_INPUT</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE5_INPUT &lt;&lt; 20)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g1fb0215893978dc58b7cc8385b07bd56">GPIO_P_MODEL_MODE5_INPUTPULL</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE5_INPUTPULL &lt;&lt; 20)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g73547021068b34cbf784444dadb42f5a">GPIO_P_MODEL_MODE5_INPUTPULLFILTER</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE5_INPUTPULLFILTER &lt;&lt; 20)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gcdd6b070c1a4fd73dc401de849601783">GPIO_P_MODEL_MODE5_PUSHPULL</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE5_PUSHPULL &lt;&lt; 20)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g826ab977a2e4850e4ec83c6f20798f98">GPIO_P_MODEL_MODE5_PUSHPULLDRIVE</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE5_PUSHPULLDRIVE &lt;&lt; 20)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g684b68c8521ce350c4183a5c2e0e12e4">GPIO_P_MODEL_MODE5_WIREDOR</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE5_WIREDOR &lt;&lt; 20)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gcdbe0f2810639aed334bc9a128de8f02">GPIO_P_MODEL_MODE5_WIREDORPULLDOWN</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE5_WIREDORPULLDOWN &lt;&lt; 20)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g9cd48a87a74b46a2e42a668255ce161e">GPIO_P_MODEL_MODE5_WIREDAND</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE5_WIREDAND &lt;&lt; 20)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g53d4fd5104b2afffb8d49e3b94d2769a">GPIO_P_MODEL_MODE5_WIREDANDFILTER</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE5_WIREDANDFILTER &lt;&lt; 20)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gcfb602eb903e12a06b785e5befaa5f5d">GPIO_P_MODEL_MODE5_WIREDANDPULLUP</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE5_WIREDANDPULLUP &lt;&lt; 20)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g393f45464b649ccd659f74321cf9a7bf">GPIO_P_MODEL_MODE5_WIREDANDPULLUPFILTER</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE5_WIREDANDPULLUPFILTER &lt;&lt; 20)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gf5699e8c364692f1cf9c863d5dbb388b">GPIO_P_MODEL_MODE5_WIREDANDDRIVE</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE5_WIREDANDDRIVE &lt;&lt; 20)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gd0f58e03555fb793dbd0830871cbffb9">GPIO_P_MODEL_MODE5_WIREDANDDRIVEFILTER</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE5_WIREDANDDRIVEFILTER &lt;&lt; 20)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g813e79f03680edb7bbe19a3924ab691a">GPIO_P_MODEL_MODE5_WIREDANDDRIVEPULLUP</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE5_WIREDANDDRIVEPULLUP &lt;&lt; 20)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g90f63b250b9b53a1814c5b4810da5515">GPIO_P_MODEL_MODE5_WIREDANDDRIVEPULLUPFILTER</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE5_WIREDANDDRIVEPULLUPFILTER &lt;&lt; 20)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g375a16c7e45209e19b267de752ee80f4">_GPIO_P_MODEL_MODE6_SHIFT</a>&nbsp;&nbsp;&nbsp;24</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g8f00c18c6858955ce6d100c4580d1f4e">_GPIO_P_MODEL_MODE6_MASK</a>&nbsp;&nbsp;&nbsp;0xF000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g828db44d3d4cfbd3e6b6eb9e45bd44b7">_GPIO_P_MODEL_MODE6_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g127b26f64ea7a68a68bdef04de6c1c1d">_GPIO_P_MODEL_MODE6_DISABLED</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#ge4098228da27a192c0453def2a5ff138">_GPIO_P_MODEL_MODE6_INPUT</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#ge181297b6bc3a3d914ffd719bc4a8035">_GPIO_P_MODEL_MODE6_INPUTPULL</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g791e847175ce995571718163380f693c">_GPIO_P_MODEL_MODE6_INPUTPULLFILTER</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g53fd91e1b8c054dfb8c679dc8bd4563e">_GPIO_P_MODEL_MODE6_PUSHPULL</a>&nbsp;&nbsp;&nbsp;0x00000004UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#ge2e231f78755d29249c84de9f4d8354f">_GPIO_P_MODEL_MODE6_PUSHPULLDRIVE</a>&nbsp;&nbsp;&nbsp;0x00000005UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gc034ac4dd63dd261b3ed906fef7f0c8a">_GPIO_P_MODEL_MODE6_WIREDOR</a>&nbsp;&nbsp;&nbsp;0x00000006UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g7a51136754c989212411f4e1945cc2f2">_GPIO_P_MODEL_MODE6_WIREDORPULLDOWN</a>&nbsp;&nbsp;&nbsp;0x00000007UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g8e5a09edf0f4085b023fd5ac5ba1b164">_GPIO_P_MODEL_MODE6_WIREDAND</a>&nbsp;&nbsp;&nbsp;0x00000008UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g203ee97f0d24e82b977277f8bb2d7569">_GPIO_P_MODEL_MODE6_WIREDANDFILTER</a>&nbsp;&nbsp;&nbsp;0x00000009UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g77c5fbd4774ac8a620b6402552d603d8">_GPIO_P_MODEL_MODE6_WIREDANDPULLUP</a>&nbsp;&nbsp;&nbsp;0x0000000AUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gecb3f06dde598ef6a4bc366508f0bb15">_GPIO_P_MODEL_MODE6_WIREDANDPULLUPFILTER</a>&nbsp;&nbsp;&nbsp;0x0000000BUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g8fbc3f75e32af0649d9442e59ac88560">_GPIO_P_MODEL_MODE6_WIREDANDDRIVE</a>&nbsp;&nbsp;&nbsp;0x0000000CUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g542ea8e9b5d04271ac7a2938f00c078f">_GPIO_P_MODEL_MODE6_WIREDANDDRIVEFILTER</a>&nbsp;&nbsp;&nbsp;0x0000000DUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gca4aa9e6b7c5ef544e90612332915a5e">_GPIO_P_MODEL_MODE6_WIREDANDDRIVEPULLUP</a>&nbsp;&nbsp;&nbsp;0x0000000EUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g5860421e404f4ac25876902d9de5abd2">_GPIO_P_MODEL_MODE6_WIREDANDDRIVEPULLUPFILTER</a>&nbsp;&nbsp;&nbsp;0x0000000FUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g500eeb16af2ee5441efa44b31d9a440a">GPIO_P_MODEL_MODE6_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE6_DEFAULT &lt;&lt; 24)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g00e691c836abdbe9a60fb739748b4182">GPIO_P_MODEL_MODE6_DISABLED</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE6_DISABLED &lt;&lt; 24)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g410b34a162909b33e45741861efe576f">GPIO_P_MODEL_MODE6_INPUT</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE6_INPUT &lt;&lt; 24)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g2288ff9b38525e426886afa744bd5365">GPIO_P_MODEL_MODE6_INPUTPULL</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE6_INPUTPULL &lt;&lt; 24)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g68f0a7ed47adb3748ad8c484b5c18e6a">GPIO_P_MODEL_MODE6_INPUTPULLFILTER</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE6_INPUTPULLFILTER &lt;&lt; 24)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g085953a4129d61ed990dde9b67267809">GPIO_P_MODEL_MODE6_PUSHPULL</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE6_PUSHPULL &lt;&lt; 24)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g8da78d444042b18f8f1336fa0cea5ab6">GPIO_P_MODEL_MODE6_PUSHPULLDRIVE</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE6_PUSHPULLDRIVE &lt;&lt; 24)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gdf629e5d05c1115eadc5ac2e5b466a7d">GPIO_P_MODEL_MODE6_WIREDOR</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE6_WIREDOR &lt;&lt; 24)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g66b295c479bf7041000e677af709a3f7">GPIO_P_MODEL_MODE6_WIREDORPULLDOWN</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE6_WIREDORPULLDOWN &lt;&lt; 24)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gb73e0d8e9d6708528cbffbd03f842ca4">GPIO_P_MODEL_MODE6_WIREDAND</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE6_WIREDAND &lt;&lt; 24)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gb3f71ae309641e07d18f4348572255df">GPIO_P_MODEL_MODE6_WIREDANDFILTER</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE6_WIREDANDFILTER &lt;&lt; 24)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#ga2c6be9abc8193829fbf0fb2bc1b3698">GPIO_P_MODEL_MODE6_WIREDANDPULLUP</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE6_WIREDANDPULLUP &lt;&lt; 24)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g8f67e944e8aec0bb31e7afb8db7b2ae2">GPIO_P_MODEL_MODE6_WIREDANDPULLUPFILTER</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE6_WIREDANDPULLUPFILTER &lt;&lt; 24)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gd112399aa7735dd03befc162f3359bb4">GPIO_P_MODEL_MODE6_WIREDANDDRIVE</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE6_WIREDANDDRIVE &lt;&lt; 24)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#ge470c28dff235cf67d7905d3d1770633">GPIO_P_MODEL_MODE6_WIREDANDDRIVEFILTER</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE6_WIREDANDDRIVEFILTER &lt;&lt; 24)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gc3fdd663866568dfbd7b9de84b217579">GPIO_P_MODEL_MODE6_WIREDANDDRIVEPULLUP</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE6_WIREDANDDRIVEPULLUP &lt;&lt; 24)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g4888753ced244a3cc61f009ad1d394aa">GPIO_P_MODEL_MODE6_WIREDANDDRIVEPULLUPFILTER</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE6_WIREDANDDRIVEPULLUPFILTER &lt;&lt; 24)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#ge7c1eb6b07da30729f0fd013648fa5e0">_GPIO_P_MODEL_MODE7_SHIFT</a>&nbsp;&nbsp;&nbsp;28</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g8d0c011ffbd3e09e8a26819a4a3e4f1a">_GPIO_P_MODEL_MODE7_MASK</a>&nbsp;&nbsp;&nbsp;0xF0000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g08c6c5d9e6a4e1b7a89b907418739985">_GPIO_P_MODEL_MODE7_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g37f33fffc8146cdbb225d1d2f2e56f13">_GPIO_P_MODEL_MODE7_DISABLED</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gab3b3d2a902617816ace2567143db5f7">_GPIO_P_MODEL_MODE7_INPUT</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g42f31cef5233fe4d5aeec4bc28fc8257">_GPIO_P_MODEL_MODE7_INPUTPULL</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gdc9f395912cdd149cd2377b71a962912">_GPIO_P_MODEL_MODE7_INPUTPULLFILTER</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#ge92fd585a937fdfea85930ff0edd5f90">_GPIO_P_MODEL_MODE7_PUSHPULL</a>&nbsp;&nbsp;&nbsp;0x00000004UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gaff81ef3a4edeaea3a9cb678225d5180">_GPIO_P_MODEL_MODE7_PUSHPULLDRIVE</a>&nbsp;&nbsp;&nbsp;0x00000005UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g68b14ff137ed2ef2b356a41bec22cf34">_GPIO_P_MODEL_MODE7_WIREDOR</a>&nbsp;&nbsp;&nbsp;0x00000006UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g44917cae767475d451654613970f36a7">_GPIO_P_MODEL_MODE7_WIREDORPULLDOWN</a>&nbsp;&nbsp;&nbsp;0x00000007UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g3accd558d602e71dd391227b422f4c2e">_GPIO_P_MODEL_MODE7_WIREDAND</a>&nbsp;&nbsp;&nbsp;0x00000008UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g7449c2e1cfcd9cbe55ab94075a476201">_GPIO_P_MODEL_MODE7_WIREDANDFILTER</a>&nbsp;&nbsp;&nbsp;0x00000009UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gba0de36ec5701287159abd12dedbc2d2">_GPIO_P_MODEL_MODE7_WIREDANDPULLUP</a>&nbsp;&nbsp;&nbsp;0x0000000AUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#ga28a63f0c473c2fa1edacf7065e76cb0">_GPIO_P_MODEL_MODE7_WIREDANDPULLUPFILTER</a>&nbsp;&nbsp;&nbsp;0x0000000BUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g347ae173576ebc08b699f1c3eb4639b6">_GPIO_P_MODEL_MODE7_WIREDANDDRIVE</a>&nbsp;&nbsp;&nbsp;0x0000000CUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#geb8e37571d1b46ec920123997df1b9ec">_GPIO_P_MODEL_MODE7_WIREDANDDRIVEFILTER</a>&nbsp;&nbsp;&nbsp;0x0000000DUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g0f14abfa1a3e6e2f2e3ec08324e4c876">_GPIO_P_MODEL_MODE7_WIREDANDDRIVEPULLUP</a>&nbsp;&nbsp;&nbsp;0x0000000EUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g43f5befe7997a8fa1fc4e8aa4c7eb05a">_GPIO_P_MODEL_MODE7_WIREDANDDRIVEPULLUPFILTER</a>&nbsp;&nbsp;&nbsp;0x0000000FUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g03b2b3ab27f40ae793baf07a187151ca">GPIO_P_MODEL_MODE7_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE7_DEFAULT &lt;&lt; 28)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g67f8bcc4fdc59c31adbb4225428e5f5c">GPIO_P_MODEL_MODE7_DISABLED</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE7_DISABLED &lt;&lt; 28)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g13053b471cdd14edf92aeda1e9af9b4f">GPIO_P_MODEL_MODE7_INPUT</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE7_INPUT &lt;&lt; 28)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g59c1424e3993c47d6593a6d3cb089d8e">GPIO_P_MODEL_MODE7_INPUTPULL</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE7_INPUTPULL &lt;&lt; 28)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g3428c4f1ec56694946dfb6ec92689c57">GPIO_P_MODEL_MODE7_INPUTPULLFILTER</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE7_INPUTPULLFILTER &lt;&lt; 28)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gf9fc348a04971b96b886823062b60a33">GPIO_P_MODEL_MODE7_PUSHPULL</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE7_PUSHPULL &lt;&lt; 28)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g7dcae8b98b178ca89e40ffbf3a24b54f">GPIO_P_MODEL_MODE7_PUSHPULLDRIVE</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE7_PUSHPULLDRIVE &lt;&lt; 28)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#ga77e188d9481ea0637b77b7bff222dc4">GPIO_P_MODEL_MODE7_WIREDOR</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE7_WIREDOR &lt;&lt; 28)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g47bf88212a62c15a63f7b75f5a2fd809">GPIO_P_MODEL_MODE7_WIREDORPULLDOWN</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE7_WIREDORPULLDOWN &lt;&lt; 28)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g92f49b866110ac04594ba6e4a54f9097">GPIO_P_MODEL_MODE7_WIREDAND</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE7_WIREDAND &lt;&lt; 28)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gf8e147c0f8251af51a9c33d8d15f24e0">GPIO_P_MODEL_MODE7_WIREDANDFILTER</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE7_WIREDANDFILTER &lt;&lt; 28)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g44f6d9c7567ede1d195f892367f16255">GPIO_P_MODEL_MODE7_WIREDANDPULLUP</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE7_WIREDANDPULLUP &lt;&lt; 28)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g17cd55b3c61a59807eb737e76ec67ab1">GPIO_P_MODEL_MODE7_WIREDANDPULLUPFILTER</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE7_WIREDANDPULLUPFILTER &lt;&lt; 28)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g5f1c4e0284e46e4c32f8d60a1e84cc15">GPIO_P_MODEL_MODE7_WIREDANDDRIVE</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE7_WIREDANDDRIVE &lt;&lt; 28)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gcfe749e819af46b5dd8b99a059dd6a96">GPIO_P_MODEL_MODE7_WIREDANDDRIVEFILTER</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE7_WIREDANDDRIVEFILTER &lt;&lt; 28)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g8c01b79256eb195d69f6be2a3756ded3">GPIO_P_MODEL_MODE7_WIREDANDDRIVEPULLUP</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE7_WIREDANDDRIVEPULLUP &lt;&lt; 28)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gc2816a5819f349a9dae92f2f88d5ca6a">GPIO_P_MODEL_MODE7_WIREDANDDRIVEPULLUPFILTER</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE7_WIREDANDDRIVEPULLUPFILTER &lt;&lt; 28)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g285666db8b1befb40484fe2089403089">_GPIO_P_MODEH_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g603940ddc9dae4d7fdff2dc079b87b4e">_GPIO_P_MODEH_MASK</a>&nbsp;&nbsp;&nbsp;0xFFFFFFFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gd6418568cffc5e931da4cc2eaf2d67f1">_GPIO_P_MODEH_MODE8_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g7757a7c7327e150db3a415e3ddbc6fac">_GPIO_P_MODEH_MODE8_MASK</a>&nbsp;&nbsp;&nbsp;0xFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#ga941ecabae98ce86aff0df7026b34a76">_GPIO_P_MODEH_MODE8_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#ged5f9bfc0cf27ec842cd6a349b8c87f4">_GPIO_P_MODEH_MODE8_DISABLED</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g7cb757eeb7ea29c1a39b7cdec12e9cb5">_GPIO_P_MODEH_MODE8_INPUT</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g28f4ab9266f73aea2cdfa9245f1ef717">_GPIO_P_MODEH_MODE8_INPUTPULL</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g68b2da72bf03f4f25a9abc83d605831d">_GPIO_P_MODEH_MODE8_INPUTPULLFILTER</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#ge56e188fc33386cb496c35e0d53ff050">_GPIO_P_MODEH_MODE8_PUSHPULL</a>&nbsp;&nbsp;&nbsp;0x00000004UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#ga864392e40eacffac61e458e0be0fb50">_GPIO_P_MODEH_MODE8_PUSHPULLDRIVE</a>&nbsp;&nbsp;&nbsp;0x00000005UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gf907acdf10ae414cb46904c6ea993c5f">_GPIO_P_MODEH_MODE8_WIREDOR</a>&nbsp;&nbsp;&nbsp;0x00000006UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gb6725b239909a3527fbe87023ebf1b88">_GPIO_P_MODEH_MODE8_WIREDORPULLDOWN</a>&nbsp;&nbsp;&nbsp;0x00000007UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#geec7149074a8755ce424fa9747626fbc">_GPIO_P_MODEH_MODE8_WIREDAND</a>&nbsp;&nbsp;&nbsp;0x00000008UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g892a5e1d981daecf6eaf22cd43819aaa">_GPIO_P_MODEH_MODE8_WIREDANDFILTER</a>&nbsp;&nbsp;&nbsp;0x00000009UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g1a6796b9d0a26b814b60a7bf75f36fbc">_GPIO_P_MODEH_MODE8_WIREDANDPULLUP</a>&nbsp;&nbsp;&nbsp;0x0000000AUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g93edc35a95846dcaef8e11f5a2a6b805">_GPIO_P_MODEH_MODE8_WIREDANDPULLUPFILTER</a>&nbsp;&nbsp;&nbsp;0x0000000BUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g7e5578325c4f94f1113dabb39781cb8f">_GPIO_P_MODEH_MODE8_WIREDANDDRIVE</a>&nbsp;&nbsp;&nbsp;0x0000000CUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g1b5353afedbffc138579e92e617a9f17">_GPIO_P_MODEH_MODE8_WIREDANDDRIVEFILTER</a>&nbsp;&nbsp;&nbsp;0x0000000DUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g50b9a0ac0e84496b1c408313db5491a1">_GPIO_P_MODEH_MODE8_WIREDANDDRIVEPULLUP</a>&nbsp;&nbsp;&nbsp;0x0000000EUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gc28e51ed7d8b19f2b9fafb6a743b8dfc">_GPIO_P_MODEH_MODE8_WIREDANDDRIVEPULLUPFILTER</a>&nbsp;&nbsp;&nbsp;0x0000000FUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gf48802e44e46a70fb34742a8871fe40b">GPIO_P_MODEH_MODE8_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE8_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gd678a1cf89caf54ecbc31d85685cd90e">GPIO_P_MODEH_MODE8_DISABLED</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE8_DISABLED &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g2397baf777e76bc886c95bd746ba7f53">GPIO_P_MODEH_MODE8_INPUT</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE8_INPUT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g3b582b7d6b57e17ba77c315827de13b1">GPIO_P_MODEH_MODE8_INPUTPULL</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE8_INPUTPULL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gb5b2429fbddfbeeb66556964ae183db0">GPIO_P_MODEH_MODE8_INPUTPULLFILTER</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE8_INPUTPULLFILTER &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g7857c6bb78bad8cbec81ee2894509fc8">GPIO_P_MODEH_MODE8_PUSHPULL</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE8_PUSHPULL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g9b09361c419467b42b489ec1ce78b543">GPIO_P_MODEH_MODE8_PUSHPULLDRIVE</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE8_PUSHPULLDRIVE &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g35eaad5d5b8914824dcafeed6b861642">GPIO_P_MODEH_MODE8_WIREDOR</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE8_WIREDOR &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g9123ea4f57593fc9d11731881ae387c3">GPIO_P_MODEH_MODE8_WIREDORPULLDOWN</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE8_WIREDORPULLDOWN &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g5a8be1bb66924ee5a201ff678d654e33">GPIO_P_MODEH_MODE8_WIREDAND</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE8_WIREDAND &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#ge227c4cb0d53ffd69248953e4390c4ff">GPIO_P_MODEH_MODE8_WIREDANDFILTER</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE8_WIREDANDFILTER &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g5cf7d7706ae2cef8f802ccd4997f60a2">GPIO_P_MODEH_MODE8_WIREDANDPULLUP</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE8_WIREDANDPULLUP &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g6e88a2d51e0fac58a5df49eda97b6719">GPIO_P_MODEH_MODE8_WIREDANDPULLUPFILTER</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE8_WIREDANDPULLUPFILTER &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g37f3ac7a0015674174e7ad9f87ddd16e">GPIO_P_MODEH_MODE8_WIREDANDDRIVE</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE8_WIREDANDDRIVE &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g0d57a6feab6033b1f857dcab6d2d2d16">GPIO_P_MODEH_MODE8_WIREDANDDRIVEFILTER</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE8_WIREDANDDRIVEFILTER &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g2c1bd7912f30584a667832179982a53b">GPIO_P_MODEH_MODE8_WIREDANDDRIVEPULLUP</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE8_WIREDANDDRIVEPULLUP &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g65c44ce056c2f2b7325b6f2b6e293497">GPIO_P_MODEH_MODE8_WIREDANDDRIVEPULLUPFILTER</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE8_WIREDANDDRIVEPULLUPFILTER &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g01f0c1ecd52678ab19a5a86e3962dbfc">_GPIO_P_MODEH_MODE9_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g52b5728dc34c630b50f9eed125c7b04b">_GPIO_P_MODEH_MODE9_MASK</a>&nbsp;&nbsp;&nbsp;0xF0UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gf327b43ac38d3c75893997b5a05584a6">_GPIO_P_MODEH_MODE9_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gf8c10422b894ae67d9bb15d6add9aaee">_GPIO_P_MODEH_MODE9_DISABLED</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gc4e4976b77a5b6378de160ce2fbcef76">_GPIO_P_MODEH_MODE9_INPUT</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g32a6d1941316fc613b7d6d86703a3442">_GPIO_P_MODEH_MODE9_INPUTPULL</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g438f79e9734a0501b02a418854b2adab">_GPIO_P_MODEH_MODE9_INPUTPULLFILTER</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g5219b68d0255ee700f8c5424e0a4436c">_GPIO_P_MODEH_MODE9_PUSHPULL</a>&nbsp;&nbsp;&nbsp;0x00000004UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g24c7acce90f1686e89bd0dda8e17b5dc">_GPIO_P_MODEH_MODE9_PUSHPULLDRIVE</a>&nbsp;&nbsp;&nbsp;0x00000005UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g2c33bddfcb7d61e398eaba955788fce2">_GPIO_P_MODEH_MODE9_WIREDOR</a>&nbsp;&nbsp;&nbsp;0x00000006UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gadae98c8b944f71e27909f276c6c0e09">_GPIO_P_MODEH_MODE9_WIREDORPULLDOWN</a>&nbsp;&nbsp;&nbsp;0x00000007UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gf96519bdc847a360af5f899acda1a36c">_GPIO_P_MODEH_MODE9_WIREDAND</a>&nbsp;&nbsp;&nbsp;0x00000008UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g519745bc06c96ed1ace1765bf1f12b66">_GPIO_P_MODEH_MODE9_WIREDANDFILTER</a>&nbsp;&nbsp;&nbsp;0x00000009UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gfe2a5dbd385a9d18104643c2989da81e">_GPIO_P_MODEH_MODE9_WIREDANDPULLUP</a>&nbsp;&nbsp;&nbsp;0x0000000AUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g0e52b28d48bbcab3aacd7cb766ddabdf">_GPIO_P_MODEH_MODE9_WIREDANDPULLUPFILTER</a>&nbsp;&nbsp;&nbsp;0x0000000BUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gd4dfc3e797a71dd62722695bb30dd426">_GPIO_P_MODEH_MODE9_WIREDANDDRIVE</a>&nbsp;&nbsp;&nbsp;0x0000000CUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g33e6b039fe4d71c4d414fd8680403392">_GPIO_P_MODEH_MODE9_WIREDANDDRIVEFILTER</a>&nbsp;&nbsp;&nbsp;0x0000000DUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g4e781205b4bd71d83f117748b29f5795">_GPIO_P_MODEH_MODE9_WIREDANDDRIVEPULLUP</a>&nbsp;&nbsp;&nbsp;0x0000000EUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g7128535bfe9540e26fc0f37ac329686d">_GPIO_P_MODEH_MODE9_WIREDANDDRIVEPULLUPFILTER</a>&nbsp;&nbsp;&nbsp;0x0000000FUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g6f233012a07a40e573f0e63d79519674">GPIO_P_MODEH_MODE9_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE9_DEFAULT &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g22efa1b85615d04e6eabc8aa26c3eaf0">GPIO_P_MODEH_MODE9_DISABLED</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE9_DISABLED &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g4ce1b030d9c1bbd4c55d3eb6a7d6fd00">GPIO_P_MODEH_MODE9_INPUT</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE9_INPUT &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gdf1cd555bb7f56ccb8e7d6c144aaaed9">GPIO_P_MODEH_MODE9_INPUTPULL</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE9_INPUTPULL &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g70943051b0a140c1c8f04c1e0a84365c">GPIO_P_MODEH_MODE9_INPUTPULLFILTER</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE9_INPUTPULLFILTER &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#ga9696e58fffed310d4f7ba42bc139f25">GPIO_P_MODEH_MODE9_PUSHPULL</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE9_PUSHPULL &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gac0948060c5696b447d3e3ab79da0837">GPIO_P_MODEH_MODE9_PUSHPULLDRIVE</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE9_PUSHPULLDRIVE &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g919bc120fd46d9b07cce4a7ca6d94dd7">GPIO_P_MODEH_MODE9_WIREDOR</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE9_WIREDOR &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gda2c79fed12cd74a2776d4ea750f35d4">GPIO_P_MODEH_MODE9_WIREDORPULLDOWN</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE9_WIREDORPULLDOWN &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g11b6880ea4fcbe52a6f03acc8ccac0e7">GPIO_P_MODEH_MODE9_WIREDAND</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE9_WIREDAND &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g9cabbb996e746cac0b4c51aec151040d">GPIO_P_MODEH_MODE9_WIREDANDFILTER</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE9_WIREDANDFILTER &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gfa903471c5b408032f301441f92ed089">GPIO_P_MODEH_MODE9_WIREDANDPULLUP</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE9_WIREDANDPULLUP &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g6545e6bbd3f070b670b75d970529435e">GPIO_P_MODEH_MODE9_WIREDANDPULLUPFILTER</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE9_WIREDANDPULLUPFILTER &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g103e83086ed48cba89c7de84f60be4fd">GPIO_P_MODEH_MODE9_WIREDANDDRIVE</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE9_WIREDANDDRIVE &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g312cbb721468821a29cbb8521becaaef">GPIO_P_MODEH_MODE9_WIREDANDDRIVEFILTER</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE9_WIREDANDDRIVEFILTER &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g43999c4dc5a16e85e497a93d73bbb81f">GPIO_P_MODEH_MODE9_WIREDANDDRIVEPULLUP</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE9_WIREDANDDRIVEPULLUP &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g3032094f3ee2388ba17a6f0f53a31112">GPIO_P_MODEH_MODE9_WIREDANDDRIVEPULLUPFILTER</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE9_WIREDANDDRIVEPULLUPFILTER &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g4fde62b9e1cd841206879b74f6be35e1">_GPIO_P_MODEH_MODE10_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g9455e36d139457d49d986f10a953be41">_GPIO_P_MODEH_MODE10_MASK</a>&nbsp;&nbsp;&nbsp;0xF00UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gb966c4af509448d231b36db2bbaa8110">_GPIO_P_MODEH_MODE10_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g97dcca63c7c65e06ada0bce65428054e">_GPIO_P_MODEH_MODE10_DISABLED</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g00400674a21d9a2c7b3feb43a3f398f1">_GPIO_P_MODEH_MODE10_INPUT</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g44a470eb7ffb2d93e8548b34dce97006">_GPIO_P_MODEH_MODE10_INPUTPULL</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gf89f4f8cfaea6b3c95fd0adbc59fff00">_GPIO_P_MODEH_MODE10_INPUTPULLFILTER</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g19102fe5f42ea71a36ed47e207a9286b">_GPIO_P_MODEH_MODE10_PUSHPULL</a>&nbsp;&nbsp;&nbsp;0x00000004UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g8e9b2ed908609624366330f06deee090">_GPIO_P_MODEH_MODE10_PUSHPULLDRIVE</a>&nbsp;&nbsp;&nbsp;0x00000005UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g6fc2f092d04671c094584ba5812d6c2f">_GPIO_P_MODEH_MODE10_WIREDOR</a>&nbsp;&nbsp;&nbsp;0x00000006UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g4db83dad815e1e1ae098645162f704c8">_GPIO_P_MODEH_MODE10_WIREDORPULLDOWN</a>&nbsp;&nbsp;&nbsp;0x00000007UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gb52c18552e09b1751fba05b4e2915858">_GPIO_P_MODEH_MODE10_WIREDAND</a>&nbsp;&nbsp;&nbsp;0x00000008UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gb5b21922e1fda5f0f2b8b7294ce87842">_GPIO_P_MODEH_MODE10_WIREDANDFILTER</a>&nbsp;&nbsp;&nbsp;0x00000009UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g2296803b4d1d632ccc7cc464660d75f3">_GPIO_P_MODEH_MODE10_WIREDANDPULLUP</a>&nbsp;&nbsp;&nbsp;0x0000000AUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#ga97b5a64ec96ab551aba44e289ac5b60">_GPIO_P_MODEH_MODE10_WIREDANDPULLUPFILTER</a>&nbsp;&nbsp;&nbsp;0x0000000BUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g162d4861022b112f1d3f93f89173e8f8">_GPIO_P_MODEH_MODE10_WIREDANDDRIVE</a>&nbsp;&nbsp;&nbsp;0x0000000CUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g0795e9e4a1f0dd603c8afaf5b185dd81">_GPIO_P_MODEH_MODE10_WIREDANDDRIVEFILTER</a>&nbsp;&nbsp;&nbsp;0x0000000DUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g49ebd515d1eb33e6c7d7e585a5324a96">_GPIO_P_MODEH_MODE10_WIREDANDDRIVEPULLUP</a>&nbsp;&nbsp;&nbsp;0x0000000EUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gbd9c9e7295e7d3bdb65a3a6211119e93">_GPIO_P_MODEH_MODE10_WIREDANDDRIVEPULLUPFILTER</a>&nbsp;&nbsp;&nbsp;0x0000000FUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g1d6a508cddab05ea97221b074f5f6691">GPIO_P_MODEH_MODE10_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE10_DEFAULT &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gf59acea9c09686b550fe957c137d65e2">GPIO_P_MODEH_MODE10_DISABLED</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE10_DISABLED &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g002901e56444341ff081aa5ae33b3895">GPIO_P_MODEH_MODE10_INPUT</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE10_INPUT &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g5b85902f0bb241938a8af2e18214e367">GPIO_P_MODEH_MODE10_INPUTPULL</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE10_INPUTPULL &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g7e4356bb49a9e049a17d4792c110f8c6">GPIO_P_MODEH_MODE10_INPUTPULLFILTER</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE10_INPUTPULLFILTER &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g24c0d5b0d8ab936d440a20ffbc77ffa7">GPIO_P_MODEH_MODE10_PUSHPULL</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE10_PUSHPULL &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g43ff921767f8ca400b05a7036dbbc53f">GPIO_P_MODEH_MODE10_PUSHPULLDRIVE</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE10_PUSHPULLDRIVE &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g53c14bf7f043edb5b2d128d61d73d752">GPIO_P_MODEH_MODE10_WIREDOR</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE10_WIREDOR &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g13635a0b7551605f60963384ce3f5bbb">GPIO_P_MODEH_MODE10_WIREDORPULLDOWN</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE10_WIREDORPULLDOWN &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gddc420ef318b412a7955dd3740bc42cc">GPIO_P_MODEH_MODE10_WIREDAND</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE10_WIREDAND &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gb4c4a5caf5fc6a2397dc6c024cc8cbcd">GPIO_P_MODEH_MODE10_WIREDANDFILTER</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE10_WIREDANDFILTER &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g14740833c7e7e739f4a24007a496c463">GPIO_P_MODEH_MODE10_WIREDANDPULLUP</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE10_WIREDANDPULLUP &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gf137955842b391e966a45380b890a66b">GPIO_P_MODEH_MODE10_WIREDANDPULLUPFILTER</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE10_WIREDANDPULLUPFILTER &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gd0f337aa2ce2ba4aad5cb8c0393d0e8d">GPIO_P_MODEH_MODE10_WIREDANDDRIVE</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE10_WIREDANDDRIVE &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g6a5ad37dc98e371a371b36f6a6dda498">GPIO_P_MODEH_MODE10_WIREDANDDRIVEFILTER</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE10_WIREDANDDRIVEFILTER &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#ge5b79b5865f9ae8d71ee1b8aa56531bc">GPIO_P_MODEH_MODE10_WIREDANDDRIVEPULLUP</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE10_WIREDANDDRIVEPULLUP &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g8a8063b27e471dbc3c15abc27ecd6ec3">GPIO_P_MODEH_MODE10_WIREDANDDRIVEPULLUPFILTER</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE10_WIREDANDDRIVEPULLUPFILTER &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g518245b01f3884421db838636b12caf7">_GPIO_P_MODEH_MODE11_SHIFT</a>&nbsp;&nbsp;&nbsp;12</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g79aac0429bd5885ba505ffbee86df608">_GPIO_P_MODEH_MODE11_MASK</a>&nbsp;&nbsp;&nbsp;0xF000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gaa01c5aa51b83829b625619a48d15763">_GPIO_P_MODEH_MODE11_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#ge72ee73b7c8f7894ccb9f4f2472f8224">_GPIO_P_MODEH_MODE11_DISABLED</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g88e52ed12baa1f1ec6d3ad8aa8d95957">_GPIO_P_MODEH_MODE11_INPUT</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g2799c7e7d32aacdd764c1428d1b8f38d">_GPIO_P_MODEH_MODE11_INPUTPULL</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g95606a5c9c553dc7e94b1baef75bb02d">_GPIO_P_MODEH_MODE11_INPUTPULLFILTER</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g87b3d7fc61f100318ecec5c6d1ccc4a8">_GPIO_P_MODEH_MODE11_PUSHPULL</a>&nbsp;&nbsp;&nbsp;0x00000004UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#ga93eb6a2882404d6ba30e62205c54165">_GPIO_P_MODEH_MODE11_PUSHPULLDRIVE</a>&nbsp;&nbsp;&nbsp;0x00000005UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g754e2cda6d853191b3b34ac861e019c4">_GPIO_P_MODEH_MODE11_WIREDOR</a>&nbsp;&nbsp;&nbsp;0x00000006UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gc51c3f9d90a57888d35b0cc152f5f40e">_GPIO_P_MODEH_MODE11_WIREDORPULLDOWN</a>&nbsp;&nbsp;&nbsp;0x00000007UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g2559807e1e32f4e8429c71037117fc2a">_GPIO_P_MODEH_MODE11_WIREDAND</a>&nbsp;&nbsp;&nbsp;0x00000008UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g0a103b5915d8ae1614e7eb97d7abbe23">_GPIO_P_MODEH_MODE11_WIREDANDFILTER</a>&nbsp;&nbsp;&nbsp;0x00000009UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g653292ed3cb6603c331348f9cbc29fc5">_GPIO_P_MODEH_MODE11_WIREDANDPULLUP</a>&nbsp;&nbsp;&nbsp;0x0000000AUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g862ae7421bf76b340e370f69804031f8">_GPIO_P_MODEH_MODE11_WIREDANDPULLUPFILTER</a>&nbsp;&nbsp;&nbsp;0x0000000BUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g79e328606a0d6789ccdf96b059b1ff1a">_GPIO_P_MODEH_MODE11_WIREDANDDRIVE</a>&nbsp;&nbsp;&nbsp;0x0000000CUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g3f654a129bdb14c3244d1ef718a1e4a8">_GPIO_P_MODEH_MODE11_WIREDANDDRIVEFILTER</a>&nbsp;&nbsp;&nbsp;0x0000000DUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gda4e9eeaae7956aa80c6a35f2d79b0e5">_GPIO_P_MODEH_MODE11_WIREDANDDRIVEPULLUP</a>&nbsp;&nbsp;&nbsp;0x0000000EUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g560af7c2b8efb53217246acb34c30394">_GPIO_P_MODEH_MODE11_WIREDANDDRIVEPULLUPFILTER</a>&nbsp;&nbsp;&nbsp;0x0000000FUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gdaba0a95ec90dd817817d9f5a1427e4c">GPIO_P_MODEH_MODE11_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE11_DEFAULT &lt;&lt; 12)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g46100f49d46e61ba77324538b80bfffb">GPIO_P_MODEH_MODE11_DISABLED</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE11_DISABLED &lt;&lt; 12)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gd2274dceef0988013764bb136ac1e638">GPIO_P_MODEH_MODE11_INPUT</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE11_INPUT &lt;&lt; 12)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g35c62089e64598b4daa01c04fec8daf1">GPIO_P_MODEH_MODE11_INPUTPULL</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE11_INPUTPULL &lt;&lt; 12)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g9044cc7ba44ffda1cfa1c6011b533f7f">GPIO_P_MODEH_MODE11_INPUTPULLFILTER</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE11_INPUTPULLFILTER &lt;&lt; 12)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gc2477b2a21d6cf5e0bd3cb468be02e28">GPIO_P_MODEH_MODE11_PUSHPULL</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE11_PUSHPULL &lt;&lt; 12)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gcafc952fc456c9ff1bfad9a5bedf9222">GPIO_P_MODEH_MODE11_PUSHPULLDRIVE</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE11_PUSHPULLDRIVE &lt;&lt; 12)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gba352961a8230e68e8bffa79e22ed2cb">GPIO_P_MODEH_MODE11_WIREDOR</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE11_WIREDOR &lt;&lt; 12)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g2ae9142c8c5191c3336fe4a27c4c6d67">GPIO_P_MODEH_MODE11_WIREDORPULLDOWN</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE11_WIREDORPULLDOWN &lt;&lt; 12)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g2d0c69db1bacbaa4a38cfcab34289992">GPIO_P_MODEH_MODE11_WIREDAND</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE11_WIREDAND &lt;&lt; 12)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gf2ef9e8686508e3023b06122c8ec5ef1">GPIO_P_MODEH_MODE11_WIREDANDFILTER</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE11_WIREDANDFILTER &lt;&lt; 12)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g7c87cbde04ab574665ce866f913c9765">GPIO_P_MODEH_MODE11_WIREDANDPULLUP</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE11_WIREDANDPULLUP &lt;&lt; 12)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#ge5908453a7239c5bf81a98f9008db13b">GPIO_P_MODEH_MODE11_WIREDANDPULLUPFILTER</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE11_WIREDANDPULLUPFILTER &lt;&lt; 12)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g9fc690775073227b9bca881ee6ae76e8">GPIO_P_MODEH_MODE11_WIREDANDDRIVE</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE11_WIREDANDDRIVE &lt;&lt; 12)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g564cf7f441d71c2f594c687bb77d46d1">GPIO_P_MODEH_MODE11_WIREDANDDRIVEFILTER</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE11_WIREDANDDRIVEFILTER &lt;&lt; 12)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g9d80794273e54ee0865554591bc4c4c1">GPIO_P_MODEH_MODE11_WIREDANDDRIVEPULLUP</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE11_WIREDANDDRIVEPULLUP &lt;&lt; 12)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gdf712218fd1efa11e81d43cf86954804">GPIO_P_MODEH_MODE11_WIREDANDDRIVEPULLUPFILTER</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE11_WIREDANDDRIVEPULLUPFILTER &lt;&lt; 12)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g9150068b0bf3916ba762272c7927e231">_GPIO_P_MODEH_MODE12_SHIFT</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g7d4d72a28d0b40a6685dbcb41a5a0daa">_GPIO_P_MODEH_MODE12_MASK</a>&nbsp;&nbsp;&nbsp;0xF0000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g5b2967fe5024db1ac99cd5d34a3b9de4">_GPIO_P_MODEH_MODE12_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gb89353c2a95c5838242482278f5c2517">_GPIO_P_MODEH_MODE12_DISABLED</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g9ae9dda4464267b36a01193836383299">_GPIO_P_MODEH_MODE12_INPUT</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g27d71256f80312e431ecba0377c3e477">_GPIO_P_MODEH_MODE12_INPUTPULL</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g7ba78b0afe5830ceeb171ccbdd952f9f">_GPIO_P_MODEH_MODE12_INPUTPULLFILTER</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gc95bd4b773a6560e02643f3cdc00ecdd">_GPIO_P_MODEH_MODE12_PUSHPULL</a>&nbsp;&nbsp;&nbsp;0x00000004UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g6b5b74355395e538d761ba9ae88905de">_GPIO_P_MODEH_MODE12_PUSHPULLDRIVE</a>&nbsp;&nbsp;&nbsp;0x00000005UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g159a95d8f43ce310205512420eadee3f">_GPIO_P_MODEH_MODE12_WIREDOR</a>&nbsp;&nbsp;&nbsp;0x00000006UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gdd3addb609f18a1e39f51bcaad4be74d">_GPIO_P_MODEH_MODE12_WIREDORPULLDOWN</a>&nbsp;&nbsp;&nbsp;0x00000007UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#ga84e2ffa445a367a9c6a617b8009f676">_GPIO_P_MODEH_MODE12_WIREDAND</a>&nbsp;&nbsp;&nbsp;0x00000008UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g27182d67debafb451c1e5546e090aec3">_GPIO_P_MODEH_MODE12_WIREDANDFILTER</a>&nbsp;&nbsp;&nbsp;0x00000009UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g285f71bb114673d05f127d41805a9532">_GPIO_P_MODEH_MODE12_WIREDANDPULLUP</a>&nbsp;&nbsp;&nbsp;0x0000000AUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g700926bd10787b33c069d45980a9e0de">_GPIO_P_MODEH_MODE12_WIREDANDPULLUPFILTER</a>&nbsp;&nbsp;&nbsp;0x0000000BUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g8ada490fb760bec42588d88637a1f92a">_GPIO_P_MODEH_MODE12_WIREDANDDRIVE</a>&nbsp;&nbsp;&nbsp;0x0000000CUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gadbc38539e39e48571fff60831f2c299">_GPIO_P_MODEH_MODE12_WIREDANDDRIVEFILTER</a>&nbsp;&nbsp;&nbsp;0x0000000DUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g74e7f4854ff0df4d19eb7deadc770570">_GPIO_P_MODEH_MODE12_WIREDANDDRIVEPULLUP</a>&nbsp;&nbsp;&nbsp;0x0000000EUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g34f13a7464755144eca1152a81d5d32a">_GPIO_P_MODEH_MODE12_WIREDANDDRIVEPULLUPFILTER</a>&nbsp;&nbsp;&nbsp;0x0000000FUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g66ba061aef2bab62daa22ecc3674d9d6">GPIO_P_MODEH_MODE12_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE12_DEFAULT &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g36eb965db60aaad0e25c79fa6311d5ba">GPIO_P_MODEH_MODE12_DISABLED</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE12_DISABLED &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#ged13b44b5e2e33ab1c9f76f70dfc51e1">GPIO_P_MODEH_MODE12_INPUT</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE12_INPUT &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gd6972e727913a38925462686751602f0">GPIO_P_MODEH_MODE12_INPUTPULL</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE12_INPUTPULL &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g7a29f0e3c8e07721d5b85842638594eb">GPIO_P_MODEH_MODE12_INPUTPULLFILTER</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE12_INPUTPULLFILTER &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gee8f5584a9e185561638ec44191cf433">GPIO_P_MODEH_MODE12_PUSHPULL</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE12_PUSHPULL &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g9b815e9ec1ca941ad3bb660d4de5999d">GPIO_P_MODEH_MODE12_PUSHPULLDRIVE</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE12_PUSHPULLDRIVE &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g24377eee26e43fad1221ea2934e09999">GPIO_P_MODEH_MODE12_WIREDOR</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE12_WIREDOR &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gd6f388d54df079b5cc953ae50698d414">GPIO_P_MODEH_MODE12_WIREDORPULLDOWN</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE12_WIREDORPULLDOWN &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g238bcca157f45b285921221eeff2d3a3">GPIO_P_MODEH_MODE12_WIREDAND</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE12_WIREDAND &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g3c8bf0d7426d572168ef8c6668a15ec0">GPIO_P_MODEH_MODE12_WIREDANDFILTER</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE12_WIREDANDFILTER &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gc7aae8896f0f7e8d783c540cc1a052b7">GPIO_P_MODEH_MODE12_WIREDANDPULLUP</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE12_WIREDANDPULLUP &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g269f54a57bdfd814b8c44963151c190e">GPIO_P_MODEH_MODE12_WIREDANDPULLUPFILTER</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE12_WIREDANDPULLUPFILTER &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gfb08b4361880d8cc7764d055c4413705">GPIO_P_MODEH_MODE12_WIREDANDDRIVE</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE12_WIREDANDDRIVE &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gd10810305787564788b83a6ffabdfffb">GPIO_P_MODEH_MODE12_WIREDANDDRIVEFILTER</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE12_WIREDANDDRIVEFILTER &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gf6b44d0dfaeb9d7cd14746a11494e27d">GPIO_P_MODEH_MODE12_WIREDANDDRIVEPULLUP</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE12_WIREDANDDRIVEPULLUP &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gdc806cf9236da0bedfa1c9d8fd6baf83">GPIO_P_MODEH_MODE12_WIREDANDDRIVEPULLUPFILTER</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE12_WIREDANDDRIVEPULLUPFILTER &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#ga846e304f30ecd764fdf481939cae9ca">_GPIO_P_MODEH_MODE13_SHIFT</a>&nbsp;&nbsp;&nbsp;20</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g237285aa086ea6a216dead15f24b9bee">_GPIO_P_MODEH_MODE13_MASK</a>&nbsp;&nbsp;&nbsp;0xF00000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g6bed743d3e11a66c6c9b7188b80f4823">_GPIO_P_MODEH_MODE13_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g7ca6ee56e4818146d6f740997fb0bec0">_GPIO_P_MODEH_MODE13_DISABLED</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g833016eb8cad1f44fe6d82a558ed2673">_GPIO_P_MODEH_MODE13_INPUT</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gb6c8202ece40cd4d3f33df98fd8e6084">_GPIO_P_MODEH_MODE13_INPUTPULL</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g512f595d0d27f26ce73a689d00ca279f">_GPIO_P_MODEH_MODE13_INPUTPULLFILTER</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#ga3a2a784de04bb4af1aa846562d90e68">_GPIO_P_MODEH_MODE13_PUSHPULL</a>&nbsp;&nbsp;&nbsp;0x00000004UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gbd9ed816ec9e7a6af8eee29ad8e0dba1">_GPIO_P_MODEH_MODE13_PUSHPULLDRIVE</a>&nbsp;&nbsp;&nbsp;0x00000005UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gaa57a9854c2b8c1b64c74a5a74418e52">_GPIO_P_MODEH_MODE13_WIREDOR</a>&nbsp;&nbsp;&nbsp;0x00000006UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g54e312aebd93d6ad4fda3cf3c814afe3">_GPIO_P_MODEH_MODE13_WIREDORPULLDOWN</a>&nbsp;&nbsp;&nbsp;0x00000007UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g45699178512b7263399e82a8191139a4">_GPIO_P_MODEH_MODE13_WIREDAND</a>&nbsp;&nbsp;&nbsp;0x00000008UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#ged413f5ecb1bd54c880a28c4a39e4d7c">_GPIO_P_MODEH_MODE13_WIREDANDFILTER</a>&nbsp;&nbsp;&nbsp;0x00000009UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gb3f58157f5917f810ca45a38eeb2d937">_GPIO_P_MODEH_MODE13_WIREDANDPULLUP</a>&nbsp;&nbsp;&nbsp;0x0000000AUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g08cd573ac46e83f8647bdbb892447ef4">_GPIO_P_MODEH_MODE13_WIREDANDPULLUPFILTER</a>&nbsp;&nbsp;&nbsp;0x0000000BUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g8aa57cc740dc3ec28c2bbbcccd1e22ff">_GPIO_P_MODEH_MODE13_WIREDANDDRIVE</a>&nbsp;&nbsp;&nbsp;0x0000000CUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g6cdb1a2564dcb35dd821eb7f1692c59c">_GPIO_P_MODEH_MODE13_WIREDANDDRIVEFILTER</a>&nbsp;&nbsp;&nbsp;0x0000000DUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g10d3146e8e64df49a1391024433cf9e5">_GPIO_P_MODEH_MODE13_WIREDANDDRIVEPULLUP</a>&nbsp;&nbsp;&nbsp;0x0000000EUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#ga3cc7dd28fd72fb6de9209a530d56eb0">_GPIO_P_MODEH_MODE13_WIREDANDDRIVEPULLUPFILTER</a>&nbsp;&nbsp;&nbsp;0x0000000FUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g5c2aad181a10632c0f48eb7395b14ecc">GPIO_P_MODEH_MODE13_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE13_DEFAULT &lt;&lt; 20)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g23f56f3188c61b28a9bfef109c620652">GPIO_P_MODEH_MODE13_DISABLED</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE13_DISABLED &lt;&lt; 20)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g70a60f582906c2bc5831d7bcaf1ad1ff">GPIO_P_MODEH_MODE13_INPUT</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE13_INPUT &lt;&lt; 20)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g3f301f406f50d9e3bf4775966814292a">GPIO_P_MODEH_MODE13_INPUTPULL</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE13_INPUTPULL &lt;&lt; 20)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g211d2d03bc9ce4770cd5c42ec35df50c">GPIO_P_MODEH_MODE13_INPUTPULLFILTER</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE13_INPUTPULLFILTER &lt;&lt; 20)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gbbbe36eaf2abe48d261e0893b34346fe">GPIO_P_MODEH_MODE13_PUSHPULL</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE13_PUSHPULL &lt;&lt; 20)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#ga6d0a9a968fb7d02a6f7e9d581ad03f5">GPIO_P_MODEH_MODE13_PUSHPULLDRIVE</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE13_PUSHPULLDRIVE &lt;&lt; 20)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g4954ee15d51a4ccbab97820ae18e9209">GPIO_P_MODEH_MODE13_WIREDOR</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE13_WIREDOR &lt;&lt; 20)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g064320ce148f7cfc7af231db164359b5">GPIO_P_MODEH_MODE13_WIREDORPULLDOWN</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE13_WIREDORPULLDOWN &lt;&lt; 20)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gf72d86854f24e52f78a0eb6469c76813">GPIO_P_MODEH_MODE13_WIREDAND</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE13_WIREDAND &lt;&lt; 20)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g6df043c650b1a8eaf6ae14c51b7a1e7d">GPIO_P_MODEH_MODE13_WIREDANDFILTER</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE13_WIREDANDFILTER &lt;&lt; 20)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#ge44f78c4a6e35eec4a38a6acecd9c6f5">GPIO_P_MODEH_MODE13_WIREDANDPULLUP</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE13_WIREDANDPULLUP &lt;&lt; 20)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g0867a4e3b69ff54cbef23cf26a884b53">GPIO_P_MODEH_MODE13_WIREDANDPULLUPFILTER</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE13_WIREDANDPULLUPFILTER &lt;&lt; 20)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g0cf7b615075d3b9d9246ce64ed1c6a2c">GPIO_P_MODEH_MODE13_WIREDANDDRIVE</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE13_WIREDANDDRIVE &lt;&lt; 20)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gcf5836b33e6cede65eede42ec0832adb">GPIO_P_MODEH_MODE13_WIREDANDDRIVEFILTER</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE13_WIREDANDDRIVEFILTER &lt;&lt; 20)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g96eb89d76b646e3783a00645a16027f7">GPIO_P_MODEH_MODE13_WIREDANDDRIVEPULLUP</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE13_WIREDANDDRIVEPULLUP &lt;&lt; 20)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g6930e5227b7f3e653e414be5b004f24a">GPIO_P_MODEH_MODE13_WIREDANDDRIVEPULLUPFILTER</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE13_WIREDANDDRIVEPULLUPFILTER &lt;&lt; 20)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gb2bf1993caec78d163df6bc5bc1bb640">_GPIO_P_MODEH_MODE14_SHIFT</a>&nbsp;&nbsp;&nbsp;24</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#ge41576f207050029e3d07b627d61fc71">_GPIO_P_MODEH_MODE14_MASK</a>&nbsp;&nbsp;&nbsp;0xF000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gaf530d5798eb74f9e340ea400d37c4c5">_GPIO_P_MODEH_MODE14_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gec09de3335b1143e3c23c8260ba34f2b">_GPIO_P_MODEH_MODE14_DISABLED</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g4d46cf568ad55bb0198df212ab51b2ad">_GPIO_P_MODEH_MODE14_INPUT</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g039f0f6f5bc49f0374b9953066f2935a">_GPIO_P_MODEH_MODE14_INPUTPULL</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gf0d7dc83713e3d8e96eded2d75945103">_GPIO_P_MODEH_MODE14_INPUTPULLFILTER</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gd2ae68ecd4feab15b9910ca05340fc07">_GPIO_P_MODEH_MODE14_PUSHPULL</a>&nbsp;&nbsp;&nbsp;0x00000004UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g82758106519b42233fa74669abf0b9f7">_GPIO_P_MODEH_MODE14_PUSHPULLDRIVE</a>&nbsp;&nbsp;&nbsp;0x00000005UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g2bb4a2b1aae7e07560bfa20352c00ed1">_GPIO_P_MODEH_MODE14_WIREDOR</a>&nbsp;&nbsp;&nbsp;0x00000006UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g1c33339f66cb76651948d38cdcaeb0b8">_GPIO_P_MODEH_MODE14_WIREDORPULLDOWN</a>&nbsp;&nbsp;&nbsp;0x00000007UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g72323b657df2c8b16a690aef2c25d970">_GPIO_P_MODEH_MODE14_WIREDAND</a>&nbsp;&nbsp;&nbsp;0x00000008UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g95d3ca8db8c7dda4761ed47292d5a8fb">_GPIO_P_MODEH_MODE14_WIREDANDFILTER</a>&nbsp;&nbsp;&nbsp;0x00000009UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g2f62d7b6a007282b3cb80efe98165df3">_GPIO_P_MODEH_MODE14_WIREDANDPULLUP</a>&nbsp;&nbsp;&nbsp;0x0000000AUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#geb9dfbe6a2d10d86aac45bcd9482e0b9">_GPIO_P_MODEH_MODE14_WIREDANDPULLUPFILTER</a>&nbsp;&nbsp;&nbsp;0x0000000BUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g3469c00a867efc4c3841aab4e9bf84b0">_GPIO_P_MODEH_MODE14_WIREDANDDRIVE</a>&nbsp;&nbsp;&nbsp;0x0000000CUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g39bac21d9a762a2d294959edf590ffdc">_GPIO_P_MODEH_MODE14_WIREDANDDRIVEFILTER</a>&nbsp;&nbsp;&nbsp;0x0000000DUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gd0bef09ca35f1dff5e2a5ad1e06c4e49">_GPIO_P_MODEH_MODE14_WIREDANDDRIVEPULLUP</a>&nbsp;&nbsp;&nbsp;0x0000000EUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g428235abf2947acd48926eec790bcfd9">_GPIO_P_MODEH_MODE14_WIREDANDDRIVEPULLUPFILTER</a>&nbsp;&nbsp;&nbsp;0x0000000FUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gd64aff8312f53439f3f6c95e0f35224f">GPIO_P_MODEH_MODE14_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE14_DEFAULT &lt;&lt; 24)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g069134a82e98b51ecc145085d7d957fc">GPIO_P_MODEH_MODE14_DISABLED</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE14_DISABLED &lt;&lt; 24)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g3e88256821746736f289545b96737ca6">GPIO_P_MODEH_MODE14_INPUT</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE14_INPUT &lt;&lt; 24)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gb8ffa3ded8dc7df1b79723f310014431">GPIO_P_MODEH_MODE14_INPUTPULL</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE14_INPUTPULL &lt;&lt; 24)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gb9d7614a2e7e8d07adcb5acbb33767f1">GPIO_P_MODEH_MODE14_INPUTPULLFILTER</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE14_INPUTPULLFILTER &lt;&lt; 24)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g26f7e5afed695fda0d8da0e745fb2679">GPIO_P_MODEH_MODE14_PUSHPULL</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE14_PUSHPULL &lt;&lt; 24)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gba27dab2db1932f71e76a009e0384700">GPIO_P_MODEH_MODE14_PUSHPULLDRIVE</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE14_PUSHPULLDRIVE &lt;&lt; 24)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g7e149ac22d4435781e780916e339f4f8">GPIO_P_MODEH_MODE14_WIREDOR</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE14_WIREDOR &lt;&lt; 24)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gc99a803e1022a7d45fd6bf401ab3df2c">GPIO_P_MODEH_MODE14_WIREDORPULLDOWN</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE14_WIREDORPULLDOWN &lt;&lt; 24)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g90c842d2994cdcd2133dc2c2658d2c07">GPIO_P_MODEH_MODE14_WIREDAND</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE14_WIREDAND &lt;&lt; 24)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g57598e0297f96d7664b0f3e4a80aefa5">GPIO_P_MODEH_MODE14_WIREDANDFILTER</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE14_WIREDANDFILTER &lt;&lt; 24)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g4c7cfe3be243e6db9e4a4ab4db6fe0fc">GPIO_P_MODEH_MODE14_WIREDANDPULLUP</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE14_WIREDANDPULLUP &lt;&lt; 24)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#ge247a4b989a19f554ae40765c363e58a">GPIO_P_MODEH_MODE14_WIREDANDPULLUPFILTER</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE14_WIREDANDPULLUPFILTER &lt;&lt; 24)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g565d9cac6b26224fa616e0f5d3cabbaf">GPIO_P_MODEH_MODE14_WIREDANDDRIVE</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE14_WIREDANDDRIVE &lt;&lt; 24)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g0eeb73aa2384e3b7fe9855aeee1fa2ab">GPIO_P_MODEH_MODE14_WIREDANDDRIVEFILTER</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE14_WIREDANDDRIVEFILTER &lt;&lt; 24)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g3329b513a37ec1372c7a2ee71df457f2">GPIO_P_MODEH_MODE14_WIREDANDDRIVEPULLUP</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE14_WIREDANDDRIVEPULLUP &lt;&lt; 24)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g7a07088859ab2b5df6d81b8149356d9e">GPIO_P_MODEH_MODE14_WIREDANDDRIVEPULLUPFILTER</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE14_WIREDANDDRIVEPULLUPFILTER &lt;&lt; 24)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g46b8eb9fd92fb2010c88911918fced1c">_GPIO_P_MODEH_MODE15_SHIFT</a>&nbsp;&nbsp;&nbsp;28</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#geb8d2b433d7435fdf1442928958a119e">_GPIO_P_MODEH_MODE15_MASK</a>&nbsp;&nbsp;&nbsp;0xF0000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g6d94bd18b1ebe6b344bb9f6e5e80cc8f">_GPIO_P_MODEH_MODE15_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g173edc75a8aa8e57d29b5847e7f9f620">_GPIO_P_MODEH_MODE15_DISABLED</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g1b71e43781b7089e3a56eda444b7dbb3">_GPIO_P_MODEH_MODE15_INPUT</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g1a3c8f8d97c52a9df9a18d881f3d494f">_GPIO_P_MODEH_MODE15_INPUTPULL</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g6a553787786e8ece75746347adc40b44">_GPIO_P_MODEH_MODE15_INPUTPULLFILTER</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gec2771e35fc19ced2416b8169150c290">_GPIO_P_MODEH_MODE15_PUSHPULL</a>&nbsp;&nbsp;&nbsp;0x00000004UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#ga879acfb5058a9c715497138d189ebe0">_GPIO_P_MODEH_MODE15_PUSHPULLDRIVE</a>&nbsp;&nbsp;&nbsp;0x00000005UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g9bc195e4b8823602dfcc6ef69d614f0f">_GPIO_P_MODEH_MODE15_WIREDOR</a>&nbsp;&nbsp;&nbsp;0x00000006UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gb8f79dad8822ea59687ff01f83b9d030">_GPIO_P_MODEH_MODE15_WIREDORPULLDOWN</a>&nbsp;&nbsp;&nbsp;0x00000007UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gddc108b06c790ce092f800814aa3899a">_GPIO_P_MODEH_MODE15_WIREDAND</a>&nbsp;&nbsp;&nbsp;0x00000008UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g2444b7319f7a878404ede466e2ae6c04">_GPIO_P_MODEH_MODE15_WIREDANDFILTER</a>&nbsp;&nbsp;&nbsp;0x00000009UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gc3fe989ee68a0cea63fac0ccfac57a4b">_GPIO_P_MODEH_MODE15_WIREDANDPULLUP</a>&nbsp;&nbsp;&nbsp;0x0000000AUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g3e5fc6a40838bd1a420b3e0a6b27b300">_GPIO_P_MODEH_MODE15_WIREDANDPULLUPFILTER</a>&nbsp;&nbsp;&nbsp;0x0000000BUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gfd8a89734fa31ba5ba779f07bcc9a543">_GPIO_P_MODEH_MODE15_WIREDANDDRIVE</a>&nbsp;&nbsp;&nbsp;0x0000000CUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g5b7dbef03d30c5179f86eb98aae08dcb">_GPIO_P_MODEH_MODE15_WIREDANDDRIVEFILTER</a>&nbsp;&nbsp;&nbsp;0x0000000DUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#ga2c4cfb845abfb53b5889c881567500b">_GPIO_P_MODEH_MODE15_WIREDANDDRIVEPULLUP</a>&nbsp;&nbsp;&nbsp;0x0000000EUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gc1ef217ca32f4963505a4c235f24d1e8">_GPIO_P_MODEH_MODE15_WIREDANDDRIVEPULLUPFILTER</a>&nbsp;&nbsp;&nbsp;0x0000000FUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gf2cb14320f07db9f520907f2d1b583c0">GPIO_P_MODEH_MODE15_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE15_DEFAULT &lt;&lt; 28)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g5ee93a527ef4ce79761e002b8bec6f74">GPIO_P_MODEH_MODE15_DISABLED</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE15_DISABLED &lt;&lt; 28)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g7ead9529f05bd12f6a5aaa51ce1027c2">GPIO_P_MODEH_MODE15_INPUT</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE15_INPUT &lt;&lt; 28)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g8853f0a0bf842a84eac881306f0d00ef">GPIO_P_MODEH_MODE15_INPUTPULL</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE15_INPUTPULL &lt;&lt; 28)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g692f276c2568ff63abda407df5ee7af9">GPIO_P_MODEH_MODE15_INPUTPULLFILTER</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE15_INPUTPULLFILTER &lt;&lt; 28)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gdb281dc05813a7497935c392cc225be1">GPIO_P_MODEH_MODE15_PUSHPULL</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE15_PUSHPULL &lt;&lt; 28)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gcee316dea6654ccf9978c2b8bb6e7eff">GPIO_P_MODEH_MODE15_PUSHPULLDRIVE</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE15_PUSHPULLDRIVE &lt;&lt; 28)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g5f995d132feb3d030042f9cc5613067b">GPIO_P_MODEH_MODE15_WIREDOR</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE15_WIREDOR &lt;&lt; 28)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g7bdb1058d1e37df8dab678f922783d88">GPIO_P_MODEH_MODE15_WIREDORPULLDOWN</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE15_WIREDORPULLDOWN &lt;&lt; 28)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g9a59ae95b541a5096f9cb66ea65edb80">GPIO_P_MODEH_MODE15_WIREDAND</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE15_WIREDAND &lt;&lt; 28)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g6fc063416547959d2511647974c8b9b0">GPIO_P_MODEH_MODE15_WIREDANDFILTER</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE15_WIREDANDFILTER &lt;&lt; 28)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g097b90d38fa50ec3b77784ef98daaa09">GPIO_P_MODEH_MODE15_WIREDANDPULLUP</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE15_WIREDANDPULLUP &lt;&lt; 28)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g0a1c112de646c962d4a161f6fba0d5b0">GPIO_P_MODEH_MODE15_WIREDANDPULLUPFILTER</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE15_WIREDANDPULLUPFILTER &lt;&lt; 28)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g0e5dc66c26adc161b7d5c3b07b1d58fa">GPIO_P_MODEH_MODE15_WIREDANDDRIVE</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE15_WIREDANDDRIVE &lt;&lt; 28)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#ga8650d8d73c108432473488b0201ca11">GPIO_P_MODEH_MODE15_WIREDANDDRIVEFILTER</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE15_WIREDANDDRIVEFILTER &lt;&lt; 28)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g87b09a93dc93aa8510622f1aaeba99f0">GPIO_P_MODEH_MODE15_WIREDANDDRIVEPULLUP</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE15_WIREDANDDRIVEPULLUP &lt;&lt; 28)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gf23af8e05a98f919366234050e7bd186">GPIO_P_MODEH_MODE15_WIREDANDDRIVEPULLUPFILTER</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE15_WIREDANDDRIVEPULLUPFILTER &lt;&lt; 28)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gdde9a5965dfc3193f57b7f26c3c24ffc">_GPIO_P_DOUT_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g927b9e60e35335ef340eb22320b8d512">_GPIO_P_DOUT_MASK</a>&nbsp;&nbsp;&nbsp;0x0000FFFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gad3f7562d895bf7a0c369bca4bf6ca7f">_GPIO_P_DOUT_DOUT_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g77a8bfa72ffc57f44cd8bca58c95cab2">_GPIO_P_DOUT_DOUT_MASK</a>&nbsp;&nbsp;&nbsp;0xFFFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g43e578d55a8caa07568f937c544d468e">_GPIO_P_DOUT_DOUT_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gec480928cfff45ce9cd1c3c781c838b0">GPIO_P_DOUT_DOUT_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_DOUT_DOUT_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g4a154aa4c113c14ec80d3a78bf3b983a">_GPIO_P_DOUTSET_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gbaecf86cc8e347237f745203045136b7">_GPIO_P_DOUTSET_MASK</a>&nbsp;&nbsp;&nbsp;0x0000FFFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g4044b729b5d81bedc49a4bf043ad8f9e">_GPIO_P_DOUTSET_DOUTSET_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g96d0ed5957dbfd9c21a364dada9db78e">_GPIO_P_DOUTSET_DOUTSET_MASK</a>&nbsp;&nbsp;&nbsp;0xFFFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g875c29706a23599f3804d2163ed7a05e">_GPIO_P_DOUTSET_DOUTSET_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g6b475006bdecbe87012fcd821c71f8f4">GPIO_P_DOUTSET_DOUTSET_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_DOUTSET_DOUTSET_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g89d994f1ebc1aa344eb0cd85a2e62293">_GPIO_P_DOUTCLR_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gc266e9909e8d5036f11b0ad85da8fab6">_GPIO_P_DOUTCLR_MASK</a>&nbsp;&nbsp;&nbsp;0x0000FFFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g9f5edd46b1fd6a883b72e213c0e22e43">_GPIO_P_DOUTCLR_DOUTCLR_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g96e379491e41c0b799621bf09e46ec16">_GPIO_P_DOUTCLR_DOUTCLR_MASK</a>&nbsp;&nbsp;&nbsp;0xFFFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gd2fb67c9cd3834cb8c4f05d064c15d90">_GPIO_P_DOUTCLR_DOUTCLR_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g728dc32e87a11a84c8264cdd053fb0c6">GPIO_P_DOUTCLR_DOUTCLR_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_DOUTCLR_DOUTCLR_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g64a91492cf628f5c7bc123eb4588a8a9">_GPIO_P_DOUTTGL_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#ge07d5bf7703e23cc12f571619be193b6">_GPIO_P_DOUTTGL_MASK</a>&nbsp;&nbsp;&nbsp;0x0000FFFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g077cb9377175bc475764e522e7b6ed16">_GPIO_P_DOUTTGL_DOUTTGL_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g88d4fc8f2fd98b7dec162768b41109f2">_GPIO_P_DOUTTGL_DOUTTGL_MASK</a>&nbsp;&nbsp;&nbsp;0xFFFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#ge3e3c7476755e6c52026c88a37e11942">_GPIO_P_DOUTTGL_DOUTTGL_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g478695a0d856bf7098213600ea4820fe">GPIO_P_DOUTTGL_DOUTTGL_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_DOUTTGL_DOUTTGL_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g0f43e44a05e912277d2fa697ad4412ab">_GPIO_P_DIN_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g60ad1f76aca7eec0cb3b5da000d41b2f">_GPIO_P_DIN_MASK</a>&nbsp;&nbsp;&nbsp;0x0000FFFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gc94bd3562f50553d3ff5eabe7f102541">_GPIO_P_DIN_DIN_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g216ec380b15bd10fef35e37abefac250">_GPIO_P_DIN_DIN_MASK</a>&nbsp;&nbsp;&nbsp;0xFFFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#ga1fbb6ede5379a8fe2041a351db96b17">_GPIO_P_DIN_DIN_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g59ed311317440728d551e58ef2255145">GPIO_P_DIN_DIN_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_DIN_DIN_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g45bd3d4ce49ed07886482f86918a74ea">_GPIO_P_PINLOCKN_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x0000FFFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g516297713494c9b987bc5e90422badeb">_GPIO_P_PINLOCKN_MASK</a>&nbsp;&nbsp;&nbsp;0x0000FFFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g5b1960335a337af5ea952b72531c9495">_GPIO_P_PINLOCKN_PINLOCKN_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gd6f312f7b87934243a63f70cbc27cadb">_GPIO_P_PINLOCKN_PINLOCKN_MASK</a>&nbsp;&nbsp;&nbsp;0xFFFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g38921c6607b2fb949283f9cc62d3daba">_GPIO_P_PINLOCKN_PINLOCKN_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x0000FFFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gb02b902da1cca3f0396045cae01308f2">GPIO_P_PINLOCKN_PINLOCKN_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_GPIO_P_PINLOCKN_PINLOCKN_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g451ce52b228555b6b3823215d799a740">_GPIO_EXTIPSELL_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gdb299aa28140cfa704c3b5f077af63c7">_GPIO_EXTIPSELL_MASK</a>&nbsp;&nbsp;&nbsp;0x77777777UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g67915d9ec05c0a78dbcdb92bb3f01c29">_GPIO_EXTIPSELL_EXTIPSEL0_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g2d3b08a7b482c5c8b0fe9323a8241bb6">_GPIO_EXTIPSELL_EXTIPSEL0_MASK</a>&nbsp;&nbsp;&nbsp;0x7UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gee29847394b0834f5dfcfd31cbc6d91d">_GPIO_EXTIPSELL_EXTIPSEL0_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g7f8106c8154a93f4b0188fdccaef410d">_GPIO_EXTIPSELL_EXTIPSEL0_PORTA</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g5548abe5fbfa3f302e79d4d6658fff1a">_GPIO_EXTIPSELL_EXTIPSEL0_PORTB</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g95a3a2673ce3ea42ae003ebd9707b4b3">_GPIO_EXTIPSELL_EXTIPSEL0_PORTC</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g9b450ed88402827015191fe3919e918d">_GPIO_EXTIPSELL_EXTIPSEL0_PORTD</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g1ff2261d05140587a5d5131dd6f928d1">_GPIO_EXTIPSELL_EXTIPSEL0_PORTE</a>&nbsp;&nbsp;&nbsp;0x00000004UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gb031369fb3c7e9b7b23ae8fc7e0f99ea">_GPIO_EXTIPSELL_EXTIPSEL0_PORTF</a>&nbsp;&nbsp;&nbsp;0x00000005UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g43bfedc1037df4a4776a689eac36203d">GPIO_EXTIPSELL_EXTIPSEL0_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELL_EXTIPSEL0_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g3dfacbdbd94c844c815ac48decadbd03">GPIO_EXTIPSELL_EXTIPSEL0_PORTA</a>&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELL_EXTIPSEL0_PORTA &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#ga183f9322bb91e757cb1c117f3f24dee">GPIO_EXTIPSELL_EXTIPSEL0_PORTB</a>&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELL_EXTIPSEL0_PORTB &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g9a4905e8c655b1e7f328a4ba5858d705">GPIO_EXTIPSELL_EXTIPSEL0_PORTC</a>&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELL_EXTIPSEL0_PORTC &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g1ca244534d7460d36cea304f2ab2d607">GPIO_EXTIPSELL_EXTIPSEL0_PORTD</a>&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELL_EXTIPSEL0_PORTD &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g3eddc8ed8884d3144dfada765d816935">GPIO_EXTIPSELL_EXTIPSEL0_PORTE</a>&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELL_EXTIPSEL0_PORTE &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gcd9952642599833a076126fe90c52895">GPIO_EXTIPSELL_EXTIPSEL0_PORTF</a>&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELL_EXTIPSEL0_PORTF &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g8153c4c39e17dfb0f504df6c2cd3f9b1">_GPIO_EXTIPSELL_EXTIPSEL1_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g047e2297c99fdd92dc1a0638bf81158a">_GPIO_EXTIPSELL_EXTIPSEL1_MASK</a>&nbsp;&nbsp;&nbsp;0x70UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g87e4afe3ea4bc3d2dc61ec4441515118">_GPIO_EXTIPSELL_EXTIPSEL1_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#ga2ab2918ccb54a6bf656ef072dd4f8d0">_GPIO_EXTIPSELL_EXTIPSEL1_PORTA</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gb184f7ae711e06ea48afdb974462d2a3">_GPIO_EXTIPSELL_EXTIPSEL1_PORTB</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gb6979c84ed6e827b4dec3355d92abb1e">_GPIO_EXTIPSELL_EXTIPSEL1_PORTC</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g72c879cdf6e1883b1590229a2aa1c86c">_GPIO_EXTIPSELL_EXTIPSEL1_PORTD</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g693207e2f2b51370fa6b82438ef244c7">_GPIO_EXTIPSELL_EXTIPSEL1_PORTE</a>&nbsp;&nbsp;&nbsp;0x00000004UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gee255218969297e52dee442483000ed2">_GPIO_EXTIPSELL_EXTIPSEL1_PORTF</a>&nbsp;&nbsp;&nbsp;0x00000005UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g02ab6498f34abb811fec66851a0ca010">GPIO_EXTIPSELL_EXTIPSEL1_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELL_EXTIPSEL1_DEFAULT &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g9946f2fd784f71e602891ab88b329d39">GPIO_EXTIPSELL_EXTIPSEL1_PORTA</a>&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELL_EXTIPSEL1_PORTA &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g1501bbae66cdf0d95b74f6f29830d86f">GPIO_EXTIPSELL_EXTIPSEL1_PORTB</a>&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELL_EXTIPSEL1_PORTB &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g1af36bf41923773b73989a6a251fe9b5">GPIO_EXTIPSELL_EXTIPSEL1_PORTC</a>&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELL_EXTIPSEL1_PORTC &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g12fef9e95d543f8ae1292c0fc36e42a7">GPIO_EXTIPSELL_EXTIPSEL1_PORTD</a>&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELL_EXTIPSEL1_PORTD &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g166b705c87fc6d9dd264d6d347997460">GPIO_EXTIPSELL_EXTIPSEL1_PORTE</a>&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELL_EXTIPSEL1_PORTE &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gd12535c79cbe31cf2f720f1918e5e2fa">GPIO_EXTIPSELL_EXTIPSEL1_PORTF</a>&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELL_EXTIPSEL1_PORTF &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g787988a398cb715f6e3257771ee39ad2">_GPIO_EXTIPSELL_EXTIPSEL2_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#ga478d8e8c823eac31430fb2415827443">_GPIO_EXTIPSELL_EXTIPSEL2_MASK</a>&nbsp;&nbsp;&nbsp;0x700UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g20f80fd0690c127e9f3686e2302138c6">_GPIO_EXTIPSELL_EXTIPSEL2_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gc886403235b040665b7e82e1ae3334d7">_GPIO_EXTIPSELL_EXTIPSEL2_PORTA</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gc5ae6bc58a34b5d98c252a856dd9890f">_GPIO_EXTIPSELL_EXTIPSEL2_PORTB</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g249bc183d0d8b5d10d5d29b3586578d5">_GPIO_EXTIPSELL_EXTIPSEL2_PORTC</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g2936aa672aa94bfa90a563ad4e127869">_GPIO_EXTIPSELL_EXTIPSEL2_PORTD</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g0ac81295a9b839825b5574ba8edbbc58">_GPIO_EXTIPSELL_EXTIPSEL2_PORTE</a>&nbsp;&nbsp;&nbsp;0x00000004UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#ge2c715cd6a449277a58ae36899bec4bf">_GPIO_EXTIPSELL_EXTIPSEL2_PORTF</a>&nbsp;&nbsp;&nbsp;0x00000005UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g89268fa6d4a737ff49cc3ddba91735af">GPIO_EXTIPSELL_EXTIPSEL2_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELL_EXTIPSEL2_DEFAULT &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g5b3791b1e4f5515bb4f0cb17c0584aa8">GPIO_EXTIPSELL_EXTIPSEL2_PORTA</a>&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELL_EXTIPSEL2_PORTA &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g42f36baf7cb3510f91a75c6308a5bfe5">GPIO_EXTIPSELL_EXTIPSEL2_PORTB</a>&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELL_EXTIPSEL2_PORTB &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gfe0224881c499d7607e9327a02975e7d">GPIO_EXTIPSELL_EXTIPSEL2_PORTC</a>&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELL_EXTIPSEL2_PORTC &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g0453a861146a462e556e1a1ac42600fc">GPIO_EXTIPSELL_EXTIPSEL2_PORTD</a>&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELL_EXTIPSEL2_PORTD &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g4fedb178793588461bcbcb480a94d2eb">GPIO_EXTIPSELL_EXTIPSEL2_PORTE</a>&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELL_EXTIPSEL2_PORTE &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g992793c2a52c168671782d31d3f58376">GPIO_EXTIPSELL_EXTIPSEL2_PORTF</a>&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELL_EXTIPSEL2_PORTF &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#ge7cb697a07f7511c3b0821b4f616bb0d">_GPIO_EXTIPSELL_EXTIPSEL3_SHIFT</a>&nbsp;&nbsp;&nbsp;12</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g61c1c29d4e3ca1c5253294f3ec62ee98">_GPIO_EXTIPSELL_EXTIPSEL3_MASK</a>&nbsp;&nbsp;&nbsp;0x7000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g644b9463f578d0f4ffc1dcb274cb3d37">_GPIO_EXTIPSELL_EXTIPSEL3_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gc436e096b1ba9245b8a1701159d9db1f">_GPIO_EXTIPSELL_EXTIPSEL3_PORTA</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g194adec71d1be64ce17a2d0f18aaa6f4">_GPIO_EXTIPSELL_EXTIPSEL3_PORTB</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g8d676885047e458af1cda10d139d993d">_GPIO_EXTIPSELL_EXTIPSEL3_PORTC</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g27b03364daa20e2599b4fb72ff10796e">_GPIO_EXTIPSELL_EXTIPSEL3_PORTD</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gfc704f5d0a33823dd13fc01f8570c012">_GPIO_EXTIPSELL_EXTIPSEL3_PORTE</a>&nbsp;&nbsp;&nbsp;0x00000004UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gdbecff1d992f2f01503c0cf903b1920f">_GPIO_EXTIPSELL_EXTIPSEL3_PORTF</a>&nbsp;&nbsp;&nbsp;0x00000005UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gf39c0c407684d54b43227866d0c09eea">GPIO_EXTIPSELL_EXTIPSEL3_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELL_EXTIPSEL3_DEFAULT &lt;&lt; 12)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g104762b23dbccb6b475e68e4443a3ae4">GPIO_EXTIPSELL_EXTIPSEL3_PORTA</a>&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELL_EXTIPSEL3_PORTA &lt;&lt; 12)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gd86c83cc39a4afc5ca00dd1273f05fa3">GPIO_EXTIPSELL_EXTIPSEL3_PORTB</a>&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELL_EXTIPSEL3_PORTB &lt;&lt; 12)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#ge880450c5cb6cc0c9362c2b987ee8828">GPIO_EXTIPSELL_EXTIPSEL3_PORTC</a>&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELL_EXTIPSEL3_PORTC &lt;&lt; 12)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gc9bcc0c5d4f7ca7a701288bcd53b5d68">GPIO_EXTIPSELL_EXTIPSEL3_PORTD</a>&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELL_EXTIPSEL3_PORTD &lt;&lt; 12)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g26b3e886803937a01656b9ad84cdc837">GPIO_EXTIPSELL_EXTIPSEL3_PORTE</a>&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELL_EXTIPSEL3_PORTE &lt;&lt; 12)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g134fe8370adbd9d2a620092ef2a492d6">GPIO_EXTIPSELL_EXTIPSEL3_PORTF</a>&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELL_EXTIPSEL3_PORTF &lt;&lt; 12)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g466950f5eaa66f024373ee70c6cffae6">_GPIO_EXTIPSELL_EXTIPSEL4_SHIFT</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g96dac2f387b205a24d3ba0d3fc755697">_GPIO_EXTIPSELL_EXTIPSEL4_MASK</a>&nbsp;&nbsp;&nbsp;0x70000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g0a72e596c8480e6729a8822c37c81548">_GPIO_EXTIPSELL_EXTIPSEL4_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g6b46c73e5af093fc44e80947a09496ef">_GPIO_EXTIPSELL_EXTIPSEL4_PORTA</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gb54984a31df03ec5dd73699134ce75d1">_GPIO_EXTIPSELL_EXTIPSEL4_PORTB</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gb95365f372f37456ce7fb2ec76ff92ab">_GPIO_EXTIPSELL_EXTIPSEL4_PORTC</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gf1c4c3a28c4c22a4b36360c66a74a0b7">_GPIO_EXTIPSELL_EXTIPSEL4_PORTD</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gacb81f1d95f8243c6ce438d9effb60bd">_GPIO_EXTIPSELL_EXTIPSEL4_PORTE</a>&nbsp;&nbsp;&nbsp;0x00000004UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g369078297d3e7c28c012bfa1abc68f3b">_GPIO_EXTIPSELL_EXTIPSEL4_PORTF</a>&nbsp;&nbsp;&nbsp;0x00000005UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g74175e0973ba7a782d158fe57659195a">GPIO_EXTIPSELL_EXTIPSEL4_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELL_EXTIPSEL4_DEFAULT &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g8672b0dc0679a097a12bd37b2aa45228">GPIO_EXTIPSELL_EXTIPSEL4_PORTA</a>&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELL_EXTIPSEL4_PORTA &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gdd6efdb80f5d3522b6d90c735cbd3d88">GPIO_EXTIPSELL_EXTIPSEL4_PORTB</a>&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELL_EXTIPSEL4_PORTB &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g82a677bab26010dced1c18192035cbdd">GPIO_EXTIPSELL_EXTIPSEL4_PORTC</a>&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELL_EXTIPSEL4_PORTC &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g20dea7d0014a497cd2a22091987ca65c">GPIO_EXTIPSELL_EXTIPSEL4_PORTD</a>&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELL_EXTIPSEL4_PORTD &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gba7a729aec6e7753de155f159642e57f">GPIO_EXTIPSELL_EXTIPSEL4_PORTE</a>&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELL_EXTIPSEL4_PORTE &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g0660bd45fc8db0fa3d2fe32159fd7032">GPIO_EXTIPSELL_EXTIPSEL4_PORTF</a>&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELL_EXTIPSEL4_PORTF &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gf581ba60ab42a02c70f96c5bef1746d9">_GPIO_EXTIPSELL_EXTIPSEL5_SHIFT</a>&nbsp;&nbsp;&nbsp;20</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gf8d2f5c73e70b0a9b9cd9db293898177">_GPIO_EXTIPSELL_EXTIPSEL5_MASK</a>&nbsp;&nbsp;&nbsp;0x700000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gbbbdbf02811bee44c38636b38878dd2d">_GPIO_EXTIPSELL_EXTIPSEL5_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g8e815737c6a629c22fad54e47f141e3d">_GPIO_EXTIPSELL_EXTIPSEL5_PORTA</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g14758abe0f13ffb8716cd6469371d96e">_GPIO_EXTIPSELL_EXTIPSEL5_PORTB</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g9059429bfb0850e38293ee65fe8f1b85">_GPIO_EXTIPSELL_EXTIPSEL5_PORTC</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gf1ecb2fc096f96593b20d757c1f773da">_GPIO_EXTIPSELL_EXTIPSEL5_PORTD</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gde6e0116a52048797501a031e048e460">_GPIO_EXTIPSELL_EXTIPSEL5_PORTE</a>&nbsp;&nbsp;&nbsp;0x00000004UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g8587c4c69bb1d5fc4645efd4164cbdc4">_GPIO_EXTIPSELL_EXTIPSEL5_PORTF</a>&nbsp;&nbsp;&nbsp;0x00000005UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gefb6398089e0c7fe87e657ada9bfa1b0">GPIO_EXTIPSELL_EXTIPSEL5_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELL_EXTIPSEL5_DEFAULT &lt;&lt; 20)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g4375be7e1a0be961045680b5e641d961">GPIO_EXTIPSELL_EXTIPSEL5_PORTA</a>&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELL_EXTIPSEL5_PORTA &lt;&lt; 20)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g4afca87b51db6edb24f2ed341d5de6f9">GPIO_EXTIPSELL_EXTIPSEL5_PORTB</a>&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELL_EXTIPSEL5_PORTB &lt;&lt; 20)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g014b7a25f0cdee8c0f4d672ac84e049f">GPIO_EXTIPSELL_EXTIPSEL5_PORTC</a>&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELL_EXTIPSEL5_PORTC &lt;&lt; 20)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g2425ece32a7e14f6a68a1667f1ef5883">GPIO_EXTIPSELL_EXTIPSEL5_PORTD</a>&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELL_EXTIPSEL5_PORTD &lt;&lt; 20)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gc82391836f8aa758342f779377f051a5">GPIO_EXTIPSELL_EXTIPSEL5_PORTE</a>&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELL_EXTIPSEL5_PORTE &lt;&lt; 20)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g46a79fcf127bc1db3708f82550e91256">GPIO_EXTIPSELL_EXTIPSEL5_PORTF</a>&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELL_EXTIPSEL5_PORTF &lt;&lt; 20)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g2712a3fcbc3fd22d065349a41ca2d22e">_GPIO_EXTIPSELL_EXTIPSEL6_SHIFT</a>&nbsp;&nbsp;&nbsp;24</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g1b434f12d72363bed03634eb9247fe7d">_GPIO_EXTIPSELL_EXTIPSEL6_MASK</a>&nbsp;&nbsp;&nbsp;0x7000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g5347bfa0393dce6bc21a06e925bc088f">_GPIO_EXTIPSELL_EXTIPSEL6_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g707c0775ad1d4a21b982e0bfd0b9c624">_GPIO_EXTIPSELL_EXTIPSEL6_PORTA</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g7beb2553a7127a96242cd73e990344c6">_GPIO_EXTIPSELL_EXTIPSEL6_PORTB</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g8a35fbfdc36c61b300a73f58de412760">_GPIO_EXTIPSELL_EXTIPSEL6_PORTC</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#ge8c6aae1cced3a9df02788bc377486ce">_GPIO_EXTIPSELL_EXTIPSEL6_PORTD</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gfb955246f14a1c8919b948f23b971d90">_GPIO_EXTIPSELL_EXTIPSEL6_PORTE</a>&nbsp;&nbsp;&nbsp;0x00000004UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g6cf669258059eb304b712d01b23976ed">_GPIO_EXTIPSELL_EXTIPSEL6_PORTF</a>&nbsp;&nbsp;&nbsp;0x00000005UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g279535628d2ef64b518aa1ad4a6f2e31">GPIO_EXTIPSELL_EXTIPSEL6_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELL_EXTIPSEL6_DEFAULT &lt;&lt; 24)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g2d2acfe8daf421879ccc44e8b4fd73d2">GPIO_EXTIPSELL_EXTIPSEL6_PORTA</a>&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELL_EXTIPSEL6_PORTA &lt;&lt; 24)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gdcd5eda6bb3c3f320d16e2bcd5694e79">GPIO_EXTIPSELL_EXTIPSEL6_PORTB</a>&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELL_EXTIPSEL6_PORTB &lt;&lt; 24)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#ge395cb15eb7619b5697c424eebb647ea">GPIO_EXTIPSELL_EXTIPSEL6_PORTC</a>&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELL_EXTIPSEL6_PORTC &lt;&lt; 24)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g9a5f4c8e977ed11bfb53d44d9c1702fa">GPIO_EXTIPSELL_EXTIPSEL6_PORTD</a>&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELL_EXTIPSEL6_PORTD &lt;&lt; 24)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gb79e9528e32847240e18064df7cbeca4">GPIO_EXTIPSELL_EXTIPSEL6_PORTE</a>&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELL_EXTIPSEL6_PORTE &lt;&lt; 24)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g2ffc3950655fcb2f45a25396a9f9baac">GPIO_EXTIPSELL_EXTIPSEL6_PORTF</a>&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELL_EXTIPSEL6_PORTF &lt;&lt; 24)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g00e7130cd407e9b2df4a3f682d8b2eeb">_GPIO_EXTIPSELL_EXTIPSEL7_SHIFT</a>&nbsp;&nbsp;&nbsp;28</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#ge75d6debe6d1c5378a28d77021b3df18">_GPIO_EXTIPSELL_EXTIPSEL7_MASK</a>&nbsp;&nbsp;&nbsp;0x70000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gf6fcae9122fd1400f8e020948f978d98">_GPIO_EXTIPSELL_EXTIPSEL7_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#geeb3b66f96dfe90218218f4736c3408f">_GPIO_EXTIPSELL_EXTIPSEL7_PORTA</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g64bb2c65d5728e9978b29abfd81c721e">_GPIO_EXTIPSELL_EXTIPSEL7_PORTB</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g1d5591a50b288de49740a7dd2174cc59">_GPIO_EXTIPSELL_EXTIPSEL7_PORTC</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g372d5ff5829a7e34f6669c0f1a874c08">_GPIO_EXTIPSELL_EXTIPSEL7_PORTD</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g028365d9818605aa8cca38ba5ff666cc">_GPIO_EXTIPSELL_EXTIPSEL7_PORTE</a>&nbsp;&nbsp;&nbsp;0x00000004UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g93361f23e77023e00e4ae4693e2e8afc">_GPIO_EXTIPSELL_EXTIPSEL7_PORTF</a>&nbsp;&nbsp;&nbsp;0x00000005UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g670c9e43fd0cdb7b20cb2c6fa859e558">GPIO_EXTIPSELL_EXTIPSEL7_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELL_EXTIPSEL7_DEFAULT &lt;&lt; 28)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g515e8089e9ffbbb62fb4150640bb2f6b">GPIO_EXTIPSELL_EXTIPSEL7_PORTA</a>&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELL_EXTIPSEL7_PORTA &lt;&lt; 28)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gb6a501eaee65d5d76d4027b2a1c3821a">GPIO_EXTIPSELL_EXTIPSEL7_PORTB</a>&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELL_EXTIPSEL7_PORTB &lt;&lt; 28)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g6d4b3344d4c5e6235faccd87c01d13f0">GPIO_EXTIPSELL_EXTIPSEL7_PORTC</a>&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELL_EXTIPSEL7_PORTC &lt;&lt; 28)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#ge829987a79fcbb5e815108304149736a">GPIO_EXTIPSELL_EXTIPSEL7_PORTD</a>&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELL_EXTIPSEL7_PORTD &lt;&lt; 28)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gd81c40419c45397e811d1048c9061eef">GPIO_EXTIPSELL_EXTIPSEL7_PORTE</a>&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELL_EXTIPSEL7_PORTE &lt;&lt; 28)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g07924466353d2604517e17d6376e7a0d">GPIO_EXTIPSELL_EXTIPSEL7_PORTF</a>&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELL_EXTIPSEL7_PORTF &lt;&lt; 28)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g835c04b74340c773dbef3f1aff31280f">_GPIO_EXTIPSELH_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#ge7d2a10c6635afe16abff757194917a5">_GPIO_EXTIPSELH_MASK</a>&nbsp;&nbsp;&nbsp;0x77777777UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g4d9897377b07a6c16f1a0681ed737a98">_GPIO_EXTIPSELH_EXTIPSEL8_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gab9f723532f42eff71b8dba7aa1aa1c1">_GPIO_EXTIPSELH_EXTIPSEL8_MASK</a>&nbsp;&nbsp;&nbsp;0x7UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g7daad6b21bdfa0cd0a427ab689221a40">_GPIO_EXTIPSELH_EXTIPSEL8_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gf880577cf6003f8c8e71e23b3ff61678">_GPIO_EXTIPSELH_EXTIPSEL8_PORTA</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g65f116b54f66f1257ad4f84921476114">_GPIO_EXTIPSELH_EXTIPSEL8_PORTB</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g1997c1e3a03e6e8fb9e3a99535952636">_GPIO_EXTIPSELH_EXTIPSEL8_PORTC</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g889ed5fe06abcf1d652847dee7dca552">_GPIO_EXTIPSELH_EXTIPSEL8_PORTD</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g05ca5239936f5600bac2b8d7793af99b">_GPIO_EXTIPSELH_EXTIPSEL8_PORTE</a>&nbsp;&nbsp;&nbsp;0x00000004UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g1fce5f814f83d0cea8727975cf2f5c26">_GPIO_EXTIPSELH_EXTIPSEL8_PORTF</a>&nbsp;&nbsp;&nbsp;0x00000005UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g8b1c1d44a503d4fe566ad5c1d942cbe8">GPIO_EXTIPSELH_EXTIPSEL8_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELH_EXTIPSEL8_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gf530abb351075b255a4e8c139d1a9b27">GPIO_EXTIPSELH_EXTIPSEL8_PORTA</a>&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELH_EXTIPSEL8_PORTA &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g49cf9ef1d68ba96f202a9b3fd53e59a6">GPIO_EXTIPSELH_EXTIPSEL8_PORTB</a>&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELH_EXTIPSEL8_PORTB &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g84052d2a2c0f78cb8c571d855d1dab3f">GPIO_EXTIPSELH_EXTIPSEL8_PORTC</a>&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELH_EXTIPSEL8_PORTC &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g2c2b4f0d3114cd3f8cdb8b0fd6fbcc23">GPIO_EXTIPSELH_EXTIPSEL8_PORTD</a>&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELH_EXTIPSEL8_PORTD &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g1b1f85f195b3d88cd3769df6cf2c2ab4">GPIO_EXTIPSELH_EXTIPSEL8_PORTE</a>&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELH_EXTIPSEL8_PORTE &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g9fa910b046dc58b086454499c5dc0308">GPIO_EXTIPSELH_EXTIPSEL8_PORTF</a>&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELH_EXTIPSEL8_PORTF &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g8c8479acade33861512677afd1d6a93b">_GPIO_EXTIPSELH_EXTIPSEL9_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g1be3bd7cb40cd9fb0c1b3e4f0e2804ca">_GPIO_EXTIPSELH_EXTIPSEL9_MASK</a>&nbsp;&nbsp;&nbsp;0x70UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g91067fa99d1daa09b3e552c6b906edb9">_GPIO_EXTIPSELH_EXTIPSEL9_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g06d4485ff3334e0ffa2eebe8fcf53f5d">_GPIO_EXTIPSELH_EXTIPSEL9_PORTA</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g1849ba7af40adb3e4997dd00351a7702">_GPIO_EXTIPSELH_EXTIPSEL9_PORTB</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g5156b35574c8c0756f860ac9ee9e8e97">_GPIO_EXTIPSELH_EXTIPSEL9_PORTC</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g0aef7fae132b9f09903ac089dd038271">_GPIO_EXTIPSELH_EXTIPSEL9_PORTD</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g7b04c2642666216063007a6ee68f2a5e">_GPIO_EXTIPSELH_EXTIPSEL9_PORTE</a>&nbsp;&nbsp;&nbsp;0x00000004UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gea0559b578e217320692aa2b295dd8a5">_GPIO_EXTIPSELH_EXTIPSEL9_PORTF</a>&nbsp;&nbsp;&nbsp;0x00000005UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gd1654e68289e0cbe8ffe02db42a9e9a7">GPIO_EXTIPSELH_EXTIPSEL9_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELH_EXTIPSEL9_DEFAULT &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gb19c2bf7f0ae40ba2932b898f6e450db">GPIO_EXTIPSELH_EXTIPSEL9_PORTA</a>&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELH_EXTIPSEL9_PORTA &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g2b65cc378b34a7ffa6f49b73b4eed0e3">GPIO_EXTIPSELH_EXTIPSEL9_PORTB</a>&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELH_EXTIPSEL9_PORTB &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g7bfc74da4c59d6b4fa8df645a9b5d554">GPIO_EXTIPSELH_EXTIPSEL9_PORTC</a>&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELH_EXTIPSEL9_PORTC &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g7727c433344083ad7dc385e7c49bf91e">GPIO_EXTIPSELH_EXTIPSEL9_PORTD</a>&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELH_EXTIPSEL9_PORTD &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g5d9f1eb58764c5ab3536d1d567f1c002">GPIO_EXTIPSELH_EXTIPSEL9_PORTE</a>&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELH_EXTIPSEL9_PORTE &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gd7e64634781048146c680ccff9b5a309">GPIO_EXTIPSELH_EXTIPSEL9_PORTF</a>&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELH_EXTIPSEL9_PORTF &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g9c0b84e82dd170d84eb0feb676e408d4">_GPIO_EXTIPSELH_EXTIPSEL10_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g943a29e7fb62d5b4ae87bfa29fe5669a">_GPIO_EXTIPSELH_EXTIPSEL10_MASK</a>&nbsp;&nbsp;&nbsp;0x700UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g07f48164a0ab4919270113af50c77b24">_GPIO_EXTIPSELH_EXTIPSEL10_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g8899a949d6981b14535856de75f60f6d">_GPIO_EXTIPSELH_EXTIPSEL10_PORTA</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g3e99fbc10039afb00873aa74b534a6be">_GPIO_EXTIPSELH_EXTIPSEL10_PORTB</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gdd6027cf8ffa1312cabec224f0c1c2ba">_GPIO_EXTIPSELH_EXTIPSEL10_PORTC</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g1761865b9c8e8d8aa2a39fbd2893d4ce">_GPIO_EXTIPSELH_EXTIPSEL10_PORTD</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g2acff580a32c832aa255ce5c77098053">_GPIO_EXTIPSELH_EXTIPSEL10_PORTE</a>&nbsp;&nbsp;&nbsp;0x00000004UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g161a25ea80797638af6ad1cfa9b41bec">_GPIO_EXTIPSELH_EXTIPSEL10_PORTF</a>&nbsp;&nbsp;&nbsp;0x00000005UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#ga038e0395384cb09a69acaa2c390d20c">GPIO_EXTIPSELH_EXTIPSEL10_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELH_EXTIPSEL10_DEFAULT &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g8845e9684ffb2ed734e7fd6ebac673cc">GPIO_EXTIPSELH_EXTIPSEL10_PORTA</a>&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELH_EXTIPSEL10_PORTA &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g8ecae31796a7fe50c15841ed6f1a9df1">GPIO_EXTIPSELH_EXTIPSEL10_PORTB</a>&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELH_EXTIPSEL10_PORTB &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gd0bb50bc7f071a6bb256f4e694cd42b1">GPIO_EXTIPSELH_EXTIPSEL10_PORTC</a>&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELH_EXTIPSEL10_PORTC &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g672c6841033522a38dee5cb0a68a4a0e">GPIO_EXTIPSELH_EXTIPSEL10_PORTD</a>&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELH_EXTIPSEL10_PORTD &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g68384f244985fe95795a1981e04bae31">GPIO_EXTIPSELH_EXTIPSEL10_PORTE</a>&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELH_EXTIPSEL10_PORTE &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#ge6fb8694d988191fce682ba0b180be37">GPIO_EXTIPSELH_EXTIPSEL10_PORTF</a>&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELH_EXTIPSEL10_PORTF &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g51ee15e5957acb0f71d01e83a81bab7c">_GPIO_EXTIPSELH_EXTIPSEL11_SHIFT</a>&nbsp;&nbsp;&nbsp;12</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g1486cc59f127c4ac00fd8aa2bc50a338">_GPIO_EXTIPSELH_EXTIPSEL11_MASK</a>&nbsp;&nbsp;&nbsp;0x7000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gf0330ec4c022acc09fb686da2e85509e">_GPIO_EXTIPSELH_EXTIPSEL11_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g2b6bc8d9c16d6c19b08672cb4be6fa9a">_GPIO_EXTIPSELH_EXTIPSEL11_PORTA</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g4b01ba89df5a75c4368306809ed102b7">_GPIO_EXTIPSELH_EXTIPSEL11_PORTB</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g10c1eed8dfa8fae859de9d7a1c0971f1">_GPIO_EXTIPSELH_EXTIPSEL11_PORTC</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g70efb238c819f94e91f3fe09de7dbd71">_GPIO_EXTIPSELH_EXTIPSEL11_PORTD</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gf6db8dbe14ad6c5330d817f2604b9c61">_GPIO_EXTIPSELH_EXTIPSEL11_PORTE</a>&nbsp;&nbsp;&nbsp;0x00000004UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g285e9c8610b456e6aae5adc1f0f25b73">_GPIO_EXTIPSELH_EXTIPSEL11_PORTF</a>&nbsp;&nbsp;&nbsp;0x00000005UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gdf20bf3ee63d5f0e34908719540e10b6">GPIO_EXTIPSELH_EXTIPSEL11_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELH_EXTIPSEL11_DEFAULT &lt;&lt; 12)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g8793993525caafd2919de36738e7320a">GPIO_EXTIPSELH_EXTIPSEL11_PORTA</a>&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELH_EXTIPSEL11_PORTA &lt;&lt; 12)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g17802a02825398284c7feeddfb9ff063">GPIO_EXTIPSELH_EXTIPSEL11_PORTB</a>&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELH_EXTIPSEL11_PORTB &lt;&lt; 12)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gce756dace2d914d6eab74201baf66950">GPIO_EXTIPSELH_EXTIPSEL11_PORTC</a>&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELH_EXTIPSEL11_PORTC &lt;&lt; 12)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g50925c18fe673d845e39bfa886a714b7">GPIO_EXTIPSELH_EXTIPSEL11_PORTD</a>&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELH_EXTIPSEL11_PORTD &lt;&lt; 12)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g7b6b66460f20fbd71a2cb76cd6542608">GPIO_EXTIPSELH_EXTIPSEL11_PORTE</a>&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELH_EXTIPSEL11_PORTE &lt;&lt; 12)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gd1567343333657c1be1718146e9ea0df">GPIO_EXTIPSELH_EXTIPSEL11_PORTF</a>&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELH_EXTIPSEL11_PORTF &lt;&lt; 12)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g9560fb85af330ca9393128425065ff20">_GPIO_EXTIPSELH_EXTIPSEL12_SHIFT</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gcf069bed3670b7d175607cd71548e7e9">_GPIO_EXTIPSELH_EXTIPSEL12_MASK</a>&nbsp;&nbsp;&nbsp;0x70000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g8c654ae22481d43ee87eabad05c88f1a">_GPIO_EXTIPSELH_EXTIPSEL12_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gc8b282ee43e9696daf45e7cb3ce78223">_GPIO_EXTIPSELH_EXTIPSEL12_PORTA</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gfefb227f7b5b7d99aee0d7c831024b4e">_GPIO_EXTIPSELH_EXTIPSEL12_PORTB</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gcaef88bcfb624d8e3d42ad80f8726bd9">_GPIO_EXTIPSELH_EXTIPSEL12_PORTC</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g2e2e2118f0f15657c01f2623120f2524">_GPIO_EXTIPSELH_EXTIPSEL12_PORTD</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g7027b7f8cd84b96682cee66344c9494a">_GPIO_EXTIPSELH_EXTIPSEL12_PORTE</a>&nbsp;&nbsp;&nbsp;0x00000004UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g819be6c2a622cd0989b53ca2a2a7caf5">_GPIO_EXTIPSELH_EXTIPSEL12_PORTF</a>&nbsp;&nbsp;&nbsp;0x00000005UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g717ee798090e17f8ee1b072a753f3043">GPIO_EXTIPSELH_EXTIPSEL12_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELH_EXTIPSEL12_DEFAULT &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g718694f42c7740928d82d6b465c5e5eb">GPIO_EXTIPSELH_EXTIPSEL12_PORTA</a>&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELH_EXTIPSEL12_PORTA &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g11f143198fda70a32aec31e621ce4341">GPIO_EXTIPSELH_EXTIPSEL12_PORTB</a>&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELH_EXTIPSEL12_PORTB &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g2698af84163c0053fcc77b4a54a50276">GPIO_EXTIPSELH_EXTIPSEL12_PORTC</a>&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELH_EXTIPSEL12_PORTC &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g8578d08a308ce1147ec9257e41a700f1">GPIO_EXTIPSELH_EXTIPSEL12_PORTD</a>&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELH_EXTIPSEL12_PORTD &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g35eb81d45e405ad74642321080a377ad">GPIO_EXTIPSELH_EXTIPSEL12_PORTE</a>&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELH_EXTIPSEL12_PORTE &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g75fe1c80dbdf02ef8ea1789589caf757">GPIO_EXTIPSELH_EXTIPSEL12_PORTF</a>&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELH_EXTIPSEL12_PORTF &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gb273c4947cac4c93bf963eb6e7275635">_GPIO_EXTIPSELH_EXTIPSEL13_SHIFT</a>&nbsp;&nbsp;&nbsp;20</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g0e00a50b7e3c147ddb8ad2e2cbbdcce3">_GPIO_EXTIPSELH_EXTIPSEL13_MASK</a>&nbsp;&nbsp;&nbsp;0x700000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g9fe6d60735a9153a74b88b9f19ef685b">_GPIO_EXTIPSELH_EXTIPSEL13_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#ge7a8ee366d75ae069e30c42eee82ab57">_GPIO_EXTIPSELH_EXTIPSEL13_PORTA</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g257e7ed725588d75231d45847abad8ef">_GPIO_EXTIPSELH_EXTIPSEL13_PORTB</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g324e9e4d657f255967855d9f3d28b123">_GPIO_EXTIPSELH_EXTIPSEL13_PORTC</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g75367bee5ee09e4279f997d7fead05f9">_GPIO_EXTIPSELH_EXTIPSEL13_PORTD</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g8b16f9b1bdc12085dfc9baa6c953ad46">_GPIO_EXTIPSELH_EXTIPSEL13_PORTE</a>&nbsp;&nbsp;&nbsp;0x00000004UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gad27d6d25f73d82f87070265d263e645">_GPIO_EXTIPSELH_EXTIPSEL13_PORTF</a>&nbsp;&nbsp;&nbsp;0x00000005UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g69cea13da9735a76761b076af1c4ceb1">GPIO_EXTIPSELH_EXTIPSEL13_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELH_EXTIPSEL13_DEFAULT &lt;&lt; 20)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g88a1b42b713a614863509a7e3ba229f9">GPIO_EXTIPSELH_EXTIPSEL13_PORTA</a>&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELH_EXTIPSEL13_PORTA &lt;&lt; 20)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gc01d5ee1567c2da0ef0f84210b561d02">GPIO_EXTIPSELH_EXTIPSEL13_PORTB</a>&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELH_EXTIPSEL13_PORTB &lt;&lt; 20)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g09947f9ac5b60386ab278c7bf8f8ec46">GPIO_EXTIPSELH_EXTIPSEL13_PORTC</a>&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELH_EXTIPSEL13_PORTC &lt;&lt; 20)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g63f4f1d41fdc937f4f444e9051497c31">GPIO_EXTIPSELH_EXTIPSEL13_PORTD</a>&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELH_EXTIPSEL13_PORTD &lt;&lt; 20)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g5ab044e41f72f8e8a4562d8acc6a187b">GPIO_EXTIPSELH_EXTIPSEL13_PORTE</a>&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELH_EXTIPSEL13_PORTE &lt;&lt; 20)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gec7fafed7f1ac084f181642f779af2b0">GPIO_EXTIPSELH_EXTIPSEL13_PORTF</a>&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELH_EXTIPSEL13_PORTF &lt;&lt; 20)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gff864c2e6591613016ceefdc6d3b4a28">_GPIO_EXTIPSELH_EXTIPSEL14_SHIFT</a>&nbsp;&nbsp;&nbsp;24</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gab1a129efb3db149a0e0c3a6087c6faa">_GPIO_EXTIPSELH_EXTIPSEL14_MASK</a>&nbsp;&nbsp;&nbsp;0x7000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gef9d5ffaa4db4b5054cb6a9687b46394">_GPIO_EXTIPSELH_EXTIPSEL14_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g1189d0f66ddca98717f07253195ebdd9">_GPIO_EXTIPSELH_EXTIPSEL14_PORTA</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g515913fa8b64a829092e473d1955127f">_GPIO_EXTIPSELH_EXTIPSEL14_PORTB</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g54fc9d789e5fde311381a60843218136">_GPIO_EXTIPSELH_EXTIPSEL14_PORTC</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g9b779346e2681c49177f2df372d619b0">_GPIO_EXTIPSELH_EXTIPSEL14_PORTD</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gd31c47ed8a08cccc62b781da8608b723">_GPIO_EXTIPSELH_EXTIPSEL14_PORTE</a>&nbsp;&nbsp;&nbsp;0x00000004UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gebb263d3d5af9172d6da2360e84c6700">_GPIO_EXTIPSELH_EXTIPSEL14_PORTF</a>&nbsp;&nbsp;&nbsp;0x00000005UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gddd5e199728349bb72488e748c33d07e">GPIO_EXTIPSELH_EXTIPSEL14_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELH_EXTIPSEL14_DEFAULT &lt;&lt; 24)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g712b40c34cfbf31f3b4b57dfb028ad2a">GPIO_EXTIPSELH_EXTIPSEL14_PORTA</a>&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELH_EXTIPSEL14_PORTA &lt;&lt; 24)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g7fab9b366dfdfd6c2934690257edfad0">GPIO_EXTIPSELH_EXTIPSEL14_PORTB</a>&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELH_EXTIPSEL14_PORTB &lt;&lt; 24)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gb8132cf0c9ce7572ed0e22adc96fb4cf">GPIO_EXTIPSELH_EXTIPSEL14_PORTC</a>&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELH_EXTIPSEL14_PORTC &lt;&lt; 24)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#geb52bae5ce42064cc5e4cba557d73520">GPIO_EXTIPSELH_EXTIPSEL14_PORTD</a>&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELH_EXTIPSEL14_PORTD &lt;&lt; 24)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g626056d0505582b75feb1eb3411d6341">GPIO_EXTIPSELH_EXTIPSEL14_PORTE</a>&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELH_EXTIPSEL14_PORTE &lt;&lt; 24)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gf6cd9dc21affeeb3c1a12600a546815f">GPIO_EXTIPSELH_EXTIPSEL14_PORTF</a>&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELH_EXTIPSEL14_PORTF &lt;&lt; 24)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gaa05135baa233412a63bae5dcd6eec2f">_GPIO_EXTIPSELH_EXTIPSEL15_SHIFT</a>&nbsp;&nbsp;&nbsp;28</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#ga80772ee3ab143aa76dfc382b8fb2be1">_GPIO_EXTIPSELH_EXTIPSEL15_MASK</a>&nbsp;&nbsp;&nbsp;0x70000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g0742e5a200416ef1e939fcebe4d91846">_GPIO_EXTIPSELH_EXTIPSEL15_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gdf1f252dc9170c0a16eab0094b801d18">_GPIO_EXTIPSELH_EXTIPSEL15_PORTA</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g2496fc6e7d7d7f907ff9993539618158">_GPIO_EXTIPSELH_EXTIPSEL15_PORTB</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gdbe183a21c970fc91c4b9c5d6f44afbd">_GPIO_EXTIPSELH_EXTIPSEL15_PORTC</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gb1bda3bdf139c38cadc523603860bbc9">_GPIO_EXTIPSELH_EXTIPSEL15_PORTD</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gcee9becb82d7349763eaba939c1023ce">_GPIO_EXTIPSELH_EXTIPSEL15_PORTE</a>&nbsp;&nbsp;&nbsp;0x00000004UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g6018235f49a504ba07d213ca657f3fc9">_GPIO_EXTIPSELH_EXTIPSEL15_PORTF</a>&nbsp;&nbsp;&nbsp;0x00000005UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g92f0f98ae4864c6ff577391866f8f441">GPIO_EXTIPSELH_EXTIPSEL15_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELH_EXTIPSEL15_DEFAULT &lt;&lt; 28)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g96b5b340dd2c63f4104fba10169df31b">GPIO_EXTIPSELH_EXTIPSEL15_PORTA</a>&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELH_EXTIPSEL15_PORTA &lt;&lt; 28)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gac7513bc7150117a54f3c8b1c96dd439">GPIO_EXTIPSELH_EXTIPSEL15_PORTB</a>&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELH_EXTIPSEL15_PORTB &lt;&lt; 28)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g73a352c3863dc77c3da84e1577529bd2">GPIO_EXTIPSELH_EXTIPSEL15_PORTC</a>&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELH_EXTIPSEL15_PORTC &lt;&lt; 28)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gacf7fd04957dc6011ad0f245407d6875">GPIO_EXTIPSELH_EXTIPSEL15_PORTD</a>&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELH_EXTIPSEL15_PORTD &lt;&lt; 28)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g987f8181eef3b3b5dac27b3374c14e59">GPIO_EXTIPSELH_EXTIPSEL15_PORTE</a>&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELH_EXTIPSEL15_PORTE &lt;&lt; 28)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g2541d8fa41783c34b410735ebb32e931">GPIO_EXTIPSELH_EXTIPSEL15_PORTF</a>&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELH_EXTIPSEL15_PORTF &lt;&lt; 28)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g6aa674a3eac132f4b527070075c060c7">_GPIO_EXTIRISE_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g6db7068dfcd30a12271d39a37e00f28e">_GPIO_EXTIRISE_MASK</a>&nbsp;&nbsp;&nbsp;0x0000FFFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gfb3ddf07a5b7389ab8b265b86ca594e6">_GPIO_EXTIRISE_EXTIRISE_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gb058ab0afcf6fc0bec2e0b0aa5a8d517">_GPIO_EXTIRISE_EXTIRISE_MASK</a>&nbsp;&nbsp;&nbsp;0xFFFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g71e165112702173e09446199a23ffe63">_GPIO_EXTIRISE_EXTIRISE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g12def22ee9e37080c28840f131d6fbca">GPIO_EXTIRISE_EXTIRISE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_GPIO_EXTIRISE_EXTIRISE_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gf9f8043e850f961588fc3a826136c018">_GPIO_EXTIFALL_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gfdd67e2372464a7d2929fe36cbf43493">_GPIO_EXTIFALL_MASK</a>&nbsp;&nbsp;&nbsp;0x0000FFFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#ga19e48a9ea05367d0b27a02816953085">_GPIO_EXTIFALL_EXTIFALL_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g6d3aa9a1a7c6b1c18e31bfe18edf3d18">_GPIO_EXTIFALL_EXTIFALL_MASK</a>&nbsp;&nbsp;&nbsp;0xFFFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g2443d65cf6d2e7edd4c4ed809d382496">_GPIO_EXTIFALL_EXTIFALL_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g4b5860e7c100f8783ba21fac59c51b73">GPIO_EXTIFALL_EXTIFALL_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_GPIO_EXTIFALL_EXTIFALL_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g3a26a2be94822435e7e03a0b8904f258">_GPIO_IEN_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#geb14c6b84fc8d0b582d6f90854824fc6">_GPIO_IEN_MASK</a>&nbsp;&nbsp;&nbsp;0x0000FFFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g330c78624ef038895931e2faa94b73fd">_GPIO_IEN_EXT_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g2e4ef6396f58119ace9c2465bf676cc6">_GPIO_IEN_EXT_MASK</a>&nbsp;&nbsp;&nbsp;0xFFFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#ga20803ef7994fff7bde873fac9e2f18f">_GPIO_IEN_EXT_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g6b979a46abc62f3554659fda66273fe1">GPIO_IEN_EXT_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_GPIO_IEN_EXT_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g3d616d1f78d767b1c7851507d4e66982">_GPIO_IF_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gf00eee7af4b6ea6a69da0b7a5a82fb49">_GPIO_IF_MASK</a>&nbsp;&nbsp;&nbsp;0x0000FFFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g8efbda320bf5d2cafc76c22eba73e7cc">_GPIO_IF_EXT_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g4b73490bf3c949e862bb271c2bdbfecb">_GPIO_IF_EXT_MASK</a>&nbsp;&nbsp;&nbsp;0xFFFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gbcecd7986f5380990ba22b0c06a401fe">_GPIO_IF_EXT_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gd3eb86c611bdd14fd3ebe8074ab0c677">GPIO_IF_EXT_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_GPIO_IF_EXT_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g17ce93a8bdcb35c8e550a005c4438468">_GPIO_IFS_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g33ad5c8120358e5aaa51d008ff359a1b">_GPIO_IFS_MASK</a>&nbsp;&nbsp;&nbsp;0x0000FFFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g78eca0e6ece6653ce74c8d19448c01f3">_GPIO_IFS_EXT_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g73879c97ef2e59dd6bc535c50a923aea">_GPIO_IFS_EXT_MASK</a>&nbsp;&nbsp;&nbsp;0xFFFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g1e3504af375c5fe69623a3f43d872297">_GPIO_IFS_EXT_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g4cc8e3bfeca36f03c93d82044aa7d147">GPIO_IFS_EXT_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_GPIO_IFS_EXT_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#ge0df662703f899b743234f24961912d5">_GPIO_IFC_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g103ce6b912de5050c7413c0e8476b1fc">_GPIO_IFC_MASK</a>&nbsp;&nbsp;&nbsp;0x0000FFFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g3677df084b6f80c7ba7bd0f2f32e48de">_GPIO_IFC_EXT_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g5685dcb090720fe3e7b46037baa50c48">_GPIO_IFC_EXT_MASK</a>&nbsp;&nbsp;&nbsp;0xFFFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g821f329c2dcd3d645c935198cbc00dc3">_GPIO_IFC_EXT_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g51e4565904207bae44afac5e4221b5f6">GPIO_IFC_EXT_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_GPIO_IFC_EXT_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g2e296294c1ca0df1ac29136a7e690977">_GPIO_ROUTE_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gdaca7ba9f808bff42a4ed5f199d695ba">_GPIO_ROUTE_MASK</a>&nbsp;&nbsp;&nbsp;0x0301F307UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gf846391e2a4cb43408432cb3a8c7485b">GPIO_ROUTE_SWCLKPEN</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gfb5524f90cd798843e04dd47feb6782e">_GPIO_ROUTE_SWCLKPEN_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gb68613cc4f790f2fcf3219ccc353c14e">_GPIO_ROUTE_SWCLKPEN_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#ga577cd36ba209371b304b4fb23a2baeb">_GPIO_ROUTE_SWCLKPEN_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g84fe5f9ab9d84831a120f5457c7d77b3">GPIO_ROUTE_SWCLKPEN_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_GPIO_ROUTE_SWCLKPEN_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g6587c1db25c705d1fd467d785dfca24d">GPIO_ROUTE_SWDIOPEN</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gd3179dfec8817216079cd68a9ed12c27">_GPIO_ROUTE_SWDIOPEN_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g20c328ac83e7b39487988f2c04fb1e42">_GPIO_ROUTE_SWDIOPEN_MASK</a>&nbsp;&nbsp;&nbsp;0x2UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gf220b5bacbc35ae91490fe82f1f40ab4">_GPIO_ROUTE_SWDIOPEN_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g23f4a8af8fad68fb10850c42eb640971">GPIO_ROUTE_SWDIOPEN_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_GPIO_ROUTE_SWDIOPEN_DEFAULT &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#ge9c301970a26a946ada7eb12aff69f33">GPIO_ROUTE_SWOPEN</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g94ff78e2551aaaf5b18f27929dce1643">_GPIO_ROUTE_SWOPEN_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g9dba198bb5bdc670de6afa6e668d6e75">_GPIO_ROUTE_SWOPEN_MASK</a>&nbsp;&nbsp;&nbsp;0x4UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g26b32bedbe4ac6d32c46ca4c22ba3186">_GPIO_ROUTE_SWOPEN_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g68dc37748f80ed99f4410a6abba4ea94">GPIO_ROUTE_SWOPEN_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_GPIO_ROUTE_SWOPEN_DEFAULT &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g6511e1c6738a713b9a47f7a14ba561d4">_GPIO_ROUTE_SWLOCATION_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g06f8dae6e57a72bc7b4462653aaea13e">_GPIO_ROUTE_SWLOCATION_MASK</a>&nbsp;&nbsp;&nbsp;0x300UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gf725b2237d19eb3216dedd69d4f4cc60">_GPIO_ROUTE_SWLOCATION_LOC0</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g2e59bf4a67496122f77cec7c79462719">_GPIO_ROUTE_SWLOCATION_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g758017c878b135db0a7810d6b6fd83d0">_GPIO_ROUTE_SWLOCATION_LOC1</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g7df351569400dd2f977193b85df85950">_GPIO_ROUTE_SWLOCATION_LOC2</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g299d699a0947f2758c6b60d603d8cb7c">_GPIO_ROUTE_SWLOCATION_LOC3</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g951cc78ff9ad4832ff01f7b07971dae6">GPIO_ROUTE_SWLOCATION_LOC0</a>&nbsp;&nbsp;&nbsp;(_GPIO_ROUTE_SWLOCATION_LOC0 &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gd9f997302bbc39bf7f62faa8a2ccedba">GPIO_ROUTE_SWLOCATION_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_GPIO_ROUTE_SWLOCATION_DEFAULT &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gda1d735a8b4b5da7d9845a5e7e992cd7">GPIO_ROUTE_SWLOCATION_LOC1</a>&nbsp;&nbsp;&nbsp;(_GPIO_ROUTE_SWLOCATION_LOC1 &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gbc35fb0a198ae0241fb2fff459d48fdd">GPIO_ROUTE_SWLOCATION_LOC2</a>&nbsp;&nbsp;&nbsp;(_GPIO_ROUTE_SWLOCATION_LOC2 &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gb96bae9b5c78533b89c4766607846a26">GPIO_ROUTE_SWLOCATION_LOC3</a>&nbsp;&nbsp;&nbsp;(_GPIO_ROUTE_SWLOCATION_LOC3 &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gae67446065bfdb52469952d3aa6845dd">GPIO_ROUTE_TCLKPEN</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 12)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g9c72556bc6febed20fd97e362afb9e6c">_GPIO_ROUTE_TCLKPEN_SHIFT</a>&nbsp;&nbsp;&nbsp;12</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g5af1ce06cafc51acbfb57d78ad1ce25e">_GPIO_ROUTE_TCLKPEN_MASK</a>&nbsp;&nbsp;&nbsp;0x1000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g994ed9b86ed0b6b5d649cf49abe69e2b">_GPIO_ROUTE_TCLKPEN_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g0b4284398194b4df8d36f48d9fa5093c">GPIO_ROUTE_TCLKPEN_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_GPIO_ROUTE_TCLKPEN_DEFAULT &lt;&lt; 12)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#ga9de2768fd572a1c6c1cdb47fd84fec3">GPIO_ROUTE_TD0PEN</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 13)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g894011945d2ae189990baa6515341315">_GPIO_ROUTE_TD0PEN_SHIFT</a>&nbsp;&nbsp;&nbsp;13</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g34f2185d220caeb1c6622db509c0366f">_GPIO_ROUTE_TD0PEN_MASK</a>&nbsp;&nbsp;&nbsp;0x2000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gda980cb9c0b67b106362cf43f190d732">_GPIO_ROUTE_TD0PEN_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#ga855e3e13c34e7100bd69a2c11b190b2">GPIO_ROUTE_TD0PEN_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_GPIO_ROUTE_TD0PEN_DEFAULT &lt;&lt; 13)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#ge32b07c6fe06059894a21512c7ae96c3">GPIO_ROUTE_TD1PEN</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 14)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g066590919c5f2a897e8e8125f4c34f98">_GPIO_ROUTE_TD1PEN_SHIFT</a>&nbsp;&nbsp;&nbsp;14</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g19a4e0d1ca9902bc1a4b7f796b57faae">_GPIO_ROUTE_TD1PEN_MASK</a>&nbsp;&nbsp;&nbsp;0x4000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gacaa1f81aba3c6af07302cbe34369223">_GPIO_ROUTE_TD1PEN_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g9ec35fad89e3b588936bd04c6f68f293">GPIO_ROUTE_TD1PEN_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_GPIO_ROUTE_TD1PEN_DEFAULT &lt;&lt; 14)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g80e8a8e67b84bd5ba8c9b42f72f1d4c4">GPIO_ROUTE_TD2PEN</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 15)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g78ac13c1d6dc3aecc39f78b7a26a47d1">_GPIO_ROUTE_TD2PEN_SHIFT</a>&nbsp;&nbsp;&nbsp;15</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g2e79952fcda543d87e244bf884a930dc">_GPIO_ROUTE_TD2PEN_MASK</a>&nbsp;&nbsp;&nbsp;0x8000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g13718832e049f6458ea08850e1ea77a9">_GPIO_ROUTE_TD2PEN_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g32bdfe4e38fc71fe55c2df85fdff1855">GPIO_ROUTE_TD2PEN_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_GPIO_ROUTE_TD2PEN_DEFAULT &lt;&lt; 15)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g017bda960de273d23cbb7edbc16ce592">GPIO_ROUTE_TD3PEN</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gd02daa48d65dd8eb430246d2b448b934">_GPIO_ROUTE_TD3PEN_SHIFT</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gc48fe491c175fd4c836e4af359015583">_GPIO_ROUTE_TD3PEN_MASK</a>&nbsp;&nbsp;&nbsp;0x10000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gadf82b7d5f9e20973636203016a22c4a">_GPIO_ROUTE_TD3PEN_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g71f4430a320008ae6567a3119edfe232">GPIO_ROUTE_TD3PEN_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_GPIO_ROUTE_TD3PEN_DEFAULT &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g95720d7ff6148b843595f9874a62ba98">_GPIO_ROUTE_ETMLOCATION_SHIFT</a>&nbsp;&nbsp;&nbsp;24</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g7bf070aaab33790b611689a88ee1f6ed">_GPIO_ROUTE_ETMLOCATION_MASK</a>&nbsp;&nbsp;&nbsp;0x3000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gd72dee186222ddcd1c40b12a76a62749">_GPIO_ROUTE_ETMLOCATION_LOC0</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g46e62505e996cbef55ce74216a30ab69">_GPIO_ROUTE_ETMLOCATION_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g357ebb086c0ffec1d8eddec8a99c0987">_GPIO_ROUTE_ETMLOCATION_LOC1</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g89423f339a3c4cde8571165e0327fcb5">_GPIO_ROUTE_ETMLOCATION_LOC2</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gbb202546186e47e05127a8a442e4e919">_GPIO_ROUTE_ETMLOCATION_LOC3</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g826bd995c4a9a197dc45120b6a2ca2a8">GPIO_ROUTE_ETMLOCATION_LOC0</a>&nbsp;&nbsp;&nbsp;(_GPIO_ROUTE_ETMLOCATION_LOC0 &lt;&lt; 24)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g5c306935a670c6227958abc29e723e66">GPIO_ROUTE_ETMLOCATION_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_GPIO_ROUTE_ETMLOCATION_DEFAULT &lt;&lt; 24)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g7e1d3aa00e3a3890fc4019b8b339abfb">GPIO_ROUTE_ETMLOCATION_LOC1</a>&nbsp;&nbsp;&nbsp;(_GPIO_ROUTE_ETMLOCATION_LOC1 &lt;&lt; 24)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g1a095d37fee10c4d9dbe14880b65ac30">GPIO_ROUTE_ETMLOCATION_LOC2</a>&nbsp;&nbsp;&nbsp;(_GPIO_ROUTE_ETMLOCATION_LOC2 &lt;&lt; 24)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gfe7afc6cf5f3366088005410016a0574">GPIO_ROUTE_ETMLOCATION_LOC3</a>&nbsp;&nbsp;&nbsp;(_GPIO_ROUTE_ETMLOCATION_LOC3 &lt;&lt; 24)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gb9bfa9a055c58ba5c42a965cf5e4d371">_GPIO_INSENSE_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g6abc9aefbb2d9ff1729fefcb4f61fc40">_GPIO_INSENSE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g34aac205da181426cea223f2e1804810">GPIO_INSENSE_INT</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g2cbd55881cf846d0397c127715360e32">_GPIO_INSENSE_INT_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gb225c23f563ce6efe8f30615c68792c3">_GPIO_INSENSE_INT_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g7809e8a11c8144be0af8b2813b32e4be">_GPIO_INSENSE_INT_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g5f7531999b6295bc19c4fae072f90c8b">GPIO_INSENSE_INT_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_GPIO_INSENSE_INT_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g3a2ddffa0f0f18bb210219a28cc4f12c">GPIO_INSENSE_PRS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gdb79618713a5a0376d03495dd74d38cd">_GPIO_INSENSE_PRS_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gf094540a1003806c3daa8a94bce61e0b">_GPIO_INSENSE_PRS_MASK</a>&nbsp;&nbsp;&nbsp;0x2UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g7374e7dce1929b37338be82319487e00">_GPIO_INSENSE_PRS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#ge50790671e159d066328bd34b4d5426a">GPIO_INSENSE_PRS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_GPIO_INSENSE_PRS_DEFAULT &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g0f3add17ac4a2c4efd2beb084e312c5a">_GPIO_LOCK_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gb9ec00a084c22d8a9af42da0bda2f93c">_GPIO_LOCK_MASK</a>&nbsp;&nbsp;&nbsp;0x0000FFFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g6b909dee8954403ae94d3b32c88f4e8c">_GPIO_LOCK_LOCKKEY_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g6aabeee3dda9e6fca77081b2fd1a22d9">_GPIO_LOCK_LOCKKEY_MASK</a>&nbsp;&nbsp;&nbsp;0xFFFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g8fd3c3b558b06fb90e04655ebce0252e">_GPIO_LOCK_LOCKKEY_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g953469b48eff51fffdbe4e0461d46772">_GPIO_LOCK_LOCKKEY_LOCK</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g9110b724acb679ead32a17b49c0ddf6d">_GPIO_LOCK_LOCKKEY_UNLOCKED</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gd1d8fe731c52e5864384778961aec6cd">_GPIO_LOCK_LOCKKEY_LOCKED</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g403ad841f2f383d1a6e00e5f45f5f529">_GPIO_LOCK_LOCKKEY_UNLOCK</a>&nbsp;&nbsp;&nbsp;0x0000A534UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g16da93a56a0dbfee3b8aecf0aa8f7e40">GPIO_LOCK_LOCKKEY_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_GPIO_LOCK_LOCKKEY_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g085f9dca1e8cee2397275352b9047818">GPIO_LOCK_LOCKKEY_LOCK</a>&nbsp;&nbsp;&nbsp;(_GPIO_LOCK_LOCKKEY_LOCK &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g2001b1496e54cbfbba7fbb6854106fd5">GPIO_LOCK_LOCKKEY_UNLOCKED</a>&nbsp;&nbsp;&nbsp;(_GPIO_LOCK_LOCKKEY_UNLOCKED &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gdfc15aa2a4c9a7e95e9f04375eeaa3cb">GPIO_LOCK_LOCKKEY_LOCKED</a>&nbsp;&nbsp;&nbsp;(_GPIO_LOCK_LOCKKEY_LOCKED &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gba59981cc2be1c5fafb3a46b738d3a40">GPIO_LOCK_LOCKKEY_UNLOCK</a>&nbsp;&nbsp;&nbsp;(_GPIO_LOCK_LOCKKEY_UNLOCK &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gfd14091431cb87c42411074acf851a6a">_GPIO_CTRL_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g1ae03d65a6763ddc290ffa45554f0dd4">_GPIO_CTRL_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gac83a8d04eb1bd0df554479b350d8985">GPIO_CTRL_EM4RET</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g5665c6eff8fc4cb6010ae6d266f7ffea">_GPIO_CTRL_EM4RET_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g43aea9962b4f6f540084e15c0928f76c">_GPIO_CTRL_EM4RET_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g717f77ac5ff114d4dc50b979e69da510">_GPIO_CTRL_EM4RET_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gb9904c99920855726a8e40a522f12bbc">GPIO_CTRL_EM4RET_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_GPIO_CTRL_EM4RET_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g36234197bce516c96ac3c6bffa3dd1bf">_GPIO_CMD_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g5bc04c59efb797fca0bf5d621580c031">_GPIO_CMD_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g7bf603b4eef5886c42985eac58dc0a5a">GPIO_CMD_EM4WUCLR</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g8d9da24c6891bd98f20fe3784aceb65c">_GPIO_CMD_EM4WUCLR_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gc7501e704bd8448c3d8aef12a73dafd6">_GPIO_CMD_EM4WUCLR_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gefb3838e279d4c231f3c9c2f94c2af5f">_GPIO_CMD_EM4WUCLR_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g74c65e73fbea8d20416b92e312b34283">GPIO_CMD_EM4WUCLR_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_GPIO_CMD_EM4WUCLR_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g7b8edcaaef92cba76b25d32946638a57">_GPIO_EM4WUEN_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g6f1cbf4acc006854a0e5f7d03839c5ed">_GPIO_EM4WUEN_MASK</a>&nbsp;&nbsp;&nbsp;0x0000003FUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gdfdf1d0a1a55489ddd1d39304d6375f9">_GPIO_EM4WUEN_EM4WUEN_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g04f90b5a2ca29eb25b62dda4b8081498">_GPIO_EM4WUEN_EM4WUEN_MASK</a>&nbsp;&nbsp;&nbsp;0x3FUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g351df09f1e4420cd40b96e78156f4268">_GPIO_EM4WUEN_EM4WUEN_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g1f4959b1c327ac7556e08920dcc8c641">_GPIO_EM4WUEN_EM4WUEN_A0</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gd67ae2e774685aebd617b1ec9f18ace2">_GPIO_EM4WUEN_EM4WUEN_A6</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g77889f5a50ff22390fabbe3e91be29cc">_GPIO_EM4WUEN_EM4WUEN_C9</a>&nbsp;&nbsp;&nbsp;0x00000004UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g3f9645903532a5a33ddb7a8fa6ec6917">_GPIO_EM4WUEN_EM4WUEN_F1</a>&nbsp;&nbsp;&nbsp;0x00000008UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gf029d1d618fa44593e433a55865e6c92">_GPIO_EM4WUEN_EM4WUEN_F2</a>&nbsp;&nbsp;&nbsp;0x00000010UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gf132b9d5d5a37bbd5e2562e1f78f3867">_GPIO_EM4WUEN_EM4WUEN_E13</a>&nbsp;&nbsp;&nbsp;0x00000020UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gc6a4f2699b92b9874d521460dad3f075">GPIO_EM4WUEN_EM4WUEN_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_GPIO_EM4WUEN_EM4WUEN_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gede87d354b30d887071630df15de84ef">GPIO_EM4WUEN_EM4WUEN_A0</a>&nbsp;&nbsp;&nbsp;(_GPIO_EM4WUEN_EM4WUEN_A0 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gbbb315ad0574d70f883e697989bdeed3">GPIO_EM4WUEN_EM4WUEN_A6</a>&nbsp;&nbsp;&nbsp;(_GPIO_EM4WUEN_EM4WUEN_A6 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g6c63e5a6c4e31b646095cd2eef191aee">GPIO_EM4WUEN_EM4WUEN_C9</a>&nbsp;&nbsp;&nbsp;(_GPIO_EM4WUEN_EM4WUEN_C9 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g3782132ff19c13d9a0de19e3bbe277ca">GPIO_EM4WUEN_EM4WUEN_F1</a>&nbsp;&nbsp;&nbsp;(_GPIO_EM4WUEN_EM4WUEN_F1 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g7be59924a0fbe05f515ffe1957f6413f">GPIO_EM4WUEN_EM4WUEN_F2</a>&nbsp;&nbsp;&nbsp;(_GPIO_EM4WUEN_EM4WUEN_F2 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gd965f07955b6a064c3cd3d2e68c7ce5f">GPIO_EM4WUEN_EM4WUEN_E13</a>&nbsp;&nbsp;&nbsp;(_GPIO_EM4WUEN_EM4WUEN_E13 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g59d3475e68a915e0cf3b686441a76519">_GPIO_EM4WUPOL_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g18e4890b5c622fd01c2b09793d5a6339">_GPIO_EM4WUPOL_MASK</a>&nbsp;&nbsp;&nbsp;0x0000003FUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g9c58757de670a95021f24eb51523ab05">_GPIO_EM4WUPOL_EM4WUPOL_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g1e8daecfd2a0c639922c9d007f959eaa">_GPIO_EM4WUPOL_EM4WUPOL_MASK</a>&nbsp;&nbsp;&nbsp;0x3FUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gbdca8f0a2754791e1b9cc2e836b49f6d">_GPIO_EM4WUPOL_EM4WUPOL_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g0f975ef1a5ae9a8bf8576eb27d02ccb7">_GPIO_EM4WUPOL_EM4WUPOL_A0</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g0b548281608e8cc9b1004f3cd736fbfa">_GPIO_EM4WUPOL_EM4WUPOL_A6</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gde452b254816a65f9d60cfde3c30754e">_GPIO_EM4WUPOL_EM4WUPOL_C9</a>&nbsp;&nbsp;&nbsp;0x00000004UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gb38561ad007d739ea34152b900096f0c">_GPIO_EM4WUPOL_EM4WUPOL_F1</a>&nbsp;&nbsp;&nbsp;0x00000008UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#ge51303976a7f62916f06cb47fe71c66e">_GPIO_EM4WUPOL_EM4WUPOL_F2</a>&nbsp;&nbsp;&nbsp;0x00000010UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gc3e448fff47bad1a03c30990f1decac7">_GPIO_EM4WUPOL_EM4WUPOL_E13</a>&nbsp;&nbsp;&nbsp;0x00000020UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g7e9002d9da274816a6379303693944ee">GPIO_EM4WUPOL_EM4WUPOL_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_GPIO_EM4WUPOL_EM4WUPOL_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gfd11fa0dce47df180ecda4acc256a3d2">GPIO_EM4WUPOL_EM4WUPOL_A0</a>&nbsp;&nbsp;&nbsp;(_GPIO_EM4WUPOL_EM4WUPOL_A0 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g887ae5d458c1195d9f77a2e226ead0b8">GPIO_EM4WUPOL_EM4WUPOL_A6</a>&nbsp;&nbsp;&nbsp;(_GPIO_EM4WUPOL_EM4WUPOL_A6 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g42f94bc05ac30f6f315802f7451dbad6">GPIO_EM4WUPOL_EM4WUPOL_C9</a>&nbsp;&nbsp;&nbsp;(_GPIO_EM4WUPOL_EM4WUPOL_C9 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g7843e33d319758f37e3f1d6836588a50">GPIO_EM4WUPOL_EM4WUPOL_F1</a>&nbsp;&nbsp;&nbsp;(_GPIO_EM4WUPOL_EM4WUPOL_F1 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g51e012235b8bab5f3d6bb8d5a540d161">GPIO_EM4WUPOL_EM4WUPOL_F2</a>&nbsp;&nbsp;&nbsp;(_GPIO_EM4WUPOL_EM4WUPOL_F2 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g4d49f9888a378bd8d700b31cbccf1404">GPIO_EM4WUPOL_EM4WUPOL_E13</a>&nbsp;&nbsp;&nbsp;(_GPIO_EM4WUPOL_EM4WUPOL_E13 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g4f9fc56faa583cacab35ef1e7f0e33b1">_GPIO_EM4WUCAUSE_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gc2691ebd0f9573571c155692da9e9c04">_GPIO_EM4WUCAUSE_MASK</a>&nbsp;&nbsp;&nbsp;0x0000003FUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g5899b90098f24391b4a841779c3ebb2c">_GPIO_EM4WUCAUSE_EM4WUCAUSE_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g6d5775a04c153c564e51861d27f8e75c">_GPIO_EM4WUCAUSE_EM4WUCAUSE_MASK</a>&nbsp;&nbsp;&nbsp;0x3FUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#ge912ccd982b958c4e94f24188aa91357">_GPIO_EM4WUCAUSE_EM4WUCAUSE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g3404922e616e846583096004b371b7b9">_GPIO_EM4WUCAUSE_EM4WUCAUSE_A0</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#ge943977ac6112664645c5efcfa9cb5dd">_GPIO_EM4WUCAUSE_EM4WUCAUSE_A6</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g591dd36a0978594ed80d4fa87240f2b0">_GPIO_EM4WUCAUSE_EM4WUCAUSE_C9</a>&nbsp;&nbsp;&nbsp;0x00000004UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g1132d11003186b387f1b3bf0788f597d">_GPIO_EM4WUCAUSE_EM4WUCAUSE_F1</a>&nbsp;&nbsp;&nbsp;0x00000008UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g0ed32433ddcb5307246998d69bf3154a">_GPIO_EM4WUCAUSE_EM4WUCAUSE_F2</a>&nbsp;&nbsp;&nbsp;0x00000010UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gb169dd6fedbdd102e8031007fc10f2b5">_GPIO_EM4WUCAUSE_EM4WUCAUSE_E13</a>&nbsp;&nbsp;&nbsp;0x00000020UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g4ec5d129d9366efd0491237a0b343f2f">GPIO_EM4WUCAUSE_EM4WUCAUSE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_GPIO_EM4WUCAUSE_EM4WUCAUSE_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g85119e1253e04bf487c10a92c2057742">GPIO_EM4WUCAUSE_EM4WUCAUSE_A0</a>&nbsp;&nbsp;&nbsp;(_GPIO_EM4WUCAUSE_EM4WUCAUSE_A0 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g43008d5337e350cd1ac2d742cabcb624">GPIO_EM4WUCAUSE_EM4WUCAUSE_A6</a>&nbsp;&nbsp;&nbsp;(_GPIO_EM4WUCAUSE_EM4WUCAUSE_A6 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g625d368e04cbcdbb9d3137179e471517">GPIO_EM4WUCAUSE_EM4WUCAUSE_C9</a>&nbsp;&nbsp;&nbsp;(_GPIO_EM4WUCAUSE_EM4WUCAUSE_C9 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gac3147206abe3eb717d81ea839357d74">GPIO_EM4WUCAUSE_EM4WUCAUSE_F1</a>&nbsp;&nbsp;&nbsp;(_GPIO_EM4WUCAUSE_EM4WUCAUSE_F1 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#gf890adf8e7f6ad85b6220d01d3d7a4e6">GPIO_EM4WUCAUSE_EM4WUCAUSE_F2</a>&nbsp;&nbsp;&nbsp;(_GPIO_EM4WUCAUSE_EM4WUCAUSE_F2 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__GPIO__BitFields.html#g725336672f8191f1ae8ac37f32911052">GPIO_EM4WUCAUSE_EM4WUCAUSE_E13</a>&nbsp;&nbsp;&nbsp;(_GPIO_EM4WUCAUSE_EM4WUCAUSE_E13 &lt;&lt; 0)</td></tr>

</table>
<hr><h2>Define Documentation</h2>
<a class="anchor" name="gefb3838e279d4c231f3c9c2f94c2af5f"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_CMD_EM4WUCLR_DEFAULT" ref="gefb3838e279d4c231f3c9c2f94c2af5f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_CMD_EM4WUCLR_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for GPIO_CMD 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01139">1139</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gc7501e704bd8448c3d8aef12a73dafd6"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_CMD_EM4WUCLR_MASK" ref="gc7501e704bd8448c3d8aef12a73dafd6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_CMD_EM4WUCLR_MASK&nbsp;&nbsp;&nbsp;0x1UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for GPIO_EM4WUCLR 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01138">1138</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g8d9da24c6891bd98f20fe3784aceb65c"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_CMD_EM4WUCLR_SHIFT" ref="g8d9da24c6891bd98f20fe3784aceb65c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_CMD_EM4WUCLR_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for GPIO_EM4WUCLR 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01137">1137</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g5bc04c59efb797fca0bf5d621580c031"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_CMD_MASK" ref="g5bc04c59efb797fca0bf5d621580c031" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_CMD_MASK&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for GPIO_CMD 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01135">1135</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g36234197bce516c96ac3c6bffa3dd1bf"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_CMD_RESETVALUE" ref="g36234197bce516c96ac3c6bffa3dd1bf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_CMD_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for GPIO_CMD 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01134">1134</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g717f77ac5ff114d4dc50b979e69da510"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_CTRL_EM4RET_DEFAULT" ref="g717f77ac5ff114d4dc50b979e69da510" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_CTRL_EM4RET_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for GPIO_CTRL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01130">1130</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g43aea9962b4f6f540084e15c0928f76c"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_CTRL_EM4RET_MASK" ref="g43aea9962b4f6f540084e15c0928f76c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_CTRL_EM4RET_MASK&nbsp;&nbsp;&nbsp;0x1UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for GPIO_EM4RET 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01129">1129</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g5665c6eff8fc4cb6010ae6d266f7ffea"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_CTRL_EM4RET_SHIFT" ref="g5665c6eff8fc4cb6010ae6d266f7ffea" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_CTRL_EM4RET_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for GPIO_EM4RET 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01128">1128</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g1ae03d65a6763ddc290ffa45554f0dd4"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_CTRL_MASK" ref="g1ae03d65a6763ddc290ffa45554f0dd4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_CTRL_MASK&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for GPIO_CTRL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01126">1126</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gfd14091431cb87c42411074acf851a6a"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_CTRL_RESETVALUE" ref="gfd14091431cb87c42411074acf851a6a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_CTRL_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for GPIO_CTRL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01125">1125</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g3404922e616e846583096004b371b7b9"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EM4WUCAUSE_EM4WUCAUSE_A0" ref="g3404922e616e846583096004b371b7b9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EM4WUCAUSE_EM4WUCAUSE_A0&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode A0 for GPIO_EM4WUCAUSE 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01188">1188</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="ge943977ac6112664645c5efcfa9cb5dd"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EM4WUCAUSE_EM4WUCAUSE_A6" ref="ge943977ac6112664645c5efcfa9cb5dd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EM4WUCAUSE_EM4WUCAUSE_A6&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode A6 for GPIO_EM4WUCAUSE 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01189">1189</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g591dd36a0978594ed80d4fa87240f2b0"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EM4WUCAUSE_EM4WUCAUSE_C9" ref="g591dd36a0978594ed80d4fa87240f2b0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EM4WUCAUSE_EM4WUCAUSE_C9&nbsp;&nbsp;&nbsp;0x00000004UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode C9 for GPIO_EM4WUCAUSE 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01190">1190</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="ge912ccd982b958c4e94f24188aa91357"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EM4WUCAUSE_EM4WUCAUSE_DEFAULT" ref="ge912ccd982b958c4e94f24188aa91357" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EM4WUCAUSE_EM4WUCAUSE_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for GPIO_EM4WUCAUSE 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01187">1187</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gb169dd6fedbdd102e8031007fc10f2b5"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EM4WUCAUSE_EM4WUCAUSE_E13" ref="gb169dd6fedbdd102e8031007fc10f2b5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EM4WUCAUSE_EM4WUCAUSE_E13&nbsp;&nbsp;&nbsp;0x00000020UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode E13 for GPIO_EM4WUCAUSE 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01193">1193</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g1132d11003186b387f1b3bf0788f597d"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EM4WUCAUSE_EM4WUCAUSE_F1" ref="g1132d11003186b387f1b3bf0788f597d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EM4WUCAUSE_EM4WUCAUSE_F1&nbsp;&nbsp;&nbsp;0x00000008UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode F1 for GPIO_EM4WUCAUSE 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01191">1191</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g0ed32433ddcb5307246998d69bf3154a"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EM4WUCAUSE_EM4WUCAUSE_F2" ref="g0ed32433ddcb5307246998d69bf3154a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EM4WUCAUSE_EM4WUCAUSE_F2&nbsp;&nbsp;&nbsp;0x00000010UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode F2 for GPIO_EM4WUCAUSE 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01192">1192</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g6d5775a04c153c564e51861d27f8e75c"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EM4WUCAUSE_EM4WUCAUSE_MASK" ref="g6d5775a04c153c564e51861d27f8e75c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EM4WUCAUSE_EM4WUCAUSE_MASK&nbsp;&nbsp;&nbsp;0x3FUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for GPIO_EM4WUCAUSE 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01186">1186</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g5899b90098f24391b4a841779c3ebb2c"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EM4WUCAUSE_EM4WUCAUSE_SHIFT" ref="g5899b90098f24391b4a841779c3ebb2c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EM4WUCAUSE_EM4WUCAUSE_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for GPIO_EM4WUCAUSE 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01185">1185</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gc2691ebd0f9573571c155692da9e9c04"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EM4WUCAUSE_MASK" ref="gc2691ebd0f9573571c155692da9e9c04" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EM4WUCAUSE_MASK&nbsp;&nbsp;&nbsp;0x0000003FUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for GPIO_EM4WUCAUSE 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01184">1184</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g4f9fc56faa583cacab35ef1e7f0e33b1"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EM4WUCAUSE_RESETVALUE" ref="g4f9fc56faa583cacab35ef1e7f0e33b1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EM4WUCAUSE_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for GPIO_EM4WUCAUSE 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01183">1183</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g1f4959b1c327ac7556e08920dcc8c641"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EM4WUEN_EM4WUEN_A0" ref="g1f4959b1c327ac7556e08920dcc8c641" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EM4WUEN_EM4WUEN_A0&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode A0 for GPIO_EM4WUEN 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01148">1148</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gd67ae2e774685aebd617b1ec9f18ace2"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EM4WUEN_EM4WUEN_A6" ref="gd67ae2e774685aebd617b1ec9f18ace2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EM4WUEN_EM4WUEN_A6&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode A6 for GPIO_EM4WUEN 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01149">1149</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g77889f5a50ff22390fabbe3e91be29cc"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EM4WUEN_EM4WUEN_C9" ref="g77889f5a50ff22390fabbe3e91be29cc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EM4WUEN_EM4WUEN_C9&nbsp;&nbsp;&nbsp;0x00000004UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode C9 for GPIO_EM4WUEN 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01150">1150</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g351df09f1e4420cd40b96e78156f4268"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EM4WUEN_EM4WUEN_DEFAULT" ref="g351df09f1e4420cd40b96e78156f4268" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EM4WUEN_EM4WUEN_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for GPIO_EM4WUEN 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01147">1147</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gf132b9d5d5a37bbd5e2562e1f78f3867"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EM4WUEN_EM4WUEN_E13" ref="gf132b9d5d5a37bbd5e2562e1f78f3867" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EM4WUEN_EM4WUEN_E13&nbsp;&nbsp;&nbsp;0x00000020UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode E13 for GPIO_EM4WUEN 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01153">1153</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g3f9645903532a5a33ddb7a8fa6ec6917"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EM4WUEN_EM4WUEN_F1" ref="g3f9645903532a5a33ddb7a8fa6ec6917" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EM4WUEN_EM4WUEN_F1&nbsp;&nbsp;&nbsp;0x00000008UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode F1 for GPIO_EM4WUEN 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01151">1151</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gf029d1d618fa44593e433a55865e6c92"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EM4WUEN_EM4WUEN_F2" ref="gf029d1d618fa44593e433a55865e6c92" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EM4WUEN_EM4WUEN_F2&nbsp;&nbsp;&nbsp;0x00000010UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode F2 for GPIO_EM4WUEN 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01152">1152</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g04f90b5a2ca29eb25b62dda4b8081498"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EM4WUEN_EM4WUEN_MASK" ref="g04f90b5a2ca29eb25b62dda4b8081498" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EM4WUEN_EM4WUEN_MASK&nbsp;&nbsp;&nbsp;0x3FUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for GPIO_EM4WUEN 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01146">1146</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gdfdf1d0a1a55489ddd1d39304d6375f9"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EM4WUEN_EM4WUEN_SHIFT" ref="gdfdf1d0a1a55489ddd1d39304d6375f9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EM4WUEN_EM4WUEN_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for GPIO_EM4WUEN 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01145">1145</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g6f1cbf4acc006854a0e5f7d03839c5ed"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EM4WUEN_MASK" ref="g6f1cbf4acc006854a0e5f7d03839c5ed" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EM4WUEN_MASK&nbsp;&nbsp;&nbsp;0x0000003FUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for GPIO_EM4WUEN 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01144">1144</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g7b8edcaaef92cba76b25d32946638a57"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EM4WUEN_RESETVALUE" ref="g7b8edcaaef92cba76b25d32946638a57" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EM4WUEN_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for GPIO_EM4WUEN 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01143">1143</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g0f975ef1a5ae9a8bf8576eb27d02ccb7"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EM4WUPOL_EM4WUPOL_A0" ref="g0f975ef1a5ae9a8bf8576eb27d02ccb7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EM4WUPOL_EM4WUPOL_A0&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode A0 for GPIO_EM4WUPOL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01168">1168</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g0b548281608e8cc9b1004f3cd736fbfa"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EM4WUPOL_EM4WUPOL_A6" ref="g0b548281608e8cc9b1004f3cd736fbfa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EM4WUPOL_EM4WUPOL_A6&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode A6 for GPIO_EM4WUPOL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01169">1169</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gde452b254816a65f9d60cfde3c30754e"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EM4WUPOL_EM4WUPOL_C9" ref="gde452b254816a65f9d60cfde3c30754e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EM4WUPOL_EM4WUPOL_C9&nbsp;&nbsp;&nbsp;0x00000004UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode C9 for GPIO_EM4WUPOL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01170">1170</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gbdca8f0a2754791e1b9cc2e836b49f6d"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EM4WUPOL_EM4WUPOL_DEFAULT" ref="gbdca8f0a2754791e1b9cc2e836b49f6d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EM4WUPOL_EM4WUPOL_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for GPIO_EM4WUPOL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01167">1167</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gc3e448fff47bad1a03c30990f1decac7"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EM4WUPOL_EM4WUPOL_E13" ref="gc3e448fff47bad1a03c30990f1decac7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EM4WUPOL_EM4WUPOL_E13&nbsp;&nbsp;&nbsp;0x00000020UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode E13 for GPIO_EM4WUPOL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01173">1173</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gb38561ad007d739ea34152b900096f0c"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EM4WUPOL_EM4WUPOL_F1" ref="gb38561ad007d739ea34152b900096f0c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EM4WUPOL_EM4WUPOL_F1&nbsp;&nbsp;&nbsp;0x00000008UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode F1 for GPIO_EM4WUPOL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01171">1171</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="ge51303976a7f62916f06cb47fe71c66e"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EM4WUPOL_EM4WUPOL_F2" ref="ge51303976a7f62916f06cb47fe71c66e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EM4WUPOL_EM4WUPOL_F2&nbsp;&nbsp;&nbsp;0x00000010UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode F2 for GPIO_EM4WUPOL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01172">1172</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g1e8daecfd2a0c639922c9d007f959eaa"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EM4WUPOL_EM4WUPOL_MASK" ref="g1e8daecfd2a0c639922c9d007f959eaa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EM4WUPOL_EM4WUPOL_MASK&nbsp;&nbsp;&nbsp;0x3FUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for GPIO_EM4WUPOL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01166">1166</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g9c58757de670a95021f24eb51523ab05"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EM4WUPOL_EM4WUPOL_SHIFT" ref="g9c58757de670a95021f24eb51523ab05" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EM4WUPOL_EM4WUPOL_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for GPIO_EM4WUPOL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01165">1165</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g18e4890b5c622fd01c2b09793d5a6339"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EM4WUPOL_MASK" ref="g18e4890b5c622fd01c2b09793d5a6339" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EM4WUPOL_MASK&nbsp;&nbsp;&nbsp;0x0000003FUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for GPIO_EM4WUPOL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01164">1164</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g59d3475e68a915e0cf3b686441a76519"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EM4WUPOL_RESETVALUE" ref="g59d3475e68a915e0cf3b686441a76519" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EM4WUPOL_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for GPIO_EM4WUPOL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01163">1163</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g2443d65cf6d2e7edd4c4ed809d382496"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIFALL_EXTIFALL_DEFAULT" ref="g2443d65cf6d2e7edd4c4ed809d382496" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIFALL_EXTIFALL_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for GPIO_EXTIFALL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00991">991</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g6d3aa9a1a7c6b1c18e31bfe18edf3d18"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIFALL_EXTIFALL_MASK" ref="g6d3aa9a1a7c6b1c18e31bfe18edf3d18" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIFALL_EXTIFALL_MASK&nbsp;&nbsp;&nbsp;0xFFFFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for GPIO_EXTIFALL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00990">990</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="ga19e48a9ea05367d0b27a02816953085"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIFALL_EXTIFALL_SHIFT" ref="ga19e48a9ea05367d0b27a02816953085" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIFALL_EXTIFALL_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for GPIO_EXTIFALL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00989">989</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gfdd67e2372464a7d2929fe36cbf43493"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIFALL_MASK" ref="gfdd67e2372464a7d2929fe36cbf43493" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIFALL_MASK&nbsp;&nbsp;&nbsp;0x0000FFFFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for GPIO_EXTIFALL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00988">988</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gf9f8043e850f961588fc3a826136c018"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIFALL_RESETVALUE" ref="gf9f8043e850f961588fc3a826136c018" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIFALL_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for GPIO_EXTIFALL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00987">987</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g07f48164a0ab4919270113af50c77b24"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELH_EXTIPSEL10_DEFAULT" ref="g07f48164a0ab4919270113af50c77b24" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL10_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for GPIO_EXTIPSELH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00883">883</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g943a29e7fb62d5b4ae87bfa29fe5669a"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELH_EXTIPSEL10_MASK" ref="g943a29e7fb62d5b4ae87bfa29fe5669a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL10_MASK&nbsp;&nbsp;&nbsp;0x700UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for GPIO_EXTIPSEL10 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00882">882</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g8899a949d6981b14535856de75f60f6d"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELH_EXTIPSEL10_PORTA" ref="g8899a949d6981b14535856de75f60f6d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL10_PORTA&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PORTA for GPIO_EXTIPSELH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00884">884</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g3e99fbc10039afb00873aa74b534a6be"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELH_EXTIPSEL10_PORTB" ref="g3e99fbc10039afb00873aa74b534a6be" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL10_PORTB&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PORTB for GPIO_EXTIPSELH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00885">885</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gdd6027cf8ffa1312cabec224f0c1c2ba"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELH_EXTIPSEL10_PORTC" ref="gdd6027cf8ffa1312cabec224f0c1c2ba" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL10_PORTC&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PORTC for GPIO_EXTIPSELH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00886">886</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g1761865b9c8e8d8aa2a39fbd2893d4ce"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELH_EXTIPSEL10_PORTD" ref="g1761865b9c8e8d8aa2a39fbd2893d4ce" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL10_PORTD&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PORTD for GPIO_EXTIPSELH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00887">887</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g2acff580a32c832aa255ce5c77098053"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELH_EXTIPSEL10_PORTE" ref="g2acff580a32c832aa255ce5c77098053" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL10_PORTE&nbsp;&nbsp;&nbsp;0x00000004UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PORTE for GPIO_EXTIPSELH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00888">888</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g161a25ea80797638af6ad1cfa9b41bec"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELH_EXTIPSEL10_PORTF" ref="g161a25ea80797638af6ad1cfa9b41bec" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL10_PORTF&nbsp;&nbsp;&nbsp;0x00000005UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PORTF for GPIO_EXTIPSELH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00889">889</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g9c0b84e82dd170d84eb0feb676e408d4"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELH_EXTIPSEL10_SHIFT" ref="g9c0b84e82dd170d84eb0feb676e408d4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL10_SHIFT&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for GPIO_EXTIPSEL10 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00881">881</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gf0330ec4c022acc09fb686da2e85509e"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELH_EXTIPSEL11_DEFAULT" ref="gf0330ec4c022acc09fb686da2e85509e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL11_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for GPIO_EXTIPSELH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00899">899</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g1486cc59f127c4ac00fd8aa2bc50a338"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELH_EXTIPSEL11_MASK" ref="g1486cc59f127c4ac00fd8aa2bc50a338" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL11_MASK&nbsp;&nbsp;&nbsp;0x7000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for GPIO_EXTIPSEL11 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00898">898</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g2b6bc8d9c16d6c19b08672cb4be6fa9a"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELH_EXTIPSEL11_PORTA" ref="g2b6bc8d9c16d6c19b08672cb4be6fa9a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL11_PORTA&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PORTA for GPIO_EXTIPSELH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00900">900</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g4b01ba89df5a75c4368306809ed102b7"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELH_EXTIPSEL11_PORTB" ref="g4b01ba89df5a75c4368306809ed102b7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL11_PORTB&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PORTB for GPIO_EXTIPSELH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00901">901</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g10c1eed8dfa8fae859de9d7a1c0971f1"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELH_EXTIPSEL11_PORTC" ref="g10c1eed8dfa8fae859de9d7a1c0971f1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL11_PORTC&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PORTC for GPIO_EXTIPSELH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00902">902</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g70efb238c819f94e91f3fe09de7dbd71"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELH_EXTIPSEL11_PORTD" ref="g70efb238c819f94e91f3fe09de7dbd71" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL11_PORTD&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PORTD for GPIO_EXTIPSELH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00903">903</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gf6db8dbe14ad6c5330d817f2604b9c61"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELH_EXTIPSEL11_PORTE" ref="gf6db8dbe14ad6c5330d817f2604b9c61" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL11_PORTE&nbsp;&nbsp;&nbsp;0x00000004UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PORTE for GPIO_EXTIPSELH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00904">904</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g285e9c8610b456e6aae5adc1f0f25b73"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELH_EXTIPSEL11_PORTF" ref="g285e9c8610b456e6aae5adc1f0f25b73" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL11_PORTF&nbsp;&nbsp;&nbsp;0x00000005UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PORTF for GPIO_EXTIPSELH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00905">905</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g51ee15e5957acb0f71d01e83a81bab7c"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELH_EXTIPSEL11_SHIFT" ref="g51ee15e5957acb0f71d01e83a81bab7c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL11_SHIFT&nbsp;&nbsp;&nbsp;12          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for GPIO_EXTIPSEL11 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00897">897</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g8c654ae22481d43ee87eabad05c88f1a"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELH_EXTIPSEL12_DEFAULT" ref="g8c654ae22481d43ee87eabad05c88f1a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL12_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for GPIO_EXTIPSELH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00915">915</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gcf069bed3670b7d175607cd71548e7e9"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELH_EXTIPSEL12_MASK" ref="gcf069bed3670b7d175607cd71548e7e9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL12_MASK&nbsp;&nbsp;&nbsp;0x70000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for GPIO_EXTIPSEL12 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00914">914</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gc8b282ee43e9696daf45e7cb3ce78223"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELH_EXTIPSEL12_PORTA" ref="gc8b282ee43e9696daf45e7cb3ce78223" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL12_PORTA&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PORTA for GPIO_EXTIPSELH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00916">916</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gfefb227f7b5b7d99aee0d7c831024b4e"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELH_EXTIPSEL12_PORTB" ref="gfefb227f7b5b7d99aee0d7c831024b4e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL12_PORTB&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PORTB for GPIO_EXTIPSELH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00917">917</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gcaef88bcfb624d8e3d42ad80f8726bd9"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELH_EXTIPSEL12_PORTC" ref="gcaef88bcfb624d8e3d42ad80f8726bd9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL12_PORTC&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PORTC for GPIO_EXTIPSELH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00918">918</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g2e2e2118f0f15657c01f2623120f2524"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELH_EXTIPSEL12_PORTD" ref="g2e2e2118f0f15657c01f2623120f2524" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL12_PORTD&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PORTD for GPIO_EXTIPSELH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00919">919</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g7027b7f8cd84b96682cee66344c9494a"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELH_EXTIPSEL12_PORTE" ref="g7027b7f8cd84b96682cee66344c9494a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL12_PORTE&nbsp;&nbsp;&nbsp;0x00000004UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PORTE for GPIO_EXTIPSELH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00920">920</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g819be6c2a622cd0989b53ca2a2a7caf5"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELH_EXTIPSEL12_PORTF" ref="g819be6c2a622cd0989b53ca2a2a7caf5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL12_PORTF&nbsp;&nbsp;&nbsp;0x00000005UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PORTF for GPIO_EXTIPSELH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00921">921</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g9560fb85af330ca9393128425065ff20"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELH_EXTIPSEL12_SHIFT" ref="g9560fb85af330ca9393128425065ff20" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL12_SHIFT&nbsp;&nbsp;&nbsp;16          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for GPIO_EXTIPSEL12 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00913">913</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g9fe6d60735a9153a74b88b9f19ef685b"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELH_EXTIPSEL13_DEFAULT" ref="g9fe6d60735a9153a74b88b9f19ef685b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL13_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for GPIO_EXTIPSELH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00931">931</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g0e00a50b7e3c147ddb8ad2e2cbbdcce3"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELH_EXTIPSEL13_MASK" ref="g0e00a50b7e3c147ddb8ad2e2cbbdcce3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL13_MASK&nbsp;&nbsp;&nbsp;0x700000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for GPIO_EXTIPSEL13 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00930">930</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="ge7a8ee366d75ae069e30c42eee82ab57"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELH_EXTIPSEL13_PORTA" ref="ge7a8ee366d75ae069e30c42eee82ab57" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL13_PORTA&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PORTA for GPIO_EXTIPSELH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00932">932</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g257e7ed725588d75231d45847abad8ef"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELH_EXTIPSEL13_PORTB" ref="g257e7ed725588d75231d45847abad8ef" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL13_PORTB&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PORTB for GPIO_EXTIPSELH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00933">933</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g324e9e4d657f255967855d9f3d28b123"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELH_EXTIPSEL13_PORTC" ref="g324e9e4d657f255967855d9f3d28b123" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL13_PORTC&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PORTC for GPIO_EXTIPSELH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00934">934</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g75367bee5ee09e4279f997d7fead05f9"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELH_EXTIPSEL13_PORTD" ref="g75367bee5ee09e4279f997d7fead05f9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL13_PORTD&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PORTD for GPIO_EXTIPSELH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00935">935</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g8b16f9b1bdc12085dfc9baa6c953ad46"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELH_EXTIPSEL13_PORTE" ref="g8b16f9b1bdc12085dfc9baa6c953ad46" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL13_PORTE&nbsp;&nbsp;&nbsp;0x00000004UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PORTE for GPIO_EXTIPSELH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00936">936</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gad27d6d25f73d82f87070265d263e645"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELH_EXTIPSEL13_PORTF" ref="gad27d6d25f73d82f87070265d263e645" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL13_PORTF&nbsp;&nbsp;&nbsp;0x00000005UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PORTF for GPIO_EXTIPSELH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00937">937</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gb273c4947cac4c93bf963eb6e7275635"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELH_EXTIPSEL13_SHIFT" ref="gb273c4947cac4c93bf963eb6e7275635" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL13_SHIFT&nbsp;&nbsp;&nbsp;20          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for GPIO_EXTIPSEL13 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00929">929</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gef9d5ffaa4db4b5054cb6a9687b46394"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELH_EXTIPSEL14_DEFAULT" ref="gef9d5ffaa4db4b5054cb6a9687b46394" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL14_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for GPIO_EXTIPSELH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00947">947</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gab1a129efb3db149a0e0c3a6087c6faa"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELH_EXTIPSEL14_MASK" ref="gab1a129efb3db149a0e0c3a6087c6faa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL14_MASK&nbsp;&nbsp;&nbsp;0x7000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for GPIO_EXTIPSEL14 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00946">946</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g1189d0f66ddca98717f07253195ebdd9"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELH_EXTIPSEL14_PORTA" ref="g1189d0f66ddca98717f07253195ebdd9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL14_PORTA&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PORTA for GPIO_EXTIPSELH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00948">948</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g515913fa8b64a829092e473d1955127f"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELH_EXTIPSEL14_PORTB" ref="g515913fa8b64a829092e473d1955127f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL14_PORTB&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PORTB for GPIO_EXTIPSELH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00949">949</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g54fc9d789e5fde311381a60843218136"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELH_EXTIPSEL14_PORTC" ref="g54fc9d789e5fde311381a60843218136" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL14_PORTC&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PORTC for GPIO_EXTIPSELH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00950">950</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g9b779346e2681c49177f2df372d619b0"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELH_EXTIPSEL14_PORTD" ref="g9b779346e2681c49177f2df372d619b0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL14_PORTD&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PORTD for GPIO_EXTIPSELH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00951">951</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gd31c47ed8a08cccc62b781da8608b723"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELH_EXTIPSEL14_PORTE" ref="gd31c47ed8a08cccc62b781da8608b723" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL14_PORTE&nbsp;&nbsp;&nbsp;0x00000004UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PORTE for GPIO_EXTIPSELH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00952">952</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gebb263d3d5af9172d6da2360e84c6700"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELH_EXTIPSEL14_PORTF" ref="gebb263d3d5af9172d6da2360e84c6700" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL14_PORTF&nbsp;&nbsp;&nbsp;0x00000005UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PORTF for GPIO_EXTIPSELH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00953">953</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gff864c2e6591613016ceefdc6d3b4a28"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELH_EXTIPSEL14_SHIFT" ref="gff864c2e6591613016ceefdc6d3b4a28" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL14_SHIFT&nbsp;&nbsp;&nbsp;24          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for GPIO_EXTIPSEL14 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00945">945</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g0742e5a200416ef1e939fcebe4d91846"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELH_EXTIPSEL15_DEFAULT" ref="g0742e5a200416ef1e939fcebe4d91846" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL15_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for GPIO_EXTIPSELH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00963">963</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="ga80772ee3ab143aa76dfc382b8fb2be1"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELH_EXTIPSEL15_MASK" ref="ga80772ee3ab143aa76dfc382b8fb2be1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL15_MASK&nbsp;&nbsp;&nbsp;0x70000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for GPIO_EXTIPSEL15 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00962">962</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gdf1f252dc9170c0a16eab0094b801d18"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELH_EXTIPSEL15_PORTA" ref="gdf1f252dc9170c0a16eab0094b801d18" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL15_PORTA&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PORTA for GPIO_EXTIPSELH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00964">964</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g2496fc6e7d7d7f907ff9993539618158"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELH_EXTIPSEL15_PORTB" ref="g2496fc6e7d7d7f907ff9993539618158" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL15_PORTB&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PORTB for GPIO_EXTIPSELH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00965">965</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gdbe183a21c970fc91c4b9c5d6f44afbd"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELH_EXTIPSEL15_PORTC" ref="gdbe183a21c970fc91c4b9c5d6f44afbd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL15_PORTC&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PORTC for GPIO_EXTIPSELH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00966">966</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gb1bda3bdf139c38cadc523603860bbc9"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELH_EXTIPSEL15_PORTD" ref="gb1bda3bdf139c38cadc523603860bbc9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL15_PORTD&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PORTD for GPIO_EXTIPSELH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00967">967</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gcee9becb82d7349763eaba939c1023ce"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELH_EXTIPSEL15_PORTE" ref="gcee9becb82d7349763eaba939c1023ce" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL15_PORTE&nbsp;&nbsp;&nbsp;0x00000004UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PORTE for GPIO_EXTIPSELH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00968">968</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g6018235f49a504ba07d213ca657f3fc9"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELH_EXTIPSEL15_PORTF" ref="g6018235f49a504ba07d213ca657f3fc9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL15_PORTF&nbsp;&nbsp;&nbsp;0x00000005UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PORTF for GPIO_EXTIPSELH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00969">969</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gaa05135baa233412a63bae5dcd6eec2f"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELH_EXTIPSEL15_SHIFT" ref="gaa05135baa233412a63bae5dcd6eec2f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL15_SHIFT&nbsp;&nbsp;&nbsp;28          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for GPIO_EXTIPSEL15 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00961">961</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g7daad6b21bdfa0cd0a427ab689221a40"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELH_EXTIPSEL8_DEFAULT" ref="g7daad6b21bdfa0cd0a427ab689221a40" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL8_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for GPIO_EXTIPSELH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00851">851</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gab9f723532f42eff71b8dba7aa1aa1c1"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELH_EXTIPSEL8_MASK" ref="gab9f723532f42eff71b8dba7aa1aa1c1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL8_MASK&nbsp;&nbsp;&nbsp;0x7UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for GPIO_EXTIPSEL8 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00850">850</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gf880577cf6003f8c8e71e23b3ff61678"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELH_EXTIPSEL8_PORTA" ref="gf880577cf6003f8c8e71e23b3ff61678" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL8_PORTA&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PORTA for GPIO_EXTIPSELH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00852">852</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g65f116b54f66f1257ad4f84921476114"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELH_EXTIPSEL8_PORTB" ref="g65f116b54f66f1257ad4f84921476114" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL8_PORTB&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PORTB for GPIO_EXTIPSELH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00853">853</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g1997c1e3a03e6e8fb9e3a99535952636"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELH_EXTIPSEL8_PORTC" ref="g1997c1e3a03e6e8fb9e3a99535952636" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL8_PORTC&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PORTC for GPIO_EXTIPSELH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00854">854</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g889ed5fe06abcf1d652847dee7dca552"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELH_EXTIPSEL8_PORTD" ref="g889ed5fe06abcf1d652847dee7dca552" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL8_PORTD&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PORTD for GPIO_EXTIPSELH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00855">855</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g05ca5239936f5600bac2b8d7793af99b"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELH_EXTIPSEL8_PORTE" ref="g05ca5239936f5600bac2b8d7793af99b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL8_PORTE&nbsp;&nbsp;&nbsp;0x00000004UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PORTE for GPIO_EXTIPSELH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00856">856</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g1fce5f814f83d0cea8727975cf2f5c26"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELH_EXTIPSEL8_PORTF" ref="g1fce5f814f83d0cea8727975cf2f5c26" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL8_PORTF&nbsp;&nbsp;&nbsp;0x00000005UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PORTF for GPIO_EXTIPSELH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00857">857</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g4d9897377b07a6c16f1a0681ed737a98"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELH_EXTIPSEL8_SHIFT" ref="g4d9897377b07a6c16f1a0681ed737a98" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL8_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for GPIO_EXTIPSEL8 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00849">849</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g91067fa99d1daa09b3e552c6b906edb9"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELH_EXTIPSEL9_DEFAULT" ref="g91067fa99d1daa09b3e552c6b906edb9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL9_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for GPIO_EXTIPSELH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00867">867</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g1be3bd7cb40cd9fb0c1b3e4f0e2804ca"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELH_EXTIPSEL9_MASK" ref="g1be3bd7cb40cd9fb0c1b3e4f0e2804ca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL9_MASK&nbsp;&nbsp;&nbsp;0x70UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for GPIO_EXTIPSEL9 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00866">866</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g06d4485ff3334e0ffa2eebe8fcf53f5d"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELH_EXTIPSEL9_PORTA" ref="g06d4485ff3334e0ffa2eebe8fcf53f5d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL9_PORTA&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PORTA for GPIO_EXTIPSELH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00868">868</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g1849ba7af40adb3e4997dd00351a7702"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELH_EXTIPSEL9_PORTB" ref="g1849ba7af40adb3e4997dd00351a7702" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL9_PORTB&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PORTB for GPIO_EXTIPSELH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00869">869</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g5156b35574c8c0756f860ac9ee9e8e97"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELH_EXTIPSEL9_PORTC" ref="g5156b35574c8c0756f860ac9ee9e8e97" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL9_PORTC&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PORTC for GPIO_EXTIPSELH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00870">870</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g0aef7fae132b9f09903ac089dd038271"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELH_EXTIPSEL9_PORTD" ref="g0aef7fae132b9f09903ac089dd038271" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL9_PORTD&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PORTD for GPIO_EXTIPSELH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00871">871</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g7b04c2642666216063007a6ee68f2a5e"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELH_EXTIPSEL9_PORTE" ref="g7b04c2642666216063007a6ee68f2a5e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL9_PORTE&nbsp;&nbsp;&nbsp;0x00000004UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PORTE for GPIO_EXTIPSELH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00872">872</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gea0559b578e217320692aa2b295dd8a5"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELH_EXTIPSEL9_PORTF" ref="gea0559b578e217320692aa2b295dd8a5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL9_PORTF&nbsp;&nbsp;&nbsp;0x00000005UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PORTF for GPIO_EXTIPSELH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00873">873</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g8c8479acade33861512677afd1d6a93b"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELH_EXTIPSEL9_SHIFT" ref="g8c8479acade33861512677afd1d6a93b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL9_SHIFT&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for GPIO_EXTIPSEL9 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00865">865</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="ge7d2a10c6635afe16abff757194917a5"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELH_MASK" ref="ge7d2a10c6635afe16abff757194917a5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_MASK&nbsp;&nbsp;&nbsp;0x77777777UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for GPIO_EXTIPSELH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00848">848</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g835c04b74340c773dbef3f1aff31280f"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELH_RESETVALUE" ref="g835c04b74340c773dbef3f1aff31280f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for GPIO_EXTIPSELH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00847">847</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gee29847394b0834f5dfcfd31cbc6d91d"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELL_EXTIPSEL0_DEFAULT" ref="gee29847394b0834f5dfcfd31cbc6d91d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL0_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for GPIO_EXTIPSELL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00719">719</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g2d3b08a7b482c5c8b0fe9323a8241bb6"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELL_EXTIPSEL0_MASK" ref="g2d3b08a7b482c5c8b0fe9323a8241bb6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL0_MASK&nbsp;&nbsp;&nbsp;0x7UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for GPIO_EXTIPSEL0 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00718">718</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g7f8106c8154a93f4b0188fdccaef410d"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELL_EXTIPSEL0_PORTA" ref="g7f8106c8154a93f4b0188fdccaef410d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL0_PORTA&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PORTA for GPIO_EXTIPSELL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00720">720</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g5548abe5fbfa3f302e79d4d6658fff1a"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELL_EXTIPSEL0_PORTB" ref="g5548abe5fbfa3f302e79d4d6658fff1a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL0_PORTB&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PORTB for GPIO_EXTIPSELL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00721">721</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g95a3a2673ce3ea42ae003ebd9707b4b3"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELL_EXTIPSEL0_PORTC" ref="g95a3a2673ce3ea42ae003ebd9707b4b3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL0_PORTC&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PORTC for GPIO_EXTIPSELL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00722">722</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g9b450ed88402827015191fe3919e918d"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELL_EXTIPSEL0_PORTD" ref="g9b450ed88402827015191fe3919e918d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL0_PORTD&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PORTD for GPIO_EXTIPSELL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00723">723</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g1ff2261d05140587a5d5131dd6f928d1"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELL_EXTIPSEL0_PORTE" ref="g1ff2261d05140587a5d5131dd6f928d1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL0_PORTE&nbsp;&nbsp;&nbsp;0x00000004UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PORTE for GPIO_EXTIPSELL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00724">724</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gb031369fb3c7e9b7b23ae8fc7e0f99ea"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELL_EXTIPSEL0_PORTF" ref="gb031369fb3c7e9b7b23ae8fc7e0f99ea" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL0_PORTF&nbsp;&nbsp;&nbsp;0x00000005UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PORTF for GPIO_EXTIPSELL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00725">725</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g67915d9ec05c0a78dbcdb92bb3f01c29"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELL_EXTIPSEL0_SHIFT" ref="g67915d9ec05c0a78dbcdb92bb3f01c29" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL0_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for GPIO_EXTIPSEL0 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00717">717</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g87e4afe3ea4bc3d2dc61ec4441515118"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELL_EXTIPSEL1_DEFAULT" ref="g87e4afe3ea4bc3d2dc61ec4441515118" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL1_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for GPIO_EXTIPSELL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00735">735</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g047e2297c99fdd92dc1a0638bf81158a"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELL_EXTIPSEL1_MASK" ref="g047e2297c99fdd92dc1a0638bf81158a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL1_MASK&nbsp;&nbsp;&nbsp;0x70UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for GPIO_EXTIPSEL1 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00734">734</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="ga2ab2918ccb54a6bf656ef072dd4f8d0"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELL_EXTIPSEL1_PORTA" ref="ga2ab2918ccb54a6bf656ef072dd4f8d0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL1_PORTA&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PORTA for GPIO_EXTIPSELL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00736">736</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gb184f7ae711e06ea48afdb974462d2a3"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELL_EXTIPSEL1_PORTB" ref="gb184f7ae711e06ea48afdb974462d2a3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL1_PORTB&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PORTB for GPIO_EXTIPSELL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00737">737</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gb6979c84ed6e827b4dec3355d92abb1e"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELL_EXTIPSEL1_PORTC" ref="gb6979c84ed6e827b4dec3355d92abb1e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL1_PORTC&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PORTC for GPIO_EXTIPSELL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00738">738</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g72c879cdf6e1883b1590229a2aa1c86c"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELL_EXTIPSEL1_PORTD" ref="g72c879cdf6e1883b1590229a2aa1c86c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL1_PORTD&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PORTD for GPIO_EXTIPSELL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00739">739</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g693207e2f2b51370fa6b82438ef244c7"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELL_EXTIPSEL1_PORTE" ref="g693207e2f2b51370fa6b82438ef244c7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL1_PORTE&nbsp;&nbsp;&nbsp;0x00000004UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PORTE for GPIO_EXTIPSELL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00740">740</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gee255218969297e52dee442483000ed2"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELL_EXTIPSEL1_PORTF" ref="gee255218969297e52dee442483000ed2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL1_PORTF&nbsp;&nbsp;&nbsp;0x00000005UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PORTF for GPIO_EXTIPSELL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00741">741</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g8153c4c39e17dfb0f504df6c2cd3f9b1"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELL_EXTIPSEL1_SHIFT" ref="g8153c4c39e17dfb0f504df6c2cd3f9b1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL1_SHIFT&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for GPIO_EXTIPSEL1 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00733">733</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g20f80fd0690c127e9f3686e2302138c6"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELL_EXTIPSEL2_DEFAULT" ref="g20f80fd0690c127e9f3686e2302138c6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL2_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for GPIO_EXTIPSELL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00751">751</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="ga478d8e8c823eac31430fb2415827443"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELL_EXTIPSEL2_MASK" ref="ga478d8e8c823eac31430fb2415827443" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL2_MASK&nbsp;&nbsp;&nbsp;0x700UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for GPIO_EXTIPSEL2 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00750">750</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gc886403235b040665b7e82e1ae3334d7"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELL_EXTIPSEL2_PORTA" ref="gc886403235b040665b7e82e1ae3334d7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL2_PORTA&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PORTA for GPIO_EXTIPSELL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00752">752</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gc5ae6bc58a34b5d98c252a856dd9890f"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELL_EXTIPSEL2_PORTB" ref="gc5ae6bc58a34b5d98c252a856dd9890f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL2_PORTB&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PORTB for GPIO_EXTIPSELL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00753">753</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g249bc183d0d8b5d10d5d29b3586578d5"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELL_EXTIPSEL2_PORTC" ref="g249bc183d0d8b5d10d5d29b3586578d5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL2_PORTC&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PORTC for GPIO_EXTIPSELL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00754">754</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g2936aa672aa94bfa90a563ad4e127869"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELL_EXTIPSEL2_PORTD" ref="g2936aa672aa94bfa90a563ad4e127869" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL2_PORTD&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PORTD for GPIO_EXTIPSELL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00755">755</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g0ac81295a9b839825b5574ba8edbbc58"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELL_EXTIPSEL2_PORTE" ref="g0ac81295a9b839825b5574ba8edbbc58" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL2_PORTE&nbsp;&nbsp;&nbsp;0x00000004UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PORTE for GPIO_EXTIPSELL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00756">756</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="ge2c715cd6a449277a58ae36899bec4bf"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELL_EXTIPSEL2_PORTF" ref="ge2c715cd6a449277a58ae36899bec4bf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL2_PORTF&nbsp;&nbsp;&nbsp;0x00000005UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PORTF for GPIO_EXTIPSELL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00757">757</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g787988a398cb715f6e3257771ee39ad2"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELL_EXTIPSEL2_SHIFT" ref="g787988a398cb715f6e3257771ee39ad2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL2_SHIFT&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for GPIO_EXTIPSEL2 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00749">749</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g644b9463f578d0f4ffc1dcb274cb3d37"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELL_EXTIPSEL3_DEFAULT" ref="g644b9463f578d0f4ffc1dcb274cb3d37" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL3_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for GPIO_EXTIPSELL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00767">767</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g61c1c29d4e3ca1c5253294f3ec62ee98"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELL_EXTIPSEL3_MASK" ref="g61c1c29d4e3ca1c5253294f3ec62ee98" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL3_MASK&nbsp;&nbsp;&nbsp;0x7000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for GPIO_EXTIPSEL3 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00766">766</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gc436e096b1ba9245b8a1701159d9db1f"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELL_EXTIPSEL3_PORTA" ref="gc436e096b1ba9245b8a1701159d9db1f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL3_PORTA&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PORTA for GPIO_EXTIPSELL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00768">768</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g194adec71d1be64ce17a2d0f18aaa6f4"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELL_EXTIPSEL3_PORTB" ref="g194adec71d1be64ce17a2d0f18aaa6f4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL3_PORTB&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PORTB for GPIO_EXTIPSELL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00769">769</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g8d676885047e458af1cda10d139d993d"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELL_EXTIPSEL3_PORTC" ref="g8d676885047e458af1cda10d139d993d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL3_PORTC&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PORTC for GPIO_EXTIPSELL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00770">770</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g27b03364daa20e2599b4fb72ff10796e"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELL_EXTIPSEL3_PORTD" ref="g27b03364daa20e2599b4fb72ff10796e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL3_PORTD&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PORTD for GPIO_EXTIPSELL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00771">771</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gfc704f5d0a33823dd13fc01f8570c012"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELL_EXTIPSEL3_PORTE" ref="gfc704f5d0a33823dd13fc01f8570c012" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL3_PORTE&nbsp;&nbsp;&nbsp;0x00000004UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PORTE for GPIO_EXTIPSELL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00772">772</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gdbecff1d992f2f01503c0cf903b1920f"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELL_EXTIPSEL3_PORTF" ref="gdbecff1d992f2f01503c0cf903b1920f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL3_PORTF&nbsp;&nbsp;&nbsp;0x00000005UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PORTF for GPIO_EXTIPSELL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00773">773</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="ge7cb697a07f7511c3b0821b4f616bb0d"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELL_EXTIPSEL3_SHIFT" ref="ge7cb697a07f7511c3b0821b4f616bb0d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL3_SHIFT&nbsp;&nbsp;&nbsp;12          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for GPIO_EXTIPSEL3 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00765">765</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g0a72e596c8480e6729a8822c37c81548"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELL_EXTIPSEL4_DEFAULT" ref="g0a72e596c8480e6729a8822c37c81548" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL4_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for GPIO_EXTIPSELL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00783">783</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g96dac2f387b205a24d3ba0d3fc755697"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELL_EXTIPSEL4_MASK" ref="g96dac2f387b205a24d3ba0d3fc755697" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL4_MASK&nbsp;&nbsp;&nbsp;0x70000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for GPIO_EXTIPSEL4 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00782">782</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g6b46c73e5af093fc44e80947a09496ef"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELL_EXTIPSEL4_PORTA" ref="g6b46c73e5af093fc44e80947a09496ef" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL4_PORTA&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PORTA for GPIO_EXTIPSELL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00784">784</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gb54984a31df03ec5dd73699134ce75d1"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELL_EXTIPSEL4_PORTB" ref="gb54984a31df03ec5dd73699134ce75d1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL4_PORTB&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PORTB for GPIO_EXTIPSELL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00785">785</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gb95365f372f37456ce7fb2ec76ff92ab"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELL_EXTIPSEL4_PORTC" ref="gb95365f372f37456ce7fb2ec76ff92ab" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL4_PORTC&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PORTC for GPIO_EXTIPSELL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00786">786</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gf1c4c3a28c4c22a4b36360c66a74a0b7"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELL_EXTIPSEL4_PORTD" ref="gf1c4c3a28c4c22a4b36360c66a74a0b7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL4_PORTD&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PORTD for GPIO_EXTIPSELL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00787">787</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gacb81f1d95f8243c6ce438d9effb60bd"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELL_EXTIPSEL4_PORTE" ref="gacb81f1d95f8243c6ce438d9effb60bd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL4_PORTE&nbsp;&nbsp;&nbsp;0x00000004UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PORTE for GPIO_EXTIPSELL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00788">788</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g369078297d3e7c28c012bfa1abc68f3b"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELL_EXTIPSEL4_PORTF" ref="g369078297d3e7c28c012bfa1abc68f3b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL4_PORTF&nbsp;&nbsp;&nbsp;0x00000005UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PORTF for GPIO_EXTIPSELL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00789">789</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g466950f5eaa66f024373ee70c6cffae6"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELL_EXTIPSEL4_SHIFT" ref="g466950f5eaa66f024373ee70c6cffae6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL4_SHIFT&nbsp;&nbsp;&nbsp;16          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for GPIO_EXTIPSEL4 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00781">781</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gbbbdbf02811bee44c38636b38878dd2d"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELL_EXTIPSEL5_DEFAULT" ref="gbbbdbf02811bee44c38636b38878dd2d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL5_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for GPIO_EXTIPSELL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00799">799</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gf8d2f5c73e70b0a9b9cd9db293898177"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELL_EXTIPSEL5_MASK" ref="gf8d2f5c73e70b0a9b9cd9db293898177" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL5_MASK&nbsp;&nbsp;&nbsp;0x700000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for GPIO_EXTIPSEL5 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00798">798</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g8e815737c6a629c22fad54e47f141e3d"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELL_EXTIPSEL5_PORTA" ref="g8e815737c6a629c22fad54e47f141e3d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL5_PORTA&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PORTA for GPIO_EXTIPSELL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00800">800</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g14758abe0f13ffb8716cd6469371d96e"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELL_EXTIPSEL5_PORTB" ref="g14758abe0f13ffb8716cd6469371d96e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL5_PORTB&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PORTB for GPIO_EXTIPSELL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00801">801</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g9059429bfb0850e38293ee65fe8f1b85"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELL_EXTIPSEL5_PORTC" ref="g9059429bfb0850e38293ee65fe8f1b85" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL5_PORTC&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PORTC for GPIO_EXTIPSELL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00802">802</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gf1ecb2fc096f96593b20d757c1f773da"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELL_EXTIPSEL5_PORTD" ref="gf1ecb2fc096f96593b20d757c1f773da" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL5_PORTD&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PORTD for GPIO_EXTIPSELL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00803">803</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gde6e0116a52048797501a031e048e460"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELL_EXTIPSEL5_PORTE" ref="gde6e0116a52048797501a031e048e460" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL5_PORTE&nbsp;&nbsp;&nbsp;0x00000004UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PORTE for GPIO_EXTIPSELL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00804">804</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g8587c4c69bb1d5fc4645efd4164cbdc4"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELL_EXTIPSEL5_PORTF" ref="g8587c4c69bb1d5fc4645efd4164cbdc4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL5_PORTF&nbsp;&nbsp;&nbsp;0x00000005UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PORTF for GPIO_EXTIPSELL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00805">805</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gf581ba60ab42a02c70f96c5bef1746d9"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELL_EXTIPSEL5_SHIFT" ref="gf581ba60ab42a02c70f96c5bef1746d9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL5_SHIFT&nbsp;&nbsp;&nbsp;20          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for GPIO_EXTIPSEL5 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00797">797</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g5347bfa0393dce6bc21a06e925bc088f"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELL_EXTIPSEL6_DEFAULT" ref="g5347bfa0393dce6bc21a06e925bc088f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL6_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for GPIO_EXTIPSELL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00815">815</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g1b434f12d72363bed03634eb9247fe7d"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELL_EXTIPSEL6_MASK" ref="g1b434f12d72363bed03634eb9247fe7d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL6_MASK&nbsp;&nbsp;&nbsp;0x7000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for GPIO_EXTIPSEL6 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00814">814</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g707c0775ad1d4a21b982e0bfd0b9c624"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELL_EXTIPSEL6_PORTA" ref="g707c0775ad1d4a21b982e0bfd0b9c624" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL6_PORTA&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PORTA for GPIO_EXTIPSELL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00816">816</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g7beb2553a7127a96242cd73e990344c6"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELL_EXTIPSEL6_PORTB" ref="g7beb2553a7127a96242cd73e990344c6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL6_PORTB&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PORTB for GPIO_EXTIPSELL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00817">817</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g8a35fbfdc36c61b300a73f58de412760"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELL_EXTIPSEL6_PORTC" ref="g8a35fbfdc36c61b300a73f58de412760" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL6_PORTC&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PORTC for GPIO_EXTIPSELL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00818">818</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="ge8c6aae1cced3a9df02788bc377486ce"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELL_EXTIPSEL6_PORTD" ref="ge8c6aae1cced3a9df02788bc377486ce" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL6_PORTD&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PORTD for GPIO_EXTIPSELL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00819">819</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gfb955246f14a1c8919b948f23b971d90"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELL_EXTIPSEL6_PORTE" ref="gfb955246f14a1c8919b948f23b971d90" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL6_PORTE&nbsp;&nbsp;&nbsp;0x00000004UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PORTE for GPIO_EXTIPSELL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00820">820</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g6cf669258059eb304b712d01b23976ed"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELL_EXTIPSEL6_PORTF" ref="g6cf669258059eb304b712d01b23976ed" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL6_PORTF&nbsp;&nbsp;&nbsp;0x00000005UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PORTF for GPIO_EXTIPSELL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00821">821</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g2712a3fcbc3fd22d065349a41ca2d22e"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELL_EXTIPSEL6_SHIFT" ref="g2712a3fcbc3fd22d065349a41ca2d22e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL6_SHIFT&nbsp;&nbsp;&nbsp;24          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for GPIO_EXTIPSEL6 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00813">813</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gf6fcae9122fd1400f8e020948f978d98"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELL_EXTIPSEL7_DEFAULT" ref="gf6fcae9122fd1400f8e020948f978d98" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL7_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for GPIO_EXTIPSELL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00831">831</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="ge75d6debe6d1c5378a28d77021b3df18"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELL_EXTIPSEL7_MASK" ref="ge75d6debe6d1c5378a28d77021b3df18" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL7_MASK&nbsp;&nbsp;&nbsp;0x70000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for GPIO_EXTIPSEL7 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00830">830</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="geeb3b66f96dfe90218218f4736c3408f"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELL_EXTIPSEL7_PORTA" ref="geeb3b66f96dfe90218218f4736c3408f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL7_PORTA&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PORTA for GPIO_EXTIPSELL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00832">832</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g64bb2c65d5728e9978b29abfd81c721e"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELL_EXTIPSEL7_PORTB" ref="g64bb2c65d5728e9978b29abfd81c721e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL7_PORTB&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PORTB for GPIO_EXTIPSELL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00833">833</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g1d5591a50b288de49740a7dd2174cc59"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELL_EXTIPSEL7_PORTC" ref="g1d5591a50b288de49740a7dd2174cc59" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL7_PORTC&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PORTC for GPIO_EXTIPSELL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00834">834</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g372d5ff5829a7e34f6669c0f1a874c08"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELL_EXTIPSEL7_PORTD" ref="g372d5ff5829a7e34f6669c0f1a874c08" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL7_PORTD&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PORTD for GPIO_EXTIPSELL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00835">835</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g028365d9818605aa8cca38ba5ff666cc"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELL_EXTIPSEL7_PORTE" ref="g028365d9818605aa8cca38ba5ff666cc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL7_PORTE&nbsp;&nbsp;&nbsp;0x00000004UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PORTE for GPIO_EXTIPSELL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00836">836</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g93361f23e77023e00e4ae4693e2e8afc"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELL_EXTIPSEL7_PORTF" ref="g93361f23e77023e00e4ae4693e2e8afc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL7_PORTF&nbsp;&nbsp;&nbsp;0x00000005UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PORTF for GPIO_EXTIPSELL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00837">837</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g00e7130cd407e9b2df4a3f682d8b2eeb"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELL_EXTIPSEL7_SHIFT" ref="g00e7130cd407e9b2df4a3f682d8b2eeb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL7_SHIFT&nbsp;&nbsp;&nbsp;28          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for GPIO_EXTIPSEL7 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00829">829</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gdb299aa28140cfa704c3b5f077af63c7"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELL_MASK" ref="gdb299aa28140cfa704c3b5f077af63c7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_MASK&nbsp;&nbsp;&nbsp;0x77777777UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for GPIO_EXTIPSELL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00716">716</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g451ce52b228555b6b3823215d799a740"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIPSELL_RESETVALUE" ref="g451ce52b228555b6b3823215d799a740" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for GPIO_EXTIPSELL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00715">715</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g71e165112702173e09446199a23ffe63"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIRISE_EXTIRISE_DEFAULT" ref="g71e165112702173e09446199a23ffe63" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIRISE_EXTIRISE_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for GPIO_EXTIRISE 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00983">983</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gb058ab0afcf6fc0bec2e0b0aa5a8d517"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIRISE_EXTIRISE_MASK" ref="gb058ab0afcf6fc0bec2e0b0aa5a8d517" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIRISE_EXTIRISE_MASK&nbsp;&nbsp;&nbsp;0xFFFFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for GPIO_EXTIRISE 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00982">982</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gfb3ddf07a5b7389ab8b265b86ca594e6"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIRISE_EXTIRISE_SHIFT" ref="gfb3ddf07a5b7389ab8b265b86ca594e6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIRISE_EXTIRISE_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for GPIO_EXTIRISE 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00981">981</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g6db7068dfcd30a12271d39a37e00f28e"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIRISE_MASK" ref="g6db7068dfcd30a12271d39a37e00f28e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIRISE_MASK&nbsp;&nbsp;&nbsp;0x0000FFFFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for GPIO_EXTIRISE 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00980">980</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g6aa674a3eac132f4b527070075c060c7"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_EXTIRISE_RESETVALUE" ref="g6aa674a3eac132f4b527070075c060c7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIRISE_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for GPIO_EXTIRISE 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00979">979</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="ga20803ef7994fff7bde873fac9e2f18f"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_IEN_EXT_DEFAULT" ref="ga20803ef7994fff7bde873fac9e2f18f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_IEN_EXT_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for GPIO_IEN 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00999">999</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g2e4ef6396f58119ace9c2465bf676cc6"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_IEN_EXT_MASK" ref="g2e4ef6396f58119ace9c2465bf676cc6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_IEN_EXT_MASK&nbsp;&nbsp;&nbsp;0xFFFFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for GPIO_EXT 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00998">998</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g330c78624ef038895931e2faa94b73fd"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_IEN_EXT_SHIFT" ref="g330c78624ef038895931e2faa94b73fd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_IEN_EXT_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for GPIO_EXT 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00997">997</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="geb14c6b84fc8d0b582d6f90854824fc6"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_IEN_MASK" ref="geb14c6b84fc8d0b582d6f90854824fc6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_IEN_MASK&nbsp;&nbsp;&nbsp;0x0000FFFFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for GPIO_IEN 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00996">996</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g3a26a2be94822435e7e03a0b8904f258"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_IEN_RESETVALUE" ref="g3a26a2be94822435e7e03a0b8904f258" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_IEN_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for GPIO_IEN 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00995">995</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gbcecd7986f5380990ba22b0c06a401fe"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_IF_EXT_DEFAULT" ref="gbcecd7986f5380990ba22b0c06a401fe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_IF_EXT_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for GPIO_IF 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01007">1007</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g4b73490bf3c949e862bb271c2bdbfecb"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_IF_EXT_MASK" ref="g4b73490bf3c949e862bb271c2bdbfecb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_IF_EXT_MASK&nbsp;&nbsp;&nbsp;0xFFFFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for GPIO_EXT 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01006">1006</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g8efbda320bf5d2cafc76c22eba73e7cc"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_IF_EXT_SHIFT" ref="g8efbda320bf5d2cafc76c22eba73e7cc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_IF_EXT_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for GPIO_EXT 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01005">1005</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gf00eee7af4b6ea6a69da0b7a5a82fb49"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_IF_MASK" ref="gf00eee7af4b6ea6a69da0b7a5a82fb49" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_IF_MASK&nbsp;&nbsp;&nbsp;0x0000FFFFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for GPIO_IF 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01004">1004</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g3d616d1f78d767b1c7851507d4e66982"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_IF_RESETVALUE" ref="g3d616d1f78d767b1c7851507d4e66982" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_IF_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for GPIO_IF 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01003">1003</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g821f329c2dcd3d645c935198cbc00dc3"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_IFC_EXT_DEFAULT" ref="g821f329c2dcd3d645c935198cbc00dc3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_IFC_EXT_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for GPIO_IFC 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01023">1023</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g5685dcb090720fe3e7b46037baa50c48"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_IFC_EXT_MASK" ref="g5685dcb090720fe3e7b46037baa50c48" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_IFC_EXT_MASK&nbsp;&nbsp;&nbsp;0xFFFFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for GPIO_EXT 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01022">1022</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g3677df084b6f80c7ba7bd0f2f32e48de"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_IFC_EXT_SHIFT" ref="g3677df084b6f80c7ba7bd0f2f32e48de" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_IFC_EXT_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for GPIO_EXT 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01021">1021</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g103ce6b912de5050c7413c0e8476b1fc"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_IFC_MASK" ref="g103ce6b912de5050c7413c0e8476b1fc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_IFC_MASK&nbsp;&nbsp;&nbsp;0x0000FFFFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for GPIO_IFC 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01020">1020</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="ge0df662703f899b743234f24961912d5"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_IFC_RESETVALUE" ref="ge0df662703f899b743234f24961912d5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_IFC_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for GPIO_IFC 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01019">1019</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g1e3504af375c5fe69623a3f43d872297"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_IFS_EXT_DEFAULT" ref="g1e3504af375c5fe69623a3f43d872297" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_IFS_EXT_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for GPIO_IFS 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01015">1015</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g73879c97ef2e59dd6bc535c50a923aea"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_IFS_EXT_MASK" ref="g73879c97ef2e59dd6bc535c50a923aea" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_IFS_EXT_MASK&nbsp;&nbsp;&nbsp;0xFFFFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for GPIO_EXT 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01014">1014</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g78eca0e6ece6653ce74c8d19448c01f3"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_IFS_EXT_SHIFT" ref="g78eca0e6ece6653ce74c8d19448c01f3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_IFS_EXT_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for GPIO_EXT 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01013">1013</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g33ad5c8120358e5aaa51d008ff359a1b"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_IFS_MASK" ref="g33ad5c8120358e5aaa51d008ff359a1b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_IFS_MASK&nbsp;&nbsp;&nbsp;0x0000FFFFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for GPIO_IFS 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01012">1012</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g17ce93a8bdcb35c8e550a005c4438468"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_IFS_RESETVALUE" ref="g17ce93a8bdcb35c8e550a005c4438468" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_IFS_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for GPIO_IFS 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01011">1011</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g7809e8a11c8144be0af8b2813b32e4be"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_INSENSE_INT_DEFAULT" ref="g7809e8a11c8144be0af8b2813b32e4be" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_INSENSE_INT_DEFAULT&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for GPIO_INSENSE 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01100">1100</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gb225c23f563ce6efe8f30615c68792c3"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_INSENSE_INT_MASK" ref="gb225c23f563ce6efe8f30615c68792c3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_INSENSE_INT_MASK&nbsp;&nbsp;&nbsp;0x1UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for GPIO_INT 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01099">1099</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g2cbd55881cf846d0397c127715360e32"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_INSENSE_INT_SHIFT" ref="g2cbd55881cf846d0397c127715360e32" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_INSENSE_INT_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for GPIO_INT 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01098">1098</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g6abc9aefbb2d9ff1729fefcb4f61fc40"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_INSENSE_MASK" ref="g6abc9aefbb2d9ff1729fefcb4f61fc40" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_INSENSE_MASK&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for GPIO_INSENSE 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01096">1096</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g7374e7dce1929b37338be82319487e00"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_INSENSE_PRS_DEFAULT" ref="g7374e7dce1929b37338be82319487e00" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_INSENSE_PRS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for GPIO_INSENSE 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01105">1105</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gf094540a1003806c3daa8a94bce61e0b"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_INSENSE_PRS_MASK" ref="gf094540a1003806c3daa8a94bce61e0b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_INSENSE_PRS_MASK&nbsp;&nbsp;&nbsp;0x2UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for GPIO_PRS 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01104">1104</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gdb79618713a5a0376d03495dd74d38cd"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_INSENSE_PRS_SHIFT" ref="gdb79618713a5a0376d03495dd74d38cd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_INSENSE_PRS_SHIFT&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for GPIO_PRS 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01103">1103</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gb9bfa9a055c58ba5c42a965cf5e4d371"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_INSENSE_RESETVALUE" ref="gb9bfa9a055c58ba5c42a965cf5e4d371" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_INSENSE_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for GPIO_INSENSE 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01095">1095</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g8fd3c3b558b06fb90e04655ebce0252e"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_LOCK_LOCKKEY_DEFAULT" ref="g8fd3c3b558b06fb90e04655ebce0252e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_LOCK_LOCKKEY_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for GPIO_LOCK 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01113">1113</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g953469b48eff51fffdbe4e0461d46772"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_LOCK_LOCKKEY_LOCK" ref="g953469b48eff51fffdbe4e0461d46772" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_LOCK_LOCKKEY_LOCK&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOCK for GPIO_LOCK 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01114">1114</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gd1d8fe731c52e5864384778961aec6cd"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_LOCK_LOCKKEY_LOCKED" ref="gd1d8fe731c52e5864384778961aec6cd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_LOCK_LOCKKEY_LOCKED&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOCKED for GPIO_LOCK 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01116">1116</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g6aabeee3dda9e6fca77081b2fd1a22d9"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_LOCK_LOCKKEY_MASK" ref="g6aabeee3dda9e6fca77081b2fd1a22d9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_LOCK_LOCKKEY_MASK&nbsp;&nbsp;&nbsp;0xFFFFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for GPIO_LOCKKEY 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01112">1112</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g6b909dee8954403ae94d3b32c88f4e8c"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_LOCK_LOCKKEY_SHIFT" ref="g6b909dee8954403ae94d3b32c88f4e8c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_LOCK_LOCKKEY_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for GPIO_LOCKKEY 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01111">1111</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g403ad841f2f383d1a6e00e5f45f5f529"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_LOCK_LOCKKEY_UNLOCK" ref="g403ad841f2f383d1a6e00e5f45f5f529" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_LOCK_LOCKKEY_UNLOCK&nbsp;&nbsp;&nbsp;0x0000A534UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode UNLOCK for GPIO_LOCK 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01117">1117</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g9110b724acb679ead32a17b49c0ddf6d"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_LOCK_LOCKKEY_UNLOCKED" ref="g9110b724acb679ead32a17b49c0ddf6d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_LOCK_LOCKKEY_UNLOCKED&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode UNLOCKED for GPIO_LOCK 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01115">1115</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gb9ec00a084c22d8a9af42da0bda2f93c"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_LOCK_MASK" ref="gb9ec00a084c22d8a9af42da0bda2f93c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_LOCK_MASK&nbsp;&nbsp;&nbsp;0x0000FFFFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for GPIO_LOCK 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01110">1110</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g0f3add17ac4a2c4efd2beb084e312c5a"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_LOCK_RESETVALUE" ref="g0f3add17ac4a2c4efd2beb084e312c5a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_LOCK_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for GPIO_LOCK 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01109">1109</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g3acf44864bb5d377d20bb71be3d614ef"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_CTRL_DRIVEMODE_DEFAULT" ref="g3acf44864bb5d377d20bb71be3d614ef" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_CTRL_DRIVEMODE_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for GPIO_P_CTRL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00071">71</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g987ea4a9b33bbe5b84594606ab52cae4"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_CTRL_DRIVEMODE_HIGH" ref="g987ea4a9b33bbe5b84594606ab52cae4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_CTRL_DRIVEMODE_HIGH&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode HIGH for GPIO_P_CTRL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00074">74</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g40826b199e82e2f6edddb6718cec3519"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_CTRL_DRIVEMODE_LOW" ref="g40826b199e82e2f6edddb6718cec3519" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_CTRL_DRIVEMODE_LOW&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOW for GPIO_P_CTRL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00075">75</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g373dd68b7b152d21c45de138b341f3c1"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_CTRL_DRIVEMODE_LOWEST" ref="g373dd68b7b152d21c45de138b341f3c1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_CTRL_DRIVEMODE_LOWEST&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOWEST for GPIO_P_CTRL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00073">73</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g634fae31ba22af888c0b26c9f452a559"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_CTRL_DRIVEMODE_MASK" ref="g634fae31ba22af888c0b26c9f452a559" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_CTRL_DRIVEMODE_MASK&nbsp;&nbsp;&nbsp;0x3UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for GPIO_DRIVEMODE 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00070">70</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gf15659194606e9c0fee88052979b6c86"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_CTRL_DRIVEMODE_SHIFT" ref="gf15659194606e9c0fee88052979b6c86" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_CTRL_DRIVEMODE_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for GPIO_DRIVEMODE 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00069">69</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gcc678717e344dffcf516e8cb4f01418a"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_CTRL_DRIVEMODE_STANDARD" ref="gcc678717e344dffcf516e8cb4f01418a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_CTRL_DRIVEMODE_STANDARD&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode STANDARD for GPIO_P_CTRL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00072">72</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g3d76a876f21ac5234687c4ec41b482ed"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_CTRL_MASK" ref="g3d76a876f21ac5234687c4ec41b482ed" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_CTRL_MASK&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for GPIO_P_CTRL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00068">68</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gf616736ce9780d2762e52da4a473eb88"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_CTRL_RESETVALUE" ref="gf616736ce9780d2762e52da4a473eb88" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_CTRL_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for GPIO_P_CTRL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00067">67</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="ga1fbb6ede5379a8fe2041a351db96b17"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_DIN_DIN_DEFAULT" ref="ga1fbb6ede5379a8fe2041a351db96b17" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_DIN_DIN_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for GPIO_P_DIN 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00703">703</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g216ec380b15bd10fef35e37abefac250"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_DIN_DIN_MASK" ref="g216ec380b15bd10fef35e37abefac250" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_DIN_DIN_MASK&nbsp;&nbsp;&nbsp;0xFFFFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for GPIO_DIN 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00702">702</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gc94bd3562f50553d3ff5eabe7f102541"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_DIN_DIN_SHIFT" ref="gc94bd3562f50553d3ff5eabe7f102541" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_DIN_DIN_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for GPIO_DIN 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00701">701</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g60ad1f76aca7eec0cb3b5da000d41b2f"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_DIN_MASK" ref="g60ad1f76aca7eec0cb3b5da000d41b2f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_DIN_MASK&nbsp;&nbsp;&nbsp;0x0000FFFFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for GPIO_P_DIN 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00700">700</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g0f43e44a05e912277d2fa697ad4412ab"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_DIN_RESETVALUE" ref="g0f43e44a05e912277d2fa697ad4412ab" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_DIN_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for GPIO_P_DIN 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00699">699</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g43e578d55a8caa07568f937c544d468e"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_DOUT_DOUT_DEFAULT" ref="g43e578d55a8caa07568f937c544d468e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_DOUT_DOUT_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for GPIO_P_DOUT 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00671">671</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g77a8bfa72ffc57f44cd8bca58c95cab2"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_DOUT_DOUT_MASK" ref="g77a8bfa72ffc57f44cd8bca58c95cab2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_DOUT_DOUT_MASK&nbsp;&nbsp;&nbsp;0xFFFFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for GPIO_DOUT 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00670">670</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gad3f7562d895bf7a0c369bca4bf6ca7f"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_DOUT_DOUT_SHIFT" ref="gad3f7562d895bf7a0c369bca4bf6ca7f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_DOUT_DOUT_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for GPIO_DOUT 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00669">669</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g927b9e60e35335ef340eb22320b8d512"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_DOUT_MASK" ref="g927b9e60e35335ef340eb22320b8d512" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_DOUT_MASK&nbsp;&nbsp;&nbsp;0x0000FFFFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for GPIO_P_DOUT 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00668">668</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gdde9a5965dfc3193f57b7f26c3c24ffc"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_DOUT_RESETVALUE" ref="gdde9a5965dfc3193f57b7f26c3c24ffc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_DOUT_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for GPIO_P_DOUT 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00667">667</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gd2fb67c9cd3834cb8c4f05d064c15d90"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_DOUTCLR_DOUTCLR_DEFAULT" ref="gd2fb67c9cd3834cb8c4f05d064c15d90" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_DOUTCLR_DOUTCLR_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for GPIO_P_DOUTCLR 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00687">687</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g96e379491e41c0b799621bf09e46ec16"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_DOUTCLR_DOUTCLR_MASK" ref="g96e379491e41c0b799621bf09e46ec16" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_DOUTCLR_DOUTCLR_MASK&nbsp;&nbsp;&nbsp;0xFFFFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for GPIO_DOUTCLR 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00686">686</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g9f5edd46b1fd6a883b72e213c0e22e43"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_DOUTCLR_DOUTCLR_SHIFT" ref="g9f5edd46b1fd6a883b72e213c0e22e43" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_DOUTCLR_DOUTCLR_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for GPIO_DOUTCLR 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00685">685</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gc266e9909e8d5036f11b0ad85da8fab6"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_DOUTCLR_MASK" ref="gc266e9909e8d5036f11b0ad85da8fab6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_DOUTCLR_MASK&nbsp;&nbsp;&nbsp;0x0000FFFFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for GPIO_P_DOUTCLR 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00684">684</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g89d994f1ebc1aa344eb0cd85a2e62293"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_DOUTCLR_RESETVALUE" ref="g89d994f1ebc1aa344eb0cd85a2e62293" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_DOUTCLR_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for GPIO_P_DOUTCLR 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00683">683</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g875c29706a23599f3804d2163ed7a05e"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_DOUTSET_DOUTSET_DEFAULT" ref="g875c29706a23599f3804d2163ed7a05e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_DOUTSET_DOUTSET_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for GPIO_P_DOUTSET 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00679">679</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g96d0ed5957dbfd9c21a364dada9db78e"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_DOUTSET_DOUTSET_MASK" ref="g96d0ed5957dbfd9c21a364dada9db78e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_DOUTSET_DOUTSET_MASK&nbsp;&nbsp;&nbsp;0xFFFFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for GPIO_DOUTSET 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00678">678</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g4044b729b5d81bedc49a4bf043ad8f9e"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_DOUTSET_DOUTSET_SHIFT" ref="g4044b729b5d81bedc49a4bf043ad8f9e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_DOUTSET_DOUTSET_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for GPIO_DOUTSET 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00677">677</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gbaecf86cc8e347237f745203045136b7"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_DOUTSET_MASK" ref="gbaecf86cc8e347237f745203045136b7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_DOUTSET_MASK&nbsp;&nbsp;&nbsp;0x0000FFFFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for GPIO_P_DOUTSET 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00676">676</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g4a154aa4c113c14ec80d3a78bf3b983a"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_DOUTSET_RESETVALUE" ref="g4a154aa4c113c14ec80d3a78bf3b983a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_DOUTSET_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for GPIO_P_DOUTSET 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00675">675</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="ge3e3c7476755e6c52026c88a37e11942"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_DOUTTGL_DOUTTGL_DEFAULT" ref="ge3e3c7476755e6c52026c88a37e11942" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_DOUTTGL_DOUTTGL_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for GPIO_P_DOUTTGL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00695">695</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g88d4fc8f2fd98b7dec162768b41109f2"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_DOUTTGL_DOUTTGL_MASK" ref="g88d4fc8f2fd98b7dec162768b41109f2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_DOUTTGL_DOUTTGL_MASK&nbsp;&nbsp;&nbsp;0xFFFFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for GPIO_DOUTTGL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00694">694</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g077cb9377175bc475764e522e7b6ed16"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_DOUTTGL_DOUTTGL_SHIFT" ref="g077cb9377175bc475764e522e7b6ed16" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_DOUTTGL_DOUTTGL_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for GPIO_DOUTTGL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00693">693</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="ge07d5bf7703e23cc12f571619be193b6"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_DOUTTGL_MASK" ref="ge07d5bf7703e23cc12f571619be193b6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_DOUTTGL_MASK&nbsp;&nbsp;&nbsp;0x0000FFFFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for GPIO_P_DOUTTGL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00692">692</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g64a91492cf628f5c7bc123eb4588a8a9"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_DOUTTGL_RESETVALUE" ref="g64a91492cf628f5c7bc123eb4588a8a9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_DOUTTGL_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for GPIO_P_DOUTTGL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00691">691</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g603940ddc9dae4d7fdff2dc079b87b4e"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MASK" ref="g603940ddc9dae4d7fdff2dc079b87b4e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MASK&nbsp;&nbsp;&nbsp;0xFFFFFFFFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00376">376</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gb966c4af509448d231b36db2bbaa8110"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE10_DEFAULT" ref="gb966c4af509448d231b36db2bbaa8110" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE10_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00451">451</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g97dcca63c7c65e06ada0bce65428054e"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE10_DISABLED" ref="g97dcca63c7c65e06ada0bce65428054e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE10_DISABLED&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DISABLED for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00452">452</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g00400674a21d9a2c7b3feb43a3f398f1"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE10_INPUT" ref="g00400674a21d9a2c7b3feb43a3f398f1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE10_INPUT&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode INPUT for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00453">453</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g44a470eb7ffb2d93e8548b34dce97006"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE10_INPUTPULL" ref="g44a470eb7ffb2d93e8548b34dce97006" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE10_INPUTPULL&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode INPUTPULL for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00454">454</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gf89f4f8cfaea6b3c95fd0adbc59fff00"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE10_INPUTPULLFILTER" ref="gf89f4f8cfaea6b3c95fd0adbc59fff00" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE10_INPUTPULLFILTER&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode INPUTPULLFILTER for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00455">455</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g9455e36d139457d49d986f10a953be41"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE10_MASK" ref="g9455e36d139457d49d986f10a953be41" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE10_MASK&nbsp;&nbsp;&nbsp;0xF00UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for GPIO_MODE10 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00450">450</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g19102fe5f42ea71a36ed47e207a9286b"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE10_PUSHPULL" ref="g19102fe5f42ea71a36ed47e207a9286b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE10_PUSHPULL&nbsp;&nbsp;&nbsp;0x00000004UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PUSHPULL for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00456">456</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g8e9b2ed908609624366330f06deee090"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE10_PUSHPULLDRIVE" ref="g8e9b2ed908609624366330f06deee090" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE10_PUSHPULLDRIVE&nbsp;&nbsp;&nbsp;0x00000005UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PUSHPULLDRIVE for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00457">457</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g4fde62b9e1cd841206879b74f6be35e1"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE10_SHIFT" ref="g4fde62b9e1cd841206879b74f6be35e1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE10_SHIFT&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for GPIO_MODE10 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00449">449</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gb52c18552e09b1751fba05b4e2915858"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE10_WIREDAND" ref="gb52c18552e09b1751fba05b4e2915858" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE10_WIREDAND&nbsp;&nbsp;&nbsp;0x00000008UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDAND for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00460">460</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g162d4861022b112f1d3f93f89173e8f8"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE10_WIREDANDDRIVE" ref="g162d4861022b112f1d3f93f89173e8f8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE10_WIREDANDDRIVE&nbsp;&nbsp;&nbsp;0x0000000CUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDANDDRIVE for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00464">464</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g0795e9e4a1f0dd603c8afaf5b185dd81"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE10_WIREDANDDRIVEFILTER" ref="g0795e9e4a1f0dd603c8afaf5b185dd81" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE10_WIREDANDDRIVEFILTER&nbsp;&nbsp;&nbsp;0x0000000DUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDANDDRIVEFILTER for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00465">465</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g49ebd515d1eb33e6c7d7e585a5324a96"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE10_WIREDANDDRIVEPULLUP" ref="g49ebd515d1eb33e6c7d7e585a5324a96" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE10_WIREDANDDRIVEPULLUP&nbsp;&nbsp;&nbsp;0x0000000EUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDANDDRIVEPULLUP for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00466">466</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gbd9c9e7295e7d3bdb65a3a6211119e93"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE10_WIREDANDDRIVEPULLUPFILTER" ref="gbd9c9e7295e7d3bdb65a3a6211119e93" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE10_WIREDANDDRIVEPULLUPFILTER&nbsp;&nbsp;&nbsp;0x0000000FUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDANDDRIVEPULLUPFILTER for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00467">467</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gb5b21922e1fda5f0f2b8b7294ce87842"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE10_WIREDANDFILTER" ref="gb5b21922e1fda5f0f2b8b7294ce87842" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE10_WIREDANDFILTER&nbsp;&nbsp;&nbsp;0x00000009UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDANDFILTER for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00461">461</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g2296803b4d1d632ccc7cc464660d75f3"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE10_WIREDANDPULLUP" ref="g2296803b4d1d632ccc7cc464660d75f3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE10_WIREDANDPULLUP&nbsp;&nbsp;&nbsp;0x0000000AUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDANDPULLUP for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00462">462</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="ga97b5a64ec96ab551aba44e289ac5b60"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE10_WIREDANDPULLUPFILTER" ref="ga97b5a64ec96ab551aba44e289ac5b60" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE10_WIREDANDPULLUPFILTER&nbsp;&nbsp;&nbsp;0x0000000BUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDANDPULLUPFILTER for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00463">463</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g6fc2f092d04671c094584ba5812d6c2f"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE10_WIREDOR" ref="g6fc2f092d04671c094584ba5812d6c2f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE10_WIREDOR&nbsp;&nbsp;&nbsp;0x00000006UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDOR for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00458">458</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g4db83dad815e1e1ae098645162f704c8"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE10_WIREDORPULLDOWN" ref="g4db83dad815e1e1ae098645162f704c8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE10_WIREDORPULLDOWN&nbsp;&nbsp;&nbsp;0x00000007UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDORPULLDOWN for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00459">459</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gaa01c5aa51b83829b625619a48d15763"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE11_DEFAULT" ref="gaa01c5aa51b83829b625619a48d15763" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE11_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00487">487</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="ge72ee73b7c8f7894ccb9f4f2472f8224"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE11_DISABLED" ref="ge72ee73b7c8f7894ccb9f4f2472f8224" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE11_DISABLED&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DISABLED for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00488">488</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g88e52ed12baa1f1ec6d3ad8aa8d95957"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE11_INPUT" ref="g88e52ed12baa1f1ec6d3ad8aa8d95957" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE11_INPUT&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode INPUT for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00489">489</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g2799c7e7d32aacdd764c1428d1b8f38d"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE11_INPUTPULL" ref="g2799c7e7d32aacdd764c1428d1b8f38d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE11_INPUTPULL&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode INPUTPULL for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00490">490</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g95606a5c9c553dc7e94b1baef75bb02d"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE11_INPUTPULLFILTER" ref="g95606a5c9c553dc7e94b1baef75bb02d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE11_INPUTPULLFILTER&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode INPUTPULLFILTER for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00491">491</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g79aac0429bd5885ba505ffbee86df608"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE11_MASK" ref="g79aac0429bd5885ba505ffbee86df608" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE11_MASK&nbsp;&nbsp;&nbsp;0xF000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for GPIO_MODE11 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00486">486</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g87b3d7fc61f100318ecec5c6d1ccc4a8"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE11_PUSHPULL" ref="g87b3d7fc61f100318ecec5c6d1ccc4a8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE11_PUSHPULL&nbsp;&nbsp;&nbsp;0x00000004UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PUSHPULL for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00492">492</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="ga93eb6a2882404d6ba30e62205c54165"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE11_PUSHPULLDRIVE" ref="ga93eb6a2882404d6ba30e62205c54165" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE11_PUSHPULLDRIVE&nbsp;&nbsp;&nbsp;0x00000005UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PUSHPULLDRIVE for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00493">493</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g518245b01f3884421db838636b12caf7"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE11_SHIFT" ref="g518245b01f3884421db838636b12caf7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE11_SHIFT&nbsp;&nbsp;&nbsp;12          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for GPIO_MODE11 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00485">485</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g2559807e1e32f4e8429c71037117fc2a"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE11_WIREDAND" ref="g2559807e1e32f4e8429c71037117fc2a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE11_WIREDAND&nbsp;&nbsp;&nbsp;0x00000008UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDAND for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00496">496</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g79e328606a0d6789ccdf96b059b1ff1a"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE11_WIREDANDDRIVE" ref="g79e328606a0d6789ccdf96b059b1ff1a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE11_WIREDANDDRIVE&nbsp;&nbsp;&nbsp;0x0000000CUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDANDDRIVE for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00500">500</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g3f654a129bdb14c3244d1ef718a1e4a8"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE11_WIREDANDDRIVEFILTER" ref="g3f654a129bdb14c3244d1ef718a1e4a8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE11_WIREDANDDRIVEFILTER&nbsp;&nbsp;&nbsp;0x0000000DUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDANDDRIVEFILTER for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00501">501</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gda4e9eeaae7956aa80c6a35f2d79b0e5"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE11_WIREDANDDRIVEPULLUP" ref="gda4e9eeaae7956aa80c6a35f2d79b0e5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE11_WIREDANDDRIVEPULLUP&nbsp;&nbsp;&nbsp;0x0000000EUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDANDDRIVEPULLUP for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00502">502</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g560af7c2b8efb53217246acb34c30394"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE11_WIREDANDDRIVEPULLUPFILTER" ref="g560af7c2b8efb53217246acb34c30394" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE11_WIREDANDDRIVEPULLUPFILTER&nbsp;&nbsp;&nbsp;0x0000000FUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDANDDRIVEPULLUPFILTER for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00503">503</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g0a103b5915d8ae1614e7eb97d7abbe23"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE11_WIREDANDFILTER" ref="g0a103b5915d8ae1614e7eb97d7abbe23" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE11_WIREDANDFILTER&nbsp;&nbsp;&nbsp;0x00000009UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDANDFILTER for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00497">497</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g653292ed3cb6603c331348f9cbc29fc5"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE11_WIREDANDPULLUP" ref="g653292ed3cb6603c331348f9cbc29fc5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE11_WIREDANDPULLUP&nbsp;&nbsp;&nbsp;0x0000000AUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDANDPULLUP for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00498">498</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g862ae7421bf76b340e370f69804031f8"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE11_WIREDANDPULLUPFILTER" ref="g862ae7421bf76b340e370f69804031f8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE11_WIREDANDPULLUPFILTER&nbsp;&nbsp;&nbsp;0x0000000BUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDANDPULLUPFILTER for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00499">499</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g754e2cda6d853191b3b34ac861e019c4"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE11_WIREDOR" ref="g754e2cda6d853191b3b34ac861e019c4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE11_WIREDOR&nbsp;&nbsp;&nbsp;0x00000006UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDOR for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00494">494</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gc51c3f9d90a57888d35b0cc152f5f40e"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE11_WIREDORPULLDOWN" ref="gc51c3f9d90a57888d35b0cc152f5f40e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE11_WIREDORPULLDOWN&nbsp;&nbsp;&nbsp;0x00000007UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDORPULLDOWN for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00495">495</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g5b2967fe5024db1ac99cd5d34a3b9de4"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE12_DEFAULT" ref="g5b2967fe5024db1ac99cd5d34a3b9de4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE12_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00523">523</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gb89353c2a95c5838242482278f5c2517"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE12_DISABLED" ref="gb89353c2a95c5838242482278f5c2517" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE12_DISABLED&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DISABLED for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00524">524</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g9ae9dda4464267b36a01193836383299"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE12_INPUT" ref="g9ae9dda4464267b36a01193836383299" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE12_INPUT&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode INPUT for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00525">525</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g27d71256f80312e431ecba0377c3e477"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE12_INPUTPULL" ref="g27d71256f80312e431ecba0377c3e477" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE12_INPUTPULL&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode INPUTPULL for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00526">526</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g7ba78b0afe5830ceeb171ccbdd952f9f"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE12_INPUTPULLFILTER" ref="g7ba78b0afe5830ceeb171ccbdd952f9f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE12_INPUTPULLFILTER&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode INPUTPULLFILTER for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00527">527</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g7d4d72a28d0b40a6685dbcb41a5a0daa"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE12_MASK" ref="g7d4d72a28d0b40a6685dbcb41a5a0daa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE12_MASK&nbsp;&nbsp;&nbsp;0xF0000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for GPIO_MODE12 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00522">522</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gc95bd4b773a6560e02643f3cdc00ecdd"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE12_PUSHPULL" ref="gc95bd4b773a6560e02643f3cdc00ecdd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE12_PUSHPULL&nbsp;&nbsp;&nbsp;0x00000004UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PUSHPULL for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00528">528</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g6b5b74355395e538d761ba9ae88905de"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE12_PUSHPULLDRIVE" ref="g6b5b74355395e538d761ba9ae88905de" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE12_PUSHPULLDRIVE&nbsp;&nbsp;&nbsp;0x00000005UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PUSHPULLDRIVE for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00529">529</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g9150068b0bf3916ba762272c7927e231"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE12_SHIFT" ref="g9150068b0bf3916ba762272c7927e231" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE12_SHIFT&nbsp;&nbsp;&nbsp;16          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for GPIO_MODE12 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00521">521</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="ga84e2ffa445a367a9c6a617b8009f676"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE12_WIREDAND" ref="ga84e2ffa445a367a9c6a617b8009f676" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE12_WIREDAND&nbsp;&nbsp;&nbsp;0x00000008UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDAND for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00532">532</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g8ada490fb760bec42588d88637a1f92a"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE12_WIREDANDDRIVE" ref="g8ada490fb760bec42588d88637a1f92a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE12_WIREDANDDRIVE&nbsp;&nbsp;&nbsp;0x0000000CUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDANDDRIVE for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00536">536</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gadbc38539e39e48571fff60831f2c299"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE12_WIREDANDDRIVEFILTER" ref="gadbc38539e39e48571fff60831f2c299" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE12_WIREDANDDRIVEFILTER&nbsp;&nbsp;&nbsp;0x0000000DUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDANDDRIVEFILTER for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00537">537</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g74e7f4854ff0df4d19eb7deadc770570"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE12_WIREDANDDRIVEPULLUP" ref="g74e7f4854ff0df4d19eb7deadc770570" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE12_WIREDANDDRIVEPULLUP&nbsp;&nbsp;&nbsp;0x0000000EUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDANDDRIVEPULLUP for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00538">538</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g34f13a7464755144eca1152a81d5d32a"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE12_WIREDANDDRIVEPULLUPFILTER" ref="g34f13a7464755144eca1152a81d5d32a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE12_WIREDANDDRIVEPULLUPFILTER&nbsp;&nbsp;&nbsp;0x0000000FUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDANDDRIVEPULLUPFILTER for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00539">539</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g27182d67debafb451c1e5546e090aec3"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE12_WIREDANDFILTER" ref="g27182d67debafb451c1e5546e090aec3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE12_WIREDANDFILTER&nbsp;&nbsp;&nbsp;0x00000009UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDANDFILTER for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00533">533</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g285f71bb114673d05f127d41805a9532"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE12_WIREDANDPULLUP" ref="g285f71bb114673d05f127d41805a9532" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE12_WIREDANDPULLUP&nbsp;&nbsp;&nbsp;0x0000000AUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDANDPULLUP for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00534">534</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g700926bd10787b33c069d45980a9e0de"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE12_WIREDANDPULLUPFILTER" ref="g700926bd10787b33c069d45980a9e0de" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE12_WIREDANDPULLUPFILTER&nbsp;&nbsp;&nbsp;0x0000000BUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDANDPULLUPFILTER for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00535">535</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g159a95d8f43ce310205512420eadee3f"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE12_WIREDOR" ref="g159a95d8f43ce310205512420eadee3f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE12_WIREDOR&nbsp;&nbsp;&nbsp;0x00000006UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDOR for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00530">530</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gdd3addb609f18a1e39f51bcaad4be74d"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE12_WIREDORPULLDOWN" ref="gdd3addb609f18a1e39f51bcaad4be74d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE12_WIREDORPULLDOWN&nbsp;&nbsp;&nbsp;0x00000007UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDORPULLDOWN for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00531">531</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g6bed743d3e11a66c6c9b7188b80f4823"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE13_DEFAULT" ref="g6bed743d3e11a66c6c9b7188b80f4823" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE13_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00559">559</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g7ca6ee56e4818146d6f740997fb0bec0"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE13_DISABLED" ref="g7ca6ee56e4818146d6f740997fb0bec0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE13_DISABLED&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DISABLED for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00560">560</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g833016eb8cad1f44fe6d82a558ed2673"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE13_INPUT" ref="g833016eb8cad1f44fe6d82a558ed2673" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE13_INPUT&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode INPUT for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00561">561</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gb6c8202ece40cd4d3f33df98fd8e6084"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE13_INPUTPULL" ref="gb6c8202ece40cd4d3f33df98fd8e6084" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE13_INPUTPULL&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode INPUTPULL for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00562">562</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g512f595d0d27f26ce73a689d00ca279f"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE13_INPUTPULLFILTER" ref="g512f595d0d27f26ce73a689d00ca279f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE13_INPUTPULLFILTER&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode INPUTPULLFILTER for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00563">563</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g237285aa086ea6a216dead15f24b9bee"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE13_MASK" ref="g237285aa086ea6a216dead15f24b9bee" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE13_MASK&nbsp;&nbsp;&nbsp;0xF00000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for GPIO_MODE13 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00558">558</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="ga3a2a784de04bb4af1aa846562d90e68"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE13_PUSHPULL" ref="ga3a2a784de04bb4af1aa846562d90e68" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE13_PUSHPULL&nbsp;&nbsp;&nbsp;0x00000004UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PUSHPULL for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00564">564</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gbd9ed816ec9e7a6af8eee29ad8e0dba1"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE13_PUSHPULLDRIVE" ref="gbd9ed816ec9e7a6af8eee29ad8e0dba1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE13_PUSHPULLDRIVE&nbsp;&nbsp;&nbsp;0x00000005UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PUSHPULLDRIVE for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00565">565</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="ga846e304f30ecd764fdf481939cae9ca"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE13_SHIFT" ref="ga846e304f30ecd764fdf481939cae9ca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE13_SHIFT&nbsp;&nbsp;&nbsp;20          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for GPIO_MODE13 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00557">557</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g45699178512b7263399e82a8191139a4"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE13_WIREDAND" ref="g45699178512b7263399e82a8191139a4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE13_WIREDAND&nbsp;&nbsp;&nbsp;0x00000008UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDAND for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00568">568</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g8aa57cc740dc3ec28c2bbbcccd1e22ff"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE13_WIREDANDDRIVE" ref="g8aa57cc740dc3ec28c2bbbcccd1e22ff" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE13_WIREDANDDRIVE&nbsp;&nbsp;&nbsp;0x0000000CUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDANDDRIVE for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00572">572</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g6cdb1a2564dcb35dd821eb7f1692c59c"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE13_WIREDANDDRIVEFILTER" ref="g6cdb1a2564dcb35dd821eb7f1692c59c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE13_WIREDANDDRIVEFILTER&nbsp;&nbsp;&nbsp;0x0000000DUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDANDDRIVEFILTER for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00573">573</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g10d3146e8e64df49a1391024433cf9e5"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE13_WIREDANDDRIVEPULLUP" ref="g10d3146e8e64df49a1391024433cf9e5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE13_WIREDANDDRIVEPULLUP&nbsp;&nbsp;&nbsp;0x0000000EUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDANDDRIVEPULLUP for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00574">574</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="ga3cc7dd28fd72fb6de9209a530d56eb0"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE13_WIREDANDDRIVEPULLUPFILTER" ref="ga3cc7dd28fd72fb6de9209a530d56eb0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE13_WIREDANDDRIVEPULLUPFILTER&nbsp;&nbsp;&nbsp;0x0000000FUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDANDDRIVEPULLUPFILTER for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00575">575</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="ged413f5ecb1bd54c880a28c4a39e4d7c"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE13_WIREDANDFILTER" ref="ged413f5ecb1bd54c880a28c4a39e4d7c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE13_WIREDANDFILTER&nbsp;&nbsp;&nbsp;0x00000009UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDANDFILTER for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00569">569</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gb3f58157f5917f810ca45a38eeb2d937"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE13_WIREDANDPULLUP" ref="gb3f58157f5917f810ca45a38eeb2d937" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE13_WIREDANDPULLUP&nbsp;&nbsp;&nbsp;0x0000000AUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDANDPULLUP for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00570">570</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g08cd573ac46e83f8647bdbb892447ef4"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE13_WIREDANDPULLUPFILTER" ref="g08cd573ac46e83f8647bdbb892447ef4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE13_WIREDANDPULLUPFILTER&nbsp;&nbsp;&nbsp;0x0000000BUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDANDPULLUPFILTER for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00571">571</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gaa57a9854c2b8c1b64c74a5a74418e52"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE13_WIREDOR" ref="gaa57a9854c2b8c1b64c74a5a74418e52" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE13_WIREDOR&nbsp;&nbsp;&nbsp;0x00000006UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDOR for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00566">566</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g54e312aebd93d6ad4fda3cf3c814afe3"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE13_WIREDORPULLDOWN" ref="g54e312aebd93d6ad4fda3cf3c814afe3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE13_WIREDORPULLDOWN&nbsp;&nbsp;&nbsp;0x00000007UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDORPULLDOWN for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00567">567</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gaf530d5798eb74f9e340ea400d37c4c5"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE14_DEFAULT" ref="gaf530d5798eb74f9e340ea400d37c4c5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE14_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00595">595</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gec09de3335b1143e3c23c8260ba34f2b"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE14_DISABLED" ref="gec09de3335b1143e3c23c8260ba34f2b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE14_DISABLED&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DISABLED for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00596">596</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g4d46cf568ad55bb0198df212ab51b2ad"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE14_INPUT" ref="g4d46cf568ad55bb0198df212ab51b2ad" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE14_INPUT&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode INPUT for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00597">597</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g039f0f6f5bc49f0374b9953066f2935a"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE14_INPUTPULL" ref="g039f0f6f5bc49f0374b9953066f2935a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE14_INPUTPULL&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode INPUTPULL for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00598">598</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gf0d7dc83713e3d8e96eded2d75945103"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE14_INPUTPULLFILTER" ref="gf0d7dc83713e3d8e96eded2d75945103" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE14_INPUTPULLFILTER&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode INPUTPULLFILTER for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00599">599</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="ge41576f207050029e3d07b627d61fc71"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE14_MASK" ref="ge41576f207050029e3d07b627d61fc71" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE14_MASK&nbsp;&nbsp;&nbsp;0xF000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for GPIO_MODE14 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00594">594</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gd2ae68ecd4feab15b9910ca05340fc07"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE14_PUSHPULL" ref="gd2ae68ecd4feab15b9910ca05340fc07" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE14_PUSHPULL&nbsp;&nbsp;&nbsp;0x00000004UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PUSHPULL for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00600">600</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g82758106519b42233fa74669abf0b9f7"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE14_PUSHPULLDRIVE" ref="g82758106519b42233fa74669abf0b9f7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE14_PUSHPULLDRIVE&nbsp;&nbsp;&nbsp;0x00000005UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PUSHPULLDRIVE for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00601">601</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gb2bf1993caec78d163df6bc5bc1bb640"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE14_SHIFT" ref="gb2bf1993caec78d163df6bc5bc1bb640" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE14_SHIFT&nbsp;&nbsp;&nbsp;24          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for GPIO_MODE14 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00593">593</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g72323b657df2c8b16a690aef2c25d970"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE14_WIREDAND" ref="g72323b657df2c8b16a690aef2c25d970" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE14_WIREDAND&nbsp;&nbsp;&nbsp;0x00000008UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDAND for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00604">604</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g3469c00a867efc4c3841aab4e9bf84b0"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE14_WIREDANDDRIVE" ref="g3469c00a867efc4c3841aab4e9bf84b0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE14_WIREDANDDRIVE&nbsp;&nbsp;&nbsp;0x0000000CUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDANDDRIVE for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00608">608</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g39bac21d9a762a2d294959edf590ffdc"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE14_WIREDANDDRIVEFILTER" ref="g39bac21d9a762a2d294959edf590ffdc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE14_WIREDANDDRIVEFILTER&nbsp;&nbsp;&nbsp;0x0000000DUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDANDDRIVEFILTER for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00609">609</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gd0bef09ca35f1dff5e2a5ad1e06c4e49"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE14_WIREDANDDRIVEPULLUP" ref="gd0bef09ca35f1dff5e2a5ad1e06c4e49" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE14_WIREDANDDRIVEPULLUP&nbsp;&nbsp;&nbsp;0x0000000EUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDANDDRIVEPULLUP for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00610">610</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g428235abf2947acd48926eec790bcfd9"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE14_WIREDANDDRIVEPULLUPFILTER" ref="g428235abf2947acd48926eec790bcfd9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE14_WIREDANDDRIVEPULLUPFILTER&nbsp;&nbsp;&nbsp;0x0000000FUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDANDDRIVEPULLUPFILTER for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00611">611</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g95d3ca8db8c7dda4761ed47292d5a8fb"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE14_WIREDANDFILTER" ref="g95d3ca8db8c7dda4761ed47292d5a8fb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE14_WIREDANDFILTER&nbsp;&nbsp;&nbsp;0x00000009UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDANDFILTER for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00605">605</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g2f62d7b6a007282b3cb80efe98165df3"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE14_WIREDANDPULLUP" ref="g2f62d7b6a007282b3cb80efe98165df3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE14_WIREDANDPULLUP&nbsp;&nbsp;&nbsp;0x0000000AUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDANDPULLUP for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00606">606</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="geb9dfbe6a2d10d86aac45bcd9482e0b9"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE14_WIREDANDPULLUPFILTER" ref="geb9dfbe6a2d10d86aac45bcd9482e0b9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE14_WIREDANDPULLUPFILTER&nbsp;&nbsp;&nbsp;0x0000000BUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDANDPULLUPFILTER for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00607">607</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g2bb4a2b1aae7e07560bfa20352c00ed1"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE14_WIREDOR" ref="g2bb4a2b1aae7e07560bfa20352c00ed1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE14_WIREDOR&nbsp;&nbsp;&nbsp;0x00000006UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDOR for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00602">602</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g1c33339f66cb76651948d38cdcaeb0b8"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE14_WIREDORPULLDOWN" ref="g1c33339f66cb76651948d38cdcaeb0b8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE14_WIREDORPULLDOWN&nbsp;&nbsp;&nbsp;0x00000007UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDORPULLDOWN for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00603">603</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g6d94bd18b1ebe6b344bb9f6e5e80cc8f"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE15_DEFAULT" ref="g6d94bd18b1ebe6b344bb9f6e5e80cc8f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE15_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00631">631</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g173edc75a8aa8e57d29b5847e7f9f620"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE15_DISABLED" ref="g173edc75a8aa8e57d29b5847e7f9f620" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE15_DISABLED&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DISABLED for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00632">632</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g1b71e43781b7089e3a56eda444b7dbb3"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE15_INPUT" ref="g1b71e43781b7089e3a56eda444b7dbb3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE15_INPUT&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode INPUT for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00633">633</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g1a3c8f8d97c52a9df9a18d881f3d494f"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE15_INPUTPULL" ref="g1a3c8f8d97c52a9df9a18d881f3d494f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE15_INPUTPULL&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode INPUTPULL for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00634">634</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g6a553787786e8ece75746347adc40b44"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE15_INPUTPULLFILTER" ref="g6a553787786e8ece75746347adc40b44" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE15_INPUTPULLFILTER&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode INPUTPULLFILTER for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00635">635</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="geb8d2b433d7435fdf1442928958a119e"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE15_MASK" ref="geb8d2b433d7435fdf1442928958a119e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE15_MASK&nbsp;&nbsp;&nbsp;0xF0000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for GPIO_MODE15 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00630">630</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gec2771e35fc19ced2416b8169150c290"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE15_PUSHPULL" ref="gec2771e35fc19ced2416b8169150c290" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE15_PUSHPULL&nbsp;&nbsp;&nbsp;0x00000004UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PUSHPULL for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00636">636</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="ga879acfb5058a9c715497138d189ebe0"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE15_PUSHPULLDRIVE" ref="ga879acfb5058a9c715497138d189ebe0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE15_PUSHPULLDRIVE&nbsp;&nbsp;&nbsp;0x00000005UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PUSHPULLDRIVE for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00637">637</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g46b8eb9fd92fb2010c88911918fced1c"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE15_SHIFT" ref="g46b8eb9fd92fb2010c88911918fced1c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE15_SHIFT&nbsp;&nbsp;&nbsp;28          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for GPIO_MODE15 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00629">629</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gddc108b06c790ce092f800814aa3899a"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE15_WIREDAND" ref="gddc108b06c790ce092f800814aa3899a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE15_WIREDAND&nbsp;&nbsp;&nbsp;0x00000008UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDAND for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00640">640</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gfd8a89734fa31ba5ba779f07bcc9a543"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE15_WIREDANDDRIVE" ref="gfd8a89734fa31ba5ba779f07bcc9a543" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE15_WIREDANDDRIVE&nbsp;&nbsp;&nbsp;0x0000000CUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDANDDRIVE for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00644">644</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g5b7dbef03d30c5179f86eb98aae08dcb"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE15_WIREDANDDRIVEFILTER" ref="g5b7dbef03d30c5179f86eb98aae08dcb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE15_WIREDANDDRIVEFILTER&nbsp;&nbsp;&nbsp;0x0000000DUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDANDDRIVEFILTER for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00645">645</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="ga2c4cfb845abfb53b5889c881567500b"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE15_WIREDANDDRIVEPULLUP" ref="ga2c4cfb845abfb53b5889c881567500b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE15_WIREDANDDRIVEPULLUP&nbsp;&nbsp;&nbsp;0x0000000EUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDANDDRIVEPULLUP for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00646">646</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gc1ef217ca32f4963505a4c235f24d1e8"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE15_WIREDANDDRIVEPULLUPFILTER" ref="gc1ef217ca32f4963505a4c235f24d1e8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE15_WIREDANDDRIVEPULLUPFILTER&nbsp;&nbsp;&nbsp;0x0000000FUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDANDDRIVEPULLUPFILTER for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00647">647</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g2444b7319f7a878404ede466e2ae6c04"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE15_WIREDANDFILTER" ref="g2444b7319f7a878404ede466e2ae6c04" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE15_WIREDANDFILTER&nbsp;&nbsp;&nbsp;0x00000009UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDANDFILTER for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00641">641</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gc3fe989ee68a0cea63fac0ccfac57a4b"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE15_WIREDANDPULLUP" ref="gc3fe989ee68a0cea63fac0ccfac57a4b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE15_WIREDANDPULLUP&nbsp;&nbsp;&nbsp;0x0000000AUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDANDPULLUP for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00642">642</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g3e5fc6a40838bd1a420b3e0a6b27b300"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE15_WIREDANDPULLUPFILTER" ref="g3e5fc6a40838bd1a420b3e0a6b27b300" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE15_WIREDANDPULLUPFILTER&nbsp;&nbsp;&nbsp;0x0000000BUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDANDPULLUPFILTER for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00643">643</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g9bc195e4b8823602dfcc6ef69d614f0f"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE15_WIREDOR" ref="g9bc195e4b8823602dfcc6ef69d614f0f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE15_WIREDOR&nbsp;&nbsp;&nbsp;0x00000006UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDOR for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00638">638</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gb8f79dad8822ea59687ff01f83b9d030"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE15_WIREDORPULLDOWN" ref="gb8f79dad8822ea59687ff01f83b9d030" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE15_WIREDORPULLDOWN&nbsp;&nbsp;&nbsp;0x00000007UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDORPULLDOWN for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00639">639</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="ga941ecabae98ce86aff0df7026b34a76"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE8_DEFAULT" ref="ga941ecabae98ce86aff0df7026b34a76" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE8_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00379">379</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="ged5f9bfc0cf27ec842cd6a349b8c87f4"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE8_DISABLED" ref="ged5f9bfc0cf27ec842cd6a349b8c87f4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE8_DISABLED&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DISABLED for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00380">380</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g7cb757eeb7ea29c1a39b7cdec12e9cb5"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE8_INPUT" ref="g7cb757eeb7ea29c1a39b7cdec12e9cb5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE8_INPUT&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode INPUT for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00381">381</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g28f4ab9266f73aea2cdfa9245f1ef717"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE8_INPUTPULL" ref="g28f4ab9266f73aea2cdfa9245f1ef717" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE8_INPUTPULL&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode INPUTPULL for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00382">382</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g68b2da72bf03f4f25a9abc83d605831d"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE8_INPUTPULLFILTER" ref="g68b2da72bf03f4f25a9abc83d605831d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE8_INPUTPULLFILTER&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode INPUTPULLFILTER for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00383">383</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g7757a7c7327e150db3a415e3ddbc6fac"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE8_MASK" ref="g7757a7c7327e150db3a415e3ddbc6fac" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE8_MASK&nbsp;&nbsp;&nbsp;0xFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for GPIO_MODE8 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00378">378</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="ge56e188fc33386cb496c35e0d53ff050"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE8_PUSHPULL" ref="ge56e188fc33386cb496c35e0d53ff050" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE8_PUSHPULL&nbsp;&nbsp;&nbsp;0x00000004UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PUSHPULL for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00384">384</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="ga864392e40eacffac61e458e0be0fb50"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE8_PUSHPULLDRIVE" ref="ga864392e40eacffac61e458e0be0fb50" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE8_PUSHPULLDRIVE&nbsp;&nbsp;&nbsp;0x00000005UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PUSHPULLDRIVE for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00385">385</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gd6418568cffc5e931da4cc2eaf2d67f1"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE8_SHIFT" ref="gd6418568cffc5e931da4cc2eaf2d67f1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE8_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for GPIO_MODE8 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00377">377</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="geec7149074a8755ce424fa9747626fbc"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE8_WIREDAND" ref="geec7149074a8755ce424fa9747626fbc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE8_WIREDAND&nbsp;&nbsp;&nbsp;0x00000008UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDAND for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00388">388</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g7e5578325c4f94f1113dabb39781cb8f"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE8_WIREDANDDRIVE" ref="g7e5578325c4f94f1113dabb39781cb8f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE8_WIREDANDDRIVE&nbsp;&nbsp;&nbsp;0x0000000CUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDANDDRIVE for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00392">392</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g1b5353afedbffc138579e92e617a9f17"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE8_WIREDANDDRIVEFILTER" ref="g1b5353afedbffc138579e92e617a9f17" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE8_WIREDANDDRIVEFILTER&nbsp;&nbsp;&nbsp;0x0000000DUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDANDDRIVEFILTER for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00393">393</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g50b9a0ac0e84496b1c408313db5491a1"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE8_WIREDANDDRIVEPULLUP" ref="g50b9a0ac0e84496b1c408313db5491a1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE8_WIREDANDDRIVEPULLUP&nbsp;&nbsp;&nbsp;0x0000000EUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDANDDRIVEPULLUP for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00394">394</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gc28e51ed7d8b19f2b9fafb6a743b8dfc"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE8_WIREDANDDRIVEPULLUPFILTER" ref="gc28e51ed7d8b19f2b9fafb6a743b8dfc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE8_WIREDANDDRIVEPULLUPFILTER&nbsp;&nbsp;&nbsp;0x0000000FUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDANDDRIVEPULLUPFILTER for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00395">395</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g892a5e1d981daecf6eaf22cd43819aaa"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE8_WIREDANDFILTER" ref="g892a5e1d981daecf6eaf22cd43819aaa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE8_WIREDANDFILTER&nbsp;&nbsp;&nbsp;0x00000009UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDANDFILTER for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00389">389</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g1a6796b9d0a26b814b60a7bf75f36fbc"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE8_WIREDANDPULLUP" ref="g1a6796b9d0a26b814b60a7bf75f36fbc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE8_WIREDANDPULLUP&nbsp;&nbsp;&nbsp;0x0000000AUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDANDPULLUP for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00390">390</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g93edc35a95846dcaef8e11f5a2a6b805"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE8_WIREDANDPULLUPFILTER" ref="g93edc35a95846dcaef8e11f5a2a6b805" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE8_WIREDANDPULLUPFILTER&nbsp;&nbsp;&nbsp;0x0000000BUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDANDPULLUPFILTER for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00391">391</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gf907acdf10ae414cb46904c6ea993c5f"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE8_WIREDOR" ref="gf907acdf10ae414cb46904c6ea993c5f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE8_WIREDOR&nbsp;&nbsp;&nbsp;0x00000006UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDOR for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00386">386</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gb6725b239909a3527fbe87023ebf1b88"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE8_WIREDORPULLDOWN" ref="gb6725b239909a3527fbe87023ebf1b88" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE8_WIREDORPULLDOWN&nbsp;&nbsp;&nbsp;0x00000007UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDORPULLDOWN for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00387">387</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gf327b43ac38d3c75893997b5a05584a6"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE9_DEFAULT" ref="gf327b43ac38d3c75893997b5a05584a6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE9_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00415">415</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gf8c10422b894ae67d9bb15d6add9aaee"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE9_DISABLED" ref="gf8c10422b894ae67d9bb15d6add9aaee" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE9_DISABLED&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DISABLED for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00416">416</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gc4e4976b77a5b6378de160ce2fbcef76"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE9_INPUT" ref="gc4e4976b77a5b6378de160ce2fbcef76" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE9_INPUT&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode INPUT for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00417">417</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g32a6d1941316fc613b7d6d86703a3442"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE9_INPUTPULL" ref="g32a6d1941316fc613b7d6d86703a3442" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE9_INPUTPULL&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode INPUTPULL for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00418">418</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g438f79e9734a0501b02a418854b2adab"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE9_INPUTPULLFILTER" ref="g438f79e9734a0501b02a418854b2adab" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE9_INPUTPULLFILTER&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode INPUTPULLFILTER for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00419">419</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g52b5728dc34c630b50f9eed125c7b04b"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE9_MASK" ref="g52b5728dc34c630b50f9eed125c7b04b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE9_MASK&nbsp;&nbsp;&nbsp;0xF0UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for GPIO_MODE9 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00414">414</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g5219b68d0255ee700f8c5424e0a4436c"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE9_PUSHPULL" ref="g5219b68d0255ee700f8c5424e0a4436c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE9_PUSHPULL&nbsp;&nbsp;&nbsp;0x00000004UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PUSHPULL for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00420">420</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g24c7acce90f1686e89bd0dda8e17b5dc"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE9_PUSHPULLDRIVE" ref="g24c7acce90f1686e89bd0dda8e17b5dc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE9_PUSHPULLDRIVE&nbsp;&nbsp;&nbsp;0x00000005UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PUSHPULLDRIVE for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00421">421</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g01f0c1ecd52678ab19a5a86e3962dbfc"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE9_SHIFT" ref="g01f0c1ecd52678ab19a5a86e3962dbfc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE9_SHIFT&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for GPIO_MODE9 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00413">413</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gf96519bdc847a360af5f899acda1a36c"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE9_WIREDAND" ref="gf96519bdc847a360af5f899acda1a36c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE9_WIREDAND&nbsp;&nbsp;&nbsp;0x00000008UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDAND for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00424">424</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gd4dfc3e797a71dd62722695bb30dd426"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE9_WIREDANDDRIVE" ref="gd4dfc3e797a71dd62722695bb30dd426" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE9_WIREDANDDRIVE&nbsp;&nbsp;&nbsp;0x0000000CUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDANDDRIVE for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00428">428</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g33e6b039fe4d71c4d414fd8680403392"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE9_WIREDANDDRIVEFILTER" ref="g33e6b039fe4d71c4d414fd8680403392" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE9_WIREDANDDRIVEFILTER&nbsp;&nbsp;&nbsp;0x0000000DUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDANDDRIVEFILTER for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00429">429</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g4e781205b4bd71d83f117748b29f5795"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE9_WIREDANDDRIVEPULLUP" ref="g4e781205b4bd71d83f117748b29f5795" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE9_WIREDANDDRIVEPULLUP&nbsp;&nbsp;&nbsp;0x0000000EUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDANDDRIVEPULLUP for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00430">430</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g7128535bfe9540e26fc0f37ac329686d"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE9_WIREDANDDRIVEPULLUPFILTER" ref="g7128535bfe9540e26fc0f37ac329686d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE9_WIREDANDDRIVEPULLUPFILTER&nbsp;&nbsp;&nbsp;0x0000000FUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDANDDRIVEPULLUPFILTER for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00431">431</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g519745bc06c96ed1ace1765bf1f12b66"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE9_WIREDANDFILTER" ref="g519745bc06c96ed1ace1765bf1f12b66" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE9_WIREDANDFILTER&nbsp;&nbsp;&nbsp;0x00000009UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDANDFILTER for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00425">425</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gfe2a5dbd385a9d18104643c2989da81e"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE9_WIREDANDPULLUP" ref="gfe2a5dbd385a9d18104643c2989da81e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE9_WIREDANDPULLUP&nbsp;&nbsp;&nbsp;0x0000000AUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDANDPULLUP for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00426">426</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g0e52b28d48bbcab3aacd7cb766ddabdf"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE9_WIREDANDPULLUPFILTER" ref="g0e52b28d48bbcab3aacd7cb766ddabdf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE9_WIREDANDPULLUPFILTER&nbsp;&nbsp;&nbsp;0x0000000BUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDANDPULLUPFILTER for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00427">427</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g2c33bddfcb7d61e398eaba955788fce2"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE9_WIREDOR" ref="g2c33bddfcb7d61e398eaba955788fce2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE9_WIREDOR&nbsp;&nbsp;&nbsp;0x00000006UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDOR for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00422">422</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gadae98c8b944f71e27909f276c6c0e09"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_MODE9_WIREDORPULLDOWN" ref="gadae98c8b944f71e27909f276c6c0e09" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE9_WIREDORPULLDOWN&nbsp;&nbsp;&nbsp;0x00000007UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDORPULLDOWN for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00423">423</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g285666db8b1befb40484fe2089403089"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEH_RESETVALUE" ref="g285666db8b1befb40484fe2089403089" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00375">375</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g51b5540db8d88c64f89af5d5766d5b1b"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MASK" ref="g51b5540db8d88c64f89af5d5766d5b1b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MASK&nbsp;&nbsp;&nbsp;0xFFFFFFFFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00084">84</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g43feac9085330e17a2bcfb85ad7a8f21"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE0_DEFAULT" ref="g43feac9085330e17a2bcfb85ad7a8f21" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE0_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00087">87</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="ga6c8a10477eb7923f05deeaeab89436c"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE0_DISABLED" ref="ga6c8a10477eb7923f05deeaeab89436c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE0_DISABLED&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DISABLED for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00088">88</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g37dc60b39ff058b291a06ee627ca6c6b"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE0_INPUT" ref="g37dc60b39ff058b291a06ee627ca6c6b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE0_INPUT&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode INPUT for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00089">89</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g136ddf845c159b412e2699f137b284dc"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE0_INPUTPULL" ref="g136ddf845c159b412e2699f137b284dc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE0_INPUTPULL&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode INPUTPULL for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00090">90</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gd3847113bdda2d633e44f6ae0016a015"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE0_INPUTPULLFILTER" ref="gd3847113bdda2d633e44f6ae0016a015" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE0_INPUTPULLFILTER&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode INPUTPULLFILTER for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00091">91</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g005ace928e56ea5fc6fa42937d616f6e"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE0_MASK" ref="g005ace928e56ea5fc6fa42937d616f6e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE0_MASK&nbsp;&nbsp;&nbsp;0xFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for GPIO_MODE0 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00086">86</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g6e647ba1930419cbcb07788e7b4bae05"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE0_PUSHPULL" ref="g6e647ba1930419cbcb07788e7b4bae05" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE0_PUSHPULL&nbsp;&nbsp;&nbsp;0x00000004UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PUSHPULL for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00092">92</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gc658f676c807c7e550c47c05a2400e4f"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE0_PUSHPULLDRIVE" ref="gc658f676c807c7e550c47c05a2400e4f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE0_PUSHPULLDRIVE&nbsp;&nbsp;&nbsp;0x00000005UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PUSHPULLDRIVE for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00093">93</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g88ca06660491f68a8036c4811f927a13"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE0_SHIFT" ref="g88ca06660491f68a8036c4811f927a13" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE0_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for GPIO_MODE0 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00085">85</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g37a8f1a8f065e73086d2e11f98199b75"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE0_WIREDAND" ref="g37a8f1a8f065e73086d2e11f98199b75" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE0_WIREDAND&nbsp;&nbsp;&nbsp;0x00000008UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDAND for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00096">96</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g9301226912b0b3902a6371be103b8722"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE0_WIREDANDDRIVE" ref="g9301226912b0b3902a6371be103b8722" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE0_WIREDANDDRIVE&nbsp;&nbsp;&nbsp;0x0000000CUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDANDDRIVE for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00100">100</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g9780362b843280065c164e4a4185822a"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE0_WIREDANDDRIVEFILTER" ref="g9780362b843280065c164e4a4185822a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE0_WIREDANDDRIVEFILTER&nbsp;&nbsp;&nbsp;0x0000000DUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDANDDRIVEFILTER for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00101">101</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g58be084aaf60d2815c904cb8832a6f63"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE0_WIREDANDDRIVEPULLUP" ref="g58be084aaf60d2815c904cb8832a6f63" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE0_WIREDANDDRIVEPULLUP&nbsp;&nbsp;&nbsp;0x0000000EUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDANDDRIVEPULLUP for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00102">102</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g5dbd3b7fd066dc694c0c027d55982004"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE0_WIREDANDDRIVEPULLUPFILTER" ref="g5dbd3b7fd066dc694c0c027d55982004" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE0_WIREDANDDRIVEPULLUPFILTER&nbsp;&nbsp;&nbsp;0x0000000FUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDANDDRIVEPULLUPFILTER for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00103">103</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g2804add7de5d7ccebe1d04a3dec48671"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE0_WIREDANDFILTER" ref="g2804add7de5d7ccebe1d04a3dec48671" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE0_WIREDANDFILTER&nbsp;&nbsp;&nbsp;0x00000009UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDANDFILTER for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00097">97</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="ga42fa31f3adf22164127ce320fe9ea03"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE0_WIREDANDPULLUP" ref="ga42fa31f3adf22164127ce320fe9ea03" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE0_WIREDANDPULLUP&nbsp;&nbsp;&nbsp;0x0000000AUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDANDPULLUP for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00098">98</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gf4d89551bb5c8eaf069a7b6b4d41b30a"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE0_WIREDANDPULLUPFILTER" ref="gf4d89551bb5c8eaf069a7b6b4d41b30a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE0_WIREDANDPULLUPFILTER&nbsp;&nbsp;&nbsp;0x0000000BUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDANDPULLUPFILTER for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00099">99</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g0134285db0a27d8922d2fe5fff79e5a7"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE0_WIREDOR" ref="g0134285db0a27d8922d2fe5fff79e5a7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE0_WIREDOR&nbsp;&nbsp;&nbsp;0x00000006UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDOR for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00094">94</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gebe5bfd0a5338776a7fbfb6ac70a0a18"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE0_WIREDORPULLDOWN" ref="gebe5bfd0a5338776a7fbfb6ac70a0a18" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE0_WIREDORPULLDOWN&nbsp;&nbsp;&nbsp;0x00000007UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDORPULLDOWN for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00095">95</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g0f95ece1a051fb4b31fe67cb6164fd98"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE1_DEFAULT" ref="g0f95ece1a051fb4b31fe67cb6164fd98" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE1_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00123">123</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gdb0a83f8f6bce4f71eb0b15e26ede16d"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE1_DISABLED" ref="gdb0a83f8f6bce4f71eb0b15e26ede16d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE1_DISABLED&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DISABLED for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00124">124</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gf660ae51cd19d21db7acab773c078c30"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE1_INPUT" ref="gf660ae51cd19d21db7acab773c078c30" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE1_INPUT&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode INPUT for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00125">125</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g03cb313d5821d3c7f4eb74937201380c"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE1_INPUTPULL" ref="g03cb313d5821d3c7f4eb74937201380c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE1_INPUTPULL&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode INPUTPULL for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00126">126</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g55a907db63d6b7fc9051b20107cad9fa"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE1_INPUTPULLFILTER" ref="g55a907db63d6b7fc9051b20107cad9fa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE1_INPUTPULLFILTER&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode INPUTPULLFILTER for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00127">127</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g8ef33e04378f452ffb1e825c7a8e1ce3"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE1_MASK" ref="g8ef33e04378f452ffb1e825c7a8e1ce3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE1_MASK&nbsp;&nbsp;&nbsp;0xF0UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for GPIO_MODE1 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00122">122</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g4c3be139fc28a2e54802e5541908fd5d"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE1_PUSHPULL" ref="g4c3be139fc28a2e54802e5541908fd5d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE1_PUSHPULL&nbsp;&nbsp;&nbsp;0x00000004UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PUSHPULL for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00128">128</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g10d5f86b6b77bfddde42c20ac2067cca"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE1_PUSHPULLDRIVE" ref="g10d5f86b6b77bfddde42c20ac2067cca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE1_PUSHPULLDRIVE&nbsp;&nbsp;&nbsp;0x00000005UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PUSHPULLDRIVE for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00129">129</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g0116018f2936e982671bb9f938d11b53"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE1_SHIFT" ref="g0116018f2936e982671bb9f938d11b53" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE1_SHIFT&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for GPIO_MODE1 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00121">121</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g5785959d477c68bc5a3c36482596de59"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE1_WIREDAND" ref="g5785959d477c68bc5a3c36482596de59" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE1_WIREDAND&nbsp;&nbsp;&nbsp;0x00000008UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDAND for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00132">132</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gb3d135172278d662530ba9f4a38702a3"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE1_WIREDANDDRIVE" ref="gb3d135172278d662530ba9f4a38702a3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE1_WIREDANDDRIVE&nbsp;&nbsp;&nbsp;0x0000000CUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDANDDRIVE for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00136">136</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g5d0f76a3db635d99d179c6b39609dbd2"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE1_WIREDANDDRIVEFILTER" ref="g5d0f76a3db635d99d179c6b39609dbd2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE1_WIREDANDDRIVEFILTER&nbsp;&nbsp;&nbsp;0x0000000DUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDANDDRIVEFILTER for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00137">137</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g39152adb081a4c8f16de5defd6773df2"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE1_WIREDANDDRIVEPULLUP" ref="g39152adb081a4c8f16de5defd6773df2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE1_WIREDANDDRIVEPULLUP&nbsp;&nbsp;&nbsp;0x0000000EUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDANDDRIVEPULLUP for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00138">138</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g096c14c9a6cb1c0d5eef027c0970ff44"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE1_WIREDANDDRIVEPULLUPFILTER" ref="g096c14c9a6cb1c0d5eef027c0970ff44" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE1_WIREDANDDRIVEPULLUPFILTER&nbsp;&nbsp;&nbsp;0x0000000FUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDANDDRIVEPULLUPFILTER for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00139">139</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g5a673382f6ea4c9e42038a50583b11e9"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE1_WIREDANDFILTER" ref="g5a673382f6ea4c9e42038a50583b11e9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE1_WIREDANDFILTER&nbsp;&nbsp;&nbsp;0x00000009UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDANDFILTER for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00133">133</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g7c587384074adb0132883873bfddb3a7"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE1_WIREDANDPULLUP" ref="g7c587384074adb0132883873bfddb3a7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE1_WIREDANDPULLUP&nbsp;&nbsp;&nbsp;0x0000000AUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDANDPULLUP for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00134">134</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g9312f50985baef42b998a97498f774b5"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE1_WIREDANDPULLUPFILTER" ref="g9312f50985baef42b998a97498f774b5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE1_WIREDANDPULLUPFILTER&nbsp;&nbsp;&nbsp;0x0000000BUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDANDPULLUPFILTER for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00135">135</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g2d741e91a53062b46a6e54ac02ed54c0"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE1_WIREDOR" ref="g2d741e91a53062b46a6e54ac02ed54c0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE1_WIREDOR&nbsp;&nbsp;&nbsp;0x00000006UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDOR for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00130">130</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g7c95bbd43980b6eced90277c849bf587"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE1_WIREDORPULLDOWN" ref="g7c95bbd43980b6eced90277c849bf587" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE1_WIREDORPULLDOWN&nbsp;&nbsp;&nbsp;0x00000007UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDORPULLDOWN for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00131">131</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g2682c718a532b7c298429719679ad6e0"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE2_DEFAULT" ref="g2682c718a532b7c298429719679ad6e0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE2_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00159">159</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gf9bf53ce6e06147d11be70702f09351a"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE2_DISABLED" ref="gf9bf53ce6e06147d11be70702f09351a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE2_DISABLED&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DISABLED for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00160">160</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gd2956a890e77a630e8b7bae684e68d16"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE2_INPUT" ref="gd2956a890e77a630e8b7bae684e68d16" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE2_INPUT&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode INPUT for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00161">161</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="ge3af0f609e9c787ffc0339e4e82216b5"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE2_INPUTPULL" ref="ge3af0f609e9c787ffc0339e4e82216b5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE2_INPUTPULL&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode INPUTPULL for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00162">162</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g94c86f5fcc919c683f4763d46da0e208"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE2_INPUTPULLFILTER" ref="g94c86f5fcc919c683f4763d46da0e208" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE2_INPUTPULLFILTER&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode INPUTPULLFILTER for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00163">163</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gd423191f79a2459b8f41fdfad630f45b"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE2_MASK" ref="gd423191f79a2459b8f41fdfad630f45b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE2_MASK&nbsp;&nbsp;&nbsp;0xF00UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for GPIO_MODE2 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00158">158</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g61456b30a39f97d9c182292f86a33d75"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE2_PUSHPULL" ref="g61456b30a39f97d9c182292f86a33d75" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE2_PUSHPULL&nbsp;&nbsp;&nbsp;0x00000004UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PUSHPULL for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00164">164</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g334d1cfd0f16634c07e0b5216a1429e9"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE2_PUSHPULLDRIVE" ref="g334d1cfd0f16634c07e0b5216a1429e9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE2_PUSHPULLDRIVE&nbsp;&nbsp;&nbsp;0x00000005UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PUSHPULLDRIVE for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00165">165</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gc48fd262f0652b6da963a3d161a31f81"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE2_SHIFT" ref="gc48fd262f0652b6da963a3d161a31f81" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE2_SHIFT&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for GPIO_MODE2 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00157">157</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gcd4eaf59e5c74692bc0035bb8e6ba411"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE2_WIREDAND" ref="gcd4eaf59e5c74692bc0035bb8e6ba411" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE2_WIREDAND&nbsp;&nbsp;&nbsp;0x00000008UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDAND for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00168">168</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gb9dfa290325a2413aebab0e7c1abc7bf"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE2_WIREDANDDRIVE" ref="gb9dfa290325a2413aebab0e7c1abc7bf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE2_WIREDANDDRIVE&nbsp;&nbsp;&nbsp;0x0000000CUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDANDDRIVE for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00172">172</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g2f4759e8f3cf87f0705fbc9b6c1ca16a"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE2_WIREDANDDRIVEFILTER" ref="g2f4759e8f3cf87f0705fbc9b6c1ca16a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE2_WIREDANDDRIVEFILTER&nbsp;&nbsp;&nbsp;0x0000000DUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDANDDRIVEFILTER for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00173">173</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gcf3b0c93c643db2cf9c71bb2767d1570"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE2_WIREDANDDRIVEPULLUP" ref="gcf3b0c93c643db2cf9c71bb2767d1570" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE2_WIREDANDDRIVEPULLUP&nbsp;&nbsp;&nbsp;0x0000000EUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDANDDRIVEPULLUP for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00174">174</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g506942119ebb97aa8e861eba213a4518"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE2_WIREDANDDRIVEPULLUPFILTER" ref="g506942119ebb97aa8e861eba213a4518" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE2_WIREDANDDRIVEPULLUPFILTER&nbsp;&nbsp;&nbsp;0x0000000FUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDANDDRIVEPULLUPFILTER for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00175">175</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g4e68ceac107b36b9cc643727bb0bd3f2"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE2_WIREDANDFILTER" ref="g4e68ceac107b36b9cc643727bb0bd3f2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE2_WIREDANDFILTER&nbsp;&nbsp;&nbsp;0x00000009UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDANDFILTER for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00169">169</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gec74383896c55045eec21a18dc6dc7ec"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE2_WIREDANDPULLUP" ref="gec74383896c55045eec21a18dc6dc7ec" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE2_WIREDANDPULLUP&nbsp;&nbsp;&nbsp;0x0000000AUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDANDPULLUP for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00170">170</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g6dcc6837159843680ebdf916774b93f1"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE2_WIREDANDPULLUPFILTER" ref="g6dcc6837159843680ebdf916774b93f1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE2_WIREDANDPULLUPFILTER&nbsp;&nbsp;&nbsp;0x0000000BUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDANDPULLUPFILTER for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00171">171</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g9153e1371e2c89e361e85bef65e2fa46"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE2_WIREDOR" ref="g9153e1371e2c89e361e85bef65e2fa46" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE2_WIREDOR&nbsp;&nbsp;&nbsp;0x00000006UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDOR for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00166">166</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g07cc8c1afa15c70e7463b439c0e20bec"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE2_WIREDORPULLDOWN" ref="g07cc8c1afa15c70e7463b439c0e20bec" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE2_WIREDORPULLDOWN&nbsp;&nbsp;&nbsp;0x00000007UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDORPULLDOWN for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00167">167</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g167e8b4bb9c38d7d55855761425de241"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE3_DEFAULT" ref="g167e8b4bb9c38d7d55855761425de241" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE3_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00195">195</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g85b8256d9ef86f65f6df9486ff5c5087"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE3_DISABLED" ref="g85b8256d9ef86f65f6df9486ff5c5087" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE3_DISABLED&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DISABLED for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00196">196</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g7bc97fc81a5dd415786ccef0035a60b4"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE3_INPUT" ref="g7bc97fc81a5dd415786ccef0035a60b4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE3_INPUT&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode INPUT for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00197">197</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g39ac56171a4bc6081299f83adbce957b"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE3_INPUTPULL" ref="g39ac56171a4bc6081299f83adbce957b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE3_INPUTPULL&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode INPUTPULL for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00198">198</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g1c99fc57e710523447da94e4118504bb"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE3_INPUTPULLFILTER" ref="g1c99fc57e710523447da94e4118504bb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE3_INPUTPULLFILTER&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode INPUTPULLFILTER for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00199">199</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="ge6cc8753077eb5e44d7672226d40bf55"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE3_MASK" ref="ge6cc8753077eb5e44d7672226d40bf55" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE3_MASK&nbsp;&nbsp;&nbsp;0xF000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for GPIO_MODE3 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00194">194</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gecfb543dd226ab665dfee6929e7d1e5e"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE3_PUSHPULL" ref="gecfb543dd226ab665dfee6929e7d1e5e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE3_PUSHPULL&nbsp;&nbsp;&nbsp;0x00000004UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PUSHPULL for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00200">200</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g89b12793f34831ed5e0863305fbf1f1e"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE3_PUSHPULLDRIVE" ref="g89b12793f34831ed5e0863305fbf1f1e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE3_PUSHPULLDRIVE&nbsp;&nbsp;&nbsp;0x00000005UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PUSHPULLDRIVE for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00201">201</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="ga6cdb4ec420475feb5c58b4e999ea200"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE3_SHIFT" ref="ga6cdb4ec420475feb5c58b4e999ea200" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE3_SHIFT&nbsp;&nbsp;&nbsp;12          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for GPIO_MODE3 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00193">193</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g3ff73963568188e45dd7c8be0493f215"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE3_WIREDAND" ref="g3ff73963568188e45dd7c8be0493f215" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE3_WIREDAND&nbsp;&nbsp;&nbsp;0x00000008UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDAND for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00204">204</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g2c9497f55459965f692b87de06c8271e"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE3_WIREDANDDRIVE" ref="g2c9497f55459965f692b87de06c8271e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE3_WIREDANDDRIVE&nbsp;&nbsp;&nbsp;0x0000000CUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDANDDRIVE for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00208">208</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g05e44e03066afbb40f76c62b9ef7e591"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE3_WIREDANDDRIVEFILTER" ref="g05e44e03066afbb40f76c62b9ef7e591" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE3_WIREDANDDRIVEFILTER&nbsp;&nbsp;&nbsp;0x0000000DUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDANDDRIVEFILTER for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00209">209</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g864aaa708ca172e91e3cc32ec05badb6"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE3_WIREDANDDRIVEPULLUP" ref="g864aaa708ca172e91e3cc32ec05badb6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE3_WIREDANDDRIVEPULLUP&nbsp;&nbsp;&nbsp;0x0000000EUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDANDDRIVEPULLUP for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00210">210</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g9b228c70888c47591e0e1e25aa9b3af9"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE3_WIREDANDDRIVEPULLUPFILTER" ref="g9b228c70888c47591e0e1e25aa9b3af9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE3_WIREDANDDRIVEPULLUPFILTER&nbsp;&nbsp;&nbsp;0x0000000FUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDANDDRIVEPULLUPFILTER for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00211">211</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gbfa606cde82b00515337eefa8318b997"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE3_WIREDANDFILTER" ref="gbfa606cde82b00515337eefa8318b997" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE3_WIREDANDFILTER&nbsp;&nbsp;&nbsp;0x00000009UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDANDFILTER for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00205">205</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g2d0868e9f4f7daf92481fcc991da912f"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE3_WIREDANDPULLUP" ref="g2d0868e9f4f7daf92481fcc991da912f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE3_WIREDANDPULLUP&nbsp;&nbsp;&nbsp;0x0000000AUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDANDPULLUP for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00206">206</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g155e64872975800a9aefc051531c3021"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE3_WIREDANDPULLUPFILTER" ref="g155e64872975800a9aefc051531c3021" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE3_WIREDANDPULLUPFILTER&nbsp;&nbsp;&nbsp;0x0000000BUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDANDPULLUPFILTER for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00207">207</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g9fd002fff676569d83d10305e939915a"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE3_WIREDOR" ref="g9fd002fff676569d83d10305e939915a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE3_WIREDOR&nbsp;&nbsp;&nbsp;0x00000006UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDOR for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00202">202</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g7809419ae2bc3293b11673a3b657f038"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE3_WIREDORPULLDOWN" ref="g7809419ae2bc3293b11673a3b657f038" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE3_WIREDORPULLDOWN&nbsp;&nbsp;&nbsp;0x00000007UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDORPULLDOWN for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00203">203</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gc3cce1af43a38cb84b94dda2ed48e1e3"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE4_DEFAULT" ref="gc3cce1af43a38cb84b94dda2ed48e1e3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE4_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00231">231</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g974cb77e75489b3898e7cefb06f690a7"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE4_DISABLED" ref="g974cb77e75489b3898e7cefb06f690a7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE4_DISABLED&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DISABLED for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00232">232</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gb02b8f0634599abd50d9ca83e7c8915a"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE4_INPUT" ref="gb02b8f0634599abd50d9ca83e7c8915a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE4_INPUT&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode INPUT for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00233">233</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g871d2301c6f98989b3d55715efaa07f1"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE4_INPUTPULL" ref="g871d2301c6f98989b3d55715efaa07f1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE4_INPUTPULL&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode INPUTPULL for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00234">234</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g1f01b4d36a1da99f647f8615478b426b"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE4_INPUTPULLFILTER" ref="g1f01b4d36a1da99f647f8615478b426b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE4_INPUTPULLFILTER&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode INPUTPULLFILTER for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00235">235</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gf3a011ac7b2aed8da51e696467343030"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE4_MASK" ref="gf3a011ac7b2aed8da51e696467343030" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE4_MASK&nbsp;&nbsp;&nbsp;0xF0000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for GPIO_MODE4 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00230">230</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g5d949cd5c10ed35e6ffbd5e21f3ec942"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE4_PUSHPULL" ref="g5d949cd5c10ed35e6ffbd5e21f3ec942" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE4_PUSHPULL&nbsp;&nbsp;&nbsp;0x00000004UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PUSHPULL for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00236">236</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g6c362a08647e8226a15d51b7ed417923"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE4_PUSHPULLDRIVE" ref="g6c362a08647e8226a15d51b7ed417923" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE4_PUSHPULLDRIVE&nbsp;&nbsp;&nbsp;0x00000005UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PUSHPULLDRIVE for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00237">237</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g907b885389b37a4341e70e119ca1dacd"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE4_SHIFT" ref="g907b885389b37a4341e70e119ca1dacd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE4_SHIFT&nbsp;&nbsp;&nbsp;16          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for GPIO_MODE4 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00229">229</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g2cfefbaa6259465755752548209e368c"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE4_WIREDAND" ref="g2cfefbaa6259465755752548209e368c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE4_WIREDAND&nbsp;&nbsp;&nbsp;0x00000008UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDAND for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00240">240</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gddc94c48b8b66e6496a057123b97e1f2"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE4_WIREDANDDRIVE" ref="gddc94c48b8b66e6496a057123b97e1f2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE4_WIREDANDDRIVE&nbsp;&nbsp;&nbsp;0x0000000CUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDANDDRIVE for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00244">244</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="ge45fdc9a897f09315ba5beb2d95cf8d5"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE4_WIREDANDDRIVEFILTER" ref="ge45fdc9a897f09315ba5beb2d95cf8d5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE4_WIREDANDDRIVEFILTER&nbsp;&nbsp;&nbsp;0x0000000DUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDANDDRIVEFILTER for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00245">245</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gcb0d1e7d325c53213374c86aff40f74b"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE4_WIREDANDDRIVEPULLUP" ref="gcb0d1e7d325c53213374c86aff40f74b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE4_WIREDANDDRIVEPULLUP&nbsp;&nbsp;&nbsp;0x0000000EUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDANDDRIVEPULLUP for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00246">246</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g94c8254e0f69634c4652fa402cc63f02"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE4_WIREDANDDRIVEPULLUPFILTER" ref="g94c8254e0f69634c4652fa402cc63f02" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE4_WIREDANDDRIVEPULLUPFILTER&nbsp;&nbsp;&nbsp;0x0000000FUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDANDDRIVEPULLUPFILTER for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00247">247</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gb97835f41b1d4326aeaa59ae4178244f"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE4_WIREDANDFILTER" ref="gb97835f41b1d4326aeaa59ae4178244f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE4_WIREDANDFILTER&nbsp;&nbsp;&nbsp;0x00000009UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDANDFILTER for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00241">241</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g5cecb132922e68ff2e3c1f80456c1b36"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE4_WIREDANDPULLUP" ref="g5cecb132922e68ff2e3c1f80456c1b36" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE4_WIREDANDPULLUP&nbsp;&nbsp;&nbsp;0x0000000AUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDANDPULLUP for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00242">242</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g570095c2d98fdaaf50cf7045c1197e85"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE4_WIREDANDPULLUPFILTER" ref="g570095c2d98fdaaf50cf7045c1197e85" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE4_WIREDANDPULLUPFILTER&nbsp;&nbsp;&nbsp;0x0000000BUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDANDPULLUPFILTER for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00243">243</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g7db28d5144f835111260685832327dbd"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE4_WIREDOR" ref="g7db28d5144f835111260685832327dbd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE4_WIREDOR&nbsp;&nbsp;&nbsp;0x00000006UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDOR for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00238">238</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g953ee51f5678ef772a5a1fa092ba5976"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE4_WIREDORPULLDOWN" ref="g953ee51f5678ef772a5a1fa092ba5976" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE4_WIREDORPULLDOWN&nbsp;&nbsp;&nbsp;0x00000007UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDORPULLDOWN for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00239">239</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g2f31a880a25bb4991025bd8c15bb6d4d"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE5_DEFAULT" ref="g2f31a880a25bb4991025bd8c15bb6d4d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE5_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00267">267</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g543df364a3e5c7df3cdabb8f13d62907"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE5_DISABLED" ref="g543df364a3e5c7df3cdabb8f13d62907" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE5_DISABLED&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DISABLED for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00268">268</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g0f23f915abce45114532b09334b8a4c6"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE5_INPUT" ref="g0f23f915abce45114532b09334b8a4c6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE5_INPUT&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode INPUT for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00269">269</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g01c5850e8b19d121ea1ca8fa67a14de7"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE5_INPUTPULL" ref="g01c5850e8b19d121ea1ca8fa67a14de7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE5_INPUTPULL&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode INPUTPULL for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00270">270</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g4780b220450d082a2f92374ec9a4827d"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE5_INPUTPULLFILTER" ref="g4780b220450d082a2f92374ec9a4827d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE5_INPUTPULLFILTER&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode INPUTPULLFILTER for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00271">271</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gf0abaf8771ebd12850667506d9ddaa4c"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE5_MASK" ref="gf0abaf8771ebd12850667506d9ddaa4c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE5_MASK&nbsp;&nbsp;&nbsp;0xF00000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for GPIO_MODE5 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00266">266</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gf93088bcb1f0aea6a958972f57b7b931"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE5_PUSHPULL" ref="gf93088bcb1f0aea6a958972f57b7b931" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE5_PUSHPULL&nbsp;&nbsp;&nbsp;0x00000004UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PUSHPULL for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00272">272</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g298a2c0658d20327c7336acf59f6ca94"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE5_PUSHPULLDRIVE" ref="g298a2c0658d20327c7336acf59f6ca94" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE5_PUSHPULLDRIVE&nbsp;&nbsp;&nbsp;0x00000005UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PUSHPULLDRIVE for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00273">273</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g9ea4479d84e582bebb08ec2349c4b32e"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE5_SHIFT" ref="g9ea4479d84e582bebb08ec2349c4b32e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE5_SHIFT&nbsp;&nbsp;&nbsp;20          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for GPIO_MODE5 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00265">265</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g865ac6efa404c2efc795d06996b51bca"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE5_WIREDAND" ref="g865ac6efa404c2efc795d06996b51bca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE5_WIREDAND&nbsp;&nbsp;&nbsp;0x00000008UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDAND for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00276">276</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g4b994d50391e2d1c351bc63b2ab081cc"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE5_WIREDANDDRIVE" ref="g4b994d50391e2d1c351bc63b2ab081cc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE5_WIREDANDDRIVE&nbsp;&nbsp;&nbsp;0x0000000CUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDANDDRIVE for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00280">280</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g0f2572fffa5bd507f1ab80358c3ba7f1"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE5_WIREDANDDRIVEFILTER" ref="g0f2572fffa5bd507f1ab80358c3ba7f1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE5_WIREDANDDRIVEFILTER&nbsp;&nbsp;&nbsp;0x0000000DUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDANDDRIVEFILTER for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00281">281</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g1fb051d098bc0454c8a60b300c20970c"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE5_WIREDANDDRIVEPULLUP" ref="g1fb051d098bc0454c8a60b300c20970c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE5_WIREDANDDRIVEPULLUP&nbsp;&nbsp;&nbsp;0x0000000EUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDANDDRIVEPULLUP for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00282">282</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g0f3e54c61c7c70ee88a42839ef5ecece"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE5_WIREDANDDRIVEPULLUPFILTER" ref="g0f3e54c61c7c70ee88a42839ef5ecece" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE5_WIREDANDDRIVEPULLUPFILTER&nbsp;&nbsp;&nbsp;0x0000000FUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDANDDRIVEPULLUPFILTER for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00283">283</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g68d4c2ca090f6cc0c0e18705621b96d2"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE5_WIREDANDFILTER" ref="g68d4c2ca090f6cc0c0e18705621b96d2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE5_WIREDANDFILTER&nbsp;&nbsp;&nbsp;0x00000009UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDANDFILTER for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00277">277</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gb4136ec6b3daa12ded454c3b0ab3e49c"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE5_WIREDANDPULLUP" ref="gb4136ec6b3daa12ded454c3b0ab3e49c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE5_WIREDANDPULLUP&nbsp;&nbsp;&nbsp;0x0000000AUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDANDPULLUP for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00278">278</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gcca523d66c9a6b707aeef3b5f92ad5fa"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE5_WIREDANDPULLUPFILTER" ref="gcca523d66c9a6b707aeef3b5f92ad5fa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE5_WIREDANDPULLUPFILTER&nbsp;&nbsp;&nbsp;0x0000000BUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDANDPULLUPFILTER for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00279">279</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gedca4b3f56c7cd319eff2b35a9dd599e"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE5_WIREDOR" ref="gedca4b3f56c7cd319eff2b35a9dd599e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE5_WIREDOR&nbsp;&nbsp;&nbsp;0x00000006UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDOR for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00274">274</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g940faf6f629a94a86d19f9f4388ab895"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE5_WIREDORPULLDOWN" ref="g940faf6f629a94a86d19f9f4388ab895" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE5_WIREDORPULLDOWN&nbsp;&nbsp;&nbsp;0x00000007UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDORPULLDOWN for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00275">275</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g828db44d3d4cfbd3e6b6eb9e45bd44b7"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE6_DEFAULT" ref="g828db44d3d4cfbd3e6b6eb9e45bd44b7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE6_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00303">303</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g127b26f64ea7a68a68bdef04de6c1c1d"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE6_DISABLED" ref="g127b26f64ea7a68a68bdef04de6c1c1d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE6_DISABLED&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DISABLED for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00304">304</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="ge4098228da27a192c0453def2a5ff138"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE6_INPUT" ref="ge4098228da27a192c0453def2a5ff138" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE6_INPUT&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode INPUT for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00305">305</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="ge181297b6bc3a3d914ffd719bc4a8035"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE6_INPUTPULL" ref="ge181297b6bc3a3d914ffd719bc4a8035" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE6_INPUTPULL&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode INPUTPULL for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00306">306</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g791e847175ce995571718163380f693c"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE6_INPUTPULLFILTER" ref="g791e847175ce995571718163380f693c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE6_INPUTPULLFILTER&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode INPUTPULLFILTER for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00307">307</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g8f00c18c6858955ce6d100c4580d1f4e"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE6_MASK" ref="g8f00c18c6858955ce6d100c4580d1f4e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE6_MASK&nbsp;&nbsp;&nbsp;0xF000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for GPIO_MODE6 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00302">302</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g53fd91e1b8c054dfb8c679dc8bd4563e"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE6_PUSHPULL" ref="g53fd91e1b8c054dfb8c679dc8bd4563e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE6_PUSHPULL&nbsp;&nbsp;&nbsp;0x00000004UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PUSHPULL for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00308">308</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="ge2e231f78755d29249c84de9f4d8354f"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE6_PUSHPULLDRIVE" ref="ge2e231f78755d29249c84de9f4d8354f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE6_PUSHPULLDRIVE&nbsp;&nbsp;&nbsp;0x00000005UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PUSHPULLDRIVE for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00309">309</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g375a16c7e45209e19b267de752ee80f4"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE6_SHIFT" ref="g375a16c7e45209e19b267de752ee80f4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE6_SHIFT&nbsp;&nbsp;&nbsp;24          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for GPIO_MODE6 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00301">301</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g8e5a09edf0f4085b023fd5ac5ba1b164"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE6_WIREDAND" ref="g8e5a09edf0f4085b023fd5ac5ba1b164" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE6_WIREDAND&nbsp;&nbsp;&nbsp;0x00000008UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDAND for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00312">312</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g8fbc3f75e32af0649d9442e59ac88560"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE6_WIREDANDDRIVE" ref="g8fbc3f75e32af0649d9442e59ac88560" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE6_WIREDANDDRIVE&nbsp;&nbsp;&nbsp;0x0000000CUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDANDDRIVE for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00316">316</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g542ea8e9b5d04271ac7a2938f00c078f"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE6_WIREDANDDRIVEFILTER" ref="g542ea8e9b5d04271ac7a2938f00c078f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE6_WIREDANDDRIVEFILTER&nbsp;&nbsp;&nbsp;0x0000000DUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDANDDRIVEFILTER for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00317">317</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gca4aa9e6b7c5ef544e90612332915a5e"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE6_WIREDANDDRIVEPULLUP" ref="gca4aa9e6b7c5ef544e90612332915a5e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE6_WIREDANDDRIVEPULLUP&nbsp;&nbsp;&nbsp;0x0000000EUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDANDDRIVEPULLUP for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00318">318</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g5860421e404f4ac25876902d9de5abd2"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE6_WIREDANDDRIVEPULLUPFILTER" ref="g5860421e404f4ac25876902d9de5abd2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE6_WIREDANDDRIVEPULLUPFILTER&nbsp;&nbsp;&nbsp;0x0000000FUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDANDDRIVEPULLUPFILTER for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00319">319</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g203ee97f0d24e82b977277f8bb2d7569"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE6_WIREDANDFILTER" ref="g203ee97f0d24e82b977277f8bb2d7569" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE6_WIREDANDFILTER&nbsp;&nbsp;&nbsp;0x00000009UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDANDFILTER for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00313">313</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g77c5fbd4774ac8a620b6402552d603d8"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE6_WIREDANDPULLUP" ref="g77c5fbd4774ac8a620b6402552d603d8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE6_WIREDANDPULLUP&nbsp;&nbsp;&nbsp;0x0000000AUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDANDPULLUP for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00314">314</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gecb3f06dde598ef6a4bc366508f0bb15"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE6_WIREDANDPULLUPFILTER" ref="gecb3f06dde598ef6a4bc366508f0bb15" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE6_WIREDANDPULLUPFILTER&nbsp;&nbsp;&nbsp;0x0000000BUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDANDPULLUPFILTER for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00315">315</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gc034ac4dd63dd261b3ed906fef7f0c8a"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE6_WIREDOR" ref="gc034ac4dd63dd261b3ed906fef7f0c8a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE6_WIREDOR&nbsp;&nbsp;&nbsp;0x00000006UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDOR for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00310">310</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g7a51136754c989212411f4e1945cc2f2"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE6_WIREDORPULLDOWN" ref="g7a51136754c989212411f4e1945cc2f2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE6_WIREDORPULLDOWN&nbsp;&nbsp;&nbsp;0x00000007UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDORPULLDOWN for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00311">311</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g08c6c5d9e6a4e1b7a89b907418739985"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE7_DEFAULT" ref="g08c6c5d9e6a4e1b7a89b907418739985" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE7_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00339">339</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g37f33fffc8146cdbb225d1d2f2e56f13"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE7_DISABLED" ref="g37f33fffc8146cdbb225d1d2f2e56f13" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE7_DISABLED&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DISABLED for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00340">340</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gab3b3d2a902617816ace2567143db5f7"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE7_INPUT" ref="gab3b3d2a902617816ace2567143db5f7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE7_INPUT&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode INPUT for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00341">341</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g42f31cef5233fe4d5aeec4bc28fc8257"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE7_INPUTPULL" ref="g42f31cef5233fe4d5aeec4bc28fc8257" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE7_INPUTPULL&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode INPUTPULL for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00342">342</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gdc9f395912cdd149cd2377b71a962912"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE7_INPUTPULLFILTER" ref="gdc9f395912cdd149cd2377b71a962912" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE7_INPUTPULLFILTER&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode INPUTPULLFILTER for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00343">343</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g8d0c011ffbd3e09e8a26819a4a3e4f1a"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE7_MASK" ref="g8d0c011ffbd3e09e8a26819a4a3e4f1a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE7_MASK&nbsp;&nbsp;&nbsp;0xF0000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for GPIO_MODE7 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00338">338</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="ge92fd585a937fdfea85930ff0edd5f90"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE7_PUSHPULL" ref="ge92fd585a937fdfea85930ff0edd5f90" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE7_PUSHPULL&nbsp;&nbsp;&nbsp;0x00000004UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PUSHPULL for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00344">344</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gaff81ef3a4edeaea3a9cb678225d5180"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE7_PUSHPULLDRIVE" ref="gaff81ef3a4edeaea3a9cb678225d5180" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE7_PUSHPULLDRIVE&nbsp;&nbsp;&nbsp;0x00000005UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PUSHPULLDRIVE for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00345">345</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="ge7c1eb6b07da30729f0fd013648fa5e0"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE7_SHIFT" ref="ge7c1eb6b07da30729f0fd013648fa5e0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE7_SHIFT&nbsp;&nbsp;&nbsp;28          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for GPIO_MODE7 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00337">337</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g3accd558d602e71dd391227b422f4c2e"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE7_WIREDAND" ref="g3accd558d602e71dd391227b422f4c2e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE7_WIREDAND&nbsp;&nbsp;&nbsp;0x00000008UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDAND for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00348">348</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g347ae173576ebc08b699f1c3eb4639b6"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE7_WIREDANDDRIVE" ref="g347ae173576ebc08b699f1c3eb4639b6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE7_WIREDANDDRIVE&nbsp;&nbsp;&nbsp;0x0000000CUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDANDDRIVE for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00352">352</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="geb8e37571d1b46ec920123997df1b9ec"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE7_WIREDANDDRIVEFILTER" ref="geb8e37571d1b46ec920123997df1b9ec" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE7_WIREDANDDRIVEFILTER&nbsp;&nbsp;&nbsp;0x0000000DUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDANDDRIVEFILTER for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00353">353</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g0f14abfa1a3e6e2f2e3ec08324e4c876"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE7_WIREDANDDRIVEPULLUP" ref="g0f14abfa1a3e6e2f2e3ec08324e4c876" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE7_WIREDANDDRIVEPULLUP&nbsp;&nbsp;&nbsp;0x0000000EUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDANDDRIVEPULLUP for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00354">354</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g43f5befe7997a8fa1fc4e8aa4c7eb05a"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE7_WIREDANDDRIVEPULLUPFILTER" ref="g43f5befe7997a8fa1fc4e8aa4c7eb05a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE7_WIREDANDDRIVEPULLUPFILTER&nbsp;&nbsp;&nbsp;0x0000000FUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDANDDRIVEPULLUPFILTER for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00355">355</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g7449c2e1cfcd9cbe55ab94075a476201"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE7_WIREDANDFILTER" ref="g7449c2e1cfcd9cbe55ab94075a476201" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE7_WIREDANDFILTER&nbsp;&nbsp;&nbsp;0x00000009UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDANDFILTER for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00349">349</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gba0de36ec5701287159abd12dedbc2d2"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE7_WIREDANDPULLUP" ref="gba0de36ec5701287159abd12dedbc2d2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE7_WIREDANDPULLUP&nbsp;&nbsp;&nbsp;0x0000000AUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDANDPULLUP for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00350">350</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="ga28a63f0c473c2fa1edacf7065e76cb0"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE7_WIREDANDPULLUPFILTER" ref="ga28a63f0c473c2fa1edacf7065e76cb0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE7_WIREDANDPULLUPFILTER&nbsp;&nbsp;&nbsp;0x0000000BUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDANDPULLUPFILTER for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00351">351</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g68b14ff137ed2ef2b356a41bec22cf34"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE7_WIREDOR" ref="g68b14ff137ed2ef2b356a41bec22cf34" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE7_WIREDOR&nbsp;&nbsp;&nbsp;0x00000006UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDOR for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00346">346</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g44917cae767475d451654613970f36a7"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_MODE7_WIREDORPULLDOWN" ref="g44917cae767475d451654613970f36a7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE7_WIREDORPULLDOWN&nbsp;&nbsp;&nbsp;0x00000007UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WIREDORPULLDOWN for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00347">347</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g867ecab8562c444a7cdbaf8ef1966d9c"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_MODEL_RESETVALUE" ref="g867ecab8562c444a7cdbaf8ef1966d9c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00083">83</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g516297713494c9b987bc5e90422badeb"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_PINLOCKN_MASK" ref="g516297713494c9b987bc5e90422badeb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_PINLOCKN_MASK&nbsp;&nbsp;&nbsp;0x0000FFFFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for GPIO_P_PINLOCKN 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00708">708</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g38921c6607b2fb949283f9cc62d3daba"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_PINLOCKN_PINLOCKN_DEFAULT" ref="g38921c6607b2fb949283f9cc62d3daba" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_PINLOCKN_PINLOCKN_DEFAULT&nbsp;&nbsp;&nbsp;0x0000FFFFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for GPIO_P_PINLOCKN 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00711">711</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gd6f312f7b87934243a63f70cbc27cadb"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_PINLOCKN_PINLOCKN_MASK" ref="gd6f312f7b87934243a63f70cbc27cadb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_PINLOCKN_PINLOCKN_MASK&nbsp;&nbsp;&nbsp;0xFFFFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for GPIO_PINLOCKN 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00710">710</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g5b1960335a337af5ea952b72531c9495"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_PINLOCKN_PINLOCKN_SHIFT" ref="g5b1960335a337af5ea952b72531c9495" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_PINLOCKN_PINLOCKN_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for GPIO_PINLOCKN 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00709">709</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g45bd3d4ce49ed07886482f86918a74ea"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_P_PINLOCKN_RESETVALUE" ref="g45bd3d4ce49ed07886482f86918a74ea" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_PINLOCKN_RESETVALUE&nbsp;&nbsp;&nbsp;0x0000FFFFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for GPIO_P_PINLOCKN 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00707">707</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g46e62505e996cbef55ce74216a30ab69"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_ROUTE_ETMLOCATION_DEFAULT" ref="g46e62505e996cbef55ce74216a30ab69" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_ROUTE_ETMLOCATION_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for GPIO_ROUTE 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01084">1084</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gd72dee186222ddcd1c40b12a76a62749"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_ROUTE_ETMLOCATION_LOC0" ref="gd72dee186222ddcd1c40b12a76a62749" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_ROUTE_ETMLOCATION_LOC0&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC0 for GPIO_ROUTE 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01083">1083</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g357ebb086c0ffec1d8eddec8a99c0987"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_ROUTE_ETMLOCATION_LOC1" ref="g357ebb086c0ffec1d8eddec8a99c0987" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_ROUTE_ETMLOCATION_LOC1&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC1 for GPIO_ROUTE 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01085">1085</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g89423f339a3c4cde8571165e0327fcb5"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_ROUTE_ETMLOCATION_LOC2" ref="g89423f339a3c4cde8571165e0327fcb5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_ROUTE_ETMLOCATION_LOC2&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC2 for GPIO_ROUTE 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01086">1086</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gbb202546186e47e05127a8a442e4e919"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_ROUTE_ETMLOCATION_LOC3" ref="gbb202546186e47e05127a8a442e4e919" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_ROUTE_ETMLOCATION_LOC3&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC3 for GPIO_ROUTE 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01087">1087</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g7bf070aaab33790b611689a88ee1f6ed"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_ROUTE_ETMLOCATION_MASK" ref="g7bf070aaab33790b611689a88ee1f6ed" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_ROUTE_ETMLOCATION_MASK&nbsp;&nbsp;&nbsp;0x3000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for GPIO_ETMLOCATION 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01082">1082</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g95720d7ff6148b843595f9874a62ba98"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_ROUTE_ETMLOCATION_SHIFT" ref="g95720d7ff6148b843595f9874a62ba98" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_ROUTE_ETMLOCATION_SHIFT&nbsp;&nbsp;&nbsp;24          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for GPIO_ETMLOCATION 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01081">1081</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gdaca7ba9f808bff42a4ed5f199d695ba"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_ROUTE_MASK" ref="gdaca7ba9f808bff42a4ed5f199d695ba" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_ROUTE_MASK&nbsp;&nbsp;&nbsp;0x0301F307UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for GPIO_ROUTE 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01028">1028</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g2e296294c1ca0df1ac29136a7e690977"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_ROUTE_RESETVALUE" ref="g2e296294c1ca0df1ac29136a7e690977" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_ROUTE_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for GPIO_ROUTE 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01027">1027</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="ga577cd36ba209371b304b4fb23a2baeb"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_ROUTE_SWCLKPEN_DEFAULT" ref="ga577cd36ba209371b304b4fb23a2baeb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_ROUTE_SWCLKPEN_DEFAULT&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for GPIO_ROUTE 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01032">1032</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gb68613cc4f790f2fcf3219ccc353c14e"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_ROUTE_SWCLKPEN_MASK" ref="gb68613cc4f790f2fcf3219ccc353c14e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_ROUTE_SWCLKPEN_MASK&nbsp;&nbsp;&nbsp;0x1UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for GPIO_SWCLKPEN 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01031">1031</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gfb5524f90cd798843e04dd47feb6782e"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_ROUTE_SWCLKPEN_SHIFT" ref="gfb5524f90cd798843e04dd47feb6782e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_ROUTE_SWCLKPEN_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for GPIO_SWCLKPEN 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01030">1030</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gf220b5bacbc35ae91490fe82f1f40ab4"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_ROUTE_SWDIOPEN_DEFAULT" ref="gf220b5bacbc35ae91490fe82f1f40ab4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_ROUTE_SWDIOPEN_DEFAULT&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for GPIO_ROUTE 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01037">1037</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g20c328ac83e7b39487988f2c04fb1e42"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_ROUTE_SWDIOPEN_MASK" ref="g20c328ac83e7b39487988f2c04fb1e42" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_ROUTE_SWDIOPEN_MASK&nbsp;&nbsp;&nbsp;0x2UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for GPIO_SWDIOPEN 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01036">1036</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gd3179dfec8817216079cd68a9ed12c27"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_ROUTE_SWDIOPEN_SHIFT" ref="gd3179dfec8817216079cd68a9ed12c27" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_ROUTE_SWDIOPEN_SHIFT&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for GPIO_SWDIOPEN 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01035">1035</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g2e59bf4a67496122f77cec7c79462719"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_ROUTE_SWLOCATION_DEFAULT" ref="g2e59bf4a67496122f77cec7c79462719" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_ROUTE_SWLOCATION_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for GPIO_ROUTE 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01047">1047</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gf725b2237d19eb3216dedd69d4f4cc60"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_ROUTE_SWLOCATION_LOC0" ref="gf725b2237d19eb3216dedd69d4f4cc60" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_ROUTE_SWLOCATION_LOC0&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC0 for GPIO_ROUTE 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01046">1046</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g758017c878b135db0a7810d6b6fd83d0"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_ROUTE_SWLOCATION_LOC1" ref="g758017c878b135db0a7810d6b6fd83d0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_ROUTE_SWLOCATION_LOC1&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC1 for GPIO_ROUTE 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01048">1048</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g7df351569400dd2f977193b85df85950"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_ROUTE_SWLOCATION_LOC2" ref="g7df351569400dd2f977193b85df85950" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_ROUTE_SWLOCATION_LOC2&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC2 for GPIO_ROUTE 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01049">1049</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g299d699a0947f2758c6b60d603d8cb7c"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_ROUTE_SWLOCATION_LOC3" ref="g299d699a0947f2758c6b60d603d8cb7c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_ROUTE_SWLOCATION_LOC3&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC3 for GPIO_ROUTE 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01050">1050</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g06f8dae6e57a72bc7b4462653aaea13e"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_ROUTE_SWLOCATION_MASK" ref="g06f8dae6e57a72bc7b4462653aaea13e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_ROUTE_SWLOCATION_MASK&nbsp;&nbsp;&nbsp;0x300UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for GPIO_SWLOCATION 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01045">1045</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g6511e1c6738a713b9a47f7a14ba561d4"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_ROUTE_SWLOCATION_SHIFT" ref="g6511e1c6738a713b9a47f7a14ba561d4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_ROUTE_SWLOCATION_SHIFT&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for GPIO_SWLOCATION 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01044">1044</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g26b32bedbe4ac6d32c46ca4c22ba3186"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_ROUTE_SWOPEN_DEFAULT" ref="g26b32bedbe4ac6d32c46ca4c22ba3186" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_ROUTE_SWOPEN_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for GPIO_ROUTE 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01042">1042</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g9dba198bb5bdc670de6afa6e668d6e75"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_ROUTE_SWOPEN_MASK" ref="g9dba198bb5bdc670de6afa6e668d6e75" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_ROUTE_SWOPEN_MASK&nbsp;&nbsp;&nbsp;0x4UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for GPIO_SWOPEN 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01041">1041</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g94ff78e2551aaaf5b18f27929dce1643"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_ROUTE_SWOPEN_SHIFT" ref="g94ff78e2551aaaf5b18f27929dce1643" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_ROUTE_SWOPEN_SHIFT&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for GPIO_SWOPEN 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01040">1040</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g994ed9b86ed0b6b5d649cf49abe69e2b"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_ROUTE_TCLKPEN_DEFAULT" ref="g994ed9b86ed0b6b5d649cf49abe69e2b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_ROUTE_TCLKPEN_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for GPIO_ROUTE 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01059">1059</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g5af1ce06cafc51acbfb57d78ad1ce25e"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_ROUTE_TCLKPEN_MASK" ref="g5af1ce06cafc51acbfb57d78ad1ce25e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_ROUTE_TCLKPEN_MASK&nbsp;&nbsp;&nbsp;0x1000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for GPIO_TCLKPEN 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01058">1058</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g9c72556bc6febed20fd97e362afb9e6c"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_ROUTE_TCLKPEN_SHIFT" ref="g9c72556bc6febed20fd97e362afb9e6c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_ROUTE_TCLKPEN_SHIFT&nbsp;&nbsp;&nbsp;12          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for GPIO_TCLKPEN 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01057">1057</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gda980cb9c0b67b106362cf43f190d732"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_ROUTE_TD0PEN_DEFAULT" ref="gda980cb9c0b67b106362cf43f190d732" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_ROUTE_TD0PEN_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for GPIO_ROUTE 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01064">1064</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g34f2185d220caeb1c6622db509c0366f"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_ROUTE_TD0PEN_MASK" ref="g34f2185d220caeb1c6622db509c0366f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_ROUTE_TD0PEN_MASK&nbsp;&nbsp;&nbsp;0x2000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for GPIO_TD0PEN 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01063">1063</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g894011945d2ae189990baa6515341315"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_ROUTE_TD0PEN_SHIFT" ref="g894011945d2ae189990baa6515341315" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_ROUTE_TD0PEN_SHIFT&nbsp;&nbsp;&nbsp;13          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for GPIO_TD0PEN 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01062">1062</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gacaa1f81aba3c6af07302cbe34369223"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_ROUTE_TD1PEN_DEFAULT" ref="gacaa1f81aba3c6af07302cbe34369223" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_ROUTE_TD1PEN_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for GPIO_ROUTE 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01069">1069</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g19a4e0d1ca9902bc1a4b7f796b57faae"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_ROUTE_TD1PEN_MASK" ref="g19a4e0d1ca9902bc1a4b7f796b57faae" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_ROUTE_TD1PEN_MASK&nbsp;&nbsp;&nbsp;0x4000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for GPIO_TD1PEN 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01068">1068</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g066590919c5f2a897e8e8125f4c34f98"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_ROUTE_TD1PEN_SHIFT" ref="g066590919c5f2a897e8e8125f4c34f98" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_ROUTE_TD1PEN_SHIFT&nbsp;&nbsp;&nbsp;14          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for GPIO_TD1PEN 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01067">1067</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g13718832e049f6458ea08850e1ea77a9"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_ROUTE_TD2PEN_DEFAULT" ref="g13718832e049f6458ea08850e1ea77a9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_ROUTE_TD2PEN_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for GPIO_ROUTE 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01074">1074</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g2e79952fcda543d87e244bf884a930dc"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_ROUTE_TD2PEN_MASK" ref="g2e79952fcda543d87e244bf884a930dc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_ROUTE_TD2PEN_MASK&nbsp;&nbsp;&nbsp;0x8000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for GPIO_TD2PEN 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01073">1073</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g78ac13c1d6dc3aecc39f78b7a26a47d1"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_ROUTE_TD2PEN_SHIFT" ref="g78ac13c1d6dc3aecc39f78b7a26a47d1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_ROUTE_TD2PEN_SHIFT&nbsp;&nbsp;&nbsp;15          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for GPIO_TD2PEN 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01072">1072</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gadf82b7d5f9e20973636203016a22c4a"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_ROUTE_TD3PEN_DEFAULT" ref="gadf82b7d5f9e20973636203016a22c4a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_ROUTE_TD3PEN_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for GPIO_ROUTE 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01079">1079</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gc48fe491c175fd4c836e4af359015583"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_ROUTE_TD3PEN_MASK" ref="gc48fe491c175fd4c836e4af359015583" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_ROUTE_TD3PEN_MASK&nbsp;&nbsp;&nbsp;0x10000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for GPIO_TD3PEN 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01078">1078</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gd02daa48d65dd8eb430246d2b448b934"></a><!-- doxytag: member="efm32gg_gpio.h::_GPIO_ROUTE_TD3PEN_SHIFT" ref="gd02daa48d65dd8eb430246d2b448b934" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_ROUTE_TD3PEN_SHIFT&nbsp;&nbsp;&nbsp;16          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for GPIO_TD3PEN 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01077">1077</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g7bf603b4eef5886c42985eac58dc0a5a"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_CMD_EM4WUCLR" ref="g7bf603b4eef5886c42985eac58dc0a5a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CMD_EM4WUCLR&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
EM4 Wake-up clear 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01136">1136</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g74c65e73fbea8d20416b92e312b34283"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_CMD_EM4WUCLR_DEFAULT" ref="g74c65e73fbea8d20416b92e312b34283" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CMD_EM4WUCLR_DEFAULT&nbsp;&nbsp;&nbsp;(_GPIO_CMD_EM4WUCLR_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for GPIO_CMD 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01140">1140</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gac83a8d04eb1bd0df554479b350d8985"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_CTRL_EM4RET" ref="gac83a8d04eb1bd0df554479b350d8985" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CTRL_EM4RET&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Enable EM4 retention 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01127">1127</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gb9904c99920855726a8e40a522f12bbc"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_CTRL_EM4RET_DEFAULT" ref="gb9904c99920855726a8e40a522f12bbc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CTRL_EM4RET_DEFAULT&nbsp;&nbsp;&nbsp;(_GPIO_CTRL_EM4RET_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for GPIO_CTRL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01131">1131</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g85119e1253e04bf487c10a92c2057742"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EM4WUCAUSE_EM4WUCAUSE_A0" ref="g85119e1253e04bf487c10a92c2057742" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EM4WUCAUSE_EM4WUCAUSE_A0&nbsp;&nbsp;&nbsp;(_GPIO_EM4WUCAUSE_EM4WUCAUSE_A0 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode A0 for GPIO_EM4WUCAUSE 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01195">1195</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g43008d5337e350cd1ac2d742cabcb624"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EM4WUCAUSE_EM4WUCAUSE_A6" ref="g43008d5337e350cd1ac2d742cabcb624" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EM4WUCAUSE_EM4WUCAUSE_A6&nbsp;&nbsp;&nbsp;(_GPIO_EM4WUCAUSE_EM4WUCAUSE_A6 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode A6 for GPIO_EM4WUCAUSE 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01196">1196</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g625d368e04cbcdbb9d3137179e471517"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EM4WUCAUSE_EM4WUCAUSE_C9" ref="g625d368e04cbcdbb9d3137179e471517" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EM4WUCAUSE_EM4WUCAUSE_C9&nbsp;&nbsp;&nbsp;(_GPIO_EM4WUCAUSE_EM4WUCAUSE_C9 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode C9 for GPIO_EM4WUCAUSE 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01197">1197</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g4ec5d129d9366efd0491237a0b343f2f"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EM4WUCAUSE_EM4WUCAUSE_DEFAULT" ref="g4ec5d129d9366efd0491237a0b343f2f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EM4WUCAUSE_EM4WUCAUSE_DEFAULT&nbsp;&nbsp;&nbsp;(_GPIO_EM4WUCAUSE_EM4WUCAUSE_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for GPIO_EM4WUCAUSE 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01194">1194</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g725336672f8191f1ae8ac37f32911052"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EM4WUCAUSE_EM4WUCAUSE_E13" ref="g725336672f8191f1ae8ac37f32911052" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EM4WUCAUSE_EM4WUCAUSE_E13&nbsp;&nbsp;&nbsp;(_GPIO_EM4WUCAUSE_EM4WUCAUSE_E13 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode E13 for GPIO_EM4WUCAUSE 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01200">1200</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gac3147206abe3eb717d81ea839357d74"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EM4WUCAUSE_EM4WUCAUSE_F1" ref="gac3147206abe3eb717d81ea839357d74" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EM4WUCAUSE_EM4WUCAUSE_F1&nbsp;&nbsp;&nbsp;(_GPIO_EM4WUCAUSE_EM4WUCAUSE_F1 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode F1 for GPIO_EM4WUCAUSE 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01198">1198</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gf890adf8e7f6ad85b6220d01d3d7a4e6"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EM4WUCAUSE_EM4WUCAUSE_F2" ref="gf890adf8e7f6ad85b6220d01d3d7a4e6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EM4WUCAUSE_EM4WUCAUSE_F2&nbsp;&nbsp;&nbsp;(_GPIO_EM4WUCAUSE_EM4WUCAUSE_F2 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode F2 for GPIO_EM4WUCAUSE 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01199">1199</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gede87d354b30d887071630df15de84ef"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EM4WUEN_EM4WUEN_A0" ref="gede87d354b30d887071630df15de84ef" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EM4WUEN_EM4WUEN_A0&nbsp;&nbsp;&nbsp;(_GPIO_EM4WUEN_EM4WUEN_A0 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode A0 for GPIO_EM4WUEN 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01155">1155</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gbbb315ad0574d70f883e697989bdeed3"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EM4WUEN_EM4WUEN_A6" ref="gbbb315ad0574d70f883e697989bdeed3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EM4WUEN_EM4WUEN_A6&nbsp;&nbsp;&nbsp;(_GPIO_EM4WUEN_EM4WUEN_A6 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode A6 for GPIO_EM4WUEN 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01156">1156</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g6c63e5a6c4e31b646095cd2eef191aee"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EM4WUEN_EM4WUEN_C9" ref="g6c63e5a6c4e31b646095cd2eef191aee" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EM4WUEN_EM4WUEN_C9&nbsp;&nbsp;&nbsp;(_GPIO_EM4WUEN_EM4WUEN_C9 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode C9 for GPIO_EM4WUEN 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01157">1157</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gc6a4f2699b92b9874d521460dad3f075"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EM4WUEN_EM4WUEN_DEFAULT" ref="gc6a4f2699b92b9874d521460dad3f075" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EM4WUEN_EM4WUEN_DEFAULT&nbsp;&nbsp;&nbsp;(_GPIO_EM4WUEN_EM4WUEN_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for GPIO_EM4WUEN 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01154">1154</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gd965f07955b6a064c3cd3d2e68c7ce5f"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EM4WUEN_EM4WUEN_E13" ref="gd965f07955b6a064c3cd3d2e68c7ce5f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EM4WUEN_EM4WUEN_E13&nbsp;&nbsp;&nbsp;(_GPIO_EM4WUEN_EM4WUEN_E13 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode E13 for GPIO_EM4WUEN 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01160">1160</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g3782132ff19c13d9a0de19e3bbe277ca"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EM4WUEN_EM4WUEN_F1" ref="g3782132ff19c13d9a0de19e3bbe277ca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EM4WUEN_EM4WUEN_F1&nbsp;&nbsp;&nbsp;(_GPIO_EM4WUEN_EM4WUEN_F1 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode F1 for GPIO_EM4WUEN 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01158">1158</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g7be59924a0fbe05f515ffe1957f6413f"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EM4WUEN_EM4WUEN_F2" ref="g7be59924a0fbe05f515ffe1957f6413f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EM4WUEN_EM4WUEN_F2&nbsp;&nbsp;&nbsp;(_GPIO_EM4WUEN_EM4WUEN_F2 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode F2 for GPIO_EM4WUEN 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01159">1159</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gfd11fa0dce47df180ecda4acc256a3d2"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EM4WUPOL_EM4WUPOL_A0" ref="gfd11fa0dce47df180ecda4acc256a3d2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EM4WUPOL_EM4WUPOL_A0&nbsp;&nbsp;&nbsp;(_GPIO_EM4WUPOL_EM4WUPOL_A0 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode A0 for GPIO_EM4WUPOL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01175">1175</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g887ae5d458c1195d9f77a2e226ead0b8"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EM4WUPOL_EM4WUPOL_A6" ref="g887ae5d458c1195d9f77a2e226ead0b8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EM4WUPOL_EM4WUPOL_A6&nbsp;&nbsp;&nbsp;(_GPIO_EM4WUPOL_EM4WUPOL_A6 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode A6 for GPIO_EM4WUPOL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01176">1176</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g42f94bc05ac30f6f315802f7451dbad6"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EM4WUPOL_EM4WUPOL_C9" ref="g42f94bc05ac30f6f315802f7451dbad6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EM4WUPOL_EM4WUPOL_C9&nbsp;&nbsp;&nbsp;(_GPIO_EM4WUPOL_EM4WUPOL_C9 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode C9 for GPIO_EM4WUPOL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01177">1177</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g7e9002d9da274816a6379303693944ee"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EM4WUPOL_EM4WUPOL_DEFAULT" ref="g7e9002d9da274816a6379303693944ee" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EM4WUPOL_EM4WUPOL_DEFAULT&nbsp;&nbsp;&nbsp;(_GPIO_EM4WUPOL_EM4WUPOL_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for GPIO_EM4WUPOL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01174">1174</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g4d49f9888a378bd8d700b31cbccf1404"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EM4WUPOL_EM4WUPOL_E13" ref="g4d49f9888a378bd8d700b31cbccf1404" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EM4WUPOL_EM4WUPOL_E13&nbsp;&nbsp;&nbsp;(_GPIO_EM4WUPOL_EM4WUPOL_E13 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode E13 for GPIO_EM4WUPOL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01180">1180</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g7843e33d319758f37e3f1d6836588a50"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EM4WUPOL_EM4WUPOL_F1" ref="g7843e33d319758f37e3f1d6836588a50" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EM4WUPOL_EM4WUPOL_F1&nbsp;&nbsp;&nbsp;(_GPIO_EM4WUPOL_EM4WUPOL_F1 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode F1 for GPIO_EM4WUPOL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01178">1178</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g51e012235b8bab5f3d6bb8d5a540d161"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EM4WUPOL_EM4WUPOL_F2" ref="g51e012235b8bab5f3d6bb8d5a540d161" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EM4WUPOL_EM4WUPOL_F2&nbsp;&nbsp;&nbsp;(_GPIO_EM4WUPOL_EM4WUPOL_F2 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode F2 for GPIO_EM4WUPOL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01179">1179</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g4b5860e7c100f8783ba21fac59c51b73"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EXTIFALL_EXTIFALL_DEFAULT" ref="g4b5860e7c100f8783ba21fac59c51b73" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIFALL_EXTIFALL_DEFAULT&nbsp;&nbsp;&nbsp;(_GPIO_EXTIFALL_EXTIFALL_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for GPIO_EXTIFALL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00992">992</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="ga038e0395384cb09a69acaa2c390d20c"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EXTIPSELH_EXTIPSEL10_DEFAULT" ref="ga038e0395384cb09a69acaa2c390d20c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELH_EXTIPSEL10_DEFAULT&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELH_EXTIPSEL10_DEFAULT &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for GPIO_EXTIPSELH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00890">890</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g8845e9684ffb2ed734e7fd6ebac673cc"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EXTIPSELH_EXTIPSEL10_PORTA" ref="g8845e9684ffb2ed734e7fd6ebac673cc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELH_EXTIPSEL10_PORTA&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELH_EXTIPSEL10_PORTA &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PORTA for GPIO_EXTIPSELH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00891">891</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g8ecae31796a7fe50c15841ed6f1a9df1"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EXTIPSELH_EXTIPSEL10_PORTB" ref="g8ecae31796a7fe50c15841ed6f1a9df1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELH_EXTIPSEL10_PORTB&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELH_EXTIPSEL10_PORTB &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PORTB for GPIO_EXTIPSELH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00892">892</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gd0bb50bc7f071a6bb256f4e694cd42b1"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EXTIPSELH_EXTIPSEL10_PORTC" ref="gd0bb50bc7f071a6bb256f4e694cd42b1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELH_EXTIPSEL10_PORTC&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELH_EXTIPSEL10_PORTC &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PORTC for GPIO_EXTIPSELH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00893">893</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g672c6841033522a38dee5cb0a68a4a0e"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EXTIPSELH_EXTIPSEL10_PORTD" ref="g672c6841033522a38dee5cb0a68a4a0e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELH_EXTIPSEL10_PORTD&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELH_EXTIPSEL10_PORTD &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PORTD for GPIO_EXTIPSELH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00894">894</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g68384f244985fe95795a1981e04bae31"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EXTIPSELH_EXTIPSEL10_PORTE" ref="g68384f244985fe95795a1981e04bae31" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELH_EXTIPSEL10_PORTE&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELH_EXTIPSEL10_PORTE &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PORTE for GPIO_EXTIPSELH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00895">895</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="ge6fb8694d988191fce682ba0b180be37"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EXTIPSELH_EXTIPSEL10_PORTF" ref="ge6fb8694d988191fce682ba0b180be37" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELH_EXTIPSEL10_PORTF&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELH_EXTIPSEL10_PORTF &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PORTF for GPIO_EXTIPSELH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00896">896</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gdf20bf3ee63d5f0e34908719540e10b6"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EXTIPSELH_EXTIPSEL11_DEFAULT" ref="gdf20bf3ee63d5f0e34908719540e10b6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELH_EXTIPSEL11_DEFAULT&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELH_EXTIPSEL11_DEFAULT &lt;&lt; 12)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for GPIO_EXTIPSELH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00906">906</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g8793993525caafd2919de36738e7320a"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EXTIPSELH_EXTIPSEL11_PORTA" ref="g8793993525caafd2919de36738e7320a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELH_EXTIPSEL11_PORTA&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELH_EXTIPSEL11_PORTA &lt;&lt; 12)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PORTA for GPIO_EXTIPSELH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00907">907</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g17802a02825398284c7feeddfb9ff063"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EXTIPSELH_EXTIPSEL11_PORTB" ref="g17802a02825398284c7feeddfb9ff063" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELH_EXTIPSEL11_PORTB&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELH_EXTIPSEL11_PORTB &lt;&lt; 12)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PORTB for GPIO_EXTIPSELH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00908">908</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gce756dace2d914d6eab74201baf66950"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EXTIPSELH_EXTIPSEL11_PORTC" ref="gce756dace2d914d6eab74201baf66950" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELH_EXTIPSEL11_PORTC&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELH_EXTIPSEL11_PORTC &lt;&lt; 12)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PORTC for GPIO_EXTIPSELH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00909">909</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g50925c18fe673d845e39bfa886a714b7"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EXTIPSELH_EXTIPSEL11_PORTD" ref="g50925c18fe673d845e39bfa886a714b7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELH_EXTIPSEL11_PORTD&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELH_EXTIPSEL11_PORTD &lt;&lt; 12)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PORTD for GPIO_EXTIPSELH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00910">910</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g7b6b66460f20fbd71a2cb76cd6542608"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EXTIPSELH_EXTIPSEL11_PORTE" ref="g7b6b66460f20fbd71a2cb76cd6542608" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELH_EXTIPSEL11_PORTE&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELH_EXTIPSEL11_PORTE &lt;&lt; 12)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PORTE for GPIO_EXTIPSELH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00911">911</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gd1567343333657c1be1718146e9ea0df"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EXTIPSELH_EXTIPSEL11_PORTF" ref="gd1567343333657c1be1718146e9ea0df" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELH_EXTIPSEL11_PORTF&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELH_EXTIPSEL11_PORTF &lt;&lt; 12)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PORTF for GPIO_EXTIPSELH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00912">912</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g717ee798090e17f8ee1b072a753f3043"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EXTIPSELH_EXTIPSEL12_DEFAULT" ref="g717ee798090e17f8ee1b072a753f3043" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELH_EXTIPSEL12_DEFAULT&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELH_EXTIPSEL12_DEFAULT &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for GPIO_EXTIPSELH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00922">922</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g718694f42c7740928d82d6b465c5e5eb"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EXTIPSELH_EXTIPSEL12_PORTA" ref="g718694f42c7740928d82d6b465c5e5eb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELH_EXTIPSEL12_PORTA&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELH_EXTIPSEL12_PORTA &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PORTA for GPIO_EXTIPSELH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00923">923</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g11f143198fda70a32aec31e621ce4341"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EXTIPSELH_EXTIPSEL12_PORTB" ref="g11f143198fda70a32aec31e621ce4341" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELH_EXTIPSEL12_PORTB&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELH_EXTIPSEL12_PORTB &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PORTB for GPIO_EXTIPSELH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00924">924</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g2698af84163c0053fcc77b4a54a50276"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EXTIPSELH_EXTIPSEL12_PORTC" ref="g2698af84163c0053fcc77b4a54a50276" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELH_EXTIPSEL12_PORTC&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELH_EXTIPSEL12_PORTC &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PORTC for GPIO_EXTIPSELH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00925">925</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g8578d08a308ce1147ec9257e41a700f1"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EXTIPSELH_EXTIPSEL12_PORTD" ref="g8578d08a308ce1147ec9257e41a700f1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELH_EXTIPSEL12_PORTD&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELH_EXTIPSEL12_PORTD &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PORTD for GPIO_EXTIPSELH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00926">926</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g35eb81d45e405ad74642321080a377ad"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EXTIPSELH_EXTIPSEL12_PORTE" ref="g35eb81d45e405ad74642321080a377ad" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELH_EXTIPSEL12_PORTE&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELH_EXTIPSEL12_PORTE &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PORTE for GPIO_EXTIPSELH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00927">927</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g75fe1c80dbdf02ef8ea1789589caf757"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EXTIPSELH_EXTIPSEL12_PORTF" ref="g75fe1c80dbdf02ef8ea1789589caf757" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELH_EXTIPSEL12_PORTF&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELH_EXTIPSEL12_PORTF &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PORTF for GPIO_EXTIPSELH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00928">928</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g69cea13da9735a76761b076af1c4ceb1"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EXTIPSELH_EXTIPSEL13_DEFAULT" ref="g69cea13da9735a76761b076af1c4ceb1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELH_EXTIPSEL13_DEFAULT&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELH_EXTIPSEL13_DEFAULT &lt;&lt; 20)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for GPIO_EXTIPSELH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00938">938</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g88a1b42b713a614863509a7e3ba229f9"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EXTIPSELH_EXTIPSEL13_PORTA" ref="g88a1b42b713a614863509a7e3ba229f9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELH_EXTIPSEL13_PORTA&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELH_EXTIPSEL13_PORTA &lt;&lt; 20)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PORTA for GPIO_EXTIPSELH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00939">939</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gc01d5ee1567c2da0ef0f84210b561d02"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EXTIPSELH_EXTIPSEL13_PORTB" ref="gc01d5ee1567c2da0ef0f84210b561d02" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELH_EXTIPSEL13_PORTB&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELH_EXTIPSEL13_PORTB &lt;&lt; 20)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PORTB for GPIO_EXTIPSELH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00940">940</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g09947f9ac5b60386ab278c7bf8f8ec46"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EXTIPSELH_EXTIPSEL13_PORTC" ref="g09947f9ac5b60386ab278c7bf8f8ec46" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELH_EXTIPSEL13_PORTC&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELH_EXTIPSEL13_PORTC &lt;&lt; 20)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PORTC for GPIO_EXTIPSELH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00941">941</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g63f4f1d41fdc937f4f444e9051497c31"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EXTIPSELH_EXTIPSEL13_PORTD" ref="g63f4f1d41fdc937f4f444e9051497c31" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELH_EXTIPSEL13_PORTD&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELH_EXTIPSEL13_PORTD &lt;&lt; 20)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PORTD for GPIO_EXTIPSELH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00942">942</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g5ab044e41f72f8e8a4562d8acc6a187b"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EXTIPSELH_EXTIPSEL13_PORTE" ref="g5ab044e41f72f8e8a4562d8acc6a187b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELH_EXTIPSEL13_PORTE&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELH_EXTIPSEL13_PORTE &lt;&lt; 20)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PORTE for GPIO_EXTIPSELH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00943">943</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gec7fafed7f1ac084f181642f779af2b0"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EXTIPSELH_EXTIPSEL13_PORTF" ref="gec7fafed7f1ac084f181642f779af2b0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELH_EXTIPSEL13_PORTF&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELH_EXTIPSEL13_PORTF &lt;&lt; 20)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PORTF for GPIO_EXTIPSELH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00944">944</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gddd5e199728349bb72488e748c33d07e"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EXTIPSELH_EXTIPSEL14_DEFAULT" ref="gddd5e199728349bb72488e748c33d07e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELH_EXTIPSEL14_DEFAULT&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELH_EXTIPSEL14_DEFAULT &lt;&lt; 24)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for GPIO_EXTIPSELH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00954">954</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g712b40c34cfbf31f3b4b57dfb028ad2a"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EXTIPSELH_EXTIPSEL14_PORTA" ref="g712b40c34cfbf31f3b4b57dfb028ad2a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELH_EXTIPSEL14_PORTA&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELH_EXTIPSEL14_PORTA &lt;&lt; 24)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PORTA for GPIO_EXTIPSELH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00955">955</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g7fab9b366dfdfd6c2934690257edfad0"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EXTIPSELH_EXTIPSEL14_PORTB" ref="g7fab9b366dfdfd6c2934690257edfad0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELH_EXTIPSEL14_PORTB&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELH_EXTIPSEL14_PORTB &lt;&lt; 24)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PORTB for GPIO_EXTIPSELH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00956">956</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gb8132cf0c9ce7572ed0e22adc96fb4cf"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EXTIPSELH_EXTIPSEL14_PORTC" ref="gb8132cf0c9ce7572ed0e22adc96fb4cf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELH_EXTIPSEL14_PORTC&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELH_EXTIPSEL14_PORTC &lt;&lt; 24)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PORTC for GPIO_EXTIPSELH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00957">957</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="geb52bae5ce42064cc5e4cba557d73520"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EXTIPSELH_EXTIPSEL14_PORTD" ref="geb52bae5ce42064cc5e4cba557d73520" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELH_EXTIPSEL14_PORTD&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELH_EXTIPSEL14_PORTD &lt;&lt; 24)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PORTD for GPIO_EXTIPSELH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00958">958</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g626056d0505582b75feb1eb3411d6341"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EXTIPSELH_EXTIPSEL14_PORTE" ref="g626056d0505582b75feb1eb3411d6341" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELH_EXTIPSEL14_PORTE&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELH_EXTIPSEL14_PORTE &lt;&lt; 24)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PORTE for GPIO_EXTIPSELH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00959">959</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gf6cd9dc21affeeb3c1a12600a546815f"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EXTIPSELH_EXTIPSEL14_PORTF" ref="gf6cd9dc21affeeb3c1a12600a546815f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELH_EXTIPSEL14_PORTF&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELH_EXTIPSEL14_PORTF &lt;&lt; 24)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PORTF for GPIO_EXTIPSELH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00960">960</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g92f0f98ae4864c6ff577391866f8f441"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EXTIPSELH_EXTIPSEL15_DEFAULT" ref="g92f0f98ae4864c6ff577391866f8f441" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELH_EXTIPSEL15_DEFAULT&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELH_EXTIPSEL15_DEFAULT &lt;&lt; 28)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for GPIO_EXTIPSELH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00970">970</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g96b5b340dd2c63f4104fba10169df31b"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EXTIPSELH_EXTIPSEL15_PORTA" ref="g96b5b340dd2c63f4104fba10169df31b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELH_EXTIPSEL15_PORTA&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELH_EXTIPSEL15_PORTA &lt;&lt; 28)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PORTA for GPIO_EXTIPSELH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00971">971</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gac7513bc7150117a54f3c8b1c96dd439"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EXTIPSELH_EXTIPSEL15_PORTB" ref="gac7513bc7150117a54f3c8b1c96dd439" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELH_EXTIPSEL15_PORTB&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELH_EXTIPSEL15_PORTB &lt;&lt; 28)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PORTB for GPIO_EXTIPSELH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00972">972</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g73a352c3863dc77c3da84e1577529bd2"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EXTIPSELH_EXTIPSEL15_PORTC" ref="g73a352c3863dc77c3da84e1577529bd2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELH_EXTIPSEL15_PORTC&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELH_EXTIPSEL15_PORTC &lt;&lt; 28)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PORTC for GPIO_EXTIPSELH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00973">973</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gacf7fd04957dc6011ad0f245407d6875"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EXTIPSELH_EXTIPSEL15_PORTD" ref="gacf7fd04957dc6011ad0f245407d6875" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELH_EXTIPSEL15_PORTD&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELH_EXTIPSEL15_PORTD &lt;&lt; 28)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PORTD for GPIO_EXTIPSELH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00974">974</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g987f8181eef3b3b5dac27b3374c14e59"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EXTIPSELH_EXTIPSEL15_PORTE" ref="g987f8181eef3b3b5dac27b3374c14e59" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELH_EXTIPSEL15_PORTE&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELH_EXTIPSEL15_PORTE &lt;&lt; 28)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PORTE for GPIO_EXTIPSELH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00975">975</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g2541d8fa41783c34b410735ebb32e931"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EXTIPSELH_EXTIPSEL15_PORTF" ref="g2541d8fa41783c34b410735ebb32e931" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELH_EXTIPSEL15_PORTF&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELH_EXTIPSEL15_PORTF &lt;&lt; 28)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PORTF for GPIO_EXTIPSELH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00976">976</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g8b1c1d44a503d4fe566ad5c1d942cbe8"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EXTIPSELH_EXTIPSEL8_DEFAULT" ref="g8b1c1d44a503d4fe566ad5c1d942cbe8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELH_EXTIPSEL8_DEFAULT&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELH_EXTIPSEL8_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for GPIO_EXTIPSELH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00858">858</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gf530abb351075b255a4e8c139d1a9b27"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EXTIPSELH_EXTIPSEL8_PORTA" ref="gf530abb351075b255a4e8c139d1a9b27" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELH_EXTIPSEL8_PORTA&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELH_EXTIPSEL8_PORTA &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PORTA for GPIO_EXTIPSELH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00859">859</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g49cf9ef1d68ba96f202a9b3fd53e59a6"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EXTIPSELH_EXTIPSEL8_PORTB" ref="g49cf9ef1d68ba96f202a9b3fd53e59a6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELH_EXTIPSEL8_PORTB&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELH_EXTIPSEL8_PORTB &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PORTB for GPIO_EXTIPSELH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00860">860</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g84052d2a2c0f78cb8c571d855d1dab3f"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EXTIPSELH_EXTIPSEL8_PORTC" ref="g84052d2a2c0f78cb8c571d855d1dab3f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELH_EXTIPSEL8_PORTC&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELH_EXTIPSEL8_PORTC &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PORTC for GPIO_EXTIPSELH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00861">861</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g2c2b4f0d3114cd3f8cdb8b0fd6fbcc23"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EXTIPSELH_EXTIPSEL8_PORTD" ref="g2c2b4f0d3114cd3f8cdb8b0fd6fbcc23" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELH_EXTIPSEL8_PORTD&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELH_EXTIPSEL8_PORTD &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PORTD for GPIO_EXTIPSELH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00862">862</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g1b1f85f195b3d88cd3769df6cf2c2ab4"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EXTIPSELH_EXTIPSEL8_PORTE" ref="g1b1f85f195b3d88cd3769df6cf2c2ab4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELH_EXTIPSEL8_PORTE&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELH_EXTIPSEL8_PORTE &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PORTE for GPIO_EXTIPSELH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00863">863</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g9fa910b046dc58b086454499c5dc0308"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EXTIPSELH_EXTIPSEL8_PORTF" ref="g9fa910b046dc58b086454499c5dc0308" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELH_EXTIPSEL8_PORTF&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELH_EXTIPSEL8_PORTF &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PORTF for GPIO_EXTIPSELH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00864">864</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gd1654e68289e0cbe8ffe02db42a9e9a7"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EXTIPSELH_EXTIPSEL9_DEFAULT" ref="gd1654e68289e0cbe8ffe02db42a9e9a7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELH_EXTIPSEL9_DEFAULT&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELH_EXTIPSEL9_DEFAULT &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for GPIO_EXTIPSELH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00874">874</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gb19c2bf7f0ae40ba2932b898f6e450db"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EXTIPSELH_EXTIPSEL9_PORTA" ref="gb19c2bf7f0ae40ba2932b898f6e450db" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELH_EXTIPSEL9_PORTA&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELH_EXTIPSEL9_PORTA &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PORTA for GPIO_EXTIPSELH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00875">875</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g2b65cc378b34a7ffa6f49b73b4eed0e3"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EXTIPSELH_EXTIPSEL9_PORTB" ref="g2b65cc378b34a7ffa6f49b73b4eed0e3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELH_EXTIPSEL9_PORTB&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELH_EXTIPSEL9_PORTB &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PORTB for GPIO_EXTIPSELH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00876">876</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g7bfc74da4c59d6b4fa8df645a9b5d554"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EXTIPSELH_EXTIPSEL9_PORTC" ref="g7bfc74da4c59d6b4fa8df645a9b5d554" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELH_EXTIPSEL9_PORTC&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELH_EXTIPSEL9_PORTC &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PORTC for GPIO_EXTIPSELH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00877">877</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g7727c433344083ad7dc385e7c49bf91e"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EXTIPSELH_EXTIPSEL9_PORTD" ref="g7727c433344083ad7dc385e7c49bf91e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELH_EXTIPSEL9_PORTD&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELH_EXTIPSEL9_PORTD &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PORTD for GPIO_EXTIPSELH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00878">878</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g5d9f1eb58764c5ab3536d1d567f1c002"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EXTIPSELH_EXTIPSEL9_PORTE" ref="g5d9f1eb58764c5ab3536d1d567f1c002" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELH_EXTIPSEL9_PORTE&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELH_EXTIPSEL9_PORTE &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PORTE for GPIO_EXTIPSELH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00879">879</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gd7e64634781048146c680ccff9b5a309"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EXTIPSELH_EXTIPSEL9_PORTF" ref="gd7e64634781048146c680ccff9b5a309" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELH_EXTIPSEL9_PORTF&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELH_EXTIPSEL9_PORTF &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PORTF for GPIO_EXTIPSELH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00880">880</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g43bfedc1037df4a4776a689eac36203d"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EXTIPSELL_EXTIPSEL0_DEFAULT" ref="g43bfedc1037df4a4776a689eac36203d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELL_EXTIPSEL0_DEFAULT&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELL_EXTIPSEL0_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for GPIO_EXTIPSELL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00726">726</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g3dfacbdbd94c844c815ac48decadbd03"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EXTIPSELL_EXTIPSEL0_PORTA" ref="g3dfacbdbd94c844c815ac48decadbd03" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELL_EXTIPSEL0_PORTA&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELL_EXTIPSEL0_PORTA &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PORTA for GPIO_EXTIPSELL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00727">727</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="ga183f9322bb91e757cb1c117f3f24dee"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EXTIPSELL_EXTIPSEL0_PORTB" ref="ga183f9322bb91e757cb1c117f3f24dee" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELL_EXTIPSEL0_PORTB&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELL_EXTIPSEL0_PORTB &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PORTB for GPIO_EXTIPSELL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00728">728</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g9a4905e8c655b1e7f328a4ba5858d705"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EXTIPSELL_EXTIPSEL0_PORTC" ref="g9a4905e8c655b1e7f328a4ba5858d705" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELL_EXTIPSEL0_PORTC&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELL_EXTIPSEL0_PORTC &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PORTC for GPIO_EXTIPSELL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00729">729</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g1ca244534d7460d36cea304f2ab2d607"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EXTIPSELL_EXTIPSEL0_PORTD" ref="g1ca244534d7460d36cea304f2ab2d607" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELL_EXTIPSEL0_PORTD&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELL_EXTIPSEL0_PORTD &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PORTD for GPIO_EXTIPSELL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00730">730</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g3eddc8ed8884d3144dfada765d816935"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EXTIPSELL_EXTIPSEL0_PORTE" ref="g3eddc8ed8884d3144dfada765d816935" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELL_EXTIPSEL0_PORTE&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELL_EXTIPSEL0_PORTE &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PORTE for GPIO_EXTIPSELL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00731">731</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gcd9952642599833a076126fe90c52895"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EXTIPSELL_EXTIPSEL0_PORTF" ref="gcd9952642599833a076126fe90c52895" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELL_EXTIPSEL0_PORTF&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELL_EXTIPSEL0_PORTF &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PORTF for GPIO_EXTIPSELL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00732">732</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g02ab6498f34abb811fec66851a0ca010"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EXTIPSELL_EXTIPSEL1_DEFAULT" ref="g02ab6498f34abb811fec66851a0ca010" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELL_EXTIPSEL1_DEFAULT&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELL_EXTIPSEL1_DEFAULT &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for GPIO_EXTIPSELL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00742">742</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g9946f2fd784f71e602891ab88b329d39"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EXTIPSELL_EXTIPSEL1_PORTA" ref="g9946f2fd784f71e602891ab88b329d39" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELL_EXTIPSEL1_PORTA&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELL_EXTIPSEL1_PORTA &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PORTA for GPIO_EXTIPSELL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00743">743</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g1501bbae66cdf0d95b74f6f29830d86f"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EXTIPSELL_EXTIPSEL1_PORTB" ref="g1501bbae66cdf0d95b74f6f29830d86f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELL_EXTIPSEL1_PORTB&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELL_EXTIPSEL1_PORTB &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PORTB for GPIO_EXTIPSELL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00744">744</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g1af36bf41923773b73989a6a251fe9b5"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EXTIPSELL_EXTIPSEL1_PORTC" ref="g1af36bf41923773b73989a6a251fe9b5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELL_EXTIPSEL1_PORTC&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELL_EXTIPSEL1_PORTC &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PORTC for GPIO_EXTIPSELL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00745">745</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g12fef9e95d543f8ae1292c0fc36e42a7"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EXTIPSELL_EXTIPSEL1_PORTD" ref="g12fef9e95d543f8ae1292c0fc36e42a7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELL_EXTIPSEL1_PORTD&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELL_EXTIPSEL1_PORTD &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PORTD for GPIO_EXTIPSELL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00746">746</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g166b705c87fc6d9dd264d6d347997460"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EXTIPSELL_EXTIPSEL1_PORTE" ref="g166b705c87fc6d9dd264d6d347997460" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELL_EXTIPSEL1_PORTE&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELL_EXTIPSEL1_PORTE &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PORTE for GPIO_EXTIPSELL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00747">747</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gd12535c79cbe31cf2f720f1918e5e2fa"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EXTIPSELL_EXTIPSEL1_PORTF" ref="gd12535c79cbe31cf2f720f1918e5e2fa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELL_EXTIPSEL1_PORTF&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELL_EXTIPSEL1_PORTF &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PORTF for GPIO_EXTIPSELL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00748">748</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g89268fa6d4a737ff49cc3ddba91735af"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EXTIPSELL_EXTIPSEL2_DEFAULT" ref="g89268fa6d4a737ff49cc3ddba91735af" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELL_EXTIPSEL2_DEFAULT&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELL_EXTIPSEL2_DEFAULT &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for GPIO_EXTIPSELL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00758">758</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g5b3791b1e4f5515bb4f0cb17c0584aa8"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EXTIPSELL_EXTIPSEL2_PORTA" ref="g5b3791b1e4f5515bb4f0cb17c0584aa8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELL_EXTIPSEL2_PORTA&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELL_EXTIPSEL2_PORTA &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PORTA for GPIO_EXTIPSELL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00759">759</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g42f36baf7cb3510f91a75c6308a5bfe5"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EXTIPSELL_EXTIPSEL2_PORTB" ref="g42f36baf7cb3510f91a75c6308a5bfe5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELL_EXTIPSEL2_PORTB&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELL_EXTIPSEL2_PORTB &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PORTB for GPIO_EXTIPSELL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00760">760</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gfe0224881c499d7607e9327a02975e7d"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EXTIPSELL_EXTIPSEL2_PORTC" ref="gfe0224881c499d7607e9327a02975e7d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELL_EXTIPSEL2_PORTC&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELL_EXTIPSEL2_PORTC &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PORTC for GPIO_EXTIPSELL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00761">761</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g0453a861146a462e556e1a1ac42600fc"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EXTIPSELL_EXTIPSEL2_PORTD" ref="g0453a861146a462e556e1a1ac42600fc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELL_EXTIPSEL2_PORTD&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELL_EXTIPSEL2_PORTD &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PORTD for GPIO_EXTIPSELL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00762">762</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g4fedb178793588461bcbcb480a94d2eb"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EXTIPSELL_EXTIPSEL2_PORTE" ref="g4fedb178793588461bcbcb480a94d2eb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELL_EXTIPSEL2_PORTE&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELL_EXTIPSEL2_PORTE &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PORTE for GPIO_EXTIPSELL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00763">763</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g992793c2a52c168671782d31d3f58376"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EXTIPSELL_EXTIPSEL2_PORTF" ref="g992793c2a52c168671782d31d3f58376" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELL_EXTIPSEL2_PORTF&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELL_EXTIPSEL2_PORTF &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PORTF for GPIO_EXTIPSELL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00764">764</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gf39c0c407684d54b43227866d0c09eea"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EXTIPSELL_EXTIPSEL3_DEFAULT" ref="gf39c0c407684d54b43227866d0c09eea" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELL_EXTIPSEL3_DEFAULT&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELL_EXTIPSEL3_DEFAULT &lt;&lt; 12)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for GPIO_EXTIPSELL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00774">774</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g104762b23dbccb6b475e68e4443a3ae4"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EXTIPSELL_EXTIPSEL3_PORTA" ref="g104762b23dbccb6b475e68e4443a3ae4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELL_EXTIPSEL3_PORTA&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELL_EXTIPSEL3_PORTA &lt;&lt; 12)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PORTA for GPIO_EXTIPSELL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00775">775</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gd86c83cc39a4afc5ca00dd1273f05fa3"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EXTIPSELL_EXTIPSEL3_PORTB" ref="gd86c83cc39a4afc5ca00dd1273f05fa3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELL_EXTIPSEL3_PORTB&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELL_EXTIPSEL3_PORTB &lt;&lt; 12)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PORTB for GPIO_EXTIPSELL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00776">776</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="ge880450c5cb6cc0c9362c2b987ee8828"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EXTIPSELL_EXTIPSEL3_PORTC" ref="ge880450c5cb6cc0c9362c2b987ee8828" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELL_EXTIPSEL3_PORTC&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELL_EXTIPSEL3_PORTC &lt;&lt; 12)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PORTC for GPIO_EXTIPSELL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00777">777</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gc9bcc0c5d4f7ca7a701288bcd53b5d68"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EXTIPSELL_EXTIPSEL3_PORTD" ref="gc9bcc0c5d4f7ca7a701288bcd53b5d68" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELL_EXTIPSEL3_PORTD&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELL_EXTIPSEL3_PORTD &lt;&lt; 12)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PORTD for GPIO_EXTIPSELL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00778">778</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g26b3e886803937a01656b9ad84cdc837"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EXTIPSELL_EXTIPSEL3_PORTE" ref="g26b3e886803937a01656b9ad84cdc837" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELL_EXTIPSEL3_PORTE&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELL_EXTIPSEL3_PORTE &lt;&lt; 12)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PORTE for GPIO_EXTIPSELL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00779">779</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g134fe8370adbd9d2a620092ef2a492d6"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EXTIPSELL_EXTIPSEL3_PORTF" ref="g134fe8370adbd9d2a620092ef2a492d6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELL_EXTIPSEL3_PORTF&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELL_EXTIPSEL3_PORTF &lt;&lt; 12)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PORTF for GPIO_EXTIPSELL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00780">780</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g74175e0973ba7a782d158fe57659195a"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EXTIPSELL_EXTIPSEL4_DEFAULT" ref="g74175e0973ba7a782d158fe57659195a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELL_EXTIPSEL4_DEFAULT&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELL_EXTIPSEL4_DEFAULT &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for GPIO_EXTIPSELL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00790">790</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g8672b0dc0679a097a12bd37b2aa45228"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EXTIPSELL_EXTIPSEL4_PORTA" ref="g8672b0dc0679a097a12bd37b2aa45228" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELL_EXTIPSEL4_PORTA&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELL_EXTIPSEL4_PORTA &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PORTA for GPIO_EXTIPSELL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00791">791</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gdd6efdb80f5d3522b6d90c735cbd3d88"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EXTIPSELL_EXTIPSEL4_PORTB" ref="gdd6efdb80f5d3522b6d90c735cbd3d88" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELL_EXTIPSEL4_PORTB&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELL_EXTIPSEL4_PORTB &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PORTB for GPIO_EXTIPSELL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00792">792</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g82a677bab26010dced1c18192035cbdd"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EXTIPSELL_EXTIPSEL4_PORTC" ref="g82a677bab26010dced1c18192035cbdd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELL_EXTIPSEL4_PORTC&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELL_EXTIPSEL4_PORTC &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PORTC for GPIO_EXTIPSELL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00793">793</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g20dea7d0014a497cd2a22091987ca65c"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EXTIPSELL_EXTIPSEL4_PORTD" ref="g20dea7d0014a497cd2a22091987ca65c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELL_EXTIPSEL4_PORTD&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELL_EXTIPSEL4_PORTD &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PORTD for GPIO_EXTIPSELL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00794">794</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gba7a729aec6e7753de155f159642e57f"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EXTIPSELL_EXTIPSEL4_PORTE" ref="gba7a729aec6e7753de155f159642e57f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELL_EXTIPSEL4_PORTE&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELL_EXTIPSEL4_PORTE &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PORTE for GPIO_EXTIPSELL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00795">795</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g0660bd45fc8db0fa3d2fe32159fd7032"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EXTIPSELL_EXTIPSEL4_PORTF" ref="g0660bd45fc8db0fa3d2fe32159fd7032" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELL_EXTIPSEL4_PORTF&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELL_EXTIPSEL4_PORTF &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PORTF for GPIO_EXTIPSELL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00796">796</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gefb6398089e0c7fe87e657ada9bfa1b0"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EXTIPSELL_EXTIPSEL5_DEFAULT" ref="gefb6398089e0c7fe87e657ada9bfa1b0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELL_EXTIPSEL5_DEFAULT&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELL_EXTIPSEL5_DEFAULT &lt;&lt; 20)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for GPIO_EXTIPSELL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00806">806</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g4375be7e1a0be961045680b5e641d961"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EXTIPSELL_EXTIPSEL5_PORTA" ref="g4375be7e1a0be961045680b5e641d961" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELL_EXTIPSEL5_PORTA&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELL_EXTIPSEL5_PORTA &lt;&lt; 20)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PORTA for GPIO_EXTIPSELL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00807">807</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g4afca87b51db6edb24f2ed341d5de6f9"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EXTIPSELL_EXTIPSEL5_PORTB" ref="g4afca87b51db6edb24f2ed341d5de6f9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELL_EXTIPSEL5_PORTB&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELL_EXTIPSEL5_PORTB &lt;&lt; 20)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PORTB for GPIO_EXTIPSELL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00808">808</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g014b7a25f0cdee8c0f4d672ac84e049f"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EXTIPSELL_EXTIPSEL5_PORTC" ref="g014b7a25f0cdee8c0f4d672ac84e049f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELL_EXTIPSEL5_PORTC&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELL_EXTIPSEL5_PORTC &lt;&lt; 20)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PORTC for GPIO_EXTIPSELL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00809">809</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g2425ece32a7e14f6a68a1667f1ef5883"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EXTIPSELL_EXTIPSEL5_PORTD" ref="g2425ece32a7e14f6a68a1667f1ef5883" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELL_EXTIPSEL5_PORTD&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELL_EXTIPSEL5_PORTD &lt;&lt; 20)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PORTD for GPIO_EXTIPSELL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00810">810</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gc82391836f8aa758342f779377f051a5"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EXTIPSELL_EXTIPSEL5_PORTE" ref="gc82391836f8aa758342f779377f051a5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELL_EXTIPSEL5_PORTE&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELL_EXTIPSEL5_PORTE &lt;&lt; 20)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PORTE for GPIO_EXTIPSELL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00811">811</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g46a79fcf127bc1db3708f82550e91256"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EXTIPSELL_EXTIPSEL5_PORTF" ref="g46a79fcf127bc1db3708f82550e91256" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELL_EXTIPSEL5_PORTF&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELL_EXTIPSEL5_PORTF &lt;&lt; 20)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PORTF for GPIO_EXTIPSELL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00812">812</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g279535628d2ef64b518aa1ad4a6f2e31"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EXTIPSELL_EXTIPSEL6_DEFAULT" ref="g279535628d2ef64b518aa1ad4a6f2e31" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELL_EXTIPSEL6_DEFAULT&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELL_EXTIPSEL6_DEFAULT &lt;&lt; 24)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for GPIO_EXTIPSELL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00822">822</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g2d2acfe8daf421879ccc44e8b4fd73d2"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EXTIPSELL_EXTIPSEL6_PORTA" ref="g2d2acfe8daf421879ccc44e8b4fd73d2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELL_EXTIPSEL6_PORTA&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELL_EXTIPSEL6_PORTA &lt;&lt; 24)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PORTA for GPIO_EXTIPSELL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00823">823</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gdcd5eda6bb3c3f320d16e2bcd5694e79"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EXTIPSELL_EXTIPSEL6_PORTB" ref="gdcd5eda6bb3c3f320d16e2bcd5694e79" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELL_EXTIPSEL6_PORTB&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELL_EXTIPSEL6_PORTB &lt;&lt; 24)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PORTB for GPIO_EXTIPSELL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00824">824</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="ge395cb15eb7619b5697c424eebb647ea"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EXTIPSELL_EXTIPSEL6_PORTC" ref="ge395cb15eb7619b5697c424eebb647ea" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELL_EXTIPSEL6_PORTC&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELL_EXTIPSEL6_PORTC &lt;&lt; 24)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PORTC for GPIO_EXTIPSELL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00825">825</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g9a5f4c8e977ed11bfb53d44d9c1702fa"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EXTIPSELL_EXTIPSEL6_PORTD" ref="g9a5f4c8e977ed11bfb53d44d9c1702fa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELL_EXTIPSEL6_PORTD&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELL_EXTIPSEL6_PORTD &lt;&lt; 24)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PORTD for GPIO_EXTIPSELL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00826">826</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gb79e9528e32847240e18064df7cbeca4"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EXTIPSELL_EXTIPSEL6_PORTE" ref="gb79e9528e32847240e18064df7cbeca4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELL_EXTIPSEL6_PORTE&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELL_EXTIPSEL6_PORTE &lt;&lt; 24)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PORTE for GPIO_EXTIPSELL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00827">827</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g2ffc3950655fcb2f45a25396a9f9baac"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EXTIPSELL_EXTIPSEL6_PORTF" ref="g2ffc3950655fcb2f45a25396a9f9baac" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELL_EXTIPSEL6_PORTF&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELL_EXTIPSEL6_PORTF &lt;&lt; 24)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PORTF for GPIO_EXTIPSELL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00828">828</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g670c9e43fd0cdb7b20cb2c6fa859e558"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EXTIPSELL_EXTIPSEL7_DEFAULT" ref="g670c9e43fd0cdb7b20cb2c6fa859e558" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELL_EXTIPSEL7_DEFAULT&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELL_EXTIPSEL7_DEFAULT &lt;&lt; 28)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for GPIO_EXTIPSELL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00838">838</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g515e8089e9ffbbb62fb4150640bb2f6b"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EXTIPSELL_EXTIPSEL7_PORTA" ref="g515e8089e9ffbbb62fb4150640bb2f6b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELL_EXTIPSEL7_PORTA&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELL_EXTIPSEL7_PORTA &lt;&lt; 28)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PORTA for GPIO_EXTIPSELL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00839">839</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gb6a501eaee65d5d76d4027b2a1c3821a"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EXTIPSELL_EXTIPSEL7_PORTB" ref="gb6a501eaee65d5d76d4027b2a1c3821a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELL_EXTIPSEL7_PORTB&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELL_EXTIPSEL7_PORTB &lt;&lt; 28)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PORTB for GPIO_EXTIPSELL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00840">840</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g6d4b3344d4c5e6235faccd87c01d13f0"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EXTIPSELL_EXTIPSEL7_PORTC" ref="g6d4b3344d4c5e6235faccd87c01d13f0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELL_EXTIPSEL7_PORTC&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELL_EXTIPSEL7_PORTC &lt;&lt; 28)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PORTC for GPIO_EXTIPSELL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00841">841</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="ge829987a79fcbb5e815108304149736a"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EXTIPSELL_EXTIPSEL7_PORTD" ref="ge829987a79fcbb5e815108304149736a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELL_EXTIPSEL7_PORTD&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELL_EXTIPSEL7_PORTD &lt;&lt; 28)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PORTD for GPIO_EXTIPSELL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00842">842</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gd81c40419c45397e811d1048c9061eef"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EXTIPSELL_EXTIPSEL7_PORTE" ref="gd81c40419c45397e811d1048c9061eef" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELL_EXTIPSEL7_PORTE&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELL_EXTIPSEL7_PORTE &lt;&lt; 28)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PORTE for GPIO_EXTIPSELL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00843">843</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g07924466353d2604517e17d6376e7a0d"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EXTIPSELL_EXTIPSEL7_PORTF" ref="g07924466353d2604517e17d6376e7a0d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELL_EXTIPSEL7_PORTF&nbsp;&nbsp;&nbsp;(_GPIO_EXTIPSELL_EXTIPSEL7_PORTF &lt;&lt; 28)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PORTF for GPIO_EXTIPSELL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00844">844</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g12def22ee9e37080c28840f131d6fbca"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_EXTIRISE_EXTIRISE_DEFAULT" ref="g12def22ee9e37080c28840f131d6fbca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIRISE_EXTIRISE_DEFAULT&nbsp;&nbsp;&nbsp;(_GPIO_EXTIRISE_EXTIRISE_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for GPIO_EXTIRISE 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00984">984</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g6b979a46abc62f3554659fda66273fe1"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_IEN_EXT_DEFAULT" ref="g6b979a46abc62f3554659fda66273fe1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_IEN_EXT_DEFAULT&nbsp;&nbsp;&nbsp;(_GPIO_IEN_EXT_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for GPIO_IEN 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01000">1000</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gd3eb86c611bdd14fd3ebe8074ab0c677"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_IF_EXT_DEFAULT" ref="gd3eb86c611bdd14fd3ebe8074ab0c677" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_IF_EXT_DEFAULT&nbsp;&nbsp;&nbsp;(_GPIO_IF_EXT_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for GPIO_IF 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01008">1008</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g51e4565904207bae44afac5e4221b5f6"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_IFC_EXT_DEFAULT" ref="g51e4565904207bae44afac5e4221b5f6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_IFC_EXT_DEFAULT&nbsp;&nbsp;&nbsp;(_GPIO_IFC_EXT_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for GPIO_IFC 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01024">1024</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g4cc8e3bfeca36f03c93d82044aa7d147"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_IFS_EXT_DEFAULT" ref="g4cc8e3bfeca36f03c93d82044aa7d147" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_IFS_EXT_DEFAULT&nbsp;&nbsp;&nbsp;(_GPIO_IFS_EXT_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for GPIO_IFS 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01016">1016</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g34aac205da181426cea223f2e1804810"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_INSENSE_INT" ref="g34aac205da181426cea223f2e1804810" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_INSENSE_INT&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Interrupt Sense Enable 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01097">1097</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g5f7531999b6295bc19c4fae072f90c8b"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_INSENSE_INT_DEFAULT" ref="g5f7531999b6295bc19c4fae072f90c8b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_INSENSE_INT_DEFAULT&nbsp;&nbsp;&nbsp;(_GPIO_INSENSE_INT_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for GPIO_INSENSE 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01101">1101</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g3a2ddffa0f0f18bb210219a28cc4f12c"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_INSENSE_PRS" ref="g3a2ddffa0f0f18bb210219a28cc4f12c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_INSENSE_PRS&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PRS Sense Enable 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01102">1102</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="ge50790671e159d066328bd34b4d5426a"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_INSENSE_PRS_DEFAULT" ref="ge50790671e159d066328bd34b4d5426a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_INSENSE_PRS_DEFAULT&nbsp;&nbsp;&nbsp;(_GPIO_INSENSE_PRS_DEFAULT &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for GPIO_INSENSE 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01106">1106</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g16da93a56a0dbfee3b8aecf0aa8f7e40"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_LOCK_LOCKKEY_DEFAULT" ref="g16da93a56a0dbfee3b8aecf0aa8f7e40" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_LOCK_LOCKKEY_DEFAULT&nbsp;&nbsp;&nbsp;(_GPIO_LOCK_LOCKKEY_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for GPIO_LOCK 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01118">1118</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g085f9dca1e8cee2397275352b9047818"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_LOCK_LOCKKEY_LOCK" ref="g085f9dca1e8cee2397275352b9047818" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_LOCK_LOCKKEY_LOCK&nbsp;&nbsp;&nbsp;(_GPIO_LOCK_LOCKKEY_LOCK &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOCK for GPIO_LOCK 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01119">1119</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gdfc15aa2a4c9a7e95e9f04375eeaa3cb"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_LOCK_LOCKKEY_LOCKED" ref="gdfc15aa2a4c9a7e95e9f04375eeaa3cb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_LOCK_LOCKKEY_LOCKED&nbsp;&nbsp;&nbsp;(_GPIO_LOCK_LOCKKEY_LOCKED &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOCKED for GPIO_LOCK 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01121">1121</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gba59981cc2be1c5fafb3a46b738d3a40"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_LOCK_LOCKKEY_UNLOCK" ref="gba59981cc2be1c5fafb3a46b738d3a40" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_LOCK_LOCKKEY_UNLOCK&nbsp;&nbsp;&nbsp;(_GPIO_LOCK_LOCKKEY_UNLOCK &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode UNLOCK for GPIO_LOCK 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01122">1122</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g2001b1496e54cbfbba7fbb6854106fd5"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_LOCK_LOCKKEY_UNLOCKED" ref="g2001b1496e54cbfbba7fbb6854106fd5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_LOCK_LOCKKEY_UNLOCKED&nbsp;&nbsp;&nbsp;(_GPIO_LOCK_LOCKKEY_UNLOCKED &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode UNLOCKED for GPIO_LOCK 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01120">1120</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g503a1e476a1a739bc9cb14f73c785ff5"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_CTRL_DRIVEMODE_DEFAULT" ref="g503a1e476a1a739bc9cb14f73c785ff5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_CTRL_DRIVEMODE_DEFAULT&nbsp;&nbsp;&nbsp;(_GPIO_P_CTRL_DRIVEMODE_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for GPIO_P_CTRL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00076">76</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g6bb1d59e20ac32b580bd717fdb12c6de"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_CTRL_DRIVEMODE_HIGH" ref="g6bb1d59e20ac32b580bd717fdb12c6de" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_CTRL_DRIVEMODE_HIGH&nbsp;&nbsp;&nbsp;(_GPIO_P_CTRL_DRIVEMODE_HIGH &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode HIGH for GPIO_P_CTRL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00079">79</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g852a481958bd326da535e7889bf8a960"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_CTRL_DRIVEMODE_LOW" ref="g852a481958bd326da535e7889bf8a960" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_CTRL_DRIVEMODE_LOW&nbsp;&nbsp;&nbsp;(_GPIO_P_CTRL_DRIVEMODE_LOW &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOW for GPIO_P_CTRL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00080">80</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g5c2b1ff2ec9e7c42ed425699d4c6dda0"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_CTRL_DRIVEMODE_LOWEST" ref="g5c2b1ff2ec9e7c42ed425699d4c6dda0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_CTRL_DRIVEMODE_LOWEST&nbsp;&nbsp;&nbsp;(_GPIO_P_CTRL_DRIVEMODE_LOWEST &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOWEST for GPIO_P_CTRL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00078">78</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gb7cac1f21956ffa54195ce80f9073325"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_CTRL_DRIVEMODE_STANDARD" ref="gb7cac1f21956ffa54195ce80f9073325" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_CTRL_DRIVEMODE_STANDARD&nbsp;&nbsp;&nbsp;(_GPIO_P_CTRL_DRIVEMODE_STANDARD &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode STANDARD for GPIO_P_CTRL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00077">77</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g59ed311317440728d551e58ef2255145"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_DIN_DIN_DEFAULT" ref="g59ed311317440728d551e58ef2255145" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_DIN_DIN_DEFAULT&nbsp;&nbsp;&nbsp;(_GPIO_P_DIN_DIN_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for GPIO_P_DIN 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00704">704</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gec480928cfff45ce9cd1c3c781c838b0"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_DOUT_DOUT_DEFAULT" ref="gec480928cfff45ce9cd1c3c781c838b0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_DOUT_DOUT_DEFAULT&nbsp;&nbsp;&nbsp;(_GPIO_P_DOUT_DOUT_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for GPIO_P_DOUT 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00672">672</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g728dc32e87a11a84c8264cdd053fb0c6"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_DOUTCLR_DOUTCLR_DEFAULT" ref="g728dc32e87a11a84c8264cdd053fb0c6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_DOUTCLR_DOUTCLR_DEFAULT&nbsp;&nbsp;&nbsp;(_GPIO_P_DOUTCLR_DOUTCLR_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for GPIO_P_DOUTCLR 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00688">688</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g6b475006bdecbe87012fcd821c71f8f4"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_DOUTSET_DOUTSET_DEFAULT" ref="g6b475006bdecbe87012fcd821c71f8f4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_DOUTSET_DOUTSET_DEFAULT&nbsp;&nbsp;&nbsp;(_GPIO_P_DOUTSET_DOUTSET_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for GPIO_P_DOUTSET 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00680">680</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g478695a0d856bf7098213600ea4820fe"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_DOUTTGL_DOUTTGL_DEFAULT" ref="g478695a0d856bf7098213600ea4820fe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_DOUTTGL_DOUTTGL_DEFAULT&nbsp;&nbsp;&nbsp;(_GPIO_P_DOUTTGL_DOUTTGL_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for GPIO_P_DOUTTGL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00696">696</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g1d6a508cddab05ea97221b074f5f6691"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE10_DEFAULT" ref="g1d6a508cddab05ea97221b074f5f6691" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE10_DEFAULT&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE10_DEFAULT &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00468">468</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gf59acea9c09686b550fe957c137d65e2"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE10_DISABLED" ref="gf59acea9c09686b550fe957c137d65e2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE10_DISABLED&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE10_DISABLED &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DISABLED for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00469">469</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g002901e56444341ff081aa5ae33b3895"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE10_INPUT" ref="g002901e56444341ff081aa5ae33b3895" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE10_INPUT&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE10_INPUT &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode INPUT for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00470">470</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g5b85902f0bb241938a8af2e18214e367"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE10_INPUTPULL" ref="g5b85902f0bb241938a8af2e18214e367" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE10_INPUTPULL&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE10_INPUTPULL &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode INPUTPULL for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00471">471</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g7e4356bb49a9e049a17d4792c110f8c6"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE10_INPUTPULLFILTER" ref="g7e4356bb49a9e049a17d4792c110f8c6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE10_INPUTPULLFILTER&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE10_INPUTPULLFILTER &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode INPUTPULLFILTER for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00472">472</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g24c0d5b0d8ab936d440a20ffbc77ffa7"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE10_PUSHPULL" ref="g24c0d5b0d8ab936d440a20ffbc77ffa7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE10_PUSHPULL&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE10_PUSHPULL &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PUSHPULL for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00473">473</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g43ff921767f8ca400b05a7036dbbc53f"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE10_PUSHPULLDRIVE" ref="g43ff921767f8ca400b05a7036dbbc53f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE10_PUSHPULLDRIVE&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE10_PUSHPULLDRIVE &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PUSHPULLDRIVE for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00474">474</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gddc420ef318b412a7955dd3740bc42cc"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE10_WIREDAND" ref="gddc420ef318b412a7955dd3740bc42cc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE10_WIREDAND&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE10_WIREDAND &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDAND for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00477">477</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gd0f337aa2ce2ba4aad5cb8c0393d0e8d"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE10_WIREDANDDRIVE" ref="gd0f337aa2ce2ba4aad5cb8c0393d0e8d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE10_WIREDANDDRIVE&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE10_WIREDANDDRIVE &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDANDDRIVE for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00481">481</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g6a5ad37dc98e371a371b36f6a6dda498"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE10_WIREDANDDRIVEFILTER" ref="g6a5ad37dc98e371a371b36f6a6dda498" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE10_WIREDANDDRIVEFILTER&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE10_WIREDANDDRIVEFILTER &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDANDDRIVEFILTER for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00482">482</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="ge5b79b5865f9ae8d71ee1b8aa56531bc"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE10_WIREDANDDRIVEPULLUP" ref="ge5b79b5865f9ae8d71ee1b8aa56531bc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE10_WIREDANDDRIVEPULLUP&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE10_WIREDANDDRIVEPULLUP &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDANDDRIVEPULLUP for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00483">483</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g8a8063b27e471dbc3c15abc27ecd6ec3"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE10_WIREDANDDRIVEPULLUPFILTER" ref="g8a8063b27e471dbc3c15abc27ecd6ec3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE10_WIREDANDDRIVEPULLUPFILTER&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE10_WIREDANDDRIVEPULLUPFILTER &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDANDDRIVEPULLUPFILTER for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00484">484</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gb4c4a5caf5fc6a2397dc6c024cc8cbcd"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE10_WIREDANDFILTER" ref="gb4c4a5caf5fc6a2397dc6c024cc8cbcd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE10_WIREDANDFILTER&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE10_WIREDANDFILTER &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDANDFILTER for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00478">478</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g14740833c7e7e739f4a24007a496c463"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE10_WIREDANDPULLUP" ref="g14740833c7e7e739f4a24007a496c463" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE10_WIREDANDPULLUP&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE10_WIREDANDPULLUP &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDANDPULLUP for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00479">479</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gf137955842b391e966a45380b890a66b"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE10_WIREDANDPULLUPFILTER" ref="gf137955842b391e966a45380b890a66b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE10_WIREDANDPULLUPFILTER&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE10_WIREDANDPULLUPFILTER &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDANDPULLUPFILTER for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00480">480</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g53c14bf7f043edb5b2d128d61d73d752"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE10_WIREDOR" ref="g53c14bf7f043edb5b2d128d61d73d752" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE10_WIREDOR&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE10_WIREDOR &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDOR for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00475">475</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g13635a0b7551605f60963384ce3f5bbb"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE10_WIREDORPULLDOWN" ref="g13635a0b7551605f60963384ce3f5bbb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE10_WIREDORPULLDOWN&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE10_WIREDORPULLDOWN &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDORPULLDOWN for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00476">476</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gdaba0a95ec90dd817817d9f5a1427e4c"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE11_DEFAULT" ref="gdaba0a95ec90dd817817d9f5a1427e4c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE11_DEFAULT&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE11_DEFAULT &lt;&lt; 12)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00504">504</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g46100f49d46e61ba77324538b80bfffb"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE11_DISABLED" ref="g46100f49d46e61ba77324538b80bfffb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE11_DISABLED&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE11_DISABLED &lt;&lt; 12)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DISABLED for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00505">505</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gd2274dceef0988013764bb136ac1e638"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE11_INPUT" ref="gd2274dceef0988013764bb136ac1e638" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE11_INPUT&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE11_INPUT &lt;&lt; 12)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode INPUT for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00506">506</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g35c62089e64598b4daa01c04fec8daf1"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE11_INPUTPULL" ref="g35c62089e64598b4daa01c04fec8daf1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE11_INPUTPULL&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE11_INPUTPULL &lt;&lt; 12)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode INPUTPULL for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00507">507</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g9044cc7ba44ffda1cfa1c6011b533f7f"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE11_INPUTPULLFILTER" ref="g9044cc7ba44ffda1cfa1c6011b533f7f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE11_INPUTPULLFILTER&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE11_INPUTPULLFILTER &lt;&lt; 12)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode INPUTPULLFILTER for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00508">508</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gc2477b2a21d6cf5e0bd3cb468be02e28"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE11_PUSHPULL" ref="gc2477b2a21d6cf5e0bd3cb468be02e28" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE11_PUSHPULL&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE11_PUSHPULL &lt;&lt; 12)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PUSHPULL for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00509">509</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gcafc952fc456c9ff1bfad9a5bedf9222"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE11_PUSHPULLDRIVE" ref="gcafc952fc456c9ff1bfad9a5bedf9222" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE11_PUSHPULLDRIVE&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE11_PUSHPULLDRIVE &lt;&lt; 12)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PUSHPULLDRIVE for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00510">510</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g2d0c69db1bacbaa4a38cfcab34289992"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE11_WIREDAND" ref="g2d0c69db1bacbaa4a38cfcab34289992" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE11_WIREDAND&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE11_WIREDAND &lt;&lt; 12)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDAND for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00513">513</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g9fc690775073227b9bca881ee6ae76e8"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE11_WIREDANDDRIVE" ref="g9fc690775073227b9bca881ee6ae76e8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE11_WIREDANDDRIVE&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE11_WIREDANDDRIVE &lt;&lt; 12)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDANDDRIVE for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00517">517</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g564cf7f441d71c2f594c687bb77d46d1"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE11_WIREDANDDRIVEFILTER" ref="g564cf7f441d71c2f594c687bb77d46d1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE11_WIREDANDDRIVEFILTER&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE11_WIREDANDDRIVEFILTER &lt;&lt; 12)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDANDDRIVEFILTER for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00518">518</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g9d80794273e54ee0865554591bc4c4c1"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE11_WIREDANDDRIVEPULLUP" ref="g9d80794273e54ee0865554591bc4c4c1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE11_WIREDANDDRIVEPULLUP&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE11_WIREDANDDRIVEPULLUP &lt;&lt; 12)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDANDDRIVEPULLUP for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00519">519</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gdf712218fd1efa11e81d43cf86954804"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE11_WIREDANDDRIVEPULLUPFILTER" ref="gdf712218fd1efa11e81d43cf86954804" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE11_WIREDANDDRIVEPULLUPFILTER&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE11_WIREDANDDRIVEPULLUPFILTER &lt;&lt; 12)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDANDDRIVEPULLUPFILTER for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00520">520</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gf2ef9e8686508e3023b06122c8ec5ef1"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE11_WIREDANDFILTER" ref="gf2ef9e8686508e3023b06122c8ec5ef1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE11_WIREDANDFILTER&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE11_WIREDANDFILTER &lt;&lt; 12)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDANDFILTER for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00514">514</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g7c87cbde04ab574665ce866f913c9765"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE11_WIREDANDPULLUP" ref="g7c87cbde04ab574665ce866f913c9765" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE11_WIREDANDPULLUP&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE11_WIREDANDPULLUP &lt;&lt; 12)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDANDPULLUP for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00515">515</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="ge5908453a7239c5bf81a98f9008db13b"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE11_WIREDANDPULLUPFILTER" ref="ge5908453a7239c5bf81a98f9008db13b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE11_WIREDANDPULLUPFILTER&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE11_WIREDANDPULLUPFILTER &lt;&lt; 12)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDANDPULLUPFILTER for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00516">516</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gba352961a8230e68e8bffa79e22ed2cb"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE11_WIREDOR" ref="gba352961a8230e68e8bffa79e22ed2cb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE11_WIREDOR&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE11_WIREDOR &lt;&lt; 12)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDOR for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00511">511</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g2ae9142c8c5191c3336fe4a27c4c6d67"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE11_WIREDORPULLDOWN" ref="g2ae9142c8c5191c3336fe4a27c4c6d67" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE11_WIREDORPULLDOWN&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE11_WIREDORPULLDOWN &lt;&lt; 12)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDORPULLDOWN for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00512">512</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g66ba061aef2bab62daa22ecc3674d9d6"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE12_DEFAULT" ref="g66ba061aef2bab62daa22ecc3674d9d6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE12_DEFAULT&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE12_DEFAULT &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00540">540</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g36eb965db60aaad0e25c79fa6311d5ba"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE12_DISABLED" ref="g36eb965db60aaad0e25c79fa6311d5ba" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE12_DISABLED&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE12_DISABLED &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DISABLED for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00541">541</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="ged13b44b5e2e33ab1c9f76f70dfc51e1"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE12_INPUT" ref="ged13b44b5e2e33ab1c9f76f70dfc51e1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE12_INPUT&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE12_INPUT &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode INPUT for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00542">542</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gd6972e727913a38925462686751602f0"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE12_INPUTPULL" ref="gd6972e727913a38925462686751602f0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE12_INPUTPULL&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE12_INPUTPULL &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode INPUTPULL for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00543">543</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g7a29f0e3c8e07721d5b85842638594eb"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE12_INPUTPULLFILTER" ref="g7a29f0e3c8e07721d5b85842638594eb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE12_INPUTPULLFILTER&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE12_INPUTPULLFILTER &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode INPUTPULLFILTER for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00544">544</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gee8f5584a9e185561638ec44191cf433"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE12_PUSHPULL" ref="gee8f5584a9e185561638ec44191cf433" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE12_PUSHPULL&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE12_PUSHPULL &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PUSHPULL for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00545">545</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g9b815e9ec1ca941ad3bb660d4de5999d"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE12_PUSHPULLDRIVE" ref="g9b815e9ec1ca941ad3bb660d4de5999d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE12_PUSHPULLDRIVE&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE12_PUSHPULLDRIVE &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PUSHPULLDRIVE for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00546">546</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g238bcca157f45b285921221eeff2d3a3"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE12_WIREDAND" ref="g238bcca157f45b285921221eeff2d3a3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE12_WIREDAND&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE12_WIREDAND &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDAND for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00549">549</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gfb08b4361880d8cc7764d055c4413705"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE12_WIREDANDDRIVE" ref="gfb08b4361880d8cc7764d055c4413705" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE12_WIREDANDDRIVE&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE12_WIREDANDDRIVE &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDANDDRIVE for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00553">553</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gd10810305787564788b83a6ffabdfffb"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE12_WIREDANDDRIVEFILTER" ref="gd10810305787564788b83a6ffabdfffb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE12_WIREDANDDRIVEFILTER&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE12_WIREDANDDRIVEFILTER &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDANDDRIVEFILTER for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00554">554</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gf6b44d0dfaeb9d7cd14746a11494e27d"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE12_WIREDANDDRIVEPULLUP" ref="gf6b44d0dfaeb9d7cd14746a11494e27d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE12_WIREDANDDRIVEPULLUP&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE12_WIREDANDDRIVEPULLUP &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDANDDRIVEPULLUP for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00555">555</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gdc806cf9236da0bedfa1c9d8fd6baf83"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE12_WIREDANDDRIVEPULLUPFILTER" ref="gdc806cf9236da0bedfa1c9d8fd6baf83" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE12_WIREDANDDRIVEPULLUPFILTER&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE12_WIREDANDDRIVEPULLUPFILTER &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDANDDRIVEPULLUPFILTER for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00556">556</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g3c8bf0d7426d572168ef8c6668a15ec0"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE12_WIREDANDFILTER" ref="g3c8bf0d7426d572168ef8c6668a15ec0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE12_WIREDANDFILTER&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE12_WIREDANDFILTER &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDANDFILTER for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00550">550</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gc7aae8896f0f7e8d783c540cc1a052b7"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE12_WIREDANDPULLUP" ref="gc7aae8896f0f7e8d783c540cc1a052b7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE12_WIREDANDPULLUP&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE12_WIREDANDPULLUP &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDANDPULLUP for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00551">551</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g269f54a57bdfd814b8c44963151c190e"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE12_WIREDANDPULLUPFILTER" ref="g269f54a57bdfd814b8c44963151c190e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE12_WIREDANDPULLUPFILTER&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE12_WIREDANDPULLUPFILTER &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDANDPULLUPFILTER for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00552">552</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g24377eee26e43fad1221ea2934e09999"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE12_WIREDOR" ref="g24377eee26e43fad1221ea2934e09999" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE12_WIREDOR&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE12_WIREDOR &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDOR for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00547">547</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gd6f388d54df079b5cc953ae50698d414"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE12_WIREDORPULLDOWN" ref="gd6f388d54df079b5cc953ae50698d414" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE12_WIREDORPULLDOWN&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE12_WIREDORPULLDOWN &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDORPULLDOWN for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00548">548</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g5c2aad181a10632c0f48eb7395b14ecc"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE13_DEFAULT" ref="g5c2aad181a10632c0f48eb7395b14ecc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE13_DEFAULT&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE13_DEFAULT &lt;&lt; 20)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00576">576</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g23f56f3188c61b28a9bfef109c620652"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE13_DISABLED" ref="g23f56f3188c61b28a9bfef109c620652" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE13_DISABLED&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE13_DISABLED &lt;&lt; 20)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DISABLED for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00577">577</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g70a60f582906c2bc5831d7bcaf1ad1ff"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE13_INPUT" ref="g70a60f582906c2bc5831d7bcaf1ad1ff" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE13_INPUT&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE13_INPUT &lt;&lt; 20)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode INPUT for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00578">578</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g3f301f406f50d9e3bf4775966814292a"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE13_INPUTPULL" ref="g3f301f406f50d9e3bf4775966814292a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE13_INPUTPULL&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE13_INPUTPULL &lt;&lt; 20)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode INPUTPULL for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00579">579</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g211d2d03bc9ce4770cd5c42ec35df50c"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE13_INPUTPULLFILTER" ref="g211d2d03bc9ce4770cd5c42ec35df50c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE13_INPUTPULLFILTER&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE13_INPUTPULLFILTER &lt;&lt; 20)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode INPUTPULLFILTER for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00580">580</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gbbbe36eaf2abe48d261e0893b34346fe"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE13_PUSHPULL" ref="gbbbe36eaf2abe48d261e0893b34346fe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE13_PUSHPULL&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE13_PUSHPULL &lt;&lt; 20)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PUSHPULL for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00581">581</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="ga6d0a9a968fb7d02a6f7e9d581ad03f5"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE13_PUSHPULLDRIVE" ref="ga6d0a9a968fb7d02a6f7e9d581ad03f5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE13_PUSHPULLDRIVE&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE13_PUSHPULLDRIVE &lt;&lt; 20)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PUSHPULLDRIVE for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00582">582</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gf72d86854f24e52f78a0eb6469c76813"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE13_WIREDAND" ref="gf72d86854f24e52f78a0eb6469c76813" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE13_WIREDAND&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE13_WIREDAND &lt;&lt; 20)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDAND for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00585">585</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g0cf7b615075d3b9d9246ce64ed1c6a2c"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE13_WIREDANDDRIVE" ref="g0cf7b615075d3b9d9246ce64ed1c6a2c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE13_WIREDANDDRIVE&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE13_WIREDANDDRIVE &lt;&lt; 20)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDANDDRIVE for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00589">589</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gcf5836b33e6cede65eede42ec0832adb"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE13_WIREDANDDRIVEFILTER" ref="gcf5836b33e6cede65eede42ec0832adb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE13_WIREDANDDRIVEFILTER&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE13_WIREDANDDRIVEFILTER &lt;&lt; 20)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDANDDRIVEFILTER for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00590">590</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g96eb89d76b646e3783a00645a16027f7"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE13_WIREDANDDRIVEPULLUP" ref="g96eb89d76b646e3783a00645a16027f7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE13_WIREDANDDRIVEPULLUP&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE13_WIREDANDDRIVEPULLUP &lt;&lt; 20)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDANDDRIVEPULLUP for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00591">591</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g6930e5227b7f3e653e414be5b004f24a"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE13_WIREDANDDRIVEPULLUPFILTER" ref="g6930e5227b7f3e653e414be5b004f24a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE13_WIREDANDDRIVEPULLUPFILTER&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE13_WIREDANDDRIVEPULLUPFILTER &lt;&lt; 20)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDANDDRIVEPULLUPFILTER for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00592">592</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g6df043c650b1a8eaf6ae14c51b7a1e7d"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE13_WIREDANDFILTER" ref="g6df043c650b1a8eaf6ae14c51b7a1e7d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE13_WIREDANDFILTER&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE13_WIREDANDFILTER &lt;&lt; 20)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDANDFILTER for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00586">586</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="ge44f78c4a6e35eec4a38a6acecd9c6f5"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE13_WIREDANDPULLUP" ref="ge44f78c4a6e35eec4a38a6acecd9c6f5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE13_WIREDANDPULLUP&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE13_WIREDANDPULLUP &lt;&lt; 20)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDANDPULLUP for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00587">587</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g0867a4e3b69ff54cbef23cf26a884b53"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE13_WIREDANDPULLUPFILTER" ref="g0867a4e3b69ff54cbef23cf26a884b53" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE13_WIREDANDPULLUPFILTER&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE13_WIREDANDPULLUPFILTER &lt;&lt; 20)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDANDPULLUPFILTER for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00588">588</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g4954ee15d51a4ccbab97820ae18e9209"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE13_WIREDOR" ref="g4954ee15d51a4ccbab97820ae18e9209" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE13_WIREDOR&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE13_WIREDOR &lt;&lt; 20)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDOR for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00583">583</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g064320ce148f7cfc7af231db164359b5"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE13_WIREDORPULLDOWN" ref="g064320ce148f7cfc7af231db164359b5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE13_WIREDORPULLDOWN&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE13_WIREDORPULLDOWN &lt;&lt; 20)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDORPULLDOWN for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00584">584</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gd64aff8312f53439f3f6c95e0f35224f"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE14_DEFAULT" ref="gd64aff8312f53439f3f6c95e0f35224f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE14_DEFAULT&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE14_DEFAULT &lt;&lt; 24)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00612">612</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g069134a82e98b51ecc145085d7d957fc"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE14_DISABLED" ref="g069134a82e98b51ecc145085d7d957fc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE14_DISABLED&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE14_DISABLED &lt;&lt; 24)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DISABLED for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00613">613</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g3e88256821746736f289545b96737ca6"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE14_INPUT" ref="g3e88256821746736f289545b96737ca6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE14_INPUT&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE14_INPUT &lt;&lt; 24)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode INPUT for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00614">614</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gb8ffa3ded8dc7df1b79723f310014431"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE14_INPUTPULL" ref="gb8ffa3ded8dc7df1b79723f310014431" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE14_INPUTPULL&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE14_INPUTPULL &lt;&lt; 24)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode INPUTPULL for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00615">615</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gb9d7614a2e7e8d07adcb5acbb33767f1"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE14_INPUTPULLFILTER" ref="gb9d7614a2e7e8d07adcb5acbb33767f1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE14_INPUTPULLFILTER&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE14_INPUTPULLFILTER &lt;&lt; 24)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode INPUTPULLFILTER for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00616">616</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g26f7e5afed695fda0d8da0e745fb2679"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE14_PUSHPULL" ref="g26f7e5afed695fda0d8da0e745fb2679" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE14_PUSHPULL&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE14_PUSHPULL &lt;&lt; 24)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PUSHPULL for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00617">617</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gba27dab2db1932f71e76a009e0384700"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE14_PUSHPULLDRIVE" ref="gba27dab2db1932f71e76a009e0384700" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE14_PUSHPULLDRIVE&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE14_PUSHPULLDRIVE &lt;&lt; 24)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PUSHPULLDRIVE for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00618">618</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g90c842d2994cdcd2133dc2c2658d2c07"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE14_WIREDAND" ref="g90c842d2994cdcd2133dc2c2658d2c07" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE14_WIREDAND&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE14_WIREDAND &lt;&lt; 24)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDAND for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00621">621</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g565d9cac6b26224fa616e0f5d3cabbaf"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE14_WIREDANDDRIVE" ref="g565d9cac6b26224fa616e0f5d3cabbaf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE14_WIREDANDDRIVE&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE14_WIREDANDDRIVE &lt;&lt; 24)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDANDDRIVE for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00625">625</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g0eeb73aa2384e3b7fe9855aeee1fa2ab"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE14_WIREDANDDRIVEFILTER" ref="g0eeb73aa2384e3b7fe9855aeee1fa2ab" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE14_WIREDANDDRIVEFILTER&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE14_WIREDANDDRIVEFILTER &lt;&lt; 24)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDANDDRIVEFILTER for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00626">626</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g3329b513a37ec1372c7a2ee71df457f2"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE14_WIREDANDDRIVEPULLUP" ref="g3329b513a37ec1372c7a2ee71df457f2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE14_WIREDANDDRIVEPULLUP&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE14_WIREDANDDRIVEPULLUP &lt;&lt; 24)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDANDDRIVEPULLUP for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00627">627</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g7a07088859ab2b5df6d81b8149356d9e"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE14_WIREDANDDRIVEPULLUPFILTER" ref="g7a07088859ab2b5df6d81b8149356d9e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE14_WIREDANDDRIVEPULLUPFILTER&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE14_WIREDANDDRIVEPULLUPFILTER &lt;&lt; 24)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDANDDRIVEPULLUPFILTER for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00628">628</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g57598e0297f96d7664b0f3e4a80aefa5"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE14_WIREDANDFILTER" ref="g57598e0297f96d7664b0f3e4a80aefa5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE14_WIREDANDFILTER&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE14_WIREDANDFILTER &lt;&lt; 24)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDANDFILTER for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00622">622</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g4c7cfe3be243e6db9e4a4ab4db6fe0fc"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE14_WIREDANDPULLUP" ref="g4c7cfe3be243e6db9e4a4ab4db6fe0fc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE14_WIREDANDPULLUP&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE14_WIREDANDPULLUP &lt;&lt; 24)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDANDPULLUP for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00623">623</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="ge247a4b989a19f554ae40765c363e58a"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE14_WIREDANDPULLUPFILTER" ref="ge247a4b989a19f554ae40765c363e58a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE14_WIREDANDPULLUPFILTER&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE14_WIREDANDPULLUPFILTER &lt;&lt; 24)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDANDPULLUPFILTER for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00624">624</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g7e149ac22d4435781e780916e339f4f8"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE14_WIREDOR" ref="g7e149ac22d4435781e780916e339f4f8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE14_WIREDOR&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE14_WIREDOR &lt;&lt; 24)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDOR for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00619">619</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gc99a803e1022a7d45fd6bf401ab3df2c"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE14_WIREDORPULLDOWN" ref="gc99a803e1022a7d45fd6bf401ab3df2c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE14_WIREDORPULLDOWN&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE14_WIREDORPULLDOWN &lt;&lt; 24)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDORPULLDOWN for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00620">620</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gf2cb14320f07db9f520907f2d1b583c0"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE15_DEFAULT" ref="gf2cb14320f07db9f520907f2d1b583c0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE15_DEFAULT&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE15_DEFAULT &lt;&lt; 28)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00648">648</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g5ee93a527ef4ce79761e002b8bec6f74"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE15_DISABLED" ref="g5ee93a527ef4ce79761e002b8bec6f74" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE15_DISABLED&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE15_DISABLED &lt;&lt; 28)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DISABLED for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00649">649</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g7ead9529f05bd12f6a5aaa51ce1027c2"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE15_INPUT" ref="g7ead9529f05bd12f6a5aaa51ce1027c2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE15_INPUT&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE15_INPUT &lt;&lt; 28)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode INPUT for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00650">650</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g8853f0a0bf842a84eac881306f0d00ef"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE15_INPUTPULL" ref="g8853f0a0bf842a84eac881306f0d00ef" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE15_INPUTPULL&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE15_INPUTPULL &lt;&lt; 28)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode INPUTPULL for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00651">651</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g692f276c2568ff63abda407df5ee7af9"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE15_INPUTPULLFILTER" ref="g692f276c2568ff63abda407df5ee7af9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE15_INPUTPULLFILTER&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE15_INPUTPULLFILTER &lt;&lt; 28)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode INPUTPULLFILTER for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00652">652</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gdb281dc05813a7497935c392cc225be1"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE15_PUSHPULL" ref="gdb281dc05813a7497935c392cc225be1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE15_PUSHPULL&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE15_PUSHPULL &lt;&lt; 28)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PUSHPULL for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00653">653</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gcee316dea6654ccf9978c2b8bb6e7eff"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE15_PUSHPULLDRIVE" ref="gcee316dea6654ccf9978c2b8bb6e7eff" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE15_PUSHPULLDRIVE&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE15_PUSHPULLDRIVE &lt;&lt; 28)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PUSHPULLDRIVE for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00654">654</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g9a59ae95b541a5096f9cb66ea65edb80"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE15_WIREDAND" ref="g9a59ae95b541a5096f9cb66ea65edb80" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE15_WIREDAND&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE15_WIREDAND &lt;&lt; 28)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDAND for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00657">657</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g0e5dc66c26adc161b7d5c3b07b1d58fa"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE15_WIREDANDDRIVE" ref="g0e5dc66c26adc161b7d5c3b07b1d58fa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE15_WIREDANDDRIVE&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE15_WIREDANDDRIVE &lt;&lt; 28)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDANDDRIVE for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00661">661</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="ga8650d8d73c108432473488b0201ca11"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE15_WIREDANDDRIVEFILTER" ref="ga8650d8d73c108432473488b0201ca11" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE15_WIREDANDDRIVEFILTER&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE15_WIREDANDDRIVEFILTER &lt;&lt; 28)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDANDDRIVEFILTER for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00662">662</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g87b09a93dc93aa8510622f1aaeba99f0"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE15_WIREDANDDRIVEPULLUP" ref="g87b09a93dc93aa8510622f1aaeba99f0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE15_WIREDANDDRIVEPULLUP&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE15_WIREDANDDRIVEPULLUP &lt;&lt; 28)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDANDDRIVEPULLUP for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00663">663</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gf23af8e05a98f919366234050e7bd186"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE15_WIREDANDDRIVEPULLUPFILTER" ref="gf23af8e05a98f919366234050e7bd186" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE15_WIREDANDDRIVEPULLUPFILTER&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE15_WIREDANDDRIVEPULLUPFILTER &lt;&lt; 28)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDANDDRIVEPULLUPFILTER for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00664">664</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g6fc063416547959d2511647974c8b9b0"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE15_WIREDANDFILTER" ref="g6fc063416547959d2511647974c8b9b0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE15_WIREDANDFILTER&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE15_WIREDANDFILTER &lt;&lt; 28)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDANDFILTER for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00658">658</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g097b90d38fa50ec3b77784ef98daaa09"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE15_WIREDANDPULLUP" ref="g097b90d38fa50ec3b77784ef98daaa09" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE15_WIREDANDPULLUP&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE15_WIREDANDPULLUP &lt;&lt; 28)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDANDPULLUP for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00659">659</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g0a1c112de646c962d4a161f6fba0d5b0"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE15_WIREDANDPULLUPFILTER" ref="g0a1c112de646c962d4a161f6fba0d5b0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE15_WIREDANDPULLUPFILTER&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE15_WIREDANDPULLUPFILTER &lt;&lt; 28)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDANDPULLUPFILTER for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00660">660</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g5f995d132feb3d030042f9cc5613067b"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE15_WIREDOR" ref="g5f995d132feb3d030042f9cc5613067b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE15_WIREDOR&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE15_WIREDOR &lt;&lt; 28)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDOR for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00655">655</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g7bdb1058d1e37df8dab678f922783d88"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE15_WIREDORPULLDOWN" ref="g7bdb1058d1e37df8dab678f922783d88" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE15_WIREDORPULLDOWN&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE15_WIREDORPULLDOWN &lt;&lt; 28)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDORPULLDOWN for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00656">656</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gf48802e44e46a70fb34742a8871fe40b"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE8_DEFAULT" ref="gf48802e44e46a70fb34742a8871fe40b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE8_DEFAULT&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE8_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00396">396</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gd678a1cf89caf54ecbc31d85685cd90e"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE8_DISABLED" ref="gd678a1cf89caf54ecbc31d85685cd90e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE8_DISABLED&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE8_DISABLED &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DISABLED for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00397">397</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g2397baf777e76bc886c95bd746ba7f53"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE8_INPUT" ref="g2397baf777e76bc886c95bd746ba7f53" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE8_INPUT&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE8_INPUT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode INPUT for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00398">398</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g3b582b7d6b57e17ba77c315827de13b1"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE8_INPUTPULL" ref="g3b582b7d6b57e17ba77c315827de13b1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE8_INPUTPULL&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE8_INPUTPULL &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode INPUTPULL for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00399">399</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gb5b2429fbddfbeeb66556964ae183db0"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE8_INPUTPULLFILTER" ref="gb5b2429fbddfbeeb66556964ae183db0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE8_INPUTPULLFILTER&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE8_INPUTPULLFILTER &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode INPUTPULLFILTER for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00400">400</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g7857c6bb78bad8cbec81ee2894509fc8"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE8_PUSHPULL" ref="g7857c6bb78bad8cbec81ee2894509fc8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE8_PUSHPULL&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE8_PUSHPULL &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PUSHPULL for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00401">401</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g9b09361c419467b42b489ec1ce78b543"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE8_PUSHPULLDRIVE" ref="g9b09361c419467b42b489ec1ce78b543" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE8_PUSHPULLDRIVE&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE8_PUSHPULLDRIVE &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PUSHPULLDRIVE for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00402">402</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g5a8be1bb66924ee5a201ff678d654e33"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE8_WIREDAND" ref="g5a8be1bb66924ee5a201ff678d654e33" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE8_WIREDAND&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE8_WIREDAND &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDAND for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00405">405</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g37f3ac7a0015674174e7ad9f87ddd16e"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE8_WIREDANDDRIVE" ref="g37f3ac7a0015674174e7ad9f87ddd16e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE8_WIREDANDDRIVE&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE8_WIREDANDDRIVE &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDANDDRIVE for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00409">409</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g0d57a6feab6033b1f857dcab6d2d2d16"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE8_WIREDANDDRIVEFILTER" ref="g0d57a6feab6033b1f857dcab6d2d2d16" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE8_WIREDANDDRIVEFILTER&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE8_WIREDANDDRIVEFILTER &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDANDDRIVEFILTER for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00410">410</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g2c1bd7912f30584a667832179982a53b"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE8_WIREDANDDRIVEPULLUP" ref="g2c1bd7912f30584a667832179982a53b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE8_WIREDANDDRIVEPULLUP&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE8_WIREDANDDRIVEPULLUP &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDANDDRIVEPULLUP for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00411">411</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g65c44ce056c2f2b7325b6f2b6e293497"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE8_WIREDANDDRIVEPULLUPFILTER" ref="g65c44ce056c2f2b7325b6f2b6e293497" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE8_WIREDANDDRIVEPULLUPFILTER&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE8_WIREDANDDRIVEPULLUPFILTER &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDANDDRIVEPULLUPFILTER for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00412">412</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="ge227c4cb0d53ffd69248953e4390c4ff"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE8_WIREDANDFILTER" ref="ge227c4cb0d53ffd69248953e4390c4ff" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE8_WIREDANDFILTER&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE8_WIREDANDFILTER &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDANDFILTER for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00406">406</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g5cf7d7706ae2cef8f802ccd4997f60a2"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE8_WIREDANDPULLUP" ref="g5cf7d7706ae2cef8f802ccd4997f60a2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE8_WIREDANDPULLUP&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE8_WIREDANDPULLUP &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDANDPULLUP for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00407">407</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g6e88a2d51e0fac58a5df49eda97b6719"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE8_WIREDANDPULLUPFILTER" ref="g6e88a2d51e0fac58a5df49eda97b6719" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE8_WIREDANDPULLUPFILTER&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE8_WIREDANDPULLUPFILTER &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDANDPULLUPFILTER for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00408">408</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g35eaad5d5b8914824dcafeed6b861642"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE8_WIREDOR" ref="g35eaad5d5b8914824dcafeed6b861642" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE8_WIREDOR&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE8_WIREDOR &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDOR for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00403">403</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g9123ea4f57593fc9d11731881ae387c3"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE8_WIREDORPULLDOWN" ref="g9123ea4f57593fc9d11731881ae387c3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE8_WIREDORPULLDOWN&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE8_WIREDORPULLDOWN &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDORPULLDOWN for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00404">404</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g6f233012a07a40e573f0e63d79519674"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE9_DEFAULT" ref="g6f233012a07a40e573f0e63d79519674" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE9_DEFAULT&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE9_DEFAULT &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00432">432</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g22efa1b85615d04e6eabc8aa26c3eaf0"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE9_DISABLED" ref="g22efa1b85615d04e6eabc8aa26c3eaf0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE9_DISABLED&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE9_DISABLED &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DISABLED for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00433">433</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g4ce1b030d9c1bbd4c55d3eb6a7d6fd00"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE9_INPUT" ref="g4ce1b030d9c1bbd4c55d3eb6a7d6fd00" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE9_INPUT&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE9_INPUT &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode INPUT for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00434">434</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gdf1cd555bb7f56ccb8e7d6c144aaaed9"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE9_INPUTPULL" ref="gdf1cd555bb7f56ccb8e7d6c144aaaed9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE9_INPUTPULL&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE9_INPUTPULL &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode INPUTPULL for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00435">435</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g70943051b0a140c1c8f04c1e0a84365c"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE9_INPUTPULLFILTER" ref="g70943051b0a140c1c8f04c1e0a84365c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE9_INPUTPULLFILTER&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE9_INPUTPULLFILTER &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode INPUTPULLFILTER for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00436">436</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="ga9696e58fffed310d4f7ba42bc139f25"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE9_PUSHPULL" ref="ga9696e58fffed310d4f7ba42bc139f25" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE9_PUSHPULL&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE9_PUSHPULL &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PUSHPULL for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00437">437</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gac0948060c5696b447d3e3ab79da0837"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE9_PUSHPULLDRIVE" ref="gac0948060c5696b447d3e3ab79da0837" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE9_PUSHPULLDRIVE&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE9_PUSHPULLDRIVE &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PUSHPULLDRIVE for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00438">438</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g11b6880ea4fcbe52a6f03acc8ccac0e7"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE9_WIREDAND" ref="g11b6880ea4fcbe52a6f03acc8ccac0e7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE9_WIREDAND&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE9_WIREDAND &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDAND for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00441">441</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g103e83086ed48cba89c7de84f60be4fd"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE9_WIREDANDDRIVE" ref="g103e83086ed48cba89c7de84f60be4fd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE9_WIREDANDDRIVE&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE9_WIREDANDDRIVE &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDANDDRIVE for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00445">445</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g312cbb721468821a29cbb8521becaaef"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE9_WIREDANDDRIVEFILTER" ref="g312cbb721468821a29cbb8521becaaef" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE9_WIREDANDDRIVEFILTER&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE9_WIREDANDDRIVEFILTER &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDANDDRIVEFILTER for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00446">446</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g43999c4dc5a16e85e497a93d73bbb81f"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE9_WIREDANDDRIVEPULLUP" ref="g43999c4dc5a16e85e497a93d73bbb81f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE9_WIREDANDDRIVEPULLUP&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE9_WIREDANDDRIVEPULLUP &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDANDDRIVEPULLUP for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00447">447</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g3032094f3ee2388ba17a6f0f53a31112"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE9_WIREDANDDRIVEPULLUPFILTER" ref="g3032094f3ee2388ba17a6f0f53a31112" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE9_WIREDANDDRIVEPULLUPFILTER&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE9_WIREDANDDRIVEPULLUPFILTER &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDANDDRIVEPULLUPFILTER for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00448">448</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g9cabbb996e746cac0b4c51aec151040d"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE9_WIREDANDFILTER" ref="g9cabbb996e746cac0b4c51aec151040d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE9_WIREDANDFILTER&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE9_WIREDANDFILTER &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDANDFILTER for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00442">442</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gfa903471c5b408032f301441f92ed089"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE9_WIREDANDPULLUP" ref="gfa903471c5b408032f301441f92ed089" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE9_WIREDANDPULLUP&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE9_WIREDANDPULLUP &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDANDPULLUP for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00443">443</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g6545e6bbd3f070b670b75d970529435e"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE9_WIREDANDPULLUPFILTER" ref="g6545e6bbd3f070b670b75d970529435e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE9_WIREDANDPULLUPFILTER&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE9_WIREDANDPULLUPFILTER &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDANDPULLUPFILTER for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00444">444</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g919bc120fd46d9b07cce4a7ca6d94dd7"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE9_WIREDOR" ref="g919bc120fd46d9b07cce4a7ca6d94dd7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE9_WIREDOR&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE9_WIREDOR &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDOR for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00439">439</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gda2c79fed12cd74a2776d4ea750f35d4"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEH_MODE9_WIREDORPULLDOWN" ref="gda2c79fed12cd74a2776d4ea750f35d4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE9_WIREDORPULLDOWN&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEH_MODE9_WIREDORPULLDOWN &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDORPULLDOWN for GPIO_P_MODEH 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00440">440</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gdff88531759aabaf2feb03d8727af1b8"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE0_DEFAULT" ref="gdff88531759aabaf2feb03d8727af1b8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE0_DEFAULT&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE0_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00104">104</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gedd6aaa093a0a6cada17c352900e49e1"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE0_DISABLED" ref="gedd6aaa093a0a6cada17c352900e49e1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE0_DISABLED&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE0_DISABLED &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DISABLED for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00105">105</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g546f244cd622a2aa2af2bdb34a524648"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE0_INPUT" ref="g546f244cd622a2aa2af2bdb34a524648" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE0_INPUT&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE0_INPUT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode INPUT for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00106">106</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gad903a31d9b6cf1ab4eb820ad7599de8"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE0_INPUTPULL" ref="gad903a31d9b6cf1ab4eb820ad7599de8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE0_INPUTPULL&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE0_INPUTPULL &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode INPUTPULL for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00107">107</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g5fa8ca53b2d2f7a75da474ed02a6c384"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE0_INPUTPULLFILTER" ref="g5fa8ca53b2d2f7a75da474ed02a6c384" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE0_INPUTPULLFILTER&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE0_INPUTPULLFILTER &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode INPUTPULLFILTER for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00108">108</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g0baa695749973a063423f79939a75225"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE0_PUSHPULL" ref="g0baa695749973a063423f79939a75225" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE0_PUSHPULL&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE0_PUSHPULL &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PUSHPULL for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00109">109</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gf3e7354ba4bd687d7e6f3ccf3760152d"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE0_PUSHPULLDRIVE" ref="gf3e7354ba4bd687d7e6f3ccf3760152d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE0_PUSHPULLDRIVE&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE0_PUSHPULLDRIVE &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PUSHPULLDRIVE for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00110">110</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gb90227653b22af5eaddd400f24389088"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE0_WIREDAND" ref="gb90227653b22af5eaddd400f24389088" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE0_WIREDAND&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE0_WIREDAND &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDAND for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00113">113</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g97b9e3a21b1de0b0d3659a8233c26868"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE0_WIREDANDDRIVE" ref="g97b9e3a21b1de0b0d3659a8233c26868" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE0_WIREDANDDRIVE&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE0_WIREDANDDRIVE &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDANDDRIVE for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00117">117</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="ga58f7cab256644fcdf8df5a5b6f13266"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE0_WIREDANDDRIVEFILTER" ref="ga58f7cab256644fcdf8df5a5b6f13266" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE0_WIREDANDDRIVEFILTER&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE0_WIREDANDDRIVEFILTER &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDANDDRIVEFILTER for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00118">118</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g1bf072552934a27708d727360beb74a2"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE0_WIREDANDDRIVEPULLUP" ref="g1bf072552934a27708d727360beb74a2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE0_WIREDANDDRIVEPULLUP&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE0_WIREDANDDRIVEPULLUP &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDANDDRIVEPULLUP for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00119">119</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g9564ba9ec8329787d85663f306f7159b"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE0_WIREDANDDRIVEPULLUPFILTER" ref="g9564ba9ec8329787d85663f306f7159b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE0_WIREDANDDRIVEPULLUPFILTER&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE0_WIREDANDDRIVEPULLUPFILTER &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDANDDRIVEPULLUPFILTER for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00120">120</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g05ed3212a9a976e8e8f837c3d9eb2edd"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE0_WIREDANDFILTER" ref="g05ed3212a9a976e8e8f837c3d9eb2edd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE0_WIREDANDFILTER&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE0_WIREDANDFILTER &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDANDFILTER for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00114">114</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gff905034aa9b1fbe3af6513b1fdddb3d"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE0_WIREDANDPULLUP" ref="gff905034aa9b1fbe3af6513b1fdddb3d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE0_WIREDANDPULLUP&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE0_WIREDANDPULLUP &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDANDPULLUP for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00115">115</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g81a9f949feedc40e73c5b9ce6cd05315"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE0_WIREDANDPULLUPFILTER" ref="g81a9f949feedc40e73c5b9ce6cd05315" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE0_WIREDANDPULLUPFILTER&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE0_WIREDANDPULLUPFILTER &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDANDPULLUPFILTER for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00116">116</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gecd118ca736176de6f3626bbaff3beeb"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE0_WIREDOR" ref="gecd118ca736176de6f3626bbaff3beeb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE0_WIREDOR&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE0_WIREDOR &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDOR for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00111">111</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g331f8e0a22487ccce2693c209f949bfb"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE0_WIREDORPULLDOWN" ref="g331f8e0a22487ccce2693c209f949bfb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE0_WIREDORPULLDOWN&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE0_WIREDORPULLDOWN &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDORPULLDOWN for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00112">112</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="ga0e131e0c18b1eeb336192f0c4ec6236"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE1_DEFAULT" ref="ga0e131e0c18b1eeb336192f0c4ec6236" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE1_DEFAULT&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE1_DEFAULT &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00140">140</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g300072b4d407cfb165d3eec94ecdbcef"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE1_DISABLED" ref="g300072b4d407cfb165d3eec94ecdbcef" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE1_DISABLED&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE1_DISABLED &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DISABLED for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00141">141</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g1e85cb8209af3104cd03c222ff9f4367"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE1_INPUT" ref="g1e85cb8209af3104cd03c222ff9f4367" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE1_INPUT&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE1_INPUT &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode INPUT for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00142">142</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gfd965ce6d53ccd46d97305f12a0103bd"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE1_INPUTPULL" ref="gfd965ce6d53ccd46d97305f12a0103bd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE1_INPUTPULL&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE1_INPUTPULL &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode INPUTPULL for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00143">143</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g739138231e99296eece7301d2837fea4"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE1_INPUTPULLFILTER" ref="g739138231e99296eece7301d2837fea4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE1_INPUTPULLFILTER&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE1_INPUTPULLFILTER &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode INPUTPULLFILTER for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00144">144</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g40cf4f948ad8a8a58e2c20ebc6638712"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE1_PUSHPULL" ref="g40cf4f948ad8a8a58e2c20ebc6638712" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE1_PUSHPULL&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE1_PUSHPULL &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PUSHPULL for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00145">145</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g60a9983ad271f6b19baa2e11ebedf68a"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE1_PUSHPULLDRIVE" ref="g60a9983ad271f6b19baa2e11ebedf68a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE1_PUSHPULLDRIVE&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE1_PUSHPULLDRIVE &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PUSHPULLDRIVE for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00146">146</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g0324a652464f04f6f9eef113e3b4bcc3"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE1_WIREDAND" ref="g0324a652464f04f6f9eef113e3b4bcc3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE1_WIREDAND&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE1_WIREDAND &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDAND for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00149">149</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g95fb06d92e0493b4917d47a8bfc9427e"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE1_WIREDANDDRIVE" ref="g95fb06d92e0493b4917d47a8bfc9427e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE1_WIREDANDDRIVE&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE1_WIREDANDDRIVE &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDANDDRIVE for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00153">153</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gbc5f924f08d50857f020e225ff612400"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE1_WIREDANDDRIVEFILTER" ref="gbc5f924f08d50857f020e225ff612400" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE1_WIREDANDDRIVEFILTER&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE1_WIREDANDDRIVEFILTER &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDANDDRIVEFILTER for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00154">154</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gcc6a70595c6363b1d0bef677d53643aa"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE1_WIREDANDDRIVEPULLUP" ref="gcc6a70595c6363b1d0bef677d53643aa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE1_WIREDANDDRIVEPULLUP&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE1_WIREDANDDRIVEPULLUP &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDANDDRIVEPULLUP for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00155">155</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g417f876e3bc2dc17dbc02fb42540a4e3"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE1_WIREDANDDRIVEPULLUPFILTER" ref="g417f876e3bc2dc17dbc02fb42540a4e3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE1_WIREDANDDRIVEPULLUPFILTER&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE1_WIREDANDDRIVEPULLUPFILTER &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDANDDRIVEPULLUPFILTER for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00156">156</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gd32f6fc9c359f82c504514ef1f1ecc25"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE1_WIREDANDFILTER" ref="gd32f6fc9c359f82c504514ef1f1ecc25" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE1_WIREDANDFILTER&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE1_WIREDANDFILTER &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDANDFILTER for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00150">150</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g2aeaf236777e7352e2962f42b81c9b83"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE1_WIREDANDPULLUP" ref="g2aeaf236777e7352e2962f42b81c9b83" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE1_WIREDANDPULLUP&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE1_WIREDANDPULLUP &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDANDPULLUP for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00151">151</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="ge8050ca1cd793ef0bcbd4fe2259782a4"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE1_WIREDANDPULLUPFILTER" ref="ge8050ca1cd793ef0bcbd4fe2259782a4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE1_WIREDANDPULLUPFILTER&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE1_WIREDANDPULLUPFILTER &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDANDPULLUPFILTER for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00152">152</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g4382ee0f557b0a39c1b1a9acd676d99f"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE1_WIREDOR" ref="g4382ee0f557b0a39c1b1a9acd676d99f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE1_WIREDOR&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE1_WIREDOR &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDOR for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00147">147</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gd79de8ef0b6133a947096079e810dab8"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE1_WIREDORPULLDOWN" ref="gd79de8ef0b6133a947096079e810dab8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE1_WIREDORPULLDOWN&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE1_WIREDORPULLDOWN &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDORPULLDOWN for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00148">148</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="ge74aeb49384f095bb3a82b2614652385"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE2_DEFAULT" ref="ge74aeb49384f095bb3a82b2614652385" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE2_DEFAULT&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE2_DEFAULT &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00176">176</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g2187d4d7bad5f8400a7d8e09c40d1345"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE2_DISABLED" ref="g2187d4d7bad5f8400a7d8e09c40d1345" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE2_DISABLED&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE2_DISABLED &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DISABLED for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00177">177</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g0ae4280bcb061334f1a2fc6873eed82b"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE2_INPUT" ref="g0ae4280bcb061334f1a2fc6873eed82b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE2_INPUT&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE2_INPUT &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode INPUT for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00178">178</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gea346e531eb8970cfec35df0dceb81bb"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE2_INPUTPULL" ref="gea346e531eb8970cfec35df0dceb81bb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE2_INPUTPULL&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE2_INPUTPULL &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode INPUTPULL for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00179">179</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g7432ece2397b1fa5cc9ace804acf01e1"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE2_INPUTPULLFILTER" ref="g7432ece2397b1fa5cc9ace804acf01e1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE2_INPUTPULLFILTER&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE2_INPUTPULLFILTER &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode INPUTPULLFILTER for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00180">180</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g6ccb966ba4d203b356f6eaf665960bf1"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE2_PUSHPULL" ref="g6ccb966ba4d203b356f6eaf665960bf1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE2_PUSHPULL&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE2_PUSHPULL &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PUSHPULL for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00181">181</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="ge7f554167d048dbbe85508ea6684ff9d"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE2_PUSHPULLDRIVE" ref="ge7f554167d048dbbe85508ea6684ff9d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE2_PUSHPULLDRIVE&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE2_PUSHPULLDRIVE &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PUSHPULLDRIVE for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00182">182</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gc87424d85ce606819711c592bdef51d2"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE2_WIREDAND" ref="gc87424d85ce606819711c592bdef51d2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE2_WIREDAND&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE2_WIREDAND &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDAND for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00185">185</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g8d67704590620f55fa3ae4f0734e4145"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE2_WIREDANDDRIVE" ref="g8d67704590620f55fa3ae4f0734e4145" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE2_WIREDANDDRIVE&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE2_WIREDANDDRIVE &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDANDDRIVE for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00189">189</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g9d5ffcb899823b277956d71465fd13cd"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE2_WIREDANDDRIVEFILTER" ref="g9d5ffcb899823b277956d71465fd13cd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE2_WIREDANDDRIVEFILTER&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE2_WIREDANDDRIVEFILTER &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDANDDRIVEFILTER for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00190">190</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g6e93434f44a1a756a0d905fc8d9fd34b"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE2_WIREDANDDRIVEPULLUP" ref="g6e93434f44a1a756a0d905fc8d9fd34b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE2_WIREDANDDRIVEPULLUP&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE2_WIREDANDDRIVEPULLUP &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDANDDRIVEPULLUP for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00191">191</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g4f3c60aa8db37492bb617efb349c1656"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE2_WIREDANDDRIVEPULLUPFILTER" ref="g4f3c60aa8db37492bb617efb349c1656" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE2_WIREDANDDRIVEPULLUPFILTER&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE2_WIREDANDDRIVEPULLUPFILTER &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDANDDRIVEPULLUPFILTER for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00192">192</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g1d38966ed7d834e3cb81ad327f5f55a7"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE2_WIREDANDFILTER" ref="g1d38966ed7d834e3cb81ad327f5f55a7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE2_WIREDANDFILTER&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE2_WIREDANDFILTER &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDANDFILTER for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00186">186</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="ga74b682ad72e1da1f937ec3c9edfac6f"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE2_WIREDANDPULLUP" ref="ga74b682ad72e1da1f937ec3c9edfac6f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE2_WIREDANDPULLUP&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE2_WIREDANDPULLUP &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDANDPULLUP for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00187">187</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="ga217e052633f7a321600ee493a1cf9b7"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE2_WIREDANDPULLUPFILTER" ref="ga217e052633f7a321600ee493a1cf9b7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE2_WIREDANDPULLUPFILTER&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE2_WIREDANDPULLUPFILTER &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDANDPULLUPFILTER for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00188">188</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gef893da44958285e76cde8aa91809caa"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE2_WIREDOR" ref="gef893da44958285e76cde8aa91809caa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE2_WIREDOR&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE2_WIREDOR &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDOR for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00183">183</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gb71c1edcbcea669cf81bd97d0425bd87"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE2_WIREDORPULLDOWN" ref="gb71c1edcbcea669cf81bd97d0425bd87" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE2_WIREDORPULLDOWN&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE2_WIREDORPULLDOWN &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDORPULLDOWN for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00184">184</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gf5ce808db9c003028252a40d2790172e"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE3_DEFAULT" ref="gf5ce808db9c003028252a40d2790172e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE3_DEFAULT&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE3_DEFAULT &lt;&lt; 12)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00212">212</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="ge87344055cdb21c333c629ced2482f03"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE3_DISABLED" ref="ge87344055cdb21c333c629ced2482f03" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE3_DISABLED&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE3_DISABLED &lt;&lt; 12)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DISABLED for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00213">213</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g8dc6b617d2e30e8a0e635ad4646a023e"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE3_INPUT" ref="g8dc6b617d2e30e8a0e635ad4646a023e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE3_INPUT&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE3_INPUT &lt;&lt; 12)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode INPUT for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00214">214</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g3b670b573a5069bca39c9c018d858408"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE3_INPUTPULL" ref="g3b670b573a5069bca39c9c018d858408" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE3_INPUTPULL&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE3_INPUTPULL &lt;&lt; 12)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode INPUTPULL for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00215">215</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gbb6a3d9da452701eb9bbb8d870b1f6c8"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE3_INPUTPULLFILTER" ref="gbb6a3d9da452701eb9bbb8d870b1f6c8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE3_INPUTPULLFILTER&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE3_INPUTPULLFILTER &lt;&lt; 12)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode INPUTPULLFILTER for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00216">216</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g2cfbff95f206e2e775a67d27c9029f6a"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE3_PUSHPULL" ref="g2cfbff95f206e2e775a67d27c9029f6a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE3_PUSHPULL&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE3_PUSHPULL &lt;&lt; 12)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PUSHPULL for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00217">217</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g299649f74c95d65417a659150f373be3"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE3_PUSHPULLDRIVE" ref="g299649f74c95d65417a659150f373be3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE3_PUSHPULLDRIVE&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE3_PUSHPULLDRIVE &lt;&lt; 12)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PUSHPULLDRIVE for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00218">218</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g0e2c36f78e6ef656ddf024e348de0934"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE3_WIREDAND" ref="g0e2c36f78e6ef656ddf024e348de0934" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE3_WIREDAND&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE3_WIREDAND &lt;&lt; 12)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDAND for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00221">221</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g4b6fdd3d03fd5e4bd9c2a4bc7cbf0f58"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE3_WIREDANDDRIVE" ref="g4b6fdd3d03fd5e4bd9c2a4bc7cbf0f58" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE3_WIREDANDDRIVE&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE3_WIREDANDDRIVE &lt;&lt; 12)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDANDDRIVE for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00225">225</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g681854e3290b68fef417cebe8a29df49"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE3_WIREDANDDRIVEFILTER" ref="g681854e3290b68fef417cebe8a29df49" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE3_WIREDANDDRIVEFILTER&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE3_WIREDANDDRIVEFILTER &lt;&lt; 12)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDANDDRIVEFILTER for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00226">226</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g9b3acc3f13ff1080f527ce9906665c42"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE3_WIREDANDDRIVEPULLUP" ref="g9b3acc3f13ff1080f527ce9906665c42" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE3_WIREDANDDRIVEPULLUP&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE3_WIREDANDDRIVEPULLUP &lt;&lt; 12)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDANDDRIVEPULLUP for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00227">227</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g1f0b9345fdae8cc41fbf95ff25b46ea7"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE3_WIREDANDDRIVEPULLUPFILTER" ref="g1f0b9345fdae8cc41fbf95ff25b46ea7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE3_WIREDANDDRIVEPULLUPFILTER&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE3_WIREDANDDRIVEPULLUPFILTER &lt;&lt; 12)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDANDDRIVEPULLUPFILTER for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00228">228</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g6731aab439581acf909e8a0c29ff446f"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE3_WIREDANDFILTER" ref="g6731aab439581acf909e8a0c29ff446f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE3_WIREDANDFILTER&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE3_WIREDANDFILTER &lt;&lt; 12)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDANDFILTER for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00222">222</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="ge4a2bcdd483eb10698fd2bda328b3c38"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE3_WIREDANDPULLUP" ref="ge4a2bcdd483eb10698fd2bda328b3c38" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE3_WIREDANDPULLUP&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE3_WIREDANDPULLUP &lt;&lt; 12)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDANDPULLUP for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00223">223</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g473c287fc728f26af1e0a6f7ea549b44"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE3_WIREDANDPULLUPFILTER" ref="g473c287fc728f26af1e0a6f7ea549b44" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE3_WIREDANDPULLUPFILTER&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE3_WIREDANDPULLUPFILTER &lt;&lt; 12)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDANDPULLUPFILTER for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00224">224</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gec64fd23fbb6eb56f6cb89b8b743a4b4"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE3_WIREDOR" ref="gec64fd23fbb6eb56f6cb89b8b743a4b4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE3_WIREDOR&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE3_WIREDOR &lt;&lt; 12)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDOR for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00219">219</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g2dcde746904499f7f58bb9ad937430d4"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE3_WIREDORPULLDOWN" ref="g2dcde746904499f7f58bb9ad937430d4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE3_WIREDORPULLDOWN&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE3_WIREDORPULLDOWN &lt;&lt; 12)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDORPULLDOWN for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00220">220</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g628fae8b96414c8fef9b2a0824bc71ec"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE4_DEFAULT" ref="g628fae8b96414c8fef9b2a0824bc71ec" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE4_DEFAULT&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE4_DEFAULT &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00248">248</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g1e27212da4ebb414ea649c7fb7afdeb3"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE4_DISABLED" ref="g1e27212da4ebb414ea649c7fb7afdeb3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE4_DISABLED&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE4_DISABLED &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DISABLED for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00249">249</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g76a7338a79f3b6c5e69cebff093a4841"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE4_INPUT" ref="g76a7338a79f3b6c5e69cebff093a4841" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE4_INPUT&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE4_INPUT &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode INPUT for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00250">250</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="ga03e424646fe450a35fcd73b6b10b0ae"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE4_INPUTPULL" ref="ga03e424646fe450a35fcd73b6b10b0ae" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE4_INPUTPULL&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE4_INPUTPULL &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode INPUTPULL for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00251">251</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g4508918df6c63f0c81db021f9e384d9b"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE4_INPUTPULLFILTER" ref="g4508918df6c63f0c81db021f9e384d9b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE4_INPUTPULLFILTER&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE4_INPUTPULLFILTER &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode INPUTPULLFILTER for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00252">252</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g2f2937f5177bffeab94353f1157af674"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE4_PUSHPULL" ref="g2f2937f5177bffeab94353f1157af674" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE4_PUSHPULL&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE4_PUSHPULL &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PUSHPULL for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00253">253</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g8d15c5d1e19a66f69721a73d421a82e4"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE4_PUSHPULLDRIVE" ref="g8d15c5d1e19a66f69721a73d421a82e4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE4_PUSHPULLDRIVE&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE4_PUSHPULLDRIVE &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PUSHPULLDRIVE for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00254">254</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gc0acc8764b8bc96b0bed9ecb014d090e"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE4_WIREDAND" ref="gc0acc8764b8bc96b0bed9ecb014d090e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE4_WIREDAND&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE4_WIREDAND &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDAND for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00257">257</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g6d55f0abf0b59d877cd967b777e03467"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE4_WIREDANDDRIVE" ref="g6d55f0abf0b59d877cd967b777e03467" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE4_WIREDANDDRIVE&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE4_WIREDANDDRIVE &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDANDDRIVE for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00261">261</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g5bfeee57997ec19a1c63480734843adf"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE4_WIREDANDDRIVEFILTER" ref="g5bfeee57997ec19a1c63480734843adf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE4_WIREDANDDRIVEFILTER&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE4_WIREDANDDRIVEFILTER &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDANDDRIVEFILTER for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00262">262</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g1c61f64b72be74fa40f8b7de71204d84"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE4_WIREDANDDRIVEPULLUP" ref="g1c61f64b72be74fa40f8b7de71204d84" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE4_WIREDANDDRIVEPULLUP&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE4_WIREDANDDRIVEPULLUP &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDANDDRIVEPULLUP for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00263">263</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g9ed48bda92edb7dbb41e0441a8b4d9f0"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE4_WIREDANDDRIVEPULLUPFILTER" ref="g9ed48bda92edb7dbb41e0441a8b4d9f0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE4_WIREDANDDRIVEPULLUPFILTER&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE4_WIREDANDDRIVEPULLUPFILTER &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDANDDRIVEPULLUPFILTER for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00264">264</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g488895417fc7d51d2bb3b02b8b253e3d"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE4_WIREDANDFILTER" ref="g488895417fc7d51d2bb3b02b8b253e3d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE4_WIREDANDFILTER&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE4_WIREDANDFILTER &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDANDFILTER for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00258">258</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gd161370b693cc5f8fe57d626286fe521"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE4_WIREDANDPULLUP" ref="gd161370b693cc5f8fe57d626286fe521" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE4_WIREDANDPULLUP&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE4_WIREDANDPULLUP &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDANDPULLUP for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00259">259</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g46b49ce3eb156f8004741c7ef6155a82"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE4_WIREDANDPULLUPFILTER" ref="g46b49ce3eb156f8004741c7ef6155a82" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE4_WIREDANDPULLUPFILTER&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE4_WIREDANDPULLUPFILTER &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDANDPULLUPFILTER for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00260">260</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="ge544e125a2559869e7b115ab9ee4c0eb"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE4_WIREDOR" ref="ge544e125a2559869e7b115ab9ee4c0eb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE4_WIREDOR&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE4_WIREDOR &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDOR for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00255">255</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gfbca416c0fe9a913a6233d40e177d319"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE4_WIREDORPULLDOWN" ref="gfbca416c0fe9a913a6233d40e177d319" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE4_WIREDORPULLDOWN&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE4_WIREDORPULLDOWN &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDORPULLDOWN for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00256">256</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g7da4a0817bd589efbc3dc6d4d4897a16"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE5_DEFAULT" ref="g7da4a0817bd589efbc3dc6d4d4897a16" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE5_DEFAULT&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE5_DEFAULT &lt;&lt; 20)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00284">284</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gd2cb6cfb2448e90538b19485747ee110"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE5_DISABLED" ref="gd2cb6cfb2448e90538b19485747ee110" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE5_DISABLED&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE5_DISABLED &lt;&lt; 20)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DISABLED for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00285">285</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g9558b73fe592527ab2cd0ccb871b264f"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE5_INPUT" ref="g9558b73fe592527ab2cd0ccb871b264f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE5_INPUT&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE5_INPUT &lt;&lt; 20)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode INPUT for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00286">286</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g1fb0215893978dc58b7cc8385b07bd56"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE5_INPUTPULL" ref="g1fb0215893978dc58b7cc8385b07bd56" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE5_INPUTPULL&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE5_INPUTPULL &lt;&lt; 20)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode INPUTPULL for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00287">287</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g73547021068b34cbf784444dadb42f5a"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE5_INPUTPULLFILTER" ref="g73547021068b34cbf784444dadb42f5a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE5_INPUTPULLFILTER&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE5_INPUTPULLFILTER &lt;&lt; 20)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode INPUTPULLFILTER for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00288">288</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gcdd6b070c1a4fd73dc401de849601783"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE5_PUSHPULL" ref="gcdd6b070c1a4fd73dc401de849601783" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE5_PUSHPULL&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE5_PUSHPULL &lt;&lt; 20)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PUSHPULL for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00289">289</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g826ab977a2e4850e4ec83c6f20798f98"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE5_PUSHPULLDRIVE" ref="g826ab977a2e4850e4ec83c6f20798f98" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE5_PUSHPULLDRIVE&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE5_PUSHPULLDRIVE &lt;&lt; 20)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PUSHPULLDRIVE for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00290">290</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g9cd48a87a74b46a2e42a668255ce161e"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE5_WIREDAND" ref="g9cd48a87a74b46a2e42a668255ce161e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE5_WIREDAND&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE5_WIREDAND &lt;&lt; 20)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDAND for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00293">293</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gf5699e8c364692f1cf9c863d5dbb388b"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE5_WIREDANDDRIVE" ref="gf5699e8c364692f1cf9c863d5dbb388b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE5_WIREDANDDRIVE&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE5_WIREDANDDRIVE &lt;&lt; 20)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDANDDRIVE for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00297">297</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gd0f58e03555fb793dbd0830871cbffb9"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE5_WIREDANDDRIVEFILTER" ref="gd0f58e03555fb793dbd0830871cbffb9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE5_WIREDANDDRIVEFILTER&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE5_WIREDANDDRIVEFILTER &lt;&lt; 20)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDANDDRIVEFILTER for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00298">298</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g813e79f03680edb7bbe19a3924ab691a"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE5_WIREDANDDRIVEPULLUP" ref="g813e79f03680edb7bbe19a3924ab691a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE5_WIREDANDDRIVEPULLUP&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE5_WIREDANDDRIVEPULLUP &lt;&lt; 20)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDANDDRIVEPULLUP for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00299">299</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g90f63b250b9b53a1814c5b4810da5515"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE5_WIREDANDDRIVEPULLUPFILTER" ref="g90f63b250b9b53a1814c5b4810da5515" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE5_WIREDANDDRIVEPULLUPFILTER&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE5_WIREDANDDRIVEPULLUPFILTER &lt;&lt; 20)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDANDDRIVEPULLUPFILTER for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00300">300</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g53d4fd5104b2afffb8d49e3b94d2769a"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE5_WIREDANDFILTER" ref="g53d4fd5104b2afffb8d49e3b94d2769a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE5_WIREDANDFILTER&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE5_WIREDANDFILTER &lt;&lt; 20)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDANDFILTER for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00294">294</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gcfb602eb903e12a06b785e5befaa5f5d"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE5_WIREDANDPULLUP" ref="gcfb602eb903e12a06b785e5befaa5f5d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE5_WIREDANDPULLUP&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE5_WIREDANDPULLUP &lt;&lt; 20)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDANDPULLUP for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00295">295</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g393f45464b649ccd659f74321cf9a7bf"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE5_WIREDANDPULLUPFILTER" ref="g393f45464b649ccd659f74321cf9a7bf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE5_WIREDANDPULLUPFILTER&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE5_WIREDANDPULLUPFILTER &lt;&lt; 20)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDANDPULLUPFILTER for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00296">296</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g684b68c8521ce350c4183a5c2e0e12e4"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE5_WIREDOR" ref="g684b68c8521ce350c4183a5c2e0e12e4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE5_WIREDOR&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE5_WIREDOR &lt;&lt; 20)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDOR for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00291">291</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gcdbe0f2810639aed334bc9a128de8f02"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE5_WIREDORPULLDOWN" ref="gcdbe0f2810639aed334bc9a128de8f02" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE5_WIREDORPULLDOWN&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE5_WIREDORPULLDOWN &lt;&lt; 20)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDORPULLDOWN for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00292">292</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g500eeb16af2ee5441efa44b31d9a440a"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE6_DEFAULT" ref="g500eeb16af2ee5441efa44b31d9a440a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE6_DEFAULT&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE6_DEFAULT &lt;&lt; 24)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00320">320</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g00e691c836abdbe9a60fb739748b4182"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE6_DISABLED" ref="g00e691c836abdbe9a60fb739748b4182" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE6_DISABLED&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE6_DISABLED &lt;&lt; 24)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DISABLED for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00321">321</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g410b34a162909b33e45741861efe576f"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE6_INPUT" ref="g410b34a162909b33e45741861efe576f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE6_INPUT&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE6_INPUT &lt;&lt; 24)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode INPUT for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00322">322</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g2288ff9b38525e426886afa744bd5365"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE6_INPUTPULL" ref="g2288ff9b38525e426886afa744bd5365" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE6_INPUTPULL&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE6_INPUTPULL &lt;&lt; 24)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode INPUTPULL for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00323">323</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g68f0a7ed47adb3748ad8c484b5c18e6a"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE6_INPUTPULLFILTER" ref="g68f0a7ed47adb3748ad8c484b5c18e6a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE6_INPUTPULLFILTER&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE6_INPUTPULLFILTER &lt;&lt; 24)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode INPUTPULLFILTER for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00324">324</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g085953a4129d61ed990dde9b67267809"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE6_PUSHPULL" ref="g085953a4129d61ed990dde9b67267809" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE6_PUSHPULL&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE6_PUSHPULL &lt;&lt; 24)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PUSHPULL for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00325">325</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g8da78d444042b18f8f1336fa0cea5ab6"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE6_PUSHPULLDRIVE" ref="g8da78d444042b18f8f1336fa0cea5ab6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE6_PUSHPULLDRIVE&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE6_PUSHPULLDRIVE &lt;&lt; 24)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PUSHPULLDRIVE for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00326">326</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gb73e0d8e9d6708528cbffbd03f842ca4"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE6_WIREDAND" ref="gb73e0d8e9d6708528cbffbd03f842ca4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE6_WIREDAND&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE6_WIREDAND &lt;&lt; 24)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDAND for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00329">329</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gd112399aa7735dd03befc162f3359bb4"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE6_WIREDANDDRIVE" ref="gd112399aa7735dd03befc162f3359bb4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE6_WIREDANDDRIVE&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE6_WIREDANDDRIVE &lt;&lt; 24)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDANDDRIVE for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00333">333</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="ge470c28dff235cf67d7905d3d1770633"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE6_WIREDANDDRIVEFILTER" ref="ge470c28dff235cf67d7905d3d1770633" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE6_WIREDANDDRIVEFILTER&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE6_WIREDANDDRIVEFILTER &lt;&lt; 24)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDANDDRIVEFILTER for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00334">334</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gc3fdd663866568dfbd7b9de84b217579"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE6_WIREDANDDRIVEPULLUP" ref="gc3fdd663866568dfbd7b9de84b217579" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE6_WIREDANDDRIVEPULLUP&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE6_WIREDANDDRIVEPULLUP &lt;&lt; 24)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDANDDRIVEPULLUP for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00335">335</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g4888753ced244a3cc61f009ad1d394aa"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE6_WIREDANDDRIVEPULLUPFILTER" ref="g4888753ced244a3cc61f009ad1d394aa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE6_WIREDANDDRIVEPULLUPFILTER&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE6_WIREDANDDRIVEPULLUPFILTER &lt;&lt; 24)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDANDDRIVEPULLUPFILTER for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00336">336</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gb3f71ae309641e07d18f4348572255df"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE6_WIREDANDFILTER" ref="gb3f71ae309641e07d18f4348572255df" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE6_WIREDANDFILTER&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE6_WIREDANDFILTER &lt;&lt; 24)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDANDFILTER for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00330">330</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="ga2c6be9abc8193829fbf0fb2bc1b3698"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE6_WIREDANDPULLUP" ref="ga2c6be9abc8193829fbf0fb2bc1b3698" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE6_WIREDANDPULLUP&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE6_WIREDANDPULLUP &lt;&lt; 24)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDANDPULLUP for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00331">331</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g8f67e944e8aec0bb31e7afb8db7b2ae2"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE6_WIREDANDPULLUPFILTER" ref="g8f67e944e8aec0bb31e7afb8db7b2ae2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE6_WIREDANDPULLUPFILTER&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE6_WIREDANDPULLUPFILTER &lt;&lt; 24)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDANDPULLUPFILTER for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00332">332</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gdf629e5d05c1115eadc5ac2e5b466a7d"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE6_WIREDOR" ref="gdf629e5d05c1115eadc5ac2e5b466a7d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE6_WIREDOR&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE6_WIREDOR &lt;&lt; 24)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDOR for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00327">327</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g66b295c479bf7041000e677af709a3f7"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE6_WIREDORPULLDOWN" ref="g66b295c479bf7041000e677af709a3f7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE6_WIREDORPULLDOWN&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE6_WIREDORPULLDOWN &lt;&lt; 24)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDORPULLDOWN for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00328">328</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g03b2b3ab27f40ae793baf07a187151ca"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE7_DEFAULT" ref="g03b2b3ab27f40ae793baf07a187151ca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE7_DEFAULT&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE7_DEFAULT &lt;&lt; 28)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00356">356</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g67f8bcc4fdc59c31adbb4225428e5f5c"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE7_DISABLED" ref="g67f8bcc4fdc59c31adbb4225428e5f5c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE7_DISABLED&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE7_DISABLED &lt;&lt; 28)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DISABLED for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00357">357</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g13053b471cdd14edf92aeda1e9af9b4f"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE7_INPUT" ref="g13053b471cdd14edf92aeda1e9af9b4f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE7_INPUT&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE7_INPUT &lt;&lt; 28)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode INPUT for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00358">358</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g59c1424e3993c47d6593a6d3cb089d8e"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE7_INPUTPULL" ref="g59c1424e3993c47d6593a6d3cb089d8e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE7_INPUTPULL&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE7_INPUTPULL &lt;&lt; 28)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode INPUTPULL for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00359">359</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g3428c4f1ec56694946dfb6ec92689c57"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE7_INPUTPULLFILTER" ref="g3428c4f1ec56694946dfb6ec92689c57" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE7_INPUTPULLFILTER&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE7_INPUTPULLFILTER &lt;&lt; 28)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode INPUTPULLFILTER for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00360">360</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gf9fc348a04971b96b886823062b60a33"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE7_PUSHPULL" ref="gf9fc348a04971b96b886823062b60a33" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE7_PUSHPULL&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE7_PUSHPULL &lt;&lt; 28)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PUSHPULL for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00361">361</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g7dcae8b98b178ca89e40ffbf3a24b54f"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE7_PUSHPULLDRIVE" ref="g7dcae8b98b178ca89e40ffbf3a24b54f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE7_PUSHPULLDRIVE&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE7_PUSHPULLDRIVE &lt;&lt; 28)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PUSHPULLDRIVE for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00362">362</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g92f49b866110ac04594ba6e4a54f9097"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE7_WIREDAND" ref="g92f49b866110ac04594ba6e4a54f9097" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE7_WIREDAND&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE7_WIREDAND &lt;&lt; 28)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDAND for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00365">365</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g5f1c4e0284e46e4c32f8d60a1e84cc15"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE7_WIREDANDDRIVE" ref="g5f1c4e0284e46e4c32f8d60a1e84cc15" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE7_WIREDANDDRIVE&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE7_WIREDANDDRIVE &lt;&lt; 28)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDANDDRIVE for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00369">369</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gcfe749e819af46b5dd8b99a059dd6a96"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE7_WIREDANDDRIVEFILTER" ref="gcfe749e819af46b5dd8b99a059dd6a96" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE7_WIREDANDDRIVEFILTER&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE7_WIREDANDDRIVEFILTER &lt;&lt; 28)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDANDDRIVEFILTER for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00370">370</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g8c01b79256eb195d69f6be2a3756ded3"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE7_WIREDANDDRIVEPULLUP" ref="g8c01b79256eb195d69f6be2a3756ded3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE7_WIREDANDDRIVEPULLUP&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE7_WIREDANDDRIVEPULLUP &lt;&lt; 28)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDANDDRIVEPULLUP for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00371">371</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gc2816a5819f349a9dae92f2f88d5ca6a"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE7_WIREDANDDRIVEPULLUPFILTER" ref="gc2816a5819f349a9dae92f2f88d5ca6a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE7_WIREDANDDRIVEPULLUPFILTER&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE7_WIREDANDDRIVEPULLUPFILTER &lt;&lt; 28)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDANDDRIVEPULLUPFILTER for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00372">372</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gf8e147c0f8251af51a9c33d8d15f24e0"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE7_WIREDANDFILTER" ref="gf8e147c0f8251af51a9c33d8d15f24e0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE7_WIREDANDFILTER&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE7_WIREDANDFILTER &lt;&lt; 28)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDANDFILTER for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00366">366</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g44f6d9c7567ede1d195f892367f16255"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE7_WIREDANDPULLUP" ref="g44f6d9c7567ede1d195f892367f16255" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE7_WIREDANDPULLUP&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE7_WIREDANDPULLUP &lt;&lt; 28)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDANDPULLUP for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00367">367</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g17cd55b3c61a59807eb737e76ec67ab1"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE7_WIREDANDPULLUPFILTER" ref="g17cd55b3c61a59807eb737e76ec67ab1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE7_WIREDANDPULLUPFILTER&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE7_WIREDANDPULLUPFILTER &lt;&lt; 28)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDANDPULLUPFILTER for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00368">368</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="ga77e188d9481ea0637b77b7bff222dc4"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE7_WIREDOR" ref="ga77e188d9481ea0637b77b7bff222dc4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE7_WIREDOR&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE7_WIREDOR &lt;&lt; 28)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDOR for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00363">363</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g47bf88212a62c15a63f7b75f5a2fd809"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_MODEL_MODE7_WIREDORPULLDOWN" ref="g47bf88212a62c15a63f7b75f5a2fd809" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE7_WIREDORPULLDOWN&nbsp;&nbsp;&nbsp;(_GPIO_P_MODEL_MODE7_WIREDORPULLDOWN &lt;&lt; 28)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WIREDORPULLDOWN for GPIO_P_MODEL 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00364">364</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gb02b902da1cca3f0396045cae01308f2"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_P_PINLOCKN_PINLOCKN_DEFAULT" ref="gb02b902da1cca3f0396045cae01308f2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_PINLOCKN_PINLOCKN_DEFAULT&nbsp;&nbsp;&nbsp;(_GPIO_P_PINLOCKN_PINLOCKN_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for GPIO_P_PINLOCKN 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l00712">712</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g5c306935a670c6227958abc29e723e66"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_ROUTE_ETMLOCATION_DEFAULT" ref="g5c306935a670c6227958abc29e723e66" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_ROUTE_ETMLOCATION_DEFAULT&nbsp;&nbsp;&nbsp;(_GPIO_ROUTE_ETMLOCATION_DEFAULT &lt;&lt; 24)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for GPIO_ROUTE 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01089">1089</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g826bd995c4a9a197dc45120b6a2ca2a8"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_ROUTE_ETMLOCATION_LOC0" ref="g826bd995c4a9a197dc45120b6a2ca2a8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_ROUTE_ETMLOCATION_LOC0&nbsp;&nbsp;&nbsp;(_GPIO_ROUTE_ETMLOCATION_LOC0 &lt;&lt; 24)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC0 for GPIO_ROUTE 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01088">1088</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g7e1d3aa00e3a3890fc4019b8b339abfb"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_ROUTE_ETMLOCATION_LOC1" ref="g7e1d3aa00e3a3890fc4019b8b339abfb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_ROUTE_ETMLOCATION_LOC1&nbsp;&nbsp;&nbsp;(_GPIO_ROUTE_ETMLOCATION_LOC1 &lt;&lt; 24)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC1 for GPIO_ROUTE 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01090">1090</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g1a095d37fee10c4d9dbe14880b65ac30"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_ROUTE_ETMLOCATION_LOC2" ref="g1a095d37fee10c4d9dbe14880b65ac30" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_ROUTE_ETMLOCATION_LOC2&nbsp;&nbsp;&nbsp;(_GPIO_ROUTE_ETMLOCATION_LOC2 &lt;&lt; 24)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC2 for GPIO_ROUTE 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01091">1091</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gfe7afc6cf5f3366088005410016a0574"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_ROUTE_ETMLOCATION_LOC3" ref="gfe7afc6cf5f3366088005410016a0574" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_ROUTE_ETMLOCATION_LOC3&nbsp;&nbsp;&nbsp;(_GPIO_ROUTE_ETMLOCATION_LOC3 &lt;&lt; 24)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC3 for GPIO_ROUTE 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01092">1092</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gf846391e2a4cb43408432cb3a8c7485b"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_ROUTE_SWCLKPEN" ref="gf846391e2a4cb43408432cb3a8c7485b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_ROUTE_SWCLKPEN&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Serial Wire Clock Pin Enable 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01029">1029</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g84fe5f9ab9d84831a120f5457c7d77b3"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_ROUTE_SWCLKPEN_DEFAULT" ref="g84fe5f9ab9d84831a120f5457c7d77b3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_ROUTE_SWCLKPEN_DEFAULT&nbsp;&nbsp;&nbsp;(_GPIO_ROUTE_SWCLKPEN_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for GPIO_ROUTE 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01033">1033</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g6587c1db25c705d1fd467d785dfca24d"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_ROUTE_SWDIOPEN" ref="g6587c1db25c705d1fd467d785dfca24d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_ROUTE_SWDIOPEN&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Serial Wire Data Pin Enable 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01034">1034</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g23f4a8af8fad68fb10850c42eb640971"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_ROUTE_SWDIOPEN_DEFAULT" ref="g23f4a8af8fad68fb10850c42eb640971" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_ROUTE_SWDIOPEN_DEFAULT&nbsp;&nbsp;&nbsp;(_GPIO_ROUTE_SWDIOPEN_DEFAULT &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for GPIO_ROUTE 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01038">1038</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gd9f997302bbc39bf7f62faa8a2ccedba"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_ROUTE_SWLOCATION_DEFAULT" ref="gd9f997302bbc39bf7f62faa8a2ccedba" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_ROUTE_SWLOCATION_DEFAULT&nbsp;&nbsp;&nbsp;(_GPIO_ROUTE_SWLOCATION_DEFAULT &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for GPIO_ROUTE 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01052">1052</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g951cc78ff9ad4832ff01f7b07971dae6"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_ROUTE_SWLOCATION_LOC0" ref="g951cc78ff9ad4832ff01f7b07971dae6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_ROUTE_SWLOCATION_LOC0&nbsp;&nbsp;&nbsp;(_GPIO_ROUTE_SWLOCATION_LOC0 &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC0 for GPIO_ROUTE 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01051">1051</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gda1d735a8b4b5da7d9845a5e7e992cd7"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_ROUTE_SWLOCATION_LOC1" ref="gda1d735a8b4b5da7d9845a5e7e992cd7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_ROUTE_SWLOCATION_LOC1&nbsp;&nbsp;&nbsp;(_GPIO_ROUTE_SWLOCATION_LOC1 &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC1 for GPIO_ROUTE 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01053">1053</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gbc35fb0a198ae0241fb2fff459d48fdd"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_ROUTE_SWLOCATION_LOC2" ref="gbc35fb0a198ae0241fb2fff459d48fdd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_ROUTE_SWLOCATION_LOC2&nbsp;&nbsp;&nbsp;(_GPIO_ROUTE_SWLOCATION_LOC2 &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC2 for GPIO_ROUTE 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01054">1054</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gb96bae9b5c78533b89c4766607846a26"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_ROUTE_SWLOCATION_LOC3" ref="gb96bae9b5c78533b89c4766607846a26" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_ROUTE_SWLOCATION_LOC3&nbsp;&nbsp;&nbsp;(_GPIO_ROUTE_SWLOCATION_LOC3 &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC3 for GPIO_ROUTE 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01055">1055</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="ge9c301970a26a946ada7eb12aff69f33"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_ROUTE_SWOPEN" ref="ge9c301970a26a946ada7eb12aff69f33" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_ROUTE_SWOPEN&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Serial Wire Viewer Output Pin Enable 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01039">1039</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g68dc37748f80ed99f4410a6abba4ea94"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_ROUTE_SWOPEN_DEFAULT" ref="g68dc37748f80ed99f4410a6abba4ea94" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_ROUTE_SWOPEN_DEFAULT&nbsp;&nbsp;&nbsp;(_GPIO_ROUTE_SWOPEN_DEFAULT &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for GPIO_ROUTE 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01043">1043</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="gae67446065bfdb52469952d3aa6845dd"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_ROUTE_TCLKPEN" ref="gae67446065bfdb52469952d3aa6845dd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_ROUTE_TCLKPEN&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 12)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
ETM Trace Clock Pin Enable 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01056">1056</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g0b4284398194b4df8d36f48d9fa5093c"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_ROUTE_TCLKPEN_DEFAULT" ref="g0b4284398194b4df8d36f48d9fa5093c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_ROUTE_TCLKPEN_DEFAULT&nbsp;&nbsp;&nbsp;(_GPIO_ROUTE_TCLKPEN_DEFAULT &lt;&lt; 12)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for GPIO_ROUTE 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01060">1060</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="ga9de2768fd572a1c6c1cdb47fd84fec3"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_ROUTE_TD0PEN" ref="ga9de2768fd572a1c6c1cdb47fd84fec3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_ROUTE_TD0PEN&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 13)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
ETM Trace Data Pin Enable 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01061">1061</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="ga855e3e13c34e7100bd69a2c11b190b2"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_ROUTE_TD0PEN_DEFAULT" ref="ga855e3e13c34e7100bd69a2c11b190b2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_ROUTE_TD0PEN_DEFAULT&nbsp;&nbsp;&nbsp;(_GPIO_ROUTE_TD0PEN_DEFAULT &lt;&lt; 13)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for GPIO_ROUTE 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01065">1065</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="ge32b07c6fe06059894a21512c7ae96c3"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_ROUTE_TD1PEN" ref="ge32b07c6fe06059894a21512c7ae96c3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_ROUTE_TD1PEN&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 14)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
ETM Trace Data Pin Enable 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01066">1066</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g9ec35fad89e3b588936bd04c6f68f293"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_ROUTE_TD1PEN_DEFAULT" ref="g9ec35fad89e3b588936bd04c6f68f293" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_ROUTE_TD1PEN_DEFAULT&nbsp;&nbsp;&nbsp;(_GPIO_ROUTE_TD1PEN_DEFAULT &lt;&lt; 14)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for GPIO_ROUTE 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01070">1070</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g80e8a8e67b84bd5ba8c9b42f72f1d4c4"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_ROUTE_TD2PEN" ref="g80e8a8e67b84bd5ba8c9b42f72f1d4c4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_ROUTE_TD2PEN&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 15)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
ETM Trace Data Pin Enable 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01071">1071</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g32bdfe4e38fc71fe55c2df85fdff1855"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_ROUTE_TD2PEN_DEFAULT" ref="g32bdfe4e38fc71fe55c2df85fdff1855" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_ROUTE_TD2PEN_DEFAULT&nbsp;&nbsp;&nbsp;(_GPIO_ROUTE_TD2PEN_DEFAULT &lt;&lt; 15)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for GPIO_ROUTE 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01075">1075</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g017bda960de273d23cbb7edbc16ce592"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_ROUTE_TD3PEN" ref="g017bda960de273d23cbb7edbc16ce592" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_ROUTE_TD3PEN&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
ETM Trace Data Pin Enable 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01076">1076</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<a class="anchor" name="g71f4430a320008ae6567a3119edfe232"></a><!-- doxytag: member="efm32gg_gpio.h::GPIO_ROUTE_TD3PEN_DEFAULT" ref="g71f4430a320008ae6567a3119edfe232" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_ROUTE_TD3PEN_DEFAULT&nbsp;&nbsp;&nbsp;(_GPIO_ROUTE_TD3PEN_DEFAULT &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for GPIO_ROUTE 
<p>
Definition at line <a class="el" href="efm32gg__gpio_8h-source.html#l01080">1080</a> of file <a class="el" href="efm32gg__gpio_8h-source.html">efm32gg_gpio.h</a>.
</div>
</div><p>
<div id="footer">
<hr size="1"><address style="text-align: right;"><small>
Generated on Thu Sep 10 08:08:24 2015</small> for Silicon Labs EFM32 CMSIS by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a><small> 1.4.7 </small></address></div>
</body>
</html>
