// Seed: 546008899
module module_0;
  logic id_0;
  logic id_1;
  reg   id_2;
  always @(posedge 1 or posedge id_1) id_2 <= id_2;
endmodule
