// Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus II License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 15.0.0 Build 145 04/22/2015 SJ Full Version"

// DATE "11/05/2015 14:08:35"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module multicycle (
	SW,
	KEY,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	LEDR);
input 	[4:0] SW;
input 	[1:0] KEY;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[9:0] LEDR;

// Design Ports Information
// SW[0]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_AE26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[1]	=>  Location: PIN_AE27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[2]	=>  Location: PIN_AE28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[3]	=>  Location: PIN_AG27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[4]	=>  Location: PIN_AF28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[5]	=>  Location: PIN_AG28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[6]	=>  Location: PIN_AH28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[0]	=>  Location: PIN_AJ29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[1]	=>  Location: PIN_AH29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[2]	=>  Location: PIN_AH30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[3]	=>  Location: PIN_AG30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[4]	=>  Location: PIN_AF29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[5]	=>  Location: PIN_AF30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[6]	=>  Location: PIN_AD27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[1]	=>  Location: PIN_AE29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[2]	=>  Location: PIN_AD29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[3]	=>  Location: PIN_AC28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[4]	=>  Location: PIN_AD30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[5]	=>  Location: PIN_AC29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[6]	=>  Location: PIN_AC30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[0]	=>  Location: PIN_AD26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[1]	=>  Location: PIN_AC27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[2]	=>  Location: PIN_AD25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[3]	=>  Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[4]	=>  Location: PIN_AB28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[5]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[6]	=>  Location: PIN_AB22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[0]	=>  Location: PIN_V16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[1]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[2]	=>  Location: PIN_V17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[3]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[4]	=>  Location: PIN_W17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[5]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[6]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[7]	=>  Location: PIN_W20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[8]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[9]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SW[3]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \SW[0]~input_o ;
wire \SW[1]~input_o ;
wire \KEY[1]~input_o ;
wire \KEY[1]~inputCLKENA0_outclk ;
wire \~GND~combout ;
wire \KEY[0]~input_o ;
wire \Control|state.c3_ori~DUPLICATE_q ;
wire \Control|state.c4_ori~q ;
wire \Control|ALUop[0]~0_combout ;
wire \Control|state.c3_asn~q ;
wire \Control|state~27_combout ;
wire \Control|state.c3_shift~q ;
wire \Control|state~29_combout ;
wire \Control|state.c3_bnz~q ;
wire \Control|state~30_combout ;
wire \Control|state.c3_bz~q ;
wire \Control|state~31_combout ;
wire \Control|state.c3_bpz~q ;
wire \Control|WideOr3~combout ;
wire \Control|state.c3_shift~DUPLICATE_q ;
wire \Control|WideOr0~0_combout ;
wire \ALU2_mux|lpm_mux_component|auto_generated|l3_w5_n0_mux_dataout~0_combout ;
wire \ALU|tmp_out[4]~6_combout ;
wire \ALU2_mux|lpm_mux_component|auto_generated|l3_w3_n0_mux_dataout~1_combout ;
wire \ALU|tmp_out[3]~0_combout ;
wire \ALU2_mux|lpm_mux_component|auto_generated|l3_w5_n0_mux_dataout~1_combout ;
wire \ALU|Add0~22 ;
wire \ALU|Add0~25_sumout ;
wire \ALU|tmp_out[5]~13_combout ;
wire \ALU|tmp_out[6]~14_combout ;
wire \ALU|Add0~26 ;
wire \ALU|Add0~29_sumout ;
wire \AddrSel_mux|lpm_mux_component|auto_generated|l1_w6_n0_mux_dataout~0_combout ;
wire \ALU|Add0~30 ;
wire \ALU|Add0~1_sumout ;
wire \ALU|N~0_combout ;
wire \AddrSel_mux|lpm_mux_component|auto_generated|l1_w7_n0_mux_dataout~0_combout ;
wire \DataMem|b2v_inst3|result[4]~5_combout ;
wire \ALU2_mux|lpm_mux_component|auto_generated|l2_w1_n0_mux_dataout~0_combout ;
wire \ALU|tmp_out[1]~2_combout ;
wire \ALU|Equal5~1_combout ;
wire \ALU2_mux|lpm_mux_component|auto_generated|l2_w2_n0_mux_dataout~1_combout ;
wire \ALU2_mux|lpm_mux_component|auto_generated|l2_w1_n0_mux_dataout~1_combout ;
wire \ALU2_mux|lpm_mux_component|auto_generated|l2_w0_n0_mux_dataout~0_combout ;
wire \ALU|Add0~34_cout ;
wire \ALU|Add0~6 ;
wire \ALU|Add0~10 ;
wire \ALU|Add0~17_sumout ;
wire \ALU|Add0~5_sumout ;
wire \ALU|Add0~13_sumout ;
wire \ALU|Equal5~2_combout ;
wire \ALU|Equal5~0_combout ;
wire \Z~q ;
wire \N~q ;
wire \Control|Selector0~0_combout ;
wire \AddrSel_mux|lpm_mux_component|auto_generated|l1_w5_n0_mux_dataout~0_combout ;
wire \DataMem|b2v_inst3|result[5]~4_combout ;
wire \ALU|Add0~18 ;
wire \ALU|Add0~14 ;
wire \ALU|Add0~21_sumout ;
wire \ALU|tmp_out[4]~11_combout ;
wire \AddrSel_mux|lpm_mux_component|auto_generated|l1_w4_n0_mux_dataout~0_combout ;
wire \DataMem|b2v_inst3|result[7]~7_combout ;
wire \ALU2_mux|lpm_mux_component|auto_generated|l3_w3_n0_mux_dataout~0_combout ;
wire \ALU|tmp_out[3]~3_combout ;
wire \ALU|tmp_out[3]~4_combout ;
wire \ALU|tmp_out[3]~9_combout ;
wire \AddrSel_mux|lpm_mux_component|auto_generated|l1_w3_n0_mux_dataout~0_combout ;
wire \DataMem|b2v_inst3|result[6]~6_combout ;
wire \ALU2_mux|lpm_mux_component|auto_generated|l2_w2_n0_mux_dataout~0_combout ;
wire \ALU|tmp_out[2]~5_combout ;
wire \ALU|tmp_out[2]~10_combout ;
wire \AddrSel_mux|lpm_mux_component|auto_generated|l1_w2_n0_mux_dataout~0_combout ;
wire \DataMem|b2v_inst3|result[2]~0_combout ;
wire \IR_reg|lpm_ff_component|dffs[2]~DUPLICATE_q ;
wire \Control|Selector1~0_combout ;
wire \ALU|Equal0~0_combout ;
wire \ALU|Add0~9_sumout ;
wire \ALU|tmp_out[1]~8_combout ;
wire \AddrSel_mux|lpm_mux_component|auto_generated|l1_w1_n0_mux_dataout~0_combout ;
wire \DataMem|b2v_inst3|result[1]~1_combout ;
wire \Control|state~26_combout ;
wire \Control|state.c3_asn~DUPLICATE_q ;
wire \ALU|tmp_out[0]~1_combout ;
wire \ALU|tmp_out[0]~12_combout ;
wire \AddrSel_mux|lpm_mux_component|auto_generated|l1_w0_n0_mux_dataout~0_combout ;
wire \DataMem|b2v_inst3|result[3]~2_combout ;
wire \Control|state~28_combout ;
wire \Control|state.c3_store~q ;
wire \DataMem|b2v_inst3|result[0]~3_combout ;
wire \Control|state~32_combout ;
wire \Control|state.c3_ori~q ;
wire \Control|WideOr0~combout ;
wire \Control|state.c1~q ;
wire \Control|state.c2~q ;
wire \Control|state~25_combout ;
wire \Control|state.c3_load~q ;
wire \Control|state.c4_load~q ;
wire \Control|WideOr5~combout ;
wire \RegMux|lpm_mux_component|auto_generated|l1_w3_n0_mux_dataout~0_combout ;
wire \ALU|tmp_out[0]~7_combout ;
wire \Control|state.c4_asnsh~q ;
wire \Control|state.c5_ori~q ;
wire \RF_block|Decoder0~0_combout ;
wire \RegMux|lpm_mux_component|auto_generated|l1_w2_n0_mux_dataout~0_combout ;
wire \RegMux|lpm_mux_component|auto_generated|l1_w1_n0_mux_dataout~0_combout ;
wire \RegMux|lpm_mux_component|auto_generated|l1_w0_n0_mux_dataout~0_combout ;
wire \HEX_display|hex7|WideOr6~0_combout ;
wire \SW[2]~input_o ;
wire \HEX_display|hex7|WideOr5~0_combout ;
wire \HEX_display|hex7|WideOr4~0_combout ;
wire \HEX_display|hex7|WideOr3~0_combout ;
wire \HEX_display|hex7|WideOr2~0_combout ;
wire \HEX_display|hex7|WideOr1~0_combout ;
wire \HEX_display|hex7|WideOr0~0_combout ;
wire \RegMux|lpm_mux_component|auto_generated|l1_w4_n0_mux_dataout~0_combout ;
wire \RegMux|lpm_mux_component|auto_generated|l1_w5_n0_mux_dataout~0_combout ;
wire \RegMux|lpm_mux_component|auto_generated|l1_w7_n0_mux_dataout~0_combout ;
wire \RegMux|lpm_mux_component|auto_generated|l1_w6_n0_mux_dataout~0_combout ;
wire \HEX_display|hex6|WideOr6~0_combout ;
wire \HEX_display|hex6|WideOr5~0_combout ;
wire \HEX_display|hex6|WideOr4~0_combout ;
wire \HEX_display|hex6|WideOr3~0_combout ;
wire \HEX_display|hex6|WideOr2~0_combout ;
wire \HEX_display|hex6|WideOr1~0_combout ;
wire \HEX_display|hex6|WideOr0~0_combout ;
wire \RF_block|Decoder0~1_combout ;
wire \HEX_display|hex5|WideOr6~0_combout ;
wire \HEX_display|hex5|WideOr5~0_combout ;
wire \HEX_display|hex5|WideOr4~0_combout ;
wire \HEX_display|hex5|WideOr3~0_combout ;
wire \HEX_display|hex5|WideOr2~0_combout ;
wire \HEX_display|hex5|WideOr1~0_combout ;
wire \HEX_display|hex5|WideOr0~0_combout ;
wire \HEX_display|hex4|WideOr6~0_combout ;
wire \HEX_display|hex4|WideOr5~0_combout ;
wire \HEX_display|hex4|WideOr4~0_combout ;
wire \HEX_display|hex4|WideOr3~0_combout ;
wire \HEX_display|hex4|WideOr2~0_combout ;
wire \HEX_display|hex4|WideOr1~0_combout ;
wire \HEX_display|hex4|WideOr0~0_combout ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \Mux7~0_combout ;
wire \Mux6~0_combout ;
wire \Mux5~0_combout ;
wire \Mux4~0_combout ;
wire \Mux3~0_combout ;
wire \Mux2~0_combout ;
wire \Mux1~0_combout ;
wire \Mux0~0_combout ;
wire \LEDR~0_combout ;
wire \LEDR~1_combout ;
wire [7:0] \RF_block|r0 ;
wire [7:0] \DataMem|b2v_inst|altsyncram_component|auto_generated|q_a ;
wire [7:0] \IR_reg|lpm_ff_component|dffs ;
wire [6:0] \HEX_display|hex5|out_up ;
wire [7:0] \ALUOut_reg|lpm_ff_component|dffs ;
wire [7:0] \RF_block|r1 ;
wire [7:0] \PC|lpm_ff_component|dffs ;
wire [6:0] \HEX_display|hex7|out_up ;
wire [7:0] \MDR_reg|lpm_ff_component|dffs ;
wire [7:0] \ALU1_mux|lpm_mux_component|auto_generated|data0_wire ;
wire [6:0] \HEX_display|hex6|out_up ;
wire [6:0] \HEX_display|hex4|out_up ;

wire [19:0] \DataMem|b2v_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \DataMem|b2v_inst|altsyncram_component|auto_generated|q_a [0] = \DataMem|b2v_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \DataMem|b2v_inst|altsyncram_component|auto_generated|q_a [1] = \DataMem|b2v_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \DataMem|b2v_inst|altsyncram_component|auto_generated|q_a [2] = \DataMem|b2v_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \DataMem|b2v_inst|altsyncram_component|auto_generated|q_a [3] = \DataMem|b2v_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \DataMem|b2v_inst|altsyncram_component|auto_generated|q_a [4] = \DataMem|b2v_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \DataMem|b2v_inst|altsyncram_component|auto_generated|q_a [5] = \DataMem|b2v_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \DataMem|b2v_inst|altsyncram_component|auto_generated|q_a [6] = \DataMem|b2v_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \DataMem|b2v_inst|altsyncram_component|auto_generated|q_a [7] = \DataMem|b2v_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \HEX0[0]~output (
	.i(\HEX_display|hex7|out_up [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \HEX0[1]~output (
	.i(\HEX_display|hex7|out_up [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \HEX0[2]~output (
	.i(\HEX_display|hex7|out_up [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \HEX0[3]~output (
	.i(\HEX_display|hex7|out_up [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \HEX0[4]~output (
	.i(\HEX_display|hex7|out_up [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \HEX0[5]~output (
	.i(\HEX_display|hex7|out_up [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \HEX0[6]~output (
	.i(\HEX_display|hex7|out_up [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \HEX1[0]~output (
	.i(\HEX_display|hex6|out_up [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \HEX1[1]~output (
	.i(\HEX_display|hex6|out_up [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N39
cyclonev_io_obuf \HEX1[2]~output (
	.i(\HEX_display|hex6|out_up [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N56
cyclonev_io_obuf \HEX1[3]~output (
	.i(\HEX_display|hex6|out_up [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N39
cyclonev_io_obuf \HEX1[4]~output (
	.i(\HEX_display|hex6|out_up [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N56
cyclonev_io_obuf \HEX1[5]~output (
	.i(\HEX_display|hex6|out_up [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \HEX1[6]~output (
	.i(\HEX_display|hex6|out_up [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \HEX2[0]~output (
	.i(\HEX_display|hex5|out_up [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N39
cyclonev_io_obuf \HEX2[1]~output (
	.i(\HEX_display|hex5|out_up [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N56
cyclonev_io_obuf \HEX2[2]~output (
	.i(\HEX_display|hex5|out_up [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N79
cyclonev_io_obuf \HEX2[3]~output (
	.i(\HEX_display|hex5|out_up [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N39
cyclonev_io_obuf \HEX2[4]~output (
	.i(\HEX_display|hex5|out_up [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N96
cyclonev_io_obuf \HEX2[5]~output (
	.i(\HEX_display|hex5|out_up [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N56
cyclonev_io_obuf \HEX2[6]~output (
	.i(\HEX_display|hex5|out_up [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N5
cyclonev_io_obuf \HEX3[0]~output (
	.i(\HEX_display|hex4|out_up [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N22
cyclonev_io_obuf \HEX3[1]~output (
	.i(\HEX_display|hex4|out_up [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \HEX3[2]~output (
	.i(\HEX_display|hex4|out_up [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \HEX3[3]~output (
	.i(\HEX_display|hex4|out_up [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N39
cyclonev_io_obuf \HEX3[4]~output (
	.i(\HEX_display|hex4|out_up [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N62
cyclonev_io_obuf \HEX3[5]~output (
	.i(\HEX_display|hex4|out_up [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \HEX3[6]~output (
	.i(\HEX_display|hex4|out_up [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \LEDR[0]~output (
	.i(\Mux7~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \LEDR[1]~output (
	.i(\Mux6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \LEDR[2]~output (
	.i(\Mux5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \LEDR[3]~output (
	.i(\Mux4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \LEDR[4]~output (
	.i(\Mux3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \LEDR[5]~output (
	.i(\Mux2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \LEDR[6]~output (
	.i(\Mux1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \LEDR[7]~output (
	.i(\Mux0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \LEDR[8]~output (
	.i(\LEDR~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \LEDR[9]~output (
	.i(\LEDR~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \KEY[1]~inputCLKENA0 (
	.inclk(\KEY[1]~input_o ),
	.ena(vcc),
	.outclk(\KEY[1]~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \KEY[1]~inputCLKENA0 .clock_type = "global clock";
defparam \KEY[1]~inputCLKENA0 .disable_mode = "low";
defparam \KEY[1]~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \KEY[1]~inputCLKENA0 .ena_register_power_up = "high";
defparam \KEY[1]~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X77_Y10_N18
cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X81_Y10_N31
dffeas \Control|state.c3_ori~DUPLICATE (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\Control|state~32_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control|state.c3_ori~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control|state.c3_ori~DUPLICATE .is_wysiwyg = "true";
defparam \Control|state.c3_ori~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y10_N2
dffeas \Control|state.c4_ori (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Control|state.c3_ori~DUPLICATE_q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control|state.c4_ori~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control|state.c4_ori .is_wysiwyg = "true";
defparam \Control|state.c4_ori .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y10_N57
cyclonev_lcell_comb \Control|ALUop[0]~0 (
// Equation(s):
// \Control|ALUop[0]~0_combout  = ( \IR_reg|lpm_ff_component|dffs [3] & ( \IR_reg|lpm_ff_component|dffs [0] & ( \Control|state.c3_asn~DUPLICATE_q  ) ) ) # ( !\IR_reg|lpm_ff_component|dffs [3] & ( \IR_reg|lpm_ff_component|dffs [0] & ( 
// \Control|state.c3_asn~DUPLICATE_q  ) ) ) # ( \IR_reg|lpm_ff_component|dffs [3] & ( !\IR_reg|lpm_ff_component|dffs [0] & ( \Control|state.c3_asn~DUPLICATE_q  ) ) ) # ( !\IR_reg|lpm_ff_component|dffs [3] & ( !\IR_reg|lpm_ff_component|dffs [0] & ( 
// (\Control|state.c3_asn~DUPLICATE_q  & ((!\IR_reg|lpm_ff_component|dffs[2]~DUPLICATE_q ) # (\IR_reg|lpm_ff_component|dffs [1]))) ) ) )

	.dataa(!\Control|state.c3_asn~DUPLICATE_q ),
	.datab(!\IR_reg|lpm_ff_component|dffs[2]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\IR_reg|lpm_ff_component|dffs [1]),
	.datae(!\IR_reg|lpm_ff_component|dffs [3]),
	.dataf(!\IR_reg|lpm_ff_component|dffs [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|ALUop[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|ALUop[0]~0 .extended_lut = "off";
defparam \Control|ALUop[0]~0 .lut_mask = 64'h4455555555555555;
defparam \Control|ALUop[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y10_N37
dffeas \Control|state.c3_asn (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\Control|state~26_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control|state.c3_asn~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control|state.c3_asn .is_wysiwyg = "true";
defparam \Control|state.c3_asn .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y10_N23
dffeas \IR_reg|lpm_ff_component|dffs[2] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DataMem|b2v_inst3|result[2]~0_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control|state.c1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR_reg|lpm_ff_component|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \IR_reg|lpm_ff_component|dffs[2] .is_wysiwyg = "true";
defparam \IR_reg|lpm_ff_component|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y10_N45
cyclonev_lcell_comb \Control|state~27 (
// Equation(s):
// \Control|state~27_combout  = ( \IR_reg|lpm_ff_component|dffs [1] & ( (\Control|state.c2~q  & (\IR_reg|lpm_ff_component|dffs [0] & !\IR_reg|lpm_ff_component|dffs [2])) ) )

	.dataa(!\Control|state.c2~q ),
	.datab(!\IR_reg|lpm_ff_component|dffs [0]),
	.datac(gnd),
	.datad(!\IR_reg|lpm_ff_component|dffs [2]),
	.datae(gnd),
	.dataf(!\IR_reg|lpm_ff_component|dffs [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|state~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|state~27 .extended_lut = "off";
defparam \Control|state~27 .lut_mask = 64'h0000000011001100;
defparam \Control|state~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y10_N46
dffeas \Control|state.c3_shift (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\Control|state~27_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control|state.c3_shift~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control|state.c3_shift .is_wysiwyg = "true";
defparam \Control|state.c3_shift .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y10_N15
cyclonev_lcell_comb \ALU1_mux|lpm_mux_component|auto_generated|data0_wire[2] (
// Equation(s):
// \ALU1_mux|lpm_mux_component|auto_generated|data0_wire [2] = ( !\Control|state.c3_shift~q  & ( (!\Control|state.c3_asn~q  & (\PC|lpm_ff_component|dffs [2] & !\Control|state.c4_ori~q )) ) )

	.dataa(!\Control|state.c3_asn~q ),
	.datab(gnd),
	.datac(!\PC|lpm_ff_component|dffs [2]),
	.datad(!\Control|state.c4_ori~q ),
	.datae(gnd),
	.dataf(!\Control|state.c3_shift~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU1_mux|lpm_mux_component|auto_generated|data0_wire [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU1_mux|lpm_mux_component|auto_generated|data0_wire[2] .extended_lut = "off";
defparam \ALU1_mux|lpm_mux_component|auto_generated|data0_wire[2] .lut_mask = 64'h0A000A0000000000;
defparam \ALU1_mux|lpm_mux_component|auto_generated|data0_wire[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y10_N12
cyclonev_lcell_comb \Control|state~29 (
// Equation(s):
// \Control|state~29_combout  = ( !\IR_reg|lpm_ff_component|dffs [1] & ( (\Control|state.c2~q  & (\IR_reg|lpm_ff_component|dffs [3] & (\IR_reg|lpm_ff_component|dffs [0] & !\IR_reg|lpm_ff_component|dffs [2]))) ) )

	.dataa(!\Control|state.c2~q ),
	.datab(!\IR_reg|lpm_ff_component|dffs [3]),
	.datac(!\IR_reg|lpm_ff_component|dffs [0]),
	.datad(!\IR_reg|lpm_ff_component|dffs [2]),
	.datae(gnd),
	.dataf(!\IR_reg|lpm_ff_component|dffs [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|state~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|state~29 .extended_lut = "off";
defparam \Control|state~29 .lut_mask = 64'h0100010000000000;
defparam \Control|state~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y10_N13
dffeas \Control|state.c3_bnz (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\Control|state~29_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control|state.c3_bnz~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control|state.c3_bnz .is_wysiwyg = "true";
defparam \Control|state.c3_bnz .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y10_N15
cyclonev_lcell_comb \Control|state~30 (
// Equation(s):
// \Control|state~30_combout  = ( !\IR_reg|lpm_ff_component|dffs [1] & ( (\Control|state.c2~q  & (!\IR_reg|lpm_ff_component|dffs [3] & (\IR_reg|lpm_ff_component|dffs [0] & \IR_reg|lpm_ff_component|dffs [2]))) ) )

	.dataa(!\Control|state.c2~q ),
	.datab(!\IR_reg|lpm_ff_component|dffs [3]),
	.datac(!\IR_reg|lpm_ff_component|dffs [0]),
	.datad(!\IR_reg|lpm_ff_component|dffs [2]),
	.datae(gnd),
	.dataf(!\IR_reg|lpm_ff_component|dffs [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|state~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|state~30 .extended_lut = "off";
defparam \Control|state~30 .lut_mask = 64'h0004000400000000;
defparam \Control|state~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y10_N16
dffeas \Control|state.c3_bz (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\Control|state~30_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control|state.c3_bz~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control|state.c3_bz .is_wysiwyg = "true";
defparam \Control|state.c3_bz .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y10_N42
cyclonev_lcell_comb \Control|state~31 (
// Equation(s):
// \Control|state~31_combout  = ( \IR_reg|lpm_ff_component|dffs[2]~DUPLICATE_q  & ( (\Control|state.c2~q  & (\IR_reg|lpm_ff_component|dffs [0] & (!\IR_reg|lpm_ff_component|dffs [1] & \IR_reg|lpm_ff_component|dffs [3]))) ) )

	.dataa(!\Control|state.c2~q ),
	.datab(!\IR_reg|lpm_ff_component|dffs [0]),
	.datac(!\IR_reg|lpm_ff_component|dffs [1]),
	.datad(!\IR_reg|lpm_ff_component|dffs [3]),
	.datae(gnd),
	.dataf(!\IR_reg|lpm_ff_component|dffs[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|state~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|state~31 .extended_lut = "off";
defparam \Control|state~31 .lut_mask = 64'h0000000000100010;
defparam \Control|state~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y10_N44
dffeas \Control|state.c3_bpz (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\Control|state~31_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control|state.c3_bpz~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control|state.c3_bpz .is_wysiwyg = "true";
defparam \Control|state.c3_bpz .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y10_N6
cyclonev_lcell_comb \Control|WideOr3 (
// Equation(s):
// \Control|WideOr3~combout  = ( !\Control|state.c3_bpz~q  & ( (!\Control|state.c4_ori~q  & (!\Control|state.c3_bnz~q  & !\Control|state.c3_bz~q )) ) )

	.dataa(!\Control|state.c4_ori~q ),
	.datab(gnd),
	.datac(!\Control|state.c3_bnz~q ),
	.datad(!\Control|state.c3_bz~q ),
	.datae(gnd),
	.dataf(!\Control|state.c3_bpz~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|WideOr3~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|WideOr3 .extended_lut = "off";
defparam \Control|WideOr3 .lut_mask = 64'hA000A00000000000;
defparam \Control|WideOr3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y10_N47
dffeas \Control|state.c3_shift~DUPLICATE (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\Control|state~27_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control|state.c3_shift~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control|state.c3_shift~DUPLICATE .is_wysiwyg = "true";
defparam \Control|state.c3_shift~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y10_N9
cyclonev_lcell_comb \Control|WideOr0~0 (
// Equation(s):
// \Control|WideOr0~0_combout  = ( !\Control|state.c4_ori~q  & ( (!\Control|state.c3_shift~DUPLICATE_q  & !\Control|state.c3_asn~DUPLICATE_q ) ) )

	.dataa(!\Control|state.c3_shift~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\Control|state.c3_asn~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Control|state.c4_ori~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|WideOr0~0 .extended_lut = "off";
defparam \Control|WideOr0~0 .lut_mask = 64'hA0A0A0A000000000;
defparam \Control|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y10_N18
cyclonev_lcell_comb \ALU2_mux|lpm_mux_component|auto_generated|l3_w5_n0_mux_dataout~0 (
// Equation(s):
// \ALU2_mux|lpm_mux_component|auto_generated|l3_w5_n0_mux_dataout~0_combout  = ( \IR_reg|lpm_ff_component|dffs [7] & ( \Control|state.c3_bpz~q  & ( !\Control|state.c3_shift~DUPLICATE_q  ) ) ) # ( \IR_reg|lpm_ff_component|dffs [7] & ( 
// !\Control|state.c3_bpz~q  & ( (!\Control|state.c3_shift~DUPLICATE_q  & (((\Control|state.c3_bz~q ) # (\Control|state.c4_ori~q )) # (\Control|state.c3_bnz~q ))) ) ) )

	.dataa(!\Control|state.c3_bnz~q ),
	.datab(!\Control|state.c3_shift~DUPLICATE_q ),
	.datac(!\Control|state.c4_ori~q ),
	.datad(!\Control|state.c3_bz~q ),
	.datae(!\IR_reg|lpm_ff_component|dffs [7]),
	.dataf(!\Control|state.c3_bpz~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU2_mux|lpm_mux_component|auto_generated|l3_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU2_mux|lpm_mux_component|auto_generated|l3_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \ALU2_mux|lpm_mux_component|auto_generated|l3_w5_n0_mux_dataout~0 .lut_mask = 64'h00004CCC0000CCCC;
defparam \ALU2_mux|lpm_mux_component|auto_generated|l3_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y10_N36
cyclonev_lcell_comb \ALU|tmp_out[4]~6 (
// Equation(s):
// \ALU|tmp_out[4]~6_combout  = ( !\Control|Selector1~0_combout  & ( \PC|lpm_ff_component|dffs [4] & ( (!\Control|state.c3_shift~q  & (((\ALU2_mux|lpm_mux_component|auto_generated|l3_w5_n0_mux_dataout~0_combout ) # (\Control|WideOr0~0_combout )) # 
// (\Control|ALUop[0]~0_combout ))) ) ) ) # ( !\Control|Selector1~0_combout  & ( !\PC|lpm_ff_component|dffs [4] & ( (!\Control|state.c3_shift~q  & ((\ALU2_mux|lpm_mux_component|auto_generated|l3_w5_n0_mux_dataout~0_combout ) # (\Control|ALUop[0]~0_combout 
// ))) ) ) )

	.dataa(!\Control|ALUop[0]~0_combout ),
	.datab(!\Control|WideOr0~0_combout ),
	.datac(!\ALU2_mux|lpm_mux_component|auto_generated|l3_w5_n0_mux_dataout~0_combout ),
	.datad(!\Control|state.c3_shift~q ),
	.datae(!\Control|Selector1~0_combout ),
	.dataf(!\PC|lpm_ff_component|dffs [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|tmp_out[4]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|tmp_out[4]~6 .extended_lut = "off";
defparam \ALU|tmp_out[4]~6 .lut_mask = 64'h5F0000007F000000;
defparam \ALU|tmp_out[4]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y10_N3
cyclonev_lcell_comb \ALU2_mux|lpm_mux_component|auto_generated|l3_w3_n0_mux_dataout~1 (
// Equation(s):
// \ALU2_mux|lpm_mux_component|auto_generated|l3_w3_n0_mux_dataout~1_combout  = (!\Control|state.c3_shift~q  & (\ALU2_mux|lpm_mux_component|auto_generated|l3_w3_n0_mux_dataout~0_combout  & !\Control|WideOr3~combout ))

	.dataa(!\Control|state.c3_shift~q ),
	.datab(gnd),
	.datac(!\ALU2_mux|lpm_mux_component|auto_generated|l3_w3_n0_mux_dataout~0_combout ),
	.datad(!\Control|WideOr3~combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU2_mux|lpm_mux_component|auto_generated|l3_w3_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU2_mux|lpm_mux_component|auto_generated|l3_w3_n0_mux_dataout~1 .extended_lut = "off";
defparam \ALU2_mux|lpm_mux_component|auto_generated|l3_w3_n0_mux_dataout~1 .lut_mask = 64'h0A000A000A000A00;
defparam \ALU2_mux|lpm_mux_component|auto_generated|l3_w3_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y10_N51
cyclonev_lcell_comb \ALU|tmp_out[3]~0 (
// Equation(s):
// \ALU|tmp_out[3]~0_combout  = (!\Control|state.c3_shift~q  & (!\Control|Selector1~0_combout  & \Control|ALUop[0]~0_combout ))

	.dataa(!\Control|state.c3_shift~q ),
	.datab(gnd),
	.datac(!\Control|Selector1~0_combout ),
	.datad(!\Control|ALUop[0]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|tmp_out[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|tmp_out[3]~0 .extended_lut = "off";
defparam \ALU|tmp_out[3]~0 .lut_mask = 64'h00A000A000A000A0;
defparam \ALU|tmp_out[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y10_N3
cyclonev_lcell_comb \ALU2_mux|lpm_mux_component|auto_generated|l3_w5_n0_mux_dataout~1 (
// Equation(s):
// \ALU2_mux|lpm_mux_component|auto_generated|l3_w5_n0_mux_dataout~1_combout  = ( \ALU2_mux|lpm_mux_component|auto_generated|l3_w5_n0_mux_dataout~0_combout  & ( (!\Control|state.c1~q  & !\Control|state.c4_ori~q ) ) )

	.dataa(!\Control|state.c1~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Control|state.c4_ori~q ),
	.datae(!\ALU2_mux|lpm_mux_component|auto_generated|l3_w5_n0_mux_dataout~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU2_mux|lpm_mux_component|auto_generated|l3_w5_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU2_mux|lpm_mux_component|auto_generated|l3_w5_n0_mux_dataout~1 .extended_lut = "off";
defparam \ALU2_mux|lpm_mux_component|auto_generated|l3_w5_n0_mux_dataout~1 .lut_mask = 64'h0000AA000000AA00;
defparam \ALU2_mux|lpm_mux_component|auto_generated|l3_w5_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y10_N15
cyclonev_lcell_comb \ALU|Add0~21 (
// Equation(s):
// \ALU|Add0~21_sumout  = SUM(( !\ALU|Equal0~0_combout  $ (\ALU2_mux|lpm_mux_component|auto_generated|l3_w5_n0_mux_dataout~0_combout ) ) + ( (\Control|WideOr0~0_combout  & \PC|lpm_ff_component|dffs [4]) ) + ( \ALU|Add0~14  ))
// \ALU|Add0~22  = CARRY(( !\ALU|Equal0~0_combout  $ (\ALU2_mux|lpm_mux_component|auto_generated|l3_w5_n0_mux_dataout~0_combout ) ) + ( (\Control|WideOr0~0_combout  & \PC|lpm_ff_component|dffs [4]) ) + ( \ALU|Add0~14  ))

	.dataa(!\ALU|Equal0~0_combout ),
	.datab(!\Control|WideOr0~0_combout ),
	.datac(!\PC|lpm_ff_component|dffs [4]),
	.datad(!\ALU2_mux|lpm_mux_component|auto_generated|l3_w5_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALU|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add0~21_sumout ),
	.cout(\ALU|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add0~21 .extended_lut = "off";
defparam \ALU|Add0~21 .lut_mask = 64'h0000FCFC0000AA55;
defparam \ALU|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y10_N18
cyclonev_lcell_comb \ALU|Add0~25 (
// Equation(s):
// \ALU|Add0~25_sumout  = SUM(( (\Control|WideOr0~0_combout  & \PC|lpm_ff_component|dffs [5]) ) + ( !\ALU|Equal0~0_combout  $ (\ALU2_mux|lpm_mux_component|auto_generated|l3_w5_n0_mux_dataout~1_combout ) ) + ( \ALU|Add0~22  ))
// \ALU|Add0~26  = CARRY(( (\Control|WideOr0~0_combout  & \PC|lpm_ff_component|dffs [5]) ) + ( !\ALU|Equal0~0_combout  $ (\ALU2_mux|lpm_mux_component|auto_generated|l3_w5_n0_mux_dataout~1_combout ) ) + ( \ALU|Add0~22  ))

	.dataa(!\ALU|Equal0~0_combout ),
	.datab(!\Control|WideOr0~0_combout ),
	.datac(!\ALU2_mux|lpm_mux_component|auto_generated|l3_w5_n0_mux_dataout~1_combout ),
	.datad(!\PC|lpm_ff_component|dffs [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALU|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add0~25_sumout ),
	.cout(\ALU|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add0~25 .extended_lut = "off";
defparam \ALU|Add0~25 .lut_mask = 64'h00005A5A00000033;
defparam \ALU|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y10_N42
cyclonev_lcell_comb \ALU|tmp_out[5]~13 (
// Equation(s):
// \ALU|tmp_out[5]~13_combout  = ( \ALU|Add0~25_sumout  & ( (\ALU|tmp_out[3]~0_combout ) # (\ALU|Equal0~0_combout ) ) ) # ( !\ALU|Add0~25_sumout  & ( \ALU|tmp_out[3]~0_combout  ) )

	.dataa(gnd),
	.datab(!\ALU|Equal0~0_combout ),
	.datac(!\ALU|tmp_out[3]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|tmp_out[5]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|tmp_out[5]~13 .extended_lut = "off";
defparam \ALU|tmp_out[5]~13 .lut_mask = 64'h0F0F0F0F3F3F3F3F;
defparam \ALU|tmp_out[5]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y10_N18
cyclonev_lcell_comb \ALU|tmp_out[6]~14 (
// Equation(s):
// \ALU|tmp_out[6]~14_combout  = ( \ALU|Add0~29_sumout  & ( (\ALU|Equal0~0_combout ) # (\ALU|tmp_out[3]~0_combout ) ) ) # ( !\ALU|Add0~29_sumout  & ( \ALU|tmp_out[3]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALU|tmp_out[3]~0_combout ),
	.datad(!\ALU|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\ALU|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|tmp_out[6]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|tmp_out[6]~14 .extended_lut = "off";
defparam \ALU|tmp_out[6]~14 .lut_mask = 64'h0F0F0F0F0FFF0FFF;
defparam \ALU|tmp_out[6]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y10_N20
dffeas \PC|lpm_ff_component|dffs[6] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\ALU|tmp_out[6]~14_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control|Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|lpm_ff_component|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|lpm_ff_component|dffs[6] .is_wysiwyg = "true";
defparam \PC|lpm_ff_component|dffs[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y10_N21
cyclonev_lcell_comb \ALU|Add0~29 (
// Equation(s):
// \ALU|Add0~29_sumout  = SUM(( !\ALU|Equal0~0_combout  $ (\ALU2_mux|lpm_mux_component|auto_generated|l3_w5_n0_mux_dataout~1_combout ) ) + ( (\Control|WideOr0~0_combout  & \PC|lpm_ff_component|dffs [6]) ) + ( \ALU|Add0~26  ))
// \ALU|Add0~30  = CARRY(( !\ALU|Equal0~0_combout  $ (\ALU2_mux|lpm_mux_component|auto_generated|l3_w5_n0_mux_dataout~1_combout ) ) + ( (\Control|WideOr0~0_combout  & \PC|lpm_ff_component|dffs [6]) ) + ( \ALU|Add0~26  ))

	.dataa(!\ALU|Equal0~0_combout ),
	.datab(!\Control|WideOr0~0_combout ),
	.datac(!\PC|lpm_ff_component|dffs [6]),
	.datad(!\ALU2_mux|lpm_mux_component|auto_generated|l3_w5_n0_mux_dataout~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALU|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add0~29_sumout ),
	.cout(\ALU|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add0~29 .extended_lut = "off";
defparam \ALU|Add0~29 .lut_mask = 64'h0000FCFC0000AA55;
defparam \ALU|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y10_N6
cyclonev_lcell_comb \AddrSel_mux|lpm_mux_component|auto_generated|l1_w6_n0_mux_dataout~0 (
// Equation(s):
// \AddrSel_mux|lpm_mux_component|auto_generated|l1_w6_n0_mux_dataout~0_combout  = ( \PC|lpm_ff_component|dffs [6] & ( \Control|state.c1~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\PC|lpm_ff_component|dffs [6]),
	.dataf(!\Control|state.c1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AddrSel_mux|lpm_mux_component|auto_generated|l1_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AddrSel_mux|lpm_mux_component|auto_generated|l1_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \AddrSel_mux|lpm_mux_component|auto_generated|l1_w6_n0_mux_dataout~0 .lut_mask = 64'h000000000000FFFF;
defparam \AddrSel_mux|lpm_mux_component|auto_generated|l1_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y10_N24
cyclonev_lcell_comb \ALU|Add0~1 (
// Equation(s):
// \ALU|Add0~1_sumout  = SUM(( !\ALU|Equal0~0_combout  $ (\ALU2_mux|lpm_mux_component|auto_generated|l3_w5_n0_mux_dataout~1_combout ) ) + ( (\PC|lpm_ff_component|dffs [7] & \Control|WideOr0~0_combout ) ) + ( \ALU|Add0~30  ))

	.dataa(!\PC|lpm_ff_component|dffs [7]),
	.datab(!\Control|WideOr0~0_combout ),
	.datac(!\ALU|Equal0~0_combout ),
	.datad(!\ALU2_mux|lpm_mux_component|auto_generated|l3_w5_n0_mux_dataout~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ALU|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Add0~1 .extended_lut = "off";
defparam \ALU|Add0~1 .lut_mask = 64'h0000EEEE0000F00F;
defparam \ALU|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y10_N24
cyclonev_lcell_comb \ALU|N~0 (
// Equation(s):
// \ALU|N~0_combout  = ( \ALU|Equal0~0_combout  & ( (\ALU|tmp_out[3]~0_combout ) # (\ALU|Add0~1_sumout ) ) ) # ( !\ALU|Equal0~0_combout  & ( \ALU|tmp_out[3]~0_combout  ) )

	.dataa(!\ALU|Add0~1_sumout ),
	.datab(gnd),
	.datac(!\ALU|tmp_out[3]~0_combout ),
	.datad(gnd),
	.datae(!\ALU|Equal0~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|N~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|N~0 .extended_lut = "off";
defparam \ALU|N~0 .lut_mask = 64'h0F0F5F5F0F0F5F5F;
defparam \ALU|N~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y10_N58
dffeas \PC|lpm_ff_component|dffs[7] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|N~0_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control|Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|lpm_ff_component|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|lpm_ff_component|dffs[7] .is_wysiwyg = "true";
defparam \PC|lpm_ff_component|dffs[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y10_N15
cyclonev_lcell_comb \AddrSel_mux|lpm_mux_component|auto_generated|l1_w7_n0_mux_dataout~0 (
// Equation(s):
// \AddrSel_mux|lpm_mux_component|auto_generated|l1_w7_n0_mux_dataout~0_combout  = ( \Control|state.c1~q  & ( \PC|lpm_ff_component|dffs [7] ) )

	.dataa(!\PC|lpm_ff_component|dffs [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Control|state.c1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AddrSel_mux|lpm_mux_component|auto_generated|l1_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AddrSel_mux|lpm_mux_component|auto_generated|l1_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \AddrSel_mux|lpm_mux_component|auto_generated|l1_w7_n0_mux_dataout~0 .lut_mask = 64'h0000000055555555;
defparam \AddrSel_mux|lpm_mux_component|auto_generated|l1_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y10_N0
cyclonev_ram_block \DataMem|b2v_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\Control|state.c3_store~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[1]~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\AddrSel_mux|lpm_mux_component|auto_generated|l1_w7_n0_mux_dataout~0_combout ,\AddrSel_mux|lpm_mux_component|auto_generated|l1_w6_n0_mux_dataout~0_combout ,\AddrSel_mux|lpm_mux_component|auto_generated|l1_w5_n0_mux_dataout~0_combout ,
\AddrSel_mux|lpm_mux_component|auto_generated|l1_w4_n0_mux_dataout~0_combout ,\AddrSel_mux|lpm_mux_component|auto_generated|l1_w3_n0_mux_dataout~0_combout ,\AddrSel_mux|lpm_mux_component|auto_generated|l1_w2_n0_mux_dataout~0_combout ,
\AddrSel_mux|lpm_mux_component|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\AddrSel_mux|lpm_mux_component|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(20'b00000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DataMem|b2v_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \DataMem|b2v_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \DataMem|b2v_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \DataMem|b2v_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file = "data.mif";
defparam \DataMem|b2v_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \DataMem|b2v_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "memory:DataMem|DataMemory:b2v_inst|altsyncram:altsyncram_component|altsyncram_a1j1:auto_generated|ALTSYNCRAM";
defparam \DataMem|b2v_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \DataMem|b2v_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \DataMem|b2v_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \DataMem|b2v_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \DataMem|b2v_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \DataMem|b2v_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \DataMem|b2v_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 20;
defparam \DataMem|b2v_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \DataMem|b2v_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \DataMem|b2v_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \DataMem|b2v_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \DataMem|b2v_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \DataMem|b2v_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \DataMem|b2v_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \DataMem|b2v_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 20;
defparam \DataMem|b2v_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \DataMem|b2v_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \DataMem|b2v_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \DataMem|b2v_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003A00000000000000000099000350002000062000D30002B00018000AF0006600024000E40008000010";
// synopsys translate_on

// Location: MLABCELL_X82_Y10_N18
cyclonev_lcell_comb \DataMem|b2v_inst3|result[4]~5 (
// Equation(s):
// \DataMem|b2v_inst3|result[4]~5_combout  = ( \DataMem|b2v_inst|altsyncram_component|auto_generated|q_a [4] & ( (\Control|state.c1~q ) # (\Control|state.c3_load~q ) ) )

	.dataa(!\Control|state.c3_load~q ),
	.datab(!\Control|state.c1~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DataMem|b2v_inst|altsyncram_component|auto_generated|q_a [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DataMem|b2v_inst3|result[4]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DataMem|b2v_inst3|result[4]~5 .extended_lut = "off";
defparam \DataMem|b2v_inst3|result[4]~5 .lut_mask = 64'h0000000077777777;
defparam \DataMem|b2v_inst3|result[4]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y10_N26
dffeas \IR_reg|lpm_ff_component|dffs[4] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DataMem|b2v_inst3|result[4]~5_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control|state.c1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR_reg|lpm_ff_component|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \IR_reg|lpm_ff_component|dffs[4] .is_wysiwyg = "true";
defparam \IR_reg|lpm_ff_component|dffs[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y10_N24
cyclonev_lcell_comb \ALU2_mux|lpm_mux_component|auto_generated|l2_w1_n0_mux_dataout~0 (
// Equation(s):
// \ALU2_mux|lpm_mux_component|auto_generated|l2_w1_n0_mux_dataout~0_combout  = ( \Control|state.c1~q  & ( \IR_reg|lpm_ff_component|dffs [4] ) ) # ( !\Control|state.c1~q  & ( (!\Control|state.c4_ori~q  & (\IR_reg|lpm_ff_component|dffs [5])) # 
// (\Control|state.c4_ori~q  & ((\IR_reg|lpm_ff_component|dffs [4]))) ) )

	.dataa(!\Control|state.c4_ori~q ),
	.datab(gnd),
	.datac(!\IR_reg|lpm_ff_component|dffs [5]),
	.datad(!\IR_reg|lpm_ff_component|dffs [4]),
	.datae(gnd),
	.dataf(!\Control|state.c1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU2_mux|lpm_mux_component|auto_generated|l2_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU2_mux|lpm_mux_component|auto_generated|l2_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \ALU2_mux|lpm_mux_component|auto_generated|l2_w1_n0_mux_dataout~0 .lut_mask = 64'h0A5F0A5F00FF00FF;
defparam \ALU2_mux|lpm_mux_component|auto_generated|l2_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y10_N48
cyclonev_lcell_comb \ALU1_mux|lpm_mux_component|auto_generated|data0_wire[1] (
// Equation(s):
// \ALU1_mux|lpm_mux_component|auto_generated|data0_wire [1] = ( \PC|lpm_ff_component|dffs [1] & ( (!\Control|state.c3_shift~q  & (!\Control|state.c3_asn~q  & !\Control|state.c4_ori~q )) ) )

	.dataa(!\Control|state.c3_shift~q ),
	.datab(gnd),
	.datac(!\Control|state.c3_asn~q ),
	.datad(!\Control|state.c4_ori~q ),
	.datae(gnd),
	.dataf(!\PC|lpm_ff_component|dffs [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU1_mux|lpm_mux_component|auto_generated|data0_wire [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU1_mux|lpm_mux_component|auto_generated|data0_wire[1] .extended_lut = "off";
defparam \ALU1_mux|lpm_mux_component|auto_generated|data0_wire[1] .lut_mask = 64'h00000000A000A000;
defparam \ALU1_mux|lpm_mux_component|auto_generated|data0_wire[1] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y10_N30
cyclonev_lcell_comb \ALU|tmp_out[1]~2 (
// Equation(s):
// \ALU|tmp_out[1]~2_combout  = ( \ALU2_mux|lpm_mux_component|auto_generated|l2_w1_n0_mux_dataout~0_combout  & ( \ALU1_mux|lpm_mux_component|auto_generated|data0_wire [1] & ( (!\Control|state.c3_shift~q  & !\Control|Selector1~0_combout ) ) ) ) # ( 
// !\ALU2_mux|lpm_mux_component|auto_generated|l2_w1_n0_mux_dataout~0_combout  & ( \ALU1_mux|lpm_mux_component|auto_generated|data0_wire [1] & ( (!\Control|state.c3_shift~q  & !\Control|Selector1~0_combout ) ) ) ) # ( 
// \ALU2_mux|lpm_mux_component|auto_generated|l2_w1_n0_mux_dataout~0_combout  & ( !\ALU1_mux|lpm_mux_component|auto_generated|data0_wire [1] & ( (!\Control|state.c3_shift~q  & (!\Control|Selector1~0_combout  & ((!\Control|WideOr3~combout ) # 
// (\Control|ALUop[0]~0_combout )))) ) ) ) # ( !\ALU2_mux|lpm_mux_component|auto_generated|l2_w1_n0_mux_dataout~0_combout  & ( !\ALU1_mux|lpm_mux_component|auto_generated|data0_wire [1] & ( (!\Control|state.c3_shift~q  & (\Control|ALUop[0]~0_combout  & 
// !\Control|Selector1~0_combout )) ) ) )

	.dataa(!\Control|WideOr3~combout ),
	.datab(!\Control|state.c3_shift~q ),
	.datac(!\Control|ALUop[0]~0_combout ),
	.datad(!\Control|Selector1~0_combout ),
	.datae(!\ALU2_mux|lpm_mux_component|auto_generated|l2_w1_n0_mux_dataout~0_combout ),
	.dataf(!\ALU1_mux|lpm_mux_component|auto_generated|data0_wire [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|tmp_out[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|tmp_out[1]~2 .extended_lut = "off";
defparam \ALU|tmp_out[1]~2 .lut_mask = 64'h0C008C00CC00CC00;
defparam \ALU|tmp_out[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y10_N54
cyclonev_lcell_comb \ALU|Equal5~1 (
// Equation(s):
// \ALU|Equal5~1_combout  = ( !\ALU|tmp_out[4]~6_combout  & ( !\ALU|tmp_out[1]~2_combout  & ( (!\ALU|tmp_out[3]~0_combout  & (!\ALU|tmp_out[0]~1_combout  & (!\ALU|tmp_out[2]~5_combout  & !\ALU|tmp_out[3]~4_combout ))) ) ) )

	.dataa(!\ALU|tmp_out[3]~0_combout ),
	.datab(!\ALU|tmp_out[0]~1_combout ),
	.datac(!\ALU|tmp_out[2]~5_combout ),
	.datad(!\ALU|tmp_out[3]~4_combout ),
	.datae(!\ALU|tmp_out[4]~6_combout ),
	.dataf(!\ALU|tmp_out[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Equal5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Equal5~1 .extended_lut = "off";
defparam \ALU|Equal5~1 .lut_mask = 64'h8000000000000000;
defparam \ALU|Equal5~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y10_N12
cyclonev_lcell_comb \ALU2_mux|lpm_mux_component|auto_generated|l2_w2_n0_mux_dataout~1 (
// Equation(s):
// \ALU2_mux|lpm_mux_component|auto_generated|l2_w2_n0_mux_dataout~1_combout  = (\ALU2_mux|lpm_mux_component|auto_generated|l2_w2_n0_mux_dataout~0_combout  & !\Control|WideOr3~combout )

	.dataa(gnd),
	.datab(!\ALU2_mux|lpm_mux_component|auto_generated|l2_w2_n0_mux_dataout~0_combout ),
	.datac(!\Control|WideOr3~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU2_mux|lpm_mux_component|auto_generated|l2_w2_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU2_mux|lpm_mux_component|auto_generated|l2_w2_n0_mux_dataout~1 .extended_lut = "off";
defparam \ALU2_mux|lpm_mux_component|auto_generated|l2_w2_n0_mux_dataout~1 .lut_mask = 64'h3030303030303030;
defparam \ALU2_mux|lpm_mux_component|auto_generated|l2_w2_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y10_N57
cyclonev_lcell_comb \ALU2_mux|lpm_mux_component|auto_generated|l2_w1_n0_mux_dataout~1 (
// Equation(s):
// \ALU2_mux|lpm_mux_component|auto_generated|l2_w1_n0_mux_dataout~1_combout  = ( \ALU2_mux|lpm_mux_component|auto_generated|l2_w1_n0_mux_dataout~0_combout  & ( !\Control|WideOr3~combout  ) )

	.dataa(!\Control|WideOr3~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU2_mux|lpm_mux_component|auto_generated|l2_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU2_mux|lpm_mux_component|auto_generated|l2_w1_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU2_mux|lpm_mux_component|auto_generated|l2_w1_n0_mux_dataout~1 .extended_lut = "off";
defparam \ALU2_mux|lpm_mux_component|auto_generated|l2_w1_n0_mux_dataout~1 .lut_mask = 64'h00000000AAAAAAAA;
defparam \ALU2_mux|lpm_mux_component|auto_generated|l2_w1_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y10_N27
cyclonev_lcell_comb \ALU2_mux|lpm_mux_component|auto_generated|l2_w0_n0_mux_dataout~0 (
// Equation(s):
// \ALU2_mux|lpm_mux_component|auto_generated|l2_w0_n0_mux_dataout~0_combout  = ( \IR_reg|lpm_ff_component|dffs [4] & ( (!\Control|WideOr3~combout  & (((!\Control|state.c4_ori~q  & !\Control|state.c1~q )) # (\IR_reg|lpm_ff_component|dffs [3]))) # 
// (\Control|WideOr3~combout  & (((\Control|state.c1~q )) # (\Control|state.c4_ori~q ))) ) ) # ( !\IR_reg|lpm_ff_component|dffs [4] & ( (!\Control|state.c4_ori~q  & (\Control|state.c1~q  & ((\Control|WideOr3~combout ) # (\IR_reg|lpm_ff_component|dffs [3])))) 
// # (\Control|state.c4_ori~q  & (((\Control|WideOr3~combout ) # (\IR_reg|lpm_ff_component|dffs [3])))) ) )

	.dataa(!\Control|state.c4_ori~q ),
	.datab(!\Control|state.c1~q ),
	.datac(!\IR_reg|lpm_ff_component|dffs [3]),
	.datad(!\Control|WideOr3~combout ),
	.datae(gnd),
	.dataf(!\IR_reg|lpm_ff_component|dffs [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU2_mux|lpm_mux_component|auto_generated|l2_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU2_mux|lpm_mux_component|auto_generated|l2_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \ALU2_mux|lpm_mux_component|auto_generated|l2_w0_n0_mux_dataout~0 .lut_mask = 64'h077707778F778F77;
defparam \ALU2_mux|lpm_mux_component|auto_generated|l2_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y10_N0
cyclonev_lcell_comb \ALU1_mux|lpm_mux_component|auto_generated|data0_wire[0] (
// Equation(s):
// \ALU1_mux|lpm_mux_component|auto_generated|data0_wire [0] = ( \PC|lpm_ff_component|dffs [0] & ( (!\Control|state.c3_shift~q  & (!\Control|state.c3_asn~q  & !\Control|state.c4_ori~q )) ) )

	.dataa(!\Control|state.c3_shift~q ),
	.datab(gnd),
	.datac(!\Control|state.c3_asn~q ),
	.datad(!\Control|state.c4_ori~q ),
	.datae(gnd),
	.dataf(!\PC|lpm_ff_component|dffs [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU1_mux|lpm_mux_component|auto_generated|data0_wire [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU1_mux|lpm_mux_component|auto_generated|data0_wire[0] .extended_lut = "off";
defparam \ALU1_mux|lpm_mux_component|auto_generated|data0_wire[0] .lut_mask = 64'h00000000A000A000;
defparam \ALU1_mux|lpm_mux_component|auto_generated|data0_wire[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y10_N0
cyclonev_lcell_comb \ALU|Add0~34 (
// Equation(s):
// \ALU|Add0~34_cout  = CARRY(( !\ALU|Equal0~0_combout  ) + ( VCC ) + ( !VCC ))

	.dataa(!\ALU|Equal0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\ALU|Add0~34_cout ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add0~34 .extended_lut = "off";
defparam \ALU|Add0~34 .lut_mask = 64'h000000000000AAAA;
defparam \ALU|Add0~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y10_N3
cyclonev_lcell_comb \ALU|Add0~5 (
// Equation(s):
// \ALU|Add0~5_sumout  = SUM(( !\ALU|Equal0~0_combout  $ (((!\Control|state.c3_shift~q  & ((\ALU2_mux|lpm_mux_component|auto_generated|l2_w0_n0_mux_dataout~0_combout ))) # (\Control|state.c3_shift~q  & (\IR_reg|lpm_ff_component|dffs [3])))) ) + ( 
// \ALU1_mux|lpm_mux_component|auto_generated|data0_wire [0] ) + ( \ALU|Add0~34_cout  ))
// \ALU|Add0~6  = CARRY(( !\ALU|Equal0~0_combout  $ (((!\Control|state.c3_shift~q  & ((\ALU2_mux|lpm_mux_component|auto_generated|l2_w0_n0_mux_dataout~0_combout ))) # (\Control|state.c3_shift~q  & (\IR_reg|lpm_ff_component|dffs [3])))) ) + ( 
// \ALU1_mux|lpm_mux_component|auto_generated|data0_wire [0] ) + ( \ALU|Add0~34_cout  ))

	.dataa(!\ALU|Equal0~0_combout ),
	.datab(!\Control|state.c3_shift~q ),
	.datac(!\IR_reg|lpm_ff_component|dffs [3]),
	.datad(!\ALU2_mux|lpm_mux_component|auto_generated|l2_w0_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\ALU1_mux|lpm_mux_component|auto_generated|data0_wire [0]),
	.datag(gnd),
	.cin(\ALU|Add0~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add0~5_sumout ),
	.cout(\ALU|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add0~5 .extended_lut = "off";
defparam \ALU|Add0~5 .lut_mask = 64'h0000FF000000A965;
defparam \ALU|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y10_N6
cyclonev_lcell_comb \ALU|Add0~9 (
// Equation(s):
// \ALU|Add0~9_sumout  = SUM(( !\ALU|Equal0~0_combout  $ (((!\Control|state.c3_shift~q  & ((\ALU2_mux|lpm_mux_component|auto_generated|l2_w1_n0_mux_dataout~1_combout ))) # (\Control|state.c3_shift~q  & (\IR_reg|lpm_ff_component|dffs [4])))) ) + ( 
// \ALU1_mux|lpm_mux_component|auto_generated|data0_wire [1] ) + ( \ALU|Add0~6  ))
// \ALU|Add0~10  = CARRY(( !\ALU|Equal0~0_combout  $ (((!\Control|state.c3_shift~q  & ((\ALU2_mux|lpm_mux_component|auto_generated|l2_w1_n0_mux_dataout~1_combout ))) # (\Control|state.c3_shift~q  & (\IR_reg|lpm_ff_component|dffs [4])))) ) + ( 
// \ALU1_mux|lpm_mux_component|auto_generated|data0_wire [1] ) + ( \ALU|Add0~6  ))

	.dataa(!\ALU|Equal0~0_combout ),
	.datab(!\Control|state.c3_shift~q ),
	.datac(!\IR_reg|lpm_ff_component|dffs [4]),
	.datad(!\ALU2_mux|lpm_mux_component|auto_generated|l2_w1_n0_mux_dataout~1_combout ),
	.datae(gnd),
	.dataf(!\ALU1_mux|lpm_mux_component|auto_generated|data0_wire [1]),
	.datag(gnd),
	.cin(\ALU|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add0~9_sumout ),
	.cout(\ALU|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add0~9 .extended_lut = "off";
defparam \ALU|Add0~9 .lut_mask = 64'h0000FF000000A965;
defparam \ALU|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y10_N9
cyclonev_lcell_comb \ALU|Add0~17 (
// Equation(s):
// \ALU|Add0~17_sumout  = SUM(( !\ALU|Equal0~0_combout  $ (((!\Control|state.c3_shift~q  & ((\ALU2_mux|lpm_mux_component|auto_generated|l2_w2_n0_mux_dataout~1_combout ))) # (\Control|state.c3_shift~q  & (\IR_reg|lpm_ff_component|dffs [5])))) ) + ( 
// \ALU1_mux|lpm_mux_component|auto_generated|data0_wire [2] ) + ( \ALU|Add0~10  ))
// \ALU|Add0~18  = CARRY(( !\ALU|Equal0~0_combout  $ (((!\Control|state.c3_shift~q  & ((\ALU2_mux|lpm_mux_component|auto_generated|l2_w2_n0_mux_dataout~1_combout ))) # (\Control|state.c3_shift~q  & (\IR_reg|lpm_ff_component|dffs [5])))) ) + ( 
// \ALU1_mux|lpm_mux_component|auto_generated|data0_wire [2] ) + ( \ALU|Add0~10  ))

	.dataa(!\ALU|Equal0~0_combout ),
	.datab(!\Control|state.c3_shift~q ),
	.datac(!\IR_reg|lpm_ff_component|dffs [5]),
	.datad(!\ALU2_mux|lpm_mux_component|auto_generated|l2_w2_n0_mux_dataout~1_combout ),
	.datae(gnd),
	.dataf(!\ALU1_mux|lpm_mux_component|auto_generated|data0_wire [2]),
	.datag(gnd),
	.cin(\ALU|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add0~17_sumout ),
	.cout(\ALU|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add0~17 .extended_lut = "off";
defparam \ALU|Add0~17 .lut_mask = 64'h0000FF000000A965;
defparam \ALU|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y10_N12
cyclonev_lcell_comb \ALU|Add0~13 (
// Equation(s):
// \ALU|Add0~13_sumout  = SUM(( !\ALU|Equal0~0_combout  $ (\ALU2_mux|lpm_mux_component|auto_generated|l3_w3_n0_mux_dataout~1_combout ) ) + ( (\Control|WideOr0~0_combout  & \PC|lpm_ff_component|dffs [3]) ) + ( \ALU|Add0~18  ))
// \ALU|Add0~14  = CARRY(( !\ALU|Equal0~0_combout  $ (\ALU2_mux|lpm_mux_component|auto_generated|l3_w3_n0_mux_dataout~1_combout ) ) + ( (\Control|WideOr0~0_combout  & \PC|lpm_ff_component|dffs [3]) ) + ( \ALU|Add0~18  ))

	.dataa(!\ALU|Equal0~0_combout ),
	.datab(!\Control|WideOr0~0_combout ),
	.datac(!\ALU2_mux|lpm_mux_component|auto_generated|l3_w3_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PC|lpm_ff_component|dffs [3]),
	.datag(gnd),
	.cin(\ALU|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|Add0~13_sumout ),
	.cout(\ALU|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \ALU|Add0~13 .extended_lut = "off";
defparam \ALU|Add0~13 .lut_mask = 64'h0000FFCC0000A5A5;
defparam \ALU|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y10_N48
cyclonev_lcell_comb \ALU|Equal5~2 (
// Equation(s):
// \ALU|Equal5~2_combout  = ( \ALU|Add0~5_sumout  & ( \ALU|Add0~13_sumout  & ( (\ALU|Equal5~1_combout  & !\ALU|Equal0~0_combout ) ) ) ) # ( !\ALU|Add0~5_sumout  & ( \ALU|Add0~13_sumout  & ( (\ALU|Equal5~1_combout  & !\ALU|Equal0~0_combout ) ) ) ) # ( 
// \ALU|Add0~5_sumout  & ( !\ALU|Add0~13_sumout  & ( (\ALU|Equal5~1_combout  & !\ALU|Equal0~0_combout ) ) ) ) # ( !\ALU|Add0~5_sumout  & ( !\ALU|Add0~13_sumout  & ( (\ALU|Equal5~1_combout  & ((!\ALU|Equal0~0_combout ) # ((!\ALU|Add0~17_sumout  & 
// !\ALU|Add0~9_sumout )))) ) ) )

	.dataa(!\ALU|Equal5~1_combout ),
	.datab(!\ALU|Add0~17_sumout ),
	.datac(!\ALU|Equal0~0_combout ),
	.datad(!\ALU|Add0~9_sumout ),
	.datae(!\ALU|Add0~5_sumout ),
	.dataf(!\ALU|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Equal5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Equal5~2 .extended_lut = "off";
defparam \ALU|Equal5~2 .lut_mask = 64'h5450505050505050;
defparam \ALU|Equal5~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y10_N30
cyclonev_lcell_comb \ALU|Equal5~0 (
// Equation(s):
// \ALU|Equal5~0_combout  = ( !\ALU|Equal0~0_combout  & ( \ALU|Add0~1_sumout  & ( \ALU|Equal5~2_combout  ) ) ) # ( \ALU|Equal0~0_combout  & ( !\ALU|Add0~1_sumout  & ( (!\ALU|Add0~29_sumout  & (!\ALU|Add0~21_sumout  & (\ALU|Equal5~2_combout  & 
// !\ALU|Add0~25_sumout ))) ) ) ) # ( !\ALU|Equal0~0_combout  & ( !\ALU|Add0~1_sumout  & ( \ALU|Equal5~2_combout  ) ) )

	.dataa(!\ALU|Add0~29_sumout ),
	.datab(!\ALU|Add0~21_sumout ),
	.datac(!\ALU|Equal5~2_combout ),
	.datad(!\ALU|Add0~25_sumout ),
	.datae(!\ALU|Equal0~0_combout ),
	.dataf(!\ALU|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Equal5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Equal5~0 .extended_lut = "off";
defparam \ALU|Equal5~0 .lut_mask = 64'h0F0F08000F0F0000;
defparam \ALU|Equal5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y10_N31
dffeas Z(
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\ALU|Equal5~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Control|WideOr0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Z~q ),
	.prn(vcc));
// synopsys translate_off
defparam Z.is_wysiwyg = "true";
defparam Z.power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y10_N14
dffeas N(
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|N~0_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\Control|WideOr0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\N~q ),
	.prn(vcc));
// synopsys translate_off
defparam N.is_wysiwyg = "true";
defparam N.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y10_N12
cyclonev_lcell_comb \Control|Selector0~0 (
// Equation(s):
// \Control|Selector0~0_combout  = ( \N~q  & ( \Control|state.c3_bnz~q  & ( (!\Z~q ) # ((\Control|state.c3_bz~q ) # (\Control|state.c1~q )) ) ) ) # ( !\N~q  & ( \Control|state.c3_bnz~q  & ( (!\Z~q ) # (((\Control|state.c3_bz~q ) # (\Control|state.c1~q )) # 
// (\Control|state.c3_bpz~q )) ) ) ) # ( \N~q  & ( !\Control|state.c3_bnz~q  & ( ((\Z~q  & \Control|state.c3_bz~q )) # (\Control|state.c1~q ) ) ) ) # ( !\N~q  & ( !\Control|state.c3_bnz~q  & ( (((\Z~q  & \Control|state.c3_bz~q )) # (\Control|state.c1~q )) # 
// (\Control|state.c3_bpz~q ) ) ) )

	.dataa(!\Z~q ),
	.datab(!\Control|state.c3_bpz~q ),
	.datac(!\Control|state.c1~q ),
	.datad(!\Control|state.c3_bz~q ),
	.datae(!\N~q ),
	.dataf(!\Control|state.c3_bnz~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|Selector0~0 .extended_lut = "off";
defparam \Control|Selector0~0 .lut_mask = 64'h3F7F0F5FBFFFAFFF;
defparam \Control|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y10_N44
dffeas \PC|lpm_ff_component|dffs[5] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\ALU|tmp_out[5]~13_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control|Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|lpm_ff_component|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|lpm_ff_component|dffs[5] .is_wysiwyg = "true";
defparam \PC|lpm_ff_component|dffs[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y10_N30
cyclonev_lcell_comb \AddrSel_mux|lpm_mux_component|auto_generated|l1_w5_n0_mux_dataout~0 (
// Equation(s):
// \AddrSel_mux|lpm_mux_component|auto_generated|l1_w5_n0_mux_dataout~0_combout  = ( \PC|lpm_ff_component|dffs [5] & ( \Control|state.c1~q  ) )

	.dataa(!\Control|state.c1~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PC|lpm_ff_component|dffs [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AddrSel_mux|lpm_mux_component|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AddrSel_mux|lpm_mux_component|auto_generated|l1_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \AddrSel_mux|lpm_mux_component|auto_generated|l1_w5_n0_mux_dataout~0 .lut_mask = 64'h0000000055555555;
defparam \AddrSel_mux|lpm_mux_component|auto_generated|l1_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y10_N27
cyclonev_lcell_comb \DataMem|b2v_inst3|result[5]~4 (
// Equation(s):
// \DataMem|b2v_inst3|result[5]~4_combout  = ( \Control|state.c1~q  & ( \DataMem|b2v_inst|altsyncram_component|auto_generated|q_a [5] ) ) # ( !\Control|state.c1~q  & ( (\Control|state.c3_load~q  & \DataMem|b2v_inst|altsyncram_component|auto_generated|q_a 
// [5]) ) )

	.dataa(!\Control|state.c3_load~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\DataMem|b2v_inst|altsyncram_component|auto_generated|q_a [5]),
	.datae(gnd),
	.dataf(!\Control|state.c1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DataMem|b2v_inst3|result[5]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DataMem|b2v_inst3|result[5]~4 .extended_lut = "off";
defparam \DataMem|b2v_inst3|result[5]~4 .lut_mask = 64'h0055005500FF00FF;
defparam \DataMem|b2v_inst3|result[5]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y10_N52
dffeas \IR_reg|lpm_ff_component|dffs[5] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DataMem|b2v_inst3|result[5]~4_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control|state.c1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR_reg|lpm_ff_component|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \IR_reg|lpm_ff_component|dffs[5] .is_wysiwyg = "true";
defparam \IR_reg|lpm_ff_component|dffs[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y10_N42
cyclonev_lcell_comb \ALU|tmp_out[4]~11 (
// Equation(s):
// \ALU|tmp_out[4]~11_combout  = ( \ALU|Add0~21_sumout  & ( (\ALU|tmp_out[4]~6_combout ) # (\ALU|Equal0~0_combout ) ) ) # ( !\ALU|Add0~21_sumout  & ( \ALU|tmp_out[4]~6_combout  ) )

	.dataa(!\ALU|Equal0~0_combout ),
	.datab(gnd),
	.datac(!\ALU|tmp_out[4]~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|tmp_out[4]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|tmp_out[4]~11 .extended_lut = "off";
defparam \ALU|tmp_out[4]~11 .lut_mask = 64'h0F0F0F0F5F5F5F5F;
defparam \ALU|tmp_out[4]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y10_N17
dffeas \PC|lpm_ff_component|dffs[4] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|tmp_out[4]~11_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control|Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|lpm_ff_component|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|lpm_ff_component|dffs[4] .is_wysiwyg = "true";
defparam \PC|lpm_ff_component|dffs[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y10_N15
cyclonev_lcell_comb \AddrSel_mux|lpm_mux_component|auto_generated|l1_w4_n0_mux_dataout~0 (
// Equation(s):
// \AddrSel_mux|lpm_mux_component|auto_generated|l1_w4_n0_mux_dataout~0_combout  = ( \Control|state.c1~q  & ( \PC|lpm_ff_component|dffs [4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|lpm_ff_component|dffs [4]),
	.datae(gnd),
	.dataf(!\Control|state.c1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AddrSel_mux|lpm_mux_component|auto_generated|l1_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AddrSel_mux|lpm_mux_component|auto_generated|l1_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \AddrSel_mux|lpm_mux_component|auto_generated|l1_w4_n0_mux_dataout~0 .lut_mask = 64'h0000000000FF00FF;
defparam \AddrSel_mux|lpm_mux_component|auto_generated|l1_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y10_N0
cyclonev_lcell_comb \DataMem|b2v_inst3|result[7]~7 (
// Equation(s):
// \DataMem|b2v_inst3|result[7]~7_combout  = ( \DataMem|b2v_inst|altsyncram_component|auto_generated|q_a [7] & ( (\Control|state.c3_load~q ) # (\Control|state.c1~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Control|state.c1~q ),
	.datad(!\Control|state.c3_load~q ),
	.datae(gnd),
	.dataf(!\DataMem|b2v_inst|altsyncram_component|auto_generated|q_a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DataMem|b2v_inst3|result[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DataMem|b2v_inst3|result[7]~7 .extended_lut = "off";
defparam \DataMem|b2v_inst3|result[7]~7 .lut_mask = 64'h000000000FFF0FFF;
defparam \DataMem|b2v_inst3|result[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y10_N20
dffeas \IR_reg|lpm_ff_component|dffs[7] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DataMem|b2v_inst3|result[7]~7_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control|state.c1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR_reg|lpm_ff_component|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \IR_reg|lpm_ff_component|dffs[7] .is_wysiwyg = "true";
defparam \IR_reg|lpm_ff_component|dffs[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y10_N6
cyclonev_lcell_comb \ALU2_mux|lpm_mux_component|auto_generated|l3_w3_n0_mux_dataout~0 (
// Equation(s):
// \ALU2_mux|lpm_mux_component|auto_generated|l3_w3_n0_mux_dataout~0_combout  = ( \IR_reg|lpm_ff_component|dffs [7] & ( ((!\Control|state.c4_ori~q  & !\Control|state.c1~q )) # (\IR_reg|lpm_ff_component|dffs [6]) ) ) # ( !\IR_reg|lpm_ff_component|dffs [7] & ( 
// (\IR_reg|lpm_ff_component|dffs [6] & ((\Control|state.c1~q ) # (\Control|state.c4_ori~q ))) ) )

	.dataa(!\Control|state.c4_ori~q ),
	.datab(gnd),
	.datac(!\Control|state.c1~q ),
	.datad(!\IR_reg|lpm_ff_component|dffs [6]),
	.datae(gnd),
	.dataf(!\IR_reg|lpm_ff_component|dffs [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU2_mux|lpm_mux_component|auto_generated|l3_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU2_mux|lpm_mux_component|auto_generated|l3_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \ALU2_mux|lpm_mux_component|auto_generated|l3_w3_n0_mux_dataout~0 .lut_mask = 64'h005F005FA0FFA0FF;
defparam \ALU2_mux|lpm_mux_component|auto_generated|l3_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y10_N9
cyclonev_lcell_comb \ALU|tmp_out[3]~3 (
// Equation(s):
// \ALU|tmp_out[3]~3_combout  = ( !\Control|state.c3_shift~q  & ( (!\Control|state.c4_ori~q  & (\PC|lpm_ff_component|dffs [3] & !\Control|state.c3_asn~DUPLICATE_q )) ) )

	.dataa(!\Control|state.c4_ori~q ),
	.datab(gnd),
	.datac(!\PC|lpm_ff_component|dffs [3]),
	.datad(!\Control|state.c3_asn~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\Control|state.c3_shift~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|tmp_out[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|tmp_out[3]~3 .extended_lut = "off";
defparam \ALU|tmp_out[3]~3 .lut_mask = 64'h0A000A0000000000;
defparam \ALU|tmp_out[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y10_N33
cyclonev_lcell_comb \ALU|tmp_out[3]~4 (
// Equation(s):
// \ALU|tmp_out[3]~4_combout  = ( \ALU2_mux|lpm_mux_component|auto_generated|l3_w3_n0_mux_dataout~0_combout  & ( \ALU|tmp_out[3]~3_combout  & ( (!\Control|state.c3_shift~q  & !\Control|Selector1~0_combout ) ) ) ) # ( 
// !\ALU2_mux|lpm_mux_component|auto_generated|l3_w3_n0_mux_dataout~0_combout  & ( \ALU|tmp_out[3]~3_combout  & ( (!\Control|state.c3_shift~q  & !\Control|Selector1~0_combout ) ) ) ) # ( 
// \ALU2_mux|lpm_mux_component|auto_generated|l3_w3_n0_mux_dataout~0_combout  & ( !\ALU|tmp_out[3]~3_combout  & ( (!\Control|state.c3_shift~q  & (!\Control|Selector1~0_combout  & ((!\Control|WideOr3~combout ) # (\Control|ALUop[0]~0_combout )))) ) ) ) # ( 
// !\ALU2_mux|lpm_mux_component|auto_generated|l3_w3_n0_mux_dataout~0_combout  & ( !\ALU|tmp_out[3]~3_combout  & ( (!\Control|state.c3_shift~q  & (!\Control|Selector1~0_combout  & \Control|ALUop[0]~0_combout )) ) ) )

	.dataa(!\Control|WideOr3~combout ),
	.datab(!\Control|state.c3_shift~q ),
	.datac(!\Control|Selector1~0_combout ),
	.datad(!\Control|ALUop[0]~0_combout ),
	.datae(!\ALU2_mux|lpm_mux_component|auto_generated|l3_w3_n0_mux_dataout~0_combout ),
	.dataf(!\ALU|tmp_out[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|tmp_out[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|tmp_out[3]~4 .extended_lut = "off";
defparam \ALU|tmp_out[3]~4 .lut_mask = 64'h00C080C0C0C0C0C0;
defparam \ALU|tmp_out[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y10_N45
cyclonev_lcell_comb \ALU|tmp_out[3]~9 (
// Equation(s):
// \ALU|tmp_out[3]~9_combout  = ( \ALU|Add0~13_sumout  & ( (\ALU|tmp_out[3]~4_combout ) # (\ALU|Equal0~0_combout ) ) ) # ( !\ALU|Add0~13_sumout  & ( \ALU|tmp_out[3]~4_combout  ) )

	.dataa(!\ALU|Equal0~0_combout ),
	.datab(gnd),
	.datac(!\ALU|tmp_out[3]~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|tmp_out[3]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|tmp_out[3]~9 .extended_lut = "off";
defparam \ALU|tmp_out[3]~9 .lut_mask = 64'h0F0F0F0F5F5F5F5F;
defparam \ALU|tmp_out[3]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y10_N28
dffeas \PC|lpm_ff_component|dffs[3] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|tmp_out[3]~9_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control|Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|lpm_ff_component|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|lpm_ff_component|dffs[3] .is_wysiwyg = "true";
defparam \PC|lpm_ff_component|dffs[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y10_N33
cyclonev_lcell_comb \AddrSel_mux|lpm_mux_component|auto_generated|l1_w3_n0_mux_dataout~0 (
// Equation(s):
// \AddrSel_mux|lpm_mux_component|auto_generated|l1_w3_n0_mux_dataout~0_combout  = ( \PC|lpm_ff_component|dffs [3] & ( \Control|state.c1~q  ) )

	.dataa(!\Control|state.c1~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PC|lpm_ff_component|dffs [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AddrSel_mux|lpm_mux_component|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AddrSel_mux|lpm_mux_component|auto_generated|l1_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \AddrSel_mux|lpm_mux_component|auto_generated|l1_w3_n0_mux_dataout~0 .lut_mask = 64'h0000000055555555;
defparam \AddrSel_mux|lpm_mux_component|auto_generated|l1_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y10_N54
cyclonev_lcell_comb \DataMem|b2v_inst3|result[6]~6 (
// Equation(s):
// \DataMem|b2v_inst3|result[6]~6_combout  = ( \Control|state.c1~q  & ( \DataMem|b2v_inst|altsyncram_component|auto_generated|q_a [6] ) ) # ( !\Control|state.c1~q  & ( (\DataMem|b2v_inst|altsyncram_component|auto_generated|q_a [6] & \Control|state.c3_load~q 
// ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DataMem|b2v_inst|altsyncram_component|auto_generated|q_a [6]),
	.datad(!\Control|state.c3_load~q ),
	.datae(gnd),
	.dataf(!\Control|state.c1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DataMem|b2v_inst3|result[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DataMem|b2v_inst3|result[6]~6 .extended_lut = "off";
defparam \DataMem|b2v_inst3|result[6]~6 .lut_mask = 64'h000F000F0F0F0F0F;
defparam \DataMem|b2v_inst3|result[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y10_N47
dffeas \IR_reg|lpm_ff_component|dffs[6] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DataMem|b2v_inst3|result[6]~6_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control|state.c1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR_reg|lpm_ff_component|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \IR_reg|lpm_ff_component|dffs[6] .is_wysiwyg = "true";
defparam \IR_reg|lpm_ff_component|dffs[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y10_N45
cyclonev_lcell_comb \ALU2_mux|lpm_mux_component|auto_generated|l2_w2_n0_mux_dataout~0 (
// Equation(s):
// \ALU2_mux|lpm_mux_component|auto_generated|l2_w2_n0_mux_dataout~0_combout  = ( \IR_reg|lpm_ff_component|dffs [5] & ( ((\IR_reg|lpm_ff_component|dffs [6]) # (\Control|state.c1~q )) # (\Control|state.c4_ori~q ) ) ) # ( !\IR_reg|lpm_ff_component|dffs [5] & ( 
// (!\Control|state.c4_ori~q  & (!\Control|state.c1~q  & \IR_reg|lpm_ff_component|dffs [6])) ) )

	.dataa(!\Control|state.c4_ori~q ),
	.datab(gnd),
	.datac(!\Control|state.c1~q ),
	.datad(!\IR_reg|lpm_ff_component|dffs [6]),
	.datae(gnd),
	.dataf(!\IR_reg|lpm_ff_component|dffs [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU2_mux|lpm_mux_component|auto_generated|l2_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU2_mux|lpm_mux_component|auto_generated|l2_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \ALU2_mux|lpm_mux_component|auto_generated|l2_w2_n0_mux_dataout~0 .lut_mask = 64'h00A000A05FFF5FFF;
defparam \ALU2_mux|lpm_mux_component|auto_generated|l2_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y10_N36
cyclonev_lcell_comb \ALU|tmp_out[2]~5 (
// Equation(s):
// \ALU|tmp_out[2]~5_combout  = ( \ALU2_mux|lpm_mux_component|auto_generated|l2_w2_n0_mux_dataout~0_combout  & ( !\Control|state.c3_shift~q  & ( (!\Control|Selector1~0_combout  & (((!\Control|WideOr3~combout ) # 
// (\ALU1_mux|lpm_mux_component|auto_generated|data0_wire [2])) # (\Control|ALUop[0]~0_combout ))) ) ) ) # ( !\ALU2_mux|lpm_mux_component|auto_generated|l2_w2_n0_mux_dataout~0_combout  & ( !\Control|state.c3_shift~q  & ( (!\Control|Selector1~0_combout  & 
// ((\ALU1_mux|lpm_mux_component|auto_generated|data0_wire [2]) # (\Control|ALUop[0]~0_combout ))) ) ) )

	.dataa(!\Control|ALUop[0]~0_combout ),
	.datab(!\ALU1_mux|lpm_mux_component|auto_generated|data0_wire [2]),
	.datac(!\Control|WideOr3~combout ),
	.datad(!\Control|Selector1~0_combout ),
	.datae(!\ALU2_mux|lpm_mux_component|auto_generated|l2_w2_n0_mux_dataout~0_combout ),
	.dataf(!\Control|state.c3_shift~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|tmp_out[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|tmp_out[2]~5 .extended_lut = "off";
defparam \ALU|tmp_out[2]~5 .lut_mask = 64'h7700F70000000000;
defparam \ALU|tmp_out[2]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y10_N27
cyclonev_lcell_comb \ALU|tmp_out[2]~10 (
// Equation(s):
// \ALU|tmp_out[2]~10_combout  = ( \ALU|Add0~17_sumout  & ( (\ALU|tmp_out[2]~5_combout ) # (\ALU|Equal0~0_combout ) ) ) # ( !\ALU|Add0~17_sumout  & ( \ALU|tmp_out[2]~5_combout  ) )

	.dataa(gnd),
	.datab(!\ALU|Equal0~0_combout ),
	.datac(!\ALU|tmp_out[2]~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALU|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|tmp_out[2]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|tmp_out[2]~10 .extended_lut = "off";
defparam \ALU|tmp_out[2]~10 .lut_mask = 64'h0F0F0F0F3F3F3F3F;
defparam \ALU|tmp_out[2]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y10_N10
dffeas \PC|lpm_ff_component|dffs[2] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|tmp_out[2]~10_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control|Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|lpm_ff_component|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|lpm_ff_component|dffs[2] .is_wysiwyg = "true";
defparam \PC|lpm_ff_component|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y10_N9
cyclonev_lcell_comb \AddrSel_mux|lpm_mux_component|auto_generated|l1_w2_n0_mux_dataout~0 (
// Equation(s):
// \AddrSel_mux|lpm_mux_component|auto_generated|l1_w2_n0_mux_dataout~0_combout  = ( \Control|state.c1~q  & ( \PC|lpm_ff_component|dffs [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|lpm_ff_component|dffs [2]),
	.datae(gnd),
	.dataf(!\Control|state.c1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AddrSel_mux|lpm_mux_component|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AddrSel_mux|lpm_mux_component|auto_generated|l1_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \AddrSel_mux|lpm_mux_component|auto_generated|l1_w2_n0_mux_dataout~0 .lut_mask = 64'h0000000000FF00FF;
defparam \AddrSel_mux|lpm_mux_component|auto_generated|l1_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y10_N21
cyclonev_lcell_comb \DataMem|b2v_inst3|result[2]~0 (
// Equation(s):
// \DataMem|b2v_inst3|result[2]~0_combout  = (\DataMem|b2v_inst|altsyncram_component|auto_generated|q_a [2] & ((\Control|state.c1~q ) # (\Control|state.c3_load~q )))

	.dataa(!\Control|state.c3_load~q ),
	.datab(!\Control|state.c1~q ),
	.datac(gnd),
	.datad(!\DataMem|b2v_inst|altsyncram_component|auto_generated|q_a [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DataMem|b2v_inst3|result[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DataMem|b2v_inst3|result[2]~0 .extended_lut = "off";
defparam \DataMem|b2v_inst3|result[2]~0 .lut_mask = 64'h0077007700770077;
defparam \DataMem|b2v_inst3|result[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y10_N22
dffeas \IR_reg|lpm_ff_component|dffs[2]~DUPLICATE (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DataMem|b2v_inst3|result[2]~0_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control|state.c1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR_reg|lpm_ff_component|dffs[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \IR_reg|lpm_ff_component|dffs[2]~DUPLICATE .is_wysiwyg = "true";
defparam \IR_reg|lpm_ff_component|dffs[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y10_N9
cyclonev_lcell_comb \Control|Selector1~0 (
// Equation(s):
// \Control|Selector1~0_combout  = ( \IR_reg|lpm_ff_component|dffs [0] & ( (!\Control|state.c4_ori~q  & !\Control|state.c3_asn~DUPLICATE_q ) ) ) # ( !\IR_reg|lpm_ff_component|dffs [0] & ( (!\Control|state.c4_ori~q  & ((!\Control|state.c3_asn~DUPLICATE_q ) # 
// ((\IR_reg|lpm_ff_component|dffs[2]~DUPLICATE_q  & !\IR_reg|lpm_ff_component|dffs [3])))) ) )

	.dataa(!\Control|state.c4_ori~q ),
	.datab(!\IR_reg|lpm_ff_component|dffs[2]~DUPLICATE_q ),
	.datac(!\IR_reg|lpm_ff_component|dffs [3]),
	.datad(!\Control|state.c3_asn~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\IR_reg|lpm_ff_component|dffs [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|Selector1~0 .extended_lut = "off";
defparam \Control|Selector1~0 .lut_mask = 64'hAA20AA20AA00AA00;
defparam \Control|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y10_N42
cyclonev_lcell_comb \ALU|Equal0~0 (
// Equation(s):
// \ALU|Equal0~0_combout  = ( !\Control|state.c3_shift~q  & ( (\Control|Selector1~0_combout  & !\Control|ALUop[0]~0_combout ) ) )

	.dataa(gnd),
	.datab(!\Control|Selector1~0_combout ),
	.datac(gnd),
	.datad(!\Control|ALUop[0]~0_combout ),
	.datae(gnd),
	.dataf(!\Control|state.c3_shift~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|Equal0~0 .extended_lut = "off";
defparam \ALU|Equal0~0 .lut_mask = 64'h3300330000000000;
defparam \ALU|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y10_N51
cyclonev_lcell_comb \ALU|tmp_out[1]~8 (
// Equation(s):
// \ALU|tmp_out[1]~8_combout  = ((\ALU|Add0~9_sumout  & \ALU|Equal0~0_combout )) # (\ALU|tmp_out[1]~2_combout )

	.dataa(!\ALU|Add0~9_sumout ),
	.datab(gnd),
	.datac(!\ALU|tmp_out[1]~2_combout ),
	.datad(!\ALU|Equal0~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|tmp_out[1]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|tmp_out[1]~8 .extended_lut = "off";
defparam \ALU|tmp_out[1]~8 .lut_mask = 64'h0F5F0F5F0F5F0F5F;
defparam \ALU|tmp_out[1]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y10_N31
dffeas \PC|lpm_ff_component|dffs[1] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|tmp_out[1]~8_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control|Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|lpm_ff_component|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|lpm_ff_component|dffs[1] .is_wysiwyg = "true";
defparam \PC|lpm_ff_component|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y10_N30
cyclonev_lcell_comb \AddrSel_mux|lpm_mux_component|auto_generated|l1_w1_n0_mux_dataout~0 (
// Equation(s):
// \AddrSel_mux|lpm_mux_component|auto_generated|l1_w1_n0_mux_dataout~0_combout  = ( \Control|state.c1~q  & ( \PC|lpm_ff_component|dffs [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|lpm_ff_component|dffs [1]),
	.datae(gnd),
	.dataf(!\Control|state.c1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AddrSel_mux|lpm_mux_component|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AddrSel_mux|lpm_mux_component|auto_generated|l1_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \AddrSel_mux|lpm_mux_component|auto_generated|l1_w1_n0_mux_dataout~0 .lut_mask = 64'h0000000000FF00FF;
defparam \AddrSel_mux|lpm_mux_component|auto_generated|l1_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y10_N24
cyclonev_lcell_comb \DataMem|b2v_inst3|result[1]~1 (
// Equation(s):
// \DataMem|b2v_inst3|result[1]~1_combout  = ( \Control|state.c1~q  & ( \DataMem|b2v_inst|altsyncram_component|auto_generated|q_a [1] ) ) # ( !\Control|state.c1~q  & ( (\DataMem|b2v_inst|altsyncram_component|auto_generated|q_a [1] & \Control|state.c3_load~q 
// ) ) )

	.dataa(gnd),
	.datab(!\DataMem|b2v_inst|altsyncram_component|auto_generated|q_a [1]),
	.datac(gnd),
	.datad(!\Control|state.c3_load~q ),
	.datae(gnd),
	.dataf(!\Control|state.c1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DataMem|b2v_inst3|result[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DataMem|b2v_inst3|result[1]~1 .extended_lut = "off";
defparam \DataMem|b2v_inst3|result[1]~1 .lut_mask = 64'h0033003333333333;
defparam \DataMem|b2v_inst3|result[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y10_N56
dffeas \IR_reg|lpm_ff_component|dffs[1] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DataMem|b2v_inst3|result[1]~1_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control|state.c1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR_reg|lpm_ff_component|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \IR_reg|lpm_ff_component|dffs[1] .is_wysiwyg = "true";
defparam \IR_reg|lpm_ff_component|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y10_N36
cyclonev_lcell_comb \Control|state~26 (
// Equation(s):
// \Control|state~26_combout  = ( \IR_reg|lpm_ff_component|dffs[2]~DUPLICATE_q  & ( (\Control|state.c2~q  & (!\IR_reg|lpm_ff_component|dffs [0] & !\IR_reg|lpm_ff_component|dffs [3])) ) ) # ( !\IR_reg|lpm_ff_component|dffs[2]~DUPLICATE_q  & ( 
// (\Control|state.c2~q  & (!\IR_reg|lpm_ff_component|dffs [0] & (!\IR_reg|lpm_ff_component|dffs [1] & \IR_reg|lpm_ff_component|dffs [3]))) ) )

	.dataa(!\Control|state.c2~q ),
	.datab(!\IR_reg|lpm_ff_component|dffs [0]),
	.datac(!\IR_reg|lpm_ff_component|dffs [1]),
	.datad(!\IR_reg|lpm_ff_component|dffs [3]),
	.datae(gnd),
	.dataf(!\IR_reg|lpm_ff_component|dffs[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|state~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|state~26 .extended_lut = "off";
defparam \Control|state~26 .lut_mask = 64'h0040004044004400;
defparam \Control|state~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y10_N38
dffeas \Control|state.c3_asn~DUPLICATE (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\Control|state~26_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control|state.c3_asn~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control|state.c3_asn~DUPLICATE .is_wysiwyg = "true";
defparam \Control|state.c3_asn~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y10_N48
cyclonev_lcell_comb \ALU|tmp_out[0]~1 (
// Equation(s):
// \ALU|tmp_out[0]~1_combout  = ( \Control|state.c4_ori~q  & ( \Control|Selector1~0_combout  & ( (!\Control|state.c3_asn~DUPLICATE_q  & (\IR_reg|lpm_ff_component|dffs [3] & !\Control|state.c3_shift~DUPLICATE_q )) ) ) ) # ( \Control|state.c4_ori~q  & ( 
// !\Control|Selector1~0_combout  & ( (!\Control|state.c3_shift~DUPLICATE_q  & (((!\Control|state.c3_asn~DUPLICATE_q  & \IR_reg|lpm_ff_component|dffs [3])) # (\Control|ALUop[0]~0_combout ))) ) ) ) # ( !\Control|state.c4_ori~q  & ( 
// !\Control|Selector1~0_combout  & ( (\Control|ALUop[0]~0_combout  & !\Control|state.c3_shift~DUPLICATE_q ) ) ) )

	.dataa(!\Control|state.c3_asn~DUPLICATE_q ),
	.datab(!\IR_reg|lpm_ff_component|dffs [3]),
	.datac(!\Control|ALUop[0]~0_combout ),
	.datad(!\Control|state.c3_shift~DUPLICATE_q ),
	.datae(!\Control|state.c4_ori~q ),
	.dataf(!\Control|Selector1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|tmp_out[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|tmp_out[0]~1 .extended_lut = "off";
defparam \ALU|tmp_out[0]~1 .lut_mask = 64'h0F002F0000002200;
defparam \ALU|tmp_out[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y10_N36
cyclonev_lcell_comb \ALU|tmp_out[0]~12 (
// Equation(s):
// \ALU|tmp_out[0]~12_combout  = ( \ALU|Add0~5_sumout  & ( (\ALU|Equal0~0_combout ) # (\ALU|tmp_out[0]~1_combout ) ) ) # ( !\ALU|Add0~5_sumout  & ( \ALU|tmp_out[0]~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALU|tmp_out[0]~1_combout ),
	.datad(!\ALU|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\ALU|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|tmp_out[0]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|tmp_out[0]~12 .extended_lut = "off";
defparam \ALU|tmp_out[0]~12 .lut_mask = 64'h0F0F0F0F0FFF0FFF;
defparam \ALU|tmp_out[0]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y10_N38
dffeas \PC|lpm_ff_component|dffs[0] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\ALU|tmp_out[0]~12_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control|Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|lpm_ff_component|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|lpm_ff_component|dffs[0] .is_wysiwyg = "true";
defparam \PC|lpm_ff_component|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y10_N21
cyclonev_lcell_comb \AddrSel_mux|lpm_mux_component|auto_generated|l1_w0_n0_mux_dataout~0 (
// Equation(s):
// \AddrSel_mux|lpm_mux_component|auto_generated|l1_w0_n0_mux_dataout~0_combout  = (\Control|state.c1~q  & \PC|lpm_ff_component|dffs [0])

	.dataa(!\Control|state.c1~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|lpm_ff_component|dffs [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\AddrSel_mux|lpm_mux_component|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \AddrSel_mux|lpm_mux_component|auto_generated|l1_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \AddrSel_mux|lpm_mux_component|auto_generated|l1_w0_n0_mux_dataout~0 .lut_mask = 64'h0055005500550055;
defparam \AddrSel_mux|lpm_mux_component|auto_generated|l1_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y10_N27
cyclonev_lcell_comb \DataMem|b2v_inst3|result[3]~2 (
// Equation(s):
// \DataMem|b2v_inst3|result[3]~2_combout  = ( \Control|state.c1~q  & ( \DataMem|b2v_inst|altsyncram_component|auto_generated|q_a [3] ) ) # ( !\Control|state.c1~q  & ( (\DataMem|b2v_inst|altsyncram_component|auto_generated|q_a [3] & \Control|state.c3_load~q 
// ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DataMem|b2v_inst|altsyncram_component|auto_generated|q_a [3]),
	.datad(!\Control|state.c3_load~q ),
	.datae(gnd),
	.dataf(!\Control|state.c1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DataMem|b2v_inst3|result[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DataMem|b2v_inst3|result[3]~2 .extended_lut = "off";
defparam \DataMem|b2v_inst3|result[3]~2 .lut_mask = 64'h000F000F0F0F0F0F;
defparam \DataMem|b2v_inst3|result[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y10_N59
dffeas \IR_reg|lpm_ff_component|dffs[3] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DataMem|b2v_inst3|result[3]~2_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control|state.c1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR_reg|lpm_ff_component|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \IR_reg|lpm_ff_component|dffs[3] .is_wysiwyg = "true";
defparam \IR_reg|lpm_ff_component|dffs[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y10_N39
cyclonev_lcell_comb \Control|state~28 (
// Equation(s):
// \Control|state~28_combout  = ( \IR_reg|lpm_ff_component|dffs [1] & ( (\Control|state.c2~q  & (!\IR_reg|lpm_ff_component|dffs [0] & (!\IR_reg|lpm_ff_component|dffs [3] & !\IR_reg|lpm_ff_component|dffs [2]))) ) )

	.dataa(!\Control|state.c2~q ),
	.datab(!\IR_reg|lpm_ff_component|dffs [0]),
	.datac(!\IR_reg|lpm_ff_component|dffs [3]),
	.datad(!\IR_reg|lpm_ff_component|dffs [2]),
	.datae(gnd),
	.dataf(!\IR_reg|lpm_ff_component|dffs [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|state~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|state~28 .extended_lut = "off";
defparam \Control|state~28 .lut_mask = 64'h0000000040004000;
defparam \Control|state~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y10_N40
dffeas \Control|state.c3_store (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\Control|state~28_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control|state.c3_store~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control|state.c3_store .is_wysiwyg = "true";
defparam \Control|state.c3_store .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y10_N24
cyclonev_lcell_comb \DataMem|b2v_inst3|result[0]~3 (
// Equation(s):
// \DataMem|b2v_inst3|result[0]~3_combout  = ( \DataMem|b2v_inst|altsyncram_component|auto_generated|q_a [0] & ( (\Control|state.c3_load~q ) # (\Control|state.c1~q ) ) )

	.dataa(gnd),
	.datab(!\Control|state.c1~q ),
	.datac(!\Control|state.c3_load~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DataMem|b2v_inst|altsyncram_component|auto_generated|q_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DataMem|b2v_inst3|result[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DataMem|b2v_inst3|result[0]~3 .extended_lut = "off";
defparam \DataMem|b2v_inst3|result[0]~3 .lut_mask = 64'h000000003F3F3F3F;
defparam \DataMem|b2v_inst3|result[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y10_N41
dffeas \IR_reg|lpm_ff_component|dffs[0] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DataMem|b2v_inst3|result[0]~3_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control|state.c1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR_reg|lpm_ff_component|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \IR_reg|lpm_ff_component|dffs[0] .is_wysiwyg = "true";
defparam \IR_reg|lpm_ff_component|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y10_N30
cyclonev_lcell_comb \Control|state~32 (
// Equation(s):
// \Control|state~32_combout  = ( \IR_reg|lpm_ff_component|dffs [1] & ( (\Control|state.c2~q  & (\IR_reg|lpm_ff_component|dffs [0] & \IR_reg|lpm_ff_component|dffs [2])) ) )

	.dataa(!\Control|state.c2~q ),
	.datab(gnd),
	.datac(!\IR_reg|lpm_ff_component|dffs [0]),
	.datad(!\IR_reg|lpm_ff_component|dffs [2]),
	.datae(gnd),
	.dataf(!\IR_reg|lpm_ff_component|dffs [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|state~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|state~32 .extended_lut = "off";
defparam \Control|state~32 .lut_mask = 64'h0000000000050005;
defparam \Control|state~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y10_N32
dffeas \Control|state.c3_ori (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\Control|state~32_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control|state.c3_ori~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control|state.c3_ori .is_wysiwyg = "true";
defparam \Control|state.c3_ori .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y10_N33
cyclonev_lcell_comb \Control|WideOr0 (
// Equation(s):
// \Control|WideOr0~combout  = ( !\Control|state.c3_load~q  & ( (!\Control|state.c2~q  & (!\Control|state.c3_ori~q  & (\Control|WideOr0~0_combout  & !\Control|state.c1~q ))) ) )

	.dataa(!\Control|state.c2~q ),
	.datab(!\Control|state.c3_ori~q ),
	.datac(!\Control|WideOr0~0_combout ),
	.datad(!\Control|state.c1~q ),
	.datae(gnd),
	.dataf(!\Control|state.c3_load~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|WideOr0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|WideOr0 .extended_lut = "off";
defparam \Control|WideOr0 .lut_mask = 64'h0800080000000000;
defparam \Control|WideOr0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y10_N35
dffeas \Control|state.c1 (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\Control|WideOr0~combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control|state.c1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control|state.c1 .is_wysiwyg = "true";
defparam \Control|state.c1 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y10_N2
dffeas \Control|state.c2 (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Control|state.c1~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control|state.c2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control|state.c2 .is_wysiwyg = "true";
defparam \Control|state.c2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y10_N3
cyclonev_lcell_comb \Control|state~25 (
// Equation(s):
// \Control|state~25_combout  = ( !\IR_reg|lpm_ff_component|dffs [2] & ( !\IR_reg|lpm_ff_component|dffs [1] & ( (\Control|state.c2~q  & (!\IR_reg|lpm_ff_component|dffs [3] & !\IR_reg|lpm_ff_component|dffs [0])) ) ) )

	.dataa(!\Control|state.c2~q ),
	.datab(gnd),
	.datac(!\IR_reg|lpm_ff_component|dffs [3]),
	.datad(!\IR_reg|lpm_ff_component|dffs [0]),
	.datae(!\IR_reg|lpm_ff_component|dffs [2]),
	.dataf(!\IR_reg|lpm_ff_component|dffs [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|state~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|state~25 .extended_lut = "off";
defparam \Control|state~25 .lut_mask = 64'h5000000000000000;
defparam \Control|state~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y10_N5
dffeas \Control|state.c3_load (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\Control|state~25_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control|state.c3_load~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control|state.c3_load .is_wysiwyg = "true";
defparam \Control|state.c3_load .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y10_N5
dffeas \Control|state.c4_load (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Control|state.c3_load~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control|state.c4_load~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control|state.c4_load .is_wysiwyg = "true";
defparam \Control|state.c4_load .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y10_N28
dffeas \MDR_reg|lpm_ff_component|dffs[3] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\DataMem|b2v_inst3|result[3]~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control|state.c3_load~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR_reg|lpm_ff_component|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MDR_reg|lpm_ff_component|dffs[3] .is_wysiwyg = "true";
defparam \MDR_reg|lpm_ff_component|dffs[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y10_N51
cyclonev_lcell_comb \Control|WideOr5 (
// Equation(s):
// \Control|WideOr5~combout  = ( \Control|state.c4_ori~q  ) # ( !\Control|state.c4_ori~q  & ( ((\Control|state.c4_load~q ) # (\Control|state.c3_asn~DUPLICATE_q )) # (\Control|state.c3_shift~DUPLICATE_q ) ) )

	.dataa(!\Control|state.c3_shift~DUPLICATE_q ),
	.datab(!\Control|state.c3_asn~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\Control|state.c4_load~q ),
	.datae(gnd),
	.dataf(!\Control|state.c4_ori~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|WideOr5~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|WideOr5 .extended_lut = "off";
defparam \Control|WideOr5 .lut_mask = 64'h77FF77FFFFFFFFFF;
defparam \Control|WideOr5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y10_N46
dffeas \ALUOut_reg|lpm_ff_component|dffs[3] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\ALU|tmp_out[3]~9_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control|WideOr5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALUOut_reg|lpm_ff_component|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ALUOut_reg|lpm_ff_component|dffs[3] .is_wysiwyg = "true";
defparam \ALUOut_reg|lpm_ff_component|dffs[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y10_N45
cyclonev_lcell_comb \RegMux|lpm_mux_component|auto_generated|l1_w3_n0_mux_dataout~0 (
// Equation(s):
// \RegMux|lpm_mux_component|auto_generated|l1_w3_n0_mux_dataout~0_combout  = ( \ALUOut_reg|lpm_ff_component|dffs [3] & ( (!\Control|state.c4_load~q ) # (\MDR_reg|lpm_ff_component|dffs [3]) ) ) # ( !\ALUOut_reg|lpm_ff_component|dffs [3] & ( 
// (\Control|state.c4_load~q  & \MDR_reg|lpm_ff_component|dffs [3]) ) )

	.dataa(!\Control|state.c4_load~q ),
	.datab(gnd),
	.datac(!\MDR_reg|lpm_ff_component|dffs [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALUOut_reg|lpm_ff_component|dffs [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegMux|lpm_mux_component|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegMux|lpm_mux_component|auto_generated|l1_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \RegMux|lpm_mux_component|auto_generated|l1_w3_n0_mux_dataout~0 .lut_mask = 64'h05050505AFAFAFAF;
defparam \RegMux|lpm_mux_component|auto_generated|l1_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y10_N48
cyclonev_lcell_comb \ALU|tmp_out[0]~7 (
// Equation(s):
// \ALU|tmp_out[0]~7_combout  = ( \Control|state.c3_shift~DUPLICATE_q  ) # ( !\Control|state.c3_shift~DUPLICATE_q  & ( \Control|state.c3_asn~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(!\Control|state.c3_asn~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Control|state.c3_shift~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALU|tmp_out[0]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|tmp_out[0]~7 .extended_lut = "off";
defparam \ALU|tmp_out[0]~7 .lut_mask = 64'h33333333FFFFFFFF;
defparam \ALU|tmp_out[0]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y10_N49
dffeas \Control|state.c4_asnsh (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\ALU|tmp_out[0]~7_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control|state.c4_asnsh~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control|state.c4_asnsh .is_wysiwyg = "true";
defparam \Control|state.c4_asnsh .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y10_N32
dffeas \Control|state.c5_ori (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Control|state.c4_ori~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control|state.c5_ori~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control|state.c5_ori .is_wysiwyg = "true";
defparam \Control|state.c5_ori .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y10_N33
cyclonev_lcell_comb \RF_block|Decoder0~0 (
// Equation(s):
// \RF_block|Decoder0~0_combout  = ( \Control|state.c5_ori~q  & ( (\IR_reg|lpm_ff_component|dffs [6] & !\IR_reg|lpm_ff_component|dffs [7]) ) ) # ( !\Control|state.c5_ori~q  & ( (\IR_reg|lpm_ff_component|dffs [6] & (!\IR_reg|lpm_ff_component|dffs [7] & 
// ((\Control|state.c4_asnsh~q ) # (\Control|state.c4_load~q )))) ) )

	.dataa(!\Control|state.c4_load~q ),
	.datab(!\Control|state.c4_asnsh~q ),
	.datac(!\IR_reg|lpm_ff_component|dffs [6]),
	.datad(!\IR_reg|lpm_ff_component|dffs [7]),
	.datae(gnd),
	.dataf(!\Control|state.c5_ori~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RF_block|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RF_block|Decoder0~0 .extended_lut = "off";
defparam \RF_block|Decoder0~0 .lut_mask = 64'h070007000F000F00;
defparam \RF_block|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y11_N53
dffeas \RF_block|r1[3] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\RegMux|lpm_mux_component|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF_block|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF_block|r1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RF_block|r1[3] .is_wysiwyg = "true";
defparam \RF_block|r1[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y10_N28
dffeas \ALUOut_reg|lpm_ff_component|dffs[2] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\ALU|tmp_out[2]~10_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control|WideOr5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALUOut_reg|lpm_ff_component|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ALUOut_reg|lpm_ff_component|dffs[2] .is_wysiwyg = "true";
defparam \ALUOut_reg|lpm_ff_component|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y10_N22
dffeas \MDR_reg|lpm_ff_component|dffs[2] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\DataMem|b2v_inst3|result[2]~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control|state.c3_load~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR_reg|lpm_ff_component|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MDR_reg|lpm_ff_component|dffs[2] .is_wysiwyg = "true";
defparam \MDR_reg|lpm_ff_component|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y10_N42
cyclonev_lcell_comb \RegMux|lpm_mux_component|auto_generated|l1_w2_n0_mux_dataout~0 (
// Equation(s):
// \RegMux|lpm_mux_component|auto_generated|l1_w2_n0_mux_dataout~0_combout  = ( \MDR_reg|lpm_ff_component|dffs [2] & ( (\ALUOut_reg|lpm_ff_component|dffs [2]) # (\Control|state.c4_load~q ) ) ) # ( !\MDR_reg|lpm_ff_component|dffs [2] & ( 
// (!\Control|state.c4_load~q  & \ALUOut_reg|lpm_ff_component|dffs [2]) ) )

	.dataa(!\Control|state.c4_load~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ALUOut_reg|lpm_ff_component|dffs [2]),
	.datae(gnd),
	.dataf(!\MDR_reg|lpm_ff_component|dffs [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegMux|lpm_mux_component|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegMux|lpm_mux_component|auto_generated|l1_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \RegMux|lpm_mux_component|auto_generated|l1_w2_n0_mux_dataout~0 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \RegMux|lpm_mux_component|auto_generated|l1_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y11_N14
dffeas \RF_block|r1[2] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\RegMux|lpm_mux_component|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF_block|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF_block|r1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RF_block|r1[2] .is_wysiwyg = "true";
defparam \RF_block|r1[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y10_N26
dffeas \MDR_reg|lpm_ff_component|dffs[1] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\DataMem|b2v_inst3|result[1]~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control|state.c3_load~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR_reg|lpm_ff_component|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MDR_reg|lpm_ff_component|dffs[1] .is_wysiwyg = "true";
defparam \MDR_reg|lpm_ff_component|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y10_N52
dffeas \ALUOut_reg|lpm_ff_component|dffs[1] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\ALU|tmp_out[1]~8_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control|WideOr5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALUOut_reg|lpm_ff_component|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ALUOut_reg|lpm_ff_component|dffs[1] .is_wysiwyg = "true";
defparam \ALUOut_reg|lpm_ff_component|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y10_N9
cyclonev_lcell_comb \RegMux|lpm_mux_component|auto_generated|l1_w1_n0_mux_dataout~0 (
// Equation(s):
// \RegMux|lpm_mux_component|auto_generated|l1_w1_n0_mux_dataout~0_combout  = ( \ALUOut_reg|lpm_ff_component|dffs [1] & ( (!\Control|state.c4_load~q ) # (\MDR_reg|lpm_ff_component|dffs [1]) ) ) # ( !\ALUOut_reg|lpm_ff_component|dffs [1] & ( 
// (\Control|state.c4_load~q  & \MDR_reg|lpm_ff_component|dffs [1]) ) )

	.dataa(!\Control|state.c4_load~q ),
	.datab(gnd),
	.datac(!\MDR_reg|lpm_ff_component|dffs [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALUOut_reg|lpm_ff_component|dffs [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegMux|lpm_mux_component|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegMux|lpm_mux_component|auto_generated|l1_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \RegMux|lpm_mux_component|auto_generated|l1_w1_n0_mux_dataout~0 .lut_mask = 64'h05050505AFAFAFAF;
defparam \RegMux|lpm_mux_component|auto_generated|l1_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y11_N41
dffeas \RF_block|r1[1] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\RegMux|lpm_mux_component|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF_block|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF_block|r1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RF_block|r1[1] .is_wysiwyg = "true";
defparam \RF_block|r1[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y10_N28
dffeas \ALUOut_reg|lpm_ff_component|dffs[0] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|tmp_out[0]~12_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control|WideOr5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALUOut_reg|lpm_ff_component|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ALUOut_reg|lpm_ff_component|dffs[0] .is_wysiwyg = "true";
defparam \ALUOut_reg|lpm_ff_component|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y10_N25
dffeas \MDR_reg|lpm_ff_component|dffs[0] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\DataMem|b2v_inst3|result[0]~3_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control|state.c3_load~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR_reg|lpm_ff_component|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MDR_reg|lpm_ff_component|dffs[0] .is_wysiwyg = "true";
defparam \MDR_reg|lpm_ff_component|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y10_N6
cyclonev_lcell_comb \RegMux|lpm_mux_component|auto_generated|l1_w0_n0_mux_dataout~0 (
// Equation(s):
// \RegMux|lpm_mux_component|auto_generated|l1_w0_n0_mux_dataout~0_combout  = ( \MDR_reg|lpm_ff_component|dffs [0] & ( (\ALUOut_reg|lpm_ff_component|dffs [0]) # (\Control|state.c4_load~q ) ) ) # ( !\MDR_reg|lpm_ff_component|dffs [0] & ( 
// (!\Control|state.c4_load~q  & \ALUOut_reg|lpm_ff_component|dffs [0]) ) )

	.dataa(!\Control|state.c4_load~q ),
	.datab(gnd),
	.datac(!\ALUOut_reg|lpm_ff_component|dffs [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MDR_reg|lpm_ff_component|dffs [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegMux|lpm_mux_component|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegMux|lpm_mux_component|auto_generated|l1_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \RegMux|lpm_mux_component|auto_generated|l1_w0_n0_mux_dataout~0 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \RegMux|lpm_mux_component|auto_generated|l1_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y11_N32
dffeas \RF_block|r1[0] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\RegMux|lpm_mux_component|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF_block|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF_block|r1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RF_block|r1[0] .is_wysiwyg = "true";
defparam \RF_block|r1[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y11_N27
cyclonev_lcell_comb \HEX_display|hex7|WideOr6~0 (
// Equation(s):
// \HEX_display|hex7|WideOr6~0_combout  = ( \RF_block|r1 [0] & ( (!\RF_block|r1 [3] & (!\RF_block|r1 [2] & !\RF_block|r1 [1])) # (\RF_block|r1 [3] & (!\RF_block|r1 [2] $ (!\RF_block|r1 [1]))) ) ) # ( !\RF_block|r1 [0] & ( (!\RF_block|r1 [3] & (\RF_block|r1 
// [2] & !\RF_block|r1 [1])) ) )

	.dataa(!\RF_block|r1 [3]),
	.datab(!\RF_block|r1 [2]),
	.datac(!\RF_block|r1 [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RF_block|r1 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_display|hex7|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_display|hex7|WideOr6~0 .extended_lut = "off";
defparam \HEX_display|hex7|WideOr6~0 .lut_mask = 64'h2020202094949494;
defparam \HEX_display|hex7|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X87_Y11_N24
cyclonev_lcell_comb \HEX_display|hex7|out_up[0] (
// Equation(s):
// \HEX_display|hex7|out_up [0] = ( \HEX_display|hex7|out_up [0] & ( (!\SW[2]~input_o ) # (\HEX_display|hex7|WideOr6~0_combout ) ) ) # ( !\HEX_display|hex7|out_up [0] & ( (\HEX_display|hex7|WideOr6~0_combout  & \SW[2]~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\HEX_display|hex7|WideOr6~0_combout ),
	.datad(!\SW[2]~input_o ),
	.datae(gnd),
	.dataf(!\HEX_display|hex7|out_up [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_display|hex7|out_up [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_display|hex7|out_up[0] .extended_lut = "off";
defparam \HEX_display|hex7|out_up[0] .lut_mask = 64'h000F000FFF0FFF0F;
defparam \HEX_display|hex7|out_up[0] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y11_N0
cyclonev_lcell_comb \HEX_display|hex7|WideOr5~0 (
// Equation(s):
// \HEX_display|hex7|WideOr5~0_combout  = ( \RF_block|r1 [0] & ( (!\RF_block|r1 [1] & (!\RF_block|r1 [3] & \RF_block|r1 [2])) # (\RF_block|r1 [1] & (\RF_block|r1 [3])) ) ) # ( !\RF_block|r1 [0] & ( (\RF_block|r1 [2] & ((\RF_block|r1 [3]) # (\RF_block|r1 
// [1]))) ) )

	.dataa(gnd),
	.datab(!\RF_block|r1 [1]),
	.datac(!\RF_block|r1 [3]),
	.datad(!\RF_block|r1 [2]),
	.datae(gnd),
	.dataf(!\RF_block|r1 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_display|hex7|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_display|hex7|WideOr5~0 .extended_lut = "off";
defparam \HEX_display|hex7|WideOr5~0 .lut_mask = 64'h003F003F03C303C3;
defparam \HEX_display|hex7|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y11_N3
cyclonev_lcell_comb \HEX_display|hex7|out_up[1] (
// Equation(s):
// \HEX_display|hex7|out_up [1] = (!\SW[2]~input_o  & ((\HEX_display|hex7|out_up [1]))) # (\SW[2]~input_o  & (\HEX_display|hex7|WideOr5~0_combout ))

	.dataa(!\HEX_display|hex7|WideOr5~0_combout ),
	.datab(gnd),
	.datac(!\SW[2]~input_o ),
	.datad(!\HEX_display|hex7|out_up [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_display|hex7|out_up [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_display|hex7|out_up[1] .extended_lut = "off";
defparam \HEX_display|hex7|out_up[1] .lut_mask = 64'h05F505F505F505F5;
defparam \HEX_display|hex7|out_up[1] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y11_N9
cyclonev_lcell_comb \HEX_display|hex7|WideOr4~0 (
// Equation(s):
// \HEX_display|hex7|WideOr4~0_combout  = ( \RF_block|r1 [0] & ( (\RF_block|r1 [3] & (\RF_block|r1 [1] & \RF_block|r1 [2])) ) ) # ( !\RF_block|r1 [0] & ( (!\RF_block|r1 [3] & (\RF_block|r1 [1] & !\RF_block|r1 [2])) # (\RF_block|r1 [3] & ((\RF_block|r1 [2]))) 
// ) )

	.dataa(!\RF_block|r1 [3]),
	.datab(gnd),
	.datac(!\RF_block|r1 [1]),
	.datad(!\RF_block|r1 [2]),
	.datae(gnd),
	.dataf(!\RF_block|r1 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_display|hex7|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_display|hex7|WideOr4~0 .extended_lut = "off";
defparam \HEX_display|hex7|WideOr4~0 .lut_mask = 64'h0A550A5500050005;
defparam \HEX_display|hex7|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y11_N6
cyclonev_lcell_comb \HEX_display|hex7|out_up[2] (
// Equation(s):
// \HEX_display|hex7|out_up [2] = ( \HEX_display|hex7|out_up [2] & ( (!\SW[2]~input_o ) # (\HEX_display|hex7|WideOr4~0_combout ) ) ) # ( !\HEX_display|hex7|out_up [2] & ( (\HEX_display|hex7|WideOr4~0_combout  & \SW[2]~input_o ) ) )

	.dataa(gnd),
	.datab(!\HEX_display|hex7|WideOr4~0_combout ),
	.datac(!\SW[2]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\HEX_display|hex7|out_up [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_display|hex7|out_up [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_display|hex7|out_up[2] .extended_lut = "off";
defparam \HEX_display|hex7|out_up[2] .lut_mask = 64'h03030303F3F3F3F3;
defparam \HEX_display|hex7|out_up[2] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y11_N30
cyclonev_lcell_comb \HEX_display|hex7|WideOr3~0 (
// Equation(s):
// \HEX_display|hex7|WideOr3~0_combout  = ( \RF_block|r1 [1] & ( (!\RF_block|r1 [2] & (\RF_block|r1 [3] & !\RF_block|r1 [0])) # (\RF_block|r1 [2] & ((\RF_block|r1 [0]))) ) ) # ( !\RF_block|r1 [1] & ( (!\RF_block|r1 [3] & (!\RF_block|r1 [2] $ (!\RF_block|r1 
// [0]))) ) )

	.dataa(gnd),
	.datab(!\RF_block|r1 [2]),
	.datac(!\RF_block|r1 [3]),
	.datad(!\RF_block|r1 [0]),
	.datae(gnd),
	.dataf(!\RF_block|r1 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_display|hex7|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_display|hex7|WideOr3~0 .extended_lut = "off";
defparam \HEX_display|hex7|WideOr3~0 .lut_mask = 64'h30C030C00C330C33;
defparam \HEX_display|hex7|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y11_N39
cyclonev_lcell_comb \HEX_display|hex7|out_up[3] (
// Equation(s):
// \HEX_display|hex7|out_up [3] = ( \HEX_display|hex7|out_up [3] & ( (!\SW[2]~input_o ) # (\HEX_display|hex7|WideOr3~0_combout ) ) ) # ( !\HEX_display|hex7|out_up [3] & ( (\HEX_display|hex7|WideOr3~0_combout  & \SW[2]~input_o ) ) )

	.dataa(!\HEX_display|hex7|WideOr3~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW[2]~input_o ),
	.datae(gnd),
	.dataf(!\HEX_display|hex7|out_up [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_display|hex7|out_up [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_display|hex7|out_up[3] .extended_lut = "off";
defparam \HEX_display|hex7|out_up[3] .lut_mask = 64'h00550055FF55FF55;
defparam \HEX_display|hex7|out_up[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y11_N39
cyclonev_lcell_comb \HEX_display|hex7|WideOr2~0 (
// Equation(s):
// \HEX_display|hex7|WideOr2~0_combout  = ( \RF_block|r1 [0] & ( (!\RF_block|r1 [3]) # ((!\RF_block|r1 [2] & !\RF_block|r1 [1])) ) ) # ( !\RF_block|r1 [0] & ( (!\RF_block|r1 [3] & (\RF_block|r1 [2] & !\RF_block|r1 [1])) ) )

	.dataa(!\RF_block|r1 [3]),
	.datab(gnd),
	.datac(!\RF_block|r1 [2]),
	.datad(!\RF_block|r1 [1]),
	.datae(gnd),
	.dataf(!\RF_block|r1 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_display|hex7|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_display|hex7|WideOr2~0 .extended_lut = "off";
defparam \HEX_display|hex7|WideOr2~0 .lut_mask = 64'h0A000A00FAAAFAAA;
defparam \HEX_display|hex7|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y11_N15
cyclonev_lcell_comb \HEX_display|hex7|out_up[4] (
// Equation(s):
// \HEX_display|hex7|out_up [4] = ( \HEX_display|hex7|out_up [4] & ( (!\SW[2]~input_o ) # (\HEX_display|hex7|WideOr2~0_combout ) ) ) # ( !\HEX_display|hex7|out_up [4] & ( (\SW[2]~input_o  & \HEX_display|hex7|WideOr2~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[2]~input_o ),
	.datad(!\HEX_display|hex7|WideOr2~0_combout ),
	.datae(gnd),
	.dataf(!\HEX_display|hex7|out_up [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_display|hex7|out_up [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_display|hex7|out_up[4] .extended_lut = "off";
defparam \HEX_display|hex7|out_up[4] .lut_mask = 64'h000F000FF0FFF0FF;
defparam \HEX_display|hex7|out_up[4] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y11_N12
cyclonev_lcell_comb \HEX_display|hex7|WideOr1~0 (
// Equation(s):
// \HEX_display|hex7|WideOr1~0_combout  = ( \RF_block|r1 [0] & ( !\RF_block|r1 [3] $ (((!\RF_block|r1 [1] & \RF_block|r1 [2]))) ) ) # ( !\RF_block|r1 [0] & ( (\RF_block|r1 [1] & (!\RF_block|r1 [3] & !\RF_block|r1 [2])) ) )

	.dataa(gnd),
	.datab(!\RF_block|r1 [1]),
	.datac(!\RF_block|r1 [3]),
	.datad(!\RF_block|r1 [2]),
	.datae(gnd),
	.dataf(!\RF_block|r1 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_display|hex7|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_display|hex7|WideOr1~0 .extended_lut = "off";
defparam \HEX_display|hex7|WideOr1~0 .lut_mask = 64'h30003000F03CF03C;
defparam \HEX_display|hex7|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y11_N48
cyclonev_lcell_comb \HEX_display|hex7|out_up[5] (
// Equation(s):
// \HEX_display|hex7|out_up [5] = ( \HEX_display|hex7|out_up [5] & ( (!\SW[2]~input_o ) # (\HEX_display|hex7|WideOr1~0_combout ) ) ) # ( !\HEX_display|hex7|out_up [5] & ( (\HEX_display|hex7|WideOr1~0_combout  & \SW[2]~input_o ) ) )

	.dataa(gnd),
	.datab(!\HEX_display|hex7|WideOr1~0_combout ),
	.datac(!\SW[2]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\HEX_display|hex7|out_up [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_display|hex7|out_up [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_display|hex7|out_up[5] .extended_lut = "off";
defparam \HEX_display|hex7|out_up[5] .lut_mask = 64'h03030303F3F3F3F3;
defparam \HEX_display|hex7|out_up[5] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y11_N51
cyclonev_lcell_comb \HEX_display|hex7|WideOr0~0 (
// Equation(s):
// \HEX_display|hex7|WideOr0~0_combout  = ( \RF_block|r1 [0] & ( (!\RF_block|r1 [2] $ (!\RF_block|r1 [1])) # (\RF_block|r1 [3]) ) ) # ( !\RF_block|r1 [0] & ( (!\RF_block|r1 [2] $ (!\RF_block|r1 [3])) # (\RF_block|r1 [1]) ) )

	.dataa(!\RF_block|r1 [2]),
	.datab(gnd),
	.datac(!\RF_block|r1 [1]),
	.datad(!\RF_block|r1 [3]),
	.datae(gnd),
	.dataf(!\RF_block|r1 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_display|hex7|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_display|hex7|WideOr0~0 .extended_lut = "off";
defparam \HEX_display|hex7|WideOr0~0 .lut_mask = 64'h5FAF5FAF5AFF5AFF;
defparam \HEX_display|hex7|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y11_N33
cyclonev_lcell_comb \HEX_display|hex7|out_up[6] (
// Equation(s):
// \HEX_display|hex7|out_up [6] = ( \HEX_display|hex7|out_up [6] & ( (!\HEX_display|hex7|WideOr0~0_combout ) # (!\SW[2]~input_o ) ) ) # ( !\HEX_display|hex7|out_up [6] & ( (!\HEX_display|hex7|WideOr0~0_combout  & \SW[2]~input_o ) ) )

	.dataa(!\HEX_display|hex7|WideOr0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW[2]~input_o ),
	.datae(gnd),
	.dataf(!\HEX_display|hex7|out_up [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_display|hex7|out_up [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_display|hex7|out_up[6] .extended_lut = "off";
defparam \HEX_display|hex7|out_up[6] .lut_mask = 64'h00AA00AAFFAAFFAA;
defparam \HEX_display|hex7|out_up[6] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y10_N19
dffeas \MDR_reg|lpm_ff_component|dffs[4] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\DataMem|b2v_inst3|result[4]~5_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control|state.c3_load~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR_reg|lpm_ff_component|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MDR_reg|lpm_ff_component|dffs[4] .is_wysiwyg = "true";
defparam \MDR_reg|lpm_ff_component|dffs[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y10_N44
dffeas \ALUOut_reg|lpm_ff_component|dffs[4] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\ALU|tmp_out[4]~11_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control|WideOr5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALUOut_reg|lpm_ff_component|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ALUOut_reg|lpm_ff_component|dffs[4] .is_wysiwyg = "true";
defparam \ALUOut_reg|lpm_ff_component|dffs[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y10_N51
cyclonev_lcell_comb \RegMux|lpm_mux_component|auto_generated|l1_w4_n0_mux_dataout~0 (
// Equation(s):
// \RegMux|lpm_mux_component|auto_generated|l1_w4_n0_mux_dataout~0_combout  = (!\Control|state.c4_load~q  & ((\ALUOut_reg|lpm_ff_component|dffs [4]))) # (\Control|state.c4_load~q  & (\MDR_reg|lpm_ff_component|dffs [4]))

	.dataa(!\Control|state.c4_load~q ),
	.datab(gnd),
	.datac(!\MDR_reg|lpm_ff_component|dffs [4]),
	.datad(!\ALUOut_reg|lpm_ff_component|dffs [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegMux|lpm_mux_component|auto_generated|l1_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegMux|lpm_mux_component|auto_generated|l1_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \RegMux|lpm_mux_component|auto_generated|l1_w4_n0_mux_dataout~0 .lut_mask = 64'h05AF05AF05AF05AF;
defparam \RegMux|lpm_mux_component|auto_generated|l1_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y11_N44
dffeas \RF_block|r1[4] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\RegMux|lpm_mux_component|auto_generated|l1_w4_n0_mux_dataout~0_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF_block|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF_block|r1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RF_block|r1[4] .is_wysiwyg = "true";
defparam \RF_block|r1[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y10_N52
dffeas \ALUOut_reg|lpm_ff_component|dffs[5] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|tmp_out[5]~13_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control|WideOr5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALUOut_reg|lpm_ff_component|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ALUOut_reg|lpm_ff_component|dffs[5] .is_wysiwyg = "true";
defparam \ALUOut_reg|lpm_ff_component|dffs[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y10_N28
dffeas \MDR_reg|lpm_ff_component|dffs[5] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\DataMem|b2v_inst3|result[5]~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control|state.c3_load~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR_reg|lpm_ff_component|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \MDR_reg|lpm_ff_component|dffs[5] .is_wysiwyg = "true";
defparam \MDR_reg|lpm_ff_component|dffs[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y10_N54
cyclonev_lcell_comb \RegMux|lpm_mux_component|auto_generated|l1_w5_n0_mux_dataout~0 (
// Equation(s):
// \RegMux|lpm_mux_component|auto_generated|l1_w5_n0_mux_dataout~0_combout  = ( \MDR_reg|lpm_ff_component|dffs [5] & ( (\ALUOut_reg|lpm_ff_component|dffs [5]) # (\Control|state.c4_load~q ) ) ) # ( !\MDR_reg|lpm_ff_component|dffs [5] & ( 
// (!\Control|state.c4_load~q  & \ALUOut_reg|lpm_ff_component|dffs [5]) ) )

	.dataa(!\Control|state.c4_load~q ),
	.datab(gnd),
	.datac(!\ALUOut_reg|lpm_ff_component|dffs [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MDR_reg|lpm_ff_component|dffs [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegMux|lpm_mux_component|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegMux|lpm_mux_component|auto_generated|l1_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \RegMux|lpm_mux_component|auto_generated|l1_w5_n0_mux_dataout~0 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \RegMux|lpm_mux_component|auto_generated|l1_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y11_N23
dffeas \RF_block|r1[5] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\RegMux|lpm_mux_component|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF_block|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF_block|r1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \RF_block|r1[5] .is_wysiwyg = "true";
defparam \RF_block|r1[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y10_N58
dffeas \ALUOut_reg|lpm_ff_component|dffs[7] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|N~0_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control|WideOr5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALUOut_reg|lpm_ff_component|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ALUOut_reg|lpm_ff_component|dffs[7] .is_wysiwyg = "true";
defparam \ALUOut_reg|lpm_ff_component|dffs[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y10_N2
dffeas \MDR_reg|lpm_ff_component|dffs[7] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\DataMem|b2v_inst3|result[7]~7_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control|state.c3_load~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR_reg|lpm_ff_component|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \MDR_reg|lpm_ff_component|dffs[7] .is_wysiwyg = "true";
defparam \MDR_reg|lpm_ff_component|dffs[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y10_N48
cyclonev_lcell_comb \RegMux|lpm_mux_component|auto_generated|l1_w7_n0_mux_dataout~0 (
// Equation(s):
// \RegMux|lpm_mux_component|auto_generated|l1_w7_n0_mux_dataout~0_combout  = (!\Control|state.c4_load~q  & (\ALUOut_reg|lpm_ff_component|dffs [7])) # (\Control|state.c4_load~q  & ((\MDR_reg|lpm_ff_component|dffs [7])))

	.dataa(!\Control|state.c4_load~q ),
	.datab(gnd),
	.datac(!\ALUOut_reg|lpm_ff_component|dffs [7]),
	.datad(!\MDR_reg|lpm_ff_component|dffs [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegMux|lpm_mux_component|auto_generated|l1_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegMux|lpm_mux_component|auto_generated|l1_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \RegMux|lpm_mux_component|auto_generated|l1_w7_n0_mux_dataout~0 .lut_mask = 64'h0A5F0A5F0A5F0A5F;
defparam \RegMux|lpm_mux_component|auto_generated|l1_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y11_N20
dffeas \RF_block|r1[7] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\RegMux|lpm_mux_component|auto_generated|l1_w7_n0_mux_dataout~0_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF_block|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF_block|r1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \RF_block|r1[7] .is_wysiwyg = "true";
defparam \RF_block|r1[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y10_N55
dffeas \MDR_reg|lpm_ff_component|dffs[6] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\DataMem|b2v_inst3|result[6]~6_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control|state.c3_load~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR_reg|lpm_ff_component|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \MDR_reg|lpm_ff_component|dffs[6] .is_wysiwyg = "true";
defparam \MDR_reg|lpm_ff_component|dffs[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y10_N40
dffeas \ALUOut_reg|lpm_ff_component|dffs[6] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ALU|tmp_out[6]~14_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control|WideOr5~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALUOut_reg|lpm_ff_component|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ALUOut_reg|lpm_ff_component|dffs[6] .is_wysiwyg = "true";
defparam \ALUOut_reg|lpm_ff_component|dffs[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y10_N57
cyclonev_lcell_comb \RegMux|lpm_mux_component|auto_generated|l1_w6_n0_mux_dataout~0 (
// Equation(s):
// \RegMux|lpm_mux_component|auto_generated|l1_w6_n0_mux_dataout~0_combout  = ( \ALUOut_reg|lpm_ff_component|dffs [6] & ( (!\Control|state.c4_load~q ) # (\MDR_reg|lpm_ff_component|dffs [6]) ) ) # ( !\ALUOut_reg|lpm_ff_component|dffs [6] & ( 
// (\Control|state.c4_load~q  & \MDR_reg|lpm_ff_component|dffs [6]) ) )

	.dataa(!\Control|state.c4_load~q ),
	.datab(gnd),
	.datac(!\MDR_reg|lpm_ff_component|dffs [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ALUOut_reg|lpm_ff_component|dffs [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RegMux|lpm_mux_component|auto_generated|l1_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RegMux|lpm_mux_component|auto_generated|l1_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \RegMux|lpm_mux_component|auto_generated|l1_w6_n0_mux_dataout~0 .lut_mask = 64'h05050505AFAFAFAF;
defparam \RegMux|lpm_mux_component|auto_generated|l1_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y11_N47
dffeas \RF_block|r1[6] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\RegMux|lpm_mux_component|auto_generated|l1_w6_n0_mux_dataout~0_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF_block|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF_block|r1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \RF_block|r1[6] .is_wysiwyg = "true";
defparam \RF_block|r1[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y11_N54
cyclonev_lcell_comb \HEX_display|hex6|WideOr6~0 (
// Equation(s):
// \HEX_display|hex6|WideOr6~0_combout  = ( \RF_block|r1 [6] & ( (!\RF_block|r1 [5] & (!\RF_block|r1 [4] $ (\RF_block|r1 [7]))) ) ) # ( !\RF_block|r1 [6] & ( (\RF_block|r1 [4] & (!\RF_block|r1 [5] $ (\RF_block|r1 [7]))) ) )

	.dataa(!\RF_block|r1 [4]),
	.datab(!\RF_block|r1 [5]),
	.datac(gnd),
	.datad(!\RF_block|r1 [7]),
	.datae(gnd),
	.dataf(!\RF_block|r1 [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_display|hex6|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_display|hex6|WideOr6~0 .extended_lut = "off";
defparam \HEX_display|hex6|WideOr6~0 .lut_mask = 64'h4411441188448844;
defparam \HEX_display|hex6|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y11_N48
cyclonev_lcell_comb \HEX_display|hex6|out_up[0] (
// Equation(s):
// \HEX_display|hex6|out_up [0] = ( \HEX_display|hex6|out_up [0] & ( (!\SW[2]~input_o ) # (\HEX_display|hex6|WideOr6~0_combout ) ) ) # ( !\HEX_display|hex6|out_up [0] & ( (\HEX_display|hex6|WideOr6~0_combout  & \SW[2]~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\HEX_display|hex6|WideOr6~0_combout ),
	.datad(!\SW[2]~input_o ),
	.datae(gnd),
	.dataf(!\HEX_display|hex6|out_up [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_display|hex6|out_up [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_display|hex6|out_up[0] .extended_lut = "off";
defparam \HEX_display|hex6|out_up[0] .lut_mask = 64'h000F000FFF0FFF0F;
defparam \HEX_display|hex6|out_up[0] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y11_N57
cyclonev_lcell_comb \HEX_display|hex6|WideOr5~0 (
// Equation(s):
// \HEX_display|hex6|WideOr5~0_combout  = (!\RF_block|r1 [5] & (\RF_block|r1 [6] & (!\RF_block|r1 [4] $ (!\RF_block|r1 [7])))) # (\RF_block|r1 [5] & ((!\RF_block|r1 [4] & (\RF_block|r1 [6])) # (\RF_block|r1 [4] & ((\RF_block|r1 [7])))))

	.dataa(!\RF_block|r1 [4]),
	.datab(!\RF_block|r1 [5]),
	.datac(!\RF_block|r1 [6]),
	.datad(!\RF_block|r1 [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_display|hex6|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_display|hex6|WideOr5~0 .extended_lut = "off";
defparam \HEX_display|hex6|WideOr5~0 .lut_mask = 64'h061B061B061B061B;
defparam \HEX_display|hex6|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y11_N15
cyclonev_lcell_comb \HEX_display|hex6|out_up[1] (
// Equation(s):
// \HEX_display|hex6|out_up [1] = ( \HEX_display|hex6|out_up [1] & ( (!\SW[2]~input_o ) # (\HEX_display|hex6|WideOr5~0_combout ) ) ) # ( !\HEX_display|hex6|out_up [1] & ( (\SW[2]~input_o  & \HEX_display|hex6|WideOr5~0_combout ) ) )

	.dataa(!\SW[2]~input_o ),
	.datab(gnd),
	.datac(!\HEX_display|hex6|WideOr5~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\HEX_display|hex6|out_up [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_display|hex6|out_up [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_display|hex6|out_up[1] .extended_lut = "off";
defparam \HEX_display|hex6|out_up[1] .lut_mask = 64'h05050505AFAFAFAF;
defparam \HEX_display|hex6|out_up[1] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y11_N21
cyclonev_lcell_comb \HEX_display|hex6|WideOr4~0 (
// Equation(s):
// \HEX_display|hex6|WideOr4~0_combout  = (!\RF_block|r1 [6] & (!\RF_block|r1 [4] & (!\RF_block|r1 [7] & \RF_block|r1 [5]))) # (\RF_block|r1 [6] & (\RF_block|r1 [7] & ((!\RF_block|r1 [4]) # (\RF_block|r1 [5]))))

	.dataa(!\RF_block|r1 [4]),
	.datab(!\RF_block|r1 [6]),
	.datac(!\RF_block|r1 [7]),
	.datad(!\RF_block|r1 [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_display|hex6|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_display|hex6|WideOr4~0 .extended_lut = "off";
defparam \HEX_display|hex6|WideOr4~0 .lut_mask = 64'h0283028302830283;
defparam \HEX_display|hex6|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y11_N33
cyclonev_lcell_comb \HEX_display|hex6|out_up[2] (
// Equation(s):
// \HEX_display|hex6|out_up [2] = ( \HEX_display|hex6|out_up [2] & ( (!\SW[2]~input_o ) # (\HEX_display|hex6|WideOr4~0_combout ) ) ) # ( !\HEX_display|hex6|out_up [2] & ( (\HEX_display|hex6|WideOr4~0_combout  & \SW[2]~input_o ) ) )

	.dataa(!\HEX_display|hex6|WideOr4~0_combout ),
	.datab(gnd),
	.datac(!\SW[2]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\HEX_display|hex6|out_up [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_display|hex6|out_up [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_display|hex6|out_up[2] .extended_lut = "off";
defparam \HEX_display|hex6|out_up[2] .lut_mask = 64'h05050505F5F5F5F5;
defparam \HEX_display|hex6|out_up[2] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y11_N42
cyclonev_lcell_comb \HEX_display|hex6|WideOr3~0 (
// Equation(s):
// \HEX_display|hex6|WideOr3~0_combout  = ( \RF_block|r1 [5] & ( (!\RF_block|r1 [6] & (\RF_block|r1 [7] & !\RF_block|r1 [4])) # (\RF_block|r1 [6] & ((\RF_block|r1 [4]))) ) ) # ( !\RF_block|r1 [5] & ( (!\RF_block|r1 [7] & (!\RF_block|r1 [6] $ (!\RF_block|r1 
// [4]))) ) )

	.dataa(gnd),
	.datab(!\RF_block|r1 [7]),
	.datac(!\RF_block|r1 [6]),
	.datad(!\RF_block|r1 [4]),
	.datae(gnd),
	.dataf(!\RF_block|r1 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_display|hex6|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_display|hex6|WideOr3~0 .extended_lut = "off";
defparam \HEX_display|hex6|WideOr3~0 .lut_mask = 64'h0CC00CC0300F300F;
defparam \HEX_display|hex6|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y11_N36
cyclonev_lcell_comb \HEX_display|hex6|out_up[3] (
// Equation(s):
// \HEX_display|hex6|out_up [3] = (!\SW[2]~input_o  & ((\HEX_display|hex6|out_up [3]))) # (\SW[2]~input_o  & (\HEX_display|hex6|WideOr3~0_combout ))

	.dataa(gnd),
	.datab(!\HEX_display|hex6|WideOr3~0_combout ),
	.datac(!\SW[2]~input_o ),
	.datad(!\HEX_display|hex6|out_up [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_display|hex6|out_up [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_display|hex6|out_up[3] .extended_lut = "off";
defparam \HEX_display|hex6|out_up[3] .lut_mask = 64'h03F303F303F303F3;
defparam \HEX_display|hex6|out_up[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y11_N30
cyclonev_lcell_comb \HEX_display|hex6|WideOr2~0 (
// Equation(s):
// \HEX_display|hex6|WideOr2~0_combout  = ( \RF_block|r1 [7] & ( (!\RF_block|r1 [6] & (\RF_block|r1 [4] & !\RF_block|r1 [5])) ) ) # ( !\RF_block|r1 [7] & ( ((\RF_block|r1 [6] & !\RF_block|r1 [5])) # (\RF_block|r1 [4]) ) )

	.dataa(gnd),
	.datab(!\RF_block|r1 [6]),
	.datac(!\RF_block|r1 [4]),
	.datad(!\RF_block|r1 [5]),
	.datae(gnd),
	.dataf(!\RF_block|r1 [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_display|hex6|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_display|hex6|WideOr2~0 .extended_lut = "off";
defparam \HEX_display|hex6|WideOr2~0 .lut_mask = 64'h3F0F3F0F0C000C00;
defparam \HEX_display|hex6|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y11_N21
cyclonev_lcell_comb \HEX_display|hex6|out_up[4] (
// Equation(s):
// \HEX_display|hex6|out_up [4] = ( \HEX_display|hex6|out_up [4] & ( (!\SW[2]~input_o ) # (\HEX_display|hex6|WideOr2~0_combout ) ) ) # ( !\HEX_display|hex6|out_up [4] & ( (\SW[2]~input_o  & \HEX_display|hex6|WideOr2~0_combout ) ) )

	.dataa(!\SW[2]~input_o ),
	.datab(gnd),
	.datac(!\HEX_display|hex6|WideOr2~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\HEX_display|hex6|out_up [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_display|hex6|out_up [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_display|hex6|out_up[4] .extended_lut = "off";
defparam \HEX_display|hex6|out_up[4] .lut_mask = 64'h05050505AFAFAFAF;
defparam \HEX_display|hex6|out_up[4] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y11_N45
cyclonev_lcell_comb \HEX_display|hex6|WideOr1~0 (
// Equation(s):
// \HEX_display|hex6|WideOr1~0_combout  = ( \RF_block|r1 [4] & ( !\RF_block|r1 [7] $ (((!\RF_block|r1 [5] & \RF_block|r1 [6]))) ) ) # ( !\RF_block|r1 [4] & ( (!\RF_block|r1 [7] & (\RF_block|r1 [5] & !\RF_block|r1 [6])) ) )

	.dataa(gnd),
	.datab(!\RF_block|r1 [7]),
	.datac(!\RF_block|r1 [5]),
	.datad(!\RF_block|r1 [6]),
	.datae(gnd),
	.dataf(!\RF_block|r1 [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_display|hex6|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_display|hex6|WideOr1~0 .extended_lut = "off";
defparam \HEX_display|hex6|WideOr1~0 .lut_mask = 64'h0C000C00CC3CCC3C;
defparam \HEX_display|hex6|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y11_N42
cyclonev_lcell_comb \HEX_display|hex6|out_up[5] (
// Equation(s):
// \HEX_display|hex6|out_up [5] = ( \HEX_display|hex6|out_up [5] & ( (!\SW[2]~input_o ) # (\HEX_display|hex6|WideOr1~0_combout ) ) ) # ( !\HEX_display|hex6|out_up [5] & ( (\HEX_display|hex6|WideOr1~0_combout  & \SW[2]~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\HEX_display|hex6|WideOr1~0_combout ),
	.datad(!\SW[2]~input_o ),
	.datae(gnd),
	.dataf(!\HEX_display|hex6|out_up [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_display|hex6|out_up [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_display|hex6|out_up[5] .extended_lut = "off";
defparam \HEX_display|hex6|out_up[5] .lut_mask = 64'h000F000FFF0FFF0F;
defparam \HEX_display|hex6|out_up[5] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y11_N18
cyclonev_lcell_comb \HEX_display|hex6|WideOr0~0 (
// Equation(s):
// \HEX_display|hex6|WideOr0~0_combout  = ( \RF_block|r1 [5] & ( (!\RF_block|r1 [4]) # ((!\RF_block|r1 [6]) # (\RF_block|r1 [7])) ) ) # ( !\RF_block|r1 [5] & ( (!\RF_block|r1 [6] & ((\RF_block|r1 [7]))) # (\RF_block|r1 [6] & ((!\RF_block|r1 [7]) # 
// (\RF_block|r1 [4]))) ) )

	.dataa(!\RF_block|r1 [4]),
	.datab(!\RF_block|r1 [6]),
	.datac(gnd),
	.datad(!\RF_block|r1 [7]),
	.datae(gnd),
	.dataf(!\RF_block|r1 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_display|hex6|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_display|hex6|WideOr0~0 .extended_lut = "off";
defparam \HEX_display|hex6|WideOr0~0 .lut_mask = 64'h33DD33DDEEFFEEFF;
defparam \HEX_display|hex6|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y11_N18
cyclonev_lcell_comb \HEX_display|hex6|out_up[6] (
// Equation(s):
// \HEX_display|hex6|out_up [6] = ( \HEX_display|hex6|out_up [6] & ( (!\SW[2]~input_o ) # (!\HEX_display|hex6|WideOr0~0_combout ) ) ) # ( !\HEX_display|hex6|out_up [6] & ( (\SW[2]~input_o  & !\HEX_display|hex6|WideOr0~0_combout ) ) )

	.dataa(!\SW[2]~input_o ),
	.datab(!\HEX_display|hex6|WideOr0~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\HEX_display|hex6|out_up [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_display|hex6|out_up [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_display|hex6|out_up[6] .extended_lut = "off";
defparam \HEX_display|hex6|out_up[6] .lut_mask = 64'h44444444EEEEEEEE;
defparam \HEX_display|hex6|out_up[6] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y10_N30
cyclonev_lcell_comb \RF_block|Decoder0~1 (
// Equation(s):
// \RF_block|Decoder0~1_combout  = ( !\IR_reg|lpm_ff_component|dffs [7] & ( (!\IR_reg|lpm_ff_component|dffs [6] & (((\Control|state.c5_ori~q ) # (\Control|state.c4_asnsh~q )) # (\Control|state.c4_load~q ))) ) )

	.dataa(!\Control|state.c4_load~q ),
	.datab(!\Control|state.c4_asnsh~q ),
	.datac(!\IR_reg|lpm_ff_component|dffs [6]),
	.datad(!\Control|state.c5_ori~q ),
	.datae(gnd),
	.dataf(!\IR_reg|lpm_ff_component|dffs [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RF_block|Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RF_block|Decoder0~1 .extended_lut = "off";
defparam \RF_block|Decoder0~1 .lut_mask = 64'h70F070F000000000;
defparam \RF_block|Decoder0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y10_N44
dffeas \RF_block|r0[2] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\RegMux|lpm_mux_component|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF_block|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF_block|r0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RF_block|r0[2] .is_wysiwyg = "true";
defparam \RF_block|r0[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y10_N47
dffeas \RF_block|r0[3] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\RegMux|lpm_mux_component|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF_block|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF_block|r0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RF_block|r0[3] .is_wysiwyg = "true";
defparam \RF_block|r0[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y10_N11
dffeas \RF_block|r0[1] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\RegMux|lpm_mux_component|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF_block|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF_block|r0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RF_block|r0[1] .is_wysiwyg = "true";
defparam \RF_block|r0[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y10_N8
dffeas \RF_block|r0[0] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\RegMux|lpm_mux_component|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF_block|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF_block|r0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RF_block|r0[0] .is_wysiwyg = "true";
defparam \RF_block|r0[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y11_N6
cyclonev_lcell_comb \HEX_display|hex5|WideOr6~0 (
// Equation(s):
// \HEX_display|hex5|WideOr6~0_combout  = ( \RF_block|r0 [0] & ( (!\RF_block|r0 [2] & (!\RF_block|r0 [3] $ (\RF_block|r0 [1]))) # (\RF_block|r0 [2] & (\RF_block|r0 [3] & !\RF_block|r0 [1])) ) ) # ( !\RF_block|r0 [0] & ( (\RF_block|r0 [2] & (!\RF_block|r0 [3] 
// & !\RF_block|r0 [1])) ) )

	.dataa(gnd),
	.datab(!\RF_block|r0 [2]),
	.datac(!\RF_block|r0 [3]),
	.datad(!\RF_block|r0 [1]),
	.datae(gnd),
	.dataf(!\RF_block|r0 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_display|hex5|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_display|hex5|WideOr6~0 .extended_lut = "off";
defparam \HEX_display|hex5|WideOr6~0 .lut_mask = 64'h30003000C30CC30C;
defparam \HEX_display|hex5|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y11_N9
cyclonev_lcell_comb \HEX_display|hex5|out_up[0] (
// Equation(s):
// \HEX_display|hex5|out_up [0] = ( \HEX_display|hex5|out_up [0] & ( (!\SW[2]~input_o ) # (\HEX_display|hex5|WideOr6~0_combout ) ) ) # ( !\HEX_display|hex5|out_up [0] & ( (\SW[2]~input_o  & \HEX_display|hex5|WideOr6~0_combout ) ) )

	.dataa(!\SW[2]~input_o ),
	.datab(gnd),
	.datac(!\HEX_display|hex5|WideOr6~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\HEX_display|hex5|out_up [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_display|hex5|out_up [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_display|hex5|out_up[0] .extended_lut = "off";
defparam \HEX_display|hex5|out_up[0] .lut_mask = 64'h05050505AFAFAFAF;
defparam \HEX_display|hex5|out_up[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y11_N12
cyclonev_lcell_comb \HEX_display|hex5|WideOr5~0 (
// Equation(s):
// \HEX_display|hex5|WideOr5~0_combout  = ( \RF_block|r0 [0] & ( (!\RF_block|r0 [3] & (\RF_block|r0 [2] & !\RF_block|r0 [1])) # (\RF_block|r0 [3] & ((\RF_block|r0 [1]))) ) ) # ( !\RF_block|r0 [0] & ( (\RF_block|r0 [2] & ((\RF_block|r0 [1]) # (\RF_block|r0 
// [3]))) ) )

	.dataa(gnd),
	.datab(!\RF_block|r0 [2]),
	.datac(!\RF_block|r0 [3]),
	.datad(!\RF_block|r0 [1]),
	.datae(gnd),
	.dataf(!\RF_block|r0 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_display|hex5|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_display|hex5|WideOr5~0 .extended_lut = "off";
defparam \HEX_display|hex5|WideOr5~0 .lut_mask = 64'h03330333300F300F;
defparam \HEX_display|hex5|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y11_N0
cyclonev_lcell_comb \HEX_display|hex5|out_up[1] (
// Equation(s):
// \HEX_display|hex5|out_up [1] = ( \HEX_display|hex5|out_up [1] & ( (!\SW[2]~input_o ) # (\HEX_display|hex5|WideOr5~0_combout ) ) ) # ( !\HEX_display|hex5|out_up [1] & ( (\SW[2]~input_o  & \HEX_display|hex5|WideOr5~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[2]~input_o ),
	.datad(!\HEX_display|hex5|WideOr5~0_combout ),
	.datae(gnd),
	.dataf(!\HEX_display|hex5|out_up [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_display|hex5|out_up [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_display|hex5|out_up[1] .extended_lut = "off";
defparam \HEX_display|hex5|out_up[1] .lut_mask = 64'h000F000FF0FFF0FF;
defparam \HEX_display|hex5|out_up[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y11_N51
cyclonev_lcell_comb \HEX_display|hex5|WideOr4~0 (
// Equation(s):
// \HEX_display|hex5|WideOr4~0_combout  = ( \RF_block|r0 [0] & ( (\RF_block|r0 [3] & (\RF_block|r0 [1] & \RF_block|r0 [2])) ) ) # ( !\RF_block|r0 [0] & ( (!\RF_block|r0 [3] & (\RF_block|r0 [1] & !\RF_block|r0 [2])) # (\RF_block|r0 [3] & ((\RF_block|r0 [2]))) 
// ) )

	.dataa(!\RF_block|r0 [3]),
	.datab(!\RF_block|r0 [1]),
	.datac(!\RF_block|r0 [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RF_block|r0 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_display|hex5|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_display|hex5|WideOr4~0 .extended_lut = "off";
defparam \HEX_display|hex5|WideOr4~0 .lut_mask = 64'h2525252501010101;
defparam \HEX_display|hex5|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y11_N54
cyclonev_lcell_comb \HEX_display|hex5|out_up[2] (
// Equation(s):
// \HEX_display|hex5|out_up [2] = (!\SW[2]~input_o  & (\HEX_display|hex5|out_up [2])) # (\SW[2]~input_o  & ((\HEX_display|hex5|WideOr4~0_combout )))

	.dataa(!\SW[2]~input_o ),
	.datab(gnd),
	.datac(!\HEX_display|hex5|out_up [2]),
	.datad(!\HEX_display|hex5|WideOr4~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_display|hex5|out_up [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_display|hex5|out_up[2] .extended_lut = "off";
defparam \HEX_display|hex5|out_up[2] .lut_mask = 64'h0A5F0A5F0A5F0A5F;
defparam \HEX_display|hex5|out_up[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y11_N24
cyclonev_lcell_comb \HEX_display|hex5|WideOr3~0 (
// Equation(s):
// \HEX_display|hex5|WideOr3~0_combout  = ( \RF_block|r0 [0] & ( (!\RF_block|r0 [2] & (!\RF_block|r0 [3] & !\RF_block|r0 [1])) # (\RF_block|r0 [2] & ((\RF_block|r0 [1]))) ) ) # ( !\RF_block|r0 [0] & ( (!\RF_block|r0 [2] & (\RF_block|r0 [3] & \RF_block|r0 
// [1])) # (\RF_block|r0 [2] & (!\RF_block|r0 [3] & !\RF_block|r0 [1])) ) )

	.dataa(gnd),
	.datab(!\RF_block|r0 [2]),
	.datac(!\RF_block|r0 [3]),
	.datad(!\RF_block|r0 [1]),
	.datae(gnd),
	.dataf(!\RF_block|r0 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_display|hex5|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_display|hex5|WideOr3~0 .extended_lut = "off";
defparam \HEX_display|hex5|WideOr3~0 .lut_mask = 64'h300C300CC033C033;
defparam \HEX_display|hex5|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y10_N6
cyclonev_lcell_comb \HEX_display|hex5|out_up[3] (
// Equation(s):
// \HEX_display|hex5|out_up [3] = ( \HEX_display|hex5|out_up [3] & ( (!\SW[2]~input_o ) # (\HEX_display|hex5|WideOr3~0_combout ) ) ) # ( !\HEX_display|hex5|out_up [3] & ( (\HEX_display|hex5|WideOr3~0_combout  & \SW[2]~input_o ) ) )

	.dataa(gnd),
	.datab(!\HEX_display|hex5|WideOr3~0_combout ),
	.datac(!\SW[2]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\HEX_display|hex5|out_up [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_display|hex5|out_up [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_display|hex5|out_up[3] .extended_lut = "off";
defparam \HEX_display|hex5|out_up[3] .lut_mask = 64'h03030303F3F3F3F3;
defparam \HEX_display|hex5|out_up[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y11_N3
cyclonev_lcell_comb \HEX_display|hex5|WideOr2~0 (
// Equation(s):
// \HEX_display|hex5|WideOr2~0_combout  = ( \RF_block|r0 [0] & ( (!\RF_block|r0 [3]) # ((!\RF_block|r0 [2] & !\RF_block|r0 [1])) ) ) # ( !\RF_block|r0 [0] & ( (!\RF_block|r0 [3] & (\RF_block|r0 [2] & !\RF_block|r0 [1])) ) )

	.dataa(!\RF_block|r0 [3]),
	.datab(gnd),
	.datac(!\RF_block|r0 [2]),
	.datad(!\RF_block|r0 [1]),
	.datae(gnd),
	.dataf(!\RF_block|r0 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_display|hex5|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_display|hex5|WideOr2~0 .extended_lut = "off";
defparam \HEX_display|hex5|WideOr2~0 .lut_mask = 64'h0A000A00FAAAFAAA;
defparam \HEX_display|hex5|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y11_N27
cyclonev_lcell_comb \HEX_display|hex5|out_up[4] (
// Equation(s):
// \HEX_display|hex5|out_up [4] = ( \HEX_display|hex5|out_up [4] & ( (!\SW[2]~input_o ) # (\HEX_display|hex5|WideOr2~0_combout ) ) ) # ( !\HEX_display|hex5|out_up [4] & ( (\SW[2]~input_o  & \HEX_display|hex5|WideOr2~0_combout ) ) )

	.dataa(!\SW[2]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\HEX_display|hex5|WideOr2~0_combout ),
	.datae(gnd),
	.dataf(!\HEX_display|hex5|out_up [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_display|hex5|out_up [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_display|hex5|out_up[4] .extended_lut = "off";
defparam \HEX_display|hex5|out_up[4] .lut_mask = 64'h00550055AAFFAAFF;
defparam \HEX_display|hex5|out_up[4] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y11_N36
cyclonev_lcell_comb \HEX_display|hex5|WideOr1~0 (
// Equation(s):
// \HEX_display|hex5|WideOr1~0_combout  = ( \RF_block|r0 [0] & ( !\RF_block|r0 [3] $ (((\RF_block|r0 [2] & !\RF_block|r0 [1]))) ) ) # ( !\RF_block|r0 [0] & ( (!\RF_block|r0 [2] & (!\RF_block|r0 [3] & \RF_block|r0 [1])) ) )

	.dataa(gnd),
	.datab(!\RF_block|r0 [2]),
	.datac(!\RF_block|r0 [3]),
	.datad(!\RF_block|r0 [1]),
	.datae(gnd),
	.dataf(!\RF_block|r0 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_display|hex5|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_display|hex5|WideOr1~0 .extended_lut = "off";
defparam \HEX_display|hex5|WideOr1~0 .lut_mask = 64'h00C000C0C3F0C3F0;
defparam \HEX_display|hex5|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y10_N39
cyclonev_lcell_comb \HEX_display|hex5|out_up[5] (
// Equation(s):
// \HEX_display|hex5|out_up [5] = ( \HEX_display|hex5|out_up [5] & ( (!\SW[2]~input_o ) # (\HEX_display|hex5|WideOr1~0_combout ) ) ) # ( !\HEX_display|hex5|out_up [5] & ( (\SW[2]~input_o  & \HEX_display|hex5|WideOr1~0_combout ) ) )

	.dataa(!\SW[2]~input_o ),
	.datab(gnd),
	.datac(!\HEX_display|hex5|WideOr1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\HEX_display|hex5|out_up [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_display|hex5|out_up [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_display|hex5|out_up[5] .extended_lut = "off";
defparam \HEX_display|hex5|out_up[5] .lut_mask = 64'h05050505AFAFAFAF;
defparam \HEX_display|hex5|out_up[5] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y11_N45
cyclonev_lcell_comb \HEX_display|hex5|WideOr0~0 (
// Equation(s):
// \HEX_display|hex5|WideOr0~0_combout  = ( \RF_block|r0 [0] & ( (!\RF_block|r0 [1] $ (!\RF_block|r0 [2])) # (\RF_block|r0 [3]) ) ) # ( !\RF_block|r0 [0] & ( (!\RF_block|r0 [3] $ (!\RF_block|r0 [2])) # (\RF_block|r0 [1]) ) )

	.dataa(!\RF_block|r0 [3]),
	.datab(!\RF_block|r0 [1]),
	.datac(!\RF_block|r0 [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RF_block|r0 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_display|hex5|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_display|hex5|WideOr0~0 .extended_lut = "off";
defparam \HEX_display|hex5|WideOr0~0 .lut_mask = 64'h7B7B7B7B7D7D7D7D;
defparam \HEX_display|hex5|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y11_N57
cyclonev_lcell_comb \HEX_display|hex5|out_up[6] (
// Equation(s):
// \HEX_display|hex5|out_up [6] = ( \HEX_display|hex5|out_up [6] & ( (!\SW[2]~input_o ) # (!\HEX_display|hex5|WideOr0~0_combout ) ) ) # ( !\HEX_display|hex5|out_up [6] & ( (\SW[2]~input_o  & !\HEX_display|hex5|WideOr0~0_combout ) ) )

	.dataa(!\SW[2]~input_o ),
	.datab(gnd),
	.datac(!\HEX_display|hex5|WideOr0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\HEX_display|hex5|out_up [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_display|hex5|out_up [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_display|hex5|out_up[6] .extended_lut = "off";
defparam \HEX_display|hex5|out_up[6] .lut_mask = 64'h50505050FAFAFAFA;
defparam \HEX_display|hex5|out_up[6] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y10_N53
dffeas \RF_block|r0[4] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\RegMux|lpm_mux_component|auto_generated|l1_w4_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF_block|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF_block|r0 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RF_block|r0[4] .is_wysiwyg = "true";
defparam \RF_block|r0[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y10_N59
dffeas \RF_block|r0[6] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\RegMux|lpm_mux_component|auto_generated|l1_w6_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF_block|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF_block|r0 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \RF_block|r0[6] .is_wysiwyg = "true";
defparam \RF_block|r0[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y10_N56
dffeas \RF_block|r0[5] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\RegMux|lpm_mux_component|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF_block|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF_block|r0 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \RF_block|r0[5] .is_wysiwyg = "true";
defparam \RF_block|r0[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y10_N50
dffeas \RF_block|r0[7] (
	.clk(\KEY[1]~inputCLKENA0_outclk ),
	.d(\RegMux|lpm_mux_component|auto_generated|l1_w7_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF_block|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF_block|r0 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \RF_block|r0[7] .is_wysiwyg = "true";
defparam \RF_block|r0[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y10_N3
cyclonev_lcell_comb \HEX_display|hex4|WideOr6~0 (
// Equation(s):
// \HEX_display|hex4|WideOr6~0_combout  = ( \RF_block|r0 [7] & ( (\RF_block|r0 [4] & (!\RF_block|r0 [6] $ (!\RF_block|r0 [5]))) ) ) # ( !\RF_block|r0 [7] & ( (!\RF_block|r0 [5] & (!\RF_block|r0 [4] $ (!\RF_block|r0 [6]))) ) )

	.dataa(!\RF_block|r0 [4]),
	.datab(gnd),
	.datac(!\RF_block|r0 [6]),
	.datad(!\RF_block|r0 [5]),
	.datae(gnd),
	.dataf(!\RF_block|r0 [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_display|hex4|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_display|hex4|WideOr6~0 .extended_lut = "off";
defparam \HEX_display|hex4|WideOr6~0 .lut_mask = 64'h5A005A0005500550;
defparam \HEX_display|hex4|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y10_N24
cyclonev_lcell_comb \HEX_display|hex4|out_up[0] (
// Equation(s):
// \HEX_display|hex4|out_up [0] = ( \HEX_display|hex4|out_up [0] & ( (!\SW[2]~input_o ) # (\HEX_display|hex4|WideOr6~0_combout ) ) ) # ( !\HEX_display|hex4|out_up [0] & ( (\HEX_display|hex4|WideOr6~0_combout  & \SW[2]~input_o ) ) )

	.dataa(!\HEX_display|hex4|WideOr6~0_combout ),
	.datab(gnd),
	.datac(!\SW[2]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\HEX_display|hex4|out_up [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_display|hex4|out_up [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_display|hex4|out_up[0] .extended_lut = "off";
defparam \HEX_display|hex4|out_up[0] .lut_mask = 64'h05050505F5F5F5F5;
defparam \HEX_display|hex4|out_up[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y10_N39
cyclonev_lcell_comb \HEX_display|hex4|WideOr5~0 (
// Equation(s):
// \HEX_display|hex4|WideOr5~0_combout  = ( \RF_block|r0 [7] & ( (!\RF_block|r0 [4] & (\RF_block|r0 [6])) # (\RF_block|r0 [4] & ((\RF_block|r0 [5]))) ) ) # ( !\RF_block|r0 [7] & ( (\RF_block|r0 [6] & (!\RF_block|r0 [4] $ (!\RF_block|r0 [5]))) ) )

	.dataa(!\RF_block|r0 [4]),
	.datab(!\RF_block|r0 [6]),
	.datac(gnd),
	.datad(!\RF_block|r0 [5]),
	.datae(gnd),
	.dataf(!\RF_block|r0 [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_display|hex4|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_display|hex4|WideOr5~0 .extended_lut = "off";
defparam \HEX_display|hex4|WideOr5~0 .lut_mask = 64'h1122112222772277;
defparam \HEX_display|hex4|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y10_N57
cyclonev_lcell_comb \HEX_display|hex4|out_up[1] (
// Equation(s):
// \HEX_display|hex4|out_up [1] = ( \SW[2]~input_o  & ( \HEX_display|hex4|out_up [1] & ( \HEX_display|hex4|WideOr5~0_combout  ) ) ) # ( !\SW[2]~input_o  & ( \HEX_display|hex4|out_up [1] ) ) # ( \SW[2]~input_o  & ( !\HEX_display|hex4|out_up [1] & ( 
// \HEX_display|hex4|WideOr5~0_combout  ) ) )

	.dataa(!\HEX_display|hex4|WideOr5~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\SW[2]~input_o ),
	.dataf(!\HEX_display|hex4|out_up [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_display|hex4|out_up [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_display|hex4|out_up[1] .extended_lut = "off";
defparam \HEX_display|hex4|out_up[1] .lut_mask = 64'h00005555FFFF5555;
defparam \HEX_display|hex4|out_up[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y10_N36
cyclonev_lcell_comb \HEX_display|hex4|WideOr4~0 (
// Equation(s):
// \HEX_display|hex4|WideOr4~0_combout  = ( \RF_block|r0 [7] & ( (\RF_block|r0 [6] & ((!\RF_block|r0 [4]) # (\RF_block|r0 [5]))) ) ) # ( !\RF_block|r0 [7] & ( (!\RF_block|r0 [4] & (!\RF_block|r0 [6] & \RF_block|r0 [5])) ) )

	.dataa(!\RF_block|r0 [4]),
	.datab(!\RF_block|r0 [6]),
	.datac(!\RF_block|r0 [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RF_block|r0 [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_display|hex4|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_display|hex4|WideOr4~0 .extended_lut = "off";
defparam \HEX_display|hex4|WideOr4~0 .lut_mask = 64'h0808080823232323;
defparam \HEX_display|hex4|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y10_N45
cyclonev_lcell_comb \HEX_display|hex4|out_up[2] (
// Equation(s):
// \HEX_display|hex4|out_up [2] = (!\SW[2]~input_o  & ((\HEX_display|hex4|out_up [2]))) # (\SW[2]~input_o  & (\HEX_display|hex4|WideOr4~0_combout ))

	.dataa(!\SW[2]~input_o ),
	.datab(gnd),
	.datac(!\HEX_display|hex4|WideOr4~0_combout ),
	.datad(!\HEX_display|hex4|out_up [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_display|hex4|out_up [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_display|hex4|out_up[2] .extended_lut = "off";
defparam \HEX_display|hex4|out_up[2] .lut_mask = 64'h05AF05AF05AF05AF;
defparam \HEX_display|hex4|out_up[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y10_N12
cyclonev_lcell_comb \HEX_display|hex4|WideOr3~0 (
// Equation(s):
// \HEX_display|hex4|WideOr3~0_combout  = ( \RF_block|r0 [7] & ( (\RF_block|r0 [5] & (!\RF_block|r0 [4] $ (\RF_block|r0 [6]))) ) ) # ( !\RF_block|r0 [7] & ( (!\RF_block|r0 [4] & (\RF_block|r0 [6] & !\RF_block|r0 [5])) # (\RF_block|r0 [4] & (!\RF_block|r0 [6] 
// $ (\RF_block|r0 [5]))) ) )

	.dataa(!\RF_block|r0 [4]),
	.datab(!\RF_block|r0 [6]),
	.datac(!\RF_block|r0 [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RF_block|r0 [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_display|hex4|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_display|hex4|WideOr3~0 .extended_lut = "off";
defparam \HEX_display|hex4|WideOr3~0 .lut_mask = 64'h6161616109090909;
defparam \HEX_display|hex4|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y10_N48
cyclonev_lcell_comb \HEX_display|hex4|out_up[3] (
// Equation(s):
// \HEX_display|hex4|out_up [3] = ( \HEX_display|hex4|out_up [3] & ( (!\SW[2]~input_o ) # (\HEX_display|hex4|WideOr3~0_combout ) ) ) # ( !\HEX_display|hex4|out_up [3] & ( (\HEX_display|hex4|WideOr3~0_combout  & \SW[2]~input_o ) ) )

	.dataa(gnd),
	.datab(!\HEX_display|hex4|WideOr3~0_combout ),
	.datac(!\SW[2]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\HEX_display|hex4|out_up [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_display|hex4|out_up [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_display|hex4|out_up[3] .extended_lut = "off";
defparam \HEX_display|hex4|out_up[3] .lut_mask = 64'h03030303F3F3F3F3;
defparam \HEX_display|hex4|out_up[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y10_N15
cyclonev_lcell_comb \HEX_display|hex4|WideOr2~0 (
// Equation(s):
// \HEX_display|hex4|WideOr2~0_combout  = ( \RF_block|r0 [7] & ( (\RF_block|r0 [4] & (!\RF_block|r0 [6] & !\RF_block|r0 [5])) ) ) # ( !\RF_block|r0 [7] & ( ((\RF_block|r0 [6] & !\RF_block|r0 [5])) # (\RF_block|r0 [4]) ) )

	.dataa(!\RF_block|r0 [4]),
	.datab(!\RF_block|r0 [6]),
	.datac(gnd),
	.datad(!\RF_block|r0 [5]),
	.datae(gnd),
	.dataf(!\RF_block|r0 [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_display|hex4|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_display|hex4|WideOr2~0 .extended_lut = "off";
defparam \HEX_display|hex4|WideOr2~0 .lut_mask = 64'h7755775544004400;
defparam \HEX_display|hex4|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y10_N18
cyclonev_lcell_comb \HEX_display|hex4|out_up[4] (
// Equation(s):
// \HEX_display|hex4|out_up [4] = ( \HEX_display|hex4|out_up [4] & ( (!\SW[2]~input_o ) # (\HEX_display|hex4|WideOr2~0_combout ) ) ) # ( !\HEX_display|hex4|out_up [4] & ( (\HEX_display|hex4|WideOr2~0_combout  & \SW[2]~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\HEX_display|hex4|WideOr2~0_combout ),
	.datad(!\SW[2]~input_o ),
	.datae(gnd),
	.dataf(!\HEX_display|hex4|out_up [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_display|hex4|out_up [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_display|hex4|out_up[4] .extended_lut = "off";
defparam \HEX_display|hex4|out_up[4] .lut_mask = 64'h000F000FFF0FFF0F;
defparam \HEX_display|hex4|out_up[4] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y10_N18
cyclonev_lcell_comb \HEX_display|hex4|WideOr1~0 (
// Equation(s):
// \HEX_display|hex4|WideOr1~0_combout  = ( \RF_block|r0 [7] & ( (\RF_block|r0 [4] & (\RF_block|r0 [6] & !\RF_block|r0 [5])) ) ) # ( !\RF_block|r0 [7] & ( (!\RF_block|r0 [4] & (!\RF_block|r0 [6] & \RF_block|r0 [5])) # (\RF_block|r0 [4] & ((!\RF_block|r0 [6]) 
// # (\RF_block|r0 [5]))) ) )

	.dataa(!\RF_block|r0 [4]),
	.datab(!\RF_block|r0 [6]),
	.datac(!\RF_block|r0 [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RF_block|r0 [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_display|hex4|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_display|hex4|WideOr1~0 .extended_lut = "off";
defparam \HEX_display|hex4|WideOr1~0 .lut_mask = 64'h4D4D4D4D10101010;
defparam \HEX_display|hex4|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y10_N33
cyclonev_lcell_comb \HEX_display|hex4|out_up[5] (
// Equation(s):
// \HEX_display|hex4|out_up [5] = ( \HEX_display|hex4|out_up [5] & ( (!\SW[2]~input_o ) # (\HEX_display|hex4|WideOr1~0_combout ) ) ) # ( !\HEX_display|hex4|out_up [5] & ( (\SW[2]~input_o  & \HEX_display|hex4|WideOr1~0_combout ) ) )

	.dataa(!\SW[2]~input_o ),
	.datab(gnd),
	.datac(!\HEX_display|hex4|WideOr1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\HEX_display|hex4|out_up [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_display|hex4|out_up [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_display|hex4|out_up[5] .extended_lut = "off";
defparam \HEX_display|hex4|out_up[5] .lut_mask = 64'h05050505AFAFAFAF;
defparam \HEX_display|hex4|out_up[5] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y10_N21
cyclonev_lcell_comb \HEX_display|hex4|WideOr0~0 (
// Equation(s):
// \HEX_display|hex4|WideOr0~0_combout  = ( \RF_block|r0 [7] & ( ((!\RF_block|r0 [6]) # (\RF_block|r0 [5])) # (\RF_block|r0 [4]) ) ) # ( !\RF_block|r0 [7] & ( (!\RF_block|r0 [6] & ((\RF_block|r0 [5]))) # (\RF_block|r0 [6] & ((!\RF_block|r0 [4]) # 
// (!\RF_block|r0 [5]))) ) )

	.dataa(!\RF_block|r0 [4]),
	.datab(!\RF_block|r0 [6]),
	.datac(gnd),
	.datad(!\RF_block|r0 [5]),
	.datae(gnd),
	.dataf(!\RF_block|r0 [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_display|hex4|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_display|hex4|WideOr0~0 .extended_lut = "off";
defparam \HEX_display|hex4|WideOr0~0 .lut_mask = 64'h33EE33EEDDFFDDFF;
defparam \HEX_display|hex4|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y10_N12
cyclonev_lcell_comb \HEX_display|hex4|out_up[6] (
// Equation(s):
// \HEX_display|hex4|out_up [6] = ( \HEX_display|hex4|out_up [6] & ( (!\HEX_display|hex4|WideOr0~0_combout ) # (!\SW[2]~input_o ) ) ) # ( !\HEX_display|hex4|out_up [6] & ( (!\HEX_display|hex4|WideOr0~0_combout  & \SW[2]~input_o ) ) )

	.dataa(!\HEX_display|hex4|WideOr0~0_combout ),
	.datab(gnd),
	.datac(!\SW[2]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\HEX_display|hex4|out_up [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_display|hex4|out_up [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_display|hex4|out_up[6] .extended_lut = "off";
defparam \HEX_display|hex4|out_up[6] .lut_mask = 64'h0A0A0A0AFAFAFAFA;
defparam \HEX_display|hex4|out_up[6] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N41
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X80_Y10_N36
cyclonev_lcell_comb \Mux7~0 (
// Equation(s):
// \Mux7~0_combout  = ( \Z~q  & ( (!\SW[3]~input_o  & (\SW[4]~input_o )) # (\SW[3]~input_o  & (!\SW[4]~input_o  & \Control|state.c4_load~q )) ) ) # ( !\Z~q  & ( (\SW[3]~input_o  & (!\SW[4]~input_o  & \Control|state.c4_load~q )) ) )

	.dataa(!\SW[3]~input_o ),
	.datab(!\SW[4]~input_o ),
	.datac(!\Control|state.c4_load~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Z~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~0 .extended_lut = "off";
defparam \Mux7~0 .lut_mask = 64'h0404040426262626;
defparam \Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y10_N0
cyclonev_lcell_comb \Mux6~0 (
// Equation(s):
// \Mux6~0_combout  = ( !\SW[4]~input_o  & ( (!\SW[3]~input_o  & ((((\Control|state.c3_load~q ))))) # (\SW[3]~input_o  & ((((\Control|state.c5_ori~q )) # (\Control|state.c4_asnsh~q )) # (\Control|state.c4_load~q ))) ) ) # ( \SW[4]~input_o  & ( (((\N~q  & 
// ((!\SW[3]~input_o ))))) ) )

	.dataa(!\Control|state.c4_load~q ),
	.datab(!\Control|state.c4_asnsh~q ),
	.datac(!\N~q ),
	.datad(!\Control|state.c5_ori~q ),
	.datae(!\SW[4]~input_o ),
	.dataf(!\SW[3]~input_o ),
	.datag(!\Control|state.c3_load~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~0 .extended_lut = "on";
defparam \Mux6~0 .lut_mask = 64'h0F0F0F0F77FF0000;
defparam \Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y10_N54
cyclonev_lcell_comb \Mux5~0 (
// Equation(s):
// \Mux5~0_combout  = ( \Control|state.c3_asn~DUPLICATE_q  & ( \SW[3]~input_o  & ( !\SW[4]~input_o  ) ) ) # ( !\Control|state.c3_asn~DUPLICATE_q  & ( \SW[3]~input_o  & ( (!\SW[4]~input_o  & (((\Control|state.c4_ori~q ) # (\Control|state.c3_shift~DUPLICATE_q 
// )) # (\Control|state.c4_load~q ))) ) ) )

	.dataa(!\Control|state.c4_load~q ),
	.datab(!\SW[4]~input_o ),
	.datac(!\Control|state.c3_shift~DUPLICATE_q ),
	.datad(!\Control|state.c4_ori~q ),
	.datae(!\Control|state.c3_asn~DUPLICATE_q ),
	.dataf(!\SW[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~0 .extended_lut = "off";
defparam \Mux5~0 .lut_mask = 64'h000000004CCCCCCC;
defparam \Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y10_N33
cyclonev_lcell_comb \Mux4~0 (
// Equation(s):
// \Mux4~0_combout  = ( \Control|state.c1~q  & ( (!\SW[4]~input_o  & ((!\SW[3]~input_o ) # (\Control|ALUop[0]~0_combout ))) ) ) # ( !\Control|state.c1~q  & ( (\SW[3]~input_o  & (!\SW[4]~input_o  & \Control|ALUop[0]~0_combout )) ) )

	.dataa(!\SW[3]~input_o ),
	.datab(!\SW[4]~input_o ),
	.datac(!\Control|ALUop[0]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Control|state.c1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~0 .extended_lut = "off";
defparam \Mux4~0 .lut_mask = 64'h040404048C8C8C8C;
defparam \Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y10_N6
cyclonev_lcell_comb \Mux3~0 (
// Equation(s):
// \Mux3~0_combout  = ( \Control|state.c3_store~q  & ( (!\SW[4]~input_o  & ((!\SW[3]~input_o ) # (!\Control|Selector1~0_combout ))) ) ) # ( !\Control|state.c3_store~q  & ( (!\SW[4]~input_o  & (\SW[3]~input_o  & !\Control|Selector1~0_combout )) ) )

	.dataa(gnd),
	.datab(!\SW[4]~input_o ),
	.datac(!\SW[3]~input_o ),
	.datad(!\Control|Selector1~0_combout ),
	.datae(gnd),
	.dataf(!\Control|state.c3_store~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~0 .extended_lut = "off";
defparam \Mux3~0 .lut_mask = 64'h0C000C00CCC0CCC0;
defparam \Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y10_N39
cyclonev_lcell_comb \Mux2~0 (
// Equation(s):
// \Mux2~0_combout  = ( \Control|state.c1~q  & ( (!\SW[4]~input_o  & ((!\SW[3]~input_o ) # (\Control|state.c3_shift~DUPLICATE_q ))) ) ) # ( !\Control|state.c1~q  & ( (!\SW[4]~input_o  & ((!\SW[3]~input_o  & ((\Control|state.c3_load~q ))) # (\SW[3]~input_o  & 
// (\Control|state.c3_shift~DUPLICATE_q )))) ) )

	.dataa(!\SW[3]~input_o ),
	.datab(!\SW[4]~input_o ),
	.datac(!\Control|state.c3_shift~DUPLICATE_q ),
	.datad(!\Control|state.c3_load~q ),
	.datae(gnd),
	.dataf(!\Control|state.c1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~0 .extended_lut = "off";
defparam \Mux2~0 .lut_mask = 64'h048C048C8C8C8C8C;
defparam \Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y10_N45
cyclonev_lcell_comb \Mux1~0 (
// Equation(s):
// \Mux1~0_combout  = ( \Control|state.c1~q  & ( !\SW[4]~input_o  ) ) # ( !\Control|state.c1~q  & ( (\SW[3]~input_o  & (\Control|state.c4_ori~q  & !\SW[4]~input_o )) ) )

	.dataa(!\SW[3]~input_o ),
	.datab(!\Control|state.c4_ori~q ),
	.datac(!\SW[4]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Control|state.c1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~0 .extended_lut = "off";
defparam \Mux1~0 .lut_mask = 64'h10101010F0F0F0F0;
defparam \Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y10_N21
cyclonev_lcell_comb \Mux0~0 (
// Equation(s):
// \Mux0~0_combout  = ( \SW[4]~input_o  & ( (!\SW[3]~input_o  & !\Control|WideOr0~0_combout ) ) ) # ( !\SW[4]~input_o  & ( (!\SW[3]~input_o  & (\Control|Selector0~0_combout )) # (\SW[3]~input_o  & ((!\Control|WideOr3~combout ))) ) )

	.dataa(!\SW[3]~input_o ),
	.datab(!\Control|Selector0~0_combout ),
	.datac(!\Control|WideOr0~0_combout ),
	.datad(!\Control|WideOr3~combout ),
	.datae(gnd),
	.dataf(!\SW[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~0 .extended_lut = "off";
defparam \Mux0~0 .lut_mask = 64'h77227722A0A0A0A0;
defparam \Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y10_N30
cyclonev_lcell_comb \LEDR~0 (
// Equation(s):
// \LEDR~0_combout  = ( \Control|state.c3_shift~DUPLICATE_q  & ( (\SW[3]~input_o  & !\SW[4]~input_o ) ) )

	.dataa(!\SW[3]~input_o ),
	.datab(!\SW[4]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Control|state.c3_shift~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LEDR~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LEDR~0 .extended_lut = "off";
defparam \LEDR~0 .lut_mask = 64'h0000000044444444;
defparam \LEDR~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y10_N42
cyclonev_lcell_comb \LEDR~1 (
// Equation(s):
// \LEDR~1_combout  = ( !\SW[4]~input_o  & ( (\SW[3]~input_o  & (((\Control|state.c3_asn~DUPLICATE_q ) # (\Control|state.c3_shift~DUPLICATE_q )) # (\Control|state.c4_ori~q ))) ) )

	.dataa(!\SW[3]~input_o ),
	.datab(!\Control|state.c4_ori~q ),
	.datac(!\Control|state.c3_shift~DUPLICATE_q ),
	.datad(!\Control|state.c3_asn~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\SW[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LEDR~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LEDR~1 .extended_lut = "off";
defparam \LEDR~1 .lut_mask = 64'h1555155500000000;
defparam \LEDR~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
