{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 16 03:25:23 2015 " "Info: Processing started: Mon Mar 16 03:25:23 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU16 -c ALU16 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ALU16 -c ALU16" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_lib.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file my_lib.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_lib " "Info: Found design unit 1: my_lib" {  } { { "my_lib.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/my_lib.vhd" 4 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file add1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADD1-Behavior " "Info: Found design unit 1: ADD1-Behavior" {  } { { "ADD1.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/ADD1.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ADD1 " "Info: Found entity 1: ADD1" {  } { { "ADD1.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/ADD1.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file add4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADD4-behavior " "Info: Found design unit 1: ADD4-behavior" {  } { { "ADD4.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/ADD4.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ADD4 " "Info: Found entity 1: ADD4" {  } { { "ADD4.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/ADD4.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu16.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file alu16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU16-behavior " "Info: Found design unit 1: ALU16-behavior" {  } { { "ALU16.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/ALU16.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ALU16 " "Info: Found entity 1: ALU16" {  } { { "ALU16.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/ALU16.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bwand4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file bwand4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BWAND4-behavior " "Info: Found design unit 1: BWAND4-behavior" {  } { { "BWAND4.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/BWAND4.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 BWAND4 " "Info: Found entity 1: BWAND4" {  } { { "BWAND4.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/BWAND4.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bwor4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file bwor4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BWOR4-behavior " "Info: Found design unit 1: BWOR4-behavior" {  } { { "BWOR4.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/BWOR4.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 BWOR4 " "Info: Found entity 1: BWOR4" {  } { { "BWOR4.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/BWOR4.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file alu4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU4-behavior " "Info: Found design unit 1: ALU4-behavior" {  } { { "ALU4.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/ALU4.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ALU4 " "Info: Found entity 1: ALU4" {  } { { "ALU4.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/ALU4.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pinv4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pinv4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PINV4-behavior " "Info: Found design unit 1: PINV4-behavior" {  } { { "PINV4.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/PINV4.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PINV4 " "Info: Found entity 1: PINV4" {  } { { "PINV4.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/PINV4.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4x4to1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux_4x4to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_4x4to1-behavior " "Info: Found design unit 1: MUX_4x4to1-behavior" {  } { { "MUX_4x4to1.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/MUX_4x4to1.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MUX_4x4to1 " "Info: Found entity 1: MUX_4x4to1" {  } { { "MUX_4x4to1.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/MUX_4x4to1.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladd.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fulladd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladd-LogicFunc " "Info: Found design unit 1: fulladd-LogicFunc" {  } { { "fulladd.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/fulladd.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 fulladd " "Info: Found entity 1: fulladd" {  } { { "fulladd.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/fulladd.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU16 " "Info: Elaborating entity \"ALU16\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU4 ALU4:ALU_0 " "Info: Elaborating entity \"ALU4\" for hierarchy \"ALU4:ALU_0\"" {  } { { "ALU16.vhd" "ALU_0" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/ALU16.vhd" 21 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BWAND4 ALU4:ALU_0\|BWAND4:BWAND " "Info: Elaborating entity \"BWAND4\" for hierarchy \"ALU4:ALU_0\|BWAND4:BWAND\"" {  } { { "ALU4.vhd" "BWAND" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/ALU4.vhd" 18 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BWOR4 ALU4:ALU_0\|BWOR4:BWOR " "Info: Elaborating entity \"BWOR4\" for hierarchy \"ALU4:ALU_0\|BWOR4:BWOR\"" {  } { { "ALU4.vhd" "BWOR" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/ALU4.vhd" 19 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PINV4 ALU4:ALU_0\|PINV4:BITINVERT " "Info: Elaborating entity \"PINV4\" for hierarchy \"ALU4:ALU_0\|PINV4:BITINVERT\"" {  } { { "ALU4.vhd" "BITINVERT" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/ALU4.vhd" 20 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD4 ALU4:ALU_0\|ADD4:SUBTRACT " "Info: Elaborating entity \"ADD4\" for hierarchy \"ALU4:ALU_0\|ADD4:SUBTRACT\"" {  } { { "ALU4.vhd" "SUBTRACT" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/ALU4.vhd" 21 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladd ALU4:ALU_0\|ADD4:SUBTRACT\|fulladd:FA0 " "Info: Elaborating entity \"fulladd\" for hierarchy \"ALU4:ALU_0\|ADD4:SUBTRACT\|fulladd:FA0\"" {  } { { "ADD4.vhd" "FA0" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/ADD4.vhd" 22 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_4x4to1 ALU4:ALU_0\|MUX_4x4to1:selectOutput " "Info: Elaborating entity \"MUX_4x4to1\" for hierarchy \"ALU4:ALU_0\|MUX_4x4to1:selectOutput\"" {  } { { "ALU4.vhd" "selectOutput" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/ALU4.vhd" 23 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "output MUX_4x4to1.vhd(16) " "Warning (10631): VHDL Process Statement warning at MUX_4x4to1.vhd(16): inferring latch(es) for signal or variable \"output\", which holds its previous value in one or more paths through the process" {  } { { "MUX_4x4to1.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/MUX_4x4to1.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[0\] MUX_4x4to1.vhd(16) " "Info (10041): Inferred latch for \"output\[0\]\" at MUX_4x4to1.vhd(16)" {  } { { "MUX_4x4to1.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/MUX_4x4to1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[1\] MUX_4x4to1.vhd(16) " "Info (10041): Inferred latch for \"output\[1\]\" at MUX_4x4to1.vhd(16)" {  } { { "MUX_4x4to1.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/MUX_4x4to1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[2\] MUX_4x4to1.vhd(16) " "Info (10041): Inferred latch for \"output\[2\]\" at MUX_4x4to1.vhd(16)" {  } { { "MUX_4x4to1.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/MUX_4x4to1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[3\] MUX_4x4to1.vhd(16) " "Info (10041): Inferred latch for \"output\[3\]\" at MUX_4x4to1.vhd(16)" {  } { { "MUX_4x4to1.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/MUX_4x4to1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU4:ALU_3\|MUX_4x4to1:selectOutput\|output\[0\] " "Warning: LATCH primitive \"ALU4:ALU_3\|MUX_4x4to1:selectOutput\|output\[0\]\" is permanently enabled" {  } { { "MUX_4x4to1.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/MUX_4x4to1.vhd" 16 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU4:ALU_3\|MUX_4x4to1:selectOutput\|output\[1\] " "Warning: LATCH primitive \"ALU4:ALU_3\|MUX_4x4to1:selectOutput\|output\[1\]\" is permanently enabled" {  } { { "MUX_4x4to1.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/MUX_4x4to1.vhd" 16 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU4:ALU_3\|MUX_4x4to1:selectOutput\|output\[2\] " "Warning: LATCH primitive \"ALU4:ALU_3\|MUX_4x4to1:selectOutput\|output\[2\]\" is permanently enabled" {  } { { "MUX_4x4to1.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/MUX_4x4to1.vhd" 16 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU4:ALU_3\|MUX_4x4to1:selectOutput\|output\[3\] " "Warning: LATCH primitive \"ALU4:ALU_3\|MUX_4x4to1:selectOutput\|output\[3\]\" is permanently enabled" {  } { { "MUX_4x4to1.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/MUX_4x4to1.vhd" 16 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU4:ALU_2\|MUX_4x4to1:selectOutput\|output\[0\] " "Warning: LATCH primitive \"ALU4:ALU_2\|MUX_4x4to1:selectOutput\|output\[0\]\" is permanently enabled" {  } { { "MUX_4x4to1.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/MUX_4x4to1.vhd" 16 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU4:ALU_2\|MUX_4x4to1:selectOutput\|output\[1\] " "Warning: LATCH primitive \"ALU4:ALU_2\|MUX_4x4to1:selectOutput\|output\[1\]\" is permanently enabled" {  } { { "MUX_4x4to1.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/MUX_4x4to1.vhd" 16 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU4:ALU_2\|MUX_4x4to1:selectOutput\|output\[2\] " "Warning: LATCH primitive \"ALU4:ALU_2\|MUX_4x4to1:selectOutput\|output\[2\]\" is permanently enabled" {  } { { "MUX_4x4to1.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/MUX_4x4to1.vhd" 16 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU4:ALU_2\|MUX_4x4to1:selectOutput\|output\[3\] " "Warning: LATCH primitive \"ALU4:ALU_2\|MUX_4x4to1:selectOutput\|output\[3\]\" is permanently enabled" {  } { { "MUX_4x4to1.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/MUX_4x4to1.vhd" 16 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU4:ALU_1\|MUX_4x4to1:selectOutput\|output\[0\] " "Warning: LATCH primitive \"ALU4:ALU_1\|MUX_4x4to1:selectOutput\|output\[0\]\" is permanently enabled" {  } { { "MUX_4x4to1.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/MUX_4x4to1.vhd" 16 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU4:ALU_1\|MUX_4x4to1:selectOutput\|output\[1\] " "Warning: LATCH primitive \"ALU4:ALU_1\|MUX_4x4to1:selectOutput\|output\[1\]\" is permanently enabled" {  } { { "MUX_4x4to1.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/MUX_4x4to1.vhd" 16 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU4:ALU_1\|MUX_4x4to1:selectOutput\|output\[2\] " "Warning: LATCH primitive \"ALU4:ALU_1\|MUX_4x4to1:selectOutput\|output\[2\]\" is permanently enabled" {  } { { "MUX_4x4to1.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/MUX_4x4to1.vhd" 16 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU4:ALU_1\|MUX_4x4to1:selectOutput\|output\[3\] " "Warning: LATCH primitive \"ALU4:ALU_1\|MUX_4x4to1:selectOutput\|output\[3\]\" is permanently enabled" {  } { { "MUX_4x4to1.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/MUX_4x4to1.vhd" 16 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU4:ALU_0\|MUX_4x4to1:selectOutput\|output\[0\] " "Warning: LATCH primitive \"ALU4:ALU_0\|MUX_4x4to1:selectOutput\|output\[0\]\" is permanently enabled" {  } { { "MUX_4x4to1.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/MUX_4x4to1.vhd" 16 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU4:ALU_0\|MUX_4x4to1:selectOutput\|output\[1\] " "Warning: LATCH primitive \"ALU4:ALU_0\|MUX_4x4to1:selectOutput\|output\[1\]\" is permanently enabled" {  } { { "MUX_4x4to1.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/MUX_4x4to1.vhd" 16 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU4:ALU_0\|MUX_4x4to1:selectOutput\|output\[2\] " "Warning: LATCH primitive \"ALU4:ALU_0\|MUX_4x4to1:selectOutput\|output\[2\]\" is permanently enabled" {  } { { "MUX_4x4to1.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/MUX_4x4to1.vhd" 16 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU4:ALU_0\|MUX_4x4to1:selectOutput\|output\[3\] " "Warning: LATCH primitive \"ALU4:ALU_0\|MUX_4x4to1:selectOutput\|output\[3\]\" is permanently enabled" {  } { { "MUX_4x4to1.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/MUX_4x4to1.vhd" 16 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "109 " "Info: Implemented 109 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Info: Implemented 35 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Info: Implemented 19 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "55 " "Info: Implemented 55 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "222 " "Info: Peak virtual memory: 222 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 16 03:25:36 2015 " "Info: Processing ended: Mon Mar 16 03:25:36 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Info: Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 16 03:25:39 2015 " "Info: Processing started: Mon Mar 16 03:25:39 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ALU16 -c ALU16 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off ALU16 -c ALU16" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "ALU16 EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"ALU16\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EE 443 - Computer Engineering/lab5/ALU16/" 0 { } { { 0 { 0 ""} 0 200 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EE 443 - Computer Engineering/lab5/ALU16/" 0 { } { { 0 { 0 ""} 0 201 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EE 443 - Computer Engineering/lab5/ALU16/" 0 { } { { 0 { 0 ""} 0 202 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "54 54 " "Critical Warning: No exact pin location assignment(s) for 54 pins of 54 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "F\[0\] " "Info: Pin F\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { F[0] } } } { "ALU16.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/ALU16.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { F[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EE 443 - Computer Engineering/lab5/ALU16/" 0 { } { { 0 { 0 ""} 0 92 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "F\[1\] " "Info: Pin F\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { F[1] } } } { "ALU16.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/ALU16.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { F[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EE 443 - Computer Engineering/lab5/ALU16/" 0 { } { { 0 { 0 ""} 0 93 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "F\[2\] " "Info: Pin F\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { F[2] } } } { "ALU16.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/ALU16.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { F[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EE 443 - Computer Engineering/lab5/ALU16/" 0 { } { { 0 { 0 ""} 0 94 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "F\[3\] " "Info: Pin F\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { F[3] } } } { "ALU16.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/ALU16.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { F[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EE 443 - Computer Engineering/lab5/ALU16/" 0 { } { { 0 { 0 ""} 0 95 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "F\[4\] " "Info: Pin F\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { F[4] } } } { "ALU16.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/ALU16.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { F[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EE 443 - Computer Engineering/lab5/ALU16/" 0 { } { { 0 { 0 ""} 0 96 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "F\[5\] " "Info: Pin F\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { F[5] } } } { "ALU16.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/ALU16.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { F[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EE 443 - Computer Engineering/lab5/ALU16/" 0 { } { { 0 { 0 ""} 0 97 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "F\[6\] " "Info: Pin F\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { F[6] } } } { "ALU16.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/ALU16.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { F[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EE 443 - Computer Engineering/lab5/ALU16/" 0 { } { { 0 { 0 ""} 0 98 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "F\[7\] " "Info: Pin F\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { F[7] } } } { "ALU16.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/ALU16.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { F[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EE 443 - Computer Engineering/lab5/ALU16/" 0 { } { { 0 { 0 ""} 0 99 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "F\[8\] " "Info: Pin F\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { F[8] } } } { "ALU16.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/ALU16.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { F[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EE 443 - Computer Engineering/lab5/ALU16/" 0 { } { { 0 { 0 ""} 0 100 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "F\[9\] " "Info: Pin F\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { F[9] } } } { "ALU16.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/ALU16.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { F[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EE 443 - Computer Engineering/lab5/ALU16/" 0 { } { { 0 { 0 ""} 0 101 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "F\[10\] " "Info: Pin F\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { F[10] } } } { "ALU16.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/ALU16.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { F[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EE 443 - Computer Engineering/lab5/ALU16/" 0 { } { { 0 { 0 ""} 0 102 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "F\[11\] " "Info: Pin F\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { F[11] } } } { "ALU16.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/ALU16.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { F[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EE 443 - Computer Engineering/lab5/ALU16/" 0 { } { { 0 { 0 ""} 0 103 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "F\[12\] " "Info: Pin F\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { F[12] } } } { "ALU16.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/ALU16.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { F[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EE 443 - Computer Engineering/lab5/ALU16/" 0 { } { { 0 { 0 ""} 0 104 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "F\[13\] " "Info: Pin F\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { F[13] } } } { "ALU16.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/ALU16.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { F[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EE 443 - Computer Engineering/lab5/ALU16/" 0 { } { { 0 { 0 ""} 0 105 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "F\[14\] " "Info: Pin F\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { F[14] } } } { "ALU16.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/ALU16.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { F[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EE 443 - Computer Engineering/lab5/ALU16/" 0 { } { { 0 { 0 ""} 0 106 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "F\[15\] " "Info: Pin F\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { F[15] } } } { "ALU16.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/ALU16.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { F[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EE 443 - Computer Engineering/lab5/ALU16/" 0 { } { { 0 { 0 ""} 0 107 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUT " "Info: Pin COUT not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { COUT } } } { "ALU16.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/ALU16.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EE 443 - Computer Engineering/lab5/ALU16/" 0 { } { { 0 { 0 ""} 0 109 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OVERFLOW " "Info: Pin OVERFLOW not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OVERFLOW } } } { "ALU16.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/ALU16.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OVERFLOW } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EE 443 - Computer Engineering/lab5/ALU16/" 0 { } { { 0 { 0 ""} 0 110 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ZERO " "Info: Pin ZERO not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ZERO } } } { "ALU16.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/ALU16.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ZERO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EE 443 - Computer Engineering/lab5/ALU16/" 0 { } { { 0 { 0 ""} 0 108 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[0\] " "Info: Pin A\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { A[0] } } } { "ALU16.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/ALU16.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EE 443 - Computer Engineering/lab5/ALU16/" 0 { } { { 0 { 0 ""} 0 57 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[0\] " "Info: Pin B\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { B[0] } } } { "ALU16.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/ALU16.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EE 443 - Computer Engineering/lab5/ALU16/" 0 { } { { 0 { 0 ""} 0 73 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SEL\[1\] " "Info: Pin SEL\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { SEL[1] } } } { "ALU16.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/ALU16.vhd" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SEL[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EE 443 - Computer Engineering/lab5/ALU16/" 0 { } { { 0 { 0 ""} 0 90 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SEL\[0\] " "Info: Pin SEL\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { SEL[0] } } } { "ALU16.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/ALU16.vhd" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SEL[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EE 443 - Computer Engineering/lab5/ALU16/" 0 { } { { 0 { 0 ""} 0 89 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[15\] " "Info: Pin A\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { A[15] } } } { "ALU16.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/ALU16.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EE 443 - Computer Engineering/lab5/ALU16/" 0 { } { { 0 { 0 ""} 0 72 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[15\] " "Info: Pin B\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { B[15] } } } { "ALU16.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/ALU16.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EE 443 - Computer Engineering/lab5/ALU16/" 0 { } { { 0 { 0 ""} 0 88 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SEL\[2\] " "Info: Pin SEL\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { SEL[2] } } } { "ALU16.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/ALU16.vhd" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SEL[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EE 443 - Computer Engineering/lab5/ALU16/" 0 { } { { 0 { 0 ""} 0 91 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[14\] " "Info: Pin B\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { B[14] } } } { "ALU16.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/ALU16.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EE 443 - Computer Engineering/lab5/ALU16/" 0 { } { { 0 { 0 ""} 0 87 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[13\] " "Info: Pin B\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { B[13] } } } { "ALU16.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/ALU16.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EE 443 - Computer Engineering/lab5/ALU16/" 0 { } { { 0 { 0 ""} 0 86 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[12\] " "Info: Pin B\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { B[12] } } } { "ALU16.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/ALU16.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EE 443 - Computer Engineering/lab5/ALU16/" 0 { } { { 0 { 0 ""} 0 85 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[11\] " "Info: Pin B\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { B[11] } } } { "ALU16.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/ALU16.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EE 443 - Computer Engineering/lab5/ALU16/" 0 { } { { 0 { 0 ""} 0 84 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[10\] " "Info: Pin B\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { B[10] } } } { "ALU16.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/ALU16.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EE 443 - Computer Engineering/lab5/ALU16/" 0 { } { { 0 { 0 ""} 0 83 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[9\] " "Info: Pin B\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { B[9] } } } { "ALU16.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/ALU16.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EE 443 - Computer Engineering/lab5/ALU16/" 0 { } { { 0 { 0 ""} 0 82 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[8\] " "Info: Pin B\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { B[8] } } } { "ALU16.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/ALU16.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EE 443 - Computer Engineering/lab5/ALU16/" 0 { } { { 0 { 0 ""} 0 81 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[7\] " "Info: Pin B\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { B[7] } } } { "ALU16.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/ALU16.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EE 443 - Computer Engineering/lab5/ALU16/" 0 { } { { 0 { 0 ""} 0 80 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[6\] " "Info: Pin B\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { B[6] } } } { "ALU16.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/ALU16.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EE 443 - Computer Engineering/lab5/ALU16/" 0 { } { { 0 { 0 ""} 0 79 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[5\] " "Info: Pin B\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { B[5] } } } { "ALU16.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/ALU16.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EE 443 - Computer Engineering/lab5/ALU16/" 0 { } { { 0 { 0 ""} 0 78 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[4\] " "Info: Pin B\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { B[4] } } } { "ALU16.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/ALU16.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EE 443 - Computer Engineering/lab5/ALU16/" 0 { } { { 0 { 0 ""} 0 77 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[3\] " "Info: Pin B\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { B[3] } } } { "ALU16.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/ALU16.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EE 443 - Computer Engineering/lab5/ALU16/" 0 { } { { 0 { 0 ""} 0 76 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[2\] " "Info: Pin B\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { B[2] } } } { "ALU16.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/ALU16.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EE 443 - Computer Engineering/lab5/ALU16/" 0 { } { { 0 { 0 ""} 0 75 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[1\] " "Info: Pin B\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { B[1] } } } { "ALU16.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/ALU16.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EE 443 - Computer Engineering/lab5/ALU16/" 0 { } { { 0 { 0 ""} 0 74 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[1\] " "Info: Pin A\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { A[1] } } } { "ALU16.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/ALU16.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EE 443 - Computer Engineering/lab5/ALU16/" 0 { } { { 0 { 0 ""} 0 58 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[2\] " "Info: Pin A\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { A[2] } } } { "ALU16.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/ALU16.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EE 443 - Computer Engineering/lab5/ALU16/" 0 { } { { 0 { 0 ""} 0 59 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[3\] " "Info: Pin A\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { A[3] } } } { "ALU16.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/ALU16.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EE 443 - Computer Engineering/lab5/ALU16/" 0 { } { { 0 { 0 ""} 0 60 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[4\] " "Info: Pin A\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { A[4] } } } { "ALU16.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/ALU16.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EE 443 - Computer Engineering/lab5/ALU16/" 0 { } { { 0 { 0 ""} 0 61 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[5\] " "Info: Pin A\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { A[5] } } } { "ALU16.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/ALU16.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EE 443 - Computer Engineering/lab5/ALU16/" 0 { } { { 0 { 0 ""} 0 62 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[6\] " "Info: Pin A\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { A[6] } } } { "ALU16.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/ALU16.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EE 443 - Computer Engineering/lab5/ALU16/" 0 { } { { 0 { 0 ""} 0 63 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[7\] " "Info: Pin A\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { A[7] } } } { "ALU16.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/ALU16.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EE 443 - Computer Engineering/lab5/ALU16/" 0 { } { { 0 { 0 ""} 0 64 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[8\] " "Info: Pin A\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { A[8] } } } { "ALU16.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/ALU16.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EE 443 - Computer Engineering/lab5/ALU16/" 0 { } { { 0 { 0 ""} 0 65 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[9\] " "Info: Pin A\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { A[9] } } } { "ALU16.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/ALU16.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EE 443 - Computer Engineering/lab5/ALU16/" 0 { } { { 0 { 0 ""} 0 66 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[10\] " "Info: Pin A\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { A[10] } } } { "ALU16.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/ALU16.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EE 443 - Computer Engineering/lab5/ALU16/" 0 { } { { 0 { 0 ""} 0 67 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[11\] " "Info: Pin A\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { A[11] } } } { "ALU16.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/ALU16.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EE 443 - Computer Engineering/lab5/ALU16/" 0 { } { { 0 { 0 ""} 0 68 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[12\] " "Info: Pin A\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { A[12] } } } { "ALU16.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/ALU16.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EE 443 - Computer Engineering/lab5/ALU16/" 0 { } { { 0 { 0 ""} 0 69 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[13\] " "Info: Pin A\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { A[13] } } } { "ALU16.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/ALU16.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EE 443 - Computer Engineering/lab5/ALU16/" 0 { } { { 0 { 0 ""} 0 70 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[14\] " "Info: Pin A\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { A[14] } } } { "ALU16.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/ALU16.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/EE 443 - Computer Engineering/lab5/ALU16/" 0 { } { { 0 { 0 ""} 0 71 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "54 unused 3.3V 35 19 0 " "Info: Number of I/O pins in group: 54 (unused VREF, 3.3V VCCIO, 35 input, 19 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 64 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  64 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Info: Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X22_Y24 X32_Y36 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y24 to location X32_Y36" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "19 " "Warning: Found 19 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "F\[0\] 0 " "Info: Pin \"F\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "F\[1\] 0 " "Info: Pin \"F\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "F\[2\] 0 " "Info: Pin \"F\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "F\[3\] 0 " "Info: Pin \"F\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "F\[4\] 0 " "Info: Pin \"F\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "F\[5\] 0 " "Info: Pin \"F\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "F\[6\] 0 " "Info: Pin \"F\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "F\[7\] 0 " "Info: Pin \"F\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "F\[8\] 0 " "Info: Pin \"F\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "F\[9\] 0 " "Info: Pin \"F\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "F\[10\] 0 " "Info: Pin \"F\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "F\[11\] 0 " "Info: Pin \"F\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "F\[12\] 0 " "Info: Pin \"F\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "F\[13\] 0 " "Info: Pin \"F\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "F\[14\] 0 " "Info: Pin \"F\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "F\[15\] 0 " "Info: Pin \"F\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "COUT 0 " "Info: Pin \"COUT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OVERFLOW 0 " "Info: Pin \"OVERFLOW\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ZERO 0 " "Info: Pin \"ZERO\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "260 " "Info: Peak virtual memory: 260 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 16 03:25:55 2015 " "Info: Processing ended: Mon Mar 16 03:25:55 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Info: Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 16 03:25:59 2015 " "Info: Processing started: Mon Mar 16 03:25:59 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ALU16 -c ALU16 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off ALU16 -c ALU16" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "246 " "Info: Peak virtual memory: 246 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 16 03:26:11 2015 " "Info: Processing ended: Mon Mar 16 03:26:11 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Info: Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 16 03:26:12 2015 " "Info: Processing started: Mon Mar 16 03:26:12 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ALU16 -c ALU16 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ALU16 -c ALU16 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SEL\[2\] F\[15\] 24.516 ns Longest " "Info: Longest tpd from source pin \"SEL\[2\]\" to destination pin \"F\[15\]\" is 24.516 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns SEL\[2\] 1 PIN PIN_H12 33 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_H12; Fanout = 33; PIN Node = 'SEL\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SEL[2] } "NODE_NAME" } } { "ALU16.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/ALU16.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.868 ns) + CELL(0.416 ns) 7.124 ns ALU4:ALU_0\|ADD4:SUBTRACT\|carryOut\[1\]~0 2 COMB LCCOMB_X29_Y35_N24 2 " "Info: 2: + IC(5.868 ns) + CELL(0.416 ns) = 7.124 ns; Loc. = LCCOMB_X29_Y35_N24; Fanout = 2; COMB Node = 'ALU4:ALU_0\|ADD4:SUBTRACT\|carryOut\[1\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.284 ns" { SEL[2] ALU4:ALU_0|ADD4:SUBTRACT|carryOut[1]~0 } "NODE_NAME" } } { "ADD4.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/ADD4.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.268 ns) + CELL(0.275 ns) 7.667 ns ALU4:ALU_0\|ADD4:SUBTRACT\|carryOut\[2\]~1 3 COMB LCCOMB_X29_Y35_N10 2 " "Info: 3: + IC(0.268 ns) + CELL(0.275 ns) = 7.667 ns; Loc. = LCCOMB_X29_Y35_N10; Fanout = 2; COMB Node = 'ALU4:ALU_0\|ADD4:SUBTRACT\|carryOut\[2\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.543 ns" { ALU4:ALU_0|ADD4:SUBTRACT|carryOut[1]~0 ALU4:ALU_0|ADD4:SUBTRACT|carryOut[2]~1 } "NODE_NAME" } } { "ADD4.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/ADD4.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.277 ns) + CELL(0.438 ns) 8.382 ns ALU4:ALU_0\|ADD4:SUBTRACT\|carryOut\[3\]~2 4 COMB LCCOMB_X29_Y35_N20 2 " "Info: 4: + IC(0.277 ns) + CELL(0.438 ns) = 8.382 ns; Loc. = LCCOMB_X29_Y35_N20; Fanout = 2; COMB Node = 'ALU4:ALU_0\|ADD4:SUBTRACT\|carryOut\[3\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.715 ns" { ALU4:ALU_0|ADD4:SUBTRACT|carryOut[2]~1 ALU4:ALU_0|ADD4:SUBTRACT|carryOut[3]~2 } "NODE_NAME" } } { "ADD4.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/ADD4.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.279 ns) + CELL(0.438 ns) 9.099 ns ALU4:ALU_0\|ADD4:SUBTRACT\|COUT~0 5 COMB LCCOMB_X29_Y35_N30 2 " "Info: 5: + IC(0.279 ns) + CELL(0.438 ns) = 9.099 ns; Loc. = LCCOMB_X29_Y35_N30; Fanout = 2; COMB Node = 'ALU4:ALU_0\|ADD4:SUBTRACT\|COUT~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.717 ns" { ALU4:ALU_0|ADD4:SUBTRACT|carryOut[3]~2 ALU4:ALU_0|ADD4:SUBTRACT|COUT~0 } "NODE_NAME" } } { "ADD4.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/ADD4.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.150 ns) 9.504 ns ALU4:ALU_1\|ADD4:SUBTRACT\|carryOut\[1\]~0 6 COMB LCCOMB_X29_Y35_N8 2 " "Info: 6: + IC(0.255 ns) + CELL(0.150 ns) = 9.504 ns; Loc. = LCCOMB_X29_Y35_N8; Fanout = 2; COMB Node = 'ALU4:ALU_1\|ADD4:SUBTRACT\|carryOut\[1\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.405 ns" { ALU4:ALU_0|ADD4:SUBTRACT|COUT~0 ALU4:ALU_1|ADD4:SUBTRACT|carryOut[1]~0 } "NODE_NAME" } } { "ADD4.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/ADD4.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.173 ns) + CELL(0.150 ns) 10.827 ns ALU4:ALU_1\|ADD4:SUBTRACT\|carryOut\[2\]~1 7 COMB LCCOMB_X20_Y35_N16 2 " "Info: 7: + IC(1.173 ns) + CELL(0.150 ns) = 10.827 ns; Loc. = LCCOMB_X20_Y35_N16; Fanout = 2; COMB Node = 'ALU4:ALU_1\|ADD4:SUBTRACT\|carryOut\[2\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.323 ns" { ALU4:ALU_1|ADD4:SUBTRACT|carryOut[1]~0 ALU4:ALU_1|ADD4:SUBTRACT|carryOut[2]~1 } "NODE_NAME" } } { "ADD4.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/ADD4.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.275 ns) 11.359 ns ALU4:ALU_1\|ADD4:SUBTRACT\|carryOut\[3\]~2 8 COMB LCCOMB_X20_Y35_N18 2 " "Info: 8: + IC(0.257 ns) + CELL(0.275 ns) = 11.359 ns; Loc. = LCCOMB_X20_Y35_N18; Fanout = 2; COMB Node = 'ALU4:ALU_1\|ADD4:SUBTRACT\|carryOut\[3\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.532 ns" { ALU4:ALU_1|ADD4:SUBTRACT|carryOut[2]~1 ALU4:ALU_1|ADD4:SUBTRACT|carryOut[3]~2 } "NODE_NAME" } } { "ADD4.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/ADD4.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.150 ns) 11.757 ns ALU4:ALU_1\|ADD4:SUBTRACT\|COUT~0 9 COMB LCCOMB_X20_Y35_N12 2 " "Info: 9: + IC(0.248 ns) + CELL(0.150 ns) = 11.757 ns; Loc. = LCCOMB_X20_Y35_N12; Fanout = 2; COMB Node = 'ALU4:ALU_1\|ADD4:SUBTRACT\|COUT~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.398 ns" { ALU4:ALU_1|ADD4:SUBTRACT|carryOut[3]~2 ALU4:ALU_1|ADD4:SUBTRACT|COUT~0 } "NODE_NAME" } } { "ADD4.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/ADD4.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.274 ns) + CELL(0.438 ns) 12.469 ns ALU4:ALU_2\|ADD4:SUBTRACT\|carryOut\[1\]~0 10 COMB LCCOMB_X20_Y35_N14 2 " "Info: 10: + IC(0.274 ns) + CELL(0.438 ns) = 12.469 ns; Loc. = LCCOMB_X20_Y35_N14; Fanout = 2; COMB Node = 'ALU4:ALU_2\|ADD4:SUBTRACT\|carryOut\[1\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.712 ns" { ALU4:ALU_1|ADD4:SUBTRACT|COUT~0 ALU4:ALU_2|ADD4:SUBTRACT|carryOut[1]~0 } "NODE_NAME" } } { "ADD4.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/ADD4.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.275 ns) 13.000 ns ALU4:ALU_2\|ADD4:SUBTRACT\|carryOut\[2\]~1 11 COMB LCCOMB_X20_Y35_N24 2 " "Info: 11: + IC(0.256 ns) + CELL(0.275 ns) = 13.000 ns; Loc. = LCCOMB_X20_Y35_N24; Fanout = 2; COMB Node = 'ALU4:ALU_2\|ADD4:SUBTRACT\|carryOut\[2\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.531 ns" { ALU4:ALU_2|ADD4:SUBTRACT|carryOut[1]~0 ALU4:ALU_2|ADD4:SUBTRACT|carryOut[2]~1 } "NODE_NAME" } } { "ADD4.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/ADD4.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.706 ns) + CELL(0.438 ns) 14.144 ns ALU4:ALU_2\|ADD4:SUBTRACT\|carryOut\[3\]~2 12 COMB LCCOMB_X24_Y35_N8 2 " "Info: 12: + IC(0.706 ns) + CELL(0.438 ns) = 14.144 ns; Loc. = LCCOMB_X24_Y35_N8; Fanout = 2; COMB Node = 'ALU4:ALU_2\|ADD4:SUBTRACT\|carryOut\[3\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.144 ns" { ALU4:ALU_2|ADD4:SUBTRACT|carryOut[2]~1 ALU4:ALU_2|ADD4:SUBTRACT|carryOut[3]~2 } "NODE_NAME" } } { "ADD4.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/ADD4.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.420 ns) 14.816 ns ALU4:ALU_2\|ADD4:SUBTRACT\|COUT~0 13 COMB LCCOMB_X24_Y35_N2 2 " "Info: 13: + IC(0.252 ns) + CELL(0.420 ns) = 14.816 ns; Loc. = LCCOMB_X24_Y35_N2; Fanout = 2; COMB Node = 'ALU4:ALU_2\|ADD4:SUBTRACT\|COUT~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.672 ns" { ALU4:ALU_2|ADD4:SUBTRACT|carryOut[3]~2 ALU4:ALU_2|ADD4:SUBTRACT|COUT~0 } "NODE_NAME" } } { "ADD4.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/ADD4.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.943 ns) + CELL(0.420 ns) 16.179 ns ALU4:ALU_3\|ADD4:SUBTRACT\|carryOut\[1\]~0 14 COMB LCCOMB_X32_Y35_N16 2 " "Info: 14: + IC(0.943 ns) + CELL(0.420 ns) = 16.179 ns; Loc. = LCCOMB_X32_Y35_N16; Fanout = 2; COMB Node = 'ALU4:ALU_3\|ADD4:SUBTRACT\|carryOut\[1\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.363 ns" { ALU4:ALU_2|ADD4:SUBTRACT|COUT~0 ALU4:ALU_3|ADD4:SUBTRACT|carryOut[1]~0 } "NODE_NAME" } } { "ADD4.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/ADD4.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.275 ns) + CELL(0.438 ns) 16.892 ns ALU4:ALU_3\|ADD4:SUBTRACT\|carryOut\[2\]~1 15 COMB LCCOMB_X32_Y35_N26 2 " "Info: 15: + IC(0.275 ns) + CELL(0.438 ns) = 16.892 ns; Loc. = LCCOMB_X32_Y35_N26; Fanout = 2; COMB Node = 'ALU4:ALU_3\|ADD4:SUBTRACT\|carryOut\[2\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.713 ns" { ALU4:ALU_3|ADD4:SUBTRACT|carryOut[1]~0 ALU4:ALU_3|ADD4:SUBTRACT|carryOut[2]~1 } "NODE_NAME" } } { "ADD4.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/ADD4.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.420 ns) 17.569 ns ALU4:ALU_3\|ADD4:SUBTRACT\|carryOut\[3\]~2 16 COMB LCCOMB_X32_Y35_N12 4 " "Info: 16: + IC(0.257 ns) + CELL(0.420 ns) = 17.569 ns; Loc. = LCCOMB_X32_Y35_N12; Fanout = 4; COMB Node = 'ALU4:ALU_3\|ADD4:SUBTRACT\|carryOut\[3\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.677 ns" { ALU4:ALU_3|ADD4:SUBTRACT|carryOut[2]~1 ALU4:ALU_3|ADD4:SUBTRACT|carryOut[3]~2 } "NODE_NAME" } } { "ADD4.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/ADD4.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.268 ns) + CELL(0.150 ns) 17.987 ns ALU4:ALU_3\|MUX_4x4to1:selectOutput\|output\[3\]~6 17 COMB LCCOMB_X32_Y35_N20 1 " "Info: 17: + IC(0.268 ns) + CELL(0.150 ns) = 17.987 ns; Loc. = LCCOMB_X32_Y35_N20; Fanout = 1; COMB Node = 'ALU4:ALU_3\|MUX_4x4to1:selectOutput\|output\[3\]~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.418 ns" { ALU4:ALU_3|ADD4:SUBTRACT|carryOut[3]~2 ALU4:ALU_3|MUX_4x4to1:selectOutput|output[3]~6 } "NODE_NAME" } } { "MUX_4x4to1.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/MUX_4x4to1.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.275 ns) 18.522 ns ALU4:ALU_3\|MUX_4x4to1:selectOutput\|output\[3\]~7 18 COMB LCCOMB_X32_Y35_N30 2 " "Info: 18: + IC(0.260 ns) + CELL(0.275 ns) = 18.522 ns; Loc. = LCCOMB_X32_Y35_N30; Fanout = 2; COMB Node = 'ALU4:ALU_3\|MUX_4x4to1:selectOutput\|output\[3\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.535 ns" { ALU4:ALU_3|MUX_4x4to1:selectOutput|output[3]~6 ALU4:ALU_3|MUX_4x4to1:selectOutput|output[3]~7 } "NODE_NAME" } } { "MUX_4x4to1.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/MUX_4x4to1.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.196 ns) + CELL(2.798 ns) 24.516 ns F\[15\] 19 PIN PIN_AF13 0 " "Info: 19: + IC(3.196 ns) + CELL(2.798 ns) = 24.516 ns; Loc. = PIN_AF13; Fanout = 0; PIN Node = 'F\[15\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.994 ns" { ALU4:ALU_3|MUX_4x4to1:selectOutput|output[3]~7 F[15] } "NODE_NAME" } } { "ALU16.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/ALU16.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.204 ns ( 37.54 % ) " "Info: Total cell delay = 9.204 ns ( 37.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "15.312 ns ( 62.46 % ) " "Info: Total interconnect delay = 15.312 ns ( 62.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "24.516 ns" { SEL[2] ALU4:ALU_0|ADD4:SUBTRACT|carryOut[1]~0 ALU4:ALU_0|ADD4:SUBTRACT|carryOut[2]~1 ALU4:ALU_0|ADD4:SUBTRACT|carryOut[3]~2 ALU4:ALU_0|ADD4:SUBTRACT|COUT~0 ALU4:ALU_1|ADD4:SUBTRACT|carryOut[1]~0 ALU4:ALU_1|ADD4:SUBTRACT|carryOut[2]~1 ALU4:ALU_1|ADD4:SUBTRACT|carryOut[3]~2 ALU4:ALU_1|ADD4:SUBTRACT|COUT~0 ALU4:ALU_2|ADD4:SUBTRACT|carryOut[1]~0 ALU4:ALU_2|ADD4:SUBTRACT|carryOut[2]~1 ALU4:ALU_2|ADD4:SUBTRACT|carryOut[3]~2 ALU4:ALU_2|ADD4:SUBTRACT|COUT~0 ALU4:ALU_3|ADD4:SUBTRACT|carryOut[1]~0 ALU4:ALU_3|ADD4:SUBTRACT|carryOut[2]~1 ALU4:ALU_3|ADD4:SUBTRACT|carryOut[3]~2 ALU4:ALU_3|MUX_4x4to1:selectOutput|output[3]~6 ALU4:ALU_3|MUX_4x4to1:selectOutput|output[3]~7 F[15] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "24.516 ns" { SEL[2] {} SEL[2]~combout {} ALU4:ALU_0|ADD4:SUBTRACT|carryOut[1]~0 {} ALU4:ALU_0|ADD4:SUBTRACT|carryOut[2]~1 {} ALU4:ALU_0|ADD4:SUBTRACT|carryOut[3]~2 {} ALU4:ALU_0|ADD4:SUBTRACT|COUT~0 {} ALU4:ALU_1|ADD4:SUBTRACT|carryOut[1]~0 {} ALU4:ALU_1|ADD4:SUBTRACT|carryOut[2]~1 {} ALU4:ALU_1|ADD4:SUBTRACT|carryOut[3]~2 {} ALU4:ALU_1|ADD4:SUBTRACT|COUT~0 {} ALU4:ALU_2|ADD4:SUBTRACT|carryOut[1]~0 {} ALU4:ALU_2|ADD4:SUBTRACT|carryOut[2]~1 {} ALU4:ALU_2|ADD4:SUBTRACT|carryOut[3]~2 {} ALU4:ALU_2|ADD4:SUBTRACT|COUT~0 {} ALU4:ALU_3|ADD4:SUBTRACT|carryOut[1]~0 {} ALU4:ALU_3|ADD4:SUBTRACT|carryOut[2]~1 {} ALU4:ALU_3|ADD4:SUBTRACT|carryOut[3]~2 {} ALU4:ALU_3|MUX_4x4to1:selectOutput|output[3]~6 {} ALU4:ALU_3|MUX_4x4to1:selectOutput|output[3]~7 {} F[15] {} } { 0.000ns 0.000ns 5.868ns 0.268ns 0.277ns 0.279ns 0.255ns 1.173ns 0.257ns 0.248ns 0.274ns 0.256ns 0.706ns 0.252ns 0.943ns 0.275ns 0.257ns 0.268ns 0.260ns 3.196ns } { 0.000ns 0.840ns 0.416ns 0.275ns 0.438ns 0.438ns 0.150ns 0.150ns 0.275ns 0.150ns 0.438ns 0.275ns 0.438ns 0.420ns 0.420ns 0.438ns 0.420ns 0.150ns 0.275ns 2.798ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "165 " "Info: Peak virtual memory: 165 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 16 03:26:16 2015 " "Info: Processing ended: Mon Mar 16 03:26:16 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 21 s " "Info: Quartus II Full Compilation was successful. 0 errors, 21 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
