DDR2_CONTROLLER
===============

An controller for DDR2 on FPGA with vhdl, content testbeach and model.

ddr2_controller----------95%  
testbeach-------------90%  
sim----------------80%
