AArch64 MP+dsb.st+addrtt
"DSB.STdWW RfePT DpAddrdRTT FreTP"
Cycle=DSB.STdWW RfePT DpAddrdRTT FreTP
Generator=diycross7 (version 7.56+02~dev)
Prefetch=0:x=F,0:y=W,1:y=F,1:x=T
Com=Rf Fr
Orig=DSB.STdWW RfePT DpAddrdRTT FreTP
{
0:X1=x:green; 0:X3=y:green;
1:X1=y:green; 1:X4=x:green;
}
 P0          | P1           ;
 MOV W0,#1   | MOV X0,X1    ;
 STR W0,[X1] | LDG X0,[X1]  ;
 DSB ST      | EOR X2,X0,X0 ;
 MOV W2,#1   | MOV X3,X4    ;
 STR W2,[X3] | ADD X5,X4,X2 ;
             | LDG X3,[X5]  ;
exists (1:X0=y:green /\ 1:X3=x:green)
