@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)
@N: MO225 :"c:\users\connor\documents\ece_271_project\impl1\sources\n64_resources\state_machine_send_0.sv":18:1:18:9|There are no possible illegal states for state machine state[3:0] (in view: work.State_Machine_Send_0(verilog)); safe FSM implementation is not required.
@N: MO225 :"c:\users\connor\documents\ece_271_project\impl1\sources\n64_resources\state_machine_send_1.sv":18:1:18:9|There are no possible illegal states for state machine state[3:0] (in view: work.State_Machine_Send_1(verilog)); safe FSM implementation is not required.
@N: MF578 :"c:\users\connor\documents\ece_271_project\impl1\sources\n64_resources\state_machine_n64_send_and_recieve.sv":56:3:56:6|Incompatible asynchronous control logic preventing generated clock conversion of N64_rec.StateMachineBig.StateMachine.OutputData[2] (in view: work.top(verilog)).
@N: BN362 :"c:\users\connor\documents\ece_271_project\impl1\sources\n64_resources\state_machine_n64_send_and_recieve.sv":28:1:28:9|Removing sequential instance N64_rec.StateMachineBig.StateMachine.State[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\connor\documents\ece_271_project\impl1\sources\n64_resources\state_machine_n64_send_and_recieve.sv":28:1:28:9|Removing sequential instance N64_rec.StateMachineBig.StateMachine.State[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\connor\documents\ece_271_project\impl1\sources\n64_resources\state_machine_n64_send_and_recieve.sv":28:1:28:9|Removing sequential instance N64_rec.StateMachineBig.StateMachine.State[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\connor\documents\ece_271_project\impl1\sources\n64_resources\state_machine_n64_send_and_recieve.sv":28:1:28:9|Removing sequential instance N64_rec.StateMachineBig.StateMachine.State[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  
@N: MT611 :|Automatically generated clock N64_reciever|clk_i_inferred_clock is not used and is being removed
@N: MT617 :|Automatically generated clock clock_slow|clk_o_derived_clock has lost its master clock N64_reciever|clk_i_inferred_clock and is being removed
@N: MT611 :|Automatically generated clock clock_slow|clk_o_derived_clock is not used and is being removed
@N: FX1056 |Writing EDF file: C:\Users\Connor\Documents\ECE_271_Project\impl1\project_impl1.edi
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.
@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack
