// Seed: 1073682466
module module_0 ();
  wor id_1;
  assign id_1 = 1;
endmodule
module module_1 (
    input tri0 id_0,
    output wor id_1,
    input tri1 id_2,
    input uwire id_3,
    output tri id_4,
    input wor id_5,
    output wor id_6,
    output uwire id_7,
    input supply1 id_8,
    output uwire id_9,
    output wor id_10
);
  assign id_1 = 1'b0;
  nor (id_1, id_2, id_3, id_5, id_8);
  module_0();
endmodule
module module_2 (
    input supply1 id_0,
    output supply0 id_1,
    output supply0 id_2,
    output supply0 id_3,
    input tri1 id_4,
    input supply1 id_5,
    input tri1 id_6,
    input uwire id_7
);
  assign id_3 = id_4;
  module_0();
endmodule
