var g_data = {"name":"./include/address_mapper_if.vh","src":"`ifndef ADDRESS_MAPPER_IF_VH\n`define ADDRESS_MAPPER_IF_VH\n\n`include \"dram_pkg.vh\"\n\ninterface address_mapper_if;\n    \n    // import address related parameters\n    import dram_pkg::*;\n\n    word_t address;\n    configs_t configs;\n    logic [RANK_BITS - 1:0] rank;\n    logic [BANK_GROUP_BITS - 1:0] BG;\n    logic [BANK_BITS - 1:0] bank;\n    logic [ROW_BITS - 1:0] row;\n    logic [COLUMN_BITS - 1:0] col;\n    logic [OFFSET_BITS - 1:0] offset;\n    logic [IGNORE_BITS - 1:0] ignore;\n\n    modport addr_mapper (\n        input  address, configs,\n        output rank, BG, bank, row, col, offset, ignore\n    );\n\n    modport cmd_fsm (\n        input rank, BG, bank, row, col, offset, ignore\n    );\n\nendinterface\n\n`endif // ADDRESS_MAPPER_IF_VH","lang":"verilog"};
processSrcData(g_data);