<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>GT RoboCup SSL: FPGA Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="rj_logo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">GT RoboCup SSL
   </div>
   <div id="projectbrief">Soccer software, robot firmware</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('class_f_p_g_a.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-static-attribs">Static Public Attributes</a> &#124;
<a href="class_f_p_g_a-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">FPGA Class Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div id="dynsection-0" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-0-trigger" src="closed.png" alt="+"/> Collaboration diagram for FPGA:</div>
<div id="dynsection-0-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-0-content" class="dyncontent" style="display:none;">
<div class="center"><img src="class_f_p_g_a__coll__graph.png" border="0" usemap="#_f_p_g_a_coll__map" alt="Collaboration graph"/></div>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a433ca11f4cd42718d4598bcae10d51ed"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_f_p_g_a.html#a433ca11f4cd42718d4598bcae10d51ed">FPGA</a> (std::shared_ptr&lt; SPI &gt; spi_bus, PinName nCs, PinName initB, PinName progB, PinName done)</td></tr>
<tr class="memdesc:a433ca11f4cd42718d4598bcae10d51ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initializes the FPGA instance.  <a href="#a433ca11f4cd42718d4598bcae10d51ed">More...</a><br /></td></tr>
<tr class="separator:a433ca11f4cd42718d4598bcae10d51ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77752bb708e4d7f5e691110e3e2480e7"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_f_p_g_a.html#a77752bb708e4d7f5e691110e3e2480e7">configure</a> ()</td></tr>
<tr class="memdesc:a77752bb708e4d7f5e691110e3e2480e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure FPGA with the "fpga_bin.h" binary Must be called to initialize the fpga.  <a href="#a77752bb708e4d7f5e691110e3e2480e7">More...</a><br /></td></tr>
<tr class="separator:a77752bb708e4d7f5e691110e3e2480e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a19d0de422731d1686bf8b6d3b0a800"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_f_p_g_a.html#a3a19d0de422731d1686bf8b6d3b0a800">isReady</a> ()</td></tr>
<tr class="separator:a3a19d0de422731d1686bf8b6d3b0a800"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0c136e99ee9117b264291ea7390a7ed"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_f_p_g_a.html#af0c136e99ee9117b264291ea7390a7ed">set_duty_get_enc</a> (int16_t *duty_cycles, size_t size_dut, int16_t *enc_deltas, size_t size_enc)</td></tr>
<tr class="memdesc:af0c136e99ee9117b264291ea7390a7ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the duty cycles and read the encoders for all motors Also resets the watchdog on the fpga.  <a href="#af0c136e99ee9117b264291ea7390a7ed">More...</a><br /></td></tr>
<tr class="separator:af0c136e99ee9117b264291ea7390a7ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4daf6e0acbe3eac9db30a5b0aa39cfad"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_f_p_g_a.html#a4daf6e0acbe3eac9db30a5b0aa39cfad">set_duty_cycles</a> (int16_t *duty_cycles, size_t size)</td></tr>
<tr class="memdesc:a4daf6e0acbe3eac9db30a5b0aa39cfad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the duty cycles for all motors Also reset the watchdog on the fpga.  <a href="#a4daf6e0acbe3eac9db30a5b0aa39cfad">More...</a><br /></td></tr>
<tr class="separator:a4daf6e0acbe3eac9db30a5b0aa39cfad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f7976dddd569c0b75a94c004ecfe478"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_f_p_g_a.html#a6f7976dddd569c0b75a94c004ecfe478">read_duty_cycles</a> (int16_t *duty_cycles, size_t size)</td></tr>
<tr class="memdesc:a6f7976dddd569c0b75a94c004ecfe478"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reads the duty cycles for all motors.  <a href="#a6f7976dddd569c0b75a94c004ecfe478">More...</a><br /></td></tr>
<tr class="separator:a6f7976dddd569c0b75a94c004ecfe478"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e2b0841e4e0eca35b463ccc8f70a26e"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_f_p_g_a.html#a6e2b0841e4e0eca35b463ccc8f70a26e">read_encs</a> (int16_t *enc_counts, size_t size)</td></tr>
<tr class="memdesc:a6e2b0841e4e0eca35b463ccc8f70a26e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reads the encoders for all motors.  <a href="#a6e2b0841e4e0eca35b463ccc8f70a26e">More...</a><br /></td></tr>
<tr class="separator:a6e2b0841e4e0eca35b463ccc8f70a26e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a767569caa2aa4d2e9423b6f3a6d2a7a8"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_f_p_g_a.html#a767569caa2aa4d2e9423b6f3a6d2a7a8">read_halls</a> (uint8_t *halls, size_t size)</td></tr>
<tr class="memdesc:a767569caa2aa4d2e9423b6f3a6d2a7a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reads the hall count for all motors (similar to encoders)  <a href="#a767569caa2aa4d2e9423b6f3a6d2a7a8">More...</a><br /></td></tr>
<tr class="separator:a767569caa2aa4d2e9423b6f3a6d2a7a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50862f5e33b16109cd2f25e9daf96e2e"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_f_p_g_a.html#a50862f5e33b16109cd2f25e9daf96e2e">motors_en</a> (bool state)</td></tr>
<tr class="memdesc:a50862f5e33b16109cd2f25e9daf96e2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the motors on the fpga The on-&gt;off or off-&gt;on toggle of motors resets the watchdog.  <a href="#a50862f5e33b16109cd2f25e9daf96e2e">More...</a><br /></td></tr>
<tr class="separator:a50862f5e33b16109cd2f25e9daf96e2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf55a1decbb2783031f56c99a885f54d"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_f_p_g_a.html#aaf55a1decbb2783031f56c99a885f54d">watchdog_reset</a> ()</td></tr>
<tr class="memdesc:aaf55a1decbb2783031f56c99a885f54d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets the watchdog on the fpga If the watchdog is not reset, the motors stop after some time.  <a href="#aaf55a1decbb2783031f56c99a885f54d">More...</a><br /></td></tr>
<tr class="separator:aaf55a1decbb2783031f56c99a885f54d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4634d18d494835c0dab25ed991eff18"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_f_p_g_a.html#ad4634d18d494835c0dab25ed991eff18">git_hash</a> (std::vector&lt; uint8_t &gt; &amp;)</td></tr>
<tr class="memdesc:ad4634d18d494835c0dab25ed991eff18"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the git hash of the current fpga firmware.  <a href="#ad4634d18d494835c0dab25ed991eff18">More...</a><br /></td></tr>
<tr class="separator:ad4634d18d494835c0dab25ed991eff18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5c2ce42aaa3ea41c748c66504fe576c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_f_p_g_a.html#af5c2ce42aaa3ea41c748c66504fe576c">gate_drivers</a> (std::vector&lt; uint16_t &gt; &amp;)</td></tr>
<tr class="memdesc:af5c2ce42aaa3ea41c748c66504fe576c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get information from each of the DRV8303's.  <a href="#af5c2ce42aaa3ea41c748c66504fe576c">More...</a><br /></td></tr>
<tr class="separator:af5c2ce42aaa3ea41c748c66504fe576c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe0325a65f4142784871fb0c63255d75"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_f_p_g_a.html#afe0325a65f4142784871fb0c63255d75">send_config</a> ()</td></tr>
<tr class="memdesc:afe0325a65f4142784871fb0c63255d75"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sends the config over to the FPGA It is assumed that the fpga has already initialized and the spi bus is cleared out.  <a href="#afe0325a65f4142784871fb0c63255d75">More...</a><br /></td></tr>
<tr class="separator:afe0325a65f4142784871fb0c63255d75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfd93a2d6b356b3338b598b8d9c1d5b4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_f_p_g_a.html#abfd93a2d6b356b3338b598b8d9c1d5b4">chip_select</a> ()</td></tr>
<tr class="memdesc:abfd93a2d6b356b3338b598b8d9c1d5b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bring chipselect low so we can start a transmission.  <a href="#abfd93a2d6b356b3338b598b8d9c1d5b4">More...</a><br /></td></tr>
<tr class="separator:abfd93a2d6b356b3338b598b8d9c1d5b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af55b40be0ecf22fae18ff4c2811c0d46"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_f_p_g_a.html#af55b40be0ecf22fae18ff4c2811c0d46">chip_deselect</a> ()</td></tr>
<tr class="memdesc:af55b40be0ecf22fae18ff4c2811c0d46"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bring chipselect high so we can end a transmission.  <a href="#af55b40be0ecf22fae18ff4c2811c0d46">More...</a><br /></td></tr>
<tr class="separator:af55b40be0ecf22fae18ff4c2811c0d46"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-static-attribs"></a>
Static Public Attributes</h2></td></tr>
<tr class="memitem:a0335b1e6dc2fd18799bc18c7869a9e97"><td class="memItemLeft" align="right" valign="top">static constexpr int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_f_p_g_a.html#a0335b1e6dc2fd18799bc18c7869a9e97">FPGA_SPI_FREQ</a> = 100'000</td></tr>
<tr class="separator:a0335b1e6dc2fd18799bc18c7869a9e97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1af8cb7f992ab5a18d7a48296493199c"><td class="memItemLeft" align="right" valign="top">static const int16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_f_p_g_a.html#a1af8cb7f992ab5a18d7a48296493199c">MAX_DUTY_CYCLE</a> = 511</td></tr>
<tr class="separator:a1af8cb7f992ab5a18d7a48296493199c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="a433ca11f4cd42718d4598bcae10d51ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a433ca11f4cd42718d4598bcae10d51ed">&#9670;&nbsp;</a></span>FPGA()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">FPGA::FPGA </td>
          <td>(</td>
          <td class="paramtype">std::shared_ptr&lt; SPI &gt;&#160;</td>
          <td class="paramname"><em>spi_bus</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">PinName&#160;</td>
          <td class="paramname"><em>nCs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">PinName&#160;</td>
          <td class="paramname"><em>initB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">PinName&#160;</td>
          <td class="paramname"><em>progB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">PinName&#160;</td>
          <td class="paramname"><em>done</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Initializes the FPGA instance. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">spi_bus,the</td><td>SPI spi_bus the FPGA is connected to </td></tr>
    <tr><td class="paramname">nCs,the</td><td>PinName for the negated chip select line </td></tr>
    <tr><td class="paramname">initB,the</td><td>PinName for the initB line from the FPGA </td></tr>
    <tr><td class="paramname">progB,the</td><td>PinName for the progB command line to the FPGA </td></tr>
    <tr><td class="paramname">done,the</td><td>PinName for the done line from the FPGA confirming successful flash</td></tr>
  </table>
  </dd>
</dl>
<p>initialies FPGA::Instance. </p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="af55b40be0ecf22fae18ff4c2811c0d46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af55b40be0ecf22fae18ff4c2811c0d46">&#9670;&nbsp;</a></span>chip_deselect()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void FPGA::chip_deselect </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bring chipselect high so we can end a transmission. </p>
<div id="dynsection-1" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-1-trigger" src="closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-1-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-1-content" class="dyncontent" style="display:none;">
<div class="center"><img src="class_f_p_g_a_af55b40be0ecf22fae18ff4c2811c0d46_icgraph.png" border="0" usemap="#class_f_p_g_a_af55b40be0ecf22fae18ff4c2811c0d46_icgraph" alt=""/></div>
<map name="class_f_p_g_a_af55b40be0ecf22fae18ff4c2811c0d46_icgraph" id="class_f_p_g_a_af55b40be0ecf22fae18ff4c2811c0d46_icgraph">
<area shape="rect" id="node2" href="class_f_p_g_a.html#a767569caa2aa4d2e9423b6f3a6d2a7a8" title="Reads the hall count for all motors (similar to encoders) " alt="" coords="221,5,347,32"/>
<area shape="rect" id="node3" href="class_f_p_g_a.html#a6e2b0841e4e0eca35b463ccc8f70a26e" title="Reads the encoders for all motors. " alt="" coords="221,56,347,83"/>
<area shape="rect" id="node4" href="class_f_p_g_a.html#a6f7976dddd569c0b75a94c004ecfe478" title="Reads the duty cycles for all motors. " alt="" coords="200,107,368,133"/>
<area shape="rect" id="node5" href="class_f_p_g_a.html#a4daf6e0acbe3eac9db30a5b0aa39cfad" title="Sets the duty cycles for all motors Also reset the watchdog on the fpga. " alt="" coords="203,157,365,184"/>
</map>
</div>

</div>
</div>
<a id="abfd93a2d6b356b3338b598b8d9c1d5b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abfd93a2d6b356b3338b598b8d9c1d5b4">&#9670;&nbsp;</a></span>chip_select()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void FPGA::chip_select </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bring chipselect low so we can start a transmission. </p>
<div id="dynsection-2" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-2-trigger" src="closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-2-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-2-content" class="dyncontent" style="display:none;">
<div class="center"><img src="class_f_p_g_a_abfd93a2d6b356b3338b598b8d9c1d5b4_icgraph.png" border="0" usemap="#class_f_p_g_a_abfd93a2d6b356b3338b598b8d9c1d5b4_icgraph" alt=""/></div>
<map name="class_f_p_g_a_abfd93a2d6b356b3338b598b8d9c1d5b4_icgraph" id="class_f_p_g_a_abfd93a2d6b356b3338b598b8d9c1d5b4_icgraph">
<area shape="rect" id="node2" href="class_f_p_g_a.html#afe0325a65f4142784871fb0c63255d75" title="Sends the config over to the FPGA It is assumed that the fpga has already initialized and the spi bus..." alt="" coords="201,5,337,32"/>
<area shape="rect" id="node5" href="class_f_p_g_a.html#a767569caa2aa4d2e9423b6f3a6d2a7a8" title="Reads the hall count for all motors (similar to encoders) " alt="" coords="207,56,332,83"/>
<area shape="rect" id="node6" href="class_f_p_g_a.html#a6e2b0841e4e0eca35b463ccc8f70a26e" title="Reads the encoders for all motors. " alt="" coords="206,107,333,133"/>
<area shape="rect" id="node7" href="class_f_p_g_a.html#a6f7976dddd569c0b75a94c004ecfe478" title="Reads the duty cycles for all motors. " alt="" coords="185,157,353,184"/>
<area shape="rect" id="node8" href="class_f_p_g_a.html#a4daf6e0acbe3eac9db30a5b0aa39cfad" title="Sets the duty cycles for all motors Also reset the watchdog on the fpga. " alt="" coords="189,208,350,235"/>
<area shape="rect" id="node3" href="class_f_p_g_a.html#a77752bb708e4d7f5e691110e3e2480e7" title="Configure FPGA with the &quot;fpga_bin.h&quot; binary Must be called to initialize the fpga. " alt="" coords="401,5,520,32"/>
<area shape="rect" id="node4" href="class_f_p_g_a_module.html#a43b8f7f1188aa623478aa5fb38d72e3a" title="FPGAModule::FPGAModule" alt="" coords="568,5,755,32"/>
</map>
</div>

</div>
</div>
<a id="a77752bb708e4d7f5e691110e3e2480e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77752bb708e4d7f5e691110e3e2480e7">&#9670;&nbsp;</a></span>configure()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool FPGA::configure </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configure FPGA with the "fpga_bin.h" binary Must be called to initialize the fpga. </p>
<dl class="section return"><dt>Returns</dt><dd>true if configured correctly, false if not</dd></dl>
<dl class="section note"><dt>Note</dt><dd>this may return bad values </dd></dl>
<div id="dynsection-3" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-3-trigger" src="closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-3-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-3-content" class="dyncontent" style="display:none;">
<div class="center"><img src="class_f_p_g_a_a77752bb708e4d7f5e691110e3e2480e7_cgraph.png" border="0" usemap="#class_f_p_g_a_a77752bb708e4d7f5e691110e3e2480e7_cgraph" alt=""/></div>
<map name="class_f_p_g_a_a77752bb708e4d7f5e691110e3e2480e7_cgraph" id="class_f_p_g_a_a77752bb708e4d7f5e691110e3e2480e7_cgraph">
<area shape="rect" id="node2" href="class_f_p_g_a.html#afe0325a65f4142784871fb0c63255d75" title="Sends the config over to the FPGA It is assumed that the fpga has already initialized and the spi bus..." alt="" coords="172,5,308,32"/>
<area shape="rect" id="node3" href="class_f_p_g_a.html#abfd93a2d6b356b3338b598b8d9c1d5b4" title="Bring chipselect low so we can start a transmission. " alt="" coords="356,5,488,32"/>
</map>
</div>
<div id="dynsection-4" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-4-trigger" src="closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-4-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-4-content" class="dyncontent" style="display:none;">
<div class="center"><img src="class_f_p_g_a_a77752bb708e4d7f5e691110e3e2480e7_icgraph.png" border="0" usemap="#class_f_p_g_a_a77752bb708e4d7f5e691110e3e2480e7_icgraph" alt=""/></div>
<map name="class_f_p_g_a_a77752bb708e4d7f5e691110e3e2480e7_icgraph" id="class_f_p_g_a_a77752bb708e4d7f5e691110e3e2480e7_icgraph">
<area shape="rect" id="node2" href="class_f_p_g_a_module.html#a43b8f7f1188aa623478aa5fb38d72e3a" title="FPGAModule::FPGAModule" alt="" coords="172,5,359,32"/>
</map>
</div>

</div>
</div>
<a id="af5c2ce42aaa3ea41c748c66504fe576c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af5c2ce42aaa3ea41c748c66504fe576c">&#9670;&nbsp;</a></span>gate_drivers()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void FPGA::gate_drivers </td>
          <td>(</td>
          <td class="paramtype">std::vector&lt; uint16_t &gt; &amp;&#160;</td>
          <td class="paramname"><em>v</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get information from each of the DRV8303's. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">v</td><td>vector that will be filled with 10 16bit status structures each halfword is structured as follows (MSB -&gt; LSB): | nibble 3: | 0 | 0 | 0 | 0 | | nibble 2: | GVDD_OV | FAULT | GVDD_UV | PVDD_UV | | nibble 1: | OTSD | OTW | FETHA_OC | FETLA_OC | | nibble 0: | FETHB_OC | FETLB_OC | FETHC_OC | FETLC_OC | </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ad4634d18d494835c0dab25ed991eff18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4634d18d494835c0dab25ed991eff18">&#9670;&nbsp;</a></span>git_hash()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool FPGA::git_hash </td>
          <td>(</td>
          <td class="paramtype">std::vector&lt; uint8_t &gt; &amp;&#160;</td>
          <td class="paramname"><em>v</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Gets the git hash of the current fpga firmware. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">v</td><td>Vector that the has will be stored into. It will be 21 chars long</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Whether the current fpga firmware is dirty or not AKA a file has been modified but not commited </dd></dl>

</div>
</div>
<a id="a3a19d0de422731d1686bf8b6d3b0a800"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a19d0de422731d1686bf8b6d3b0a800">&#9670;&nbsp;</a></span>isReady()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool FPGA::isReady </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>True if initialized and configured </dd></dl>

</div>
</div>
<a id="a50862f5e33b16109cd2f25e9daf96e2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50862f5e33b16109cd2f25e9daf96e2e">&#9670;&nbsp;</a></span>motors_en()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t FPGA::motors_en </td>
          <td>(</td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>state</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables the motors on the fpga The on-&gt;off or off-&gt;on toggle of motors resets the watchdog. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">state</td><td>True to enable motors</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>FPGA_READY [7] 1 if fpga ready to run (no errors) WATCHDOG_TRIGGER [6] 0 if watchdog has not triggered yet MOTORS_ENABLED [5] 1 if motors are enabled MOTOR_HAS_ERROR [4:0] 1 to indicate error on specific motor [4] - Dribbler [3] - Drive motor 4 [2] - Drive motor 3 [1] - Drive motor 2 [0] - Drive motor 1 </dd></dl>

</div>
</div>
<a id="a6f7976dddd569c0b75a94c004ecfe478"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f7976dddd569c0b75a94c004ecfe478">&#9670;&nbsp;</a></span>read_duty_cycles()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t FPGA::read_duty_cycles </td>
          <td>(</td>
          <td class="paramtype">int16_t *&#160;</td>
          <td class="paramname"><em>duty_cycles</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">size_t&#160;</td>
          <td class="paramname"><em>size</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reads the duty cycles for all motors. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">duty_cycles</td><td>5 element array that will be changed to hold the currently commanded duty cycles Element 1-4 are drive motors 1-4 Element 5 is the dribbler motor </td></tr>
    <tr><td class="paramname">size</td><td>Number of elements in the array</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>FPGA_READY [7] 1 if fpga ready to run (no errors) WATCHDOG_TRIGGER [6] 0 if watchdog has not triggered yet MOTORS_ENABLED [5] 1 if motors are enabled MOTOR_HAS_ERROR [4:0] 1 to indicate error on specific motor [4] - Dribbler [3] - Drive motor 4 [2] - Drive motor 3 [1] - Drive motor 2 [0] - Drive motor 1 </dd></dl>
<div id="dynsection-5" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-5-trigger" src="closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-5-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-5-content" class="dyncontent" style="display:none;">
<div class="center"><img src="class_f_p_g_a_a6f7976dddd569c0b75a94c004ecfe478_cgraph.png" border="0" usemap="#class_f_p_g_a_a6f7976dddd569c0b75a94c004ecfe478_cgraph" alt=""/></div>
<map name="class_f_p_g_a_a6f7976dddd569c0b75a94c004ecfe478_cgraph" id="class_f_p_g_a_a6f7976dddd569c0b75a94c004ecfe478_cgraph">
<area shape="rect" id="node2" href="class_f_p_g_a.html#abfd93a2d6b356b3338b598b8d9c1d5b4" title="Bring chipselect low so we can start a transmission. " alt="" coords="229,5,361,32"/>
<area shape="rect" id="node3" href="class_f_p_g_a.html#af55b40be0ecf22fae18ff4c2811c0d46" title="Bring chipselect high so we can end a transmission. " alt="" coords="221,56,368,83"/>
</map>
</div>

</div>
</div>
<a id="a6e2b0841e4e0eca35b463ccc8f70a26e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e2b0841e4e0eca35b463ccc8f70a26e">&#9670;&nbsp;</a></span>read_encs()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t FPGA::read_encs </td>
          <td>(</td>
          <td class="paramtype">int16_t *&#160;</td>
          <td class="paramname"><em>enc_counts</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">size_t&#160;</td>
          <td class="paramname"><em>size</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reads the encoders for all motors. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">enc_counts</td><td>5 element array that will be changed to hold the encoder counts for the 4 drive motors and the delta ticks these correspond to Element 1-4 are the drive motors 1-4 Element 5 is the delta tick </td></tr>
    <tr><td class="paramname">size</td><td>Number of elements in this array</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>FPGA_READY [7] 1 if fpga ready to run (no errors) WATCHDOG_TRIGGER [6] 0 if watchdog has not triggered yet MOTORS_ENABLED [5] 1 if motors are enabled MOTOR_HAS_ERROR [4:0] 1 to indicate error on specific motor [4] - Dribbler [3] - Drive motor 4 [2] - Drive motor 3 [1] - Drive motor 2 [0] - Drive motor 1 </dd></dl>
<div id="dynsection-6" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-6-trigger" src="closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-6-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-6-content" class="dyncontent" style="display:none;">
<div class="center"><img src="class_f_p_g_a_a6e2b0841e4e0eca35b463ccc8f70a26e_cgraph.png" border="0" usemap="#class_f_p_g_a_a6e2b0841e4e0eca35b463ccc8f70a26e_cgraph" alt=""/></div>
<map name="class_f_p_g_a_a6e2b0841e4e0eca35b463ccc8f70a26e_cgraph" id="class_f_p_g_a_a6e2b0841e4e0eca35b463ccc8f70a26e_cgraph">
<area shape="rect" id="node2" href="class_f_p_g_a.html#abfd93a2d6b356b3338b598b8d9c1d5b4" title="Bring chipselect low so we can start a transmission. " alt="" coords="187,5,319,32"/>
<area shape="rect" id="node3" href="class_f_p_g_a.html#af55b40be0ecf22fae18ff4c2811c0d46" title="Bring chipselect high so we can end a transmission. " alt="" coords="180,56,327,83"/>
</map>
</div>

</div>
</div>
<a id="a767569caa2aa4d2e9423b6f3a6d2a7a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a767569caa2aa4d2e9423b6f3a6d2a7a8">&#9670;&nbsp;</a></span>read_halls()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t FPGA::read_halls </td>
          <td>(</td>
          <td class="paramtype">uint8_t *&#160;</td>
          <td class="paramname"><em>halls</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">size_t&#160;</td>
          <td class="paramname"><em>size</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reads the hall count for all motors (similar to encoders) </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">halls</td><td>5 element array that will be changed to hold the hall counts for the 4 drive motors and the one dribbler motor Element 1-4 are the drive motors 1-4 Element 5 is the dribbler motor </td></tr>
    <tr><td class="paramname">size</td><td>Number of elements in this array</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>FPGA_READY [7] 1 if fpga ready to run (no errors) WATCHDOG_TRIGGER [6] 0 if watchdog has not triggered yet MOTORS_ENABLED [5] 1 if motors are enabled MOTOR_HAS_ERROR [4:0] 1 to indicate error on specific motor [4] - Dribbler [3] - Drive motor 4 [2] - Drive motor 3 [1] - Drive motor 2 [0] - Drive motor 1 </dd></dl>
<div id="dynsection-7" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-7-trigger" src="closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-7-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-7-content" class="dyncontent" style="display:none;">
<div class="center"><img src="class_f_p_g_a_a767569caa2aa4d2e9423b6f3a6d2a7a8_cgraph.png" border="0" usemap="#class_f_p_g_a_a767569caa2aa4d2e9423b6f3a6d2a7a8_cgraph" alt=""/></div>
<map name="class_f_p_g_a_a767569caa2aa4d2e9423b6f3a6d2a7a8_cgraph" id="class_f_p_g_a_a767569caa2aa4d2e9423b6f3a6d2a7a8_cgraph">
<area shape="rect" id="node2" href="class_f_p_g_a.html#abfd93a2d6b356b3338b598b8d9c1d5b4" title="Bring chipselect low so we can start a transmission. " alt="" coords="186,5,318,32"/>
<area shape="rect" id="node3" href="class_f_p_g_a.html#af55b40be0ecf22fae18ff4c2811c0d46" title="Bring chipselect high so we can end a transmission. " alt="" coords="179,56,325,83"/>
</map>
</div>

</div>
</div>
<a id="afe0325a65f4142784871fb0c63255d75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe0325a65f4142784871fb0c63255d75">&#9670;&nbsp;</a></span>send_config()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool FPGA::send_config </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sends the config over to the FPGA It is assumed that the fpga has already initialized and the spi bus is cleared out. </p>
<dl class="section return"><dt>Returns</dt><dd>True if the config send was successful </dd></dl>
<div id="dynsection-8" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-8-trigger" src="closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-8-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-8-content" class="dyncontent" style="display:none;">
<div class="center"><img src="class_f_p_g_a_afe0325a65f4142784871fb0c63255d75_cgraph.png" border="0" usemap="#class_f_p_g_a_afe0325a65f4142784871fb0c63255d75_cgraph" alt=""/></div>
<map name="class_f_p_g_a_afe0325a65f4142784871fb0c63255d75_cgraph" id="class_f_p_g_a_afe0325a65f4142784871fb0c63255d75_cgraph">
<area shape="rect" id="node2" href="class_f_p_g_a.html#abfd93a2d6b356b3338b598b8d9c1d5b4" title="Bring chipselect low so we can start a transmission. " alt="" coords="189,5,321,32"/>
</map>
</div>
<div id="dynsection-9" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-9-trigger" src="closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-9-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-9-content" class="dyncontent" style="display:none;">
<div class="center"><img src="class_f_p_g_a_afe0325a65f4142784871fb0c63255d75_icgraph.png" border="0" usemap="#class_f_p_g_a_afe0325a65f4142784871fb0c63255d75_icgraph" alt=""/></div>
<map name="class_f_p_g_a_afe0325a65f4142784871fb0c63255d75_icgraph" id="class_f_p_g_a_afe0325a65f4142784871fb0c63255d75_icgraph">
<area shape="rect" id="node2" href="class_f_p_g_a.html#a77752bb708e4d7f5e691110e3e2480e7" title="Configure FPGA with the &quot;fpga_bin.h&quot; binary Must be called to initialize the fpga. " alt="" coords="189,5,308,32"/>
<area shape="rect" id="node3" href="class_f_p_g_a_module.html#a43b8f7f1188aa623478aa5fb38d72e3a" title="FPGAModule::FPGAModule" alt="" coords="356,5,543,32"/>
</map>
</div>

</div>
</div>
<a id="a4daf6e0acbe3eac9db30a5b0aa39cfad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4daf6e0acbe3eac9db30a5b0aa39cfad">&#9670;&nbsp;</a></span>set_duty_cycles()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t FPGA::set_duty_cycles </td>
          <td>(</td>
          <td class="paramtype">int16_t *&#160;</td>
          <td class="paramname"><em>duty_cycles</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">size_t&#160;</td>
          <td class="paramname"><em>size</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sets the duty cycles for all motors Also reset the watchdog on the fpga. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">duty_cycles</td><td>5 element array specifying the duty cycle for the specific motor Element 1-4 are drive motors 1-4 Element 5 is the dribbler motor </td></tr>
    <tr><td class="paramname">size</td><td>Number of elements in the array</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>FPGA_READY [7] 1 if fpga ready to run (no errors) WATCHDOG_TRIGGER [6] 0 if watchdog has not triggered yet MOTORS_ENABLED [5] 1 if motors are enabled MOTOR_HAS_ERROR [4:0] 1 to indicate error on specific motor [4] - Dribbler [3] - Drive motor 4 [2] - Drive motor 3 [1] - Drive motor 2 [0] - Drive motor 1</dd></dl>
<p>Returns 0x7F if the MAX_DUTY_CYCLE magnitude is exceeded </p>
<div id="dynsection-10" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-10-trigger" src="closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-10-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-10-content" class="dyncontent" style="display:none;">
<div class="center"><img src="class_f_p_g_a_a4daf6e0acbe3eac9db30a5b0aa39cfad_cgraph.png" border="0" usemap="#class_f_p_g_a_a4daf6e0acbe3eac9db30a5b0aa39cfad_cgraph" alt=""/></div>
<map name="class_f_p_g_a_a4daf6e0acbe3eac9db30a5b0aa39cfad_cgraph" id="class_f_p_g_a_a4daf6e0acbe3eac9db30a5b0aa39cfad_cgraph">
<area shape="rect" id="node2" href="class_f_p_g_a.html#abfd93a2d6b356b3338b598b8d9c1d5b4" title="Bring chipselect low so we can start a transmission. " alt="" coords="222,5,354,32"/>
<area shape="rect" id="node3" href="class_f_p_g_a.html#af55b40be0ecf22fae18ff4c2811c0d46" title="Bring chipselect high so we can end a transmission. " alt="" coords="215,56,361,83"/>
</map>
</div>

</div>
</div>
<a id="af0c136e99ee9117b264291ea7390a7ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0c136e99ee9117b264291ea7390a7ed">&#9670;&nbsp;</a></span>set_duty_get_enc()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t FPGA::set_duty_get_enc </td>
          <td>(</td>
          <td class="paramtype">int16_t *&#160;</td>
          <td class="paramname"><em>duty_cycles</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">size_t&#160;</td>
          <td class="paramname"><em>size_dut</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int16_t *&#160;</td>
          <td class="paramname"><em>enc_deltas</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">size_t&#160;</td>
          <td class="paramname"><em>size_enc</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sets the duty cycles and read the encoders for all motors Also resets the watchdog on the fpga. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">duty_cycles</td><td>5 element array specifying the duty cycle for the specific motor Element 1-4 are drive motors 1-4 Element 5 is the dribbler motor </td></tr>
    <tr><td class="paramname">size_dut</td><td>Number of elements in the array</td></tr>
    <tr><td class="paramname">enc_deltas</td><td>5 element array that will be changed to hold the encoder counts for the 4 drive motors and the delta ticks these correspond to Element 1-4 are the drive motors 1-4 Element 5 is the delta tick </td></tr>
    <tr><td class="paramname">size_enc</td><td>Number of elements in this array</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>FPGA_READY [7] 1 if fpga ready to run (no errors) WATCHDOG_TRIGGER [6] 0 if watchdog has not triggered yet MOTORS_ENABLED [5] 1 if motors are enabled MOTOR_HAS_ERROR [4:0] 1 to indicate error on specific motor [4] - Dribbler [3] - Drive motor 4 [2] - Drive motor 3 [1] - Drive motor 2 [0] - Drive motor 1</dd></dl>
<p>Returns 0x7F if the MAX_DUTY_CYCLE magnitude is exceeded</p>
<dl class="section note"><dt>Note</dt><dd>Both input arrays must be 5 otherwise a array out of bounds condition occurs </dd></dl>
<div id="dynsection-11" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-11-trigger" src="closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-11-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-11-content" class="dyncontent" style="display:none;">
<div class="center"><img src="class_f_p_g_a_af0c136e99ee9117b264291ea7390a7ed_icgraph.png" border="0" usemap="#class_f_p_g_a_af0c136e99ee9117b264291ea7390a7ed_icgraph" alt=""/></div>
<map name="class_f_p_g_a_af0c136e99ee9117b264291ea7390a7ed_icgraph" id="class_f_p_g_a_af0c136e99ee9117b264291ea7390a7ed_icgraph">
<area shape="rect" id="node2" href="class_f_p_g_a_module.html#a8976bbc8ec947bbc9f27d7ebfa47ea8d" title="FPGAModule::entry" alt="" coords="223,5,360,32"/>
</map>
</div>

</div>
</div>
<a id="aaf55a1decbb2783031f56c99a885f54d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf55a1decbb2783031f56c99a885f54d">&#9670;&nbsp;</a></span>watchdog_reset()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t FPGA::watchdog_reset </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Resets the watchdog on the fpga If the watchdog is not reset, the motors stop after some time. </p>
<dl class="section return"><dt>Returns</dt><dd>FPGA_READY [7] 1 if fpga ready to run (no errors) WATCHDOG_TRIGGER [6] 0 if watchdog has not triggered yet MOTORS_ENABLED [5] 1 if motors are enabled MOTOR_HAS_ERROR [4:0] 1 to indicate error on specific motor [4] - Dribbler [3] - Drive motor 4 [2] - Drive motor 3 [1] - Drive motor 2 [0] - Drive motor 1</dd></dl>
<dl class="section note"><dt>Note</dt><dd>Any other command that sets motor duty cycles resets the watchdog as well </dd></dl>

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="a0335b1e6dc2fd18799bc18c7869a9e97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0335b1e6dc2fd18799bc18c7869a9e97">&#9670;&nbsp;</a></span>FPGA_SPI_FREQ</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr int FPGA::FPGA_SPI_FREQ = 100'000</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a1af8cb7f992ab5a18d7a48296493199c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1af8cb7f992ab5a18d7a48296493199c">&#9670;&nbsp;</a></span>MAX_DUTY_CYCLE</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const int16_t FPGA::MAX_DUTY_CYCLE = 511</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>robot/lib/Inc/drivers/<a class="el" href="_f_p_g_a_8hpp_source.html">FPGA.hpp</a></li>
<li>robot/lib/Src/drivers/<a class="el" href="_f_p_g_a_8cpp.html">FPGA.cpp</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="class_f_p_g_a.html">FPGA</a></li>
    <li class="footer">Generated on Mon Feb 3 2020 13:37:32 for GT RoboCup SSL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
