$date
	Fri Nov 12 11:27:27 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 1 ! update_max $end
$var wire 1 " send_order $end
$var wire 1 # check_risk $end
$var reg 1 $ clk $end
$var reg 1 % memwr $end
$var reg 1 & new_max $end
$var reg 1 ' new_order $end
$var reg 1 ( risk_ok $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
0'
0&
0%
0$
x#
x"
x!
$end
#10
0#
0"
0!
1$
#20
1!
1&
0$
#30
1$
#40
0&
1%
0$
#50
0!
1$
#60
1'
0$
#70
1#
1$
#80
1(
0'
0$
#90
0#
1"
1$
#100
0(
0$
#110
0"
1$
#120
1'
0$
#130
1#
1$
#140
1(
0$
#150
1"
1$
#160
0'
0$
#170
0#
1$
#180
0(
0$
#190
0"
1$
#200
0$
