/*
 * stm32f446xx.h
 *
 *  Created on: Nov 28, 2022
 *      Author: fahmad
 */

#ifndef INC_STM32F446XX_H_
#define INC_STM32F446XX_H_

/**
 * base addresses of flash and SRAM memories
 */

// rm0390-*.pdf page 63
#define FLASH_BASEADDR 	0x00000000UL
// rm0390-*.pdf page 62
#define SRAM1_BASEADDR 	0x20000000UL
// rm0390-*.pdf page 62
#define SRAM2_BASEADDR  0x2001C000UL
// rm0390-*.pdf page 62 "System memory"
#define	ROM_BASEADDR	0x1FFF0000UL
#define SRAM 			SRAM1_BASEADDR

/**
 * AHBx and APBx bus peripheral base addresses
 */

// rm0390-*.pdf page 59
#define PERIPH_BASEADDR     0x40000000UL
#define APB1PERIPH_BASEADDR	PERIPH_BASE
#define APB2PERIPH_BASEADDR 0x40010000UL
#define AHB1PERIPH_BASEADDR 0x40020000UL
#define AHB2PERIPH_BASEADDR 0x50000000UL

/**
 * base addresses of peripherals which are hanging on
 * AHB1 bus
 */
#define GPIOA_BASEADDR (AHB1PERIPH_BASEADDR + 0x0000)
#define GPIOB_BASEADDR (AHB1PERIPH_BASEADDR	+ 0x0400)
#define GPIOC_BASEADDR (AHB1PERIPH_BASEADDR	+ 0x0800)
#define GPIOD_BASEADDR (AHB1PERIPH_BASEADDR	+ 0x0C00)
#define GPIOE_BASEADDR (AHB1PERIPH_BASEADDR	+ 0x1000)
#define GPIOF_BASEADDR (AHB1PERIPH_BASEADDR	+ 0x1400)
#define GPIOG_BASEADDR (AHB1PERIPH_BASEADDR	+ 0x1800)
#define GPIOH_BASEADDR (AHB1PERIPH_BASEADDR	+ 0x1C00)

/**
 * base addresses of peripherals which are hanging on APB1 bus
 */
#define I2C1_BASEADDR (APB1PERIPH_BASEADDR + 0x5400)
#define I2C2_BASEADDR (APB1PERIPH_BASEADDR + 0x5800)
#define I2C3_BASEADDR (APB1PERIPH_BASEADDR + 0x5C00)

#define SPI2_BASEADDR (APB1PERIPH_BASEADDR + 0x3800)
#define SPI3_BASEADDR (APB1PERIPH_BASEADDR + 0x3C00)

#define USART2_BASEADDR (APB1PERIPH_BASEADDR + 0x4400)
#define USART3_BASEADDR (APB1PERIPH_BASEADDR + 0x4800)

#define UART4_BASEADDR (APB1PERIPH_BASEADDR + 0x4C00)
#define UART5_BASEADDR (APB1PERIPH_BASEADDR + 0x5000)


/**
 * base addresses of peripherals which are hanging on APB2 bus
 */
#define EXTI_BASEADDR (APB2PERIPH_BASEADDR + 0x3C00)

#define SPI1_BASEADDR (APB2PERIPH_BASEADDR + 0x3000)

#define USART1_BASEADDR (APB2PERIPH_BASEADDR + 0x1000)
#define USART6_BASEADDR (APB2PERIPH_BASEADDR + 0x1400)

#define SYSCFG_BASEADDR (APB2PERIPH_BASEADDR + 0x3800)

#endif /* INC_STM32F446XX_H_ */
