// Seed: 820020792
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output uwire id_4;
  input wire id_3;
  assign module_1.id_6 = 0;
  input wire id_2;
  inout wire id_1;
  parameter id_5 = -1'b0;
  assign id_4 = 1;
endmodule
module module_1 #(
    parameter id_4 = 32'd11
) (
    input tri id_0,
    output tri id_1,
    input supply0 id_2,
    input uwire id_3,
    input uwire _id_4,
    output uwire id_5,
    output wor id_6,
    input supply1 id_7,
    output wire id_8,
    input wire id_9,
    input tri1 id_10,
    output supply1 id_11,
    input tri1 id_12,
    output tri id_13,
    input wand id_14,
    output supply0 id_15,
    output wor id_16,
    input uwire id_17
);
  logic [7:0] id_19;
  wire [-1 : id_4] id_20;
  wire id_21;
  assign id_19[1] = id_14;
  module_0 modCall_1 (
      id_20,
      id_20,
      id_20,
      id_20
  );
endmodule
