[11:20:11.910] <TB0>     INFO: *** Welcome to pxar ***
[11:20:11.910] <TB0>     INFO: *** Today: 2016/06/13
[11:20:11.917] <TB0>     INFO: *** Version: b2a7-dirty
[11:20:11.917] <TB0>     INFO: readRocDacs: /home/silpix5/allTestResults/M-P-3-32_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-P-3-32_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters_C15.dat
[11:20:11.917] <TB0>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-P-3-32_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-P-3-32_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//tbmParameters_C0b.dat
[11:20:11.918] <TB0>     INFO: readMaskFile: /home/silpix5/allTestResults/M-P-3-32_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//defaultMaskFile.dat
[11:20:11.918] <TB0>     INFO: readTrimFile: /home/silpix5/allTestResults/M-P-3-32_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-P-3-32_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//trimParameters_C15.dat
[11:20:11.992] <TB0>     INFO:         clk: 4
[11:20:11.993] <TB0>     INFO:         ctr: 4
[11:20:11.993] <TB0>     INFO:         sda: 19
[11:20:11.993] <TB0>     INFO:         tin: 9
[11:20:11.993] <TB0>     INFO:         level: 15
[11:20:11.993] <TB0>     INFO:         triggerdelay: 0
[11:20:11.993] <TB0>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[11:20:11.993] <TB0>     INFO: Log level: DEBUG
[11:20:11.003] <TB0>     INFO: Found DTB DTB_WWXGRB
[11:20:12.016] <TB0>    QUIET: Connection to board DTB_WWXGRB opened.
[11:20:12.019] <TB0>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    133
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXGRB
MAC address: 40D855118085
Hostname:    pixelDTB133
Comment:     
------------------------------------------------------
[11:20:12.022] <TB0>     INFO: RPC call hashes of host and DTB match: 398089610
[11:20:13.576] <TB0>     INFO: DUT info: 
[11:20:13.576] <TB0>     INFO: The DUT currently contains the following objects:
[11:20:13.576] <TB0>     INFO:  2 TBM Cores tbm08c (2 ON)
[11:20:13.576] <TB0>     INFO: 	TBM Core alpha (0): 7 registers set
[11:20:13.576] <TB0>     INFO: 	TBM Core beta  (1): 7 registers set
[11:20:13.576] <TB0>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[11:20:13.576] <TB0>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[11:20:13.576] <TB0>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[11:20:13.576] <TB0>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[11:20:13.576] <TB0>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[11:20:13.576] <TB0>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[11:20:13.576] <TB0>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[11:20:13.576] <TB0>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[11:20:13.576] <TB0>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[11:20:13.576] <TB0>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[11:20:13.576] <TB0>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[11:20:13.576] <TB0>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[11:20:13.576] <TB0>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[11:20:13.576] <TB0>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[11:20:13.576] <TB0>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[11:20:13.577] <TB0>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[11:20:13.577] <TB0>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[11:20:13.577] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[11:20:13.577] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[11:20:13.577] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[11:20:13.577] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[11:20:13.577] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[11:20:13.577] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[11:20:13.577] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[11:20:13.577] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[11:20:13.577] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[11:20:13.577] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[11:20:13.577] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[11:20:13.577] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[11:20:13.577] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[11:20:13.577] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[11:20:13.577] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[11:20:13.577] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[11:20:13.577] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[11:20:13.577] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[11:20:13.577] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[11:20:13.577] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[11:20:13.577] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[11:20:13.577] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[11:20:13.577] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[11:20:13.577] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[11:20:13.577] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[11:20:13.577] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[11:20:13.577] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[11:20:13.577] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[11:20:13.577] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[11:20:13.577] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[11:20:13.577] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[11:20:13.577] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[11:20:13.577] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[11:20:13.577] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[11:20:13.577] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[11:20:13.577] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[11:20:13.577] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[11:20:13.577] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[11:20:13.577] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[11:20:13.577] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[11:20:13.577] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[11:20:13.577] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[11:20:13.577] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[11:20:13.577] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[11:20:13.577] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[11:20:13.577] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[11:20:13.577] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[11:20:13.577] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[11:20:13.577] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[11:20:13.577] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[11:20:13.577] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[11:20:13.577] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[11:20:13.577] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[11:20:13.577] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[11:20:13.577] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[11:20:13.577] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[11:20:13.577] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[11:20:13.577] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[11:20:13.577] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[11:20:13.577] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[11:20:13.578] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[11:20:13.578] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[11:20:13.578] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[11:20:13.578] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[11:20:13.578] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[11:20:13.578] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[11:20:13.578] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[11:20:13.578] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[11:20:13.578] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[11:20:13.578] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[11:20:13.578] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[11:20:13.578] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[11:20:13.578] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[11:20:13.578] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[11:20:13.578] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[11:20:13.578] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[11:20:13.578] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[11:20:13.578] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[11:20:13.578] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[11:20:13.578] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[11:20:13.578] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[11:20:13.578] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[11:20:13.578] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[11:20:13.578] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[11:20:13.578] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[11:20:13.578] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[11:20:13.578] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[11:20:13.578] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[11:20:13.578] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[11:20:13.578] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[11:20:13.578] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[11:20:13.578] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[11:20:13.578] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[11:20:13.578] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[11:20:13.578] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[11:20:13.578] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[11:20:13.578] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[11:20:13.578] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[11:20:13.578] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[11:20:13.578] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[11:20:13.578] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[11:20:13.578] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[11:20:13.578] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[11:20:13.578] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[11:20:13.578] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[11:20:13.578] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[11:20:13.578] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[11:20:13.578] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[11:20:13.578] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[11:20:13.578] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[11:20:13.578] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[11:20:13.578] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[11:20:13.578] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[11:20:13.578] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[11:20:13.578] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[11:20:13.578] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[11:20:13.578] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[11:20:13.578] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[11:20:13.578] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[11:20:13.578] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[11:20:13.578] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[11:20:13.578] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[11:20:13.578] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[11:20:13.578] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[11:20:13.578] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[11:20:13.578] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[11:20:13.578] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[11:20:13.578] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[11:20:13.578] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[11:20:13.578] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[11:20:13.578] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[11:20:13.578] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[11:20:13.578] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[11:20:13.578] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[11:20:13.578] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[11:20:13.578] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[11:20:13.578] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[11:20:13.578] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[11:20:13.578] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[11:20:13.579] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[11:20:13.579] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[11:20:13.579] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[11:20:13.579] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[11:20:13.579] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[11:20:13.579] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[11:20:13.579] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[11:20:13.579] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[11:20:13.579] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[11:20:13.579] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[11:20:13.579] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[11:20:13.579] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[11:20:13.579] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[11:20:13.579] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[11:20:13.579] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[11:20:13.579] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[11:20:13.579] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[11:20:13.579] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[11:20:13.579] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[11:20:13.579] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[11:20:13.579] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[11:20:13.579] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[11:20:13.579] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[11:20:13.579] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[11:20:13.579] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[11:20:13.579] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[11:20:13.579] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[11:20:13.586] <TB0>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 31178752
[11:20:13.586] <TB0>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x151bf90
[11:20:13.586] <TB0>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x1490770
[11:20:13.586] <TB0>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7fad69d94010
[11:20:13.586] <TB0>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7fad6ffff510
[11:20:13.586] <TB0>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 31244288 fPxarMemory = 0x7fad69d94010
[11:20:13.588] <TB0>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 369.8mA
[11:20:13.589] <TB0>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 457.4mA
[11:20:13.589] <TB0>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 13.4 C
[11:20:13.589] <TB0>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[11:20:13.990] <TB0>     INFO: enter 'restricted' command line mode
[11:20:13.990] <TB0>     INFO: enter test to run
[11:20:13.990] <TB0>     INFO:   test: FPIXTest no parameter change
[11:20:13.990] <TB0>     INFO:   running: fpixtest
[11:20:13.990] <TB0>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[11:20:13.993] <TB0>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[11:20:13.993] <TB0>     INFO: ######################################################################
[11:20:13.993] <TB0>     INFO: PixTestFPIXTest::doTest()
[11:20:13.993] <TB0>     INFO: ######################################################################
[11:20:13.996] <TB0>     INFO: ######################################################################
[11:20:13.996] <TB0>     INFO: PixTestPretest::doTest()
[11:20:13.996] <TB0>     INFO: ######################################################################
[11:20:13.999] <TB0>     INFO:    ----------------------------------------------------------------------
[11:20:13.999] <TB0>     INFO:    PixTestPretest::programROC() 
[11:20:13.999] <TB0>     INFO:    ----------------------------------------------------------------------
[11:20:32.016] <TB0>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[11:20:32.016] <TB0>     INFO: IA differences per ROC:  20.1 17.7 17.7 17.7 16.9 18.5 19.3 18.5 17.7 18.5 20.1 19.3 18.5 18.5 17.7 16.9
[11:20:32.085] <TB0>     INFO:    ----------------------------------------------------------------------
[11:20:32.085] <TB0>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[11:20:32.085] <TB0>     INFO:    ----------------------------------------------------------------------
[11:20:32.188] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 68.5312 mA
[11:20:32.290] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 24.6688 mA
[11:20:32.390] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  75 Ia 23.8687 mA
[11:20:32.491] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 22.2688 mA
[11:20:32.592] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  1 Vana  88 Ia 24.6688 mA
[11:20:32.693] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  2 Vana  85 Ia 23.8687 mA
[11:20:32.795] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 23.0687 mA
[11:20:32.896] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana  84 Ia 23.8687 mA
[11:20:32.997] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 22.2688 mA
[11:20:33.098] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  88 Ia 24.6688 mA
[11:20:33.199] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  2 Vana  85 Ia 24.6688 mA
[11:20:33.300] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  3 Vana  82 Ia 23.8687 mA
[11:20:33.401] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 21.4688 mA
[11:20:33.502] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  93 Ia 24.6688 mA
[11:20:33.603] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  2 Vana  90 Ia 23.8687 mA
[11:20:33.704] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 23.0687 mA
[11:20:33.804] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  84 Ia 23.8687 mA
[11:20:33.906] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 23.8687 mA
[11:20:34.007] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 23.8687 mA
[11:20:34.108] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 23.0687 mA
[11:20:34.209] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  84 Ia 23.8687 mA
[11:20:34.312] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 23.0687 mA
[11:20:34.413] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  84 Ia 25.4688 mA
[11:20:34.516] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  2 Vana  76 Ia 22.2688 mA
[11:20:34.617] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  3 Vana  86 Ia 25.4688 mA
[11:20:34.718] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  4 Vana  78 Ia 23.8687 mA
[11:20:34.823] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 25.4688 mA
[11:20:34.929] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  70 Ia 23.8687 mA
[11:20:35.031] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 23.8687 mA
[11:20:35.132] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 23.8687 mA
[11:20:35.234] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 22.2688 mA
[11:20:35.335] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  88 Ia 24.6688 mA
[11:20:35.438] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  2 Vana  85 Ia 24.6688 mA
[11:20:35.539] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  3 Vana  82 Ia 23.8687 mA
[11:20:35.640] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 22.2688 mA
[11:20:35.741] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  88 Ia 24.6688 mA
[11:20:35.842] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  2 Vana  85 Ia 23.8687 mA
[11:20:35.947] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 21.4688 mA
[11:20:36.048] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  93 Ia 24.6688 mA
[11:20:36.149] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  2 Vana  90 Ia 23.8687 mA
[11:20:36.177] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  75
[11:20:36.178] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  85
[11:20:36.178] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  84
[11:20:36.178] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  82
[11:20:36.178] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  90
[11:20:36.179] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  84
[11:20:36.179] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  78
[11:20:36.179] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  78
[11:20:36.179] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  84
[11:20:36.179] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  78
[11:20:36.179] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  70
[11:20:36.179] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  78
[11:20:36.179] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  78
[11:20:36.180] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  82
[11:20:36.180] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  85
[11:20:36.180] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  90
[11:20:38.015] <TB0>     INFO: PixTestPretest::setVana() done, Module Ia 385.9 mA = 24.1188 mA/ROC
[11:20:38.015] <TB0>     INFO: i(loss) [mA/ROC]:     19.3  20.1  19.3  19.3  19.3  20.1  19.3  18.5  19.3  18.5  18.5  18.5  19.3  19.3  19.3  20.1
[11:20:38.049] <TB0>     INFO:    ----------------------------------------------------------------------
[11:20:38.049] <TB0>     INFO:    PixTestPretest::findWorkingPixel()
[11:20:38.050] <TB0>     INFO:    ----------------------------------------------------------------------
[11:20:38.191] <TB0>     INFO: Expecting 231680 events.
[11:20:46.356] <TB0>     INFO: 231680 events read in total (7448ms).
[11:20:46.512] <TB0>     INFO: Test took 8460ms.
[11:20:46.712] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 102 and Delta(CalDel) = 59
[11:20:46.716] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 108 and Delta(CalDel) = 55
[11:20:46.719] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 94 and Delta(CalDel) = 60
[11:20:46.723] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 80 and Delta(CalDel) = 59
[11:20:46.727] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 90 and Delta(CalDel) = 55
[11:20:46.730] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 96 and Delta(CalDel) = 61
[11:20:46.734] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 105 and Delta(CalDel) = 59
[11:20:46.737] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 100 and Delta(CalDel) = 61
[11:20:46.742] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 101 and Delta(CalDel) = 63
[11:20:46.746] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 89 and Delta(CalDel) = 62
[11:20:46.749] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 88 and Delta(CalDel) = 61
[11:20:46.753] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 103 and Delta(CalDel) = 63
[11:20:46.757] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 100 and Delta(CalDel) = 62
[11:20:46.761] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 89 and Delta(CalDel) = 63
[11:20:46.764] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 95 and Delta(CalDel) = 61
[11:20:46.768] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 107 and Delta(CalDel) = 59
[11:20:46.814] <TB0>     INFO: Found working pixel in all ROCs: col/row = 12/22
[11:20:46.847] <TB0>     INFO:    ----------------------------------------------------------------------
[11:20:46.847] <TB0>     INFO:    PixTestPretest::setVthrCompCalDel()
[11:20:46.847] <TB0>     INFO:    ----------------------------------------------------------------------
[11:20:46.984] <TB0>     INFO: Expecting 231680 events.
[11:20:55.112] <TB0>     INFO: 231680 events read in total (7413ms).
[11:20:55.118] <TB0>     INFO: Test took 8266ms.
[11:20:55.141] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 119 +/- 28
[11:20:55.456] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 125 +/- 28.5
[11:20:55.459] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 140 +/- 29.5
[11:20:55.463] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 135 +/- 28.5
[11:20:55.467] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 116 +/- 28
[11:20:55.470] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 136 +/- 30
[11:20:55.476] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 120 +/- 29
[11:20:55.480] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 151 +/- 30
[11:20:55.484] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 148 +/- 31
[11:20:55.488] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 142 +/- 31
[11:20:55.492] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 140 +/- 30.5
[11:20:55.495] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 144 +/- 31
[11:20:55.499] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 147 +/- 31
[11:20:55.503] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 146 +/- 31
[11:20:55.508] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 140 +/- 30
[11:20:55.511] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 127 +/- 30
[11:20:55.552] <TB0>     INFO: PixTestPretest::setVthrCompCalDel() done
[11:20:55.552] <TB0>     INFO: CalDel:      119   125   140   135   116   136   120   151   148   142   140   144   147   146   140   127
[11:20:55.552] <TB0>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[11:20:55.556] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-32_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters_C0.dat
[11:20:55.557] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-32_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters_C1.dat
[11:20:55.557] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-32_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters_C2.dat
[11:20:55.557] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-32_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters_C3.dat
[11:20:55.557] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-32_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters_C4.dat
[11:20:55.557] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-32_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters_C5.dat
[11:20:55.557] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-32_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters_C6.dat
[11:20:55.557] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-32_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters_C7.dat
[11:20:55.557] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-32_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters_C8.dat
[11:20:55.558] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-32_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters_C9.dat
[11:20:55.558] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-32_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters_C10.dat
[11:20:55.558] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-32_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters_C11.dat
[11:20:55.558] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-32_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters_C12.dat
[11:20:55.558] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-32_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters_C13.dat
[11:20:55.558] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-32_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters_C14.dat
[11:20:55.558] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-32_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters_C15.dat
[11:20:55.558] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-3-32_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//tbmParameters_C0a.dat
[11:20:55.558] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-3-32_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//tbmParameters_C0b.dat
[11:20:55.558] <TB0>     INFO: PixTestPretest::doTest() done, duration: 41 seconds
[11:20:55.558] <TB0>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[11:20:55.647] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[11:20:55.647] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[11:20:55.647] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[11:20:55.647] <TB0>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[11:20:55.655] <TB0>     INFO: ######################################################################
[11:20:55.655] <TB0>     INFO: PixTestTiming::doTest()
[11:20:55.655] <TB0>     INFO: ######################################################################
[11:20:55.655] <TB0>     INFO:    ----------------------------------------------------------------------
[11:20:55.655] <TB0>     INFO:    PixTestTiming::TBMPhaseScan()
[11:20:55.655] <TB0>     INFO:    ----------------------------------------------------------------------
[11:20:55.655] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[11:20:57.553] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[11:20:59.826] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[11:21:02.101] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[11:21:04.374] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[11:21:06.649] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[11:21:08.932] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[11:21:11.215] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[11:21:13.493] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[11:21:15.770] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[11:21:18.043] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[11:21:20.319] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[11:21:22.593] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[11:21:24.866] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[11:21:27.139] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[11:21:29.415] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[11:21:31.698] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[11:21:33.223] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[11:21:34.742] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[11:21:36.261] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[11:21:37.782] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[11:21:39.302] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[11:21:40.822] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[11:21:42.342] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[11:21:43.862] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[11:21:45.384] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[11:21:48.606] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[11:21:52.010] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[11:21:55.046] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[11:21:58.260] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[11:22:01.660] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[11:22:05.065] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[11:22:08.300] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[11:22:09.821] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[11:22:11.354] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[11:22:12.876] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[11:22:14.406] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[11:22:19.499] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[11:22:21.026] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[11:22:22.547] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[11:22:24.075] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[11:22:26.351] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[11:22:28.633] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[11:22:30.907] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[11:22:33.186] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[11:22:35.467] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[11:22:37.743] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[11:22:40.015] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[11:22:42.288] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[11:22:44.563] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[11:22:46.836] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[11:22:49.109] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[11:22:51.385] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[11:22:53.659] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[11:22:58.751] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[11:23:01.024] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[11:23:03.298] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[11:23:05.571] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[11:23:07.845] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[11:23:10.119] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[11:23:12.393] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[11:23:14.667] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[11:23:16.943] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[11:23:19.219] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[11:23:21.493] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[11:23:23.768] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[11:23:26.041] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[11:23:28.315] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[11:23:30.589] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[11:23:32.862] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[11:23:35.139] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[11:23:37.414] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[11:23:39.686] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[11:23:41.961] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[11:23:44.239] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[11:23:46.512] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[11:23:48.795] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[11:23:51.068] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[11:23:53.346] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[11:23:55.627] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[11:23:57.899] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[11:24:03.387] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[11:24:04.914] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[11:24:06.433] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[11:24:08.147] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[11:24:09.675] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[11:24:11.196] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[11:24:12.716] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[11:24:14.235] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[11:24:15.757] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[11:24:17.281] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[11:24:18.807] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[11:24:20.325] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[11:24:21.847] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[11:24:23.368] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[11:24:24.890] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[11:24:26.413] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[11:24:27.935] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[11:24:29.467] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[11:24:30.989] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[11:24:32.510] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[11:24:46.535] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[11:24:48.057] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[11:24:49.579] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[11:24:51.101] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[11:24:53.374] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[11:24:55.647] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[11:24:57.922] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[11:25:00.195] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[11:25:02.469] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[11:25:04.745] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[11:25:07.018] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[11:25:09.291] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[11:25:11.565] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[11:25:13.838] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[11:25:16.113] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[11:25:18.386] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[11:25:20.659] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[11:25:35.373] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[11:25:37.646] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[11:25:39.921] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[11:25:42.193] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[11:25:44.470] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[11:25:46.744] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[11:25:49.021] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[11:25:51.294] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[11:25:53.568] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[11:25:55.841] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[11:25:58.499] <TB0>     INFO: TBM Phase Settings: 228
[11:25:58.499] <TB0>     INFO: 400MHz Phase: 1
[11:25:58.499] <TB0>     INFO: 160MHz Phase: 7
[11:25:58.499] <TB0>     INFO: Functional Phase Area: 5
[11:25:58.502] <TB0>     INFO: Test took 302847 ms.
[11:25:58.502] <TB0>     INFO: PixTestTiming::TBMPhaseScan() done.
[11:25:58.502] <TB0>     INFO:    ----------------------------------------------------------------------
[11:25:58.502] <TB0>     INFO:    PixTestTiming::ROCDelayScan()
[11:25:58.502] <TB0>     INFO:    ----------------------------------------------------------------------
[11:25:58.502] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[11:25:59.644] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[11:26:01.539] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[11:26:03.435] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[11:26:05.331] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[11:26:07.227] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[11:26:09.122] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[11:26:11.018] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[11:26:14.796] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[11:26:17.959] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[11:26:21.643] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[11:26:24.105] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[11:26:26.565] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[11:26:30.834] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[11:26:35.298] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[11:26:38.452] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[11:26:42.199] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[11:26:43.728] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[11:26:45.252] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[11:26:47.535] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[11:26:49.843] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[11:26:52.116] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[11:26:54.391] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[11:26:56.665] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[11:26:58.186] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[11:26:59.708] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[11:27:01.228] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[11:27:03.504] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[11:27:05.780] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[11:27:08.053] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[11:27:10.326] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[11:27:12.600] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[11:27:14.120] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[11:27:15.639] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[11:27:17.348] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[11:27:19.621] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[11:27:21.904] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[11:27:24.177] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[11:27:26.451] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[11:27:28.725] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[11:27:30.245] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[11:27:31.768] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[11:27:33.290] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[11:27:35.564] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[11:27:37.839] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[11:27:40.120] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[11:27:42.396] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[11:27:44.669] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[11:27:46.191] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[11:27:47.711] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[11:27:49.231] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[11:27:51.505] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[11:27:53.778] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[11:27:56.051] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[11:27:58.325] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[11:28:00.602] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[11:28:02.124] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[11:28:03.644] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[11:28:05.356] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[11:28:06.875] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[11:28:08.396] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[11:28:09.916] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[11:28:11.437] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[11:28:12.957] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[11:28:14.859] <TB0>     INFO: ROC Delay Settings: 228
[11:28:14.859] <TB0>     INFO: ROC Header-Trailer/Token Delay: 11
[11:28:14.859] <TB0>     INFO: ROC Port 0 Delay: 4
[11:28:14.859] <TB0>     INFO: ROC Port 1 Delay: 4
[11:28:14.859] <TB0>     INFO: Functional ROC Area: 5
[11:28:14.863] <TB0>     INFO: Test took 136361 ms.
[11:28:14.863] <TB0>     INFO: PixTestTiming::ROCDelayScan() done.
[11:28:14.863] <TB0>     INFO:    ----------------------------------------------------------------------
[11:28:14.863] <TB0>     INFO:    PixTestTiming::TimingTest()
[11:28:14.863] <TB0>     INFO:    ----------------------------------------------------------------------
[11:28:15.002] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 80c0 4838 4838 4838 4838 4839 4839 4838 4839 e062 c000 a101 80c0 4838 4838 4838 4839 4839 4839 4839 4839 e062 c000 
[11:28:15.002] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8000 4838 4838 4839 4839 4838 4838 4838 4839 e022 c000 a102 8000 4838 4838 4839 4838 4838 4838 4839 4839 e022 c000 
[11:28:15.002] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 8040 4838 4839 4838 4839 4838 4839 4838 4839 e022 c000 a103 8040 4838 4839 4838 4838 4838 4839 4838 4839 e022 c000 
[11:28:15.002] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[11:28:30.325] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:28:30.325] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[11:28:44.547] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:28:44.547] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[11:28:58.670] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:28:58.670] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[11:29:12.878] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:29:12.878] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[11:29:27.041] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:29:27.042] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[11:29:41.120] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:29:41.120] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[11:29:55.525] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:29:55.526] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[11:30:10.206] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:30:10.206] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[11:30:24.615] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:30:24.615] <TB0>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[11:30:38.965] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:30:39.343] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:30:39.355] <TB0>     INFO: Decoding statistics:
[11:30:39.355] <TB0>     INFO:   General information:
[11:30:39.355] <TB0>     INFO: 	 16bit words read:         240000000
[11:30:39.355] <TB0>     INFO: 	 valid events total:       20000000
[11:30:39.355] <TB0>     INFO: 	 empty events:             20000000
[11:30:39.355] <TB0>     INFO: 	 valid events with pixels: 0
[11:30:39.355] <TB0>     INFO: 	 valid pixel hits:         0
[11:30:39.355] <TB0>     INFO:   Event errors: 	           0
[11:30:39.355] <TB0>     INFO: 	 start marker:             0
[11:30:39.355] <TB0>     INFO: 	 stop marker:              0
[11:30:39.356] <TB0>     INFO: 	 overflow:                 0
[11:30:39.356] <TB0>     INFO: 	 invalid 5bit words:       0
[11:30:39.356] <TB0>     INFO: 	 invalid XOR eye diagram:  0
[11:30:39.356] <TB0>     INFO:   TBM errors: 		           0
[11:30:39.356] <TB0>     INFO: 	 flawed TBM headers:       0
[11:30:39.356] <TB0>     INFO: 	 flawed TBM trailers:      0
[11:30:39.356] <TB0>     INFO: 	 event ID mismatches:      0
[11:30:39.356] <TB0>     INFO:   ROC errors: 		           0
[11:30:39.356] <TB0>     INFO: 	 missing ROC header(s):    0
[11:30:39.356] <TB0>     INFO: 	 misplaced readback start: 0
[11:30:39.356] <TB0>     INFO:   Pixel decoding errors:	   0
[11:30:39.356] <TB0>     INFO: 	 pixel data incomplete:    0
[11:30:39.356] <TB0>     INFO: 	 pixel address:            0
[11:30:39.356] <TB0>     INFO: 	 pulse height fill bit:    0
[11:30:39.356] <TB0>     INFO: 	 buffer corruption:        0
[11:30:39.356] <TB0>     INFO:    ----------------------------------------------------------------------
[11:30:39.356] <TB0>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[11:30:39.356] <TB0>     INFO:    ----------------------------------------------------------------------
[11:30:39.356] <TB0>     INFO:    ----------------------------------------------------------------------
[11:30:39.356] <TB0>     INFO:    Read back bit status: 1
[11:30:39.356] <TB0>     INFO:    ----------------------------------------------------------------------
[11:30:39.356] <TB0>     INFO:    ----------------------------------------------------------------------
[11:30:39.356] <TB0>     INFO:    Timings are good!
[11:30:39.356] <TB0>     INFO:    ----------------------------------------------------------------------
[11:30:39.356] <TB0>     INFO: Test took 144493 ms.
[11:30:39.356] <TB0>     INFO: PixTestTiming::TimingTest() done.
[11:30:39.356] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-3-32_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//tbmParameters_C0a.dat
[11:30:39.356] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-3-32_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//tbmParameters_C0b.dat
[11:30:39.356] <TB0>     INFO: PixTestTiming::doTest took 583709 ms.
[11:30:39.356] <TB0>     INFO: PixTestTiming::doTest() done
[11:30:39.356] <TB0>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[11:30:39.357] <TB0>     INFO: Write out TBMPhaseScan_0_V0
[11:30:39.357] <TB0>     INFO: Write out TBMPhaseScan_1_V0
[11:30:39.357] <TB0>     INFO: Write out CombinedTBMPhaseScan_V0
[11:30:39.357] <TB0>     INFO: Write out ROCDelayScan3_V0
[11:30:39.357] <TB0>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[11:30:39.357] <TB0>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[11:30:39.711] <TB0>     INFO: ######################################################################
[11:30:39.711] <TB0>     INFO: PixTestAlive::doTest()
[11:30:39.711] <TB0>     INFO: ######################################################################
[11:30:39.713] <TB0>     INFO:    ----------------------------------------------------------------------
[11:30:39.714] <TB0>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[11:30:39.714] <TB0>     INFO:    ----------------------------------------------------------------------
[11:30:39.717] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[11:30:40.061] <TB0>     INFO: Expecting 41600 events.
[11:30:44.166] <TB0>     INFO: 41600 events read in total (3390ms).
[11:30:44.166] <TB0>     INFO: Test took 4449ms.
[11:30:44.174] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:30:44.174] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[11:30:44.174] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[11:30:44.550] <TB0>     INFO: PixTestAlive::aliveTest() done
[11:30:44.550] <TB0>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[11:30:44.551] <TB0>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[11:30:44.555] <TB0>     INFO:    ----------------------------------------------------------------------
[11:30:44.555] <TB0>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[11:30:44.555] <TB0>     INFO:    ----------------------------------------------------------------------
[11:30:44.556] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[11:30:44.899] <TB0>     INFO: Expecting 41600 events.
[11:30:47.889] <TB0>     INFO: 41600 events read in total (2275ms).
[11:30:47.889] <TB0>     INFO: Test took 3333ms.
[11:30:47.889] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:30:47.889] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[11:30:47.889] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[11:30:47.890] <TB0>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[11:30:48.294] <TB0>     INFO: PixTestAlive::maskTest() done
[11:30:48.294] <TB0>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[11:30:48.297] <TB0>     INFO:    ----------------------------------------------------------------------
[11:30:48.297] <TB0>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[11:30:48.297] <TB0>     INFO:    ----------------------------------------------------------------------
[11:30:48.299] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[11:30:48.655] <TB0>     INFO: Expecting 41600 events.
[11:30:52.786] <TB0>     INFO: 41600 events read in total (3416ms).
[11:30:52.786] <TB0>     INFO: Test took 4487ms.
[11:30:52.794] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:30:52.794] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[11:30:52.794] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[11:30:53.174] <TB0>     INFO: PixTestAlive::addressDecodingTest() done
[11:30:53.174] <TB0>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[11:30:53.174] <TB0>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[11:30:53.174] <TB0>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[11:30:53.183] <TB0>     INFO: ######################################################################
[11:30:53.183] <TB0>     INFO: PixTestTrim::doTest()
[11:30:53.183] <TB0>     INFO: ######################################################################
[11:30:53.188] <TB0>     INFO:    ----------------------------------------------------------------------
[11:30:53.188] <TB0>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[11:30:53.188] <TB0>     INFO:    ----------------------------------------------------------------------
[11:30:53.266] <TB0>     INFO: ---> VthrComp thr map (minimal VthrComp)
[11:30:53.266] <TB0>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[11:30:53.314] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[11:30:53.314] <TB0>     INFO:     run 1 of 1
[11:30:53.314] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:30:53.657] <TB0>     INFO: Expecting 5025280 events.
[11:31:38.280] <TB0>     INFO: 1351016 events read in total (43908ms).
[11:32:21.877] <TB0>     INFO: 2684832 events read in total (87505ms).
[11:33:07.059] <TB0>     INFO: 4027512 events read in total (132688ms).
[11:33:43.080] <TB0>     INFO: 5025280 events read in total (168708ms).
[11:33:43.129] <TB0>     INFO: Test took 169815ms.
[11:33:43.192] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:33:43.357] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:33:44.873] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:33:46.306] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:33:47.704] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:33:49.083] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:33:50.456] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:33:51.871] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:33:53.340] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:33:54.732] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:33:56.157] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:33:57.525] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:33:58.885] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:34:00.232] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:34:01.637] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:34:02.990] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:34:04.322] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:34:05.767] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 175915008
[11:34:05.780] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 104.213 minThrLimit = 104.205 minThrNLimit = 137.518 -> result = 104.213 -> 104
[11:34:05.781] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.48 minThrLimit = 94.449 minThrNLimit = 123.259 -> result = 94.48 -> 94
[11:34:05.781] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.8824 minThrLimit = 94.8812 minThrNLimit = 121.894 -> result = 94.8824 -> 94
[11:34:05.782] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.7253 minThrLimit = 88.7027 minThrNLimit = 115.273 -> result = 88.7253 -> 88
[11:34:05.782] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.9048 minThrLimit = 86.9011 minThrNLimit = 115.3 -> result = 86.9048 -> 86
[11:34:05.783] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.4029 minThrLimit = 92.3472 minThrNLimit = 123.9 -> result = 92.4029 -> 92
[11:34:05.784] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.752 minThrLimit = 102.749 minThrNLimit = 135.941 -> result = 102.752 -> 102
[11:34:05.784] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.0553 minThrLimit = 91.0374 minThrNLimit = 118.241 -> result = 91.0553 -> 91
[11:34:05.784] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.7572 minThrLimit = 97.7391 minThrNLimit = 122.575 -> result = 97.7572 -> 97
[11:34:05.785] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.8493 minThrLimit = 91.8154 minThrNLimit = 117.661 -> result = 91.8493 -> 91
[11:34:05.785] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.5476 minThrLimit = 93.4861 minThrNLimit = 118.37 -> result = 93.5476 -> 93
[11:34:05.786] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.4114 minThrLimit = 88.3592 minThrNLimit = 110.315 -> result = 88.4114 -> 88
[11:34:05.786] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.2109 minThrLimit = 99.2079 minThrNLimit = 124.265 -> result = 99.2109 -> 99
[11:34:05.787] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.722 minThrLimit = 89.7217 minThrNLimit = 112.981 -> result = 89.722 -> 89
[11:34:05.787] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.844 minThrLimit = 91.8135 minThrNLimit = 113.648 -> result = 91.844 -> 91
[11:34:05.787] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 104.926 minThrLimit = 104.893 minThrNLimit = 130.241 -> result = 104.926 -> 104
[11:34:05.787] <TB0>     INFO: ROC 0 VthrComp = 104
[11:34:05.788] <TB0>     INFO: ROC 1 VthrComp = 94
[11:34:05.788] <TB0>     INFO: ROC 2 VthrComp = 94
[11:34:05.788] <TB0>     INFO: ROC 3 VthrComp = 88
[11:34:05.788] <TB0>     INFO: ROC 4 VthrComp = 86
[11:34:05.788] <TB0>     INFO: ROC 5 VthrComp = 92
[11:34:05.788] <TB0>     INFO: ROC 6 VthrComp = 102
[11:34:05.789] <TB0>     INFO: ROC 7 VthrComp = 91
[11:34:05.789] <TB0>     INFO: ROC 8 VthrComp = 97
[11:34:05.789] <TB0>     INFO: ROC 9 VthrComp = 91
[11:34:05.789] <TB0>     INFO: ROC 10 VthrComp = 93
[11:34:05.789] <TB0>     INFO: ROC 11 VthrComp = 88
[11:34:05.790] <TB0>     INFO: ROC 12 VthrComp = 99
[11:34:05.790] <TB0>     INFO: ROC 13 VthrComp = 89
[11:34:05.790] <TB0>     INFO: ROC 14 VthrComp = 91
[11:34:05.790] <TB0>     INFO: ROC 15 VthrComp = 104
[11:34:05.790] <TB0>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[11:34:05.790] <TB0>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[11:34:05.811] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[11:34:05.812] <TB0>     INFO:     run 1 of 1
[11:34:05.812] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:34:06.164] <TB0>     INFO: Expecting 5025280 events.
[11:34:41.927] <TB0>     INFO: 881736 events read in total (35048ms).
[11:35:18.755] <TB0>     INFO: 1762168 events read in total (71876ms).
[11:35:54.222] <TB0>     INFO: 2642512 events read in total (107343ms).
[11:36:30.385] <TB0>     INFO: 3514936 events read in total (143506ms).
[11:37:06.719] <TB0>     INFO: 4384016 events read in total (179840ms).
[11:37:36.755] <TB0>     INFO: 5025280 events read in total (209876ms).
[11:37:36.834] <TB0>     INFO: Test took 211022ms.
[11:37:37.016] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:37:37.415] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:37:38.995] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:37:40.554] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:37:42.119] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:37:43.673] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:37:45.232] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:37:46.782] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:37:48.348] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:37:49.896] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:37:51.463] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:37:53.033] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:37:54.625] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:37:56.274] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:37:57.907] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:37:59.563] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:38:01.209] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:38:02.905] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 278077440
[11:38:02.908] <TB0>     INFO:    roc 0 with ID = 0  has maximal Vcal 55.9968 for pixel 22/5 mean/min/max = 45.141/34.2452/56.0367
[11:38:02.909] <TB0>     INFO:    roc 1 with ID = 1  has maximal Vcal 55.8584 for pixel 16/19 mean/min/max = 44.5098/32.8602/56.1594
[11:38:02.909] <TB0>     INFO:    roc 2 with ID = 2  has maximal Vcal 54.5515 for pixel 22/79 mean/min/max = 44.1366/33.5922/54.681
[11:38:02.910] <TB0>     INFO:    roc 3 with ID = 3  has maximal Vcal 55.9612 for pixel 3/37 mean/min/max = 45.1649/34.201/56.1288
[11:38:02.910] <TB0>     INFO:    roc 4 with ID = 4  has maximal Vcal 53.5158 for pixel 17/10 mean/min/max = 43.5108/32.9158/54.1058
[11:38:02.911] <TB0>     INFO:    roc 5 with ID = 5  has maximal Vcal 53.6076 for pixel 25/9 mean/min/max = 44.0733/33.7469/54.3998
[11:38:02.911] <TB0>     INFO:    roc 6 with ID = 6  has maximal Vcal 53.5332 for pixel 13/1 mean/min/max = 43.4812/32.6438/54.3186
[11:38:02.911] <TB0>     INFO:    roc 7 with ID = 7  has maximal Vcal 55.3811 for pixel 2/18 mean/min/max = 44.5065/33.5552/55.4579
[11:38:02.912] <TB0>     INFO:    roc 8 with ID = 8  has maximal Vcal 55.2636 for pixel 26/79 mean/min/max = 43.949/32.4464/55.4516
[11:38:02.912] <TB0>     INFO:    roc 9 with ID = 9  has maximal Vcal 56.7705 for pixel 2/6 mean/min/max = 45.1832/33.5413/56.8251
[11:38:02.913] <TB0>     INFO:    roc 10 with ID = 10  has maximal Vcal 54.4448 for pixel 0/2 mean/min/max = 44.2973/34.0338/54.5609
[11:38:02.913] <TB0>     INFO:    roc 11 with ID = 11  has maximal Vcal 58.5124 for pixel 1/4 mean/min/max = 46.0415/33.5074/58.5757
[11:38:02.914] <TB0>     INFO:    roc 12 with ID = 12  has maximal Vcal 55.4346 for pixel 12/1 mean/min/max = 43.536/31.36/55.712
[11:38:02.914] <TB0>     INFO:    roc 13 with ID = 13  has maximal Vcal 64.0257 for pixel 2/58 mean/min/max = 48.0747/32.1169/64.0326
[11:38:02.915] <TB0>     INFO:    roc 14 with ID = 14  has maximal Vcal 56.2559 for pixel 51/78 mean/min/max = 45.3855/34.4497/56.3212
[11:38:02.915] <TB0>     INFO:    roc 15 with ID = 15  has maximal Vcal 63.2339 for pixel 20/5 mean/min/max = 48.5881/33.8821/63.294
[11:38:02.915] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:38:03.051] <TB0>     INFO: Expecting 411648 events.
[11:38:11.506] <TB0>     INFO: 411648 events read in total (7732ms).
[11:38:11.513] <TB0>     INFO: Expecting 411648 events.
[11:38:19.331] <TB0>     INFO: 411648 events read in total (7156ms).
[11:38:19.341] <TB0>     INFO: Expecting 411648 events.
[11:38:27.077] <TB0>     INFO: 411648 events read in total (7081ms).
[11:38:27.090] <TB0>     INFO: Expecting 411648 events.
[11:38:34.891] <TB0>     INFO: 411648 events read in total (7141ms).
[11:38:34.906] <TB0>     INFO: Expecting 411648 events.
[11:38:42.721] <TB0>     INFO: 411648 events read in total (7164ms).
[11:38:42.740] <TB0>     INFO: Expecting 411648 events.
[11:38:50.839] <TB0>     INFO: 411648 events read in total (7453ms).
[11:38:50.860] <TB0>     INFO: Expecting 411648 events.
[11:38:59.115] <TB0>     INFO: 411648 events read in total (7613ms).
[11:38:59.138] <TB0>     INFO: Expecting 411648 events.
[11:39:07.059] <TB0>     INFO: 411648 events read in total (7278ms).
[11:39:07.084] <TB0>     INFO: Expecting 411648 events.
[11:39:14.951] <TB0>     INFO: 411648 events read in total (7225ms).
[11:39:14.979] <TB0>     INFO: Expecting 411648 events.
[11:39:22.936] <TB0>     INFO: 411648 events read in total (7312ms).
[11:39:22.967] <TB0>     INFO: Expecting 411648 events.
[11:39:30.935] <TB0>     INFO: 411648 events read in total (7326ms).
[11:39:30.970] <TB0>     INFO: Expecting 411648 events.
[11:39:38.813] <TB0>     INFO: 411648 events read in total (7206ms).
[11:39:38.849] <TB0>     INFO: Expecting 411648 events.
[11:39:46.671] <TB0>     INFO: 411648 events read in total (7185ms).
[11:39:46.709] <TB0>     INFO: Expecting 411648 events.
[11:39:54.951] <TB0>     INFO: 411648 events read in total (7603ms).
[11:39:54.993] <TB0>     INFO: Expecting 411648 events.
[11:40:02.831] <TB0>     INFO: 411648 events read in total (7213ms).
[11:40:02.879] <TB0>     INFO: Expecting 411648 events.
[11:40:10.895] <TB0>     INFO: 411648 events read in total (7391ms).
[11:40:10.940] <TB0>     INFO: Test took 128025ms.
[11:40:11.474] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6835 < 35 for itrim+1 = 104; old thr = 34.3865 ... break
[11:40:11.527] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0189 < 35 for itrim = 113; old thr = 34.8121 ... break
[11:40:11.566] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.9055 < 35 for itrim+1 = 100; old thr = 34.4573 ... break
[11:40:11.612] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.0155 < 35 for itrim+1 = 109; old thr = 34.9866 ... break
[11:40:11.660] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.454 < 35 for itrim+1 = 105; old thr = 34.932 ... break
[11:40:11.717] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4598 < 35 for itrim+1 = 101; old thr = 34.832 ... break
[11:40:11.766] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4128 < 35 for itrim+1 = 101; old thr = 34.6947 ... break
[11:40:11.811] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1525 < 35 for itrim = 102; old thr = 32.6739 ... break
[11:40:11.852] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2793 < 35 for itrim = 99; old thr = 34.4523 ... break
[11:40:11.888] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0545 < 35 for itrim = 100; old thr = 34.1016 ... break
[11:40:11.926] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.9972 < 35 for itrim+1 = 96; old thr = 34.6711 ... break
[11:40:11.962] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5011 < 35 for itrim+1 = 102; old thr = 34.753 ... break
[11:40:11.996] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.635 < 35 for itrim = 88; old thr = 34.001 ... break
[11:40:12.032] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0683 < 35 for itrim = 125; old thr = 34.2922 ... break
[11:40:12.070] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1229 < 35 for itrim = 103; old thr = 34.3754 ... break
[11:40:12.104] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1925 < 35 for itrim = 120; old thr = 33.9558 ... break
[11:40:12.179] <TB0>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[11:40:12.190] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[11:40:12.190] <TB0>     INFO:     run 1 of 1
[11:40:12.190] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:40:12.534] <TB0>     INFO: Expecting 5025280 events.
[11:40:48.741] <TB0>     INFO: 869904 events read in total (35491ms).
[11:41:24.425] <TB0>     INFO: 1738560 events read in total (71175ms).
[11:42:00.753] <TB0>     INFO: 2607536 events read in total (107504ms).
[11:42:37.245] <TB0>     INFO: 3467504 events read in total (143995ms).
[11:43:13.463] <TB0>     INFO: 4322312 events read in total (180213ms).
[11:43:48.032] <TB0>     INFO: 5025280 events read in total (214782ms).
[11:43:48.122] <TB0>     INFO: Test took 215932ms.
[11:43:48.318] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:43:48.766] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:43:50.304] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:43:51.819] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:43:53.336] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:43:54.840] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:43:56.318] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:43:57.807] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:43:59.291] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:44:00.784] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:44:02.286] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:44:03.817] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:44:05.314] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:44:06.834] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:44:08.354] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:44:09.879] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:44:11.424] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:44:12.991] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 326594560
[11:44:12.993] <TB0>     INFO: ---> TrimStepCorr4 extremal thresholds: 10.088025 .. 59.240964
[11:44:13.073] <TB0>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 0 .. 69 (-1/-1) hits flags = 528 (plus default)
[11:44:13.085] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[11:44:13.085] <TB0>     INFO:     run 1 of 1
[11:44:13.085] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:44:13.437] <TB0>     INFO: Expecting 2329600 events.
[11:44:53.952] <TB0>     INFO: 1089936 events read in total (39789ms).
[11:45:34.079] <TB0>     INFO: 2166128 events read in total (79916ms).
[11:45:40.834] <TB0>     INFO: 2329600 events read in total (86671ms).
[11:45:40.856] <TB0>     INFO: Test took 87771ms.
[11:45:40.911] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:45:41.052] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:45:42.168] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:45:43.265] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:45:44.425] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:45:45.575] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:45:46.725] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:45:47.869] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:45:49.023] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:45:50.175] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:45:51.324] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:45:52.467] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:45:53.614] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:45:54.759] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:45:55.916] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:45:57.069] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:45:58.205] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:45:59.339] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 222027776
[11:45:59.422] <TB0>     INFO: ---> TrimStepCorr2 extremal thresholds: 19.058531 .. 48.874355
[11:45:59.497] <TB0>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 9 .. 58 (-1/-1) hits flags = 528 (plus default)
[11:45:59.507] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[11:45:59.507] <TB0>     INFO:     run 1 of 1
[11:45:59.507] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:45:59.853] <TB0>     INFO: Expecting 1664000 events.
[11:46:46.527] <TB0>     INFO: 1099208 events read in total (45959ms).
[11:47:10.566] <TB0>     INFO: 1664000 events read in total (69998ms).
[11:47:10.588] <TB0>     INFO: Test took 71081ms.
[11:47:10.629] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:47:10.736] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:47:11.794] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:47:12.801] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:47:13.815] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:47:14.841] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:47:15.851] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:47:16.854] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:47:17.868] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:47:18.896] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:47:19.893] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:47:20.914] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:47:21.959] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:47:23.187] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:47:24.188] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:47:25.186] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:47:26.182] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:47:27.177] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 281636864
[11:47:27.259] <TB0>     INFO: ---> TrimStepCorr1a extremal thresholds: 24.789240 .. 44.803941
[11:47:27.335] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 14 .. 54 (-1/-1) hits flags = 528 (plus default)
[11:47:27.345] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[11:47:27.345] <TB0>     INFO:     run 1 of 1
[11:47:27.345] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:47:27.700] <TB0>     INFO: Expecting 1364480 events.
[11:48:08.867] <TB0>     INFO: 1094168 events read in total (40451ms).
[11:48:19.648] <TB0>     INFO: 1364480 events read in total (51233ms).
[11:48:19.670] <TB0>     INFO: Test took 52324ms.
[11:48:19.708] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:48:19.792] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:48:20.759] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:48:21.736] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:48:22.714] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:48:23.680] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:48:24.648] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:48:25.618] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:48:26.581] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:48:27.546] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:48:28.507] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:48:29.470] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:48:30.430] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:48:31.392] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:48:32.362] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:48:33.366] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:48:34.402] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:48:35.453] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 351911936
[11:48:35.536] <TB0>     INFO: ---> TrimStepCorr1b extremal thresholds: 25.506423 .. 44.803941
[11:48:35.610] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 15 .. 54 (-1/-1) hits flags = 528 (plus default)
[11:48:35.621] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[11:48:35.621] <TB0>     INFO:     run 1 of 1
[11:48:35.621] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:48:35.963] <TB0>     INFO: Expecting 1331200 events.
[11:49:19.461] <TB0>     INFO: 1089464 events read in total (42783ms).
[11:49:29.193] <TB0>     INFO: 1331200 events read in total (52516ms).
[11:49:29.208] <TB0>     INFO: Test took 53587ms.
[11:49:29.242] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:49:29.321] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:49:30.285] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:49:31.253] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:49:32.225] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:49:33.190] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:49:34.157] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:49:35.121] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:49:36.086] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:49:37.053] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:49:38.016] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:49:38.979] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:49:39.946] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:49:40.913] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:49:41.880] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:49:42.858] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:49:43.855] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:49:44.829] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 351961088
[11:49:44.914] <TB0>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[11:49:44.914] <TB0>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[11:49:44.925] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[11:49:44.925] <TB0>     INFO:     run 1 of 1
[11:49:44.925] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:49:45.271] <TB0>     INFO: Expecting 1364480 events.
[11:50:25.543] <TB0>     INFO: 1073944 events read in total (39557ms).
[11:50:36.851] <TB0>     INFO: 1364480 events read in total (50865ms).
[11:50:36.865] <TB0>     INFO: Test took 51940ms.
[11:50:36.899] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:50:36.981] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:50:37.953] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:50:38.932] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:50:39.907] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:50:40.881] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:50:41.856] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:50:42.830] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:50:43.806] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:50:44.785] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:50:45.761] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:50:46.732] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:50:47.702] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:50:48.673] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:50:49.644] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:50:50.614] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:50:51.588] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:50:52.563] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 357711872
[11:50:52.605] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-32_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters35_C0.dat
[11:50:52.605] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-32_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters35_C1.dat
[11:50:52.605] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-32_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters35_C2.dat
[11:50:52.605] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-32_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters35_C3.dat
[11:50:52.605] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-32_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters35_C4.dat
[11:50:52.605] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-32_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters35_C5.dat
[11:50:52.605] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-32_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters35_C6.dat
[11:50:52.605] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-32_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters35_C7.dat
[11:50:52.606] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-32_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters35_C8.dat
[11:50:52.606] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-32_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters35_C9.dat
[11:50:52.606] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-32_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters35_C10.dat
[11:50:52.606] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-32_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters35_C11.dat
[11:50:52.606] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-32_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters35_C12.dat
[11:50:52.606] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-32_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters35_C13.dat
[11:50:52.606] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-32_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters35_C14.dat
[11:50:52.606] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-32_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters35_C15.dat
[11:50:52.606] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-32_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//trimParameters35_C0.dat
[11:50:52.614] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-32_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//trimParameters35_C1.dat
[11:50:52.622] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-32_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//trimParameters35_C2.dat
[11:50:52.629] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-32_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//trimParameters35_C3.dat
[11:50:52.636] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-32_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//trimParameters35_C4.dat
[11:50:52.644] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-32_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//trimParameters35_C5.dat
[11:50:52.651] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-32_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//trimParameters35_C6.dat
[11:50:52.658] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-32_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//trimParameters35_C7.dat
[11:50:52.668] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-32_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//trimParameters35_C8.dat
[11:50:52.675] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-32_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//trimParameters35_C9.dat
[11:50:52.682] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-32_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//trimParameters35_C10.dat
[11:50:52.689] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-32_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//trimParameters35_C11.dat
[11:50:52.696] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-32_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//trimParameters35_C12.dat
[11:50:52.704] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-32_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//trimParameters35_C13.dat
[11:50:52.711] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-32_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//trimParameters35_C14.dat
[11:50:52.718] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-32_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//trimParameters35_C15.dat
[11:50:52.725] <TB0>     INFO: PixTestTrim::trimTest() done
[11:50:52.725] <TB0>     INFO: vtrim:     104 113 100 109 105 101 101 102  99 100  96 102  88 125 103 120 
[11:50:52.725] <TB0>     INFO: vthrcomp:  104  94  94  88  86  92 102  91  97  91  93  88  99  89  91 104 
[11:50:52.725] <TB0>     INFO: vcal mean:  34.99  34.94  34.93  34.92  34.96  34.95  34.98  34.93  34.91  34.93  35.12  34.87  34.82  34.84  34.88  34.88 
[11:50:52.725] <TB0>     INFO: vcal RMS:    0.76   0.77   0.76   0.73   0.74   0.75   0.73   0.79   0.79   0.78   0.79   0.79   0.82   0.90   0.75   0.86 
[11:50:52.725] <TB0>     INFO: bits mean:   9.11   9.91   9.68   9.20   9.99   9.75  10.06   9.96  10.09   9.27   9.67   9.32  10.11   9.40   9.38   8.67 
[11:50:52.725] <TB0>     INFO: bits RMS:    2.58   2.49   2.49   2.53   2.44   2.41   2.47   2.37   2.49   2.65   2.50   2.61   2.69   2.58   2.47   2.60 
[11:50:52.741] <TB0>     INFO:    ----------------------------------------------------------------------
[11:50:52.741] <TB0>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[11:50:52.741] <TB0>     INFO:    ----------------------------------------------------------------------
[11:50:52.743] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[11:50:52.743] <TB0>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[11:50:52.754] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[11:50:52.754] <TB0>     INFO:     run 1 of 1
[11:50:52.755] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:50:53.098] <TB0>     INFO: Expecting 4160000 events.
[11:51:40.347] <TB0>     INFO: 1106425 events read in total (46534ms).
[11:52:25.951] <TB0>     INFO: 2204365 events read in total (92138ms).
[11:53:12.483] <TB0>     INFO: 3291545 events read in total (138670ms).
[11:53:48.459] <TB0>     INFO: 4160000 events read in total (174646ms).
[11:53:48.529] <TB0>     INFO: Test took 175775ms.
[11:53:48.661] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:53:48.972] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:53:50.863] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:53:52.743] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:53:54.686] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:53:56.617] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:53:58.524] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:54:00.488] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:54:02.385] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:54:04.281] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:54:06.150] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:54:08.029] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:54:09.877] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:54:11.755] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:54:13.635] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:54:15.526] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:54:17.402] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:54:19.297] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 392216576
[11:54:19.298] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[11:54:19.372] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[11:54:19.372] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 171 (-1/-1) hits flags = 528 (plus default)
[11:54:19.383] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[11:54:19.383] <TB0>     INFO:     run 1 of 1
[11:54:19.383] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:54:19.729] <TB0>     INFO: Expecting 3577600 events.
[11:55:07.909] <TB0>     INFO: 1141435 events read in total (47460ms).
[11:55:54.969] <TB0>     INFO: 2270475 events read in total (94520ms).
[11:56:42.601] <TB0>     INFO: 3392485 events read in total (142152ms).
[11:56:50.459] <TB0>     INFO: 3577600 events read in total (150010ms).
[11:56:50.498] <TB0>     INFO: Test took 151114ms.
[11:56:50.602] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:56:50.835] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:56:52.576] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:56:54.367] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:56:56.200] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:56:57.991] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:56:59.992] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:57:01.817] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:57:03.599] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:57:05.452] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:57:07.273] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:57:09.155] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:57:11.026] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:57:12.867] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:57:14.639] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:57:16.420] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:57:18.237] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:57:20.010] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 392445952
[11:57:20.011] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[11:57:20.086] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[11:57:20.086] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 160 (-1/-1) hits flags = 528 (plus default)
[11:57:20.100] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[11:57:20.100] <TB0>     INFO:     run 1 of 1
[11:57:20.100] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:57:20.447] <TB0>     INFO: Expecting 3348800 events.
[11:58:09.152] <TB0>     INFO: 1181300 events read in total (47990ms).
[11:59:04.276] <TB0>     INFO: 2347105 events read in total (103114ms).
[11:59:45.337] <TB0>     INFO: 3348800 events read in total (144175ms).
[11:59:45.380] <TB0>     INFO: Test took 145280ms.
[11:59:45.474] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:59:45.687] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:59:47.357] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:59:49.079] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:59:50.890] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:59:52.620] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:59:54.449] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:59:56.675] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:59:58.540] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:00:00.553] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:00:02.392] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:00:04.192] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:00:05.948] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:00:07.669] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:00:09.362] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:00:11.056] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:00:12.768] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:00:14.399] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 393252864
[12:00:14.400] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[12:00:14.475] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[12:00:14.475] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 159 (-1/-1) hits flags = 528 (plus default)
[12:00:14.486] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[12:00:14.486] <TB0>     INFO:     run 1 of 1
[12:00:14.486] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:00:14.831] <TB0>     INFO: Expecting 3328000 events.
[12:01:03.117] <TB0>     INFO: 1185215 events read in total (47571ms).
[12:01:51.999] <TB0>     INFO: 2353900 events read in total (96453ms).
[12:02:33.941] <TB0>     INFO: 3328000 events read in total (138395ms).
[12:02:33.987] <TB0>     INFO: Test took 139502ms.
[12:02:34.077] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:02:34.296] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:02:36.029] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:02:37.821] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:02:39.578] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:02:41.318] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:02:43.093] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:02:44.813] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:02:46.483] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:02:48.187] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:02:49.964] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:02:51.818] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:02:53.586] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:02:55.302] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:02:57.396] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:02:59.147] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:03:00.893] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:03:02.721] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 393469952
[12:03:02.723] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[12:03:02.797] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[12:03:02.797] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 160 (-1/-1) hits flags = 528 (plus default)
[12:03:02.809] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[12:03:02.809] <TB0>     INFO:     run 1 of 1
[12:03:02.809] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:03:03.180] <TB0>     INFO: Expecting 3348800 events.
[12:03:51.450] <TB0>     INFO: 1181375 events read in total (47555ms).
[12:04:42.914] <TB0>     INFO: 2345445 events read in total (99019ms).
[12:05:25.417] <TB0>     INFO: 3348800 events read in total (141523ms).
[12:05:25.463] <TB0>     INFO: Test took 142654ms.
[12:05:25.558] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:05:25.764] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:05:27.415] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:05:29.130] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:05:30.846] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:05:32.554] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:05:34.295] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:05:35.997] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:05:37.670] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:05:39.365] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:05:41.047] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:05:42.770] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:05:44.522] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:05:46.254] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:05:47.957] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:05:49.735] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:05:51.713] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:05:53.777] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 342478848
[12:05:53.780] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.6471, thr difference RMS: 1.69571
[12:05:53.780] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 8.62327, thr difference RMS: 1.27219
[12:05:53.784] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.91835, thr difference RMS: 1.28656
[12:05:53.784] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 8.48911, thr difference RMS: 1.32448
[12:05:53.784] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 7.61591, thr difference RMS: 1.14314
[12:05:53.784] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 8.66543, thr difference RMS: 1.22756
[12:05:53.785] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.15032, thr difference RMS: 1.52126
[12:05:53.785] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 9.84038, thr difference RMS: 1.30324
[12:05:53.785] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.47658, thr difference RMS: 1.52775
[12:05:53.785] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.95427, thr difference RMS: 1.36871
[12:05:53.786] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.61072, thr difference RMS: 1.41464
[12:05:53.786] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 9.09148, thr difference RMS: 1.49035
[12:05:53.786] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 9.02653, thr difference RMS: 1.53268
[12:05:53.786] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 9.11562, thr difference RMS: 1.59343
[12:05:53.787] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.79584, thr difference RMS: 1.4236
[12:05:53.787] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 10.5589, thr difference RMS: 1.20914
[12:05:53.787] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.61266, thr difference RMS: 1.69836
[12:05:53.789] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 8.6656, thr difference RMS: 1.26194
[12:05:53.789] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.95819, thr difference RMS: 1.29783
[12:05:53.789] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 8.43097, thr difference RMS: 1.33427
[12:05:53.790] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 7.6106, thr difference RMS: 1.12665
[12:05:53.790] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 8.67777, thr difference RMS: 1.23361
[12:05:53.790] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.1178, thr difference RMS: 1.53608
[12:05:53.790] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 9.86487, thr difference RMS: 1.31278
[12:05:53.791] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.52464, thr difference RMS: 1.50895
[12:05:53.791] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.9571, thr difference RMS: 1.36445
[12:05:53.791] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.58134, thr difference RMS: 1.37688
[12:05:53.792] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 9.09554, thr difference RMS: 1.47577
[12:05:53.792] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 9.25848, thr difference RMS: 1.5192
[12:05:53.794] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 9.06471, thr difference RMS: 1.64298
[12:05:53.795] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.81536, thr difference RMS: 1.42769
[12:05:53.795] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 10.5954, thr difference RMS: 1.18752
[12:05:53.795] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 8.76968, thr difference RMS: 1.66526
[12:05:53.795] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 8.81724, thr difference RMS: 1.27259
[12:05:53.796] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 9.07945, thr difference RMS: 1.28426
[12:05:53.796] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 8.43026, thr difference RMS: 1.28647
[12:05:53.796] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 7.66525, thr difference RMS: 1.15916
[12:05:53.796] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 8.78764, thr difference RMS: 1.23136
[12:05:53.797] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.20931, thr difference RMS: 1.52235
[12:05:53.797] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 10.0184, thr difference RMS: 1.30598
[12:05:53.797] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 8.75882, thr difference RMS: 1.4951
[12:05:53.797] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 9.03516, thr difference RMS: 1.36619
[12:05:53.798] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 8.6848, thr difference RMS: 1.38126
[12:05:53.798] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 9.07364, thr difference RMS: 1.47187
[12:05:53.798] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 9.39868, thr difference RMS: 1.50107
[12:05:53.798] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 9.11756, thr difference RMS: 1.63482
[12:05:53.798] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.83559, thr difference RMS: 1.42777
[12:05:53.799] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 10.8471, thr difference RMS: 1.1828
[12:05:53.799] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 8.84009, thr difference RMS: 1.66148
[12:05:53.799] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 8.89448, thr difference RMS: 1.27307
[12:05:53.799] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 9.16148, thr difference RMS: 1.30117
[12:05:53.800] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 8.47902, thr difference RMS: 1.25642
[12:05:53.800] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 7.61839, thr difference RMS: 1.14644
[12:05:53.800] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 8.84086, thr difference RMS: 1.19714
[12:05:53.800] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 8.28935, thr difference RMS: 1.49813
[12:05:53.801] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 10.1534, thr difference RMS: 1.289
[12:05:53.801] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 8.83869, thr difference RMS: 1.49744
[12:05:53.801] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 9.01798, thr difference RMS: 1.36263
[12:05:53.801] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 8.72113, thr difference RMS: 1.39582
[12:05:53.802] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 9.03368, thr difference RMS: 1.47832
[12:05:53.802] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 9.36639, thr difference RMS: 1.49479
[12:05:53.802] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 9.01913, thr difference RMS: 1.61382
[12:05:53.803] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 8.93329, thr difference RMS: 1.4213
[12:05:53.803] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 10.9331, thr difference RMS: 1.17806
[12:05:53.934] <TB0>     INFO: PixTestTrim::trimBitTest() done 
[12:05:53.939] <TB0>     INFO: PixTestTrim::doTest() done, duration: 2100 seconds
[12:05:53.939] <TB0>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[12:05:54.762] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[12:05:54.762] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[12:05:54.768] <TB0>     INFO: ######################################################################
[12:05:54.768] <TB0>     INFO: PixTestScurves::doTest() ntrig = 200
[12:05:54.768] <TB0>     INFO: ######################################################################
[12:05:54.768] <TB0>     INFO:    ----------------------------------------------------------------------
[12:05:54.768] <TB0>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[12:05:54.768] <TB0>     INFO:    ----------------------------------------------------------------------
[12:05:54.768] <TB0>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[12:05:54.793] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 200
[12:05:54.793] <TB0>     INFO:     run 1 of 1
[12:05:54.793] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:05:55.195] <TB0>     INFO: Expecting 59072000 events.
[12:06:27.253] <TB0>     INFO: 1070000 events read in total (31343ms).
[12:06:58.619] <TB0>     INFO: 2138200 events read in total (62709ms).
[12:07:28.323] <TB0>     INFO: 3204600 events read in total (92413ms).
[12:07:59.693] <TB0>     INFO: 4271400 events read in total (123783ms).
[12:08:30.378] <TB0>     INFO: 5338600 events read in total (154468ms).
[12:09:01.058] <TB0>     INFO: 6408000 events read in total (185148ms).
[12:09:29.537] <TB0>     INFO: 7475400 events read in total (213627ms).
[12:10:01.053] <TB0>     INFO: 8542400 events read in total (245143ms).
[12:10:30.620] <TB0>     INFO: 9608800 events read in total (274710ms).
[12:10:59.388] <TB0>     INFO: 10676000 events read in total (303478ms).
[12:11:29.569] <TB0>     INFO: 11742600 events read in total (333659ms).
[12:11:58.103] <TB0>     INFO: 12809600 events read in total (362193ms).
[12:12:26.813] <TB0>     INFO: 13877400 events read in total (390903ms).
[12:12:55.691] <TB0>     INFO: 14946200 events read in total (419781ms).
[12:13:25.663] <TB0>     INFO: 16012600 events read in total (449753ms).
[12:13:55.547] <TB0>     INFO: 17079000 events read in total (479637ms).
[12:14:25.756] <TB0>     INFO: 18145400 events read in total (509846ms).
[12:14:56.325] <TB0>     INFO: 19212200 events read in total (540415ms).
[12:15:26.621] <TB0>     INFO: 20282400 events read in total (570711ms).
[12:15:56.033] <TB0>     INFO: 21350800 events read in total (600123ms).
[12:16:25.260] <TB0>     INFO: 22417800 events read in total (629350ms).
[12:16:54.360] <TB0>     INFO: 23484400 events read in total (658450ms).
[12:17:25.305] <TB0>     INFO: 24550400 events read in total (689395ms).
[12:17:55.306] <TB0>     INFO: 25617400 events read in total (719396ms).
[12:18:24.661] <TB0>     INFO: 26686600 events read in total (748751ms).
[12:18:55.552] <TB0>     INFO: 27754400 events read in total (779642ms).
[12:19:27.868] <TB0>     INFO: 28821200 events read in total (811958ms).
[12:19:58.838] <TB0>     INFO: 29887200 events read in total (842928ms).
[12:20:28.727] <TB0>     INFO: 30953800 events read in total (872817ms).
[12:20:57.450] <TB0>     INFO: 32020000 events read in total (901540ms).
[12:21:26.191] <TB0>     INFO: 33086000 events read in total (930281ms).
[12:21:55.167] <TB0>     INFO: 34153200 events read in total (959257ms).
[12:22:23.846] <TB0>     INFO: 35219400 events read in total (987936ms).
[12:22:52.494] <TB0>     INFO: 36285400 events read in total (1016584ms).
[12:23:21.225] <TB0>     INFO: 37352600 events read in total (1045315ms).
[12:23:49.918] <TB0>     INFO: 38418800 events read in total (1074008ms).
[12:24:18.720] <TB0>     INFO: 39484200 events read in total (1102810ms).
[12:24:47.411] <TB0>     INFO: 40549800 events read in total (1131501ms).
[12:25:16.158] <TB0>     INFO: 41615000 events read in total (1160248ms).
[12:25:44.955] <TB0>     INFO: 42681200 events read in total (1189045ms).
[12:26:18.352] <TB0>     INFO: 43746800 events read in total (1222442ms).
[12:26:47.958] <TB0>     INFO: 44812600 events read in total (1252048ms).
[12:27:17.248] <TB0>     INFO: 45878400 events read in total (1281338ms).
[12:27:45.947] <TB0>     INFO: 46944200 events read in total (1310037ms).
[12:28:14.699] <TB0>     INFO: 48010800 events read in total (1338789ms).
[12:28:43.478] <TB0>     INFO: 49077200 events read in total (1367568ms).
[12:29:12.367] <TB0>     INFO: 50143200 events read in total (1396457ms).
[12:29:41.256] <TB0>     INFO: 51210000 events read in total (1425346ms).
[12:30:09.943] <TB0>     INFO: 52276000 events read in total (1454033ms).
[12:30:38.760] <TB0>     INFO: 53343000 events read in total (1482850ms).
[12:31:07.794] <TB0>     INFO: 54409000 events read in total (1511884ms).
[12:31:36.682] <TB0>     INFO: 55474600 events read in total (1540772ms).
[12:32:06.436] <TB0>     INFO: 56540400 events read in total (1570526ms).
[12:32:35.037] <TB0>     INFO: 57606600 events read in total (1599127ms).
[12:33:03.520] <TB0>     INFO: 58672800 events read in total (1627610ms).
[12:33:14.461] <TB0>     INFO: 59072000 events read in total (1638551ms).
[12:33:14.483] <TB0>     INFO: Test took 1639690ms.
[12:33:14.540] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:33:14.680] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:33:14.680] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[12:33:15.840] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:33:15.840] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[12:33:17.010] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:33:17.010] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[12:33:18.186] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:33:18.186] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[12:33:19.354] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:33:19.354] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[12:33:20.526] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:33:20.526] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[12:33:21.688] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:33:21.688] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[12:33:22.820] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:33:22.820] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[12:33:23.985] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:33:23.985] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[12:33:25.144] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:33:25.144] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[12:33:26.326] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:33:26.326] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[12:33:27.474] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:33:27.474] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[12:33:28.625] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:33:28.625] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[12:33:29.789] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:33:29.789] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[12:33:30.949] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:33:30.950] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[12:33:32.135] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:33:32.136] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[12:33:33.327] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 498647040
[12:33:33.369] <TB0>     INFO: PixTestScurves::scurves() done 
[12:33:33.370] <TB0>     INFO: Vcal mean:  35.07  35.05  34.99  34.99  35.04  35.01  35.11  35.04  34.95  34.90  34.95  34.75  34.55  34.78  34.89  34.87 
[12:33:33.370] <TB0>     INFO: Vcal RMS:    0.63   0.64   0.61   0.59   0.61   0.62   0.60   0.66   0.68   0.66   0.67   0.65   0.73   0.78   0.64   0.74 
[12:33:33.370] <TB0>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[12:33:33.445] <TB0>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[12:33:33.445] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[12:33:33.445] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[12:33:33.445] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[12:33:33.445] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[12:33:33.445] <TB0>     INFO: ######################################################################
[12:33:33.445] <TB0>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[12:33:33.446] <TB0>     INFO: ######################################################################
[12:33:33.449] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[12:33:33.795] <TB0>     INFO: Expecting 41600 events.
[12:33:37.983] <TB0>     INFO: 41600 events read in total (3458ms).
[12:33:37.984] <TB0>     INFO: Test took 4535ms.
[12:33:37.992] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:33:37.992] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[12:33:37.992] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[12:33:37.000] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 0
[12:33:37.000] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[12:33:37.000] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[12:33:37.000] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[12:33:38.340] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[12:33:38.699] <TB0>     INFO: Expecting 41600 events.
[12:33:42.973] <TB0>     INFO: 41600 events read in total (3559ms).
[12:33:42.974] <TB0>     INFO: Test took 4634ms.
[12:33:42.981] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:33:42.982] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[12:33:42.982] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[12:33:42.986] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 167.165
[12:33:42.986] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,33] phvalue 167
[12:33:42.986] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 166.473
[12:33:42.986] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 166
[12:33:42.987] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.14
[12:33:42.987] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 175
[12:33:42.987] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 188.835
[12:33:42.987] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,7] phvalue 188
[12:33:42.987] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.189
[12:33:42.987] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 184
[12:33:42.987] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 194.488
[12:33:42.987] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 195
[12:33:42.987] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.914
[12:33:42.987] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [16 ,8] phvalue 172
[12:33:42.987] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.455
[12:33:42.987] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 188
[12:33:42.987] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.428
[12:33:42.987] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 180
[12:33:42.988] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.442
[12:33:42.988] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 171
[12:33:42.988] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 191.352
[12:33:42.988] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 192
[12:33:42.988] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.649
[12:33:42.988] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 182
[12:33:42.988] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.039
[12:33:42.988] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,7] phvalue 188
[12:33:42.988] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.235
[12:33:42.988] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 182
[12:33:42.988] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.122
[12:33:42.988] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 177
[12:33:42.989] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.295
[12:33:42.989] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 184
[12:33:42.989] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[12:33:42.989] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[12:33:42.989] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[12:33:43.085] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[12:33:43.447] <TB0>     INFO: Expecting 41600 events.
[12:33:47.736] <TB0>     INFO: 41600 events read in total (3570ms).
[12:33:47.740] <TB0>     INFO: Test took 4655ms.
[12:33:47.749] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:33:47.749] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[12:33:47.749] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[12:33:47.753] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[12:33:47.754] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 52minph_roc = 6
[12:33:47.754] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 60.0039
[12:33:47.754] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,68] phvalue 61
[12:33:47.754] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 60.3102
[12:33:47.754] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,30] phvalue 61
[12:33:47.754] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 67.6421
[12:33:47.754] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [7 ,26] phvalue 68
[12:33:47.755] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 84.8097
[12:33:47.755] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,30] phvalue 85
[12:33:47.755] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 79.7521
[12:33:47.755] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,32] phvalue 80
[12:33:47.755] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 90.8201
[12:33:47.755] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [7 ,48] phvalue 91
[12:33:47.755] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 54.1776
[12:33:47.755] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 55
[12:33:47.755] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 86.9129
[12:33:47.755] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,32] phvalue 87
[12:33:47.756] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.1964
[12:33:47.756] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,7] phvalue 71
[12:33:47.756] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 65.5916
[12:33:47.756] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 65
[12:33:47.756] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 94.9019
[12:33:47.756] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [10 ,67] phvalue 94
[12:33:47.756] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 84.8741
[12:33:47.756] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,25] phvalue 85
[12:33:47.757] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.5501
[12:33:47.757] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,30] phvalue 81
[12:33:47.757] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.2848
[12:33:47.757] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 68
[12:33:47.757] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.521
[12:33:47.757] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [5 ,68] phvalue 71
[12:33:47.758] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.815
[12:33:47.758] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,25] phvalue 71
[12:33:47.760] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 68, 0 0
[12:33:48.166] <TB0>     INFO: Expecting 2560 events.
[12:33:49.157] <TB0>     INFO: 2560 events read in total (276ms).
[12:33:49.157] <TB0>     INFO: Test took 1397ms.
[12:33:49.157] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:33:49.158] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 30, 1 1
[12:33:49.698] <TB0>     INFO: Expecting 2560 events.
[12:33:50.677] <TB0>     INFO: 2560 events read in total (261ms).
[12:33:50.678] <TB0>     INFO: Test took 1520ms.
[12:33:50.678] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:33:50.678] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 7, 26, 2 2
[12:33:51.192] <TB0>     INFO: Expecting 2560 events.
[12:33:52.154] <TB0>     INFO: 2560 events read in total (247ms).
[12:33:52.155] <TB0>     INFO: Test took 1477ms.
[12:33:52.155] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:33:52.155] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 30, 3 3
[12:33:52.664] <TB0>     INFO: Expecting 2560 events.
[12:33:53.627] <TB0>     INFO: 2560 events read in total (244ms).
[12:33:53.628] <TB0>     INFO: Test took 1473ms.
[12:33:53.628] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:33:53.630] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 32, 4 4
[12:33:54.139] <TB0>     INFO: Expecting 2560 events.
[12:33:55.097] <TB0>     INFO: 2560 events read in total (243ms).
[12:33:55.097] <TB0>     INFO: Test took 1467ms.
[12:33:55.097] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:33:55.097] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 7, 48, 5 5
[12:33:55.608] <TB0>     INFO: Expecting 2560 events.
[12:33:56.586] <TB0>     INFO: 2560 events read in total (262ms).
[12:33:56.586] <TB0>     INFO: Test took 1489ms.
[12:33:56.587] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:33:56.587] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 6 6
[12:33:57.103] <TB0>     INFO: Expecting 2560 events.
[12:33:58.066] <TB0>     INFO: 2560 events read in total (247ms).
[12:33:58.066] <TB0>     INFO: Test took 1479ms.
[12:33:58.067] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:33:58.067] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 32, 7 7
[12:33:58.575] <TB0>     INFO: Expecting 2560 events.
[12:33:59.535] <TB0>     INFO: 2560 events read in total (245ms).
[12:33:59.536] <TB0>     INFO: Test took 1469ms.
[12:33:59.536] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:33:59.536] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 7, 8 8
[12:34:00.056] <TB0>     INFO: Expecting 2560 events.
[12:34:01.018] <TB0>     INFO: 2560 events read in total (248ms).
[12:34:01.019] <TB0>     INFO: Test took 1483ms.
[12:34:01.021] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:34:01.021] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 9 9
[12:34:01.555] <TB0>     INFO: Expecting 2560 events.
[12:34:02.512] <TB0>     INFO: 2560 events read in total (242ms).
[12:34:02.513] <TB0>     INFO: Test took 1492ms.
[12:34:02.513] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:34:02.513] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 10, 67, 10 10
[12:34:03.032] <TB0>     INFO: Expecting 2560 events.
[12:34:03.993] <TB0>     INFO: 2560 events read in total (246ms).
[12:34:03.993] <TB0>     INFO: Test took 1480ms.
[12:34:03.994] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:34:03.994] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 25, 11 11
[12:34:04.508] <TB0>     INFO: Expecting 2560 events.
[12:34:05.468] <TB0>     INFO: 2560 events read in total (244ms).
[12:34:05.468] <TB0>     INFO: Test took 1474ms.
[12:34:05.468] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:34:05.469] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 30, 12 12
[12:34:05.976] <TB0>     INFO: Expecting 2560 events.
[12:34:06.942] <TB0>     INFO: 2560 events read in total (251ms).
[12:34:06.943] <TB0>     INFO: Test took 1474ms.
[12:34:06.943] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:34:06.943] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 13 13
[12:34:07.450] <TB0>     INFO: Expecting 2560 events.
[12:34:08.408] <TB0>     INFO: 2560 events read in total (242ms).
[12:34:08.408] <TB0>     INFO: Test took 1465ms.
[12:34:08.408] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:34:08.408] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 5, 68, 14 14
[12:34:08.918] <TB0>     INFO: Expecting 2560 events.
[12:34:09.875] <TB0>     INFO: 2560 events read in total (242ms).
[12:34:09.876] <TB0>     INFO: Test took 1468ms.
[12:34:09.876] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:34:09.876] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 25, 15 15
[12:34:10.394] <TB0>     INFO: Expecting 2560 events.
[12:34:11.352] <TB0>     INFO: 2560 events read in total (244ms).
[12:34:11.352] <TB0>     INFO: Test took 1476ms.
[12:34:11.353] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:34:11.353] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC0
[12:34:11.353] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC1
[12:34:11.353] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC2
[12:34:11.353] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC3
[12:34:11.353] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC4
[12:34:11.353] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC5
[12:34:11.353] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC6
[12:34:11.353] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC7
[12:34:11.353] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC8
[12:34:11.353] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC9
[12:34:11.353] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC10
[12:34:11.353] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC11
[12:34:11.353] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC12
[12:34:11.353] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC13
[12:34:11.353] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC14
[12:34:11.353] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC15
[12:34:11.358] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:34:11.872] <TB0>     INFO: Expecting 655360 events.
[12:34:23.878] <TB0>     INFO: 655360 events read in total (11289ms).
[12:34:23.889] <TB0>     INFO: Expecting 655360 events.
[12:34:35.688] <TB0>     INFO: 655360 events read in total (11231ms).
[12:34:35.703] <TB0>     INFO: Expecting 655360 events.
[12:34:49.173] <TB0>     INFO: 655360 events read in total (12904ms).
[12:34:49.193] <TB0>     INFO: Expecting 655360 events.
[12:35:00.922] <TB0>     INFO: 655360 events read in total (11193ms).
[12:35:00.947] <TB0>     INFO: Expecting 655360 events.
[12:35:12.606] <TB0>     INFO: 655360 events read in total (11108ms).
[12:35:12.634] <TB0>     INFO: Expecting 655360 events.
[12:35:24.281] <TB0>     INFO: 655360 events read in total (11095ms).
[12:35:24.314] <TB0>     INFO: Expecting 655360 events.
[12:35:35.895] <TB0>     INFO: 655360 events read in total (11041ms).
[12:35:35.938] <TB0>     INFO: Expecting 655360 events.
[12:35:47.518] <TB0>     INFO: 655360 events read in total (11042ms).
[12:35:47.558] <TB0>     INFO: Expecting 655360 events.
[12:35:59.286] <TB0>     INFO: 655360 events read in total (11187ms).
[12:35:59.333] <TB0>     INFO: Expecting 655360 events.
[12:36:11.022] <TB0>     INFO: 655360 events read in total (11162ms).
[12:36:11.075] <TB0>     INFO: Expecting 655360 events.
[12:36:22.769] <TB0>     INFO: 655360 events read in total (11164ms).
[12:36:22.828] <TB0>     INFO: Expecting 655360 events.
[12:36:34.456] <TB0>     INFO: 655360 events read in total (11102ms).
[12:36:34.515] <TB0>     INFO: Expecting 655360 events.
[12:36:46.136] <TB0>     INFO: 655360 events read in total (11094ms).
[12:36:46.201] <TB0>     INFO: Expecting 655360 events.
[12:36:57.859] <TB0>     INFO: 655360 events read in total (11131ms).
[12:36:57.925] <TB0>     INFO: Expecting 655360 events.
[12:37:09.585] <TB0>     INFO: 655360 events read in total (11133ms).
[12:37:09.655] <TB0>     INFO: Expecting 655360 events.
[12:37:21.396] <TB0>     INFO: 655360 events read in total (11214ms).
[12:37:21.472] <TB0>     INFO: Test took 190115ms.
[12:37:21.567] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:37:21.872] <TB0>     INFO: Expecting 655360 events.
[12:37:33.652] <TB0>     INFO: 655360 events read in total (11065ms).
[12:37:33.663] <TB0>     INFO: Expecting 655360 events.
[12:37:45.273] <TB0>     INFO: 655360 events read in total (11038ms).
[12:37:45.289] <TB0>     INFO: Expecting 655360 events.
[12:37:56.869] <TB0>     INFO: 655360 events read in total (11018ms).
[12:37:56.889] <TB0>     INFO: Expecting 655360 events.
[12:38:08.530] <TB0>     INFO: 655360 events read in total (11079ms).
[12:38:08.553] <TB0>     INFO: Expecting 655360 events.
[12:38:20.275] <TB0>     INFO: 655360 events read in total (11162ms).
[12:38:20.303] <TB0>     INFO: Expecting 655360 events.
[12:38:31.966] <TB0>     INFO: 655360 events read in total (11106ms).
[12:38:31.999] <TB0>     INFO: Expecting 655360 events.
[12:38:43.569] <TB0>     INFO: 655360 events read in total (11020ms).
[12:38:43.607] <TB0>     INFO: Expecting 655360 events.
[12:38:56.722] <TB0>     INFO: 655360 events read in total (12574ms).
[12:38:56.775] <TB0>     INFO: Expecting 655360 events.
[12:39:09.601] <TB0>     INFO: 655360 events read in total (12300ms).
[12:39:09.646] <TB0>     INFO: Expecting 655360 events.
[12:39:21.621] <TB0>     INFO: 655360 events read in total (11437ms).
[12:39:21.672] <TB0>     INFO: Expecting 655360 events.
[12:39:33.490] <TB0>     INFO: 655360 events read in total (11288ms).
[12:39:33.543] <TB0>     INFO: Expecting 655360 events.
[12:39:45.379] <TB0>     INFO: 655360 events read in total (11302ms).
[12:39:45.438] <TB0>     INFO: Expecting 655360 events.
[12:39:57.112] <TB0>     INFO: 655360 events read in total (11148ms).
[12:39:57.174] <TB0>     INFO: Expecting 655360 events.
[12:40:08.848] <TB0>     INFO: 655360 events read in total (11147ms).
[12:40:08.916] <TB0>     INFO: Expecting 655360 events.
[12:40:20.595] <TB0>     INFO: 655360 events read in total (11153ms).
[12:40:20.667] <TB0>     INFO: Expecting 655360 events.
[12:40:32.302] <TB0>     INFO: 655360 events read in total (11109ms).
[12:40:32.425] <TB0>     INFO: Test took 190859ms.
[12:40:32.602] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:40:32.603] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[12:40:32.603] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:40:32.603] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[12:40:32.603] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:40:32.604] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[12:40:32.604] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:40:32.604] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[12:40:32.604] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:40:32.605] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[12:40:32.605] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:40:32.605] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[12:40:32.605] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:40:32.605] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[12:40:32.605] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:40:32.606] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[12:40:32.606] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:40:32.606] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[12:40:32.606] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:40:32.607] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[12:40:32.607] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:40:32.607] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[12:40:32.607] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:40:32.608] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[12:40:32.608] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:40:32.608] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[12:40:32.608] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:40:32.608] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[12:40:32.608] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:40:32.609] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[12:40:32.609] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:40:32.609] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[12:40:32.609] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:40:32.617] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:40:32.626] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:40:32.634] <TB0>     INFO: safety margin for low PH: adding 1, margin is now 21
[12:40:32.641] <TB0>     INFO: safety margin for low PH: adding 2, margin is now 22
[12:40:32.648] <TB0>     INFO: safety margin for low PH: adding 3, margin is now 23
[12:40:32.655] <TB0>     INFO: safety margin for low PH: adding 4, margin is now 24
[12:40:32.662] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:40:32.669] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:40:32.676] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:40:32.683] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:40:32.690] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:40:32.697] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:40:32.704] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:40:32.711] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:40:32.718] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:40:32.725] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:40:32.732] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:40:32.739] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:40:32.746] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:40:32.754] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[12:40:32.787] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-32_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters35_C0.dat
[12:40:32.787] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-32_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters35_C1.dat
[12:40:32.787] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-32_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters35_C2.dat
[12:40:32.787] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-32_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters35_C3.dat
[12:40:32.787] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-32_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters35_C4.dat
[12:40:32.787] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-32_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters35_C5.dat
[12:40:32.787] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-32_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters35_C6.dat
[12:40:32.788] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-32_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters35_C7.dat
[12:40:32.788] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-32_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters35_C8.dat
[12:40:32.788] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-32_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters35_C9.dat
[12:40:32.788] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-32_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters35_C10.dat
[12:40:32.788] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-32_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters35_C11.dat
[12:40:32.788] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-32_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters35_C12.dat
[12:40:32.788] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-32_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters35_C13.dat
[12:40:32.788] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-32_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters35_C14.dat
[12:40:32.789] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-32_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//dacParameters35_C15.dat
[12:40:33.139] <TB0>     INFO: Expecting 41600 events.
[12:40:36.993] <TB0>     INFO: 41600 events read in total (3139ms).
[12:40:36.994] <TB0>     INFO: Test took 4203ms.
[12:40:37.647] <TB0>     INFO: Expecting 41600 events.
[12:40:41.488] <TB0>     INFO: 41600 events read in total (3126ms).
[12:40:41.489] <TB0>     INFO: Test took 4188ms.
[12:40:42.144] <TB0>     INFO: Expecting 41600 events.
[12:40:46.004] <TB0>     INFO: 41600 events read in total (3145ms).
[12:40:46.005] <TB0>     INFO: Test took 4207ms.
[12:40:46.310] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:40:46.441] <TB0>     INFO: Expecting 2560 events.
[12:40:47.403] <TB0>     INFO: 2560 events read in total (247ms).
[12:40:47.404] <TB0>     INFO: Test took 1094ms.
[12:40:47.405] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:40:47.914] <TB0>     INFO: Expecting 2560 events.
[12:40:48.873] <TB0>     INFO: 2560 events read in total (245ms).
[12:40:48.873] <TB0>     INFO: Test took 1468ms.
[12:40:48.875] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:40:49.382] <TB0>     INFO: Expecting 2560 events.
[12:40:50.340] <TB0>     INFO: 2560 events read in total (243ms).
[12:40:50.341] <TB0>     INFO: Test took 1466ms.
[12:40:50.343] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:40:50.849] <TB0>     INFO: Expecting 2560 events.
[12:40:51.807] <TB0>     INFO: 2560 events read in total (243ms).
[12:40:51.808] <TB0>     INFO: Test took 1465ms.
[12:40:51.809] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:40:52.316] <TB0>     INFO: Expecting 2560 events.
[12:40:53.274] <TB0>     INFO: 2560 events read in total (243ms).
[12:40:53.275] <TB0>     INFO: Test took 1466ms.
[12:40:53.277] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:40:53.783] <TB0>     INFO: Expecting 2560 events.
[12:40:54.746] <TB0>     INFO: 2560 events read in total (248ms).
[12:40:54.746] <TB0>     INFO: Test took 1469ms.
[12:40:54.749] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:40:55.254] <TB0>     INFO: Expecting 2560 events.
[12:40:56.213] <TB0>     INFO: 2560 events read in total (244ms).
[12:40:56.213] <TB0>     INFO: Test took 1465ms.
[12:40:56.216] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:40:56.721] <TB0>     INFO: Expecting 2560 events.
[12:40:57.681] <TB0>     INFO: 2560 events read in total (244ms).
[12:40:57.682] <TB0>     INFO: Test took 1466ms.
[12:40:57.684] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:40:58.190] <TB0>     INFO: Expecting 2560 events.
[12:40:59.147] <TB0>     INFO: 2560 events read in total (242ms).
[12:40:59.148] <TB0>     INFO: Test took 1464ms.
[12:40:59.150] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:40:59.656] <TB0>     INFO: Expecting 2560 events.
[12:41:00.616] <TB0>     INFO: 2560 events read in total (245ms).
[12:41:00.617] <TB0>     INFO: Test took 1467ms.
[12:41:00.619] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:41:01.126] <TB0>     INFO: Expecting 2560 events.
[12:41:02.084] <TB0>     INFO: 2560 events read in total (243ms).
[12:41:02.084] <TB0>     INFO: Test took 1466ms.
[12:41:02.086] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:41:02.593] <TB0>     INFO: Expecting 2560 events.
[12:41:03.552] <TB0>     INFO: 2560 events read in total (244ms).
[12:41:03.552] <TB0>     INFO: Test took 1466ms.
[12:41:03.554] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:41:04.062] <TB0>     INFO: Expecting 2560 events.
[12:41:05.022] <TB0>     INFO: 2560 events read in total (245ms).
[12:41:05.022] <TB0>     INFO: Test took 1468ms.
[12:41:05.025] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:41:05.531] <TB0>     INFO: Expecting 2560 events.
[12:41:06.489] <TB0>     INFO: 2560 events read in total (243ms).
[12:41:06.489] <TB0>     INFO: Test took 1464ms.
[12:41:06.492] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:41:06.998] <TB0>     INFO: Expecting 2560 events.
[12:41:07.960] <TB0>     INFO: 2560 events read in total (247ms).
[12:41:07.961] <TB0>     INFO: Test took 1470ms.
[12:41:07.963] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:41:08.470] <TB0>     INFO: Expecting 2560 events.
[12:41:09.429] <TB0>     INFO: 2560 events read in total (244ms).
[12:41:09.429] <TB0>     INFO: Test took 1466ms.
[12:41:09.431] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:41:09.938] <TB0>     INFO: Expecting 2560 events.
[12:41:10.897] <TB0>     INFO: 2560 events read in total (245ms).
[12:41:10.897] <TB0>     INFO: Test took 1466ms.
[12:41:10.900] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:41:11.407] <TB0>     INFO: Expecting 2560 events.
[12:41:12.366] <TB0>     INFO: 2560 events read in total (244ms).
[12:41:12.366] <TB0>     INFO: Test took 1467ms.
[12:41:12.368] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:41:12.876] <TB0>     INFO: Expecting 2560 events.
[12:41:13.838] <TB0>     INFO: 2560 events read in total (247ms).
[12:41:13.838] <TB0>     INFO: Test took 1470ms.
[12:41:13.840] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:41:14.348] <TB0>     INFO: Expecting 2560 events.
[12:41:15.308] <TB0>     INFO: 2560 events read in total (245ms).
[12:41:15.308] <TB0>     INFO: Test took 1468ms.
[12:41:15.310] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:41:15.816] <TB0>     INFO: Expecting 2560 events.
[12:41:16.774] <TB0>     INFO: 2560 events read in total (243ms).
[12:41:16.775] <TB0>     INFO: Test took 1465ms.
[12:41:16.777] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:41:17.283] <TB0>     INFO: Expecting 2560 events.
[12:41:18.244] <TB0>     INFO: 2560 events read in total (246ms).
[12:41:18.244] <TB0>     INFO: Test took 1467ms.
[12:41:18.247] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:41:18.753] <TB0>     INFO: Expecting 2560 events.
[12:41:19.712] <TB0>     INFO: 2560 events read in total (244ms).
[12:41:19.713] <TB0>     INFO: Test took 1466ms.
[12:41:19.717] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:41:20.221] <TB0>     INFO: Expecting 2560 events.
[12:41:21.180] <TB0>     INFO: 2560 events read in total (244ms).
[12:41:21.180] <TB0>     INFO: Test took 1464ms.
[12:41:21.182] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:41:21.690] <TB0>     INFO: Expecting 2560 events.
[12:41:22.649] <TB0>     INFO: 2560 events read in total (244ms).
[12:41:22.650] <TB0>     INFO: Test took 1468ms.
[12:41:22.652] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:41:23.161] <TB0>     INFO: Expecting 2560 events.
[12:41:24.120] <TB0>     INFO: 2560 events read in total (244ms).
[12:41:24.121] <TB0>     INFO: Test took 1469ms.
[12:41:24.123] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:41:24.629] <TB0>     INFO: Expecting 2560 events.
[12:41:25.587] <TB0>     INFO: 2560 events read in total (243ms).
[12:41:25.588] <TB0>     INFO: Test took 1465ms.
[12:41:25.590] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:41:26.096] <TB0>     INFO: Expecting 2560 events.
[12:41:27.057] <TB0>     INFO: 2560 events read in total (246ms).
[12:41:27.057] <TB0>     INFO: Test took 1467ms.
[12:41:27.061] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:41:27.566] <TB0>     INFO: Expecting 2560 events.
[12:41:28.525] <TB0>     INFO: 2560 events read in total (244ms).
[12:41:28.525] <TB0>     INFO: Test took 1464ms.
[12:41:28.529] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:41:29.034] <TB0>     INFO: Expecting 2560 events.
[12:41:29.993] <TB0>     INFO: 2560 events read in total (244ms).
[12:41:29.993] <TB0>     INFO: Test took 1464ms.
[12:41:29.995] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:41:30.502] <TB0>     INFO: Expecting 2560 events.
[12:41:31.459] <TB0>     INFO: 2560 events read in total (243ms).
[12:41:31.460] <TB0>     INFO: Test took 1465ms.
[12:41:31.462] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:41:31.972] <TB0>     INFO: Expecting 2560 events.
[12:41:32.932] <TB0>     INFO: 2560 events read in total (245ms).
[12:41:32.932] <TB0>     INFO: Test took 1470ms.
[12:41:33.964] <TB0>     INFO: PixTestPhOptimization::doTest() done, duration: 480 seconds
[12:41:33.965] <TB0>     INFO: PH scale (per ROC):    78  78  84  84  84  90  87  82  80  75  77  68  81  75  79  77
[12:41:33.965] <TB0>     INFO: PH offset (per ROC):  184 187 176 160 164 155 182 159 175 186 158 167 166 179 176 177
[12:41:34.138] <TB0>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[12:41:34.141] <TB0>     INFO: ######################################################################
[12:41:34.141] <TB0>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[12:41:34.141] <TB0>     INFO: ######################################################################
[12:41:34.141] <TB0>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[12:41:34.152] <TB0>     INFO: scanning low vcal = 10
[12:41:34.496] <TB0>     INFO: Expecting 41600 events.
[12:41:38.226] <TB0>     INFO: 41600 events read in total (3015ms).
[12:41:38.226] <TB0>     INFO: Test took 4073ms.
[12:41:38.229] <TB0>     INFO: scanning low vcal = 20
[12:41:38.736] <TB0>     INFO: Expecting 41600 events.
[12:41:42.461] <TB0>     INFO: 41600 events read in total (3010ms).
[12:41:42.461] <TB0>     INFO: Test took 4232ms.
[12:41:42.463] <TB0>     INFO: scanning low vcal = 30
[12:41:42.969] <TB0>     INFO: Expecting 41600 events.
[12:41:46.705] <TB0>     INFO: 41600 events read in total (3021ms).
[12:41:46.706] <TB0>     INFO: Test took 4243ms.
[12:41:46.707] <TB0>     INFO: scanning low vcal = 40
[12:41:47.211] <TB0>     INFO: Expecting 41600 events.
[12:41:51.461] <TB0>     INFO: 41600 events read in total (3535ms).
[12:41:51.462] <TB0>     INFO: Test took 4755ms.
[12:41:51.465] <TB0>     INFO: scanning low vcal = 50
[12:41:51.883] <TB0>     INFO: Expecting 41600 events.
[12:41:56.172] <TB0>     INFO: 41600 events read in total (3574ms).
[12:41:56.173] <TB0>     INFO: Test took 4708ms.
[12:41:56.176] <TB0>     INFO: scanning low vcal = 60
[12:41:56.595] <TB0>     INFO: Expecting 41600 events.
[12:42:00.858] <TB0>     INFO: 41600 events read in total (3546ms).
[12:42:00.859] <TB0>     INFO: Test took 4683ms.
[12:42:00.862] <TB0>     INFO: scanning low vcal = 70
[12:42:01.285] <TB0>     INFO: Expecting 41600 events.
[12:42:05.547] <TB0>     INFO: 41600 events read in total (3547ms).
[12:42:05.548] <TB0>     INFO: Test took 4686ms.
[12:42:05.551] <TB0>     INFO: scanning low vcal = 80
[12:42:05.972] <TB0>     INFO: Expecting 41600 events.
[12:42:10.251] <TB0>     INFO: 41600 events read in total (3564ms).
[12:42:10.252] <TB0>     INFO: Test took 4701ms.
[12:42:10.255] <TB0>     INFO: scanning low vcal = 90
[12:42:10.676] <TB0>     INFO: Expecting 41600 events.
[12:42:14.932] <TB0>     INFO: 41600 events read in total (3541ms).
[12:42:14.933] <TB0>     INFO: Test took 4678ms.
[12:42:14.937] <TB0>     INFO: scanning low vcal = 100
[12:42:15.359] <TB0>     INFO: Expecting 41600 events.
[12:42:19.786] <TB0>     INFO: 41600 events read in total (3712ms).
[12:42:19.787] <TB0>     INFO: Test took 4850ms.
[12:42:19.790] <TB0>     INFO: scanning low vcal = 110
[12:42:20.212] <TB0>     INFO: Expecting 41600 events.
[12:42:24.459] <TB0>     INFO: 41600 events read in total (3532ms).
[12:42:24.461] <TB0>     INFO: Test took 4671ms.
[12:42:24.464] <TB0>     INFO: scanning low vcal = 120
[12:42:24.887] <TB0>     INFO: Expecting 41600 events.
[12:42:29.122] <TB0>     INFO: 41600 events read in total (3520ms).
[12:42:29.123] <TB0>     INFO: Test took 4658ms.
[12:42:29.126] <TB0>     INFO: scanning low vcal = 130
[12:42:29.548] <TB0>     INFO: Expecting 41600 events.
[12:42:33.816] <TB0>     INFO: 41600 events read in total (3553ms).
[12:42:33.818] <TB0>     INFO: Test took 4692ms.
[12:42:33.823] <TB0>     INFO: scanning low vcal = 140
[12:42:34.230] <TB0>     INFO: Expecting 41600 events.
[12:42:38.540] <TB0>     INFO: 41600 events read in total (3594ms).
[12:42:38.541] <TB0>     INFO: Test took 4717ms.
[12:42:38.550] <TB0>     INFO: scanning low vcal = 150
[12:42:38.950] <TB0>     INFO: Expecting 41600 events.
[12:42:43.229] <TB0>     INFO: 41600 events read in total (3565ms).
[12:42:43.229] <TB0>     INFO: Test took 4679ms.
[12:42:43.235] <TB0>     INFO: scanning low vcal = 160
[12:42:43.646] <TB0>     INFO: Expecting 41600 events.
[12:42:47.965] <TB0>     INFO: 41600 events read in total (3604ms).
[12:42:47.966] <TB0>     INFO: Test took 4731ms.
[12:42:47.970] <TB0>     INFO: scanning low vcal = 170
[12:42:48.376] <TB0>     INFO: Expecting 41600 events.
[12:42:52.689] <TB0>     INFO: 41600 events read in total (3597ms).
[12:42:52.690] <TB0>     INFO: Test took 4720ms.
[12:42:52.698] <TB0>     INFO: scanning low vcal = 180
[12:42:53.097] <TB0>     INFO: Expecting 41600 events.
[12:42:57.354] <TB0>     INFO: 41600 events read in total (3542ms).
[12:42:57.357] <TB0>     INFO: Test took 4658ms.
[12:42:57.366] <TB0>     INFO: scanning low vcal = 190
[12:42:57.780] <TB0>     INFO: Expecting 41600 events.
[12:43:02.146] <TB0>     INFO: 41600 events read in total (3651ms).
[12:43:02.146] <TB0>     INFO: Test took 4779ms.
[12:43:02.149] <TB0>     INFO: scanning low vcal = 200
[12:43:02.574] <TB0>     INFO: Expecting 41600 events.
[12:43:06.805] <TB0>     INFO: 41600 events read in total (3516ms).
[12:43:06.805] <TB0>     INFO: Test took 4656ms.
[12:43:06.808] <TB0>     INFO: scanning low vcal = 210
[12:43:07.233] <TB0>     INFO: Expecting 41600 events.
[12:43:11.461] <TB0>     INFO: 41600 events read in total (3514ms).
[12:43:11.462] <TB0>     INFO: Test took 4654ms.
[12:43:11.465] <TB0>     INFO: scanning low vcal = 220
[12:43:11.888] <TB0>     INFO: Expecting 41600 events.
[12:43:16.160] <TB0>     INFO: 41600 events read in total (3557ms).
[12:43:16.161] <TB0>     INFO: Test took 4696ms.
[12:43:16.164] <TB0>     INFO: scanning low vcal = 230
[12:43:16.586] <TB0>     INFO: Expecting 41600 events.
[12:43:20.874] <TB0>     INFO: 41600 events read in total (3573ms).
[12:43:20.875] <TB0>     INFO: Test took 4711ms.
[12:43:20.878] <TB0>     INFO: scanning low vcal = 240
[12:43:21.296] <TB0>     INFO: Expecting 41600 events.
[12:43:25.553] <TB0>     INFO: 41600 events read in total (3542ms).
[12:43:25.553] <TB0>     INFO: Test took 4675ms.
[12:43:25.557] <TB0>     INFO: scanning low vcal = 250
[12:43:25.977] <TB0>     INFO: Expecting 41600 events.
[12:43:30.257] <TB0>     INFO: 41600 events read in total (3565ms).
[12:43:30.258] <TB0>     INFO: Test took 4701ms.
[12:43:30.262] <TB0>     INFO: scanning high vcal = 30 (= 210 in low range)
[12:43:30.685] <TB0>     INFO: Expecting 41600 events.
[12:43:34.936] <TB0>     INFO: 41600 events read in total (3536ms).
[12:43:34.937] <TB0>     INFO: Test took 4675ms.
[12:43:34.940] <TB0>     INFO: scanning high vcal = 50 (= 350 in low range)
[12:43:35.361] <TB0>     INFO: Expecting 41600 events.
[12:43:39.609] <TB0>     INFO: 41600 events read in total (3533ms).
[12:43:39.610] <TB0>     INFO: Test took 4670ms.
[12:43:39.613] <TB0>     INFO: scanning high vcal = 70 (= 490 in low range)
[12:43:40.036] <TB0>     INFO: Expecting 41600 events.
[12:43:44.294] <TB0>     INFO: 41600 events read in total (3541ms).
[12:43:44.295] <TB0>     INFO: Test took 4682ms.
[12:43:44.298] <TB0>     INFO: scanning high vcal = 90 (= 630 in low range)
[12:43:44.721] <TB0>     INFO: Expecting 41600 events.
[12:43:49.033] <TB0>     INFO: 41600 events read in total (3597ms).
[12:43:49.033] <TB0>     INFO: Test took 4735ms.
[12:43:49.036] <TB0>     INFO: scanning high vcal = 200 (= 1400 in low range)
[12:43:49.455] <TB0>     INFO: Expecting 41600 events.
[12:43:53.725] <TB0>     INFO: 41600 events read in total (3553ms).
[12:43:53.726] <TB0>     INFO: Test took 4690ms.
[12:43:54.268] <TB0>     INFO: PixTestGainPedestal::measure() done 
[12:43:54.271] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[12:43:54.271] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[12:43:54.272] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[12:43:54.272] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[12:43:54.272] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[12:43:54.272] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[12:43:54.272] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[12:43:54.272] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[12:43:54.273] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[12:43:54.273] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[12:43:54.273] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[12:43:54.273] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[12:43:54.274] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[12:43:54.274] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[12:43:54.274] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[12:43:54.274] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[12:44:33.732] <TB0>     INFO: PixTestGainPedestal::fit() done
[12:44:33.733] <TB0>     INFO: non-linearity mean:  0.955 0.950 0.963 0.957 0.948 0.952 0.954 0.956 0.955 0.957 0.964 0.955 0.961 0.949 0.962 0.964
[12:44:33.733] <TB0>     INFO: non-linearity RMS:   0.008 0.007 0.005 0.005 0.007 0.006 0.007 0.007 0.007 0.006 0.005 0.007 0.006 0.007 0.006 0.005
[12:44:33.733] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-32_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[12:44:33.757] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-32_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[12:44:33.780] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-32_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[12:44:33.802] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-32_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[12:44:33.824] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-32_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[12:44:33.846] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-32_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[12:44:33.868] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-32_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[12:44:33.890] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-32_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[12:44:33.912] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-32_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[12:44:33.934] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-32_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[12:44:33.956] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-32_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[12:44:33.979] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-32_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[12:44:33.001] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-32_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[12:44:34.023] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-32_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[12:44:34.045] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-32_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[12:44:34.067] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-32_FPIXTest-17C-Nebraska-160613-1118_2016-06-13_11h18m_1465834687//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[12:44:34.089] <TB0>     INFO: PixTestGainPedestal::doTest() done, duration: 179 seconds
[12:44:34.089] <TB0>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[12:44:34.097] <TB0>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[12:44:34.097] <TB0>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[12:44:34.100] <TB0>     INFO: ######################################################################
[12:44:34.101] <TB0>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[12:44:34.101] <TB0>     INFO: ######################################################################
[12:44:34.103] <TB0>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[12:44:34.114] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[12:44:34.114] <TB0>     INFO:     run 1 of 1
[12:44:34.114] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:44:34.456] <TB0>     INFO: Expecting 3120000 events.
[12:45:25.181] <TB0>     INFO: 1255690 events read in total (50010ms).
[12:46:14.455] <TB0>     INFO: 2504970 events read in total (99285ms).
[12:46:38.905] <TB0>     INFO: 3120000 events read in total (123734ms).
[12:46:38.952] <TB0>     INFO: Test took 124839ms.
[12:46:39.034] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:46:39.168] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:46:40.750] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:46:42.256] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:46:43.747] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:46:45.173] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:46:46.617] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:46:48.139] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:46:49.725] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:46:51.237] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:46:52.770] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:46:54.224] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:46:55.676] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:46:57.054] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:46:58.544] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:46:59.938] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:47:01.348] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:47:02.865] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 409972736
[12:47:02.900] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[12:47:02.900] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 89.5768, RMS = 1.83604
[12:47:02.900] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 99
[12:47:02.900] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[12:47:02.900] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 87.4722, RMS = 2.3165
[12:47:02.900] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 100
[12:47:02.901] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[12:47:02.901] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.2846, RMS = 1.26057
[12:47:02.901] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[12:47:02.901] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[12:47:02.901] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.0484, RMS = 1.16251
[12:47:02.901] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[12:47:02.902] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[12:47:02.902] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.5283, RMS = 1.34838
[12:47:02.902] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[12:47:02.902] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[12:47:02.902] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.1742, RMS = 1.43579
[12:47:02.902] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[12:47:02.903] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[12:47:02.903] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.326, RMS = 1.11287
[12:47:02.903] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[12:47:02.903] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[12:47:02.903] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.8354, RMS = 1.47562
[12:47:02.903] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[12:47:02.905] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[12:47:02.905] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.3728, RMS = 1.31247
[12:47:02.905] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[12:47:02.905] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[12:47:02.905] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.6199, RMS = 1.44401
[12:47:02.905] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[12:47:02.906] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[12:47:02.906] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.6657, RMS = 1.57975
[12:47:02.906] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[12:47:02.906] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[12:47:02.906] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.7216, RMS = 1.38593
[12:47:02.906] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[12:47:02.907] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[12:47:02.907] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 92.2439, RMS = 1.53179
[12:47:02.907] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 100
[12:47:02.907] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[12:47:02.907] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 91.2953, RMS = 1.63055
[12:47:02.907] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 100
[12:47:02.908] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[12:47:02.908] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.4836, RMS = 1.11231
[12:47:02.908] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[12:47:02.908] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[12:47:02.908] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.6238, RMS = 1.13941
[12:47:02.908] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[12:47:02.909] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[12:47:02.909] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.7163, RMS = 1.527
[12:47:02.909] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 91
[12:47:02.909] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[12:47:02.909] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.6959, RMS = 1.63798
[12:47:02.909] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[12:47:02.910] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[12:47:02.910] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.9149, RMS = 1.36719
[12:47:02.910] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[12:47:02.910] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[12:47:02.910] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.7048, RMS = 1.59123
[12:47:02.910] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[12:47:02.912] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[12:47:02.912] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.4491, RMS = 1.57415
[12:47:02.912] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[12:47:02.912] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[12:47:02.912] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.4198, RMS = 1.55918
[12:47:02.912] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[12:47:02.913] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[12:47:02.913] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.6009, RMS = 1.55134
[12:47:02.913] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[12:47:02.913] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[12:47:02.913] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.9901, RMS = 1.66656
[12:47:02.913] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[12:47:02.914] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[12:47:02.914] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 87.4476, RMS = 1.70219
[12:47:02.914] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[12:47:02.914] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[12:47:02.914] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.4984, RMS = 1.39206
[12:47:02.914] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 90
[12:47:02.915] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[12:47:02.915] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.8131, RMS = 1.17672
[12:47:02.915] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[12:47:02.916] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[12:47:02.916] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.2013, RMS = 1.7422
[12:47:02.916] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[12:47:02.917] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[12:47:02.917] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.6678, RMS = 1.15132
[12:47:02.917] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[12:47:02.917] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[12:47:02.917] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.2198, RMS = 1.72591
[12:47:02.917] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[12:47:02.918] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[12:47:02.918] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 88.5681, RMS = 1.62989
[12:47:02.918] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[12:47:02.918] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[12:47:02.918] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.2346, RMS = 1.53685
[12:47:02.918] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 90
[12:47:02.923] <TB0>     INFO: PixTestBB3Map::doTest() done, duration: 148 seconds
[12:47:02.923] <TB0>     INFO: number of dead bumps (per ROC):     0    0    0    0    0    2    0    0    1    0    0    0    0    1    0    0
[12:47:02.923] <TB0>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[12:47:03.022] <TB0>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[12:47:03.022] <TB0>     INFO: enter test to run
[12:47:03.022] <TB0>     INFO:   test:  no parameter change
[12:47:03.023] <TB0>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 388.3mA
[12:47:03.024] <TB0>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 460.6mA
[12:47:03.024] <TB0>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.0 C
[12:47:03.024] <TB0>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[12:47:03.483] <TB0>    QUIET: Connection to board 133 closed.
[12:47:03.484] <TB0>     INFO: pXar: this is the end, my friend
[12:47:03.484] <TB0>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
