#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Sat Oct 18 08:45:39 2025
# Process ID         : 17808
# Current directory  : /media/usb/vivado/MultiCycle/Control/Control.runs/synth_1
# Command line       : vivado -log CONTROL.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source CONTROL.tcl
# Log file           : /media/usb/vivado/MultiCycle/Control/Control.runs/synth_1/CONTROL.vds
# Journal file       : /media/usb/vivado/MultiCycle/Control/Control.runs/synth_1/vivado.jou
# Running On         : LOA-AsusVivoBook
# Platform           : Ubuntu
# Operating System   : Ubuntu 22.04.5 LTS
# Processor Detail   : AMD Ryzen 5 3500U with Radeon Vega Mobile Gfx
# CPU Frequency      : 1262.530 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 10369 MB
# Swap memory        : 2147 MB
# Total Virtual      : 12517 MB
# Available Virtual  : 7913 MB
#-----------------------------------------------------------
source CONTROL.tcl -notrace
Command: synth_design -top CONTROL -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17850
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2011.797 ; gain = 429.539 ; free physical = 128 ; free virtual = 6489
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CONTROL' [/media/usb/vivado/MultiCycle/Control/Control.srcs/sources_1/new/Control.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'CONTROL' (0#1) [/media/usb/vivado/MultiCycle/Control/Control.srcs/sources_1/new/Control.vhd:44]
WARNING: [Synth 8-3917] design CONTROL has port RegDst[1] driven by constant 0
WARNING: [Synth 8-3917] design CONTROL has port MemtoReg[1] driven by constant 0
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2085.734 ; gain = 503.477 ; free physical = 145 ; free virtual = 6416
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2103.547 ; gain = 521.289 ; free physical = 151 ; free virtual = 6422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2103.547 ; gain = 521.289 ; free physical = 151 ; free virtual = 6422
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'CONTROL'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   "000" |                              000 |                              000
                   "001" |                              001 |                              001
                   "010" |                              010 |                              010
                   "011" |                              011 |                              011
                   "100" |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'CONTROL'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2112.453 ; gain = 530.195 ; free physical = 143 ; free virtual = 6416
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input    3 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 2     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   8 Input    2 Bit        Muxes := 1     
	   5 Input    2 Bit        Muxes := 2     
	   8 Input    1 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 4     
	   3 Input    1 Bit        Muxes := 3     
	   5 Input    1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design CONTROL has port RegDst[1] driven by constant 0
WARNING: [Synth 8-3917] design CONTROL has port MemtoReg[1] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2231.391 ; gain = 649.133 ; free physical = 150 ; free virtual = 6296
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2231.391 ; gain = 649.133 ; free physical = 150 ; free virtual = 6297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2239.398 ; gain = 657.141 ; free physical = 145 ; free virtual = 6289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2400.211 ; gain = 817.953 ; free physical = 133 ; free virtual = 6163
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2400.211 ; gain = 817.953 ; free physical = 133 ; free virtual = 6163
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2400.211 ; gain = 817.953 ; free physical = 133 ; free virtual = 6163
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2400.211 ; gain = 817.953 ; free physical = 133 ; free virtual = 6163
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2400.211 ; gain = 817.953 ; free physical = 133 ; free virtual = 6163
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2400.211 ; gain = 817.953 ; free physical = 133 ; free virtual = 6163
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT2 |     3|
|3     |LUT3 |     4|
|4     |LUT4 |     4|
|5     |LUT5 |     6|
|6     |LUT6 |    14|
|7     |FDRE |     3|
|8     |IBUF |     7|
|9     |OBUF |    19|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    61|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2400.211 ; gain = 817.953 ; free physical = 133 ; free virtual = 6163
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2400.211 ; gain = 817.953 ; free physical = 133 ; free virtual = 6163
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2400.219 ; gain = 817.953 ; free physical = 133 ; free virtual = 6164
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2414.086 ; gain = 0.000 ; free physical = 118 ; free virtual = 6149
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2545.668 ; gain = 0.000 ; free physical = 299 ; free virtual = 6244
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: c1f8c36f
INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 2545.703 ; gain = 963.445 ; free physical = 298 ; free virtual = 6244
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1730.174; main = 1730.174; forked = 274.509
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3091.652; main = 2545.672; forked = 970.289
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2569.680 ; gain = 0.000 ; free physical = 299 ; free virtual = 6245
INFO: [Common 17-1381] The checkpoint '/media/usb/vivado/MultiCycle/Control/Control.runs/synth_1/CONTROL.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file CONTROL_utilization_synth.rpt -pb CONTROL_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Oct 18 08:46:08 2025...
