# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../seq_detector.srcs/sources_1/imports/Downloads/l5_next_state_logic.vhd" \
"../../../../seq_detector.srcs/sources_1/imports/Downloads/l5_output_logic.vhd" \
"../../../../seq_detector.srcs/sim_1/imports/Downloads/l5_posloupnost_test_v2.vhd" \

# Do not sort compile order
nosort
