<!DOCTYPE html>
<html>
  <head>
    <meta http-equiv="content-type" content="text/html; charset=UTF-8">
    <title>STM32F103</title>
    <script>
      var found=[];
      function search(){
        resetContent();
        var elements=document.getElementsByClassName("content");
        var searchText=document.getElementById("search-field").value;
        for(var i=0; i<elements.length; i++){
          if(elements[i].textContent.indexOf(searchText)!==-1){
            expandDetails(elements[i]);
            if(elements[i].innerText.indexOf(searchText)!==-1){
              elements[i].style.background='yellow';
            }
            found.push(elements[i]);
          }
        }
      }
      function resetContent(){
        for(var i=0;i<found.length;i++){
          found[i].style.background='transparent';
        }
        var details=document.getElementsByTagName("DETAILS");
        for(var i=0;i<details.length;i++){
          details[i].removeAttribute("open");
        }
        found=[];
      }
      function expandDetails(element){
        var tagName=element.tagName;
        if(tagName==='BODY'){
          return;
        }
        if(tagName==='DETAILS'){
          element.setAttribute("open","");
        }
        expandDetails(element.parentElement);
      }
    </script>
  </head>
  <body>
    <H1>STM32F103</H1>

    <form style="position:fixed; top:0px; left:100px" onsubmit="event.preventDefault(); search();">
      <input type="search" id="search-field" placeholder="Search the siteâ€¦" required="" value="addr">
      <button>Search</button>
      <button type="button" onclick="resetContent();">Reset</button>
    </form>
<ul>
<li class="content"><details><summary>0xA0000000<b style="margin: 20px;">FSMC</b>// Flexible static memory controller</summary>
<ul>
<li class="content"><details><summary>0xA0000000<b style="margin: 20px;">BCR1</b>//   SRAM/NOR-Flash chip-select control register 1</summary>
<ul>
<li class="content">
[19]<b style="margin: 20px;">CBURSTRW</b> (def=0x0)    //    CBURSTRW
</li>
<li class="content">
[15]<b style="margin: 20px;">ASYNCWAIT</b> (def=0x0)    //    ASYNCWAIT
</li>
<li class="content">
[14]<b style="margin: 20px;">EXTMOD</b> (def=0x0)    //    EXTMOD
</li>
<li class="content">
[13]<b style="margin: 20px;">WAITEN</b> (def=0x1)    //    WAITEN
</li>
<li class="content">
[12]<b style="margin: 20px;">WREN</b> (def=0x1)    //    WREN
</li>
<li class="content">
[11]<b style="margin: 20px;">WAITCFG</b> (def=0x0)    //    WAITCFG
</li>
<li class="content">
[9]<b style="margin: 20px;">WAITPOL</b> (def=0x0)    //    WAITPOL
</li>
<li class="content">
[8]<b style="margin: 20px;">BURSTEN</b> (def=0x0)    //    BURSTEN
</li>
<li class="content">
[6]<b style="margin: 20px;">FACCEN</b> (def=0x1)    //    FACCEN
</li>
<li class="content">
[4:5]<b style="margin: 20px;">MWID</b> (def=0x1)    //    MWID
</li>
<li class="content">
[2:3]<b style="margin: 20px;">MTYP</b> (def=0x0)    //    MTYP
</li>
<li class="content">
[1]<b style="margin: 20px;">MUXEN</b> (def=0x0)    //    MUXEN
</li>
<li class="content">
[0]<b style="margin: 20px;">MBKEN</b> (def=0x0)    //    MBKEN
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xA0000004<b style="margin: 20px;">BTR1</b>//   SRAM/NOR-Flash chip-select timing register 1</summary>
<ul>
<li class="content">
[28:29]<b style="margin: 20px;">ACCMOD</b> (def=0x3)    //    ACCMOD
</li>
<li class="content">
[24:27]<b style="margin: 20px;">DATLAT</b> (def=0xF)    //    DATLAT
</li>
<li class="content">
[20:23]<b style="margin: 20px;">CLKDIV</b> (def=0xF)    //    CLKDIV
</li>
<li class="content">
[16:19]<b style="margin: 20px;">BUSTURN</b> (def=0xF)    //    BUSTURN
</li>
<li class="content">
[8:15]<b style="margin: 20px;">DATAST</b> (def=0xFF)    //    DATAST
</li>
<li class="content">
[4:7]<b style="margin: 20px;">ADDHLD</b> (def=0xF)    //    ADDHLD
</li>
<li class="content">
[0:3]<b style="margin: 20px;">ADDSET</b> (def=0xF)    //    ADDSET
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xA0000008<b style="margin: 20px;">BCR2</b>//   SRAM/NOR-Flash chip-select control register 2</summary>
<ul>
<li class="content">
[19]<b style="margin: 20px;">CBURSTRW</b> (def=0x0)    //    CBURSTRW
</li>
<li class="content">
[15]<b style="margin: 20px;">ASYNCWAIT</b> (def=0x0)    //    ASYNCWAIT
</li>
<li class="content">
[14]<b style="margin: 20px;">EXTMOD</b> (def=0x0)    //    EXTMOD
</li>
<li class="content">
[13]<b style="margin: 20px;">WAITEN</b> (def=0x1)    //    WAITEN
</li>
<li class="content">
[12]<b style="margin: 20px;">WREN</b> (def=0x1)    //    WREN
</li>
<li class="content">
[11]<b style="margin: 20px;">WAITCFG</b> (def=0x0)    //    WAITCFG
</li>
<li class="content">
[10]<b style="margin: 20px;">WRAPMOD</b> (def=0x0)    //    WRAPMOD
</li>
<li class="content">
[9]<b style="margin: 20px;">WAITPOL</b> (def=0x0)    //    WAITPOL
</li>
<li class="content">
[8]<b style="margin: 20px;">BURSTEN</b> (def=0x0)    //    BURSTEN
</li>
<li class="content">
[6]<b style="margin: 20px;">FACCEN</b> (def=0x1)    //    FACCEN
</li>
<li class="content">
[4:5]<b style="margin: 20px;">MWID</b> (def=0x1)    //    MWID
</li>
<li class="content">
[2:3]<b style="margin: 20px;">MTYP</b> (def=0x0)    //    MTYP
</li>
<li class="content">
[1]<b style="margin: 20px;">MUXEN</b> (def=0x0)    //    MUXEN
</li>
<li class="content">
[0]<b style="margin: 20px;">MBKEN</b> (def=0x0)    //    MBKEN
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xA000000C<b style="margin: 20px;">BTR2</b>//   SRAM/NOR-Flash chip-select timing register 2</summary>
<ul>
<li class="content">
[28:29]<b style="margin: 20px;">ACCMOD</b> (def=0x3)    //    ACCMOD
</li>
<li class="content">
[24:27]<b style="margin: 20px;">DATLAT</b> (def=0xF)    //    DATLAT
</li>
<li class="content">
[20:23]<b style="margin: 20px;">CLKDIV</b> (def=0xF)    //    CLKDIV
</li>
<li class="content">
[16:19]<b style="margin: 20px;">BUSTURN</b> (def=0xF)    //    BUSTURN
</li>
<li class="content">
[8:15]<b style="margin: 20px;">DATAST</b> (def=0xFF)    //    DATAST
</li>
<li class="content">
[4:7]<b style="margin: 20px;">ADDHLD</b> (def=0xF)    //    ADDHLD
</li>
<li class="content">
[0:3]<b style="margin: 20px;">ADDSET</b> (def=0xF)    //    ADDSET
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xA0000010<b style="margin: 20px;">BCR3</b>//   SRAM/NOR-Flash chip-select control register 3</summary>
<ul>
<li class="content">
[19]<b style="margin: 20px;">CBURSTRW</b> (def=0x0)    //    CBURSTRW
</li>
<li class="content">
[15]<b style="margin: 20px;">ASYNCWAIT</b> (def=0x0)    //    ASYNCWAIT
</li>
<li class="content">
[14]<b style="margin: 20px;">EXTMOD</b> (def=0x0)    //    EXTMOD
</li>
<li class="content">
[13]<b style="margin: 20px;">WAITEN</b> (def=0x1)    //    WAITEN
</li>
<li class="content">
[12]<b style="margin: 20px;">WREN</b> (def=0x1)    //    WREN
</li>
<li class="content">
[11]<b style="margin: 20px;">WAITCFG</b> (def=0x0)    //    WAITCFG
</li>
<li class="content">
[10]<b style="margin: 20px;">WRAPMOD</b> (def=0x0)    //    WRAPMOD
</li>
<li class="content">
[9]<b style="margin: 20px;">WAITPOL</b> (def=0x0)    //    WAITPOL
</li>
<li class="content">
[8]<b style="margin: 20px;">BURSTEN</b> (def=0x0)    //    BURSTEN
</li>
<li class="content">
[6]<b style="margin: 20px;">FACCEN</b> (def=0x1)    //    FACCEN
</li>
<li class="content">
[4:5]<b style="margin: 20px;">MWID</b> (def=0x1)    //    MWID
</li>
<li class="content">
[2:3]<b style="margin: 20px;">MTYP</b> (def=0x0)    //    MTYP
</li>
<li class="content">
[1]<b style="margin: 20px;">MUXEN</b> (def=0x0)    //    MUXEN
</li>
<li class="content">
[0]<b style="margin: 20px;">MBKEN</b> (def=0x0)    //    MBKEN
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xA0000014<b style="margin: 20px;">BTR3</b>//   SRAM/NOR-Flash chip-select timing register 3</summary>
<ul>
<li class="content">
[28:29]<b style="margin: 20px;">ACCMOD</b> (def=0x3)    //    ACCMOD
</li>
<li class="content">
[24:27]<b style="margin: 20px;">DATLAT</b> (def=0xF)    //    DATLAT
</li>
<li class="content">
[20:23]<b style="margin: 20px;">CLKDIV</b> (def=0xF)    //    CLKDIV
</li>
<li class="content">
[16:19]<b style="margin: 20px;">BUSTURN</b> (def=0xF)    //    BUSTURN
</li>
<li class="content">
[8:15]<b style="margin: 20px;">DATAST</b> (def=0xFF)    //    DATAST
</li>
<li class="content">
[4:7]<b style="margin: 20px;">ADDHLD</b> (def=0xF)    //    ADDHLD
</li>
<li class="content">
[0:3]<b style="margin: 20px;">ADDSET</b> (def=0xF)    //    ADDSET
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xA0000018<b style="margin: 20px;">BCR4</b>//   SRAM/NOR-Flash chip-select control register 4</summary>
<ul>
<li class="content">
[19]<b style="margin: 20px;">CBURSTRW</b> (def=0x0)    //    CBURSTRW
</li>
<li class="content">
[15]<b style="margin: 20px;">ASYNCWAIT</b> (def=0x0)    //    ASYNCWAIT
</li>
<li class="content">
[14]<b style="margin: 20px;">EXTMOD</b> (def=0x0)    //    EXTMOD
</li>
<li class="content">
[13]<b style="margin: 20px;">WAITEN</b> (def=0x1)    //    WAITEN
</li>
<li class="content">
[12]<b style="margin: 20px;">WREN</b> (def=0x1)    //    WREN
</li>
<li class="content">
[11]<b style="margin: 20px;">WAITCFG</b> (def=0x0)    //    WAITCFG
</li>
<li class="content">
[10]<b style="margin: 20px;">WRAPMOD</b> (def=0x0)    //    WRAPMOD
</li>
<li class="content">
[9]<b style="margin: 20px;">WAITPOL</b> (def=0x0)    //    WAITPOL
</li>
<li class="content">
[8]<b style="margin: 20px;">BURSTEN</b> (def=0x0)    //    BURSTEN
</li>
<li class="content">
[6]<b style="margin: 20px;">FACCEN</b> (def=0x1)    //    FACCEN
</li>
<li class="content">
[4:5]<b style="margin: 20px;">MWID</b> (def=0x1)    //    MWID
</li>
<li class="content">
[2:3]<b style="margin: 20px;">MTYP</b> (def=0x0)    //    MTYP
</li>
<li class="content">
[1]<b style="margin: 20px;">MUXEN</b> (def=0x0)    //    MUXEN
</li>
<li class="content">
[0]<b style="margin: 20px;">MBKEN</b> (def=0x0)    //    MBKEN
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xA000001C<b style="margin: 20px;">BTR4</b>//   SRAM/NOR-Flash chip-select timing register 4</summary>
<ul>
<li class="content">
[28:29]<b style="margin: 20px;">ACCMOD</b> (def=0x3)    //    ACCMOD
</li>
<li class="content">
[24:27]<b style="margin: 20px;">DATLAT</b> (def=0xF)    //    DATLAT
</li>
<li class="content">
[20:23]<b style="margin: 20px;">CLKDIV</b> (def=0xF)    //    CLKDIV
</li>
<li class="content">
[16:19]<b style="margin: 20px;">BUSTURN</b> (def=0xF)    //    BUSTURN
</li>
<li class="content">
[8:15]<b style="margin: 20px;">DATAST</b> (def=0xFF)    //    DATAST
</li>
<li class="content">
[4:7]<b style="margin: 20px;">ADDHLD</b> (def=0xF)    //    ADDHLD
</li>
<li class="content">
[0:3]<b style="margin: 20px;">ADDSET</b> (def=0xF)    //    ADDSET
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xA0000060<b style="margin: 20px;">PCR2</b>//   PC Card/NAND Flash control register 2</summary>
<ul>
<li class="content">
[17:19]<b style="margin: 20px;">ECCPS</b> (def=0x0)    //    ECCPS
</li>
<li class="content">
[13:16]<b style="margin: 20px;">TAR</b> (def=0x0)    //    TAR
</li>
<li class="content">
[9:12]<b style="margin: 20px;">TCLR</b> (def=0x0)    //    TCLR
</li>
<li class="content">
[6]<b style="margin: 20px;">ECCEN</b> (def=0x0)    //    ECCEN
</li>
<li class="content">
[4:5]<b style="margin: 20px;">PWID</b> (def=0x1)    //    PWID
</li>
<li class="content">
[3]<b style="margin: 20px;">PTYP</b> (def=0x1)    //    PTYP
</li>
<li class="content">
[2]<b style="margin: 20px;">PBKEN</b> (def=0x0)    //    PBKEN
</li>
<li class="content">
[1]<b style="margin: 20px;">PWAITEN</b> (def=0x0)    //    PWAITEN
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xA0000064<b style="margin: 20px;">SR2</b>//   FIFO status and interrupt register 2</summary>
<ul>
<li class="content">
[6]<b style="margin: 20px;">FEMPT</b> (def=0x1)    //    FEMPT
</li>
<li class="content">
[5]<b style="margin: 20px;">IFEN</b> (def=0x0)    //    IFEN
</li>
<li class="content">
[4]<b style="margin: 20px;">ILEN</b> (def=0x0)    //    ILEN
</li>
<li class="content">
[3]<b style="margin: 20px;">IREN</b> (def=0x0)    //    IREN
</li>
<li class="content">
[2]<b style="margin: 20px;">IFS</b> (def=0x0)    //    IFS
</li>
<li class="content">
[1]<b style="margin: 20px;">ILS</b> (def=0x0)    //    ILS
</li>
<li class="content">
[0]<b style="margin: 20px;">IRS</b> (def=0x0)    //    IRS
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xA0000068<b style="margin: 20px;">PMEM2</b>//   Common memory space timing register 2</summary>
<ul>
<li class="content">
[24:31]<b style="margin: 20px;">MEMHIZx</b> (def=0xFC)    //    MEMHIZx
</li>
<li class="content">
[16:23]<b style="margin: 20px;">MEMHOLDx</b> (def=0xFC)    //    MEMHOLDx
</li>
<li class="content">
[8:15]<b style="margin: 20px;">MEMWAITx</b> (def=0xFC)    //    MEMWAITx
</li>
<li class="content">
[0:7]<b style="margin: 20px;">MEMSETx</b> (def=0xFC)    //    MEMSETx
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xA000006C<b style="margin: 20px;">PATT2</b>//   Attribute memory space timing register 2</summary>
<ul>
<li class="content">
[24:31]<b style="margin: 20px;">ATTHIZx</b> (def=0xFC)    //    Attribute memory x databus HiZ time
</li>
<li class="content">
[16:23]<b style="margin: 20px;">ATTHOLDx</b> (def=0xFC)    //    Attribute memory x hold time
</li>
<li class="content">
[8:15]<b style="margin: 20px;">ATTWAITx</b> (def=0xFC)    //    Attribute memory x wait time
</li>
<li class="content">
[0:7]<b style="margin: 20px;">ATTSETx</b> (def=0xFC)    //    Attribute memory x setup time
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xA0000074<b style="margin: 20px;">ECCR2</b>//   ECC result register 2</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">ECCx</b> (def=0x0)    //    ECC result
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xA0000080<b style="margin: 20px;">PCR3</b>//   PC Card/NAND Flash control register 3</summary>
<ul>
<li class="content">
[17:19]<b style="margin: 20px;">ECCPS</b> (def=0x0)    //    ECCPS
</li>
<li class="content">
[13:16]<b style="margin: 20px;">TAR</b> (def=0x0)    //    TAR
</li>
<li class="content">
[9:12]<b style="margin: 20px;">TCLR</b> (def=0x0)    //    TCLR
</li>
<li class="content">
[6]<b style="margin: 20px;">ECCEN</b> (def=0x0)    //    ECCEN
</li>
<li class="content">
[4:5]<b style="margin: 20px;">PWID</b> (def=0x1)    //    PWID
</li>
<li class="content">
[3]<b style="margin: 20px;">PTYP</b> (def=0x1)    //    PTYP
</li>
<li class="content">
[2]<b style="margin: 20px;">PBKEN</b> (def=0x0)    //    PBKEN
</li>
<li class="content">
[1]<b style="margin: 20px;">PWAITEN</b> (def=0x0)    //    PWAITEN
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xA0000084<b style="margin: 20px;">SR3</b>//   FIFO status and interrupt register 3</summary>
<ul>
<li class="content">
[6]<b style="margin: 20px;">FEMPT</b> (def=0x1)    //    FEMPT
</li>
<li class="content">
[5]<b style="margin: 20px;">IFEN</b> (def=0x0)    //    IFEN
</li>
<li class="content">
[4]<b style="margin: 20px;">ILEN</b> (def=0x0)    //    ILEN
</li>
<li class="content">
[3]<b style="margin: 20px;">IREN</b> (def=0x0)    //    IREN
</li>
<li class="content">
[2]<b style="margin: 20px;">IFS</b> (def=0x0)    //    IFS
</li>
<li class="content">
[1]<b style="margin: 20px;">ILS</b> (def=0x0)    //    ILS
</li>
<li class="content">
[0]<b style="margin: 20px;">IRS</b> (def=0x0)    //    IRS
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xA0000088<b style="margin: 20px;">PMEM3</b>//   Common memory space timing register 3</summary>
<ul>
<li class="content">
[24:31]<b style="margin: 20px;">MEMHIZx</b> (def=0xFC)    //    MEMHIZx
</li>
<li class="content">
[16:23]<b style="margin: 20px;">MEMHOLDx</b> (def=0xFC)    //    MEMHOLDx
</li>
<li class="content">
[8:15]<b style="margin: 20px;">MEMWAITx</b> (def=0xFC)    //    MEMWAITx
</li>
<li class="content">
[0:7]<b style="margin: 20px;">MEMSETx</b> (def=0xFC)    //    MEMSETx
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xA000008C<b style="margin: 20px;">PATT3</b>//   Attribute memory space timing register 3</summary>
<ul>
<li class="content">
[24:31]<b style="margin: 20px;">ATTHIZx</b> (def=0xFC)    //    ATTHIZx
</li>
<li class="content">
[16:23]<b style="margin: 20px;">ATTHOLDx</b> (def=0xFC)    //    ATTHOLDx
</li>
<li class="content">
[8:15]<b style="margin: 20px;">ATTWAITx</b> (def=0xFC)    //    ATTWAITx
</li>
<li class="content">
[0:7]<b style="margin: 20px;">ATTSETx</b> (def=0xFC)    //    ATTSETx
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xA0000094<b style="margin: 20px;">ECCR3</b>//   ECC result register 3</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">ECCx</b> (def=0x0)    //    ECCx
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xA00000A0<b style="margin: 20px;">PCR4</b>//   PC Card/NAND Flash control register 4</summary>
<ul>
<li class="content">
[17:19]<b style="margin: 20px;">ECCPS</b> (def=0x0)    //    ECCPS
</li>
<li class="content">
[13:16]<b style="margin: 20px;">TAR</b> (def=0x0)    //    TAR
</li>
<li class="content">
[9:12]<b style="margin: 20px;">TCLR</b> (def=0x0)    //    TCLR
</li>
<li class="content">
[6]<b style="margin: 20px;">ECCEN</b> (def=0x0)    //    ECCEN
</li>
<li class="content">
[4:5]<b style="margin: 20px;">PWID</b> (def=0x1)    //    PWID
</li>
<li class="content">
[3]<b style="margin: 20px;">PTYP</b> (def=0x1)    //    PTYP
</li>
<li class="content">
[2]<b style="margin: 20px;">PBKEN</b> (def=0x0)    //    PBKEN
</li>
<li class="content">
[1]<b style="margin: 20px;">PWAITEN</b> (def=0x0)    //    PWAITEN
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xA00000A4<b style="margin: 20px;">SR4</b>//   FIFO status and interrupt register 4</summary>
<ul>
<li class="content">
[6]<b style="margin: 20px;">FEMPT</b> (def=0x1)    //    FEMPT
</li>
<li class="content">
[5]<b style="margin: 20px;">IFEN</b> (def=0x0)    //    IFEN
</li>
<li class="content">
[4]<b style="margin: 20px;">ILEN</b> (def=0x0)    //    ILEN
</li>
<li class="content">
[3]<b style="margin: 20px;">IREN</b> (def=0x0)    //    IREN
</li>
<li class="content">
[2]<b style="margin: 20px;">IFS</b> (def=0x0)    //    IFS
</li>
<li class="content">
[1]<b style="margin: 20px;">ILS</b> (def=0x0)    //    ILS
</li>
<li class="content">
[0]<b style="margin: 20px;">IRS</b> (def=0x0)    //    IRS
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xA00000A8<b style="margin: 20px;">PMEM4</b>//   Common memory space timing register 4</summary>
<ul>
<li class="content">
[24:31]<b style="margin: 20px;">MEMHIZx</b> (def=0xFC)    //    MEMHIZx
</li>
<li class="content">
[16:23]<b style="margin: 20px;">MEMHOLDx</b> (def=0xFC)    //    MEMHOLDx
</li>
<li class="content">
[8:15]<b style="margin: 20px;">MEMWAITx</b> (def=0xFC)    //    MEMWAITx
</li>
<li class="content">
[0:7]<b style="margin: 20px;">MEMSETx</b> (def=0xFC)    //    MEMSETx
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xA00000AC<b style="margin: 20px;">PATT4</b>//   Attribute memory space timing register 4</summary>
<ul>
<li class="content">
[24:31]<b style="margin: 20px;">ATTHIZx</b> (def=0xFC)    //    ATTHIZx
</li>
<li class="content">
[16:23]<b style="margin: 20px;">ATTHOLDx</b> (def=0xFC)    //    ATTHOLDx
</li>
<li class="content">
[8:15]<b style="margin: 20px;">ATTWAITx</b> (def=0xFC)    //    ATTWAITx
</li>
<li class="content">
[0:7]<b style="margin: 20px;">ATTSETx</b> (def=0xFC)    //    ATTSETx
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xA00000B0<b style="margin: 20px;">PIO4</b>//   I/O space timing register 4</summary>
<ul>
<li class="content">
[24:31]<b style="margin: 20px;">IOHIZx</b> (def=0xFC)    //    IOHIZx
</li>
<li class="content">
[16:23]<b style="margin: 20px;">IOHOLDx</b> (def=0xFC)    //    IOHOLDx
</li>
<li class="content">
[8:15]<b style="margin: 20px;">IOWAITx</b> (def=0xFC)    //    IOWAITx
</li>
<li class="content">
[0:7]<b style="margin: 20px;">IOSETx</b> (def=0xFC)    //    IOSETx
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xA0000104<b style="margin: 20px;">BWTR1</b>//   SRAM/NOR-Flash write timing registers 1</summary>
<ul>
<li class="content">
[28:29]<b style="margin: 20px;">ACCMOD</b> (def=0x0)    //    ACCMOD
</li>
<li class="content">
[24:27]<b style="margin: 20px;">DATLAT</b> (def=0xF)    //    DATLAT
</li>
<li class="content">
[20:23]<b style="margin: 20px;">CLKDIV</b> (def=0xF)    //    CLKDIV
</li>
<li class="content">
[8:15]<b style="margin: 20px;">DATAST</b> (def=0xFF)    //    DATAST
</li>
<li class="content">
[4:7]<b style="margin: 20px;">ADDHLD</b> (def=0xF)    //    ADDHLD
</li>
<li class="content">
[0:3]<b style="margin: 20px;">ADDSET</b> (def=0xF)    //    ADDSET
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xA000010C<b style="margin: 20px;">BWTR2</b>//   SRAM/NOR-Flash write timing registers 2</summary>
<ul>
<li class="content">
[28:29]<b style="margin: 20px;">ACCMOD</b> (def=0x0)    //    ACCMOD
</li>
<li class="content">
[24:27]<b style="margin: 20px;">DATLAT</b> (def=0xF)    //    DATLAT
</li>
<li class="content">
[20:23]<b style="margin: 20px;">CLKDIV</b> (def=0xF)    //    CLKDIV
</li>
<li class="content">
[8:15]<b style="margin: 20px;">DATAST</b> (def=0xFF)    //    DATAST
</li>
<li class="content">
[4:7]<b style="margin: 20px;">ADDHLD</b> (def=0xF)    //    ADDHLD
</li>
<li class="content">
[0:3]<b style="margin: 20px;">ADDSET</b> (def=0xF)    //    ADDSET
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xA0000114<b style="margin: 20px;">BWTR3</b>//   SRAM/NOR-Flash write timing registers 3</summary>
<ul>
<li class="content">
[28:29]<b style="margin: 20px;">ACCMOD</b> (def=0x0)    //    ACCMOD
</li>
<li class="content">
[24:27]<b style="margin: 20px;">DATLAT</b> (def=0xF)    //    DATLAT
</li>
<li class="content">
[20:23]<b style="margin: 20px;">CLKDIV</b> (def=0xF)    //    CLKDIV
</li>
<li class="content">
[8:15]<b style="margin: 20px;">DATAST</b> (def=0xFF)    //    DATAST
</li>
<li class="content">
[4:7]<b style="margin: 20px;">ADDHLD</b> (def=0xF)    //    ADDHLD
</li>
<li class="content">
[0:3]<b style="margin: 20px;">ADDSET</b> (def=0xF)    //    ADDSET
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xA000011C<b style="margin: 20px;">BWTR4</b>//   SRAM/NOR-Flash write timing registers 4</summary>
<ul>
<li class="content">
[28:29]<b style="margin: 20px;">ACCMOD</b> (def=0x0)    //    ACCMOD
</li>
<li class="content">
[24:27]<b style="margin: 20px;">DATLAT</b> (def=0xF)    //    DATLAT
</li>
<li class="content">
[20:23]<b style="margin: 20px;">CLKDIV</b> (def=0xF)    //    CLKDIV
</li>
<li class="content">
[8:15]<b style="margin: 20px;">DATAST</b> (def=0xFF)    //    DATAST
</li>
<li class="content">
[4:7]<b style="margin: 20px;">ADDHLD</b> (def=0xF)    //    ADDHLD
</li>
<li class="content">
[0:3]<b style="margin: 20px;">ADDSET</b> (def=0xF)    //    ADDSET
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[48]  <b>FSMC</b>    //    FSMC global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40007000<b style="margin: 20px;">PWR</b>// Power control</summary>
<ul>
<li class="content"><details><summary>0x40007000<b style="margin: 20px;">CR</b>//   Power control register (PWR_CR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">LPDS</b> (def=0x0)    //    Low Power Deep Sleep
</li>
<li class="content">
[1]<b style="margin: 20px;">PDDS</b> (def=0x0)    //    Power Down Deep Sleep
</li>
<li class="content">
[2]<b style="margin: 20px;">CWUF</b> (def=0x0)    //    Clear Wake-up Flag
</li>
<li class="content">
[3]<b style="margin: 20px;">CSBF</b> (def=0x0)    //    Clear STANDBY Flag
</li>
<li class="content">
[4]<b style="margin: 20px;">PVDE</b> (def=0x0)    //    Power Voltage Detector Enable
</li>
<li class="content">
[5:7]<b style="margin: 20px;">PLS</b> (def=0x0)    //    PVD Level Selection
</li>
<li class="content">
[8]<b style="margin: 20px;">DBP</b> (def=0x0)    //    Disable Backup Domain write protection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40007004<b style="margin: 20px;">CSR</b>//   Power control register (PWR_CR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">WUF</b> (def=0x0)    //    Wake-Up Flag
</li>
<li class="content">
[1]<b style="margin: 20px;">SBF</b> (def=0x0)    //    STANDBY Flag
</li>
<li class="content">
[2]<b style="margin: 20px;">PVDO</b> (def=0x0)    //    PVD Output
</li>
<li class="content">
[8]<b style="margin: 20px;">EWUP</b> (def=0x0)    //    Enable WKUP pin
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[1]  <b>PVD</b>    //    PVD through EXTI line detection interrupt</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40021000<b style="margin: 20px;">RCC</b>// Reset and clock control</summary>
<ul>
<li class="content"><details><summary>0x40021000<b style="margin: 20px;">CR</b>//   Clock control register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">HSION</b> (def=0x1)    //    Internal High Speed clock enable
</li>
<li class="content">
[1]<b style="margin: 20px;">HSIRDY</b> (def=0x1)    //    Internal High Speed clock ready flag
</li>
<li class="content">
[3:7]<b style="margin: 20px;">HSITRIM</b> (def=0x10)    //    Internal High Speed clock trimming
</li>
<li class="content">
[8:15]<b style="margin: 20px;">HSICAL</b> (def=0x0)    //    Internal High Speed clock Calibration
</li>
<li class="content">
[16]<b style="margin: 20px;">HSEON</b> (def=0x0)    //    External High Speed clock enable
</li>
<li class="content">
[17]<b style="margin: 20px;">HSERDY</b> (def=0x0)    //    External High Speed clock ready flag
</li>
<li class="content">
[18]<b style="margin: 20px;">HSEBYP</b> (def=0x0)    //    External High Speed clock Bypass
</li>
<li class="content">
[19]<b style="margin: 20px;">CSSON</b> (def=0x0)    //    Clock Security System enable
</li>
<li class="content">
[24]<b style="margin: 20px;">PLLON</b> (def=0x0)    //    PLL enable
</li>
<li class="content">
[25]<b style="margin: 20px;">PLLRDY</b> (def=0x0)    //    PLL clock ready flag
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40021004<b style="margin: 20px;">CFGR</b>//   Clock configuration register (RCC_CFGR)</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">SW</b> (def=0x0)    //    System clock Switch
</li>
<li class="content">
[2:3]<b style="margin: 20px;">SWS</b> (def=0x0)    //    System Clock Switch Status
</li>
<li class="content">
[4:7]<b style="margin: 20px;">HPRE</b> (def=0x0)    //    AHB prescaler
</li>
<li class="content">
[8:10]<b style="margin: 20px;">PPRE1</b> (def=0x0)    //    APB Low speed prescaler (APB1)
</li>
<li class="content">
[11:13]<b style="margin: 20px;">PPRE2</b> (def=0x0)    //    APB High speed prescaler (APB2)
</li>
<li class="content">
[14:15]<b style="margin: 20px;">ADCPRE</b> (def=0x0)    //    ADC prescaler
</li>
<li class="content">
[16]<b style="margin: 20px;">PLLSRC</b> (def=0x0)    //    PLL entry clock source
</li>
<li class="content">
[17]<b style="margin: 20px;">PLLXTPRE</b> (def=0x0)    //    HSE divider for PLL entry
</li>
<li class="content">
[18:21]<b style="margin: 20px;">PLLMUL</b> (def=0x0)    //    PLL Multiplication Factor
</li>
<li class="content">
[22]<b style="margin: 20px;">OTGFSPRE</b> (def=0x0)    //    USB OTG FS prescaler
</li>
<li class="content">
[24:26]<b style="margin: 20px;">MCO</b> (def=0x0)    //    Microcontroller clock output
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40021008<b style="margin: 20px;">CIR</b>//   Clock interrupt register (RCC_CIR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">LSIRDYF</b> (def=0x0)    //    LSI Ready Interrupt flag
</li>
<li class="content">
[1]<b style="margin: 20px;">LSERDYF</b> (def=0x0)    //    LSE Ready Interrupt flag
</li>
<li class="content">
[2]<b style="margin: 20px;">HSIRDYF</b> (def=0x0)    //    HSI Ready Interrupt flag
</li>
<li class="content">
[3]<b style="margin: 20px;">HSERDYF</b> (def=0x0)    //    HSE Ready Interrupt flag
</li>
<li class="content">
[4]<b style="margin: 20px;">PLLRDYF</b> (def=0x0)    //    PLL Ready Interrupt flag
</li>
<li class="content">
[7]<b style="margin: 20px;">CSSF</b> (def=0x0)    //    Clock Security System Interrupt flag
</li>
<li class="content">
[8]<b style="margin: 20px;">LSIRDYIE</b> (def=0x0)    //    LSI Ready Interrupt Enable
</li>
<li class="content">
[9]<b style="margin: 20px;">LSERDYIE</b> (def=0x0)    //    LSE Ready Interrupt Enable
</li>
<li class="content">
[10]<b style="margin: 20px;">HSIRDYIE</b> (def=0x0)    //    HSI Ready Interrupt Enable
</li>
<li class="content">
[11]<b style="margin: 20px;">HSERDYIE</b> (def=0x0)    //    HSE Ready Interrupt Enable
</li>
<li class="content">
[12]<b style="margin: 20px;">PLLRDYIE</b> (def=0x0)    //    PLL Ready Interrupt Enable
</li>
<li class="content">
[16]<b style="margin: 20px;">LSIRDYC</b> (def=0x0)    //    LSI Ready Interrupt Clear
</li>
<li class="content">
[17]<b style="margin: 20px;">LSERDYC</b> (def=0x0)    //    LSE Ready Interrupt Clear
</li>
<li class="content">
[18]<b style="margin: 20px;">HSIRDYC</b> (def=0x0)    //    HSI Ready Interrupt Clear
</li>
<li class="content">
[19]<b style="margin: 20px;">HSERDYC</b> (def=0x0)    //    HSE Ready Interrupt Clear
</li>
<li class="content">
[20]<b style="margin: 20px;">PLLRDYC</b> (def=0x0)    //    PLL Ready Interrupt Clear
</li>
<li class="content">
[23]<b style="margin: 20px;">CSSC</b> (def=0x0)    //    Clock security system interrupt clear
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002100C<b style="margin: 20px;">APB2RSTR</b>//   APB2 peripheral reset register (RCC_APB2RSTR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">AFIORST</b> (def=0x0)    //    Alternate function I/O reset
</li>
<li class="content">
[2]<b style="margin: 20px;">IOPARST</b> (def=0x0)    //    IO port A reset
</li>
<li class="content">
[3]<b style="margin: 20px;">IOPBRST</b> (def=0x0)    //    IO port B reset
</li>
<li class="content">
[4]<b style="margin: 20px;">IOPCRST</b> (def=0x0)    //    IO port C reset
</li>
<li class="content">
[5]<b style="margin: 20px;">IOPDRST</b> (def=0x0)    //    IO port D reset
</li>
<li class="content">
[6]<b style="margin: 20px;">IOPERST</b> (def=0x0)    //    IO port E reset
</li>
<li class="content">
[7]<b style="margin: 20px;">IOPFRST</b> (def=0x0)    //    IO port F reset
</li>
<li class="content">
[8]<b style="margin: 20px;">IOPGRST</b> (def=0x0)    //    IO port G reset
</li>
<li class="content">
[9]<b style="margin: 20px;">ADC1RST</b> (def=0x0)    //    ADC 1 interface reset
</li>
<li class="content">
[10]<b style="margin: 20px;">ADC2RST</b> (def=0x0)    //    ADC 2 interface reset
</li>
<li class="content">
[11]<b style="margin: 20px;">TIM1RST</b> (def=0x0)    //    TIM1 timer reset
</li>
<li class="content">
[12]<b style="margin: 20px;">SPI1RST</b> (def=0x0)    //    SPI 1 reset
</li>
<li class="content">
[13]<b style="margin: 20px;">TIM8RST</b> (def=0x0)    //    TIM8 timer reset
</li>
<li class="content">
[14]<b style="margin: 20px;">USART1RST</b> (def=0x0)    //    USART1 reset
</li>
<li class="content">
[15]<b style="margin: 20px;">ADC3RST</b> (def=0x0)    //    ADC 3 interface reset
</li>
<li class="content">
[19]<b style="margin: 20px;">TIM9RST</b> (def=0x0)    //    TIM9 timer reset
</li>
<li class="content">
[20]<b style="margin: 20px;">TIM10RST</b> (def=0x0)    //    TIM10 timer reset
</li>
<li class="content">
[21]<b style="margin: 20px;">TIM11RST</b> (def=0x0)    //    TIM11 timer reset
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40021010<b style="margin: 20px;">APB1RSTR</b>//   APB1 peripheral reset register (RCC_APB1RSTR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">TIM2RST</b> (def=0x0)    //    Timer 2 reset
</li>
<li class="content">
[1]<b style="margin: 20px;">TIM3RST</b> (def=0x0)    //    Timer 3 reset
</li>
<li class="content">
[2]<b style="margin: 20px;">TIM4RST</b> (def=0x0)    //    Timer 4 reset
</li>
<li class="content">
[3]<b style="margin: 20px;">TIM5RST</b> (def=0x0)    //    Timer 5 reset
</li>
<li class="content">
[4]<b style="margin: 20px;">TIM6RST</b> (def=0x0)    //    Timer 6 reset
</li>
<li class="content">
[5]<b style="margin: 20px;">TIM7RST</b> (def=0x0)    //    Timer 7 reset
</li>
<li class="content">
[6]<b style="margin: 20px;">TIM12RST</b> (def=0x0)    //    Timer 12 reset
</li>
<li class="content">
[7]<b style="margin: 20px;">TIM13RST</b> (def=0x0)    //    Timer 13 reset
</li>
<li class="content">
[8]<b style="margin: 20px;">TIM14RST</b> (def=0x0)    //    Timer 14 reset
</li>
<li class="content">
[11]<b style="margin: 20px;">WWDGRST</b> (def=0x0)    //    Window watchdog reset
</li>
<li class="content">
[14]<b style="margin: 20px;">SPI2RST</b> (def=0x0)    //    SPI2 reset
</li>
<li class="content">
[15]<b style="margin: 20px;">SPI3RST</b> (def=0x0)    //    SPI3 reset
</li>
<li class="content">
[17]<b style="margin: 20px;">USART2RST</b> (def=0x0)    //    USART 2 reset
</li>
<li class="content">
[18]<b style="margin: 20px;">USART3RST</b> (def=0x0)    //    USART 3 reset
</li>
<li class="content">
[19]<b style="margin: 20px;">UART4RST</b> (def=0x0)    //    UART 4 reset
</li>
<li class="content">
[20]<b style="margin: 20px;">UART5RST</b> (def=0x0)    //    UART 5 reset
</li>
<li class="content">
[21]<b style="margin: 20px;">I2C1RST</b> (def=0x0)    //    I2C1 reset
</li>
<li class="content">
[22]<b style="margin: 20px;">I2C2RST</b> (def=0x0)    //    I2C2 reset
</li>
<li class="content">
[23]<b style="margin: 20px;">USBRST</b> (def=0x0)    //    USB reset
</li>
<li class="content">
[25]<b style="margin: 20px;">CANRST</b> (def=0x0)    //    CAN reset
</li>
<li class="content">
[27]<b style="margin: 20px;">BKPRST</b> (def=0x0)    //    Backup interface reset
</li>
<li class="content">
[28]<b style="margin: 20px;">PWRRST</b> (def=0x0)    //    Power interface reset
</li>
<li class="content">
[29]<b style="margin: 20px;">DACRST</b> (def=0x0)    //    DAC interface reset
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40021014<b style="margin: 20px;">AHBENR</b>//   AHB Peripheral Clock enable register (RCC_AHBENR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">DMA1EN</b> (def=0x0)    //    DMA1 clock enable
</li>
<li class="content">
[1]<b style="margin: 20px;">DMA2EN</b> (def=0x0)    //    DMA2 clock enable
</li>
<li class="content">
[2]<b style="margin: 20px;">SRAMEN</b> (def=0x1)    //    SRAM interface clock enable
</li>
<li class="content">
[4]<b style="margin: 20px;">FLITFEN</b> (def=0x1)    //    FLITF clock enable
</li>
<li class="content">
[6]<b style="margin: 20px;">CRCEN</b> (def=0x0)    //    CRC clock enable
</li>
<li class="content">
[8]<b style="margin: 20px;">FSMCEN</b> (def=0x0)    //    FSMC clock enable
</li>
<li class="content">
[10]<b style="margin: 20px;">SDIOEN</b> (def=0x0)    //    SDIO clock enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40021018<b style="margin: 20px;">APB2ENR</b>//   APB2 peripheral clock enable register (RCC_APB2ENR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">AFIOEN</b> (def=0x0)    //    Alternate function I/O clock enable
</li>
<li class="content">
[2]<b style="margin: 20px;">IOPAEN</b> (def=0x0)    //    I/O port A clock enable
</li>
<li class="content">
[3]<b style="margin: 20px;">IOPBEN</b> (def=0x0)    //    I/O port B clock enable
</li>
<li class="content">
[4]<b style="margin: 20px;">IOPCEN</b> (def=0x0)    //    I/O port C clock enable
</li>
<li class="content">
[5]<b style="margin: 20px;">IOPDEN</b> (def=0x0)    //    I/O port D clock enable
</li>
<li class="content">
[6]<b style="margin: 20px;">IOPEEN</b> (def=0x0)    //    I/O port E clock enable
</li>
<li class="content">
[7]<b style="margin: 20px;">IOPFEN</b> (def=0x0)    //    I/O port F clock enable
</li>
<li class="content">
[8]<b style="margin: 20px;">IOPGEN</b> (def=0x0)    //    I/O port G clock enable
</li>
<li class="content">
[9]<b style="margin: 20px;">ADC1EN</b> (def=0x0)    //    ADC 1 interface clock enable
</li>
<li class="content">
[10]<b style="margin: 20px;">ADC2EN</b> (def=0x0)    //    ADC 2 interface clock enable
</li>
<li class="content">
[11]<b style="margin: 20px;">TIM1EN</b> (def=0x0)    //    TIM1 Timer clock enable
</li>
<li class="content">
[12]<b style="margin: 20px;">SPI1EN</b> (def=0x0)    //    SPI 1 clock enable
</li>
<li class="content">
[13]<b style="margin: 20px;">TIM8EN</b> (def=0x0)    //    TIM8 Timer clock enable
</li>
<li class="content">
[14]<b style="margin: 20px;">USART1EN</b> (def=0x0)    //    USART1 clock enable
</li>
<li class="content">
[15]<b style="margin: 20px;">ADC3EN</b> (def=0x0)    //    ADC3 interface clock enable
</li>
<li class="content">
[19]<b style="margin: 20px;">TIM9EN</b> (def=0x0)    //    TIM9 Timer clock enable
</li>
<li class="content">
[20]<b style="margin: 20px;">TIM10EN</b> (def=0x0)    //    TIM10 Timer clock enable
</li>
<li class="content">
[21]<b style="margin: 20px;">TIM11EN</b> (def=0x0)    //    TIM11 Timer clock enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002101C<b style="margin: 20px;">APB1ENR</b>//   APB1 peripheral clock enable register (RCC_APB1ENR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">TIM2EN</b> (def=0x0)    //    Timer 2 clock enable
</li>
<li class="content">
[1]<b style="margin: 20px;">TIM3EN</b> (def=0x0)    //    Timer 3 clock enable
</li>
<li class="content">
[2]<b style="margin: 20px;">TIM4EN</b> (def=0x0)    //    Timer 4 clock enable
</li>
<li class="content">
[3]<b style="margin: 20px;">TIM5EN</b> (def=0x0)    //    Timer 5 clock enable
</li>
<li class="content">
[4]<b style="margin: 20px;">TIM6EN</b> (def=0x0)    //    Timer 6 clock enable
</li>
<li class="content">
[5]<b style="margin: 20px;">TIM7EN</b> (def=0x0)    //    Timer 7 clock enable
</li>
<li class="content">
[6]<b style="margin: 20px;">TIM12EN</b> (def=0x0)    //    Timer 12 clock enable
</li>
<li class="content">
[7]<b style="margin: 20px;">TIM13EN</b> (def=0x0)    //    Timer 13 clock enable
</li>
<li class="content">
[8]<b style="margin: 20px;">TIM14EN</b> (def=0x0)    //    Timer 14 clock enable
</li>
<li class="content">
[11]<b style="margin: 20px;">WWDGEN</b> (def=0x0)    //    Window watchdog clock enable
</li>
<li class="content">
[14]<b style="margin: 20px;">SPI2EN</b> (def=0x0)    //    SPI 2 clock enable
</li>
<li class="content">
[15]<b style="margin: 20px;">SPI3EN</b> (def=0x0)    //    SPI 3 clock enable
</li>
<li class="content">
[17]<b style="margin: 20px;">USART2EN</b> (def=0x0)    //    USART 2 clock enable
</li>
<li class="content">
[18]<b style="margin: 20px;">USART3EN</b> (def=0x0)    //    USART 3 clock enable
</li>
<li class="content">
[19]<b style="margin: 20px;">UART4EN</b> (def=0x0)    //    UART 4 clock enable
</li>
<li class="content">
[20]<b style="margin: 20px;">UART5EN</b> (def=0x0)    //    UART 5 clock enable
</li>
<li class="content">
[21]<b style="margin: 20px;">I2C1EN</b> (def=0x0)    //    I2C 1 clock enable
</li>
<li class="content">
[22]<b style="margin: 20px;">I2C2EN</b> (def=0x0)    //    I2C 2 clock enable
</li>
<li class="content">
[23]<b style="margin: 20px;">USBEN</b> (def=0x0)    //    USB clock enable
</li>
<li class="content">
[25]<b style="margin: 20px;">CANEN</b> (def=0x0)    //    CAN clock enable
</li>
<li class="content">
[27]<b style="margin: 20px;">BKPEN</b> (def=0x0)    //    Backup interface clock enable
</li>
<li class="content">
[28]<b style="margin: 20px;">PWREN</b> (def=0x0)    //    Power interface clock enable
</li>
<li class="content">
[29]<b style="margin: 20px;">DACEN</b> (def=0x0)    //    DAC interface clock enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40021020<b style="margin: 20px;">BDCR</b>//   Backup domain control register (RCC_BDCR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">LSEON</b> (def=0x0)    //    External Low Speed oscillator enable
</li>
<li class="content">
[1]<b style="margin: 20px;">LSERDY</b> (def=0x0)    //    External Low Speed oscillator ready
</li>
<li class="content">
[2]<b style="margin: 20px;">LSEBYP</b> (def=0x0)    //    External Low Speed oscillator bypass
</li>
<li class="content">
[8:9]<b style="margin: 20px;">RTCSEL</b> (def=0x0)    //    RTC clock source selection
</li>
<li class="content">
[15]<b style="margin: 20px;">RTCEN</b> (def=0x0)    //    RTC clock enable
</li>
<li class="content">
[16]<b style="margin: 20px;">BDRST</b> (def=0x0)    //    Backup domain software reset
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40021024<b style="margin: 20px;">CSR</b>//   Control/status register (RCC_CSR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">LSION</b> (def=0x0)    //    Internal low speed oscillator enable
</li>
<li class="content">
[1]<b style="margin: 20px;">LSIRDY</b> (def=0x0)    //    Internal low speed oscillator ready
</li>
<li class="content">
[24]<b style="margin: 20px;">RMVF</b> (def=0x0)    //    Remove reset flag
</li>
<li class="content">
[26]<b style="margin: 20px;">PINRSTF</b> (def=0x1)    //    PIN reset flag
</li>
<li class="content">
[27]<b style="margin: 20px;">PORRSTF</b> (def=0x1)    //    POR/PDR reset flag
</li>
<li class="content">
[28]<b style="margin: 20px;">SFTRSTF</b> (def=0x0)    //    Software reset flag
</li>
<li class="content">
[29]<b style="margin: 20px;">IWDGRSTF</b> (def=0x0)    //    Independent watchdog reset flag
</li>
<li class="content">
[30]<b style="margin: 20px;">WWDGRSTF</b> (def=0x0)    //    Window watchdog reset flag
</li>
<li class="content">
[31]<b style="margin: 20px;">LPWRRSTF</b> (def=0x0)    //    Low-power reset flag
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[5]  <b>RCC</b>    //    RCC global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40010800<b style="margin: 20px;">GPIOA</b>// General purpose I/O</summary>
<ul>
<li class="content"><details><summary>0x40010800<b style="margin: 20px;">CRL</b>//   Port configuration register low (GPIOn_CRL)</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">MODE0</b> (def=0x0)    //    Port n.0 mode bits
</li>
<li class="content">
[2:3]<b style="margin: 20px;">CNF0</b> (def=0x1)    //    Port n.0 configuration bits
</li>
<li class="content">
[4:5]<b style="margin: 20px;">MODE1</b> (def=0x0)    //    Port n.1 mode bits
</li>
<li class="content">
[6:7]<b style="margin: 20px;">CNF1</b> (def=0x1)    //    Port n.1 configuration bits
</li>
<li class="content">
[8:9]<b style="margin: 20px;">MODE2</b> (def=0x0)    //    Port n.2 mode bits
</li>
<li class="content">
[10:11]<b style="margin: 20px;">CNF2</b> (def=0x1)    //    Port n.2 configuration bits
</li>
<li class="content">
[12:13]<b style="margin: 20px;">MODE3</b> (def=0x0)    //    Port n.3 mode bits
</li>
<li class="content">
[14:15]<b style="margin: 20px;">CNF3</b> (def=0x1)    //    Port n.3 configuration bits
</li>
<li class="content">
[16:17]<b style="margin: 20px;">MODE4</b> (def=0x0)    //    Port n.4 mode bits
</li>
<li class="content">
[18:19]<b style="margin: 20px;">CNF4</b> (def=0x1)    //    Port n.4 configuration bits
</li>
<li class="content">
[20:21]<b style="margin: 20px;">MODE5</b> (def=0x0)    //    Port n.5 mode bits
</li>
<li class="content">
[22:23]<b style="margin: 20px;">CNF5</b> (def=0x1)    //    Port n.5 configuration bits
</li>
<li class="content">
[24:25]<b style="margin: 20px;">MODE6</b> (def=0x0)    //    Port n.6 mode bits
</li>
<li class="content">
[26:27]<b style="margin: 20px;">CNF6</b> (def=0x1)    //    Port n.6 configuration bits
</li>
<li class="content">
[28:29]<b style="margin: 20px;">MODE7</b> (def=0x0)    //    Port n.7 mode bits
</li>
<li class="content">
[30:31]<b style="margin: 20px;">CNF7</b> (def=0x1)    //    Port n.7 configuration bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40010804<b style="margin: 20px;">CRH</b>//   Port configuration register high (GPIOn_CRL)</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">MODE8</b> (def=0x0)    //    Port n.8 mode bits
</li>
<li class="content">
[2:3]<b style="margin: 20px;">CNF8</b> (def=0x1)    //    Port n.8 configuration bits
</li>
<li class="content">
[4:5]<b style="margin: 20px;">MODE9</b> (def=0x0)    //    Port n.9 mode bits
</li>
<li class="content">
[6:7]<b style="margin: 20px;">CNF9</b> (def=0x1)    //    Port n.9 configuration bits
</li>
<li class="content">
[8:9]<b style="margin: 20px;">MODE10</b> (def=0x0)    //    Port n.10 mode bits
</li>
<li class="content">
[10:11]<b style="margin: 20px;">CNF10</b> (def=0x1)    //    Port n.10 configuration bits
</li>
<li class="content">
[12:13]<b style="margin: 20px;">MODE11</b> (def=0x0)    //    Port n.11 mode bits
</li>
<li class="content">
[14:15]<b style="margin: 20px;">CNF11</b> (def=0x1)    //    Port n.11 configuration bits
</li>
<li class="content">
[16:17]<b style="margin: 20px;">MODE12</b> (def=0x0)    //    Port n.12 mode bits
</li>
<li class="content">
[18:19]<b style="margin: 20px;">CNF12</b> (def=0x1)    //    Port n.12 configuration bits
</li>
<li class="content">
[20:21]<b style="margin: 20px;">MODE13</b> (def=0x0)    //    Port n.13 mode bits
</li>
<li class="content">
[22:23]<b style="margin: 20px;">CNF13</b> (def=0x1)    //    Port n.13 configuration bits
</li>
<li class="content">
[24:25]<b style="margin: 20px;">MODE14</b> (def=0x0)    //    Port n.14 mode bits
</li>
<li class="content">
[26:27]<b style="margin: 20px;">CNF14</b> (def=0x1)    //    Port n.14 configuration bits
</li>
<li class="content">
[28:29]<b style="margin: 20px;">MODE15</b> (def=0x0)    //    Port n.15 mode bits
</li>
<li class="content">
[30:31]<b style="margin: 20px;">CNF15</b> (def=0x1)    //    Port n.15 configuration bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40010808<b style="margin: 20px;">IDR</b>//   Port input data register (GPIOn_IDR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IDR0</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[1]<b style="margin: 20px;">IDR1</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[2]<b style="margin: 20px;">IDR2</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[3]<b style="margin: 20px;">IDR3</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[4]<b style="margin: 20px;">IDR4</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[5]<b style="margin: 20px;">IDR5</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[6]<b style="margin: 20px;">IDR6</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[7]<b style="margin: 20px;">IDR7</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[8]<b style="margin: 20px;">IDR8</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[9]<b style="margin: 20px;">IDR9</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[10]<b style="margin: 20px;">IDR10</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[11]<b style="margin: 20px;">IDR11</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[12]<b style="margin: 20px;">IDR12</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[13]<b style="margin: 20px;">IDR13</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[14]<b style="margin: 20px;">IDR14</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[15]<b style="margin: 20px;">IDR15</b> (def=0x0)    //    Port input data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4001080C<b style="margin: 20px;">ODR</b>//   Port output data register (GPIOn_ODR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">ODR0</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[1]<b style="margin: 20px;">ODR1</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[2]<b style="margin: 20px;">ODR2</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[3]<b style="margin: 20px;">ODR3</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[4]<b style="margin: 20px;">ODR4</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[5]<b style="margin: 20px;">ODR5</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[6]<b style="margin: 20px;">ODR6</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[7]<b style="margin: 20px;">ODR7</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[8]<b style="margin: 20px;">ODR8</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[9]<b style="margin: 20px;">ODR9</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[10]<b style="margin: 20px;">ODR10</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[11]<b style="margin: 20px;">ODR11</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[12]<b style="margin: 20px;">ODR12</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[13]<b style="margin: 20px;">ODR13</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[14]<b style="margin: 20px;">ODR14</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[15]<b style="margin: 20px;">ODR15</b> (def=0x0)    //    Port output data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40010810<b style="margin: 20px;">BSRR</b>//   Port bit set/reset register (GPIOn_BSRR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">BS0</b> (def=0x0)    //    Set bit 0
</li>
<li class="content">
[1]<b style="margin: 20px;">BS1</b> (def=0x0)    //    Set bit 1
</li>
<li class="content">
[2]<b style="margin: 20px;">BS2</b> (def=0x0)    //    Set bit 1
</li>
<li class="content">
[3]<b style="margin: 20px;">BS3</b> (def=0x0)    //    Set bit 3
</li>
<li class="content">
[4]<b style="margin: 20px;">BS4</b> (def=0x0)    //    Set bit 4
</li>
<li class="content">
[5]<b style="margin: 20px;">BS5</b> (def=0x0)    //    Set bit 5
</li>
<li class="content">
[6]<b style="margin: 20px;">BS6</b> (def=0x0)    //    Set bit 6
</li>
<li class="content">
[7]<b style="margin: 20px;">BS7</b> (def=0x0)    //    Set bit 7
</li>
<li class="content">
[8]<b style="margin: 20px;">BS8</b> (def=0x0)    //    Set bit 8
</li>
<li class="content">
[9]<b style="margin: 20px;">BS9</b> (def=0x0)    //    Set bit 9
</li>
<li class="content">
[10]<b style="margin: 20px;">BS10</b> (def=0x0)    //    Set bit 10
</li>
<li class="content">
[11]<b style="margin: 20px;">BS11</b> (def=0x0)    //    Set bit 11
</li>
<li class="content">
[12]<b style="margin: 20px;">BS12</b> (def=0x0)    //    Set bit 12
</li>
<li class="content">
[13]<b style="margin: 20px;">BS13</b> (def=0x0)    //    Set bit 13
</li>
<li class="content">
[14]<b style="margin: 20px;">BS14</b> (def=0x0)    //    Set bit 14
</li>
<li class="content">
[15]<b style="margin: 20px;">BS15</b> (def=0x0)    //    Set bit 15
</li>
<li class="content">
[16]<b style="margin: 20px;">BR0</b> (def=0x0)    //    Reset bit 0
</li>
<li class="content">
[17]<b style="margin: 20px;">BR1</b> (def=0x0)    //    Reset bit 1
</li>
<li class="content">
[18]<b style="margin: 20px;">BR2</b> (def=0x0)    //    Reset bit 2
</li>
<li class="content">
[19]<b style="margin: 20px;">BR3</b> (def=0x0)    //    Reset bit 3
</li>
<li class="content">
[20]<b style="margin: 20px;">BR4</b> (def=0x0)    //    Reset bit 4
</li>
<li class="content">
[21]<b style="margin: 20px;">BR5</b> (def=0x0)    //    Reset bit 5
</li>
<li class="content">
[22]<b style="margin: 20px;">BR6</b> (def=0x0)    //    Reset bit 6
</li>
<li class="content">
[23]<b style="margin: 20px;">BR7</b> (def=0x0)    //    Reset bit 7
</li>
<li class="content">
[24]<b style="margin: 20px;">BR8</b> (def=0x0)    //    Reset bit 8
</li>
<li class="content">
[25]<b style="margin: 20px;">BR9</b> (def=0x0)    //    Reset bit 9
</li>
<li class="content">
[26]<b style="margin: 20px;">BR10</b> (def=0x0)    //    Reset bit 10
</li>
<li class="content">
[27]<b style="margin: 20px;">BR11</b> (def=0x0)    //    Reset bit 11
</li>
<li class="content">
[28]<b style="margin: 20px;">BR12</b> (def=0x0)    //    Reset bit 12
</li>
<li class="content">
[29]<b style="margin: 20px;">BR13</b> (def=0x0)    //    Reset bit 13
</li>
<li class="content">
[30]<b style="margin: 20px;">BR14</b> (def=0x0)    //    Reset bit 14
</li>
<li class="content">
[31]<b style="margin: 20px;">BR15</b> (def=0x0)    //    Reset bit 15
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40010814<b style="margin: 20px;">BRR</b>//   Port bit reset register (GPIOn_BRR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">BR0</b> (def=0x0)    //    Reset bit 0
</li>
<li class="content">
[1]<b style="margin: 20px;">BR1</b> (def=0x0)    //    Reset bit 1
</li>
<li class="content">
[2]<b style="margin: 20px;">BR2</b> (def=0x0)    //    Reset bit 1
</li>
<li class="content">
[3]<b style="margin: 20px;">BR3</b> (def=0x0)    //    Reset bit 3
</li>
<li class="content">
[4]<b style="margin: 20px;">BR4</b> (def=0x0)    //    Reset bit 4
</li>
<li class="content">
[5]<b style="margin: 20px;">BR5</b> (def=0x0)    //    Reset bit 5
</li>
<li class="content">
[6]<b style="margin: 20px;">BR6</b> (def=0x0)    //    Reset bit 6
</li>
<li class="content">
[7]<b style="margin: 20px;">BR7</b> (def=0x0)    //    Reset bit 7
</li>
<li class="content">
[8]<b style="margin: 20px;">BR8</b> (def=0x0)    //    Reset bit 8
</li>
<li class="content">
[9]<b style="margin: 20px;">BR9</b> (def=0x0)    //    Reset bit 9
</li>
<li class="content">
[10]<b style="margin: 20px;">BR10</b> (def=0x0)    //    Reset bit 10
</li>
<li class="content">
[11]<b style="margin: 20px;">BR11</b> (def=0x0)    //    Reset bit 11
</li>
<li class="content">
[12]<b style="margin: 20px;">BR12</b> (def=0x0)    //    Reset bit 12
</li>
<li class="content">
[13]<b style="margin: 20px;">BR13</b> (def=0x0)    //    Reset bit 13
</li>
<li class="content">
[14]<b style="margin: 20px;">BR14</b> (def=0x0)    //    Reset bit 14
</li>
<li class="content">
[15]<b style="margin: 20px;">BR15</b> (def=0x0)    //    Reset bit 15
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40010818<b style="margin: 20px;">LCKR</b>//   Port configuration lock register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">LCK0</b> (def=0x0)    //    Port A Lock bit 0
</li>
<li class="content">
[1]<b style="margin: 20px;">LCK1</b> (def=0x0)    //    Port A Lock bit 1
</li>
<li class="content">
[2]<b style="margin: 20px;">LCK2</b> (def=0x0)    //    Port A Lock bit 2
</li>
<li class="content">
[3]<b style="margin: 20px;">LCK3</b> (def=0x0)    //    Port A Lock bit 3
</li>
<li class="content">
[4]<b style="margin: 20px;">LCK4</b> (def=0x0)    //    Port A Lock bit 4
</li>
<li class="content">
[5]<b style="margin: 20px;">LCK5</b> (def=0x0)    //    Port A Lock bit 5
</li>
<li class="content">
[6]<b style="margin: 20px;">LCK6</b> (def=0x0)    //    Port A Lock bit 6
</li>
<li class="content">
[7]<b style="margin: 20px;">LCK7</b> (def=0x0)    //    Port A Lock bit 7
</li>
<li class="content">
[8]<b style="margin: 20px;">LCK8</b> (def=0x0)    //    Port A Lock bit 8
</li>
<li class="content">
[9]<b style="margin: 20px;">LCK9</b> (def=0x0)    //    Port A Lock bit 9
</li>
<li class="content">
[10]<b style="margin: 20px;">LCK10</b> (def=0x0)    //    Port A Lock bit 10
</li>
<li class="content">
[11]<b style="margin: 20px;">LCK11</b> (def=0x0)    //    Port A Lock bit 11
</li>
<li class="content">
[12]<b style="margin: 20px;">LCK12</b> (def=0x0)    //    Port A Lock bit 12
</li>
<li class="content">
[13]<b style="margin: 20px;">LCK13</b> (def=0x0)    //    Port A Lock bit 13
</li>
<li class="content">
[14]<b style="margin: 20px;">LCK14</b> (def=0x0)    //    Port A Lock bit 14
</li>
<li class="content">
[15]<b style="margin: 20px;">LCK15</b> (def=0x0)    //    Port A Lock bit 15
</li>
<li class="content">
[16]<b style="margin: 20px;">LCKK</b> (def=0x0)    //    Lock key
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x40010C00<b style="margin: 20px;">GPIOB</b>// </summary>
<ul>
<li class="content"><details><summary>0x40010C00<b style="margin: 20px;">CRL</b>//   Port configuration register low (GPIOn_CRL)</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">MODE0</b> (def=0x0)    //    Port n.0 mode bits
</li>
<li class="content">
[2:3]<b style="margin: 20px;">CNF0</b> (def=0x1)    //    Port n.0 configuration bits
</li>
<li class="content">
[4:5]<b style="margin: 20px;">MODE1</b> (def=0x0)    //    Port n.1 mode bits
</li>
<li class="content">
[6:7]<b style="margin: 20px;">CNF1</b> (def=0x1)    //    Port n.1 configuration bits
</li>
<li class="content">
[8:9]<b style="margin: 20px;">MODE2</b> (def=0x0)    //    Port n.2 mode bits
</li>
<li class="content">
[10:11]<b style="margin: 20px;">CNF2</b> (def=0x1)    //    Port n.2 configuration bits
</li>
<li class="content">
[12:13]<b style="margin: 20px;">MODE3</b> (def=0x0)    //    Port n.3 mode bits
</li>
<li class="content">
[14:15]<b style="margin: 20px;">CNF3</b> (def=0x1)    //    Port n.3 configuration bits
</li>
<li class="content">
[16:17]<b style="margin: 20px;">MODE4</b> (def=0x0)    //    Port n.4 mode bits
</li>
<li class="content">
[18:19]<b style="margin: 20px;">CNF4</b> (def=0x1)    //    Port n.4 configuration bits
</li>
<li class="content">
[20:21]<b style="margin: 20px;">MODE5</b> (def=0x0)    //    Port n.5 mode bits
</li>
<li class="content">
[22:23]<b style="margin: 20px;">CNF5</b> (def=0x1)    //    Port n.5 configuration bits
</li>
<li class="content">
[24:25]<b style="margin: 20px;">MODE6</b> (def=0x0)    //    Port n.6 mode bits
</li>
<li class="content">
[26:27]<b style="margin: 20px;">CNF6</b> (def=0x1)    //    Port n.6 configuration bits
</li>
<li class="content">
[28:29]<b style="margin: 20px;">MODE7</b> (def=0x0)    //    Port n.7 mode bits
</li>
<li class="content">
[30:31]<b style="margin: 20px;">CNF7</b> (def=0x1)    //    Port n.7 configuration bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40010C04<b style="margin: 20px;">CRH</b>//   Port configuration register high (GPIOn_CRL)</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">MODE8</b> (def=0x0)    //    Port n.8 mode bits
</li>
<li class="content">
[2:3]<b style="margin: 20px;">CNF8</b> (def=0x1)    //    Port n.8 configuration bits
</li>
<li class="content">
[4:5]<b style="margin: 20px;">MODE9</b> (def=0x0)    //    Port n.9 mode bits
</li>
<li class="content">
[6:7]<b style="margin: 20px;">CNF9</b> (def=0x1)    //    Port n.9 configuration bits
</li>
<li class="content">
[8:9]<b style="margin: 20px;">MODE10</b> (def=0x0)    //    Port n.10 mode bits
</li>
<li class="content">
[10:11]<b style="margin: 20px;">CNF10</b> (def=0x1)    //    Port n.10 configuration bits
</li>
<li class="content">
[12:13]<b style="margin: 20px;">MODE11</b> (def=0x0)    //    Port n.11 mode bits
</li>
<li class="content">
[14:15]<b style="margin: 20px;">CNF11</b> (def=0x1)    //    Port n.11 configuration bits
</li>
<li class="content">
[16:17]<b style="margin: 20px;">MODE12</b> (def=0x0)    //    Port n.12 mode bits
</li>
<li class="content">
[18:19]<b style="margin: 20px;">CNF12</b> (def=0x1)    //    Port n.12 configuration bits
</li>
<li class="content">
[20:21]<b style="margin: 20px;">MODE13</b> (def=0x0)    //    Port n.13 mode bits
</li>
<li class="content">
[22:23]<b style="margin: 20px;">CNF13</b> (def=0x1)    //    Port n.13 configuration bits
</li>
<li class="content">
[24:25]<b style="margin: 20px;">MODE14</b> (def=0x0)    //    Port n.14 mode bits
</li>
<li class="content">
[26:27]<b style="margin: 20px;">CNF14</b> (def=0x1)    //    Port n.14 configuration bits
</li>
<li class="content">
[28:29]<b style="margin: 20px;">MODE15</b> (def=0x0)    //    Port n.15 mode bits
</li>
<li class="content">
[30:31]<b style="margin: 20px;">CNF15</b> (def=0x1)    //    Port n.15 configuration bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40010C08<b style="margin: 20px;">IDR</b>//   Port input data register (GPIOn_IDR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IDR0</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[1]<b style="margin: 20px;">IDR1</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[2]<b style="margin: 20px;">IDR2</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[3]<b style="margin: 20px;">IDR3</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[4]<b style="margin: 20px;">IDR4</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[5]<b style="margin: 20px;">IDR5</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[6]<b style="margin: 20px;">IDR6</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[7]<b style="margin: 20px;">IDR7</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[8]<b style="margin: 20px;">IDR8</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[9]<b style="margin: 20px;">IDR9</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[10]<b style="margin: 20px;">IDR10</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[11]<b style="margin: 20px;">IDR11</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[12]<b style="margin: 20px;">IDR12</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[13]<b style="margin: 20px;">IDR13</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[14]<b style="margin: 20px;">IDR14</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[15]<b style="margin: 20px;">IDR15</b> (def=0x0)    //    Port input data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40010C0C<b style="margin: 20px;">ODR</b>//   Port output data register (GPIOn_ODR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">ODR0</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[1]<b style="margin: 20px;">ODR1</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[2]<b style="margin: 20px;">ODR2</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[3]<b style="margin: 20px;">ODR3</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[4]<b style="margin: 20px;">ODR4</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[5]<b style="margin: 20px;">ODR5</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[6]<b style="margin: 20px;">ODR6</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[7]<b style="margin: 20px;">ODR7</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[8]<b style="margin: 20px;">ODR8</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[9]<b style="margin: 20px;">ODR9</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[10]<b style="margin: 20px;">ODR10</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[11]<b style="margin: 20px;">ODR11</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[12]<b style="margin: 20px;">ODR12</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[13]<b style="margin: 20px;">ODR13</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[14]<b style="margin: 20px;">ODR14</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[15]<b style="margin: 20px;">ODR15</b> (def=0x0)    //    Port output data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40010C10<b style="margin: 20px;">BSRR</b>//   Port bit set/reset register (GPIOn_BSRR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">BS0</b> (def=0x0)    //    Set bit 0
</li>
<li class="content">
[1]<b style="margin: 20px;">BS1</b> (def=0x0)    //    Set bit 1
</li>
<li class="content">
[2]<b style="margin: 20px;">BS2</b> (def=0x0)    //    Set bit 1
</li>
<li class="content">
[3]<b style="margin: 20px;">BS3</b> (def=0x0)    //    Set bit 3
</li>
<li class="content">
[4]<b style="margin: 20px;">BS4</b> (def=0x0)    //    Set bit 4
</li>
<li class="content">
[5]<b style="margin: 20px;">BS5</b> (def=0x0)    //    Set bit 5
</li>
<li class="content">
[6]<b style="margin: 20px;">BS6</b> (def=0x0)    //    Set bit 6
</li>
<li class="content">
[7]<b style="margin: 20px;">BS7</b> (def=0x0)    //    Set bit 7
</li>
<li class="content">
[8]<b style="margin: 20px;">BS8</b> (def=0x0)    //    Set bit 8
</li>
<li class="content">
[9]<b style="margin: 20px;">BS9</b> (def=0x0)    //    Set bit 9
</li>
<li class="content">
[10]<b style="margin: 20px;">BS10</b> (def=0x0)    //    Set bit 10
</li>
<li class="content">
[11]<b style="margin: 20px;">BS11</b> (def=0x0)    //    Set bit 11
</li>
<li class="content">
[12]<b style="margin: 20px;">BS12</b> (def=0x0)    //    Set bit 12
</li>
<li class="content">
[13]<b style="margin: 20px;">BS13</b> (def=0x0)    //    Set bit 13
</li>
<li class="content">
[14]<b style="margin: 20px;">BS14</b> (def=0x0)    //    Set bit 14
</li>
<li class="content">
[15]<b style="margin: 20px;">BS15</b> (def=0x0)    //    Set bit 15
</li>
<li class="content">
[16]<b style="margin: 20px;">BR0</b> (def=0x0)    //    Reset bit 0
</li>
<li class="content">
[17]<b style="margin: 20px;">BR1</b> (def=0x0)    //    Reset bit 1
</li>
<li class="content">
[18]<b style="margin: 20px;">BR2</b> (def=0x0)    //    Reset bit 2
</li>
<li class="content">
[19]<b style="margin: 20px;">BR3</b> (def=0x0)    //    Reset bit 3
</li>
<li class="content">
[20]<b style="margin: 20px;">BR4</b> (def=0x0)    //    Reset bit 4
</li>
<li class="content">
[21]<b style="margin: 20px;">BR5</b> (def=0x0)    //    Reset bit 5
</li>
<li class="content">
[22]<b style="margin: 20px;">BR6</b> (def=0x0)    //    Reset bit 6
</li>
<li class="content">
[23]<b style="margin: 20px;">BR7</b> (def=0x0)    //    Reset bit 7
</li>
<li class="content">
[24]<b style="margin: 20px;">BR8</b> (def=0x0)    //    Reset bit 8
</li>
<li class="content">
[25]<b style="margin: 20px;">BR9</b> (def=0x0)    //    Reset bit 9
</li>
<li class="content">
[26]<b style="margin: 20px;">BR10</b> (def=0x0)    //    Reset bit 10
</li>
<li class="content">
[27]<b style="margin: 20px;">BR11</b> (def=0x0)    //    Reset bit 11
</li>
<li class="content">
[28]<b style="margin: 20px;">BR12</b> (def=0x0)    //    Reset bit 12
</li>
<li class="content">
[29]<b style="margin: 20px;">BR13</b> (def=0x0)    //    Reset bit 13
</li>
<li class="content">
[30]<b style="margin: 20px;">BR14</b> (def=0x0)    //    Reset bit 14
</li>
<li class="content">
[31]<b style="margin: 20px;">BR15</b> (def=0x0)    //    Reset bit 15
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40010C14<b style="margin: 20px;">BRR</b>//   Port bit reset register (GPIOn_BRR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">BR0</b> (def=0x0)    //    Reset bit 0
</li>
<li class="content">
[1]<b style="margin: 20px;">BR1</b> (def=0x0)    //    Reset bit 1
</li>
<li class="content">
[2]<b style="margin: 20px;">BR2</b> (def=0x0)    //    Reset bit 1
</li>
<li class="content">
[3]<b style="margin: 20px;">BR3</b> (def=0x0)    //    Reset bit 3
</li>
<li class="content">
[4]<b style="margin: 20px;">BR4</b> (def=0x0)    //    Reset bit 4
</li>
<li class="content">
[5]<b style="margin: 20px;">BR5</b> (def=0x0)    //    Reset bit 5
</li>
<li class="content">
[6]<b style="margin: 20px;">BR6</b> (def=0x0)    //    Reset bit 6
</li>
<li class="content">
[7]<b style="margin: 20px;">BR7</b> (def=0x0)    //    Reset bit 7
</li>
<li class="content">
[8]<b style="margin: 20px;">BR8</b> (def=0x0)    //    Reset bit 8
</li>
<li class="content">
[9]<b style="margin: 20px;">BR9</b> (def=0x0)    //    Reset bit 9
</li>
<li class="content">
[10]<b style="margin: 20px;">BR10</b> (def=0x0)    //    Reset bit 10
</li>
<li class="content">
[11]<b style="margin: 20px;">BR11</b> (def=0x0)    //    Reset bit 11
</li>
<li class="content">
[12]<b style="margin: 20px;">BR12</b> (def=0x0)    //    Reset bit 12
</li>
<li class="content">
[13]<b style="margin: 20px;">BR13</b> (def=0x0)    //    Reset bit 13
</li>
<li class="content">
[14]<b style="margin: 20px;">BR14</b> (def=0x0)    //    Reset bit 14
</li>
<li class="content">
[15]<b style="margin: 20px;">BR15</b> (def=0x0)    //    Reset bit 15
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40010C18<b style="margin: 20px;">LCKR</b>//   Port configuration lock register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">LCK0</b> (def=0x0)    //    Port A Lock bit 0
</li>
<li class="content">
[1]<b style="margin: 20px;">LCK1</b> (def=0x0)    //    Port A Lock bit 1
</li>
<li class="content">
[2]<b style="margin: 20px;">LCK2</b> (def=0x0)    //    Port A Lock bit 2
</li>
<li class="content">
[3]<b style="margin: 20px;">LCK3</b> (def=0x0)    //    Port A Lock bit 3
</li>
<li class="content">
[4]<b style="margin: 20px;">LCK4</b> (def=0x0)    //    Port A Lock bit 4
</li>
<li class="content">
[5]<b style="margin: 20px;">LCK5</b> (def=0x0)    //    Port A Lock bit 5
</li>
<li class="content">
[6]<b style="margin: 20px;">LCK6</b> (def=0x0)    //    Port A Lock bit 6
</li>
<li class="content">
[7]<b style="margin: 20px;">LCK7</b> (def=0x0)    //    Port A Lock bit 7
</li>
<li class="content">
[8]<b style="margin: 20px;">LCK8</b> (def=0x0)    //    Port A Lock bit 8
</li>
<li class="content">
[9]<b style="margin: 20px;">LCK9</b> (def=0x0)    //    Port A Lock bit 9
</li>
<li class="content">
[10]<b style="margin: 20px;">LCK10</b> (def=0x0)    //    Port A Lock bit 10
</li>
<li class="content">
[11]<b style="margin: 20px;">LCK11</b> (def=0x0)    //    Port A Lock bit 11
</li>
<li class="content">
[12]<b style="margin: 20px;">LCK12</b> (def=0x0)    //    Port A Lock bit 12
</li>
<li class="content">
[13]<b style="margin: 20px;">LCK13</b> (def=0x0)    //    Port A Lock bit 13
</li>
<li class="content">
[14]<b style="margin: 20px;">LCK14</b> (def=0x0)    //    Port A Lock bit 14
</li>
<li class="content">
[15]<b style="margin: 20px;">LCK15</b> (def=0x0)    //    Port A Lock bit 15
</li>
<li class="content">
[16]<b style="margin: 20px;">LCKK</b> (def=0x0)    //    Lock key
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x40011000<b style="margin: 20px;">GPIOC</b>// </summary>
<ul>
<li class="content"><details><summary>0x40011000<b style="margin: 20px;">CRL</b>//   Port configuration register low (GPIOn_CRL)</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">MODE0</b> (def=0x0)    //    Port n.0 mode bits
</li>
<li class="content">
[2:3]<b style="margin: 20px;">CNF0</b> (def=0x1)    //    Port n.0 configuration bits
</li>
<li class="content">
[4:5]<b style="margin: 20px;">MODE1</b> (def=0x0)    //    Port n.1 mode bits
</li>
<li class="content">
[6:7]<b style="margin: 20px;">CNF1</b> (def=0x1)    //    Port n.1 configuration bits
</li>
<li class="content">
[8:9]<b style="margin: 20px;">MODE2</b> (def=0x0)    //    Port n.2 mode bits
</li>
<li class="content">
[10:11]<b style="margin: 20px;">CNF2</b> (def=0x1)    //    Port n.2 configuration bits
</li>
<li class="content">
[12:13]<b style="margin: 20px;">MODE3</b> (def=0x0)    //    Port n.3 mode bits
</li>
<li class="content">
[14:15]<b style="margin: 20px;">CNF3</b> (def=0x1)    //    Port n.3 configuration bits
</li>
<li class="content">
[16:17]<b style="margin: 20px;">MODE4</b> (def=0x0)    //    Port n.4 mode bits
</li>
<li class="content">
[18:19]<b style="margin: 20px;">CNF4</b> (def=0x1)    //    Port n.4 configuration bits
</li>
<li class="content">
[20:21]<b style="margin: 20px;">MODE5</b> (def=0x0)    //    Port n.5 mode bits
</li>
<li class="content">
[22:23]<b style="margin: 20px;">CNF5</b> (def=0x1)    //    Port n.5 configuration bits
</li>
<li class="content">
[24:25]<b style="margin: 20px;">MODE6</b> (def=0x0)    //    Port n.6 mode bits
</li>
<li class="content">
[26:27]<b style="margin: 20px;">CNF6</b> (def=0x1)    //    Port n.6 configuration bits
</li>
<li class="content">
[28:29]<b style="margin: 20px;">MODE7</b> (def=0x0)    //    Port n.7 mode bits
</li>
<li class="content">
[30:31]<b style="margin: 20px;">CNF7</b> (def=0x1)    //    Port n.7 configuration bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40011004<b style="margin: 20px;">CRH</b>//   Port configuration register high (GPIOn_CRL)</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">MODE8</b> (def=0x0)    //    Port n.8 mode bits
</li>
<li class="content">
[2:3]<b style="margin: 20px;">CNF8</b> (def=0x1)    //    Port n.8 configuration bits
</li>
<li class="content">
[4:5]<b style="margin: 20px;">MODE9</b> (def=0x0)    //    Port n.9 mode bits
</li>
<li class="content">
[6:7]<b style="margin: 20px;">CNF9</b> (def=0x1)    //    Port n.9 configuration bits
</li>
<li class="content">
[8:9]<b style="margin: 20px;">MODE10</b> (def=0x0)    //    Port n.10 mode bits
</li>
<li class="content">
[10:11]<b style="margin: 20px;">CNF10</b> (def=0x1)    //    Port n.10 configuration bits
</li>
<li class="content">
[12:13]<b style="margin: 20px;">MODE11</b> (def=0x0)    //    Port n.11 mode bits
</li>
<li class="content">
[14:15]<b style="margin: 20px;">CNF11</b> (def=0x1)    //    Port n.11 configuration bits
</li>
<li class="content">
[16:17]<b style="margin: 20px;">MODE12</b> (def=0x0)    //    Port n.12 mode bits
</li>
<li class="content">
[18:19]<b style="margin: 20px;">CNF12</b> (def=0x1)    //    Port n.12 configuration bits
</li>
<li class="content">
[20:21]<b style="margin: 20px;">MODE13</b> (def=0x0)    //    Port n.13 mode bits
</li>
<li class="content">
[22:23]<b style="margin: 20px;">CNF13</b> (def=0x1)    //    Port n.13 configuration bits
</li>
<li class="content">
[24:25]<b style="margin: 20px;">MODE14</b> (def=0x0)    //    Port n.14 mode bits
</li>
<li class="content">
[26:27]<b style="margin: 20px;">CNF14</b> (def=0x1)    //    Port n.14 configuration bits
</li>
<li class="content">
[28:29]<b style="margin: 20px;">MODE15</b> (def=0x0)    //    Port n.15 mode bits
</li>
<li class="content">
[30:31]<b style="margin: 20px;">CNF15</b> (def=0x1)    //    Port n.15 configuration bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40011008<b style="margin: 20px;">IDR</b>//   Port input data register (GPIOn_IDR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IDR0</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[1]<b style="margin: 20px;">IDR1</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[2]<b style="margin: 20px;">IDR2</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[3]<b style="margin: 20px;">IDR3</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[4]<b style="margin: 20px;">IDR4</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[5]<b style="margin: 20px;">IDR5</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[6]<b style="margin: 20px;">IDR6</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[7]<b style="margin: 20px;">IDR7</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[8]<b style="margin: 20px;">IDR8</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[9]<b style="margin: 20px;">IDR9</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[10]<b style="margin: 20px;">IDR10</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[11]<b style="margin: 20px;">IDR11</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[12]<b style="margin: 20px;">IDR12</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[13]<b style="margin: 20px;">IDR13</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[14]<b style="margin: 20px;">IDR14</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[15]<b style="margin: 20px;">IDR15</b> (def=0x0)    //    Port input data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4001100C<b style="margin: 20px;">ODR</b>//   Port output data register (GPIOn_ODR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">ODR0</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[1]<b style="margin: 20px;">ODR1</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[2]<b style="margin: 20px;">ODR2</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[3]<b style="margin: 20px;">ODR3</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[4]<b style="margin: 20px;">ODR4</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[5]<b style="margin: 20px;">ODR5</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[6]<b style="margin: 20px;">ODR6</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[7]<b style="margin: 20px;">ODR7</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[8]<b style="margin: 20px;">ODR8</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[9]<b style="margin: 20px;">ODR9</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[10]<b style="margin: 20px;">ODR10</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[11]<b style="margin: 20px;">ODR11</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[12]<b style="margin: 20px;">ODR12</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[13]<b style="margin: 20px;">ODR13</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[14]<b style="margin: 20px;">ODR14</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[15]<b style="margin: 20px;">ODR15</b> (def=0x0)    //    Port output data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40011010<b style="margin: 20px;">BSRR</b>//   Port bit set/reset register (GPIOn_BSRR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">BS0</b> (def=0x0)    //    Set bit 0
</li>
<li class="content">
[1]<b style="margin: 20px;">BS1</b> (def=0x0)    //    Set bit 1
</li>
<li class="content">
[2]<b style="margin: 20px;">BS2</b> (def=0x0)    //    Set bit 1
</li>
<li class="content">
[3]<b style="margin: 20px;">BS3</b> (def=0x0)    //    Set bit 3
</li>
<li class="content">
[4]<b style="margin: 20px;">BS4</b> (def=0x0)    //    Set bit 4
</li>
<li class="content">
[5]<b style="margin: 20px;">BS5</b> (def=0x0)    //    Set bit 5
</li>
<li class="content">
[6]<b style="margin: 20px;">BS6</b> (def=0x0)    //    Set bit 6
</li>
<li class="content">
[7]<b style="margin: 20px;">BS7</b> (def=0x0)    //    Set bit 7
</li>
<li class="content">
[8]<b style="margin: 20px;">BS8</b> (def=0x0)    //    Set bit 8
</li>
<li class="content">
[9]<b style="margin: 20px;">BS9</b> (def=0x0)    //    Set bit 9
</li>
<li class="content">
[10]<b style="margin: 20px;">BS10</b> (def=0x0)    //    Set bit 10
</li>
<li class="content">
[11]<b style="margin: 20px;">BS11</b> (def=0x0)    //    Set bit 11
</li>
<li class="content">
[12]<b style="margin: 20px;">BS12</b> (def=0x0)    //    Set bit 12
</li>
<li class="content">
[13]<b style="margin: 20px;">BS13</b> (def=0x0)    //    Set bit 13
</li>
<li class="content">
[14]<b style="margin: 20px;">BS14</b> (def=0x0)    //    Set bit 14
</li>
<li class="content">
[15]<b style="margin: 20px;">BS15</b> (def=0x0)    //    Set bit 15
</li>
<li class="content">
[16]<b style="margin: 20px;">BR0</b> (def=0x0)    //    Reset bit 0
</li>
<li class="content">
[17]<b style="margin: 20px;">BR1</b> (def=0x0)    //    Reset bit 1
</li>
<li class="content">
[18]<b style="margin: 20px;">BR2</b> (def=0x0)    //    Reset bit 2
</li>
<li class="content">
[19]<b style="margin: 20px;">BR3</b> (def=0x0)    //    Reset bit 3
</li>
<li class="content">
[20]<b style="margin: 20px;">BR4</b> (def=0x0)    //    Reset bit 4
</li>
<li class="content">
[21]<b style="margin: 20px;">BR5</b> (def=0x0)    //    Reset bit 5
</li>
<li class="content">
[22]<b style="margin: 20px;">BR6</b> (def=0x0)    //    Reset bit 6
</li>
<li class="content">
[23]<b style="margin: 20px;">BR7</b> (def=0x0)    //    Reset bit 7
</li>
<li class="content">
[24]<b style="margin: 20px;">BR8</b> (def=0x0)    //    Reset bit 8
</li>
<li class="content">
[25]<b style="margin: 20px;">BR9</b> (def=0x0)    //    Reset bit 9
</li>
<li class="content">
[26]<b style="margin: 20px;">BR10</b> (def=0x0)    //    Reset bit 10
</li>
<li class="content">
[27]<b style="margin: 20px;">BR11</b> (def=0x0)    //    Reset bit 11
</li>
<li class="content">
[28]<b style="margin: 20px;">BR12</b> (def=0x0)    //    Reset bit 12
</li>
<li class="content">
[29]<b style="margin: 20px;">BR13</b> (def=0x0)    //    Reset bit 13
</li>
<li class="content">
[30]<b style="margin: 20px;">BR14</b> (def=0x0)    //    Reset bit 14
</li>
<li class="content">
[31]<b style="margin: 20px;">BR15</b> (def=0x0)    //    Reset bit 15
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40011014<b style="margin: 20px;">BRR</b>//   Port bit reset register (GPIOn_BRR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">BR0</b> (def=0x0)    //    Reset bit 0
</li>
<li class="content">
[1]<b style="margin: 20px;">BR1</b> (def=0x0)    //    Reset bit 1
</li>
<li class="content">
[2]<b style="margin: 20px;">BR2</b> (def=0x0)    //    Reset bit 1
</li>
<li class="content">
[3]<b style="margin: 20px;">BR3</b> (def=0x0)    //    Reset bit 3
</li>
<li class="content">
[4]<b style="margin: 20px;">BR4</b> (def=0x0)    //    Reset bit 4
</li>
<li class="content">
[5]<b style="margin: 20px;">BR5</b> (def=0x0)    //    Reset bit 5
</li>
<li class="content">
[6]<b style="margin: 20px;">BR6</b> (def=0x0)    //    Reset bit 6
</li>
<li class="content">
[7]<b style="margin: 20px;">BR7</b> (def=0x0)    //    Reset bit 7
</li>
<li class="content">
[8]<b style="margin: 20px;">BR8</b> (def=0x0)    //    Reset bit 8
</li>
<li class="content">
[9]<b style="margin: 20px;">BR9</b> (def=0x0)    //    Reset bit 9
</li>
<li class="content">
[10]<b style="margin: 20px;">BR10</b> (def=0x0)    //    Reset bit 10
</li>
<li class="content">
[11]<b style="margin: 20px;">BR11</b> (def=0x0)    //    Reset bit 11
</li>
<li class="content">
[12]<b style="margin: 20px;">BR12</b> (def=0x0)    //    Reset bit 12
</li>
<li class="content">
[13]<b style="margin: 20px;">BR13</b> (def=0x0)    //    Reset bit 13
</li>
<li class="content">
[14]<b style="margin: 20px;">BR14</b> (def=0x0)    //    Reset bit 14
</li>
<li class="content">
[15]<b style="margin: 20px;">BR15</b> (def=0x0)    //    Reset bit 15
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40011018<b style="margin: 20px;">LCKR</b>//   Port configuration lock register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">LCK0</b> (def=0x0)    //    Port A Lock bit 0
</li>
<li class="content">
[1]<b style="margin: 20px;">LCK1</b> (def=0x0)    //    Port A Lock bit 1
</li>
<li class="content">
[2]<b style="margin: 20px;">LCK2</b> (def=0x0)    //    Port A Lock bit 2
</li>
<li class="content">
[3]<b style="margin: 20px;">LCK3</b> (def=0x0)    //    Port A Lock bit 3
</li>
<li class="content">
[4]<b style="margin: 20px;">LCK4</b> (def=0x0)    //    Port A Lock bit 4
</li>
<li class="content">
[5]<b style="margin: 20px;">LCK5</b> (def=0x0)    //    Port A Lock bit 5
</li>
<li class="content">
[6]<b style="margin: 20px;">LCK6</b> (def=0x0)    //    Port A Lock bit 6
</li>
<li class="content">
[7]<b style="margin: 20px;">LCK7</b> (def=0x0)    //    Port A Lock bit 7
</li>
<li class="content">
[8]<b style="margin: 20px;">LCK8</b> (def=0x0)    //    Port A Lock bit 8
</li>
<li class="content">
[9]<b style="margin: 20px;">LCK9</b> (def=0x0)    //    Port A Lock bit 9
</li>
<li class="content">
[10]<b style="margin: 20px;">LCK10</b> (def=0x0)    //    Port A Lock bit 10
</li>
<li class="content">
[11]<b style="margin: 20px;">LCK11</b> (def=0x0)    //    Port A Lock bit 11
</li>
<li class="content">
[12]<b style="margin: 20px;">LCK12</b> (def=0x0)    //    Port A Lock bit 12
</li>
<li class="content">
[13]<b style="margin: 20px;">LCK13</b> (def=0x0)    //    Port A Lock bit 13
</li>
<li class="content">
[14]<b style="margin: 20px;">LCK14</b> (def=0x0)    //    Port A Lock bit 14
</li>
<li class="content">
[15]<b style="margin: 20px;">LCK15</b> (def=0x0)    //    Port A Lock bit 15
</li>
<li class="content">
[16]<b style="margin: 20px;">LCKK</b> (def=0x0)    //    Lock key
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x40011400<b style="margin: 20px;">GPIOD</b>// </summary>
<ul>
<li class="content"><details><summary>0x40011400<b style="margin: 20px;">CRL</b>//   Port configuration register low (GPIOn_CRL)</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">MODE0</b> (def=0x0)    //    Port n.0 mode bits
</li>
<li class="content">
[2:3]<b style="margin: 20px;">CNF0</b> (def=0x1)    //    Port n.0 configuration bits
</li>
<li class="content">
[4:5]<b style="margin: 20px;">MODE1</b> (def=0x0)    //    Port n.1 mode bits
</li>
<li class="content">
[6:7]<b style="margin: 20px;">CNF1</b> (def=0x1)    //    Port n.1 configuration bits
</li>
<li class="content">
[8:9]<b style="margin: 20px;">MODE2</b> (def=0x0)    //    Port n.2 mode bits
</li>
<li class="content">
[10:11]<b style="margin: 20px;">CNF2</b> (def=0x1)    //    Port n.2 configuration bits
</li>
<li class="content">
[12:13]<b style="margin: 20px;">MODE3</b> (def=0x0)    //    Port n.3 mode bits
</li>
<li class="content">
[14:15]<b style="margin: 20px;">CNF3</b> (def=0x1)    //    Port n.3 configuration bits
</li>
<li class="content">
[16:17]<b style="margin: 20px;">MODE4</b> (def=0x0)    //    Port n.4 mode bits
</li>
<li class="content">
[18:19]<b style="margin: 20px;">CNF4</b> (def=0x1)    //    Port n.4 configuration bits
</li>
<li class="content">
[20:21]<b style="margin: 20px;">MODE5</b> (def=0x0)    //    Port n.5 mode bits
</li>
<li class="content">
[22:23]<b style="margin: 20px;">CNF5</b> (def=0x1)    //    Port n.5 configuration bits
</li>
<li class="content">
[24:25]<b style="margin: 20px;">MODE6</b> (def=0x0)    //    Port n.6 mode bits
</li>
<li class="content">
[26:27]<b style="margin: 20px;">CNF6</b> (def=0x1)    //    Port n.6 configuration bits
</li>
<li class="content">
[28:29]<b style="margin: 20px;">MODE7</b> (def=0x0)    //    Port n.7 mode bits
</li>
<li class="content">
[30:31]<b style="margin: 20px;">CNF7</b> (def=0x1)    //    Port n.7 configuration bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40011404<b style="margin: 20px;">CRH</b>//   Port configuration register high (GPIOn_CRL)</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">MODE8</b> (def=0x0)    //    Port n.8 mode bits
</li>
<li class="content">
[2:3]<b style="margin: 20px;">CNF8</b> (def=0x1)    //    Port n.8 configuration bits
</li>
<li class="content">
[4:5]<b style="margin: 20px;">MODE9</b> (def=0x0)    //    Port n.9 mode bits
</li>
<li class="content">
[6:7]<b style="margin: 20px;">CNF9</b> (def=0x1)    //    Port n.9 configuration bits
</li>
<li class="content">
[8:9]<b style="margin: 20px;">MODE10</b> (def=0x0)    //    Port n.10 mode bits
</li>
<li class="content">
[10:11]<b style="margin: 20px;">CNF10</b> (def=0x1)    //    Port n.10 configuration bits
</li>
<li class="content">
[12:13]<b style="margin: 20px;">MODE11</b> (def=0x0)    //    Port n.11 mode bits
</li>
<li class="content">
[14:15]<b style="margin: 20px;">CNF11</b> (def=0x1)    //    Port n.11 configuration bits
</li>
<li class="content">
[16:17]<b style="margin: 20px;">MODE12</b> (def=0x0)    //    Port n.12 mode bits
</li>
<li class="content">
[18:19]<b style="margin: 20px;">CNF12</b> (def=0x1)    //    Port n.12 configuration bits
</li>
<li class="content">
[20:21]<b style="margin: 20px;">MODE13</b> (def=0x0)    //    Port n.13 mode bits
</li>
<li class="content">
[22:23]<b style="margin: 20px;">CNF13</b> (def=0x1)    //    Port n.13 configuration bits
</li>
<li class="content">
[24:25]<b style="margin: 20px;">MODE14</b> (def=0x0)    //    Port n.14 mode bits
</li>
<li class="content">
[26:27]<b style="margin: 20px;">CNF14</b> (def=0x1)    //    Port n.14 configuration bits
</li>
<li class="content">
[28:29]<b style="margin: 20px;">MODE15</b> (def=0x0)    //    Port n.15 mode bits
</li>
<li class="content">
[30:31]<b style="margin: 20px;">CNF15</b> (def=0x1)    //    Port n.15 configuration bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40011408<b style="margin: 20px;">IDR</b>//   Port input data register (GPIOn_IDR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IDR0</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[1]<b style="margin: 20px;">IDR1</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[2]<b style="margin: 20px;">IDR2</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[3]<b style="margin: 20px;">IDR3</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[4]<b style="margin: 20px;">IDR4</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[5]<b style="margin: 20px;">IDR5</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[6]<b style="margin: 20px;">IDR6</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[7]<b style="margin: 20px;">IDR7</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[8]<b style="margin: 20px;">IDR8</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[9]<b style="margin: 20px;">IDR9</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[10]<b style="margin: 20px;">IDR10</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[11]<b style="margin: 20px;">IDR11</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[12]<b style="margin: 20px;">IDR12</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[13]<b style="margin: 20px;">IDR13</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[14]<b style="margin: 20px;">IDR14</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[15]<b style="margin: 20px;">IDR15</b> (def=0x0)    //    Port input data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4001140C<b style="margin: 20px;">ODR</b>//   Port output data register (GPIOn_ODR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">ODR0</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[1]<b style="margin: 20px;">ODR1</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[2]<b style="margin: 20px;">ODR2</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[3]<b style="margin: 20px;">ODR3</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[4]<b style="margin: 20px;">ODR4</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[5]<b style="margin: 20px;">ODR5</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[6]<b style="margin: 20px;">ODR6</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[7]<b style="margin: 20px;">ODR7</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[8]<b style="margin: 20px;">ODR8</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[9]<b style="margin: 20px;">ODR9</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[10]<b style="margin: 20px;">ODR10</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[11]<b style="margin: 20px;">ODR11</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[12]<b style="margin: 20px;">ODR12</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[13]<b style="margin: 20px;">ODR13</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[14]<b style="margin: 20px;">ODR14</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[15]<b style="margin: 20px;">ODR15</b> (def=0x0)    //    Port output data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40011410<b style="margin: 20px;">BSRR</b>//   Port bit set/reset register (GPIOn_BSRR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">BS0</b> (def=0x0)    //    Set bit 0
</li>
<li class="content">
[1]<b style="margin: 20px;">BS1</b> (def=0x0)    //    Set bit 1
</li>
<li class="content">
[2]<b style="margin: 20px;">BS2</b> (def=0x0)    //    Set bit 1
</li>
<li class="content">
[3]<b style="margin: 20px;">BS3</b> (def=0x0)    //    Set bit 3
</li>
<li class="content">
[4]<b style="margin: 20px;">BS4</b> (def=0x0)    //    Set bit 4
</li>
<li class="content">
[5]<b style="margin: 20px;">BS5</b> (def=0x0)    //    Set bit 5
</li>
<li class="content">
[6]<b style="margin: 20px;">BS6</b> (def=0x0)    //    Set bit 6
</li>
<li class="content">
[7]<b style="margin: 20px;">BS7</b> (def=0x0)    //    Set bit 7
</li>
<li class="content">
[8]<b style="margin: 20px;">BS8</b> (def=0x0)    //    Set bit 8
</li>
<li class="content">
[9]<b style="margin: 20px;">BS9</b> (def=0x0)    //    Set bit 9
</li>
<li class="content">
[10]<b style="margin: 20px;">BS10</b> (def=0x0)    //    Set bit 10
</li>
<li class="content">
[11]<b style="margin: 20px;">BS11</b> (def=0x0)    //    Set bit 11
</li>
<li class="content">
[12]<b style="margin: 20px;">BS12</b> (def=0x0)    //    Set bit 12
</li>
<li class="content">
[13]<b style="margin: 20px;">BS13</b> (def=0x0)    //    Set bit 13
</li>
<li class="content">
[14]<b style="margin: 20px;">BS14</b> (def=0x0)    //    Set bit 14
</li>
<li class="content">
[15]<b style="margin: 20px;">BS15</b> (def=0x0)    //    Set bit 15
</li>
<li class="content">
[16]<b style="margin: 20px;">BR0</b> (def=0x0)    //    Reset bit 0
</li>
<li class="content">
[17]<b style="margin: 20px;">BR1</b> (def=0x0)    //    Reset bit 1
</li>
<li class="content">
[18]<b style="margin: 20px;">BR2</b> (def=0x0)    //    Reset bit 2
</li>
<li class="content">
[19]<b style="margin: 20px;">BR3</b> (def=0x0)    //    Reset bit 3
</li>
<li class="content">
[20]<b style="margin: 20px;">BR4</b> (def=0x0)    //    Reset bit 4
</li>
<li class="content">
[21]<b style="margin: 20px;">BR5</b> (def=0x0)    //    Reset bit 5
</li>
<li class="content">
[22]<b style="margin: 20px;">BR6</b> (def=0x0)    //    Reset bit 6
</li>
<li class="content">
[23]<b style="margin: 20px;">BR7</b> (def=0x0)    //    Reset bit 7
</li>
<li class="content">
[24]<b style="margin: 20px;">BR8</b> (def=0x0)    //    Reset bit 8
</li>
<li class="content">
[25]<b style="margin: 20px;">BR9</b> (def=0x0)    //    Reset bit 9
</li>
<li class="content">
[26]<b style="margin: 20px;">BR10</b> (def=0x0)    //    Reset bit 10
</li>
<li class="content">
[27]<b style="margin: 20px;">BR11</b> (def=0x0)    //    Reset bit 11
</li>
<li class="content">
[28]<b style="margin: 20px;">BR12</b> (def=0x0)    //    Reset bit 12
</li>
<li class="content">
[29]<b style="margin: 20px;">BR13</b> (def=0x0)    //    Reset bit 13
</li>
<li class="content">
[30]<b style="margin: 20px;">BR14</b> (def=0x0)    //    Reset bit 14
</li>
<li class="content">
[31]<b style="margin: 20px;">BR15</b> (def=0x0)    //    Reset bit 15
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40011414<b style="margin: 20px;">BRR</b>//   Port bit reset register (GPIOn_BRR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">BR0</b> (def=0x0)    //    Reset bit 0
</li>
<li class="content">
[1]<b style="margin: 20px;">BR1</b> (def=0x0)    //    Reset bit 1
</li>
<li class="content">
[2]<b style="margin: 20px;">BR2</b> (def=0x0)    //    Reset bit 1
</li>
<li class="content">
[3]<b style="margin: 20px;">BR3</b> (def=0x0)    //    Reset bit 3
</li>
<li class="content">
[4]<b style="margin: 20px;">BR4</b> (def=0x0)    //    Reset bit 4
</li>
<li class="content">
[5]<b style="margin: 20px;">BR5</b> (def=0x0)    //    Reset bit 5
</li>
<li class="content">
[6]<b style="margin: 20px;">BR6</b> (def=0x0)    //    Reset bit 6
</li>
<li class="content">
[7]<b style="margin: 20px;">BR7</b> (def=0x0)    //    Reset bit 7
</li>
<li class="content">
[8]<b style="margin: 20px;">BR8</b> (def=0x0)    //    Reset bit 8
</li>
<li class="content">
[9]<b style="margin: 20px;">BR9</b> (def=0x0)    //    Reset bit 9
</li>
<li class="content">
[10]<b style="margin: 20px;">BR10</b> (def=0x0)    //    Reset bit 10
</li>
<li class="content">
[11]<b style="margin: 20px;">BR11</b> (def=0x0)    //    Reset bit 11
</li>
<li class="content">
[12]<b style="margin: 20px;">BR12</b> (def=0x0)    //    Reset bit 12
</li>
<li class="content">
[13]<b style="margin: 20px;">BR13</b> (def=0x0)    //    Reset bit 13
</li>
<li class="content">
[14]<b style="margin: 20px;">BR14</b> (def=0x0)    //    Reset bit 14
</li>
<li class="content">
[15]<b style="margin: 20px;">BR15</b> (def=0x0)    //    Reset bit 15
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40011418<b style="margin: 20px;">LCKR</b>//   Port configuration lock register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">LCK0</b> (def=0x0)    //    Port A Lock bit 0
</li>
<li class="content">
[1]<b style="margin: 20px;">LCK1</b> (def=0x0)    //    Port A Lock bit 1
</li>
<li class="content">
[2]<b style="margin: 20px;">LCK2</b> (def=0x0)    //    Port A Lock bit 2
</li>
<li class="content">
[3]<b style="margin: 20px;">LCK3</b> (def=0x0)    //    Port A Lock bit 3
</li>
<li class="content">
[4]<b style="margin: 20px;">LCK4</b> (def=0x0)    //    Port A Lock bit 4
</li>
<li class="content">
[5]<b style="margin: 20px;">LCK5</b> (def=0x0)    //    Port A Lock bit 5
</li>
<li class="content">
[6]<b style="margin: 20px;">LCK6</b> (def=0x0)    //    Port A Lock bit 6
</li>
<li class="content">
[7]<b style="margin: 20px;">LCK7</b> (def=0x0)    //    Port A Lock bit 7
</li>
<li class="content">
[8]<b style="margin: 20px;">LCK8</b> (def=0x0)    //    Port A Lock bit 8
</li>
<li class="content">
[9]<b style="margin: 20px;">LCK9</b> (def=0x0)    //    Port A Lock bit 9
</li>
<li class="content">
[10]<b style="margin: 20px;">LCK10</b> (def=0x0)    //    Port A Lock bit 10
</li>
<li class="content">
[11]<b style="margin: 20px;">LCK11</b> (def=0x0)    //    Port A Lock bit 11
</li>
<li class="content">
[12]<b style="margin: 20px;">LCK12</b> (def=0x0)    //    Port A Lock bit 12
</li>
<li class="content">
[13]<b style="margin: 20px;">LCK13</b> (def=0x0)    //    Port A Lock bit 13
</li>
<li class="content">
[14]<b style="margin: 20px;">LCK14</b> (def=0x0)    //    Port A Lock bit 14
</li>
<li class="content">
[15]<b style="margin: 20px;">LCK15</b> (def=0x0)    //    Port A Lock bit 15
</li>
<li class="content">
[16]<b style="margin: 20px;">LCKK</b> (def=0x0)    //    Lock key
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x40011800<b style="margin: 20px;">GPIOE</b>// </summary>
<ul>
<li class="content"><details><summary>0x40011800<b style="margin: 20px;">CRL</b>//   Port configuration register low (GPIOn_CRL)</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">MODE0</b> (def=0x0)    //    Port n.0 mode bits
</li>
<li class="content">
[2:3]<b style="margin: 20px;">CNF0</b> (def=0x1)    //    Port n.0 configuration bits
</li>
<li class="content">
[4:5]<b style="margin: 20px;">MODE1</b> (def=0x0)    //    Port n.1 mode bits
</li>
<li class="content">
[6:7]<b style="margin: 20px;">CNF1</b> (def=0x1)    //    Port n.1 configuration bits
</li>
<li class="content">
[8:9]<b style="margin: 20px;">MODE2</b> (def=0x0)    //    Port n.2 mode bits
</li>
<li class="content">
[10:11]<b style="margin: 20px;">CNF2</b> (def=0x1)    //    Port n.2 configuration bits
</li>
<li class="content">
[12:13]<b style="margin: 20px;">MODE3</b> (def=0x0)    //    Port n.3 mode bits
</li>
<li class="content">
[14:15]<b style="margin: 20px;">CNF3</b> (def=0x1)    //    Port n.3 configuration bits
</li>
<li class="content">
[16:17]<b style="margin: 20px;">MODE4</b> (def=0x0)    //    Port n.4 mode bits
</li>
<li class="content">
[18:19]<b style="margin: 20px;">CNF4</b> (def=0x1)    //    Port n.4 configuration bits
</li>
<li class="content">
[20:21]<b style="margin: 20px;">MODE5</b> (def=0x0)    //    Port n.5 mode bits
</li>
<li class="content">
[22:23]<b style="margin: 20px;">CNF5</b> (def=0x1)    //    Port n.5 configuration bits
</li>
<li class="content">
[24:25]<b style="margin: 20px;">MODE6</b> (def=0x0)    //    Port n.6 mode bits
</li>
<li class="content">
[26:27]<b style="margin: 20px;">CNF6</b> (def=0x1)    //    Port n.6 configuration bits
</li>
<li class="content">
[28:29]<b style="margin: 20px;">MODE7</b> (def=0x0)    //    Port n.7 mode bits
</li>
<li class="content">
[30:31]<b style="margin: 20px;">CNF7</b> (def=0x1)    //    Port n.7 configuration bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40011804<b style="margin: 20px;">CRH</b>//   Port configuration register high (GPIOn_CRL)</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">MODE8</b> (def=0x0)    //    Port n.8 mode bits
</li>
<li class="content">
[2:3]<b style="margin: 20px;">CNF8</b> (def=0x1)    //    Port n.8 configuration bits
</li>
<li class="content">
[4:5]<b style="margin: 20px;">MODE9</b> (def=0x0)    //    Port n.9 mode bits
</li>
<li class="content">
[6:7]<b style="margin: 20px;">CNF9</b> (def=0x1)    //    Port n.9 configuration bits
</li>
<li class="content">
[8:9]<b style="margin: 20px;">MODE10</b> (def=0x0)    //    Port n.10 mode bits
</li>
<li class="content">
[10:11]<b style="margin: 20px;">CNF10</b> (def=0x1)    //    Port n.10 configuration bits
</li>
<li class="content">
[12:13]<b style="margin: 20px;">MODE11</b> (def=0x0)    //    Port n.11 mode bits
</li>
<li class="content">
[14:15]<b style="margin: 20px;">CNF11</b> (def=0x1)    //    Port n.11 configuration bits
</li>
<li class="content">
[16:17]<b style="margin: 20px;">MODE12</b> (def=0x0)    //    Port n.12 mode bits
</li>
<li class="content">
[18:19]<b style="margin: 20px;">CNF12</b> (def=0x1)    //    Port n.12 configuration bits
</li>
<li class="content">
[20:21]<b style="margin: 20px;">MODE13</b> (def=0x0)    //    Port n.13 mode bits
</li>
<li class="content">
[22:23]<b style="margin: 20px;">CNF13</b> (def=0x1)    //    Port n.13 configuration bits
</li>
<li class="content">
[24:25]<b style="margin: 20px;">MODE14</b> (def=0x0)    //    Port n.14 mode bits
</li>
<li class="content">
[26:27]<b style="margin: 20px;">CNF14</b> (def=0x1)    //    Port n.14 configuration bits
</li>
<li class="content">
[28:29]<b style="margin: 20px;">MODE15</b> (def=0x0)    //    Port n.15 mode bits
</li>
<li class="content">
[30:31]<b style="margin: 20px;">CNF15</b> (def=0x1)    //    Port n.15 configuration bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40011808<b style="margin: 20px;">IDR</b>//   Port input data register (GPIOn_IDR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IDR0</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[1]<b style="margin: 20px;">IDR1</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[2]<b style="margin: 20px;">IDR2</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[3]<b style="margin: 20px;">IDR3</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[4]<b style="margin: 20px;">IDR4</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[5]<b style="margin: 20px;">IDR5</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[6]<b style="margin: 20px;">IDR6</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[7]<b style="margin: 20px;">IDR7</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[8]<b style="margin: 20px;">IDR8</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[9]<b style="margin: 20px;">IDR9</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[10]<b style="margin: 20px;">IDR10</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[11]<b style="margin: 20px;">IDR11</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[12]<b style="margin: 20px;">IDR12</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[13]<b style="margin: 20px;">IDR13</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[14]<b style="margin: 20px;">IDR14</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[15]<b style="margin: 20px;">IDR15</b> (def=0x0)    //    Port input data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4001180C<b style="margin: 20px;">ODR</b>//   Port output data register (GPIOn_ODR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">ODR0</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[1]<b style="margin: 20px;">ODR1</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[2]<b style="margin: 20px;">ODR2</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[3]<b style="margin: 20px;">ODR3</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[4]<b style="margin: 20px;">ODR4</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[5]<b style="margin: 20px;">ODR5</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[6]<b style="margin: 20px;">ODR6</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[7]<b style="margin: 20px;">ODR7</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[8]<b style="margin: 20px;">ODR8</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[9]<b style="margin: 20px;">ODR9</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[10]<b style="margin: 20px;">ODR10</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[11]<b style="margin: 20px;">ODR11</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[12]<b style="margin: 20px;">ODR12</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[13]<b style="margin: 20px;">ODR13</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[14]<b style="margin: 20px;">ODR14</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[15]<b style="margin: 20px;">ODR15</b> (def=0x0)    //    Port output data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40011810<b style="margin: 20px;">BSRR</b>//   Port bit set/reset register (GPIOn_BSRR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">BS0</b> (def=0x0)    //    Set bit 0
</li>
<li class="content">
[1]<b style="margin: 20px;">BS1</b> (def=0x0)    //    Set bit 1
</li>
<li class="content">
[2]<b style="margin: 20px;">BS2</b> (def=0x0)    //    Set bit 1
</li>
<li class="content">
[3]<b style="margin: 20px;">BS3</b> (def=0x0)    //    Set bit 3
</li>
<li class="content">
[4]<b style="margin: 20px;">BS4</b> (def=0x0)    //    Set bit 4
</li>
<li class="content">
[5]<b style="margin: 20px;">BS5</b> (def=0x0)    //    Set bit 5
</li>
<li class="content">
[6]<b style="margin: 20px;">BS6</b> (def=0x0)    //    Set bit 6
</li>
<li class="content">
[7]<b style="margin: 20px;">BS7</b> (def=0x0)    //    Set bit 7
</li>
<li class="content">
[8]<b style="margin: 20px;">BS8</b> (def=0x0)    //    Set bit 8
</li>
<li class="content">
[9]<b style="margin: 20px;">BS9</b> (def=0x0)    //    Set bit 9
</li>
<li class="content">
[10]<b style="margin: 20px;">BS10</b> (def=0x0)    //    Set bit 10
</li>
<li class="content">
[11]<b style="margin: 20px;">BS11</b> (def=0x0)    //    Set bit 11
</li>
<li class="content">
[12]<b style="margin: 20px;">BS12</b> (def=0x0)    //    Set bit 12
</li>
<li class="content">
[13]<b style="margin: 20px;">BS13</b> (def=0x0)    //    Set bit 13
</li>
<li class="content">
[14]<b style="margin: 20px;">BS14</b> (def=0x0)    //    Set bit 14
</li>
<li class="content">
[15]<b style="margin: 20px;">BS15</b> (def=0x0)    //    Set bit 15
</li>
<li class="content">
[16]<b style="margin: 20px;">BR0</b> (def=0x0)    //    Reset bit 0
</li>
<li class="content">
[17]<b style="margin: 20px;">BR1</b> (def=0x0)    //    Reset bit 1
</li>
<li class="content">
[18]<b style="margin: 20px;">BR2</b> (def=0x0)    //    Reset bit 2
</li>
<li class="content">
[19]<b style="margin: 20px;">BR3</b> (def=0x0)    //    Reset bit 3
</li>
<li class="content">
[20]<b style="margin: 20px;">BR4</b> (def=0x0)    //    Reset bit 4
</li>
<li class="content">
[21]<b style="margin: 20px;">BR5</b> (def=0x0)    //    Reset bit 5
</li>
<li class="content">
[22]<b style="margin: 20px;">BR6</b> (def=0x0)    //    Reset bit 6
</li>
<li class="content">
[23]<b style="margin: 20px;">BR7</b> (def=0x0)    //    Reset bit 7
</li>
<li class="content">
[24]<b style="margin: 20px;">BR8</b> (def=0x0)    //    Reset bit 8
</li>
<li class="content">
[25]<b style="margin: 20px;">BR9</b> (def=0x0)    //    Reset bit 9
</li>
<li class="content">
[26]<b style="margin: 20px;">BR10</b> (def=0x0)    //    Reset bit 10
</li>
<li class="content">
[27]<b style="margin: 20px;">BR11</b> (def=0x0)    //    Reset bit 11
</li>
<li class="content">
[28]<b style="margin: 20px;">BR12</b> (def=0x0)    //    Reset bit 12
</li>
<li class="content">
[29]<b style="margin: 20px;">BR13</b> (def=0x0)    //    Reset bit 13
</li>
<li class="content">
[30]<b style="margin: 20px;">BR14</b> (def=0x0)    //    Reset bit 14
</li>
<li class="content">
[31]<b style="margin: 20px;">BR15</b> (def=0x0)    //    Reset bit 15
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40011814<b style="margin: 20px;">BRR</b>//   Port bit reset register (GPIOn_BRR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">BR0</b> (def=0x0)    //    Reset bit 0
</li>
<li class="content">
[1]<b style="margin: 20px;">BR1</b> (def=0x0)    //    Reset bit 1
</li>
<li class="content">
[2]<b style="margin: 20px;">BR2</b> (def=0x0)    //    Reset bit 1
</li>
<li class="content">
[3]<b style="margin: 20px;">BR3</b> (def=0x0)    //    Reset bit 3
</li>
<li class="content">
[4]<b style="margin: 20px;">BR4</b> (def=0x0)    //    Reset bit 4
</li>
<li class="content">
[5]<b style="margin: 20px;">BR5</b> (def=0x0)    //    Reset bit 5
</li>
<li class="content">
[6]<b style="margin: 20px;">BR6</b> (def=0x0)    //    Reset bit 6
</li>
<li class="content">
[7]<b style="margin: 20px;">BR7</b> (def=0x0)    //    Reset bit 7
</li>
<li class="content">
[8]<b style="margin: 20px;">BR8</b> (def=0x0)    //    Reset bit 8
</li>
<li class="content">
[9]<b style="margin: 20px;">BR9</b> (def=0x0)    //    Reset bit 9
</li>
<li class="content">
[10]<b style="margin: 20px;">BR10</b> (def=0x0)    //    Reset bit 10
</li>
<li class="content">
[11]<b style="margin: 20px;">BR11</b> (def=0x0)    //    Reset bit 11
</li>
<li class="content">
[12]<b style="margin: 20px;">BR12</b> (def=0x0)    //    Reset bit 12
</li>
<li class="content">
[13]<b style="margin: 20px;">BR13</b> (def=0x0)    //    Reset bit 13
</li>
<li class="content">
[14]<b style="margin: 20px;">BR14</b> (def=0x0)    //    Reset bit 14
</li>
<li class="content">
[15]<b style="margin: 20px;">BR15</b> (def=0x0)    //    Reset bit 15
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40011818<b style="margin: 20px;">LCKR</b>//   Port configuration lock register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">LCK0</b> (def=0x0)    //    Port A Lock bit 0
</li>
<li class="content">
[1]<b style="margin: 20px;">LCK1</b> (def=0x0)    //    Port A Lock bit 1
</li>
<li class="content">
[2]<b style="margin: 20px;">LCK2</b> (def=0x0)    //    Port A Lock bit 2
</li>
<li class="content">
[3]<b style="margin: 20px;">LCK3</b> (def=0x0)    //    Port A Lock bit 3
</li>
<li class="content">
[4]<b style="margin: 20px;">LCK4</b> (def=0x0)    //    Port A Lock bit 4
</li>
<li class="content">
[5]<b style="margin: 20px;">LCK5</b> (def=0x0)    //    Port A Lock bit 5
</li>
<li class="content">
[6]<b style="margin: 20px;">LCK6</b> (def=0x0)    //    Port A Lock bit 6
</li>
<li class="content">
[7]<b style="margin: 20px;">LCK7</b> (def=0x0)    //    Port A Lock bit 7
</li>
<li class="content">
[8]<b style="margin: 20px;">LCK8</b> (def=0x0)    //    Port A Lock bit 8
</li>
<li class="content">
[9]<b style="margin: 20px;">LCK9</b> (def=0x0)    //    Port A Lock bit 9
</li>
<li class="content">
[10]<b style="margin: 20px;">LCK10</b> (def=0x0)    //    Port A Lock bit 10
</li>
<li class="content">
[11]<b style="margin: 20px;">LCK11</b> (def=0x0)    //    Port A Lock bit 11
</li>
<li class="content">
[12]<b style="margin: 20px;">LCK12</b> (def=0x0)    //    Port A Lock bit 12
</li>
<li class="content">
[13]<b style="margin: 20px;">LCK13</b> (def=0x0)    //    Port A Lock bit 13
</li>
<li class="content">
[14]<b style="margin: 20px;">LCK14</b> (def=0x0)    //    Port A Lock bit 14
</li>
<li class="content">
[15]<b style="margin: 20px;">LCK15</b> (def=0x0)    //    Port A Lock bit 15
</li>
<li class="content">
[16]<b style="margin: 20px;">LCKK</b> (def=0x0)    //    Lock key
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x40011C00<b style="margin: 20px;">GPIOF</b>// </summary>
<ul>
<li class="content"><details><summary>0x40011C00<b style="margin: 20px;">CRL</b>//   Port configuration register low (GPIOn_CRL)</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">MODE0</b> (def=0x0)    //    Port n.0 mode bits
</li>
<li class="content">
[2:3]<b style="margin: 20px;">CNF0</b> (def=0x1)    //    Port n.0 configuration bits
</li>
<li class="content">
[4:5]<b style="margin: 20px;">MODE1</b> (def=0x0)    //    Port n.1 mode bits
</li>
<li class="content">
[6:7]<b style="margin: 20px;">CNF1</b> (def=0x1)    //    Port n.1 configuration bits
</li>
<li class="content">
[8:9]<b style="margin: 20px;">MODE2</b> (def=0x0)    //    Port n.2 mode bits
</li>
<li class="content">
[10:11]<b style="margin: 20px;">CNF2</b> (def=0x1)    //    Port n.2 configuration bits
</li>
<li class="content">
[12:13]<b style="margin: 20px;">MODE3</b> (def=0x0)    //    Port n.3 mode bits
</li>
<li class="content">
[14:15]<b style="margin: 20px;">CNF3</b> (def=0x1)    //    Port n.3 configuration bits
</li>
<li class="content">
[16:17]<b style="margin: 20px;">MODE4</b> (def=0x0)    //    Port n.4 mode bits
</li>
<li class="content">
[18:19]<b style="margin: 20px;">CNF4</b> (def=0x1)    //    Port n.4 configuration bits
</li>
<li class="content">
[20:21]<b style="margin: 20px;">MODE5</b> (def=0x0)    //    Port n.5 mode bits
</li>
<li class="content">
[22:23]<b style="margin: 20px;">CNF5</b> (def=0x1)    //    Port n.5 configuration bits
</li>
<li class="content">
[24:25]<b style="margin: 20px;">MODE6</b> (def=0x0)    //    Port n.6 mode bits
</li>
<li class="content">
[26:27]<b style="margin: 20px;">CNF6</b> (def=0x1)    //    Port n.6 configuration bits
</li>
<li class="content">
[28:29]<b style="margin: 20px;">MODE7</b> (def=0x0)    //    Port n.7 mode bits
</li>
<li class="content">
[30:31]<b style="margin: 20px;">CNF7</b> (def=0x1)    //    Port n.7 configuration bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40011C04<b style="margin: 20px;">CRH</b>//   Port configuration register high (GPIOn_CRL)</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">MODE8</b> (def=0x0)    //    Port n.8 mode bits
</li>
<li class="content">
[2:3]<b style="margin: 20px;">CNF8</b> (def=0x1)    //    Port n.8 configuration bits
</li>
<li class="content">
[4:5]<b style="margin: 20px;">MODE9</b> (def=0x0)    //    Port n.9 mode bits
</li>
<li class="content">
[6:7]<b style="margin: 20px;">CNF9</b> (def=0x1)    //    Port n.9 configuration bits
</li>
<li class="content">
[8:9]<b style="margin: 20px;">MODE10</b> (def=0x0)    //    Port n.10 mode bits
</li>
<li class="content">
[10:11]<b style="margin: 20px;">CNF10</b> (def=0x1)    //    Port n.10 configuration bits
</li>
<li class="content">
[12:13]<b style="margin: 20px;">MODE11</b> (def=0x0)    //    Port n.11 mode bits
</li>
<li class="content">
[14:15]<b style="margin: 20px;">CNF11</b> (def=0x1)    //    Port n.11 configuration bits
</li>
<li class="content">
[16:17]<b style="margin: 20px;">MODE12</b> (def=0x0)    //    Port n.12 mode bits
</li>
<li class="content">
[18:19]<b style="margin: 20px;">CNF12</b> (def=0x1)    //    Port n.12 configuration bits
</li>
<li class="content">
[20:21]<b style="margin: 20px;">MODE13</b> (def=0x0)    //    Port n.13 mode bits
</li>
<li class="content">
[22:23]<b style="margin: 20px;">CNF13</b> (def=0x1)    //    Port n.13 configuration bits
</li>
<li class="content">
[24:25]<b style="margin: 20px;">MODE14</b> (def=0x0)    //    Port n.14 mode bits
</li>
<li class="content">
[26:27]<b style="margin: 20px;">CNF14</b> (def=0x1)    //    Port n.14 configuration bits
</li>
<li class="content">
[28:29]<b style="margin: 20px;">MODE15</b> (def=0x0)    //    Port n.15 mode bits
</li>
<li class="content">
[30:31]<b style="margin: 20px;">CNF15</b> (def=0x1)    //    Port n.15 configuration bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40011C08<b style="margin: 20px;">IDR</b>//   Port input data register (GPIOn_IDR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IDR0</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[1]<b style="margin: 20px;">IDR1</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[2]<b style="margin: 20px;">IDR2</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[3]<b style="margin: 20px;">IDR3</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[4]<b style="margin: 20px;">IDR4</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[5]<b style="margin: 20px;">IDR5</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[6]<b style="margin: 20px;">IDR6</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[7]<b style="margin: 20px;">IDR7</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[8]<b style="margin: 20px;">IDR8</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[9]<b style="margin: 20px;">IDR9</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[10]<b style="margin: 20px;">IDR10</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[11]<b style="margin: 20px;">IDR11</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[12]<b style="margin: 20px;">IDR12</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[13]<b style="margin: 20px;">IDR13</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[14]<b style="margin: 20px;">IDR14</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[15]<b style="margin: 20px;">IDR15</b> (def=0x0)    //    Port input data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40011C0C<b style="margin: 20px;">ODR</b>//   Port output data register (GPIOn_ODR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">ODR0</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[1]<b style="margin: 20px;">ODR1</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[2]<b style="margin: 20px;">ODR2</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[3]<b style="margin: 20px;">ODR3</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[4]<b style="margin: 20px;">ODR4</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[5]<b style="margin: 20px;">ODR5</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[6]<b style="margin: 20px;">ODR6</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[7]<b style="margin: 20px;">ODR7</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[8]<b style="margin: 20px;">ODR8</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[9]<b style="margin: 20px;">ODR9</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[10]<b style="margin: 20px;">ODR10</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[11]<b style="margin: 20px;">ODR11</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[12]<b style="margin: 20px;">ODR12</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[13]<b style="margin: 20px;">ODR13</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[14]<b style="margin: 20px;">ODR14</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[15]<b style="margin: 20px;">ODR15</b> (def=0x0)    //    Port output data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40011C10<b style="margin: 20px;">BSRR</b>//   Port bit set/reset register (GPIOn_BSRR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">BS0</b> (def=0x0)    //    Set bit 0
</li>
<li class="content">
[1]<b style="margin: 20px;">BS1</b> (def=0x0)    //    Set bit 1
</li>
<li class="content">
[2]<b style="margin: 20px;">BS2</b> (def=0x0)    //    Set bit 1
</li>
<li class="content">
[3]<b style="margin: 20px;">BS3</b> (def=0x0)    //    Set bit 3
</li>
<li class="content">
[4]<b style="margin: 20px;">BS4</b> (def=0x0)    //    Set bit 4
</li>
<li class="content">
[5]<b style="margin: 20px;">BS5</b> (def=0x0)    //    Set bit 5
</li>
<li class="content">
[6]<b style="margin: 20px;">BS6</b> (def=0x0)    //    Set bit 6
</li>
<li class="content">
[7]<b style="margin: 20px;">BS7</b> (def=0x0)    //    Set bit 7
</li>
<li class="content">
[8]<b style="margin: 20px;">BS8</b> (def=0x0)    //    Set bit 8
</li>
<li class="content">
[9]<b style="margin: 20px;">BS9</b> (def=0x0)    //    Set bit 9
</li>
<li class="content">
[10]<b style="margin: 20px;">BS10</b> (def=0x0)    //    Set bit 10
</li>
<li class="content">
[11]<b style="margin: 20px;">BS11</b> (def=0x0)    //    Set bit 11
</li>
<li class="content">
[12]<b style="margin: 20px;">BS12</b> (def=0x0)    //    Set bit 12
</li>
<li class="content">
[13]<b style="margin: 20px;">BS13</b> (def=0x0)    //    Set bit 13
</li>
<li class="content">
[14]<b style="margin: 20px;">BS14</b> (def=0x0)    //    Set bit 14
</li>
<li class="content">
[15]<b style="margin: 20px;">BS15</b> (def=0x0)    //    Set bit 15
</li>
<li class="content">
[16]<b style="margin: 20px;">BR0</b> (def=0x0)    //    Reset bit 0
</li>
<li class="content">
[17]<b style="margin: 20px;">BR1</b> (def=0x0)    //    Reset bit 1
</li>
<li class="content">
[18]<b style="margin: 20px;">BR2</b> (def=0x0)    //    Reset bit 2
</li>
<li class="content">
[19]<b style="margin: 20px;">BR3</b> (def=0x0)    //    Reset bit 3
</li>
<li class="content">
[20]<b style="margin: 20px;">BR4</b> (def=0x0)    //    Reset bit 4
</li>
<li class="content">
[21]<b style="margin: 20px;">BR5</b> (def=0x0)    //    Reset bit 5
</li>
<li class="content">
[22]<b style="margin: 20px;">BR6</b> (def=0x0)    //    Reset bit 6
</li>
<li class="content">
[23]<b style="margin: 20px;">BR7</b> (def=0x0)    //    Reset bit 7
</li>
<li class="content">
[24]<b style="margin: 20px;">BR8</b> (def=0x0)    //    Reset bit 8
</li>
<li class="content">
[25]<b style="margin: 20px;">BR9</b> (def=0x0)    //    Reset bit 9
</li>
<li class="content">
[26]<b style="margin: 20px;">BR10</b> (def=0x0)    //    Reset bit 10
</li>
<li class="content">
[27]<b style="margin: 20px;">BR11</b> (def=0x0)    //    Reset bit 11
</li>
<li class="content">
[28]<b style="margin: 20px;">BR12</b> (def=0x0)    //    Reset bit 12
</li>
<li class="content">
[29]<b style="margin: 20px;">BR13</b> (def=0x0)    //    Reset bit 13
</li>
<li class="content">
[30]<b style="margin: 20px;">BR14</b> (def=0x0)    //    Reset bit 14
</li>
<li class="content">
[31]<b style="margin: 20px;">BR15</b> (def=0x0)    //    Reset bit 15
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40011C14<b style="margin: 20px;">BRR</b>//   Port bit reset register (GPIOn_BRR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">BR0</b> (def=0x0)    //    Reset bit 0
</li>
<li class="content">
[1]<b style="margin: 20px;">BR1</b> (def=0x0)    //    Reset bit 1
</li>
<li class="content">
[2]<b style="margin: 20px;">BR2</b> (def=0x0)    //    Reset bit 1
</li>
<li class="content">
[3]<b style="margin: 20px;">BR3</b> (def=0x0)    //    Reset bit 3
</li>
<li class="content">
[4]<b style="margin: 20px;">BR4</b> (def=0x0)    //    Reset bit 4
</li>
<li class="content">
[5]<b style="margin: 20px;">BR5</b> (def=0x0)    //    Reset bit 5
</li>
<li class="content">
[6]<b style="margin: 20px;">BR6</b> (def=0x0)    //    Reset bit 6
</li>
<li class="content">
[7]<b style="margin: 20px;">BR7</b> (def=0x0)    //    Reset bit 7
</li>
<li class="content">
[8]<b style="margin: 20px;">BR8</b> (def=0x0)    //    Reset bit 8
</li>
<li class="content">
[9]<b style="margin: 20px;">BR9</b> (def=0x0)    //    Reset bit 9
</li>
<li class="content">
[10]<b style="margin: 20px;">BR10</b> (def=0x0)    //    Reset bit 10
</li>
<li class="content">
[11]<b style="margin: 20px;">BR11</b> (def=0x0)    //    Reset bit 11
</li>
<li class="content">
[12]<b style="margin: 20px;">BR12</b> (def=0x0)    //    Reset bit 12
</li>
<li class="content">
[13]<b style="margin: 20px;">BR13</b> (def=0x0)    //    Reset bit 13
</li>
<li class="content">
[14]<b style="margin: 20px;">BR14</b> (def=0x0)    //    Reset bit 14
</li>
<li class="content">
[15]<b style="margin: 20px;">BR15</b> (def=0x0)    //    Reset bit 15
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40011C18<b style="margin: 20px;">LCKR</b>//   Port configuration lock register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">LCK0</b> (def=0x0)    //    Port A Lock bit 0
</li>
<li class="content">
[1]<b style="margin: 20px;">LCK1</b> (def=0x0)    //    Port A Lock bit 1
</li>
<li class="content">
[2]<b style="margin: 20px;">LCK2</b> (def=0x0)    //    Port A Lock bit 2
</li>
<li class="content">
[3]<b style="margin: 20px;">LCK3</b> (def=0x0)    //    Port A Lock bit 3
</li>
<li class="content">
[4]<b style="margin: 20px;">LCK4</b> (def=0x0)    //    Port A Lock bit 4
</li>
<li class="content">
[5]<b style="margin: 20px;">LCK5</b> (def=0x0)    //    Port A Lock bit 5
</li>
<li class="content">
[6]<b style="margin: 20px;">LCK6</b> (def=0x0)    //    Port A Lock bit 6
</li>
<li class="content">
[7]<b style="margin: 20px;">LCK7</b> (def=0x0)    //    Port A Lock bit 7
</li>
<li class="content">
[8]<b style="margin: 20px;">LCK8</b> (def=0x0)    //    Port A Lock bit 8
</li>
<li class="content">
[9]<b style="margin: 20px;">LCK9</b> (def=0x0)    //    Port A Lock bit 9
</li>
<li class="content">
[10]<b style="margin: 20px;">LCK10</b> (def=0x0)    //    Port A Lock bit 10
</li>
<li class="content">
[11]<b style="margin: 20px;">LCK11</b> (def=0x0)    //    Port A Lock bit 11
</li>
<li class="content">
[12]<b style="margin: 20px;">LCK12</b> (def=0x0)    //    Port A Lock bit 12
</li>
<li class="content">
[13]<b style="margin: 20px;">LCK13</b> (def=0x0)    //    Port A Lock bit 13
</li>
<li class="content">
[14]<b style="margin: 20px;">LCK14</b> (def=0x0)    //    Port A Lock bit 14
</li>
<li class="content">
[15]<b style="margin: 20px;">LCK15</b> (def=0x0)    //    Port A Lock bit 15
</li>
<li class="content">
[16]<b style="margin: 20px;">LCKK</b> (def=0x0)    //    Lock key
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012000<b style="margin: 20px;">GPIOG</b>// </summary>
<ul>
<li class="content"><details><summary>0x40012000<b style="margin: 20px;">CRL</b>//   Port configuration register low (GPIOn_CRL)</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">MODE0</b> (def=0x0)    //    Port n.0 mode bits
</li>
<li class="content">
[2:3]<b style="margin: 20px;">CNF0</b> (def=0x1)    //    Port n.0 configuration bits
</li>
<li class="content">
[4:5]<b style="margin: 20px;">MODE1</b> (def=0x0)    //    Port n.1 mode bits
</li>
<li class="content">
[6:7]<b style="margin: 20px;">CNF1</b> (def=0x1)    //    Port n.1 configuration bits
</li>
<li class="content">
[8:9]<b style="margin: 20px;">MODE2</b> (def=0x0)    //    Port n.2 mode bits
</li>
<li class="content">
[10:11]<b style="margin: 20px;">CNF2</b> (def=0x1)    //    Port n.2 configuration bits
</li>
<li class="content">
[12:13]<b style="margin: 20px;">MODE3</b> (def=0x0)    //    Port n.3 mode bits
</li>
<li class="content">
[14:15]<b style="margin: 20px;">CNF3</b> (def=0x1)    //    Port n.3 configuration bits
</li>
<li class="content">
[16:17]<b style="margin: 20px;">MODE4</b> (def=0x0)    //    Port n.4 mode bits
</li>
<li class="content">
[18:19]<b style="margin: 20px;">CNF4</b> (def=0x1)    //    Port n.4 configuration bits
</li>
<li class="content">
[20:21]<b style="margin: 20px;">MODE5</b> (def=0x0)    //    Port n.5 mode bits
</li>
<li class="content">
[22:23]<b style="margin: 20px;">CNF5</b> (def=0x1)    //    Port n.5 configuration bits
</li>
<li class="content">
[24:25]<b style="margin: 20px;">MODE6</b> (def=0x0)    //    Port n.6 mode bits
</li>
<li class="content">
[26:27]<b style="margin: 20px;">CNF6</b> (def=0x1)    //    Port n.6 configuration bits
</li>
<li class="content">
[28:29]<b style="margin: 20px;">MODE7</b> (def=0x0)    //    Port n.7 mode bits
</li>
<li class="content">
[30:31]<b style="margin: 20px;">CNF7</b> (def=0x1)    //    Port n.7 configuration bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012004<b style="margin: 20px;">CRH</b>//   Port configuration register high (GPIOn_CRL)</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">MODE8</b> (def=0x0)    //    Port n.8 mode bits
</li>
<li class="content">
[2:3]<b style="margin: 20px;">CNF8</b> (def=0x1)    //    Port n.8 configuration bits
</li>
<li class="content">
[4:5]<b style="margin: 20px;">MODE9</b> (def=0x0)    //    Port n.9 mode bits
</li>
<li class="content">
[6:7]<b style="margin: 20px;">CNF9</b> (def=0x1)    //    Port n.9 configuration bits
</li>
<li class="content">
[8:9]<b style="margin: 20px;">MODE10</b> (def=0x0)    //    Port n.10 mode bits
</li>
<li class="content">
[10:11]<b style="margin: 20px;">CNF10</b> (def=0x1)    //    Port n.10 configuration bits
</li>
<li class="content">
[12:13]<b style="margin: 20px;">MODE11</b> (def=0x0)    //    Port n.11 mode bits
</li>
<li class="content">
[14:15]<b style="margin: 20px;">CNF11</b> (def=0x1)    //    Port n.11 configuration bits
</li>
<li class="content">
[16:17]<b style="margin: 20px;">MODE12</b> (def=0x0)    //    Port n.12 mode bits
</li>
<li class="content">
[18:19]<b style="margin: 20px;">CNF12</b> (def=0x1)    //    Port n.12 configuration bits
</li>
<li class="content">
[20:21]<b style="margin: 20px;">MODE13</b> (def=0x0)    //    Port n.13 mode bits
</li>
<li class="content">
[22:23]<b style="margin: 20px;">CNF13</b> (def=0x1)    //    Port n.13 configuration bits
</li>
<li class="content">
[24:25]<b style="margin: 20px;">MODE14</b> (def=0x0)    //    Port n.14 mode bits
</li>
<li class="content">
[26:27]<b style="margin: 20px;">CNF14</b> (def=0x1)    //    Port n.14 configuration bits
</li>
<li class="content">
[28:29]<b style="margin: 20px;">MODE15</b> (def=0x0)    //    Port n.15 mode bits
</li>
<li class="content">
[30:31]<b style="margin: 20px;">CNF15</b> (def=0x1)    //    Port n.15 configuration bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012008<b style="margin: 20px;">IDR</b>//   Port input data register (GPIOn_IDR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IDR0</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[1]<b style="margin: 20px;">IDR1</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[2]<b style="margin: 20px;">IDR2</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[3]<b style="margin: 20px;">IDR3</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[4]<b style="margin: 20px;">IDR4</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[5]<b style="margin: 20px;">IDR5</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[6]<b style="margin: 20px;">IDR6</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[7]<b style="margin: 20px;">IDR7</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[8]<b style="margin: 20px;">IDR8</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[9]<b style="margin: 20px;">IDR9</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[10]<b style="margin: 20px;">IDR10</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[11]<b style="margin: 20px;">IDR11</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[12]<b style="margin: 20px;">IDR12</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[13]<b style="margin: 20px;">IDR13</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[14]<b style="margin: 20px;">IDR14</b> (def=0x0)    //    Port input data
</li>
<li class="content">
[15]<b style="margin: 20px;">IDR15</b> (def=0x0)    //    Port input data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4001200C<b style="margin: 20px;">ODR</b>//   Port output data register (GPIOn_ODR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">ODR0</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[1]<b style="margin: 20px;">ODR1</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[2]<b style="margin: 20px;">ODR2</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[3]<b style="margin: 20px;">ODR3</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[4]<b style="margin: 20px;">ODR4</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[5]<b style="margin: 20px;">ODR5</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[6]<b style="margin: 20px;">ODR6</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[7]<b style="margin: 20px;">ODR7</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[8]<b style="margin: 20px;">ODR8</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[9]<b style="margin: 20px;">ODR9</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[10]<b style="margin: 20px;">ODR10</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[11]<b style="margin: 20px;">ODR11</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[12]<b style="margin: 20px;">ODR12</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[13]<b style="margin: 20px;">ODR13</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[14]<b style="margin: 20px;">ODR14</b> (def=0x0)    //    Port output data
</li>
<li class="content">
[15]<b style="margin: 20px;">ODR15</b> (def=0x0)    //    Port output data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012010<b style="margin: 20px;">BSRR</b>//   Port bit set/reset register (GPIOn_BSRR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">BS0</b> (def=0x0)    //    Set bit 0
</li>
<li class="content">
[1]<b style="margin: 20px;">BS1</b> (def=0x0)    //    Set bit 1
</li>
<li class="content">
[2]<b style="margin: 20px;">BS2</b> (def=0x0)    //    Set bit 1
</li>
<li class="content">
[3]<b style="margin: 20px;">BS3</b> (def=0x0)    //    Set bit 3
</li>
<li class="content">
[4]<b style="margin: 20px;">BS4</b> (def=0x0)    //    Set bit 4
</li>
<li class="content">
[5]<b style="margin: 20px;">BS5</b> (def=0x0)    //    Set bit 5
</li>
<li class="content">
[6]<b style="margin: 20px;">BS6</b> (def=0x0)    //    Set bit 6
</li>
<li class="content">
[7]<b style="margin: 20px;">BS7</b> (def=0x0)    //    Set bit 7
</li>
<li class="content">
[8]<b style="margin: 20px;">BS8</b> (def=0x0)    //    Set bit 8
</li>
<li class="content">
[9]<b style="margin: 20px;">BS9</b> (def=0x0)    //    Set bit 9
</li>
<li class="content">
[10]<b style="margin: 20px;">BS10</b> (def=0x0)    //    Set bit 10
</li>
<li class="content">
[11]<b style="margin: 20px;">BS11</b> (def=0x0)    //    Set bit 11
</li>
<li class="content">
[12]<b style="margin: 20px;">BS12</b> (def=0x0)    //    Set bit 12
</li>
<li class="content">
[13]<b style="margin: 20px;">BS13</b> (def=0x0)    //    Set bit 13
</li>
<li class="content">
[14]<b style="margin: 20px;">BS14</b> (def=0x0)    //    Set bit 14
</li>
<li class="content">
[15]<b style="margin: 20px;">BS15</b> (def=0x0)    //    Set bit 15
</li>
<li class="content">
[16]<b style="margin: 20px;">BR0</b> (def=0x0)    //    Reset bit 0
</li>
<li class="content">
[17]<b style="margin: 20px;">BR1</b> (def=0x0)    //    Reset bit 1
</li>
<li class="content">
[18]<b style="margin: 20px;">BR2</b> (def=0x0)    //    Reset bit 2
</li>
<li class="content">
[19]<b style="margin: 20px;">BR3</b> (def=0x0)    //    Reset bit 3
</li>
<li class="content">
[20]<b style="margin: 20px;">BR4</b> (def=0x0)    //    Reset bit 4
</li>
<li class="content">
[21]<b style="margin: 20px;">BR5</b> (def=0x0)    //    Reset bit 5
</li>
<li class="content">
[22]<b style="margin: 20px;">BR6</b> (def=0x0)    //    Reset bit 6
</li>
<li class="content">
[23]<b style="margin: 20px;">BR7</b> (def=0x0)    //    Reset bit 7
</li>
<li class="content">
[24]<b style="margin: 20px;">BR8</b> (def=0x0)    //    Reset bit 8
</li>
<li class="content">
[25]<b style="margin: 20px;">BR9</b> (def=0x0)    //    Reset bit 9
</li>
<li class="content">
[26]<b style="margin: 20px;">BR10</b> (def=0x0)    //    Reset bit 10
</li>
<li class="content">
[27]<b style="margin: 20px;">BR11</b> (def=0x0)    //    Reset bit 11
</li>
<li class="content">
[28]<b style="margin: 20px;">BR12</b> (def=0x0)    //    Reset bit 12
</li>
<li class="content">
[29]<b style="margin: 20px;">BR13</b> (def=0x0)    //    Reset bit 13
</li>
<li class="content">
[30]<b style="margin: 20px;">BR14</b> (def=0x0)    //    Reset bit 14
</li>
<li class="content">
[31]<b style="margin: 20px;">BR15</b> (def=0x0)    //    Reset bit 15
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012014<b style="margin: 20px;">BRR</b>//   Port bit reset register (GPIOn_BRR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">BR0</b> (def=0x0)    //    Reset bit 0
</li>
<li class="content">
[1]<b style="margin: 20px;">BR1</b> (def=0x0)    //    Reset bit 1
</li>
<li class="content">
[2]<b style="margin: 20px;">BR2</b> (def=0x0)    //    Reset bit 1
</li>
<li class="content">
[3]<b style="margin: 20px;">BR3</b> (def=0x0)    //    Reset bit 3
</li>
<li class="content">
[4]<b style="margin: 20px;">BR4</b> (def=0x0)    //    Reset bit 4
</li>
<li class="content">
[5]<b style="margin: 20px;">BR5</b> (def=0x0)    //    Reset bit 5
</li>
<li class="content">
[6]<b style="margin: 20px;">BR6</b> (def=0x0)    //    Reset bit 6
</li>
<li class="content">
[7]<b style="margin: 20px;">BR7</b> (def=0x0)    //    Reset bit 7
</li>
<li class="content">
[8]<b style="margin: 20px;">BR8</b> (def=0x0)    //    Reset bit 8
</li>
<li class="content">
[9]<b style="margin: 20px;">BR9</b> (def=0x0)    //    Reset bit 9
</li>
<li class="content">
[10]<b style="margin: 20px;">BR10</b> (def=0x0)    //    Reset bit 10
</li>
<li class="content">
[11]<b style="margin: 20px;">BR11</b> (def=0x0)    //    Reset bit 11
</li>
<li class="content">
[12]<b style="margin: 20px;">BR12</b> (def=0x0)    //    Reset bit 12
</li>
<li class="content">
[13]<b style="margin: 20px;">BR13</b> (def=0x0)    //    Reset bit 13
</li>
<li class="content">
[14]<b style="margin: 20px;">BR14</b> (def=0x0)    //    Reset bit 14
</li>
<li class="content">
[15]<b style="margin: 20px;">BR15</b> (def=0x0)    //    Reset bit 15
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012018<b style="margin: 20px;">LCKR</b>//   Port configuration lock register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">LCK0</b> (def=0x0)    //    Port A Lock bit 0
</li>
<li class="content">
[1]<b style="margin: 20px;">LCK1</b> (def=0x0)    //    Port A Lock bit 1
</li>
<li class="content">
[2]<b style="margin: 20px;">LCK2</b> (def=0x0)    //    Port A Lock bit 2
</li>
<li class="content">
[3]<b style="margin: 20px;">LCK3</b> (def=0x0)    //    Port A Lock bit 3
</li>
<li class="content">
[4]<b style="margin: 20px;">LCK4</b> (def=0x0)    //    Port A Lock bit 4
</li>
<li class="content">
[5]<b style="margin: 20px;">LCK5</b> (def=0x0)    //    Port A Lock bit 5
</li>
<li class="content">
[6]<b style="margin: 20px;">LCK6</b> (def=0x0)    //    Port A Lock bit 6
</li>
<li class="content">
[7]<b style="margin: 20px;">LCK7</b> (def=0x0)    //    Port A Lock bit 7
</li>
<li class="content">
[8]<b style="margin: 20px;">LCK8</b> (def=0x0)    //    Port A Lock bit 8
</li>
<li class="content">
[9]<b style="margin: 20px;">LCK9</b> (def=0x0)    //    Port A Lock bit 9
</li>
<li class="content">
[10]<b style="margin: 20px;">LCK10</b> (def=0x0)    //    Port A Lock bit 10
</li>
<li class="content">
[11]<b style="margin: 20px;">LCK11</b> (def=0x0)    //    Port A Lock bit 11
</li>
<li class="content">
[12]<b style="margin: 20px;">LCK12</b> (def=0x0)    //    Port A Lock bit 12
</li>
<li class="content">
[13]<b style="margin: 20px;">LCK13</b> (def=0x0)    //    Port A Lock bit 13
</li>
<li class="content">
[14]<b style="margin: 20px;">LCK14</b> (def=0x0)    //    Port A Lock bit 14
</li>
<li class="content">
[15]<b style="margin: 20px;">LCK15</b> (def=0x0)    //    Port A Lock bit 15
</li>
<li class="content">
[16]<b style="margin: 20px;">LCKK</b> (def=0x0)    //    Lock key
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x40010000<b style="margin: 20px;">AFIO</b>// Alternate function I/O</summary>
<ul>
<li class="content"><details><summary>0x40010000<b style="margin: 20px;">EVCR</b>//   Event Control Register (AFIO_EVCR)</summary>
<ul>
<li class="content">
[0:3]<b style="margin: 20px;">PIN</b> (def=0x0)    //    Pin selection
</li>
<li class="content">
[4:6]<b style="margin: 20px;">PORT</b> (def=0x0)    //    Port selection
</li>
<li class="content">
[7]<b style="margin: 20px;">EVOE</b> (def=0x0)    //    Event Output Enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40010004<b style="margin: 20px;">MAPR</b>//   AF remap and debug I/O configuration register (AFIO_MAPR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SPI1_REMAP</b> (def=0x0)    //    SPI1 remapping
</li>
<li class="content">
[1]<b style="margin: 20px;">I2C1_REMAP</b> (def=0x0)    //    I2C1 remapping
</li>
<li class="content">
[2]<b style="margin: 20px;">USART1_REMAP</b> (def=0x0)    //    USART1 remapping
</li>
<li class="content">
[3]<b style="margin: 20px;">USART2_REMAP</b> (def=0x0)    //    USART2 remapping
</li>
<li class="content">
[4:5]<b style="margin: 20px;">USART3_REMAP</b> (def=0x0)    //    USART3 remapping
</li>
<li class="content">
[6:7]<b style="margin: 20px;">TIM1_REMAP</b> (def=0x0)    //    TIM1 remapping
</li>
<li class="content">
[8:9]<b style="margin: 20px;">TIM2_REMAP</b> (def=0x0)    //    TIM2 remapping
</li>
<li class="content">
[10:11]<b style="margin: 20px;">TIM3_REMAP</b> (def=0x0)    //    TIM3 remapping
</li>
<li class="content">
[12]<b style="margin: 20px;">TIM4_REMAP</b> (def=0x0)    //    TIM4 remapping
</li>
<li class="content">
[13:14]<b style="margin: 20px;">CAN_REMAP</b> (def=0x0)    //    CAN1 remapping
</li>
<li class="content">
[15]<b style="margin: 20px;">PD01_REMAP</b> (def=0x0)    //    Port D0/Port D1 mapping on OSCIN/OSCOUT
</li>
<li class="content">
[16]<b style="margin: 20px;">TIM5CH4_IREMAP</b> (def=0x0)    //    Set and cleared by software
</li>
<li class="content">
[17]<b style="margin: 20px;">ADC1_ETRGINJ_REMAP</b> (def=0x0)    //    ADC 1 External trigger injected conversion remapping
</li>
<li class="content">
[18]<b style="margin: 20px;">ADC1_ETRGREG_REMAP</b> (def=0x0)    //    ADC 1 external trigger regular conversion remapping
</li>
<li class="content">
[19]<b style="margin: 20px;">ADC2_ETRGINJ_REMAP</b> (def=0x0)    //    ADC 2 external trigger injected conversion remapping
</li>
<li class="content">
[20]<b style="margin: 20px;">ADC2_ETRGREG_REMAP</b> (def=0x0)    //    ADC 2 external trigger regular conversion remapping
</li>
<li class="content">
[24:26]<b style="margin: 20px;">SWJ_CFG</b> (def=0x0)    //    Serial wire JTAG configuration
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40010008<b style="margin: 20px;">EXTICR1</b>//   External interrupt configuration register 1 (AFIO_EXTICR1)</summary>
<ul>
<li class="content">
[0:3]<b style="margin: 20px;">EXTI0</b> (def=0x0)    //    EXTI0 configuration
</li>
<li class="content">
[4:7]<b style="margin: 20px;">EXTI1</b> (def=0x0)    //    EXTI1 configuration
</li>
<li class="content">
[8:11]<b style="margin: 20px;">EXTI2</b> (def=0x0)    //    EXTI2 configuration
</li>
<li class="content">
[12:15]<b style="margin: 20px;">EXTI3</b> (def=0x0)    //    EXTI3 configuration
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4001000C<b style="margin: 20px;">EXTICR2</b>//   External interrupt configuration register 2 (AFIO_EXTICR2)</summary>
<ul>
<li class="content">
[0:3]<b style="margin: 20px;">EXTI4</b> (def=0x0)    //    EXTI4 configuration
</li>
<li class="content">
[4:7]<b style="margin: 20px;">EXTI5</b> (def=0x0)    //    EXTI5 configuration
</li>
<li class="content">
[8:11]<b style="margin: 20px;">EXTI6</b> (def=0x0)    //    EXTI6 configuration
</li>
<li class="content">
[12:15]<b style="margin: 20px;">EXTI7</b> (def=0x0)    //    EXTI7 configuration
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40010010<b style="margin: 20px;">EXTICR3</b>//   External interrupt configuration register 3 (AFIO_EXTICR3)</summary>
<ul>
<li class="content">
[0:3]<b style="margin: 20px;">EXTI8</b> (def=0x0)    //    EXTI8 configuration
</li>
<li class="content">
[4:7]<b style="margin: 20px;">EXTI9</b> (def=0x0)    //    EXTI9 configuration
</li>
<li class="content">
[8:11]<b style="margin: 20px;">EXTI10</b> (def=0x0)    //    EXTI10 configuration
</li>
<li class="content">
[12:15]<b style="margin: 20px;">EXTI11</b> (def=0x0)    //    EXTI11 configuration
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40010014<b style="margin: 20px;">EXTICR4</b>//   External interrupt configuration register 4 (AFIO_EXTICR4)</summary>
<ul>
<li class="content">
[0:3]<b style="margin: 20px;">EXTI12</b> (def=0x0)    //    EXTI12 configuration
</li>
<li class="content">
[4:7]<b style="margin: 20px;">EXTI13</b> (def=0x0)    //    EXTI13 configuration
</li>
<li class="content">
[8:11]<b style="margin: 20px;">EXTI14</b> (def=0x0)    //    EXTI14 configuration
</li>
<li class="content">
[12:15]<b style="margin: 20px;">EXTI15</b> (def=0x0)    //    EXTI15 configuration
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4001001C<b style="margin: 20px;">MAPR2</b>//   AF remap and debug I/O configuration register</summary>
<ul>
<li class="content">
[5]<b style="margin: 20px;">TIM9_REMAP</b> (def=0x0)    //    TIM9 remapping
</li>
<li class="content">
[6]<b style="margin: 20px;">TIM10_REMAP</b> (def=0x0)    //    TIM10 remapping
</li>
<li class="content">
[7]<b style="margin: 20px;">TIM11_REMAP</b> (def=0x0)    //    TIM11 remapping
</li>
<li class="content">
[8]<b style="margin: 20px;">TIM13_REMAP</b> (def=0x0)    //    TIM13 remapping
</li>
<li class="content">
[9]<b style="margin: 20px;">TIM14_REMAP</b> (def=0x0)    //    TIM14 remapping
</li>
<li class="content">
[10]<b style="margin: 20px;">FSMC_NADV</b> (def=0x0)    //    NADV connect/disconnect
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x40010400<b style="margin: 20px;">EXTI</b>// EXTI</summary>
<ul>
<li class="content"><details><summary>0x40010400<b style="margin: 20px;">IMR</b>//   Interrupt mask register (EXTI_IMR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">MR0</b> (def=0x0)    //    Interrupt Mask on line 0
</li>
<li class="content">
[1]<b style="margin: 20px;">MR1</b> (def=0x0)    //    Interrupt Mask on line 1
</li>
<li class="content">
[2]<b style="margin: 20px;">MR2</b> (def=0x0)    //    Interrupt Mask on line 2
</li>
<li class="content">
[3]<b style="margin: 20px;">MR3</b> (def=0x0)    //    Interrupt Mask on line 3
</li>
<li class="content">
[4]<b style="margin: 20px;">MR4</b> (def=0x0)    //    Interrupt Mask on line 4
</li>
<li class="content">
[5]<b style="margin: 20px;">MR5</b> (def=0x0)    //    Interrupt Mask on line 5
</li>
<li class="content">
[6]<b style="margin: 20px;">MR6</b> (def=0x0)    //    Interrupt Mask on line 6
</li>
<li class="content">
[7]<b style="margin: 20px;">MR7</b> (def=0x0)    //    Interrupt Mask on line 7
</li>
<li class="content">
[8]<b style="margin: 20px;">MR8</b> (def=0x0)    //    Interrupt Mask on line 8
</li>
<li class="content">
[9]<b style="margin: 20px;">MR9</b> (def=0x0)    //    Interrupt Mask on line 9
</li>
<li class="content">
[10]<b style="margin: 20px;">MR10</b> (def=0x0)    //    Interrupt Mask on line 10
</li>
<li class="content">
[11]<b style="margin: 20px;">MR11</b> (def=0x0)    //    Interrupt Mask on line 11
</li>
<li class="content">
[12]<b style="margin: 20px;">MR12</b> (def=0x0)    //    Interrupt Mask on line 12
</li>
<li class="content">
[13]<b style="margin: 20px;">MR13</b> (def=0x0)    //    Interrupt Mask on line 13
</li>
<li class="content">
[14]<b style="margin: 20px;">MR14</b> (def=0x0)    //    Interrupt Mask on line 14
</li>
<li class="content">
[15]<b style="margin: 20px;">MR15</b> (def=0x0)    //    Interrupt Mask on line 15
</li>
<li class="content">
[16]<b style="margin: 20px;">MR16</b> (def=0x0)    //    Interrupt Mask on line 16
</li>
<li class="content">
[17]<b style="margin: 20px;">MR17</b> (def=0x0)    //    Interrupt Mask on line 17
</li>
<li class="content">
[18]<b style="margin: 20px;">MR18</b> (def=0x0)    //    Interrupt Mask on line 18
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40010404<b style="margin: 20px;">EMR</b>//   Event mask register (EXTI_EMR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">MR0</b> (def=0x0)    //    Event Mask on line 0
</li>
<li class="content">
[1]<b style="margin: 20px;">MR1</b> (def=0x0)    //    Event Mask on line 1
</li>
<li class="content">
[2]<b style="margin: 20px;">MR2</b> (def=0x0)    //    Event Mask on line 2
</li>
<li class="content">
[3]<b style="margin: 20px;">MR3</b> (def=0x0)    //    Event Mask on line 3
</li>
<li class="content">
[4]<b style="margin: 20px;">MR4</b> (def=0x0)    //    Event Mask on line 4
</li>
<li class="content">
[5]<b style="margin: 20px;">MR5</b> (def=0x0)    //    Event Mask on line 5
</li>
<li class="content">
[6]<b style="margin: 20px;">MR6</b> (def=0x0)    //    Event Mask on line 6
</li>
<li class="content">
[7]<b style="margin: 20px;">MR7</b> (def=0x0)    //    Event Mask on line 7
</li>
<li class="content">
[8]<b style="margin: 20px;">MR8</b> (def=0x0)    //    Event Mask on line 8
</li>
<li class="content">
[9]<b style="margin: 20px;">MR9</b> (def=0x0)    //    Event Mask on line 9
</li>
<li class="content">
[10]<b style="margin: 20px;">MR10</b> (def=0x0)    //    Event Mask on line 10
</li>
<li class="content">
[11]<b style="margin: 20px;">MR11</b> (def=0x0)    //    Event Mask on line 11
</li>
<li class="content">
[12]<b style="margin: 20px;">MR12</b> (def=0x0)    //    Event Mask on line 12
</li>
<li class="content">
[13]<b style="margin: 20px;">MR13</b> (def=0x0)    //    Event Mask on line 13
</li>
<li class="content">
[14]<b style="margin: 20px;">MR14</b> (def=0x0)    //    Event Mask on line 14
</li>
<li class="content">
[15]<b style="margin: 20px;">MR15</b> (def=0x0)    //    Event Mask on line 15
</li>
<li class="content">
[16]<b style="margin: 20px;">MR16</b> (def=0x0)    //    Event Mask on line 16
</li>
<li class="content">
[17]<b style="margin: 20px;">MR17</b> (def=0x0)    //    Event Mask on line 17
</li>
<li class="content">
[18]<b style="margin: 20px;">MR18</b> (def=0x0)    //    Event Mask on line 18
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40010408<b style="margin: 20px;">RTSR</b>//   Rising Trigger selection register (EXTI_RTSR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">TR0</b> (def=0x0)    //    Rising trigger event configuration of line 0
</li>
<li class="content">
[1]<b style="margin: 20px;">TR1</b> (def=0x0)    //    Rising trigger event configuration of line 1
</li>
<li class="content">
[2]<b style="margin: 20px;">TR2</b> (def=0x0)    //    Rising trigger event configuration of line 2
</li>
<li class="content">
[3]<b style="margin: 20px;">TR3</b> (def=0x0)    //    Rising trigger event configuration of line 3
</li>
<li class="content">
[4]<b style="margin: 20px;">TR4</b> (def=0x0)    //    Rising trigger event configuration of line 4
</li>
<li class="content">
[5]<b style="margin: 20px;">TR5</b> (def=0x0)    //    Rising trigger event configuration of line 5
</li>
<li class="content">
[6]<b style="margin: 20px;">TR6</b> (def=0x0)    //    Rising trigger event configuration of line 6
</li>
<li class="content">
[7]<b style="margin: 20px;">TR7</b> (def=0x0)    //    Rising trigger event configuration of line 7
</li>
<li class="content">
[8]<b style="margin: 20px;">TR8</b> (def=0x0)    //    Rising trigger event configuration of line 8
</li>
<li class="content">
[9]<b style="margin: 20px;">TR9</b> (def=0x0)    //    Rising trigger event configuration of line 9
</li>
<li class="content">
[10]<b style="margin: 20px;">TR10</b> (def=0x0)    //    Rising trigger event configuration of line 10
</li>
<li class="content">
[11]<b style="margin: 20px;">TR11</b> (def=0x0)    //    Rising trigger event configuration of line 11
</li>
<li class="content">
[12]<b style="margin: 20px;">TR12</b> (def=0x0)    //    Rising trigger event configuration of line 12
</li>
<li class="content">
[13]<b style="margin: 20px;">TR13</b> (def=0x0)    //    Rising trigger event configuration of line 13
</li>
<li class="content">
[14]<b style="margin: 20px;">TR14</b> (def=0x0)    //    Rising trigger event configuration of line 14
</li>
<li class="content">
[15]<b style="margin: 20px;">TR15</b> (def=0x0)    //    Rising trigger event configuration of line 15
</li>
<li class="content">
[16]<b style="margin: 20px;">TR16</b> (def=0x0)    //    Rising trigger event configuration of line 16
</li>
<li class="content">
[17]<b style="margin: 20px;">TR17</b> (def=0x0)    //    Rising trigger event configuration of line 17
</li>
<li class="content">
[18]<b style="margin: 20px;">TR18</b> (def=0x0)    //    Rising trigger event configuration of line 18
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4001040C<b style="margin: 20px;">FTSR</b>//   Falling Trigger selection register (EXTI_FTSR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">TR0</b> (def=0x0)    //    Falling trigger event configuration of line 0
</li>
<li class="content">
[1]<b style="margin: 20px;">TR1</b> (def=0x0)    //    Falling trigger event configuration of line 1
</li>
<li class="content">
[2]<b style="margin: 20px;">TR2</b> (def=0x0)    //    Falling trigger event configuration of line 2
</li>
<li class="content">
[3]<b style="margin: 20px;">TR3</b> (def=0x0)    //    Falling trigger event configuration of line 3
</li>
<li class="content">
[4]<b style="margin: 20px;">TR4</b> (def=0x0)    //    Falling trigger event configuration of line 4
</li>
<li class="content">
[5]<b style="margin: 20px;">TR5</b> (def=0x0)    //    Falling trigger event configuration of line 5
</li>
<li class="content">
[6]<b style="margin: 20px;">TR6</b> (def=0x0)    //    Falling trigger event configuration of line 6
</li>
<li class="content">
[7]<b style="margin: 20px;">TR7</b> (def=0x0)    //    Falling trigger event configuration of line 7
</li>
<li class="content">
[8]<b style="margin: 20px;">TR8</b> (def=0x0)    //    Falling trigger event configuration of line 8
</li>
<li class="content">
[9]<b style="margin: 20px;">TR9</b> (def=0x0)    //    Falling trigger event configuration of line 9
</li>
<li class="content">
[10]<b style="margin: 20px;">TR10</b> (def=0x0)    //    Falling trigger event configuration of line 10
</li>
<li class="content">
[11]<b style="margin: 20px;">TR11</b> (def=0x0)    //    Falling trigger event configuration of line 11
</li>
<li class="content">
[12]<b style="margin: 20px;">TR12</b> (def=0x0)    //    Falling trigger event configuration of line 12
</li>
<li class="content">
[13]<b style="margin: 20px;">TR13</b> (def=0x0)    //    Falling trigger event configuration of line 13
</li>
<li class="content">
[14]<b style="margin: 20px;">TR14</b> (def=0x0)    //    Falling trigger event configuration of line 14
</li>
<li class="content">
[15]<b style="margin: 20px;">TR15</b> (def=0x0)    //    Falling trigger event configuration of line 15
</li>
<li class="content">
[16]<b style="margin: 20px;">TR16</b> (def=0x0)    //    Falling trigger event configuration of line 16
</li>
<li class="content">
[17]<b style="margin: 20px;">TR17</b> (def=0x0)    //    Falling trigger event configuration of line 17
</li>
<li class="content">
[18]<b style="margin: 20px;">TR18</b> (def=0x0)    //    Falling trigger event configuration of line 18
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40010410<b style="margin: 20px;">SWIER</b>//   Software interrupt event register (EXTI_SWIER)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SWIER0</b> (def=0x0)    //    Software Interrupt on line 0
</li>
<li class="content">
[1]<b style="margin: 20px;">SWIER1</b> (def=0x0)    //    Software Interrupt on line 1
</li>
<li class="content">
[2]<b style="margin: 20px;">SWIER2</b> (def=0x0)    //    Software Interrupt on line 2
</li>
<li class="content">
[3]<b style="margin: 20px;">SWIER3</b> (def=0x0)    //    Software Interrupt on line 3
</li>
<li class="content">
[4]<b style="margin: 20px;">SWIER4</b> (def=0x0)    //    Software Interrupt on line 4
</li>
<li class="content">
[5]<b style="margin: 20px;">SWIER5</b> (def=0x0)    //    Software Interrupt on line 5
</li>
<li class="content">
[6]<b style="margin: 20px;">SWIER6</b> (def=0x0)    //    Software Interrupt on line 6
</li>
<li class="content">
[7]<b style="margin: 20px;">SWIER7</b> (def=0x0)    //    Software Interrupt on line 7
</li>
<li class="content">
[8]<b style="margin: 20px;">SWIER8</b> (def=0x0)    //    Software Interrupt on line 8
</li>
<li class="content">
[9]<b style="margin: 20px;">SWIER9</b> (def=0x0)    //    Software Interrupt on line 9
</li>
<li class="content">
[10]<b style="margin: 20px;">SWIER10</b> (def=0x0)    //    Software Interrupt on line 10
</li>
<li class="content">
[11]<b style="margin: 20px;">SWIER11</b> (def=0x0)    //    Software Interrupt on line 11
</li>
<li class="content">
[12]<b style="margin: 20px;">SWIER12</b> (def=0x0)    //    Software Interrupt on line 12
</li>
<li class="content">
[13]<b style="margin: 20px;">SWIER13</b> (def=0x0)    //    Software Interrupt on line 13
</li>
<li class="content">
[14]<b style="margin: 20px;">SWIER14</b> (def=0x0)    //    Software Interrupt on line 14
</li>
<li class="content">
[15]<b style="margin: 20px;">SWIER15</b> (def=0x0)    //    Software Interrupt on line 15
</li>
<li class="content">
[16]<b style="margin: 20px;">SWIER16</b> (def=0x0)    //    Software Interrupt on line 16
</li>
<li class="content">
[17]<b style="margin: 20px;">SWIER17</b> (def=0x0)    //    Software Interrupt on line 17
</li>
<li class="content">
[18]<b style="margin: 20px;">SWIER18</b> (def=0x0)    //    Software Interrupt on line 18
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40010414<b style="margin: 20px;">PR</b>//   Pending register (EXTI_PR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">PR0</b> (def=0x0)    //    Pending bit 0
</li>
<li class="content">
[1]<b style="margin: 20px;">PR1</b> (def=0x0)    //    Pending bit 1
</li>
<li class="content">
[2]<b style="margin: 20px;">PR2</b> (def=0x0)    //    Pending bit 2
</li>
<li class="content">
[3]<b style="margin: 20px;">PR3</b> (def=0x0)    //    Pending bit 3
</li>
<li class="content">
[4]<b style="margin: 20px;">PR4</b> (def=0x0)    //    Pending bit 4
</li>
<li class="content">
[5]<b style="margin: 20px;">PR5</b> (def=0x0)    //    Pending bit 5
</li>
<li class="content">
[6]<b style="margin: 20px;">PR6</b> (def=0x0)    //    Pending bit 6
</li>
<li class="content">
[7]<b style="margin: 20px;">PR7</b> (def=0x0)    //    Pending bit 7
</li>
<li class="content">
[8]<b style="margin: 20px;">PR8</b> (def=0x0)    //    Pending bit 8
</li>
<li class="content">
[9]<b style="margin: 20px;">PR9</b> (def=0x0)    //    Pending bit 9
</li>
<li class="content">
[10]<b style="margin: 20px;">PR10</b> (def=0x0)    //    Pending bit 10
</li>
<li class="content">
[11]<b style="margin: 20px;">PR11</b> (def=0x0)    //    Pending bit 11
</li>
<li class="content">
[12]<b style="margin: 20px;">PR12</b> (def=0x0)    //    Pending bit 12
</li>
<li class="content">
[13]<b style="margin: 20px;">PR13</b> (def=0x0)    //    Pending bit 13
</li>
<li class="content">
[14]<b style="margin: 20px;">PR14</b> (def=0x0)    //    Pending bit 14
</li>
<li class="content">
[15]<b style="margin: 20px;">PR15</b> (def=0x0)    //    Pending bit 15
</li>
<li class="content">
[16]<b style="margin: 20px;">PR16</b> (def=0x0)    //    Pending bit 16
</li>
<li class="content">
[17]<b style="margin: 20px;">PR17</b> (def=0x0)    //    Pending bit 17
</li>
<li class="content">
[18]<b style="margin: 20px;">PR18</b> (def=0x0)    //    Pending bit 18
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[2]  <b>TAMPER</b>    //    Tamper interrupt</li>
<li>[6]  <b>EXTI0</b>    //    EXTI Line0 interrupt</li>
<li>[7]  <b>EXTI1</b>    //    EXTI Line1 interrupt</li>
<li>[8]  <b>EXTI2</b>    //    EXTI Line2 interrupt</li>
<li>[9]  <b>EXTI3</b>    //    EXTI Line3 interrupt</li>
<li>[10]  <b>EXTI4</b>    //    EXTI Line4 interrupt</li>
<li>[23]  <b>EXTI9_5</b>    //    EXTI Line[9:5] interrupts</li>
<li>[40]  <b>EXTI15_10</b>    //    EXTI Line[15:10] interrupts</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40020000<b style="margin: 20px;">DMA1</b>// DMA controller</summary>
<ul>
<li class="content"><details><summary>0x40020000<b style="margin: 20px;">ISR</b>//   DMA interrupt status register (DMA_ISR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">GIF1</b> (def=0x0)    //    Channel 1 Global interrupt flag
</li>
<li class="content">
[1]<b style="margin: 20px;">TCIF1</b> (def=0x0)    //    Channel 1 Transfer Complete flag
</li>
<li class="content">
[2]<b style="margin: 20px;">HTIF1</b> (def=0x0)    //    Channel 1 Half Transfer Complete flag
</li>
<li class="content">
[3]<b style="margin: 20px;">TEIF1</b> (def=0x0)    //    Channel 1 Transfer Error flag
</li>
<li class="content">
[4]<b style="margin: 20px;">GIF2</b> (def=0x0)    //    Channel 2 Global interrupt flag
</li>
<li class="content">
[5]<b style="margin: 20px;">TCIF2</b> (def=0x0)    //    Channel 2 Transfer Complete flag
</li>
<li class="content">
[6]<b style="margin: 20px;">HTIF2</b> (def=0x0)    //    Channel 2 Half Transfer Complete flag
</li>
<li class="content">
[7]<b style="margin: 20px;">TEIF2</b> (def=0x0)    //    Channel 2 Transfer Error flag
</li>
<li class="content">
[8]<b style="margin: 20px;">GIF3</b> (def=0x0)    //    Channel 3 Global interrupt flag
</li>
<li class="content">
[9]<b style="margin: 20px;">TCIF3</b> (def=0x0)    //    Channel 3 Transfer Complete flag
</li>
<li class="content">
[10]<b style="margin: 20px;">HTIF3</b> (def=0x0)    //    Channel 3 Half Transfer Complete flag
</li>
<li class="content">
[11]<b style="margin: 20px;">TEIF3</b> (def=0x0)    //    Channel 3 Transfer Error flag
</li>
<li class="content">
[12]<b style="margin: 20px;">GIF4</b> (def=0x0)    //    Channel 4 Global interrupt flag
</li>
<li class="content">
[13]<b style="margin: 20px;">TCIF4</b> (def=0x0)    //    Channel 4 Transfer Complete flag
</li>
<li class="content">
[14]<b style="margin: 20px;">HTIF4</b> (def=0x0)    //    Channel 4 Half Transfer Complete flag
</li>
<li class="content">
[15]<b style="margin: 20px;">TEIF4</b> (def=0x0)    //    Channel 4 Transfer Error flag
</li>
<li class="content">
[16]<b style="margin: 20px;">GIF5</b> (def=0x0)    //    Channel 5 Global interrupt flag
</li>
<li class="content">
[17]<b style="margin: 20px;">TCIF5</b> (def=0x0)    //    Channel 5 Transfer Complete flag
</li>
<li class="content">
[18]<b style="margin: 20px;">HTIF5</b> (def=0x0)    //    Channel 5 Half Transfer Complete flag
</li>
<li class="content">
[19]<b style="margin: 20px;">TEIF5</b> (def=0x0)    //    Channel 5 Transfer Error flag
</li>
<li class="content">
[20]<b style="margin: 20px;">GIF6</b> (def=0x0)    //    Channel 6 Global interrupt flag
</li>
<li class="content">
[21]<b style="margin: 20px;">TCIF6</b> (def=0x0)    //    Channel 6 Transfer Complete flag
</li>
<li class="content">
[22]<b style="margin: 20px;">HTIF6</b> (def=0x0)    //    Channel 6 Half Transfer Complete flag
</li>
<li class="content">
[23]<b style="margin: 20px;">TEIF6</b> (def=0x0)    //    Channel 6 Transfer Error flag
</li>
<li class="content">
[24]<b style="margin: 20px;">GIF7</b> (def=0x0)    //    Channel 7 Global interrupt flag
</li>
<li class="content">
[25]<b style="margin: 20px;">TCIF7</b> (def=0x0)    //    Channel 7 Transfer Complete flag
</li>
<li class="content">
[26]<b style="margin: 20px;">HTIF7</b> (def=0x0)    //    Channel 7 Half Transfer Complete flag
</li>
<li class="content">
[27]<b style="margin: 20px;">TEIF7</b> (def=0x0)    //    Channel 7 Transfer Error flag
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020004<b style="margin: 20px;">IFCR</b>//   DMA interrupt flag clear register (DMA_IFCR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">CGIF1</b> (def=0x0)    //    Channel 1 Global interrupt clear
</li>
<li class="content">
[4]<b style="margin: 20px;">CGIF2</b> (def=0x0)    //    Channel 2 Global interrupt clear
</li>
<li class="content">
[8]<b style="margin: 20px;">CGIF3</b> (def=0x0)    //    Channel 3 Global interrupt clear
</li>
<li class="content">
[12]<b style="margin: 20px;">CGIF4</b> (def=0x0)    //    Channel 4 Global interrupt clear
</li>
<li class="content">
[16]<b style="margin: 20px;">CGIF5</b> (def=0x0)    //    Channel 5 Global interrupt clear
</li>
<li class="content">
[20]<b style="margin: 20px;">CGIF6</b> (def=0x0)    //    Channel 6 Global interrupt clear
</li>
<li class="content">
[24]<b style="margin: 20px;">CGIF7</b> (def=0x0)    //    Channel 7 Global interrupt clear
</li>
<li class="content">
[1]<b style="margin: 20px;">CTCIF1</b> (def=0x0)    //    Channel 1 Transfer Complete clear
</li>
<li class="content">
[5]<b style="margin: 20px;">CTCIF2</b> (def=0x0)    //    Channel 2 Transfer Complete clear
</li>
<li class="content">
[9]<b style="margin: 20px;">CTCIF3</b> (def=0x0)    //    Channel 3 Transfer Complete clear
</li>
<li class="content">
[13]<b style="margin: 20px;">CTCIF4</b> (def=0x0)    //    Channel 4 Transfer Complete clear
</li>
<li class="content">
[17]<b style="margin: 20px;">CTCIF5</b> (def=0x0)    //    Channel 5 Transfer Complete clear
</li>
<li class="content">
[21]<b style="margin: 20px;">CTCIF6</b> (def=0x0)    //    Channel 6 Transfer Complete clear
</li>
<li class="content">
[25]<b style="margin: 20px;">CTCIF7</b> (def=0x0)    //    Channel 7 Transfer Complete clear
</li>
<li class="content">
[2]<b style="margin: 20px;">CHTIF1</b> (def=0x0)    //    Channel 1 Half Transfer clear
</li>
<li class="content">
[6]<b style="margin: 20px;">CHTIF2</b> (def=0x0)    //    Channel 2 Half Transfer clear
</li>
<li class="content">
[10]<b style="margin: 20px;">CHTIF3</b> (def=0x0)    //    Channel 3 Half Transfer clear
</li>
<li class="content">
[14]<b style="margin: 20px;">CHTIF4</b> (def=0x0)    //    Channel 4 Half Transfer clear
</li>
<li class="content">
[18]<b style="margin: 20px;">CHTIF5</b> (def=0x0)    //    Channel 5 Half Transfer clear
</li>
<li class="content">
[22]<b style="margin: 20px;">CHTIF6</b> (def=0x0)    //    Channel 6 Half Transfer clear
</li>
<li class="content">
[26]<b style="margin: 20px;">CHTIF7</b> (def=0x0)    //    Channel 7 Half Transfer clear
</li>
<li class="content">
[3]<b style="margin: 20px;">CTEIF1</b> (def=0x0)    //    Channel 1 Transfer Error clear
</li>
<li class="content">
[7]<b style="margin: 20px;">CTEIF2</b> (def=0x0)    //    Channel 2 Transfer Error clear
</li>
<li class="content">
[11]<b style="margin: 20px;">CTEIF3</b> (def=0x0)    //    Channel 3 Transfer Error clear
</li>
<li class="content">
[15]<b style="margin: 20px;">CTEIF4</b> (def=0x0)    //    Channel 4 Transfer Error clear
</li>
<li class="content">
[19]<b style="margin: 20px;">CTEIF5</b> (def=0x0)    //    Channel 5 Transfer Error clear
</li>
<li class="content">
[23]<b style="margin: 20px;">CTEIF6</b> (def=0x0)    //    Channel 6 Transfer Error clear
</li>
<li class="content">
[27]<b style="margin: 20px;">CTEIF7</b> (def=0x0)    //    Channel 7 Transfer Error clear
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020008<b style="margin: 20px;">CCR1</b>//   DMA channel configuration register (DMA_CCR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">EN</b> (def=0x0)    //    Channel enable
</li>
<li class="content">
[1]<b style="margin: 20px;">TCIE</b> (def=0x0)    //    Transfer complete interrupt enable
</li>
<li class="content">
[2]<b style="margin: 20px;">HTIE</b> (def=0x0)    //    Half Transfer interrupt enable
</li>
<li class="content">
[3]<b style="margin: 20px;">TEIE</b> (def=0x0)    //    Transfer error interrupt enable
</li>
<li class="content">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    Data transfer direction
</li>
<li class="content">
[5]<b style="margin: 20px;">CIRC</b> (def=0x0)    //    Circular mode
</li>
<li class="content">
[6]<b style="margin: 20px;">PINC</b> (def=0x0)    //    Peripheral increment mode
</li>
<li class="content">
[7]<b style="margin: 20px;">MINC</b> (def=0x0)    //    Memory increment mode
</li>
<li class="content">
[8:9]<b style="margin: 20px;">PSIZE</b> (def=0x0)    //    Peripheral size
</li>
<li class="content">
[10:11]<b style="margin: 20px;">MSIZE</b> (def=0x0)    //    Memory size
</li>
<li class="content">
[12:13]<b style="margin: 20px;">PL</b> (def=0x0)    //    Channel Priority level
</li>
<li class="content">
[14]<b style="margin: 20px;">MEM2MEM</b> (def=0x0)    //    Memory to memory mode
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002000C<b style="margin: 20px;">CNDTR1</b>//   DMA channel 1 number of data register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">NDT</b> (def=0x0)    //    Number of data to transfer
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020010<b style="margin: 20px;">CPAR1</b>//   DMA channel 1 peripheral address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">PA</b> (def=0x0)    //    Peripheral address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020014<b style="margin: 20px;">CMAR1</b>//   DMA channel 1 memory address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">MA</b> (def=0x0)    //    Memory address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002001C<b style="margin: 20px;">CCR2</b>//   DMA channel configuration register (DMA_CCR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">EN</b> (def=0x0)    //    Channel enable
</li>
<li class="content">
[1]<b style="margin: 20px;">TCIE</b> (def=0x0)    //    Transfer complete interrupt enable
</li>
<li class="content">
[2]<b style="margin: 20px;">HTIE</b> (def=0x0)    //    Half Transfer interrupt enable
</li>
<li class="content">
[3]<b style="margin: 20px;">TEIE</b> (def=0x0)    //    Transfer error interrupt enable
</li>
<li class="content">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    Data transfer direction
</li>
<li class="content">
[5]<b style="margin: 20px;">CIRC</b> (def=0x0)    //    Circular mode
</li>
<li class="content">
[6]<b style="margin: 20px;">PINC</b> (def=0x0)    //    Peripheral increment mode
</li>
<li class="content">
[7]<b style="margin: 20px;">MINC</b> (def=0x0)    //    Memory increment mode
</li>
<li class="content">
[8:9]<b style="margin: 20px;">PSIZE</b> (def=0x0)    //    Peripheral size
</li>
<li class="content">
[10:11]<b style="margin: 20px;">MSIZE</b> (def=0x0)    //    Memory size
</li>
<li class="content">
[12:13]<b style="margin: 20px;">PL</b> (def=0x0)    //    Channel Priority level
</li>
<li class="content">
[14]<b style="margin: 20px;">MEM2MEM</b> (def=0x0)    //    Memory to memory mode
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020020<b style="margin: 20px;">CNDTR2</b>//   DMA channel 2 number of data register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">NDT</b> (def=0x0)    //    Number of data to transfer
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020024<b style="margin: 20px;">CPAR2</b>//   DMA channel 2 peripheral address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">PA</b> (def=0x0)    //    Peripheral address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020028<b style="margin: 20px;">CMAR2</b>//   DMA channel 2 memory address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">MA</b> (def=0x0)    //    Memory address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020030<b style="margin: 20px;">CCR3</b>//   DMA channel configuration register (DMA_CCR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">EN</b> (def=0x0)    //    Channel enable
</li>
<li class="content">
[1]<b style="margin: 20px;">TCIE</b> (def=0x0)    //    Transfer complete interrupt enable
</li>
<li class="content">
[2]<b style="margin: 20px;">HTIE</b> (def=0x0)    //    Half Transfer interrupt enable
</li>
<li class="content">
[3]<b style="margin: 20px;">TEIE</b> (def=0x0)    //    Transfer error interrupt enable
</li>
<li class="content">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    Data transfer direction
</li>
<li class="content">
[5]<b style="margin: 20px;">CIRC</b> (def=0x0)    //    Circular mode
</li>
<li class="content">
[6]<b style="margin: 20px;">PINC</b> (def=0x0)    //    Peripheral increment mode
</li>
<li class="content">
[7]<b style="margin: 20px;">MINC</b> (def=0x0)    //    Memory increment mode
</li>
<li class="content">
[8:9]<b style="margin: 20px;">PSIZE</b> (def=0x0)    //    Peripheral size
</li>
<li class="content">
[10:11]<b style="margin: 20px;">MSIZE</b> (def=0x0)    //    Memory size
</li>
<li class="content">
[12:13]<b style="margin: 20px;">PL</b> (def=0x0)    //    Channel Priority level
</li>
<li class="content">
[14]<b style="margin: 20px;">MEM2MEM</b> (def=0x0)    //    Memory to memory mode
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020034<b style="margin: 20px;">CNDTR3</b>//   DMA channel 3 number of data register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">NDT</b> (def=0x0)    //    Number of data to transfer
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020038<b style="margin: 20px;">CPAR3</b>//   DMA channel 3 peripheral address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">PA</b> (def=0x0)    //    Peripheral address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002003C<b style="margin: 20px;">CMAR3</b>//   DMA channel 3 memory address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">MA</b> (def=0x0)    //    Memory address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020044<b style="margin: 20px;">CCR4</b>//   DMA channel configuration register (DMA_CCR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">EN</b> (def=0x0)    //    Channel enable
</li>
<li class="content">
[1]<b style="margin: 20px;">TCIE</b> (def=0x0)    //    Transfer complete interrupt enable
</li>
<li class="content">
[2]<b style="margin: 20px;">HTIE</b> (def=0x0)    //    Half Transfer interrupt enable
</li>
<li class="content">
[3]<b style="margin: 20px;">TEIE</b> (def=0x0)    //    Transfer error interrupt enable
</li>
<li class="content">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    Data transfer direction
</li>
<li class="content">
[5]<b style="margin: 20px;">CIRC</b> (def=0x0)    //    Circular mode
</li>
<li class="content">
[6]<b style="margin: 20px;">PINC</b> (def=0x0)    //    Peripheral increment mode
</li>
<li class="content">
[7]<b style="margin: 20px;">MINC</b> (def=0x0)    //    Memory increment mode
</li>
<li class="content">
[8:9]<b style="margin: 20px;">PSIZE</b> (def=0x0)    //    Peripheral size
</li>
<li class="content">
[10:11]<b style="margin: 20px;">MSIZE</b> (def=0x0)    //    Memory size
</li>
<li class="content">
[12:13]<b style="margin: 20px;">PL</b> (def=0x0)    //    Channel Priority level
</li>
<li class="content">
[14]<b style="margin: 20px;">MEM2MEM</b> (def=0x0)    //    Memory to memory mode
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020048<b style="margin: 20px;">CNDTR4</b>//   DMA channel 4 number of data register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">NDT</b> (def=0x0)    //    Number of data to transfer
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002004C<b style="margin: 20px;">CPAR4</b>//   DMA channel 4 peripheral address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">PA</b> (def=0x0)    //    Peripheral address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020050<b style="margin: 20px;">CMAR4</b>//   DMA channel 4 memory address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">MA</b> (def=0x0)    //    Memory address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020058<b style="margin: 20px;">CCR5</b>//   DMA channel configuration register (DMA_CCR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">EN</b> (def=0x0)    //    Channel enable
</li>
<li class="content">
[1]<b style="margin: 20px;">TCIE</b> (def=0x0)    //    Transfer complete interrupt enable
</li>
<li class="content">
[2]<b style="margin: 20px;">HTIE</b> (def=0x0)    //    Half Transfer interrupt enable
</li>
<li class="content">
[3]<b style="margin: 20px;">TEIE</b> (def=0x0)    //    Transfer error interrupt enable
</li>
<li class="content">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    Data transfer direction
</li>
<li class="content">
[5]<b style="margin: 20px;">CIRC</b> (def=0x0)    //    Circular mode
</li>
<li class="content">
[6]<b style="margin: 20px;">PINC</b> (def=0x0)    //    Peripheral increment mode
</li>
<li class="content">
[7]<b style="margin: 20px;">MINC</b> (def=0x0)    //    Memory increment mode
</li>
<li class="content">
[8:9]<b style="margin: 20px;">PSIZE</b> (def=0x0)    //    Peripheral size
</li>
<li class="content">
[10:11]<b style="margin: 20px;">MSIZE</b> (def=0x0)    //    Memory size
</li>
<li class="content">
[12:13]<b style="margin: 20px;">PL</b> (def=0x0)    //    Channel Priority level
</li>
<li class="content">
[14]<b style="margin: 20px;">MEM2MEM</b> (def=0x0)    //    Memory to memory mode
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002005C<b style="margin: 20px;">CNDTR5</b>//   DMA channel 5 number of data register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">NDT</b> (def=0x0)    //    Number of data to transfer
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020060<b style="margin: 20px;">CPAR5</b>//   DMA channel 5 peripheral address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">PA</b> (def=0x0)    //    Peripheral address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020064<b style="margin: 20px;">CMAR5</b>//   DMA channel 5 memory address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">MA</b> (def=0x0)    //    Memory address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002006C<b style="margin: 20px;">CCR6</b>//   DMA channel configuration register (DMA_CCR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">EN</b> (def=0x0)    //    Channel enable
</li>
<li class="content">
[1]<b style="margin: 20px;">TCIE</b> (def=0x0)    //    Transfer complete interrupt enable
</li>
<li class="content">
[2]<b style="margin: 20px;">HTIE</b> (def=0x0)    //    Half Transfer interrupt enable
</li>
<li class="content">
[3]<b style="margin: 20px;">TEIE</b> (def=0x0)    //    Transfer error interrupt enable
</li>
<li class="content">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    Data transfer direction
</li>
<li class="content">
[5]<b style="margin: 20px;">CIRC</b> (def=0x0)    //    Circular mode
</li>
<li class="content">
[6]<b style="margin: 20px;">PINC</b> (def=0x0)    //    Peripheral increment mode
</li>
<li class="content">
[7]<b style="margin: 20px;">MINC</b> (def=0x0)    //    Memory increment mode
</li>
<li class="content">
[8:9]<b style="margin: 20px;">PSIZE</b> (def=0x0)    //    Peripheral size
</li>
<li class="content">
[10:11]<b style="margin: 20px;">MSIZE</b> (def=0x0)    //    Memory size
</li>
<li class="content">
[12:13]<b style="margin: 20px;">PL</b> (def=0x0)    //    Channel Priority level
</li>
<li class="content">
[14]<b style="margin: 20px;">MEM2MEM</b> (def=0x0)    //    Memory to memory mode
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020070<b style="margin: 20px;">CNDTR6</b>//   DMA channel 6 number of data register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">NDT</b> (def=0x0)    //    Number of data to transfer
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020074<b style="margin: 20px;">CPAR6</b>//   DMA channel 6 peripheral address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">PA</b> (def=0x0)    //    Peripheral address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020078<b style="margin: 20px;">CMAR6</b>//   DMA channel 6 memory address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">MA</b> (def=0x0)    //    Memory address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020080<b style="margin: 20px;">CCR7</b>//   DMA channel configuration register (DMA_CCR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">EN</b> (def=0x0)    //    Channel enable
</li>
<li class="content">
[1]<b style="margin: 20px;">TCIE</b> (def=0x0)    //    Transfer complete interrupt enable
</li>
<li class="content">
[2]<b style="margin: 20px;">HTIE</b> (def=0x0)    //    Half Transfer interrupt enable
</li>
<li class="content">
[3]<b style="margin: 20px;">TEIE</b> (def=0x0)    //    Transfer error interrupt enable
</li>
<li class="content">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    Data transfer direction
</li>
<li class="content">
[5]<b style="margin: 20px;">CIRC</b> (def=0x0)    //    Circular mode
</li>
<li class="content">
[6]<b style="margin: 20px;">PINC</b> (def=0x0)    //    Peripheral increment mode
</li>
<li class="content">
[7]<b style="margin: 20px;">MINC</b> (def=0x0)    //    Memory increment mode
</li>
<li class="content">
[8:9]<b style="margin: 20px;">PSIZE</b> (def=0x0)    //    Peripheral size
</li>
<li class="content">
[10:11]<b style="margin: 20px;">MSIZE</b> (def=0x0)    //    Memory size
</li>
<li class="content">
[12:13]<b style="margin: 20px;">PL</b> (def=0x0)    //    Channel Priority level
</li>
<li class="content">
[14]<b style="margin: 20px;">MEM2MEM</b> (def=0x0)    //    Memory to memory mode
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020084<b style="margin: 20px;">CNDTR7</b>//   DMA channel 7 number of data register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">NDT</b> (def=0x0)    //    Number of data to transfer
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020088<b style="margin: 20px;">CPAR7</b>//   DMA channel 7 peripheral address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">PA</b> (def=0x0)    //    Peripheral address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002008C<b style="margin: 20px;">CMAR7</b>//   DMA channel 7 memory address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">MA</b> (def=0x0)    //    Memory address
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[11]  <b>DMA1_Channel1</b>    //    DMA1 Channel1 global interrupt</li>
<li>[12]  <b>DMA1_Channel2</b>    //    DMA1 Channel2 global interrupt</li>
<li>[13]  <b>DMA1_Channel3</b>    //    DMA1 Channel3 global interrupt</li>
<li>[14]  <b>DMA1_Channel4</b>    //    DMA1 Channel4 global interrupt</li>
<li>[15]  <b>DMA1_Channel5</b>    //    DMA1 Channel5 global interrupt</li>
<li>[16]  <b>DMA1_Channel6</b>    //    DMA1 Channel6 global interrupt</li>
<li>[17]  <b>DMA1_Channel7</b>    //    DMA1 Channel7 global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40020400<b style="margin: 20px;">DMA2</b>// </summary>
<ul>
<li class="content"><details><summary>0x40020400<b style="margin: 20px;">ISR</b>//   DMA interrupt status register (DMA_ISR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">GIF1</b> (def=0x0)    //    Channel 1 Global interrupt flag
</li>
<li class="content">
[1]<b style="margin: 20px;">TCIF1</b> (def=0x0)    //    Channel 1 Transfer Complete flag
</li>
<li class="content">
[2]<b style="margin: 20px;">HTIF1</b> (def=0x0)    //    Channel 1 Half Transfer Complete flag
</li>
<li class="content">
[3]<b style="margin: 20px;">TEIF1</b> (def=0x0)    //    Channel 1 Transfer Error flag
</li>
<li class="content">
[4]<b style="margin: 20px;">GIF2</b> (def=0x0)    //    Channel 2 Global interrupt flag
</li>
<li class="content">
[5]<b style="margin: 20px;">TCIF2</b> (def=0x0)    //    Channel 2 Transfer Complete flag
</li>
<li class="content">
[6]<b style="margin: 20px;">HTIF2</b> (def=0x0)    //    Channel 2 Half Transfer Complete flag
</li>
<li class="content">
[7]<b style="margin: 20px;">TEIF2</b> (def=0x0)    //    Channel 2 Transfer Error flag
</li>
<li class="content">
[8]<b style="margin: 20px;">GIF3</b> (def=0x0)    //    Channel 3 Global interrupt flag
</li>
<li class="content">
[9]<b style="margin: 20px;">TCIF3</b> (def=0x0)    //    Channel 3 Transfer Complete flag
</li>
<li class="content">
[10]<b style="margin: 20px;">HTIF3</b> (def=0x0)    //    Channel 3 Half Transfer Complete flag
</li>
<li class="content">
[11]<b style="margin: 20px;">TEIF3</b> (def=0x0)    //    Channel 3 Transfer Error flag
</li>
<li class="content">
[12]<b style="margin: 20px;">GIF4</b> (def=0x0)    //    Channel 4 Global interrupt flag
</li>
<li class="content">
[13]<b style="margin: 20px;">TCIF4</b> (def=0x0)    //    Channel 4 Transfer Complete flag
</li>
<li class="content">
[14]<b style="margin: 20px;">HTIF4</b> (def=0x0)    //    Channel 4 Half Transfer Complete flag
</li>
<li class="content">
[15]<b style="margin: 20px;">TEIF4</b> (def=0x0)    //    Channel 4 Transfer Error flag
</li>
<li class="content">
[16]<b style="margin: 20px;">GIF5</b> (def=0x0)    //    Channel 5 Global interrupt flag
</li>
<li class="content">
[17]<b style="margin: 20px;">TCIF5</b> (def=0x0)    //    Channel 5 Transfer Complete flag
</li>
<li class="content">
[18]<b style="margin: 20px;">HTIF5</b> (def=0x0)    //    Channel 5 Half Transfer Complete flag
</li>
<li class="content">
[19]<b style="margin: 20px;">TEIF5</b> (def=0x0)    //    Channel 5 Transfer Error flag
</li>
<li class="content">
[20]<b style="margin: 20px;">GIF6</b> (def=0x0)    //    Channel 6 Global interrupt flag
</li>
<li class="content">
[21]<b style="margin: 20px;">TCIF6</b> (def=0x0)    //    Channel 6 Transfer Complete flag
</li>
<li class="content">
[22]<b style="margin: 20px;">HTIF6</b> (def=0x0)    //    Channel 6 Half Transfer Complete flag
</li>
<li class="content">
[23]<b style="margin: 20px;">TEIF6</b> (def=0x0)    //    Channel 6 Transfer Error flag
</li>
<li class="content">
[24]<b style="margin: 20px;">GIF7</b> (def=0x0)    //    Channel 7 Global interrupt flag
</li>
<li class="content">
[25]<b style="margin: 20px;">TCIF7</b> (def=0x0)    //    Channel 7 Transfer Complete flag
</li>
<li class="content">
[26]<b style="margin: 20px;">HTIF7</b> (def=0x0)    //    Channel 7 Half Transfer Complete flag
</li>
<li class="content">
[27]<b style="margin: 20px;">TEIF7</b> (def=0x0)    //    Channel 7 Transfer Error flag
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020404<b style="margin: 20px;">IFCR</b>//   DMA interrupt flag clear register (DMA_IFCR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">CGIF1</b> (def=0x0)    //    Channel 1 Global interrupt clear
</li>
<li class="content">
[4]<b style="margin: 20px;">CGIF2</b> (def=0x0)    //    Channel 2 Global interrupt clear
</li>
<li class="content">
[8]<b style="margin: 20px;">CGIF3</b> (def=0x0)    //    Channel 3 Global interrupt clear
</li>
<li class="content">
[12]<b style="margin: 20px;">CGIF4</b> (def=0x0)    //    Channel 4 Global interrupt clear
</li>
<li class="content">
[16]<b style="margin: 20px;">CGIF5</b> (def=0x0)    //    Channel 5 Global interrupt clear
</li>
<li class="content">
[20]<b style="margin: 20px;">CGIF6</b> (def=0x0)    //    Channel 6 Global interrupt clear
</li>
<li class="content">
[24]<b style="margin: 20px;">CGIF7</b> (def=0x0)    //    Channel 7 Global interrupt clear
</li>
<li class="content">
[1]<b style="margin: 20px;">CTCIF1</b> (def=0x0)    //    Channel 1 Transfer Complete clear
</li>
<li class="content">
[5]<b style="margin: 20px;">CTCIF2</b> (def=0x0)    //    Channel 2 Transfer Complete clear
</li>
<li class="content">
[9]<b style="margin: 20px;">CTCIF3</b> (def=0x0)    //    Channel 3 Transfer Complete clear
</li>
<li class="content">
[13]<b style="margin: 20px;">CTCIF4</b> (def=0x0)    //    Channel 4 Transfer Complete clear
</li>
<li class="content">
[17]<b style="margin: 20px;">CTCIF5</b> (def=0x0)    //    Channel 5 Transfer Complete clear
</li>
<li class="content">
[21]<b style="margin: 20px;">CTCIF6</b> (def=0x0)    //    Channel 6 Transfer Complete clear
</li>
<li class="content">
[25]<b style="margin: 20px;">CTCIF7</b> (def=0x0)    //    Channel 7 Transfer Complete clear
</li>
<li class="content">
[2]<b style="margin: 20px;">CHTIF1</b> (def=0x0)    //    Channel 1 Half Transfer clear
</li>
<li class="content">
[6]<b style="margin: 20px;">CHTIF2</b> (def=0x0)    //    Channel 2 Half Transfer clear
</li>
<li class="content">
[10]<b style="margin: 20px;">CHTIF3</b> (def=0x0)    //    Channel 3 Half Transfer clear
</li>
<li class="content">
[14]<b style="margin: 20px;">CHTIF4</b> (def=0x0)    //    Channel 4 Half Transfer clear
</li>
<li class="content">
[18]<b style="margin: 20px;">CHTIF5</b> (def=0x0)    //    Channel 5 Half Transfer clear
</li>
<li class="content">
[22]<b style="margin: 20px;">CHTIF6</b> (def=0x0)    //    Channel 6 Half Transfer clear
</li>
<li class="content">
[26]<b style="margin: 20px;">CHTIF7</b> (def=0x0)    //    Channel 7 Half Transfer clear
</li>
<li class="content">
[3]<b style="margin: 20px;">CTEIF1</b> (def=0x0)    //    Channel 1 Transfer Error clear
</li>
<li class="content">
[7]<b style="margin: 20px;">CTEIF2</b> (def=0x0)    //    Channel 2 Transfer Error clear
</li>
<li class="content">
[11]<b style="margin: 20px;">CTEIF3</b> (def=0x0)    //    Channel 3 Transfer Error clear
</li>
<li class="content">
[15]<b style="margin: 20px;">CTEIF4</b> (def=0x0)    //    Channel 4 Transfer Error clear
</li>
<li class="content">
[19]<b style="margin: 20px;">CTEIF5</b> (def=0x0)    //    Channel 5 Transfer Error clear
</li>
<li class="content">
[23]<b style="margin: 20px;">CTEIF6</b> (def=0x0)    //    Channel 6 Transfer Error clear
</li>
<li class="content">
[27]<b style="margin: 20px;">CTEIF7</b> (def=0x0)    //    Channel 7 Transfer Error clear
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020408<b style="margin: 20px;">CCR1</b>//   DMA channel configuration register (DMA_CCR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">EN</b> (def=0x0)    //    Channel enable
</li>
<li class="content">
[1]<b style="margin: 20px;">TCIE</b> (def=0x0)    //    Transfer complete interrupt enable
</li>
<li class="content">
[2]<b style="margin: 20px;">HTIE</b> (def=0x0)    //    Half Transfer interrupt enable
</li>
<li class="content">
[3]<b style="margin: 20px;">TEIE</b> (def=0x0)    //    Transfer error interrupt enable
</li>
<li class="content">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    Data transfer direction
</li>
<li class="content">
[5]<b style="margin: 20px;">CIRC</b> (def=0x0)    //    Circular mode
</li>
<li class="content">
[6]<b style="margin: 20px;">PINC</b> (def=0x0)    //    Peripheral increment mode
</li>
<li class="content">
[7]<b style="margin: 20px;">MINC</b> (def=0x0)    //    Memory increment mode
</li>
<li class="content">
[8:9]<b style="margin: 20px;">PSIZE</b> (def=0x0)    //    Peripheral size
</li>
<li class="content">
[10:11]<b style="margin: 20px;">MSIZE</b> (def=0x0)    //    Memory size
</li>
<li class="content">
[12:13]<b style="margin: 20px;">PL</b> (def=0x0)    //    Channel Priority level
</li>
<li class="content">
[14]<b style="margin: 20px;">MEM2MEM</b> (def=0x0)    //    Memory to memory mode
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002040C<b style="margin: 20px;">CNDTR1</b>//   DMA channel 1 number of data register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">NDT</b> (def=0x0)    //    Number of data to transfer
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020410<b style="margin: 20px;">CPAR1</b>//   DMA channel 1 peripheral address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">PA</b> (def=0x0)    //    Peripheral address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020414<b style="margin: 20px;">CMAR1</b>//   DMA channel 1 memory address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">MA</b> (def=0x0)    //    Memory address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002041C<b style="margin: 20px;">CCR2</b>//   DMA channel configuration register (DMA_CCR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">EN</b> (def=0x0)    //    Channel enable
</li>
<li class="content">
[1]<b style="margin: 20px;">TCIE</b> (def=0x0)    //    Transfer complete interrupt enable
</li>
<li class="content">
[2]<b style="margin: 20px;">HTIE</b> (def=0x0)    //    Half Transfer interrupt enable
</li>
<li class="content">
[3]<b style="margin: 20px;">TEIE</b> (def=0x0)    //    Transfer error interrupt enable
</li>
<li class="content">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    Data transfer direction
</li>
<li class="content">
[5]<b style="margin: 20px;">CIRC</b> (def=0x0)    //    Circular mode
</li>
<li class="content">
[6]<b style="margin: 20px;">PINC</b> (def=0x0)    //    Peripheral increment mode
</li>
<li class="content">
[7]<b style="margin: 20px;">MINC</b> (def=0x0)    //    Memory increment mode
</li>
<li class="content">
[8:9]<b style="margin: 20px;">PSIZE</b> (def=0x0)    //    Peripheral size
</li>
<li class="content">
[10:11]<b style="margin: 20px;">MSIZE</b> (def=0x0)    //    Memory size
</li>
<li class="content">
[12:13]<b style="margin: 20px;">PL</b> (def=0x0)    //    Channel Priority level
</li>
<li class="content">
[14]<b style="margin: 20px;">MEM2MEM</b> (def=0x0)    //    Memory to memory mode
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020420<b style="margin: 20px;">CNDTR2</b>//   DMA channel 2 number of data register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">NDT</b> (def=0x0)    //    Number of data to transfer
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020424<b style="margin: 20px;">CPAR2</b>//   DMA channel 2 peripheral address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">PA</b> (def=0x0)    //    Peripheral address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020428<b style="margin: 20px;">CMAR2</b>//   DMA channel 2 memory address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">MA</b> (def=0x0)    //    Memory address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020430<b style="margin: 20px;">CCR3</b>//   DMA channel configuration register (DMA_CCR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">EN</b> (def=0x0)    //    Channel enable
</li>
<li class="content">
[1]<b style="margin: 20px;">TCIE</b> (def=0x0)    //    Transfer complete interrupt enable
</li>
<li class="content">
[2]<b style="margin: 20px;">HTIE</b> (def=0x0)    //    Half Transfer interrupt enable
</li>
<li class="content">
[3]<b style="margin: 20px;">TEIE</b> (def=0x0)    //    Transfer error interrupt enable
</li>
<li class="content">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    Data transfer direction
</li>
<li class="content">
[5]<b style="margin: 20px;">CIRC</b> (def=0x0)    //    Circular mode
</li>
<li class="content">
[6]<b style="margin: 20px;">PINC</b> (def=0x0)    //    Peripheral increment mode
</li>
<li class="content">
[7]<b style="margin: 20px;">MINC</b> (def=0x0)    //    Memory increment mode
</li>
<li class="content">
[8:9]<b style="margin: 20px;">PSIZE</b> (def=0x0)    //    Peripheral size
</li>
<li class="content">
[10:11]<b style="margin: 20px;">MSIZE</b> (def=0x0)    //    Memory size
</li>
<li class="content">
[12:13]<b style="margin: 20px;">PL</b> (def=0x0)    //    Channel Priority level
</li>
<li class="content">
[14]<b style="margin: 20px;">MEM2MEM</b> (def=0x0)    //    Memory to memory mode
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020434<b style="margin: 20px;">CNDTR3</b>//   DMA channel 3 number of data register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">NDT</b> (def=0x0)    //    Number of data to transfer
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020438<b style="margin: 20px;">CPAR3</b>//   DMA channel 3 peripheral address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">PA</b> (def=0x0)    //    Peripheral address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002043C<b style="margin: 20px;">CMAR3</b>//   DMA channel 3 memory address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">MA</b> (def=0x0)    //    Memory address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020444<b style="margin: 20px;">CCR4</b>//   DMA channel configuration register (DMA_CCR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">EN</b> (def=0x0)    //    Channel enable
</li>
<li class="content">
[1]<b style="margin: 20px;">TCIE</b> (def=0x0)    //    Transfer complete interrupt enable
</li>
<li class="content">
[2]<b style="margin: 20px;">HTIE</b> (def=0x0)    //    Half Transfer interrupt enable
</li>
<li class="content">
[3]<b style="margin: 20px;">TEIE</b> (def=0x0)    //    Transfer error interrupt enable
</li>
<li class="content">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    Data transfer direction
</li>
<li class="content">
[5]<b style="margin: 20px;">CIRC</b> (def=0x0)    //    Circular mode
</li>
<li class="content">
[6]<b style="margin: 20px;">PINC</b> (def=0x0)    //    Peripheral increment mode
</li>
<li class="content">
[7]<b style="margin: 20px;">MINC</b> (def=0x0)    //    Memory increment mode
</li>
<li class="content">
[8:9]<b style="margin: 20px;">PSIZE</b> (def=0x0)    //    Peripheral size
</li>
<li class="content">
[10:11]<b style="margin: 20px;">MSIZE</b> (def=0x0)    //    Memory size
</li>
<li class="content">
[12:13]<b style="margin: 20px;">PL</b> (def=0x0)    //    Channel Priority level
</li>
<li class="content">
[14]<b style="margin: 20px;">MEM2MEM</b> (def=0x0)    //    Memory to memory mode
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020448<b style="margin: 20px;">CNDTR4</b>//   DMA channel 4 number of data register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">NDT</b> (def=0x0)    //    Number of data to transfer
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002044C<b style="margin: 20px;">CPAR4</b>//   DMA channel 4 peripheral address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">PA</b> (def=0x0)    //    Peripheral address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020450<b style="margin: 20px;">CMAR4</b>//   DMA channel 4 memory address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">MA</b> (def=0x0)    //    Memory address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020458<b style="margin: 20px;">CCR5</b>//   DMA channel configuration register (DMA_CCR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">EN</b> (def=0x0)    //    Channel enable
</li>
<li class="content">
[1]<b style="margin: 20px;">TCIE</b> (def=0x0)    //    Transfer complete interrupt enable
</li>
<li class="content">
[2]<b style="margin: 20px;">HTIE</b> (def=0x0)    //    Half Transfer interrupt enable
</li>
<li class="content">
[3]<b style="margin: 20px;">TEIE</b> (def=0x0)    //    Transfer error interrupt enable
</li>
<li class="content">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    Data transfer direction
</li>
<li class="content">
[5]<b style="margin: 20px;">CIRC</b> (def=0x0)    //    Circular mode
</li>
<li class="content">
[6]<b style="margin: 20px;">PINC</b> (def=0x0)    //    Peripheral increment mode
</li>
<li class="content">
[7]<b style="margin: 20px;">MINC</b> (def=0x0)    //    Memory increment mode
</li>
<li class="content">
[8:9]<b style="margin: 20px;">PSIZE</b> (def=0x0)    //    Peripheral size
</li>
<li class="content">
[10:11]<b style="margin: 20px;">MSIZE</b> (def=0x0)    //    Memory size
</li>
<li class="content">
[12:13]<b style="margin: 20px;">PL</b> (def=0x0)    //    Channel Priority level
</li>
<li class="content">
[14]<b style="margin: 20px;">MEM2MEM</b> (def=0x0)    //    Memory to memory mode
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002045C<b style="margin: 20px;">CNDTR5</b>//   DMA channel 5 number of data register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">NDT</b> (def=0x0)    //    Number of data to transfer
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020460<b style="margin: 20px;">CPAR5</b>//   DMA channel 5 peripheral address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">PA</b> (def=0x0)    //    Peripheral address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020464<b style="margin: 20px;">CMAR5</b>//   DMA channel 5 memory address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">MA</b> (def=0x0)    //    Memory address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002046C<b style="margin: 20px;">CCR6</b>//   DMA channel configuration register (DMA_CCR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">EN</b> (def=0x0)    //    Channel enable
</li>
<li class="content">
[1]<b style="margin: 20px;">TCIE</b> (def=0x0)    //    Transfer complete interrupt enable
</li>
<li class="content">
[2]<b style="margin: 20px;">HTIE</b> (def=0x0)    //    Half Transfer interrupt enable
</li>
<li class="content">
[3]<b style="margin: 20px;">TEIE</b> (def=0x0)    //    Transfer error interrupt enable
</li>
<li class="content">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    Data transfer direction
</li>
<li class="content">
[5]<b style="margin: 20px;">CIRC</b> (def=0x0)    //    Circular mode
</li>
<li class="content">
[6]<b style="margin: 20px;">PINC</b> (def=0x0)    //    Peripheral increment mode
</li>
<li class="content">
[7]<b style="margin: 20px;">MINC</b> (def=0x0)    //    Memory increment mode
</li>
<li class="content">
[8:9]<b style="margin: 20px;">PSIZE</b> (def=0x0)    //    Peripheral size
</li>
<li class="content">
[10:11]<b style="margin: 20px;">MSIZE</b> (def=0x0)    //    Memory size
</li>
<li class="content">
[12:13]<b style="margin: 20px;">PL</b> (def=0x0)    //    Channel Priority level
</li>
<li class="content">
[14]<b style="margin: 20px;">MEM2MEM</b> (def=0x0)    //    Memory to memory mode
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020470<b style="margin: 20px;">CNDTR6</b>//   DMA channel 6 number of data register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">NDT</b> (def=0x0)    //    Number of data to transfer
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020474<b style="margin: 20px;">CPAR6</b>//   DMA channel 6 peripheral address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">PA</b> (def=0x0)    //    Peripheral address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020478<b style="margin: 20px;">CMAR6</b>//   DMA channel 6 memory address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">MA</b> (def=0x0)    //    Memory address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020480<b style="margin: 20px;">CCR7</b>//   DMA channel configuration register (DMA_CCR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">EN</b> (def=0x0)    //    Channel enable
</li>
<li class="content">
[1]<b style="margin: 20px;">TCIE</b> (def=0x0)    //    Transfer complete interrupt enable
</li>
<li class="content">
[2]<b style="margin: 20px;">HTIE</b> (def=0x0)    //    Half Transfer interrupt enable
</li>
<li class="content">
[3]<b style="margin: 20px;">TEIE</b> (def=0x0)    //    Transfer error interrupt enable
</li>
<li class="content">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    Data transfer direction
</li>
<li class="content">
[5]<b style="margin: 20px;">CIRC</b> (def=0x0)    //    Circular mode
</li>
<li class="content">
[6]<b style="margin: 20px;">PINC</b> (def=0x0)    //    Peripheral increment mode
</li>
<li class="content">
[7]<b style="margin: 20px;">MINC</b> (def=0x0)    //    Memory increment mode
</li>
<li class="content">
[8:9]<b style="margin: 20px;">PSIZE</b> (def=0x0)    //    Peripheral size
</li>
<li class="content">
[10:11]<b style="margin: 20px;">MSIZE</b> (def=0x0)    //    Memory size
</li>
<li class="content">
[12:13]<b style="margin: 20px;">PL</b> (def=0x0)    //    Channel Priority level
</li>
<li class="content">
[14]<b style="margin: 20px;">MEM2MEM</b> (def=0x0)    //    Memory to memory mode
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020484<b style="margin: 20px;">CNDTR7</b>//   DMA channel 7 number of data register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">NDT</b> (def=0x0)    //    Number of data to transfer
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020488<b style="margin: 20px;">CPAR7</b>//   DMA channel 7 peripheral address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">PA</b> (def=0x0)    //    Peripheral address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002048C<b style="margin: 20px;">CMAR7</b>//   DMA channel 7 memory address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">MA</b> (def=0x0)    //    Memory address
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[56]  <b>DMA2_Channel1</b>    //    DMA2 Channel1 global interrupt</li>
<li>[57]  <b>DMA2_Channel2</b>    //    DMA2 Channel2 global interrupt</li>
<li>[58]  <b>DMA2_Channel3</b>    //    DMA2 Channel3 global interrupt</li>
<li>[59]  <b>DMA2_Channel4_5</b>    //    DMA2 Channel4 and DMA2 Channel5 global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40018000<b style="margin: 20px;">SDIO</b>// Secure digital input/output interface</summary>
<ul>
<li class="content"><details><summary>0x40018000<b style="margin: 20px;">POWER</b>//   Bits 1:0 = PWRCTRL: Power supply control bits</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">PWRCTRL</b> (def=0x0)    //    PWRCTRL
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40018004<b style="margin: 20px;">CLKCR</b>//   SDI clock control register (SDIO_CLKCR)</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">CLKDIV</b> (def=0x0)    //    Clock divide factor
</li>
<li class="content">
[8]<b style="margin: 20px;">CLKEN</b> (def=0x0)    //    Clock enable bit
</li>
<li class="content">
[9]<b style="margin: 20px;">PWRSAV</b> (def=0x0)    //    Power saving configuration bit
</li>
<li class="content">
[10]<b style="margin: 20px;">BYPASS</b> (def=0x0)    //    Clock divider bypass enable bit
</li>
<li class="content">
[11:12]<b style="margin: 20px;">WIDBUS</b> (def=0x0)    //    Wide bus mode enable bit
</li>
<li class="content">
[13]<b style="margin: 20px;">NEGEDGE</b> (def=0x0)    //    SDIO_CK dephasing selection bit
</li>
<li class="content">
[14]<b style="margin: 20px;">HWFC_EN</b> (def=0x0)    //    HW Flow Control enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40018008<b style="margin: 20px;">ARG</b>//   Bits 31:0 = : Command argument</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">CMDARG</b> (def=0x0)    //    Command argument
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4001800C<b style="margin: 20px;">CMD</b>//   SDIO command register (SDIO_CMD)</summary>
<ul>
<li class="content">
[0:5]<b style="margin: 20px;">CMDINDEX</b> (def=0x0)    //    CMDINDEX
</li>
<li class="content">
[6:7]<b style="margin: 20px;">WAITRESP</b> (def=0x0)    //    WAITRESP
</li>
<li class="content">
[8]<b style="margin: 20px;">WAITINT</b> (def=0x0)    //    WAITINT
</li>
<li class="content">
[9]<b style="margin: 20px;">WAITPEND</b> (def=0x0)    //    WAITPEND
</li>
<li class="content">
[10]<b style="margin: 20px;">CPSMEN</b> (def=0x0)    //    CPSMEN
</li>
<li class="content">
[11]<b style="margin: 20px;">SDIOSuspend</b> (def=0x0)    //    SDIOSuspend
</li>
<li class="content">
[12]<b style="margin: 20px;">ENCMDcompl</b> (def=0x0)    //    ENCMDcompl
</li>
<li class="content">
[13]<b style="margin: 20px;">nIEN</b> (def=0x0)    //    nIEN
</li>
<li class="content">
[14]<b style="margin: 20px;">CE_ATACMD</b> (def=0x0)    //    CE_ATACMD
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40018010<b style="margin: 20px;">RESPCMD</b>//   SDIO command register</summary>
<ul>
<li class="content">
[0:5]<b style="margin: 20px;">RESPCMD</b> (def=0x0)    //    RESPCMD
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40018014<b style="margin: 20px;">RESPI1</b>//   Bits 31:0 = CARDSTATUS1</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">CARDSTATUS1</b> (def=0x0)    //    CARDSTATUS1
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40018018<b style="margin: 20px;">RESP2</b>//   Bits 31:0 = CARDSTATUS2</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">CARDSTATUS2</b> (def=0x0)    //    CARDSTATUS2
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4001801C<b style="margin: 20px;">RESP3</b>//   Bits 31:0 = CARDSTATUS3</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">CARDSTATUS3</b> (def=0x0)    //    CARDSTATUS3
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40018020<b style="margin: 20px;">RESP4</b>//   Bits 31:0 = CARDSTATUS4</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">CARDSTATUS4</b> (def=0x0)    //    CARDSTATUS4
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40018024<b style="margin: 20px;">DTIMER</b>//   Bits 31:0 = DATATIME: Data timeout period</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">DATATIME</b> (def=0x0)    //    Data timeout period
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40018028<b style="margin: 20px;">DLEN</b>//   Bits 24:0 = DATALENGTH: Data length value</summary>
<ul>
<li class="content">
[0:24]<b style="margin: 20px;">DATALENGTH</b> (def=0x0)    //    Data length value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4001802C<b style="margin: 20px;">DCTRL</b>//   SDIO data control register (SDIO_DCTRL)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">DTEN</b> (def=0x0)    //    DTEN
</li>
<li class="content">
[1]<b style="margin: 20px;">DTDIR</b> (def=0x0)    //    DTDIR
</li>
<li class="content">
[2]<b style="margin: 20px;">DTMODE</b> (def=0x0)    //    DTMODE
</li>
<li class="content">
[3]<b style="margin: 20px;">DMAEN</b> (def=0x0)    //    DMAEN
</li>
<li class="content">
[4:7]<b style="margin: 20px;">DBLOCKSIZE</b> (def=0x0)    //    DBLOCKSIZE
</li>
<li class="content">
[8]<b style="margin: 20px;">PWSTART</b> (def=0x0)    //    PWSTART
</li>
<li class="content">
[9]<b style="margin: 20px;">PWSTOP</b> (def=0x0)    //    PWSTOP
</li>
<li class="content">
[10]<b style="margin: 20px;">RWMOD</b> (def=0x0)    //    RWMOD
</li>
<li class="content">
[11]<b style="margin: 20px;">SDIOEN</b> (def=0x0)    //    SDIOEN
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40018030<b style="margin: 20px;">DCOUNT</b>//   Bits 24:0 = DATACOUNT: Data count value</summary>
<ul>
<li class="content">
[0:24]<b style="margin: 20px;">DATACOUNT</b> (def=0x0)    //    Data count value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40018034<b style="margin: 20px;">STA</b>//   SDIO status register (SDIO_STA)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">CCRCFAIL</b> (def=0x0)    //    CCRCFAIL
</li>
<li class="content">
[1]<b style="margin: 20px;">DCRCFAIL</b> (def=0x0)    //    DCRCFAIL
</li>
<li class="content">
[2]<b style="margin: 20px;">CTIMEOUT</b> (def=0x0)    //    CTIMEOUT
</li>
<li class="content">
[3]<b style="margin: 20px;">DTIMEOUT</b> (def=0x0)    //    DTIMEOUT
</li>
<li class="content">
[4]<b style="margin: 20px;">TXUNDERR</b> (def=0x0)    //    TXUNDERR
</li>
<li class="content">
[5]<b style="margin: 20px;">RXOVERR</b> (def=0x0)    //    RXOVERR
</li>
<li class="content">
[6]<b style="margin: 20px;">CMDREND</b> (def=0x0)    //    CMDREND
</li>
<li class="content">
[7]<b style="margin: 20px;">CMDSENT</b> (def=0x0)    //    CMDSENT
</li>
<li class="content">
[8]<b style="margin: 20px;">DATAEND</b> (def=0x0)    //    DATAEND
</li>
<li class="content">
[9]<b style="margin: 20px;">STBITERR</b> (def=0x0)    //    STBITERR
</li>
<li class="content">
[10]<b style="margin: 20px;">DBCKEND</b> (def=0x0)    //    DBCKEND
</li>
<li class="content">
[11]<b style="margin: 20px;">CMDACT</b> (def=0x0)    //    CMDACT
</li>
<li class="content">
[12]<b style="margin: 20px;">TXACT</b> (def=0x0)    //    TXACT
</li>
<li class="content">
[13]<b style="margin: 20px;">RXACT</b> (def=0x0)    //    RXACT
</li>
<li class="content">
[14]<b style="margin: 20px;">TXFIFOHE</b> (def=0x0)    //    TXFIFOHE
</li>
<li class="content">
[15]<b style="margin: 20px;">RXFIFOHF</b> (def=0x0)    //    RXFIFOHF
</li>
<li class="content">
[16]<b style="margin: 20px;">TXFIFOF</b> (def=0x0)    //    TXFIFOF
</li>
<li class="content">
[17]<b style="margin: 20px;">RXFIFOF</b> (def=0x0)    //    RXFIFOF
</li>
<li class="content">
[18]<b style="margin: 20px;">TXFIFOE</b> (def=0x0)    //    TXFIFOE
</li>
<li class="content">
[19]<b style="margin: 20px;">RXFIFOE</b> (def=0x0)    //    RXFIFOE
</li>
<li class="content">
[20]<b style="margin: 20px;">TXDAVL</b> (def=0x0)    //    TXDAVL
</li>
<li class="content">
[21]<b style="margin: 20px;">RXDAVL</b> (def=0x0)    //    RXDAVL
</li>
<li class="content">
[22]<b style="margin: 20px;">SDIOIT</b> (def=0x0)    //    SDIOIT
</li>
<li class="content">
[23]<b style="margin: 20px;">CEATAEND</b> (def=0x0)    //    CEATAEND
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40018038<b style="margin: 20px;">ICR</b>//   SDIO interrupt clear register (SDIO_ICR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">CCRCFAILC</b> (def=0x0)    //    CCRCFAILC
</li>
<li class="content">
[1]<b style="margin: 20px;">DCRCFAILC</b> (def=0x0)    //    DCRCFAILC
</li>
<li class="content">
[2]<b style="margin: 20px;">CTIMEOUTC</b> (def=0x0)    //    CTIMEOUTC
</li>
<li class="content">
[3]<b style="margin: 20px;">DTIMEOUTC</b> (def=0x0)    //    DTIMEOUTC
</li>
<li class="content">
[4]<b style="margin: 20px;">TXUNDERRC</b> (def=0x0)    //    TXUNDERRC
</li>
<li class="content">
[5]<b style="margin: 20px;">RXOVERRC</b> (def=0x0)    //    RXOVERRC
</li>
<li class="content">
[6]<b style="margin: 20px;">CMDRENDC</b> (def=0x0)    //    CMDRENDC
</li>
<li class="content">
[7]<b style="margin: 20px;">CMDSENTC</b> (def=0x0)    //    CMDSENTC
</li>
<li class="content">
[8]<b style="margin: 20px;">DATAENDC</b> (def=0x0)    //    DATAENDC
</li>
<li class="content">
[9]<b style="margin: 20px;">STBITERRC</b> (def=0x0)    //    STBITERRC
</li>
<li class="content">
[10]<b style="margin: 20px;">DBCKENDC</b> (def=0x0)    //    DBCKENDC
</li>
<li class="content">
[22]<b style="margin: 20px;">SDIOITC</b> (def=0x0)    //    SDIOITC
</li>
<li class="content">
[23]<b style="margin: 20px;">CEATAENDC</b> (def=0x0)    //    CEATAENDC
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4001803C<b style="margin: 20px;">MASK</b>//   SDIO mask register (SDIO_MASK)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">CCRCFAILIE</b> (def=0x0)    //    CCRCFAILIE
</li>
<li class="content">
[1]<b style="margin: 20px;">DCRCFAILIE</b> (def=0x0)    //    DCRCFAILIE
</li>
<li class="content">
[2]<b style="margin: 20px;">CTIMEOUTIE</b> (def=0x0)    //    CTIMEOUTIE
</li>
<li class="content">
[3]<b style="margin: 20px;">DTIMEOUTIE</b> (def=0x0)    //    DTIMEOUTIE
</li>
<li class="content">
[4]<b style="margin: 20px;">TXUNDERRIE</b> (def=0x0)    //    TXUNDERRIE
</li>
<li class="content">
[5]<b style="margin: 20px;">RXOVERRIE</b> (def=0x0)    //    RXOVERRIE
</li>
<li class="content">
[6]<b style="margin: 20px;">CMDRENDIE</b> (def=0x0)    //    CMDRENDIE
</li>
<li class="content">
[7]<b style="margin: 20px;">CMDSENTIE</b> (def=0x0)    //    CMDSENTIE
</li>
<li class="content">
[8]<b style="margin: 20px;">DATAENDIE</b> (def=0x0)    //    DATAENDIE
</li>
<li class="content">
[9]<b style="margin: 20px;">STBITERRIE</b> (def=0x0)    //    STBITERRIE
</li>
<li class="content">
[10]<b style="margin: 20px;">DBACKENDIE</b> (def=0x0)    //    DBACKENDIE
</li>
<li class="content">
[11]<b style="margin: 20px;">CMDACTIE</b> (def=0x0)    //    CMDACTIE
</li>
<li class="content">
[12]<b style="margin: 20px;">TXACTIE</b> (def=0x0)    //    TXACTIE
</li>
<li class="content">
[13]<b style="margin: 20px;">RXACTIE</b> (def=0x0)    //    RXACTIE
</li>
<li class="content">
[14]<b style="margin: 20px;">TXFIFOHEIE</b> (def=0x0)    //    TXFIFOHEIE
</li>
<li class="content">
[15]<b style="margin: 20px;">RXFIFOHFIE</b> (def=0x0)    //    RXFIFOHFIE
</li>
<li class="content">
[16]<b style="margin: 20px;">TXFIFOFIE</b> (def=0x0)    //    TXFIFOFIE
</li>
<li class="content">
[17]<b style="margin: 20px;">RXFIFOFIE</b> (def=0x0)    //    RXFIFOFIE
</li>
<li class="content">
[18]<b style="margin: 20px;">TXFIFOEIE</b> (def=0x0)    //    TXFIFOEIE
</li>
<li class="content">
[19]<b style="margin: 20px;">RXFIFOEIE</b> (def=0x0)    //    RXFIFOEIE
</li>
<li class="content">
[20]<b style="margin: 20px;">TXDAVLIE</b> (def=0x0)    //    TXDAVLIE
</li>
<li class="content">
[21]<b style="margin: 20px;">RXDAVLIE</b> (def=0x0)    //    RXDAVLIE
</li>
<li class="content">
[22]<b style="margin: 20px;">SDIOITIE</b> (def=0x0)    //    SDIOITIE
</li>
<li class="content">
[23]<b style="margin: 20px;">CEATENDIE</b> (def=0x0)    //    CEATENDIE
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40018048<b style="margin: 20px;">FIFOCNT</b>//   Bits 23:0 = FIFOCOUNT: Remaining number of words to be written to or read from the </summary>
<ul>
<li class="content">
[0:23]<b style="margin: 20px;">FIF0COUNT</b> (def=0x0)    //    FIF0COUNT
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40018080<b style="margin: 20px;">FIFO</b>//   bits 31:0 = FIFOData: Receive and transmit FIFO data</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">FIFOData</b> (def=0x0)    //    FIFOData
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[49]  <b>SDIO</b>    //    SDIO global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40002800<b style="margin: 20px;">RTC</b>// Real time clock</summary>
<ul>
<li class="content"><details><summary>0x40002800<b style="margin: 20px;">CRH</b>//   RTC Control Register High</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SECIE</b> (def=0x0)    //    Second interrupt Enable
</li>
<li class="content">
[1]<b style="margin: 20px;">ALRIE</b> (def=0x0)    //    Alarm interrupt Enable
</li>
<li class="content">
[2]<b style="margin: 20px;">OWIE</b> (def=0x0)    //    Overflow interrupt Enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40002804<b style="margin: 20px;">CRL</b>//   RTC Control Register Low</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SECF</b> (def=0x0)    //    Second Flag
</li>
<li class="content">
[1]<b style="margin: 20px;">ALRF</b> (def=0x0)    //    Alarm Flag
</li>
<li class="content">
[2]<b style="margin: 20px;">OWF</b> (def=0x0)    //    Overflow Flag
</li>
<li class="content">
[3]<b style="margin: 20px;">RSF</b> (def=0x0)    //    Registers Synchronized Flag
</li>
<li class="content">
[4]<b style="margin: 20px;">CNF</b> (def=0x0)    //    Configuration Flag
</li>
<li class="content">
[5]<b style="margin: 20px;">RTOFF</b> (def=0x1)    //    RTC operation OFF
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40002808<b style="margin: 20px;">PRLH</b>//   RTC Prescaler Load Register High</summary>
<ul>
<li class="content">
[0:3]<b style="margin: 20px;">PRLH</b> (def=0x0)    //    RTC Prescaler Load Register High
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000280C<b style="margin: 20px;">PRLL</b>//   RTC Prescaler Load Register Low</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">PRLL</b> (def=0x8000)    //    RTC Prescaler Divider Register Low
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40002810<b style="margin: 20px;">DIVH</b>//   RTC Prescaler Divider Register High</summary>
<ul>
<li class="content">
[0:3]<b style="margin: 20px;">DIVH</b> (def=0x0)    //    RTC prescaler divider register high
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40002814<b style="margin: 20px;">DIVL</b>//   RTC Prescaler Divider Register Low</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">DIVL</b> (def=0x8000)    //    RTC prescaler divider register Low
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40002818<b style="margin: 20px;">CNTH</b>//   RTC Counter Register High</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CNTH</b> (def=0x0)    //    RTC counter register high
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000281C<b style="margin: 20px;">CNTL</b>//   RTC Counter Register Low</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CNTL</b> (def=0x0)    //    RTC counter register Low
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40002820<b style="margin: 20px;">ALRH</b>//   RTC Alarm Register High</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">ALRH</b> (def=0xFFFF)    //    RTC alarm register high
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40002824<b style="margin: 20px;">ALRL</b>//   RTC Alarm Register Low</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">ALRL</b> (def=0xFFFF)    //    RTC alarm register low
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[3]  <b>RTC</b>    //    RTC global interrupt</li>
<li>[41]  <b>RTCAlarm</b>    //    RTC Alarms through EXTI line interrupt</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40006C00<b style="margin: 20px;">BKP</b>// Backup registers</summary>
<ul>
<li class="content"><details><summary>0x40006C00<b style="margin: 20px;">DR1</b>//   Backup data register (BKP_DR)</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">D1</b> (def=0x0)    //    Backup data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006C04<b style="margin: 20px;">DR2</b>//   Backup data register (BKP_DR)</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">D2</b> (def=0x0)    //    Backup data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006C08<b style="margin: 20px;">DR3</b>//   Backup data register (BKP_DR)</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">D3</b> (def=0x0)    //    Backup data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006C0C<b style="margin: 20px;">DR4</b>//   Backup data register (BKP_DR)</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">D4</b> (def=0x0)    //    Backup data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006C10<b style="margin: 20px;">DR5</b>//   Backup data register (BKP_DR)</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">D5</b> (def=0x0)    //    Backup data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006C14<b style="margin: 20px;">DR6</b>//   Backup data register (BKP_DR)</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">D6</b> (def=0x0)    //    Backup data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006C18<b style="margin: 20px;">DR7</b>//   Backup data register (BKP_DR)</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">D7</b> (def=0x0)    //    Backup data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006C1C<b style="margin: 20px;">DR8</b>//   Backup data register (BKP_DR)</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">D8</b> (def=0x0)    //    Backup data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006C20<b style="margin: 20px;">DR9</b>//   Backup data register (BKP_DR)</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">D9</b> (def=0x0)    //    Backup data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006C24<b style="margin: 20px;">DR10</b>//   Backup data register (BKP_DR)</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">D10</b> (def=0x0)    //    Backup data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006C3C<b style="margin: 20px;">DR11</b>//   Backup data register (BKP_DR)</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">DR11</b> (def=0x0)    //    Backup data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006C40<b style="margin: 20px;">DR12</b>//   Backup data register (BKP_DR)</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">DR12</b> (def=0x0)    //    Backup data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006C44<b style="margin: 20px;">DR13</b>//   Backup data register (BKP_DR)</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">DR13</b> (def=0x0)    //    Backup data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006C48<b style="margin: 20px;">DR14</b>//   Backup data register (BKP_DR)</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">D14</b> (def=0x0)    //    Backup data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006C4C<b style="margin: 20px;">DR15</b>//   Backup data register (BKP_DR)</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">D15</b> (def=0x0)    //    Backup data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006C50<b style="margin: 20px;">DR16</b>//   Backup data register (BKP_DR)</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">D16</b> (def=0x0)    //    Backup data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006C54<b style="margin: 20px;">DR17</b>//   Backup data register (BKP_DR)</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">D17</b> (def=0x0)    //    Backup data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006C58<b style="margin: 20px;">DR18</b>//   Backup data register (BKP_DR)</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">D18</b> (def=0x0)    //    Backup data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006C5C<b style="margin: 20px;">DR19</b>//   Backup data register (BKP_DR)</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">D19</b> (def=0x0)    //    Backup data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006C60<b style="margin: 20px;">DR20</b>//   Backup data register (BKP_DR)</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">D20</b> (def=0x0)    //    Backup data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006C64<b style="margin: 20px;">DR21</b>//   Backup data register (BKP_DR)</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">D21</b> (def=0x0)    //    Backup data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006C68<b style="margin: 20px;">DR22</b>//   Backup data register (BKP_DR)</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">D22</b> (def=0x0)    //    Backup data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006C6C<b style="margin: 20px;">DR23</b>//   Backup data register (BKP_DR)</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">D23</b> (def=0x0)    //    Backup data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006C70<b style="margin: 20px;">DR24</b>//   Backup data register (BKP_DR)</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">D24</b> (def=0x0)    //    Backup data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006C74<b style="margin: 20px;">DR25</b>//   Backup data register (BKP_DR)</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">D25</b> (def=0x0)    //    Backup data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006C78<b style="margin: 20px;">DR26</b>//   Backup data register (BKP_DR)</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">D26</b> (def=0x0)    //    Backup data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006C7C<b style="margin: 20px;">DR27</b>//   Backup data register (BKP_DR)</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">D27</b> (def=0x0)    //    Backup data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006C80<b style="margin: 20px;">DR28</b>//   Backup data register (BKP_DR)</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">D28</b> (def=0x0)    //    Backup data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006C84<b style="margin: 20px;">DR29</b>//   Backup data register (BKP_DR)</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">D29</b> (def=0x0)    //    Backup data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006C88<b style="margin: 20px;">DR30</b>//   Backup data register (BKP_DR)</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">D30</b> (def=0x0)    //    Backup data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006C8C<b style="margin: 20px;">DR31</b>//   Backup data register (BKP_DR)</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">D31</b> (def=0x0)    //    Backup data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006C90<b style="margin: 20px;">DR32</b>//   Backup data register (BKP_DR)</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">D32</b> (def=0x0)    //    Backup data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006C94<b style="margin: 20px;">DR33</b>//   Backup data register (BKP_DR)</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">D33</b> (def=0x0)    //    Backup data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006C98<b style="margin: 20px;">DR34</b>//   Backup data register (BKP_DR)</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">D34</b> (def=0x0)    //    Backup data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006C9C<b style="margin: 20px;">DR35</b>//   Backup data register (BKP_DR)</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">D35</b> (def=0x0)    //    Backup data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006CA0<b style="margin: 20px;">DR36</b>//   Backup data register (BKP_DR)</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">D36</b> (def=0x0)    //    Backup data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006CA4<b style="margin: 20px;">DR37</b>//   Backup data register (BKP_DR)</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">D37</b> (def=0x0)    //    Backup data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006CA8<b style="margin: 20px;">DR38</b>//   Backup data register (BKP_DR)</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">D38</b> (def=0x0)    //    Backup data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006CAC<b style="margin: 20px;">DR39</b>//   Backup data register (BKP_DR)</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">D39</b> (def=0x0)    //    Backup data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006CB0<b style="margin: 20px;">DR40</b>//   Backup data register (BKP_DR)</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">D40</b> (def=0x0)    //    Backup data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006CB4<b style="margin: 20px;">DR41</b>//   Backup data register (BKP_DR)</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">D41</b> (def=0x0)    //    Backup data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006CB8<b style="margin: 20px;">DR42</b>//   Backup data register (BKP_DR)</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">D42</b> (def=0x0)    //    Backup data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006C28<b style="margin: 20px;">RTCCR</b>//   RTC clock calibration register (BKP_RTCCR)</summary>
<ul>
<li class="content">
[0:6]<b style="margin: 20px;">CAL</b> (def=0x0)    //    Calibration value
</li>
<li class="content">
[7]<b style="margin: 20px;">CCO</b> (def=0x0)    //    Calibration Clock Output
</li>
<li class="content">
[8]<b style="margin: 20px;">ASOE</b> (def=0x0)    //    Alarm or second output enable
</li>
<li class="content">
[9]<b style="margin: 20px;">ASOS</b> (def=0x0)    //    Alarm or second output selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006C2C<b style="margin: 20px;">CR</b>//   Backup control register (BKP_CR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">TPE</b> (def=0x0)    //    Tamper pin enable
</li>
<li class="content">
[1]<b style="margin: 20px;">TPAL</b> (def=0x0)    //    Tamper pin active level
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006C30<b style="margin: 20px;">CSR</b>//   BKP_CSR control/status register (BKP_CSR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">CTE</b> (def=0x0)    //    Clear Tamper event
</li>
<li class="content">
[1]<b style="margin: 20px;">CTI</b> (def=0x0)    //    Clear Tamper Interrupt
</li>
<li class="content">
[2]<b style="margin: 20px;">TPIE</b> (def=0x0)    //    Tamper Pin interrupt enable
</li>
<li class="content">
[8]<b style="margin: 20px;">TEF</b> (def=0x0)    //    Tamper Event Flag
</li>
<li class="content">
[9]<b style="margin: 20px;">TIF</b> (def=0x0)    //    Tamper Interrupt Flag
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x40003000<b style="margin: 20px;">IWDG</b>// Independent watchdog</summary>
<ul>
<li class="content"><details><summary>0x40003000<b style="margin: 20px;">KR</b>//   Key register (IWDG_KR)</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">KEY</b> (def=0x0)    //    Key value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40003004<b style="margin: 20px;">PR</b>//   Prescaler register (IWDG_PR)</summary>
<ul>
<li class="content">
[0:2]<b style="margin: 20px;">PR</b> (def=0x0)    //    Prescaler divider
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40003008<b style="margin: 20px;">RLR</b>//   Reload register (IWDG_RLR)</summary>
<ul>
<li class="content">
[0:11]<b style="margin: 20px;">RL</b> (def=0xFFF)    //    Watchdog counter reload value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000300C<b style="margin: 20px;">SR</b>//   Status register (IWDG_SR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">PVU</b> (def=0x0)    //    Watchdog prescaler value update
</li>
<li class="content">
[1]<b style="margin: 20px;">RVU</b> (def=0x0)    //    Watchdog counter reload value update
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x40002C00<b style="margin: 20px;">WWDG</b>// Window watchdog</summary>
<ul>
<li class="content"><details><summary>0x40002C00<b style="margin: 20px;">CR</b>//   Control register (WWDG_CR)</summary>
<ul>
<li class="content">
[0:6]<b style="margin: 20px;">T</b> (def=0x7F)    //    7-bit counter (MSB to LSB)
</li>
<li class="content">
[7]<b style="margin: 20px;">WDGA</b> (def=0x0)    //    Activation bit
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40002C04<b style="margin: 20px;">CFR</b>//   Configuration register (WWDG_CFR)</summary>
<ul>
<li class="content">
[0:6]<b style="margin: 20px;">W</b> (def=0x7F)    //    7-bit window value
</li>
<li class="content">
[7:8]<b style="margin: 20px;">WDGTB</b> (def=0x0)    //    Timer Base
</li>
<li class="content">
[9]<b style="margin: 20px;">EWI</b> (def=0x0)    //    Early Wakeup Interrupt
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40002C08<b style="margin: 20px;">SR</b>//   Status register (WWDG_SR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">EWI</b> (def=0x0)    //    Early Wakeup Interrupt
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[0]  <b>WWDG</b>    //    Window Watchdog interrupt</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40012C00<b style="margin: 20px;">TIM1</b>// Advanced timer</summary>
<ul>
<li class="content"><details><summary>0x40012C00<b style="margin: 20px;">CR1</b>//   control register 1</summary>
<ul>
<li class="content">
[8:9]<b style="margin: 20px;">CKD</b> (def=0x0)    //    Clock division
</li>
<li class="content">
[7]<b style="margin: 20px;">ARPE</b> (def=0x0)    //    Auto-reload preload enable
</li>
<li class="content">
[5:6]<b style="margin: 20px;">CMS</b> (def=0x0)    //    Center-aligned mode selection
</li>
<li class="content">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    Direction
</li>
<li class="content">
[3]<b style="margin: 20px;">OPM</b> (def=0x0)    //    One-pulse mode
</li>
<li class="content">
[2]<b style="margin: 20px;">URS</b> (def=0x0)    //    Update request source
</li>
<li class="content">
[1]<b style="margin: 20px;">UDIS</b> (def=0x0)    //    Update disable
</li>
<li class="content">
[0]<b style="margin: 20px;">CEN</b> (def=0x0)    //    Counter enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012C04<b style="margin: 20px;">CR2</b>//   control register 2</summary>
<ul>
<li class="content">
[14]<b style="margin: 20px;">OIS4</b> (def=0x0)    //    Output Idle state 4
</li>
<li class="content">
[13]<b style="margin: 20px;">OIS3N</b> (def=0x0)    //    Output Idle state 3
</li>
<li class="content">
[12]<b style="margin: 20px;">OIS3</b> (def=0x0)    //    Output Idle state 3
</li>
<li class="content">
[11]<b style="margin: 20px;">OIS2N</b> (def=0x0)    //    Output Idle state 2
</li>
<li class="content">
[10]<b style="margin: 20px;">OIS2</b> (def=0x0)    //    Output Idle state 2
</li>
<li class="content">
[9]<b style="margin: 20px;">OIS1N</b> (def=0x0)    //    Output Idle state 1
</li>
<li class="content">
[8]<b style="margin: 20px;">OIS1</b> (def=0x0)    //    Output Idle state 1
</li>
<li class="content">
[7]<b style="margin: 20px;">TI1S</b> (def=0x0)    //    TI1 selection
</li>
<li class="content">
[4:6]<b style="margin: 20px;">MMS</b> (def=0x0)    //    Master mode selection
</li>
<li class="content">
[3]<b style="margin: 20px;">CCDS</b> (def=0x0)    //    Capture/compare DMA selection
</li>
<li class="content">
[2]<b style="margin: 20px;">CCUS</b> (def=0x0)    //    Capture/compare control update selection
</li>
<li class="content">
[0]<b style="margin: 20px;">CCPC</b> (def=0x0)    //    Capture/compare preloaded control
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012C08<b style="margin: 20px;">SMCR</b>//   slave mode control register</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">ETP</b> (def=0x0)    //    External trigger polarity
</li>
<li class="content">
[14]<b style="margin: 20px;">ECE</b> (def=0x0)    //    External clock enable
</li>
<li class="content">
[12:13]<b style="margin: 20px;">ETPS</b> (def=0x0)    //    External trigger prescaler
</li>
<li class="content">
[8:11]<b style="margin: 20px;">ETF</b> (def=0x0)    //    External trigger filter
</li>
<li class="content">
[7]<b style="margin: 20px;">MSM</b> (def=0x0)    //    Master/Slave mode
</li>
<li class="content">
[4:6]<b style="margin: 20px;">TS</b> (def=0x0)    //    Trigger selection
</li>
<li class="content">
[0:2]<b style="margin: 20px;">SMS</b> (def=0x0)    //    Slave mode selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012C0C<b style="margin: 20px;">DIER</b>//   DMA/Interrupt enable register</summary>
<ul>
<li class="content">
[14]<b style="margin: 20px;">TDE</b> (def=0x0)    //    Trigger DMA request enable
</li>
<li class="content">
[13]<b style="margin: 20px;">COMDE</b> (def=0x0)    //    COM DMA request enable
</li>
<li class="content">
[12]<b style="margin: 20px;">CC4DE</b> (def=0x0)    //    Capture/Compare 4 DMA request enable
</li>
<li class="content">
[11]<b style="margin: 20px;">CC3DE</b> (def=0x0)    //    Capture/Compare 3 DMA request enable
</li>
<li class="content">
[10]<b style="margin: 20px;">CC2DE</b> (def=0x0)    //    Capture/Compare 2 DMA request enable
</li>
<li class="content">
[9]<b style="margin: 20px;">CC1DE</b> (def=0x0)    //    Capture/Compare 1 DMA request enable
</li>
<li class="content">
[8]<b style="margin: 20px;">UDE</b> (def=0x0)    //    Update DMA request enable
</li>
<li class="content">
[6]<b style="margin: 20px;">TIE</b> (def=0x0)    //    Trigger interrupt enable
</li>
<li class="content">
[4]<b style="margin: 20px;">CC4IE</b> (def=0x0)    //    Capture/Compare 4 interrupt enable
</li>
<li class="content">
[3]<b style="margin: 20px;">CC3IE</b> (def=0x0)    //    Capture/Compare 3 interrupt enable
</li>
<li class="content">
[2]<b style="margin: 20px;">CC2IE</b> (def=0x0)    //    Capture/Compare 2 interrupt enable
</li>
<li class="content">
[1]<b style="margin: 20px;">CC1IE</b> (def=0x0)    //    Capture/Compare 1 interrupt enable
</li>
<li class="content">
[0]<b style="margin: 20px;">UIE</b> (def=0x0)    //    Update interrupt enable
</li>
<li class="content">
[7]<b style="margin: 20px;">BIE</b> (def=0x0)    //    Break interrupt enable
</li>
<li class="content">
[5]<b style="margin: 20px;">COMIE</b> (def=0x0)    //    COM interrupt enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012C10<b style="margin: 20px;">SR</b>//   status register</summary>
<ul>
<li class="content">
[12]<b style="margin: 20px;">CC4OF</b> (def=0x0)    //    Capture/Compare 4 overcapture flag
</li>
<li class="content">
[11]<b style="margin: 20px;">CC3OF</b> (def=0x0)    //    Capture/Compare 3 overcapture flag
</li>
<li class="content">
[10]<b style="margin: 20px;">CC2OF</b> (def=0x0)    //    Capture/compare 2 overcapture flag
</li>
<li class="content">
[9]<b style="margin: 20px;">CC1OF</b> (def=0x0)    //    Capture/Compare 1 overcapture flag
</li>
<li class="content">
[7]<b style="margin: 20px;">BIF</b> (def=0x0)    //    Break interrupt flag
</li>
<li class="content">
[6]<b style="margin: 20px;">TIF</b> (def=0x0)    //    Trigger interrupt flag
</li>
<li class="content">
[5]<b style="margin: 20px;">COMIF</b> (def=0x0)    //    COM interrupt flag
</li>
<li class="content">
[4]<b style="margin: 20px;">CC4IF</b> (def=0x0)    //    Capture/Compare 4 interrupt flag
</li>
<li class="content">
[3]<b style="margin: 20px;">CC3IF</b> (def=0x0)    //    Capture/Compare 3 interrupt flag
</li>
<li class="content">
[2]<b style="margin: 20px;">CC2IF</b> (def=0x0)    //    Capture/Compare 2 interrupt flag
</li>
<li class="content">
[1]<b style="margin: 20px;">CC1IF</b> (def=0x0)    //    Capture/compare 1 interrupt flag
</li>
<li class="content">
[0]<b style="margin: 20px;">UIF</b> (def=0x0)    //    Update interrupt flag
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012C14<b style="margin: 20px;">EGR</b>//   event generation register</summary>
<ul>
<li class="content">
[7]<b style="margin: 20px;">BG</b> (def=0x0)    //    Break generation
</li>
<li class="content">
[6]<b style="margin: 20px;">TG</b> (def=0x0)    //    Trigger generation
</li>
<li class="content">
[5]<b style="margin: 20px;">COMG</b> (def=0x0)    //    Capture/Compare control update generation
</li>
<li class="content">
[4]<b style="margin: 20px;">CC4G</b> (def=0x0)    //    Capture/compare 4 generation
</li>
<li class="content">
[3]<b style="margin: 20px;">CC3G</b> (def=0x0)    //    Capture/compare 3 generation
</li>
<li class="content">
[2]<b style="margin: 20px;">CC2G</b> (def=0x0)    //    Capture/compare 2 generation
</li>
<li class="content">
[1]<b style="margin: 20px;">CC1G</b> (def=0x0)    //    Capture/compare 1 generation
</li>
<li class="content">
[0]<b style="margin: 20px;">UG</b> (def=0x0)    //    Update generation
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012C18<b style="margin: 20px;">CCMR1_Output</b>//   capture/compare mode register (output mode)</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">OC2CE</b> (def=0x0)    //    Output Compare 2 clear enable
</li>
<li class="content">
[12:14]<b style="margin: 20px;">OC2M</b> (def=0x0)    //    Output Compare 2 mode
</li>
<li class="content">
[11]<b style="margin: 20px;">OC2PE</b> (def=0x0)    //    Output Compare 2 preload enable
</li>
<li class="content">
[10]<b style="margin: 20px;">OC2FE</b> (def=0x0)    //    Output Compare 2 fast enable
</li>
<li class="content">
[8:9]<b style="margin: 20px;">CC2S</b> (def=0x0)    //    Capture/Compare 2 selection
</li>
<li class="content">
[7]<b style="margin: 20px;">OC1CE</b> (def=0x0)    //    Output Compare 1 clear enable
</li>
<li class="content">
[4:6]<b style="margin: 20px;">OC1M</b> (def=0x0)    //    Output Compare 1 mode
</li>
<li class="content">
[3]<b style="margin: 20px;">OC1PE</b> (def=0x0)    //    Output Compare 1 preload enable
</li>
<li class="content">
[2]<b style="margin: 20px;">OC1FE</b> (def=0x0)    //    Output Compare 1 fast enable
</li>
<li class="content">
[0:1]<b style="margin: 20px;">CC1S</b> (def=0x0)    //    Capture/Compare 1 selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012C18<b style="margin: 20px;">CCMR1_Input</b>//   capture/compare mode register 1 (input mode)</summary>
<ul>
<li class="content">
[12:15]<b style="margin: 20px;">IC2F</b> (def=0x0)    //    Input capture 2 filter
</li>
<li class="content">
[10:11]<b style="margin: 20px;">IC2PCS</b> (def=0x0)    //    Input capture 2 prescaler
</li>
<li class="content">
[8:9]<b style="margin: 20px;">CC2S</b> (def=0x0)    //    Capture/Compare 2 selection
</li>
<li class="content">
[4:7]<b style="margin: 20px;">IC1F</b> (def=0x0)    //    Input capture 1 filter
</li>
<li class="content">
[2:3]<b style="margin: 20px;">ICPCS</b> (def=0x0)    //    Input capture 1 prescaler
</li>
<li class="content">
[0:1]<b style="margin: 20px;">CC1S</b> (def=0x0)    //    Capture/Compare 1 selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012C1C<b style="margin: 20px;">CCMR2_Output</b>//   capture/compare mode register (output mode)</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">OC4CE</b> (def=0x0)    //    Output compare 4 clear enable
</li>
<li class="content">
[12:14]<b style="margin: 20px;">OC4M</b> (def=0x0)    //    Output compare 4 mode
</li>
<li class="content">
[11]<b style="margin: 20px;">OC4PE</b> (def=0x0)    //    Output compare 4 preload enable
</li>
<li class="content">
[10]<b style="margin: 20px;">OC4FE</b> (def=0x0)    //    Output compare 4 fast enable
</li>
<li class="content">
[8:9]<b style="margin: 20px;">CC4S</b> (def=0x0)    //    Capture/Compare 4 selection
</li>
<li class="content">
[7]<b style="margin: 20px;">OC3CE</b> (def=0x0)    //    Output compare 3 clear enable
</li>
<li class="content">
[4:6]<b style="margin: 20px;">OC3M</b> (def=0x0)    //    Output compare 3 mode
</li>
<li class="content">
[3]<b style="margin: 20px;">OC3PE</b> (def=0x0)    //    Output compare 3 preload enable
</li>
<li class="content">
[2]<b style="margin: 20px;">OC3FE</b> (def=0x0)    //    Output compare 3 fast enable
</li>
<li class="content">
[0:1]<b style="margin: 20px;">CC3S</b> (def=0x0)    //    Capture/Compare 3 selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012C1C<b style="margin: 20px;">CCMR2_Input</b>//   capture/compare mode register 2 (input mode)</summary>
<ul>
<li class="content">
[12:15]<b style="margin: 20px;">IC4F</b> (def=0x0)    //    Input capture 4 filter
</li>
<li class="content">
[10:11]<b style="margin: 20px;">IC4PSC</b> (def=0x0)    //    Input capture 4 prescaler
</li>
<li class="content">
[8:9]<b style="margin: 20px;">CC4S</b> (def=0x0)    //    Capture/Compare 4 selection
</li>
<li class="content">
[4:7]<b style="margin: 20px;">IC3F</b> (def=0x0)    //    Input capture 3 filter
</li>
<li class="content">
[2:3]<b style="margin: 20px;">IC3PSC</b> (def=0x0)    //    Input capture 3 prescaler
</li>
<li class="content">
[0:1]<b style="margin: 20px;">CC3S</b> (def=0x0)    //    Capture/compare 3 selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012C20<b style="margin: 20px;">CCER</b>//   capture/compare enable register</summary>
<ul>
<li class="content">
[13]<b style="margin: 20px;">CC4P</b> (def=0x0)    //    Capture/Compare 3 output Polarity
</li>
<li class="content">
[12]<b style="margin: 20px;">CC4E</b> (def=0x0)    //    Capture/Compare 4 output enable
</li>
<li class="content">
[11]<b style="margin: 20px;">CC3NP</b> (def=0x0)    //    Capture/Compare 3 output Polarity
</li>
<li class="content">
[10]<b style="margin: 20px;">CC3NE</b> (def=0x0)    //    Capture/Compare 3 complementary output enable
</li>
<li class="content">
[9]<b style="margin: 20px;">CC3P</b> (def=0x0)    //    Capture/Compare 3 output Polarity
</li>
<li class="content">
[8]<b style="margin: 20px;">CC3E</b> (def=0x0)    //    Capture/Compare 3 output enable
</li>
<li class="content">
[7]<b style="margin: 20px;">CC2NP</b> (def=0x0)    //    Capture/Compare 2 output Polarity
</li>
<li class="content">
[6]<b style="margin: 20px;">CC2NE</b> (def=0x0)    //    Capture/Compare 2 complementary output enable
</li>
<li class="content">
[5]<b style="margin: 20px;">CC2P</b> (def=0x0)    //    Capture/Compare 2 output Polarity
</li>
<li class="content">
[4]<b style="margin: 20px;">CC2E</b> (def=0x0)    //    Capture/Compare 2 output enable
</li>
<li class="content">
[3]<b style="margin: 20px;">CC1NP</b> (def=0x0)    //    Capture/Compare 1 output Polarity
</li>
<li class="content">
[2]<b style="margin: 20px;">CC1NE</b> (def=0x0)    //    Capture/Compare 1 complementary output enable
</li>
<li class="content">
[1]<b style="margin: 20px;">CC1P</b> (def=0x0)    //    Capture/Compare 1 output Polarity
</li>
<li class="content">
[0]<b style="margin: 20px;">CC1E</b> (def=0x0)    //    Capture/Compare 1 output enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012C24<b style="margin: 20px;">CNT</b>//   counter</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CNT</b> (def=0x0)    //    counter value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012C28<b style="margin: 20px;">PSC</b>//   prescaler</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">PSC</b> (def=0x0)    //    Prescaler value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012C2C<b style="margin: 20px;">ARR</b>//   auto-reload register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">ARR</b> (def=0x0)    //    Auto-reload value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012C34<b style="margin: 20px;">CCR1</b>//   capture/compare register 1</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CCR1</b> (def=0x0)    //    Capture/Compare 1 value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012C38<b style="margin: 20px;">CCR2</b>//   capture/compare register 2</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CCR2</b> (def=0x0)    //    Capture/Compare 2 value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012C3C<b style="margin: 20px;">CCR3</b>//   capture/compare register 3</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CCR3</b> (def=0x0)    //    Capture/Compare value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012C40<b style="margin: 20px;">CCR4</b>//   capture/compare register 4</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CCR4</b> (def=0x0)    //    Capture/Compare value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012C48<b style="margin: 20px;">DCR</b>//   DMA control register</summary>
<ul>
<li class="content">
[8:12]<b style="margin: 20px;">DBL</b> (def=0x0)    //    DMA burst length
</li>
<li class="content">
[0:4]<b style="margin: 20px;">DBA</b> (def=0x0)    //    DMA base address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012C4C<b style="margin: 20px;">DMAR</b>//   DMA address for full transfer</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">DMAB</b> (def=0x0)    //    DMA register for burst accesses
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012C30<b style="margin: 20px;">RCR</b>//   repetition counter register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">REP</b> (def=0x0)    //    Repetition counter value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012C44<b style="margin: 20px;">BDTR</b>//   break and dead-time register</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">MOE</b> (def=0x0)    //    Main output enable
</li>
<li class="content">
[14]<b style="margin: 20px;">AOE</b> (def=0x0)    //    Automatic output enable
</li>
<li class="content">
[13]<b style="margin: 20px;">BKP</b> (def=0x0)    //    Break polarity
</li>
<li class="content">
[12]<b style="margin: 20px;">BKE</b> (def=0x0)    //    Break enable
</li>
<li class="content">
[11]<b style="margin: 20px;">OSSR</b> (def=0x0)    //    Off-state selection for Run mode
</li>
<li class="content">
[10]<b style="margin: 20px;">OSSI</b> (def=0x0)    //    Off-state selection for Idle mode
</li>
<li class="content">
[8:9]<b style="margin: 20px;">LOCK</b> (def=0x0)    //    Lock configuration
</li>
<li class="content">
[0:7]<b style="margin: 20px;">DTG</b> (def=0x0)    //    Dead-time generator setup
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[24]  <b>TIM1_BRK</b>    //    TIM1 Break interrupt</li>
<li>[27]  <b>TIM1_CC</b>    //    TIM1 Capture Compare interrupt</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40013400<b style="margin: 20px;">TIM8</b>// </summary>
<ul>
<li class="content"><details><summary>0x40013400<b style="margin: 20px;">CR1</b>//   control register 1</summary>
<ul>
<li class="content">
[8:9]<b style="margin: 20px;">CKD</b> (def=0x0)    //    Clock division
</li>
<li class="content">
[7]<b style="margin: 20px;">ARPE</b> (def=0x0)    //    Auto-reload preload enable
</li>
<li class="content">
[5:6]<b style="margin: 20px;">CMS</b> (def=0x0)    //    Center-aligned mode selection
</li>
<li class="content">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    Direction
</li>
<li class="content">
[3]<b style="margin: 20px;">OPM</b> (def=0x0)    //    One-pulse mode
</li>
<li class="content">
[2]<b style="margin: 20px;">URS</b> (def=0x0)    //    Update request source
</li>
<li class="content">
[1]<b style="margin: 20px;">UDIS</b> (def=0x0)    //    Update disable
</li>
<li class="content">
[0]<b style="margin: 20px;">CEN</b> (def=0x0)    //    Counter enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40013404<b style="margin: 20px;">CR2</b>//   control register 2</summary>
<ul>
<li class="content">
[14]<b style="margin: 20px;">OIS4</b> (def=0x0)    //    Output Idle state 4
</li>
<li class="content">
[13]<b style="margin: 20px;">OIS3N</b> (def=0x0)    //    Output Idle state 3
</li>
<li class="content">
[12]<b style="margin: 20px;">OIS3</b> (def=0x0)    //    Output Idle state 3
</li>
<li class="content">
[11]<b style="margin: 20px;">OIS2N</b> (def=0x0)    //    Output Idle state 2
</li>
<li class="content">
[10]<b style="margin: 20px;">OIS2</b> (def=0x0)    //    Output Idle state 2
</li>
<li class="content">
[9]<b style="margin: 20px;">OIS1N</b> (def=0x0)    //    Output Idle state 1
</li>
<li class="content">
[8]<b style="margin: 20px;">OIS1</b> (def=0x0)    //    Output Idle state 1
</li>
<li class="content">
[7]<b style="margin: 20px;">TI1S</b> (def=0x0)    //    TI1 selection
</li>
<li class="content">
[4:6]<b style="margin: 20px;">MMS</b> (def=0x0)    //    Master mode selection
</li>
<li class="content">
[3]<b style="margin: 20px;">CCDS</b> (def=0x0)    //    Capture/compare DMA selection
</li>
<li class="content">
[2]<b style="margin: 20px;">CCUS</b> (def=0x0)    //    Capture/compare control update selection
</li>
<li class="content">
[0]<b style="margin: 20px;">CCPC</b> (def=0x0)    //    Capture/compare preloaded control
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40013408<b style="margin: 20px;">SMCR</b>//   slave mode control register</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">ETP</b> (def=0x0)    //    External trigger polarity
</li>
<li class="content">
[14]<b style="margin: 20px;">ECE</b> (def=0x0)    //    External clock enable
</li>
<li class="content">
[12:13]<b style="margin: 20px;">ETPS</b> (def=0x0)    //    External trigger prescaler
</li>
<li class="content">
[8:11]<b style="margin: 20px;">ETF</b> (def=0x0)    //    External trigger filter
</li>
<li class="content">
[7]<b style="margin: 20px;">MSM</b> (def=0x0)    //    Master/Slave mode
</li>
<li class="content">
[4:6]<b style="margin: 20px;">TS</b> (def=0x0)    //    Trigger selection
</li>
<li class="content">
[0:2]<b style="margin: 20px;">SMS</b> (def=0x0)    //    Slave mode selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4001340C<b style="margin: 20px;">DIER</b>//   DMA/Interrupt enable register</summary>
<ul>
<li class="content">
[14]<b style="margin: 20px;">TDE</b> (def=0x0)    //    Trigger DMA request enable
</li>
<li class="content">
[13]<b style="margin: 20px;">COMDE</b> (def=0x0)    //    COM DMA request enable
</li>
<li class="content">
[12]<b style="margin: 20px;">CC4DE</b> (def=0x0)    //    Capture/Compare 4 DMA request enable
</li>
<li class="content">
[11]<b style="margin: 20px;">CC3DE</b> (def=0x0)    //    Capture/Compare 3 DMA request enable
</li>
<li class="content">
[10]<b style="margin: 20px;">CC2DE</b> (def=0x0)    //    Capture/Compare 2 DMA request enable
</li>
<li class="content">
[9]<b style="margin: 20px;">CC1DE</b> (def=0x0)    //    Capture/Compare 1 DMA request enable
</li>
<li class="content">
[8]<b style="margin: 20px;">UDE</b> (def=0x0)    //    Update DMA request enable
</li>
<li class="content">
[6]<b style="margin: 20px;">TIE</b> (def=0x0)    //    Trigger interrupt enable
</li>
<li class="content">
[4]<b style="margin: 20px;">CC4IE</b> (def=0x0)    //    Capture/Compare 4 interrupt enable
</li>
<li class="content">
[3]<b style="margin: 20px;">CC3IE</b> (def=0x0)    //    Capture/Compare 3 interrupt enable
</li>
<li class="content">
[2]<b style="margin: 20px;">CC2IE</b> (def=0x0)    //    Capture/Compare 2 interrupt enable
</li>
<li class="content">
[1]<b style="margin: 20px;">CC1IE</b> (def=0x0)    //    Capture/Compare 1 interrupt enable
</li>
<li class="content">
[0]<b style="margin: 20px;">UIE</b> (def=0x0)    //    Update interrupt enable
</li>
<li class="content">
[7]<b style="margin: 20px;">BIE</b> (def=0x0)    //    Break interrupt enable
</li>
<li class="content">
[5]<b style="margin: 20px;">COMIE</b> (def=0x0)    //    COM interrupt enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40013410<b style="margin: 20px;">SR</b>//   status register</summary>
<ul>
<li class="content">
[12]<b style="margin: 20px;">CC4OF</b> (def=0x0)    //    Capture/Compare 4 overcapture flag
</li>
<li class="content">
[11]<b style="margin: 20px;">CC3OF</b> (def=0x0)    //    Capture/Compare 3 overcapture flag
</li>
<li class="content">
[10]<b style="margin: 20px;">CC2OF</b> (def=0x0)    //    Capture/compare 2 overcapture flag
</li>
<li class="content">
[9]<b style="margin: 20px;">CC1OF</b> (def=0x0)    //    Capture/Compare 1 overcapture flag
</li>
<li class="content">
[7]<b style="margin: 20px;">BIF</b> (def=0x0)    //    Break interrupt flag
</li>
<li class="content">
[6]<b style="margin: 20px;">TIF</b> (def=0x0)    //    Trigger interrupt flag
</li>
<li class="content">
[5]<b style="margin: 20px;">COMIF</b> (def=0x0)    //    COM interrupt flag
</li>
<li class="content">
[4]<b style="margin: 20px;">CC4IF</b> (def=0x0)    //    Capture/Compare 4 interrupt flag
</li>
<li class="content">
[3]<b style="margin: 20px;">CC3IF</b> (def=0x0)    //    Capture/Compare 3 interrupt flag
</li>
<li class="content">
[2]<b style="margin: 20px;">CC2IF</b> (def=0x0)    //    Capture/Compare 2 interrupt flag
</li>
<li class="content">
[1]<b style="margin: 20px;">CC1IF</b> (def=0x0)    //    Capture/compare 1 interrupt flag
</li>
<li class="content">
[0]<b style="margin: 20px;">UIF</b> (def=0x0)    //    Update interrupt flag
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40013414<b style="margin: 20px;">EGR</b>//   event generation register</summary>
<ul>
<li class="content">
[7]<b style="margin: 20px;">BG</b> (def=0x0)    //    Break generation
</li>
<li class="content">
[6]<b style="margin: 20px;">TG</b> (def=0x0)    //    Trigger generation
</li>
<li class="content">
[5]<b style="margin: 20px;">COMG</b> (def=0x0)    //    Capture/Compare control update generation
</li>
<li class="content">
[4]<b style="margin: 20px;">CC4G</b> (def=0x0)    //    Capture/compare 4 generation
</li>
<li class="content">
[3]<b style="margin: 20px;">CC3G</b> (def=0x0)    //    Capture/compare 3 generation
</li>
<li class="content">
[2]<b style="margin: 20px;">CC2G</b> (def=0x0)    //    Capture/compare 2 generation
</li>
<li class="content">
[1]<b style="margin: 20px;">CC1G</b> (def=0x0)    //    Capture/compare 1 generation
</li>
<li class="content">
[0]<b style="margin: 20px;">UG</b> (def=0x0)    //    Update generation
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40013418<b style="margin: 20px;">CCMR1_Output</b>//   capture/compare mode register (output mode)</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">OC2CE</b> (def=0x0)    //    Output Compare 2 clear enable
</li>
<li class="content">
[12:14]<b style="margin: 20px;">OC2M</b> (def=0x0)    //    Output Compare 2 mode
</li>
<li class="content">
[11]<b style="margin: 20px;">OC2PE</b> (def=0x0)    //    Output Compare 2 preload enable
</li>
<li class="content">
[10]<b style="margin: 20px;">OC2FE</b> (def=0x0)    //    Output Compare 2 fast enable
</li>
<li class="content">
[8:9]<b style="margin: 20px;">CC2S</b> (def=0x0)    //    Capture/Compare 2 selection
</li>
<li class="content">
[7]<b style="margin: 20px;">OC1CE</b> (def=0x0)    //    Output Compare 1 clear enable
</li>
<li class="content">
[4:6]<b style="margin: 20px;">OC1M</b> (def=0x0)    //    Output Compare 1 mode
</li>
<li class="content">
[3]<b style="margin: 20px;">OC1PE</b> (def=0x0)    //    Output Compare 1 preload enable
</li>
<li class="content">
[2]<b style="margin: 20px;">OC1FE</b> (def=0x0)    //    Output Compare 1 fast enable
</li>
<li class="content">
[0:1]<b style="margin: 20px;">CC1S</b> (def=0x0)    //    Capture/Compare 1 selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40013418<b style="margin: 20px;">CCMR1_Input</b>//   capture/compare mode register 1 (input mode)</summary>
<ul>
<li class="content">
[12:15]<b style="margin: 20px;">IC2F</b> (def=0x0)    //    Input capture 2 filter
</li>
<li class="content">
[10:11]<b style="margin: 20px;">IC2PCS</b> (def=0x0)    //    Input capture 2 prescaler
</li>
<li class="content">
[8:9]<b style="margin: 20px;">CC2S</b> (def=0x0)    //    Capture/Compare 2 selection
</li>
<li class="content">
[4:7]<b style="margin: 20px;">IC1F</b> (def=0x0)    //    Input capture 1 filter
</li>
<li class="content">
[2:3]<b style="margin: 20px;">ICPCS</b> (def=0x0)    //    Input capture 1 prescaler
</li>
<li class="content">
[0:1]<b style="margin: 20px;">CC1S</b> (def=0x0)    //    Capture/Compare 1 selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4001341C<b style="margin: 20px;">CCMR2_Output</b>//   capture/compare mode register (output mode)</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">OC4CE</b> (def=0x0)    //    Output compare 4 clear enable
</li>
<li class="content">
[12:14]<b style="margin: 20px;">OC4M</b> (def=0x0)    //    Output compare 4 mode
</li>
<li class="content">
[11]<b style="margin: 20px;">OC4PE</b> (def=0x0)    //    Output compare 4 preload enable
</li>
<li class="content">
[10]<b style="margin: 20px;">OC4FE</b> (def=0x0)    //    Output compare 4 fast enable
</li>
<li class="content">
[8:9]<b style="margin: 20px;">CC4S</b> (def=0x0)    //    Capture/Compare 4 selection
</li>
<li class="content">
[7]<b style="margin: 20px;">OC3CE</b> (def=0x0)    //    Output compare 3 clear enable
</li>
<li class="content">
[4:6]<b style="margin: 20px;">OC3M</b> (def=0x0)    //    Output compare 3 mode
</li>
<li class="content">
[3]<b style="margin: 20px;">OC3PE</b> (def=0x0)    //    Output compare 3 preload enable
</li>
<li class="content">
[2]<b style="margin: 20px;">OC3FE</b> (def=0x0)    //    Output compare 3 fast enable
</li>
<li class="content">
[0:1]<b style="margin: 20px;">CC3S</b> (def=0x0)    //    Capture/Compare 3 selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4001341C<b style="margin: 20px;">CCMR2_Input</b>//   capture/compare mode register 2 (input mode)</summary>
<ul>
<li class="content">
[12:15]<b style="margin: 20px;">IC4F</b> (def=0x0)    //    Input capture 4 filter
</li>
<li class="content">
[10:11]<b style="margin: 20px;">IC4PSC</b> (def=0x0)    //    Input capture 4 prescaler
</li>
<li class="content">
[8:9]<b style="margin: 20px;">CC4S</b> (def=0x0)    //    Capture/Compare 4 selection
</li>
<li class="content">
[4:7]<b style="margin: 20px;">IC3F</b> (def=0x0)    //    Input capture 3 filter
</li>
<li class="content">
[2:3]<b style="margin: 20px;">IC3PSC</b> (def=0x0)    //    Input capture 3 prescaler
</li>
<li class="content">
[0:1]<b style="margin: 20px;">CC3S</b> (def=0x0)    //    Capture/compare 3 selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40013420<b style="margin: 20px;">CCER</b>//   capture/compare enable register</summary>
<ul>
<li class="content">
[13]<b style="margin: 20px;">CC4P</b> (def=0x0)    //    Capture/Compare 3 output Polarity
</li>
<li class="content">
[12]<b style="margin: 20px;">CC4E</b> (def=0x0)    //    Capture/Compare 4 output enable
</li>
<li class="content">
[11]<b style="margin: 20px;">CC3NP</b> (def=0x0)    //    Capture/Compare 3 output Polarity
</li>
<li class="content">
[10]<b style="margin: 20px;">CC3NE</b> (def=0x0)    //    Capture/Compare 3 complementary output enable
</li>
<li class="content">
[9]<b style="margin: 20px;">CC3P</b> (def=0x0)    //    Capture/Compare 3 output Polarity
</li>
<li class="content">
[8]<b style="margin: 20px;">CC3E</b> (def=0x0)    //    Capture/Compare 3 output enable
</li>
<li class="content">
[7]<b style="margin: 20px;">CC2NP</b> (def=0x0)    //    Capture/Compare 2 output Polarity
</li>
<li class="content">
[6]<b style="margin: 20px;">CC2NE</b> (def=0x0)    //    Capture/Compare 2 complementary output enable
</li>
<li class="content">
[5]<b style="margin: 20px;">CC2P</b> (def=0x0)    //    Capture/Compare 2 output Polarity
</li>
<li class="content">
[4]<b style="margin: 20px;">CC2E</b> (def=0x0)    //    Capture/Compare 2 output enable
</li>
<li class="content">
[3]<b style="margin: 20px;">CC1NP</b> (def=0x0)    //    Capture/Compare 1 output Polarity
</li>
<li class="content">
[2]<b style="margin: 20px;">CC1NE</b> (def=0x0)    //    Capture/Compare 1 complementary output enable
</li>
<li class="content">
[1]<b style="margin: 20px;">CC1P</b> (def=0x0)    //    Capture/Compare 1 output Polarity
</li>
<li class="content">
[0]<b style="margin: 20px;">CC1E</b> (def=0x0)    //    Capture/Compare 1 output enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40013424<b style="margin: 20px;">CNT</b>//   counter</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CNT</b> (def=0x0)    //    counter value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40013428<b style="margin: 20px;">PSC</b>//   prescaler</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">PSC</b> (def=0x0)    //    Prescaler value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4001342C<b style="margin: 20px;">ARR</b>//   auto-reload register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">ARR</b> (def=0x0)    //    Auto-reload value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40013434<b style="margin: 20px;">CCR1</b>//   capture/compare register 1</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CCR1</b> (def=0x0)    //    Capture/Compare 1 value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40013438<b style="margin: 20px;">CCR2</b>//   capture/compare register 2</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CCR2</b> (def=0x0)    //    Capture/Compare 2 value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4001343C<b style="margin: 20px;">CCR3</b>//   capture/compare register 3</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CCR3</b> (def=0x0)    //    Capture/Compare value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40013440<b style="margin: 20px;">CCR4</b>//   capture/compare register 4</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CCR4</b> (def=0x0)    //    Capture/Compare value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40013448<b style="margin: 20px;">DCR</b>//   DMA control register</summary>
<ul>
<li class="content">
[8:12]<b style="margin: 20px;">DBL</b> (def=0x0)    //    DMA burst length
</li>
<li class="content">
[0:4]<b style="margin: 20px;">DBA</b> (def=0x0)    //    DMA base address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4001344C<b style="margin: 20px;">DMAR</b>//   DMA address for full transfer</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">DMAB</b> (def=0x0)    //    DMA register for burst accesses
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40013430<b style="margin: 20px;">RCR</b>//   repetition counter register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">REP</b> (def=0x0)    //    Repetition counter value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40013444<b style="margin: 20px;">BDTR</b>//   break and dead-time register</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">MOE</b> (def=0x0)    //    Main output enable
</li>
<li class="content">
[14]<b style="margin: 20px;">AOE</b> (def=0x0)    //    Automatic output enable
</li>
<li class="content">
[13]<b style="margin: 20px;">BKP</b> (def=0x0)    //    Break polarity
</li>
<li class="content">
[12]<b style="margin: 20px;">BKE</b> (def=0x0)    //    Break enable
</li>
<li class="content">
[11]<b style="margin: 20px;">OSSR</b> (def=0x0)    //    Off-state selection for Run mode
</li>
<li class="content">
[10]<b style="margin: 20px;">OSSI</b> (def=0x0)    //    Off-state selection for Idle mode
</li>
<li class="content">
[8:9]<b style="margin: 20px;">LOCK</b> (def=0x0)    //    Lock configuration
</li>
<li class="content">
[0:7]<b style="margin: 20px;">DTG</b> (def=0x0)    //    Dead-time generator setup
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[43]  <b>TIM8_BRK</b>    //    TIM8 Break interrupt</li>
<li>[44]  <b>TIM8_UP</b>    //    TIM8 Update interrupt</li>
<li>[45]  <b>TIM8_TRG_COM</b>    //    TIM8 Trigger and Commutation interrupts</li>
<li>[46]  <b>TIM8_CC</b>    //    TIM8 Capture Compare interrupt</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40000000<b style="margin: 20px;">TIM2</b>// General purpose timer</summary>
<ul>
<li class="content"><details><summary>0x40000000<b style="margin: 20px;">CR1</b>//   control register 1</summary>
<ul>
<li class="content">
[8:9]<b style="margin: 20px;">CKD</b> (def=0x0)    //    Clock division
</li>
<li class="content">
[7]<b style="margin: 20px;">ARPE</b> (def=0x0)    //    Auto-reload preload enable
</li>
<li class="content">
[5:6]<b style="margin: 20px;">CMS</b> (def=0x0)    //    Center-aligned mode selection
</li>
<li class="content">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    Direction
</li>
<li class="content">
[3]<b style="margin: 20px;">OPM</b> (def=0x0)    //    One-pulse mode
</li>
<li class="content">
[2]<b style="margin: 20px;">URS</b> (def=0x0)    //    Update request source
</li>
<li class="content">
[1]<b style="margin: 20px;">UDIS</b> (def=0x0)    //    Update disable
</li>
<li class="content">
[0]<b style="margin: 20px;">CEN</b> (def=0x0)    //    Counter enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000004<b style="margin: 20px;">CR2</b>//   control register 2</summary>
<ul>
<li class="content">
[7]<b style="margin: 20px;">TI1S</b> (def=0x0)    //    TI1 selection
</li>
<li class="content">
[4:6]<b style="margin: 20px;">MMS</b> (def=0x0)    //    Master mode selection
</li>
<li class="content">
[3]<b style="margin: 20px;">CCDS</b> (def=0x0)    //    Capture/compare DMA selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000008<b style="margin: 20px;">SMCR</b>//   slave mode control register</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">ETP</b> (def=0x0)    //    External trigger polarity
</li>
<li class="content">
[14]<b style="margin: 20px;">ECE</b> (def=0x0)    //    External clock enable
</li>
<li class="content">
[12:13]<b style="margin: 20px;">ETPS</b> (def=0x0)    //    External trigger prescaler
</li>
<li class="content">
[8:11]<b style="margin: 20px;">ETF</b> (def=0x0)    //    External trigger filter
</li>
<li class="content">
[7]<b style="margin: 20px;">MSM</b> (def=0x0)    //    Master/Slave mode
</li>
<li class="content">
[4:6]<b style="margin: 20px;">TS</b> (def=0x0)    //    Trigger selection
</li>
<li class="content">
[0:2]<b style="margin: 20px;">SMS</b> (def=0x0)    //    Slave mode selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000000C<b style="margin: 20px;">DIER</b>//   DMA/Interrupt enable register</summary>
<ul>
<li class="content">
[14]<b style="margin: 20px;">TDE</b> (def=0x0)    //    Trigger DMA request enable
</li>
<li class="content">
[12]<b style="margin: 20px;">CC4DE</b> (def=0x0)    //    Capture/Compare 4 DMA request enable
</li>
<li class="content">
[11]<b style="margin: 20px;">CC3DE</b> (def=0x0)    //    Capture/Compare 3 DMA request enable
</li>
<li class="content">
[10]<b style="margin: 20px;">CC2DE</b> (def=0x0)    //    Capture/Compare 2 DMA request enable
</li>
<li class="content">
[9]<b style="margin: 20px;">CC1DE</b> (def=0x0)    //    Capture/Compare 1 DMA request enable
</li>
<li class="content">
[8]<b style="margin: 20px;">UDE</b> (def=0x0)    //    Update DMA request enable
</li>
<li class="content">
[6]<b style="margin: 20px;">TIE</b> (def=0x0)    //    Trigger interrupt enable
</li>
<li class="content">
[4]<b style="margin: 20px;">CC4IE</b> (def=0x0)    //    Capture/Compare 4 interrupt enable
</li>
<li class="content">
[3]<b style="margin: 20px;">CC3IE</b> (def=0x0)    //    Capture/Compare 3 interrupt enable
</li>
<li class="content">
[2]<b style="margin: 20px;">CC2IE</b> (def=0x0)    //    Capture/Compare 2 interrupt enable
</li>
<li class="content">
[1]<b style="margin: 20px;">CC1IE</b> (def=0x0)    //    Capture/Compare 1 interrupt enable
</li>
<li class="content">
[0]<b style="margin: 20px;">UIE</b> (def=0x0)    //    Update interrupt enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000010<b style="margin: 20px;">SR</b>//   status register</summary>
<ul>
<li class="content">
[12]<b style="margin: 20px;">CC4OF</b> (def=0x0)    //    Capture/Compare 4 overcapture flag
</li>
<li class="content">
[11]<b style="margin: 20px;">CC3OF</b> (def=0x0)    //    Capture/Compare 3 overcapture flag
</li>
<li class="content">
[10]<b style="margin: 20px;">CC2OF</b> (def=0x0)    //    Capture/compare 2 overcapture flag
</li>
<li class="content">
[9]<b style="margin: 20px;">CC1OF</b> (def=0x0)    //    Capture/Compare 1 overcapture flag
</li>
<li class="content">
[6]<b style="margin: 20px;">TIF</b> (def=0x0)    //    Trigger interrupt flag
</li>
<li class="content">
[4]<b style="margin: 20px;">CC4IF</b> (def=0x0)    //    Capture/Compare 4 interrupt flag
</li>
<li class="content">
[3]<b style="margin: 20px;">CC3IF</b> (def=0x0)    //    Capture/Compare 3 interrupt flag
</li>
<li class="content">
[2]<b style="margin: 20px;">CC2IF</b> (def=0x0)    //    Capture/Compare 2 interrupt flag
</li>
<li class="content">
[1]<b style="margin: 20px;">CC1IF</b> (def=0x0)    //    Capture/compare 1 interrupt flag
</li>
<li class="content">
[0]<b style="margin: 20px;">UIF</b> (def=0x0)    //    Update interrupt flag
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000014<b style="margin: 20px;">EGR</b>//   event generation register</summary>
<ul>
<li class="content">
[6]<b style="margin: 20px;">TG</b> (def=0x0)    //    Trigger generation
</li>
<li class="content">
[4]<b style="margin: 20px;">CC4G</b> (def=0x0)    //    Capture/compare 4 generation
</li>
<li class="content">
[3]<b style="margin: 20px;">CC3G</b> (def=0x0)    //    Capture/compare 3 generation
</li>
<li class="content">
[2]<b style="margin: 20px;">CC2G</b> (def=0x0)    //    Capture/compare 2 generation
</li>
<li class="content">
[1]<b style="margin: 20px;">CC1G</b> (def=0x0)    //    Capture/compare 1 generation
</li>
<li class="content">
[0]<b style="margin: 20px;">UG</b> (def=0x0)    //    Update generation
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000018<b style="margin: 20px;">CCMR1_Output</b>//   capture/compare mode register 1 (output mode)</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">OC2CE</b> (def=0x0)    //    Output compare 2 clear enable
</li>
<li class="content">
[12:14]<b style="margin: 20px;">OC2M</b> (def=0x0)    //    Output compare 2 mode
</li>
<li class="content">
[11]<b style="margin: 20px;">OC2PE</b> (def=0x0)    //    Output compare 2 preload enable
</li>
<li class="content">
[10]<b style="margin: 20px;">OC2FE</b> (def=0x0)    //    Output compare 2 fast enable
</li>
<li class="content">
[8:9]<b style="margin: 20px;">CC2S</b> (def=0x0)    //    Capture/Compare 2 selection
</li>
<li class="content">
[7]<b style="margin: 20px;">OC1CE</b> (def=0x0)    //    Output compare 1 clear enable
</li>
<li class="content">
[4:6]<b style="margin: 20px;">OC1M</b> (def=0x0)    //    Output compare 1 mode
</li>
<li class="content">
[3]<b style="margin: 20px;">OC1PE</b> (def=0x0)    //    Output compare 1 preload enable
</li>
<li class="content">
[2]<b style="margin: 20px;">OC1FE</b> (def=0x0)    //    Output compare 1 fast enable
</li>
<li class="content">
[0:1]<b style="margin: 20px;">CC1S</b> (def=0x0)    //    Capture/Compare 1 selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000018<b style="margin: 20px;">CCMR1_Input</b>//   capture/compare mode register 1 (input mode)</summary>
<ul>
<li class="content">
[12:15]<b style="margin: 20px;">IC2F</b> (def=0x0)    //    Input capture 2 filter
</li>
<li class="content">
[10:11]<b style="margin: 20px;">IC2PSC</b> (def=0x0)    //    Input capture 2 prescaler
</li>
<li class="content">
[8:9]<b style="margin: 20px;">CC2S</b> (def=0x0)    //    Capture/compare 2 selection
</li>
<li class="content">
[4:7]<b style="margin: 20px;">IC1F</b> (def=0x0)    //    Input capture 1 filter
</li>
<li class="content">
[2:3]<b style="margin: 20px;">IC1PSC</b> (def=0x0)    //    Input capture 1 prescaler
</li>
<li class="content">
[0:1]<b style="margin: 20px;">CC1S</b> (def=0x0)    //    Capture/Compare 1 selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000001C<b style="margin: 20px;">CCMR2_Output</b>//   capture/compare mode register 2 (output mode)</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">O24CE</b> (def=0x0)    //    Output compare 4 clear enable
</li>
<li class="content">
[12:14]<b style="margin: 20px;">OC4M</b> (def=0x0)    //    Output compare 4 mode
</li>
<li class="content">
[11]<b style="margin: 20px;">OC4PE</b> (def=0x0)    //    Output compare 4 preload enable
</li>
<li class="content">
[10]<b style="margin: 20px;">OC4FE</b> (def=0x0)    //    Output compare 4 fast enable
</li>
<li class="content">
[8:9]<b style="margin: 20px;">CC4S</b> (def=0x0)    //    Capture/Compare 4 selection
</li>
<li class="content">
[7]<b style="margin: 20px;">OC3CE</b> (def=0x0)    //    Output compare 3 clear enable
</li>
<li class="content">
[4:6]<b style="margin: 20px;">OC3M</b> (def=0x0)    //    Output compare 3 mode
</li>
<li class="content">
[3]<b style="margin: 20px;">OC3PE</b> (def=0x0)    //    Output compare 3 preload enable
</li>
<li class="content">
[2]<b style="margin: 20px;">OC3FE</b> (def=0x0)    //    Output compare 3 fast enable
</li>
<li class="content">
[0:1]<b style="margin: 20px;">CC3S</b> (def=0x0)    //    Capture/Compare 3 selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000001C<b style="margin: 20px;">CCMR2_Input</b>//   capture/compare mode register 2 (input mode)</summary>
<ul>
<li class="content">
[12:15]<b style="margin: 20px;">IC4F</b> (def=0x0)    //    Input capture 4 filter
</li>
<li class="content">
[10:11]<b style="margin: 20px;">IC4PSC</b> (def=0x0)    //    Input capture 4 prescaler
</li>
<li class="content">
[8:9]<b style="margin: 20px;">CC4S</b> (def=0x0)    //    Capture/Compare 4 selection
</li>
<li class="content">
[4:7]<b style="margin: 20px;">IC3F</b> (def=0x0)    //    Input capture 3 filter
</li>
<li class="content">
[2:3]<b style="margin: 20px;">IC3PSC</b> (def=0x0)    //    Input capture 3 prescaler
</li>
<li class="content">
[0:1]<b style="margin: 20px;">CC3S</b> (def=0x0)    //    Capture/Compare 3 selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000020<b style="margin: 20px;">CCER</b>//   capture/compare enable register</summary>
<ul>
<li class="content">
[13]<b style="margin: 20px;">CC4P</b> (def=0x0)    //    Capture/Compare 3 output Polarity
</li>
<li class="content">
[12]<b style="margin: 20px;">CC4E</b> (def=0x0)    //    Capture/Compare 4 output enable
</li>
<li class="content">
[9]<b style="margin: 20px;">CC3P</b> (def=0x0)    //    Capture/Compare 3 output Polarity
</li>
<li class="content">
[8]<b style="margin: 20px;">CC3E</b> (def=0x0)    //    Capture/Compare 3 output enable
</li>
<li class="content">
[5]<b style="margin: 20px;">CC2P</b> (def=0x0)    //    Capture/Compare 2 output Polarity
</li>
<li class="content">
[4]<b style="margin: 20px;">CC2E</b> (def=0x0)    //    Capture/Compare 2 output enable
</li>
<li class="content">
[1]<b style="margin: 20px;">CC1P</b> (def=0x0)    //    Capture/Compare 1 output Polarity
</li>
<li class="content">
[0]<b style="margin: 20px;">CC1E</b> (def=0x0)    //    Capture/Compare 1 output enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000024<b style="margin: 20px;">CNT</b>//   counter</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CNT</b> (def=0x0)    //    counter value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000028<b style="margin: 20px;">PSC</b>//   prescaler</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">PSC</b> (def=0x0)    //    Prescaler value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000002C<b style="margin: 20px;">ARR</b>//   auto-reload register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">ARR</b> (def=0x0)    //    Auto-reload value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000034<b style="margin: 20px;">CCR1</b>//   capture/compare register 1</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CCR1</b> (def=0x0)    //    Capture/Compare 1 value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000038<b style="margin: 20px;">CCR2</b>//   capture/compare register 2</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CCR2</b> (def=0x0)    //    Capture/Compare 2 value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000003C<b style="margin: 20px;">CCR3</b>//   capture/compare register 3</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CCR3</b> (def=0x0)    //    Capture/Compare value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000040<b style="margin: 20px;">CCR4</b>//   capture/compare register 4</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CCR4</b> (def=0x0)    //    Capture/Compare value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000048<b style="margin: 20px;">DCR</b>//   DMA control register</summary>
<ul>
<li class="content">
[8:12]<b style="margin: 20px;">DBL</b> (def=0x0)    //    DMA burst length
</li>
<li class="content">
[0:4]<b style="margin: 20px;">DBA</b> (def=0x0)    //    DMA base address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000004C<b style="margin: 20px;">DMAR</b>//   DMA address for full transfer</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">DMAB</b> (def=0x0)    //    DMA register for burst accesses
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[28]  <b>TIM2</b>    //    TIM2 global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40000400<b style="margin: 20px;">TIM3</b>// </summary>
<ul>
<li class="content"><details><summary>0x40000400<b style="margin: 20px;">CR1</b>//   control register 1</summary>
<ul>
<li class="content">
[8:9]<b style="margin: 20px;">CKD</b> (def=0x0)    //    Clock division
</li>
<li class="content">
[7]<b style="margin: 20px;">ARPE</b> (def=0x0)    //    Auto-reload preload enable
</li>
<li class="content">
[5:6]<b style="margin: 20px;">CMS</b> (def=0x0)    //    Center-aligned mode selection
</li>
<li class="content">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    Direction
</li>
<li class="content">
[3]<b style="margin: 20px;">OPM</b> (def=0x0)    //    One-pulse mode
</li>
<li class="content">
[2]<b style="margin: 20px;">URS</b> (def=0x0)    //    Update request source
</li>
<li class="content">
[1]<b style="margin: 20px;">UDIS</b> (def=0x0)    //    Update disable
</li>
<li class="content">
[0]<b style="margin: 20px;">CEN</b> (def=0x0)    //    Counter enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000404<b style="margin: 20px;">CR2</b>//   control register 2</summary>
<ul>
<li class="content">
[7]<b style="margin: 20px;">TI1S</b> (def=0x0)    //    TI1 selection
</li>
<li class="content">
[4:6]<b style="margin: 20px;">MMS</b> (def=0x0)    //    Master mode selection
</li>
<li class="content">
[3]<b style="margin: 20px;">CCDS</b> (def=0x0)    //    Capture/compare DMA selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000408<b style="margin: 20px;">SMCR</b>//   slave mode control register</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">ETP</b> (def=0x0)    //    External trigger polarity
</li>
<li class="content">
[14]<b style="margin: 20px;">ECE</b> (def=0x0)    //    External clock enable
</li>
<li class="content">
[12:13]<b style="margin: 20px;">ETPS</b> (def=0x0)    //    External trigger prescaler
</li>
<li class="content">
[8:11]<b style="margin: 20px;">ETF</b> (def=0x0)    //    External trigger filter
</li>
<li class="content">
[7]<b style="margin: 20px;">MSM</b> (def=0x0)    //    Master/Slave mode
</li>
<li class="content">
[4:6]<b style="margin: 20px;">TS</b> (def=0x0)    //    Trigger selection
</li>
<li class="content">
[0:2]<b style="margin: 20px;">SMS</b> (def=0x0)    //    Slave mode selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000040C<b style="margin: 20px;">DIER</b>//   DMA/Interrupt enable register</summary>
<ul>
<li class="content">
[14]<b style="margin: 20px;">TDE</b> (def=0x0)    //    Trigger DMA request enable
</li>
<li class="content">
[12]<b style="margin: 20px;">CC4DE</b> (def=0x0)    //    Capture/Compare 4 DMA request enable
</li>
<li class="content">
[11]<b style="margin: 20px;">CC3DE</b> (def=0x0)    //    Capture/Compare 3 DMA request enable
</li>
<li class="content">
[10]<b style="margin: 20px;">CC2DE</b> (def=0x0)    //    Capture/Compare 2 DMA request enable
</li>
<li class="content">
[9]<b style="margin: 20px;">CC1DE</b> (def=0x0)    //    Capture/Compare 1 DMA request enable
</li>
<li class="content">
[8]<b style="margin: 20px;">UDE</b> (def=0x0)    //    Update DMA request enable
</li>
<li class="content">
[6]<b style="margin: 20px;">TIE</b> (def=0x0)    //    Trigger interrupt enable
</li>
<li class="content">
[4]<b style="margin: 20px;">CC4IE</b> (def=0x0)    //    Capture/Compare 4 interrupt enable
</li>
<li class="content">
[3]<b style="margin: 20px;">CC3IE</b> (def=0x0)    //    Capture/Compare 3 interrupt enable
</li>
<li class="content">
[2]<b style="margin: 20px;">CC2IE</b> (def=0x0)    //    Capture/Compare 2 interrupt enable
</li>
<li class="content">
[1]<b style="margin: 20px;">CC1IE</b> (def=0x0)    //    Capture/Compare 1 interrupt enable
</li>
<li class="content">
[0]<b style="margin: 20px;">UIE</b> (def=0x0)    //    Update interrupt enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000410<b style="margin: 20px;">SR</b>//   status register</summary>
<ul>
<li class="content">
[12]<b style="margin: 20px;">CC4OF</b> (def=0x0)    //    Capture/Compare 4 overcapture flag
</li>
<li class="content">
[11]<b style="margin: 20px;">CC3OF</b> (def=0x0)    //    Capture/Compare 3 overcapture flag
</li>
<li class="content">
[10]<b style="margin: 20px;">CC2OF</b> (def=0x0)    //    Capture/compare 2 overcapture flag
</li>
<li class="content">
[9]<b style="margin: 20px;">CC1OF</b> (def=0x0)    //    Capture/Compare 1 overcapture flag
</li>
<li class="content">
[6]<b style="margin: 20px;">TIF</b> (def=0x0)    //    Trigger interrupt flag
</li>
<li class="content">
[4]<b style="margin: 20px;">CC4IF</b> (def=0x0)    //    Capture/Compare 4 interrupt flag
</li>
<li class="content">
[3]<b style="margin: 20px;">CC3IF</b> (def=0x0)    //    Capture/Compare 3 interrupt flag
</li>
<li class="content">
[2]<b style="margin: 20px;">CC2IF</b> (def=0x0)    //    Capture/Compare 2 interrupt flag
</li>
<li class="content">
[1]<b style="margin: 20px;">CC1IF</b> (def=0x0)    //    Capture/compare 1 interrupt flag
</li>
<li class="content">
[0]<b style="margin: 20px;">UIF</b> (def=0x0)    //    Update interrupt flag
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000414<b style="margin: 20px;">EGR</b>//   event generation register</summary>
<ul>
<li class="content">
[6]<b style="margin: 20px;">TG</b> (def=0x0)    //    Trigger generation
</li>
<li class="content">
[4]<b style="margin: 20px;">CC4G</b> (def=0x0)    //    Capture/compare 4 generation
</li>
<li class="content">
[3]<b style="margin: 20px;">CC3G</b> (def=0x0)    //    Capture/compare 3 generation
</li>
<li class="content">
[2]<b style="margin: 20px;">CC2G</b> (def=0x0)    //    Capture/compare 2 generation
</li>
<li class="content">
[1]<b style="margin: 20px;">CC1G</b> (def=0x0)    //    Capture/compare 1 generation
</li>
<li class="content">
[0]<b style="margin: 20px;">UG</b> (def=0x0)    //    Update generation
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000418<b style="margin: 20px;">CCMR1_Output</b>//   capture/compare mode register 1 (output mode)</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">OC2CE</b> (def=0x0)    //    Output compare 2 clear enable
</li>
<li class="content">
[12:14]<b style="margin: 20px;">OC2M</b> (def=0x0)    //    Output compare 2 mode
</li>
<li class="content">
[11]<b style="margin: 20px;">OC2PE</b> (def=0x0)    //    Output compare 2 preload enable
</li>
<li class="content">
[10]<b style="margin: 20px;">OC2FE</b> (def=0x0)    //    Output compare 2 fast enable
</li>
<li class="content">
[8:9]<b style="margin: 20px;">CC2S</b> (def=0x0)    //    Capture/Compare 2 selection
</li>
<li class="content">
[7]<b style="margin: 20px;">OC1CE</b> (def=0x0)    //    Output compare 1 clear enable
</li>
<li class="content">
[4:6]<b style="margin: 20px;">OC1M</b> (def=0x0)    //    Output compare 1 mode
</li>
<li class="content">
[3]<b style="margin: 20px;">OC1PE</b> (def=0x0)    //    Output compare 1 preload enable
</li>
<li class="content">
[2]<b style="margin: 20px;">OC1FE</b> (def=0x0)    //    Output compare 1 fast enable
</li>
<li class="content">
[0:1]<b style="margin: 20px;">CC1S</b> (def=0x0)    //    Capture/Compare 1 selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000418<b style="margin: 20px;">CCMR1_Input</b>//   capture/compare mode register 1 (input mode)</summary>
<ul>
<li class="content">
[12:15]<b style="margin: 20px;">IC2F</b> (def=0x0)    //    Input capture 2 filter
</li>
<li class="content">
[10:11]<b style="margin: 20px;">IC2PSC</b> (def=0x0)    //    Input capture 2 prescaler
</li>
<li class="content">
[8:9]<b style="margin: 20px;">CC2S</b> (def=0x0)    //    Capture/compare 2 selection
</li>
<li class="content">
[4:7]<b style="margin: 20px;">IC1F</b> (def=0x0)    //    Input capture 1 filter
</li>
<li class="content">
[2:3]<b style="margin: 20px;">IC1PSC</b> (def=0x0)    //    Input capture 1 prescaler
</li>
<li class="content">
[0:1]<b style="margin: 20px;">CC1S</b> (def=0x0)    //    Capture/Compare 1 selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000041C<b style="margin: 20px;">CCMR2_Output</b>//   capture/compare mode register 2 (output mode)</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">O24CE</b> (def=0x0)    //    Output compare 4 clear enable
</li>
<li class="content">
[12:14]<b style="margin: 20px;">OC4M</b> (def=0x0)    //    Output compare 4 mode
</li>
<li class="content">
[11]<b style="margin: 20px;">OC4PE</b> (def=0x0)    //    Output compare 4 preload enable
</li>
<li class="content">
[10]<b style="margin: 20px;">OC4FE</b> (def=0x0)    //    Output compare 4 fast enable
</li>
<li class="content">
[8:9]<b style="margin: 20px;">CC4S</b> (def=0x0)    //    Capture/Compare 4 selection
</li>
<li class="content">
[7]<b style="margin: 20px;">OC3CE</b> (def=0x0)    //    Output compare 3 clear enable
</li>
<li class="content">
[4:6]<b style="margin: 20px;">OC3M</b> (def=0x0)    //    Output compare 3 mode
</li>
<li class="content">
[3]<b style="margin: 20px;">OC3PE</b> (def=0x0)    //    Output compare 3 preload enable
</li>
<li class="content">
[2]<b style="margin: 20px;">OC3FE</b> (def=0x0)    //    Output compare 3 fast enable
</li>
<li class="content">
[0:1]<b style="margin: 20px;">CC3S</b> (def=0x0)    //    Capture/Compare 3 selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000041C<b style="margin: 20px;">CCMR2_Input</b>//   capture/compare mode register 2 (input mode)</summary>
<ul>
<li class="content">
[12:15]<b style="margin: 20px;">IC4F</b> (def=0x0)    //    Input capture 4 filter
</li>
<li class="content">
[10:11]<b style="margin: 20px;">IC4PSC</b> (def=0x0)    //    Input capture 4 prescaler
</li>
<li class="content">
[8:9]<b style="margin: 20px;">CC4S</b> (def=0x0)    //    Capture/Compare 4 selection
</li>
<li class="content">
[4:7]<b style="margin: 20px;">IC3F</b> (def=0x0)    //    Input capture 3 filter
</li>
<li class="content">
[2:3]<b style="margin: 20px;">IC3PSC</b> (def=0x0)    //    Input capture 3 prescaler
</li>
<li class="content">
[0:1]<b style="margin: 20px;">CC3S</b> (def=0x0)    //    Capture/Compare 3 selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000420<b style="margin: 20px;">CCER</b>//   capture/compare enable register</summary>
<ul>
<li class="content">
[13]<b style="margin: 20px;">CC4P</b> (def=0x0)    //    Capture/Compare 3 output Polarity
</li>
<li class="content">
[12]<b style="margin: 20px;">CC4E</b> (def=0x0)    //    Capture/Compare 4 output enable
</li>
<li class="content">
[9]<b style="margin: 20px;">CC3P</b> (def=0x0)    //    Capture/Compare 3 output Polarity
</li>
<li class="content">
[8]<b style="margin: 20px;">CC3E</b> (def=0x0)    //    Capture/Compare 3 output enable
</li>
<li class="content">
[5]<b style="margin: 20px;">CC2P</b> (def=0x0)    //    Capture/Compare 2 output Polarity
</li>
<li class="content">
[4]<b style="margin: 20px;">CC2E</b> (def=0x0)    //    Capture/Compare 2 output enable
</li>
<li class="content">
[1]<b style="margin: 20px;">CC1P</b> (def=0x0)    //    Capture/Compare 1 output Polarity
</li>
<li class="content">
[0]<b style="margin: 20px;">CC1E</b> (def=0x0)    //    Capture/Compare 1 output enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000424<b style="margin: 20px;">CNT</b>//   counter</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CNT</b> (def=0x0)    //    counter value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000428<b style="margin: 20px;">PSC</b>//   prescaler</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">PSC</b> (def=0x0)    //    Prescaler value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000042C<b style="margin: 20px;">ARR</b>//   auto-reload register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">ARR</b> (def=0x0)    //    Auto-reload value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000434<b style="margin: 20px;">CCR1</b>//   capture/compare register 1</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CCR1</b> (def=0x0)    //    Capture/Compare 1 value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000438<b style="margin: 20px;">CCR2</b>//   capture/compare register 2</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CCR2</b> (def=0x0)    //    Capture/Compare 2 value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000043C<b style="margin: 20px;">CCR3</b>//   capture/compare register 3</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CCR3</b> (def=0x0)    //    Capture/Compare value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000440<b style="margin: 20px;">CCR4</b>//   capture/compare register 4</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CCR4</b> (def=0x0)    //    Capture/Compare value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000448<b style="margin: 20px;">DCR</b>//   DMA control register</summary>
<ul>
<li class="content">
[8:12]<b style="margin: 20px;">DBL</b> (def=0x0)    //    DMA burst length
</li>
<li class="content">
[0:4]<b style="margin: 20px;">DBA</b> (def=0x0)    //    DMA base address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000044C<b style="margin: 20px;">DMAR</b>//   DMA address for full transfer</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">DMAB</b> (def=0x0)    //    DMA register for burst accesses
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[29]  <b>TIM3</b>    //    TIM3 global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40000800<b style="margin: 20px;">TIM4</b>// </summary>
<ul>
<li class="content"><details><summary>0x40000800<b style="margin: 20px;">CR1</b>//   control register 1</summary>
<ul>
<li class="content">
[8:9]<b style="margin: 20px;">CKD</b> (def=0x0)    //    Clock division
</li>
<li class="content">
[7]<b style="margin: 20px;">ARPE</b> (def=0x0)    //    Auto-reload preload enable
</li>
<li class="content">
[5:6]<b style="margin: 20px;">CMS</b> (def=0x0)    //    Center-aligned mode selection
</li>
<li class="content">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    Direction
</li>
<li class="content">
[3]<b style="margin: 20px;">OPM</b> (def=0x0)    //    One-pulse mode
</li>
<li class="content">
[2]<b style="margin: 20px;">URS</b> (def=0x0)    //    Update request source
</li>
<li class="content">
[1]<b style="margin: 20px;">UDIS</b> (def=0x0)    //    Update disable
</li>
<li class="content">
[0]<b style="margin: 20px;">CEN</b> (def=0x0)    //    Counter enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000804<b style="margin: 20px;">CR2</b>//   control register 2</summary>
<ul>
<li class="content">
[7]<b style="margin: 20px;">TI1S</b> (def=0x0)    //    TI1 selection
</li>
<li class="content">
[4:6]<b style="margin: 20px;">MMS</b> (def=0x0)    //    Master mode selection
</li>
<li class="content">
[3]<b style="margin: 20px;">CCDS</b> (def=0x0)    //    Capture/compare DMA selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000808<b style="margin: 20px;">SMCR</b>//   slave mode control register</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">ETP</b> (def=0x0)    //    External trigger polarity
</li>
<li class="content">
[14]<b style="margin: 20px;">ECE</b> (def=0x0)    //    External clock enable
</li>
<li class="content">
[12:13]<b style="margin: 20px;">ETPS</b> (def=0x0)    //    External trigger prescaler
</li>
<li class="content">
[8:11]<b style="margin: 20px;">ETF</b> (def=0x0)    //    External trigger filter
</li>
<li class="content">
[7]<b style="margin: 20px;">MSM</b> (def=0x0)    //    Master/Slave mode
</li>
<li class="content">
[4:6]<b style="margin: 20px;">TS</b> (def=0x0)    //    Trigger selection
</li>
<li class="content">
[0:2]<b style="margin: 20px;">SMS</b> (def=0x0)    //    Slave mode selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000080C<b style="margin: 20px;">DIER</b>//   DMA/Interrupt enable register</summary>
<ul>
<li class="content">
[14]<b style="margin: 20px;">TDE</b> (def=0x0)    //    Trigger DMA request enable
</li>
<li class="content">
[12]<b style="margin: 20px;">CC4DE</b> (def=0x0)    //    Capture/Compare 4 DMA request enable
</li>
<li class="content">
[11]<b style="margin: 20px;">CC3DE</b> (def=0x0)    //    Capture/Compare 3 DMA request enable
</li>
<li class="content">
[10]<b style="margin: 20px;">CC2DE</b> (def=0x0)    //    Capture/Compare 2 DMA request enable
</li>
<li class="content">
[9]<b style="margin: 20px;">CC1DE</b> (def=0x0)    //    Capture/Compare 1 DMA request enable
</li>
<li class="content">
[8]<b style="margin: 20px;">UDE</b> (def=0x0)    //    Update DMA request enable
</li>
<li class="content">
[6]<b style="margin: 20px;">TIE</b> (def=0x0)    //    Trigger interrupt enable
</li>
<li class="content">
[4]<b style="margin: 20px;">CC4IE</b> (def=0x0)    //    Capture/Compare 4 interrupt enable
</li>
<li class="content">
[3]<b style="margin: 20px;">CC3IE</b> (def=0x0)    //    Capture/Compare 3 interrupt enable
</li>
<li class="content">
[2]<b style="margin: 20px;">CC2IE</b> (def=0x0)    //    Capture/Compare 2 interrupt enable
</li>
<li class="content">
[1]<b style="margin: 20px;">CC1IE</b> (def=0x0)    //    Capture/Compare 1 interrupt enable
</li>
<li class="content">
[0]<b style="margin: 20px;">UIE</b> (def=0x0)    //    Update interrupt enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000810<b style="margin: 20px;">SR</b>//   status register</summary>
<ul>
<li class="content">
[12]<b style="margin: 20px;">CC4OF</b> (def=0x0)    //    Capture/Compare 4 overcapture flag
</li>
<li class="content">
[11]<b style="margin: 20px;">CC3OF</b> (def=0x0)    //    Capture/Compare 3 overcapture flag
</li>
<li class="content">
[10]<b style="margin: 20px;">CC2OF</b> (def=0x0)    //    Capture/compare 2 overcapture flag
</li>
<li class="content">
[9]<b style="margin: 20px;">CC1OF</b> (def=0x0)    //    Capture/Compare 1 overcapture flag
</li>
<li class="content">
[6]<b style="margin: 20px;">TIF</b> (def=0x0)    //    Trigger interrupt flag
</li>
<li class="content">
[4]<b style="margin: 20px;">CC4IF</b> (def=0x0)    //    Capture/Compare 4 interrupt flag
</li>
<li class="content">
[3]<b style="margin: 20px;">CC3IF</b> (def=0x0)    //    Capture/Compare 3 interrupt flag
</li>
<li class="content">
[2]<b style="margin: 20px;">CC2IF</b> (def=0x0)    //    Capture/Compare 2 interrupt flag
</li>
<li class="content">
[1]<b style="margin: 20px;">CC1IF</b> (def=0x0)    //    Capture/compare 1 interrupt flag
</li>
<li class="content">
[0]<b style="margin: 20px;">UIF</b> (def=0x0)    //    Update interrupt flag
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000814<b style="margin: 20px;">EGR</b>//   event generation register</summary>
<ul>
<li class="content">
[6]<b style="margin: 20px;">TG</b> (def=0x0)    //    Trigger generation
</li>
<li class="content">
[4]<b style="margin: 20px;">CC4G</b> (def=0x0)    //    Capture/compare 4 generation
</li>
<li class="content">
[3]<b style="margin: 20px;">CC3G</b> (def=0x0)    //    Capture/compare 3 generation
</li>
<li class="content">
[2]<b style="margin: 20px;">CC2G</b> (def=0x0)    //    Capture/compare 2 generation
</li>
<li class="content">
[1]<b style="margin: 20px;">CC1G</b> (def=0x0)    //    Capture/compare 1 generation
</li>
<li class="content">
[0]<b style="margin: 20px;">UG</b> (def=0x0)    //    Update generation
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000818<b style="margin: 20px;">CCMR1_Output</b>//   capture/compare mode register 1 (output mode)</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">OC2CE</b> (def=0x0)    //    Output compare 2 clear enable
</li>
<li class="content">
[12:14]<b style="margin: 20px;">OC2M</b> (def=0x0)    //    Output compare 2 mode
</li>
<li class="content">
[11]<b style="margin: 20px;">OC2PE</b> (def=0x0)    //    Output compare 2 preload enable
</li>
<li class="content">
[10]<b style="margin: 20px;">OC2FE</b> (def=0x0)    //    Output compare 2 fast enable
</li>
<li class="content">
[8:9]<b style="margin: 20px;">CC2S</b> (def=0x0)    //    Capture/Compare 2 selection
</li>
<li class="content">
[7]<b style="margin: 20px;">OC1CE</b> (def=0x0)    //    Output compare 1 clear enable
</li>
<li class="content">
[4:6]<b style="margin: 20px;">OC1M</b> (def=0x0)    //    Output compare 1 mode
</li>
<li class="content">
[3]<b style="margin: 20px;">OC1PE</b> (def=0x0)    //    Output compare 1 preload enable
</li>
<li class="content">
[2]<b style="margin: 20px;">OC1FE</b> (def=0x0)    //    Output compare 1 fast enable
</li>
<li class="content">
[0:1]<b style="margin: 20px;">CC1S</b> (def=0x0)    //    Capture/Compare 1 selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000818<b style="margin: 20px;">CCMR1_Input</b>//   capture/compare mode register 1 (input mode)</summary>
<ul>
<li class="content">
[12:15]<b style="margin: 20px;">IC2F</b> (def=0x0)    //    Input capture 2 filter
</li>
<li class="content">
[10:11]<b style="margin: 20px;">IC2PSC</b> (def=0x0)    //    Input capture 2 prescaler
</li>
<li class="content">
[8:9]<b style="margin: 20px;">CC2S</b> (def=0x0)    //    Capture/compare 2 selection
</li>
<li class="content">
[4:7]<b style="margin: 20px;">IC1F</b> (def=0x0)    //    Input capture 1 filter
</li>
<li class="content">
[2:3]<b style="margin: 20px;">IC1PSC</b> (def=0x0)    //    Input capture 1 prescaler
</li>
<li class="content">
[0:1]<b style="margin: 20px;">CC1S</b> (def=0x0)    //    Capture/Compare 1 selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000081C<b style="margin: 20px;">CCMR2_Output</b>//   capture/compare mode register 2 (output mode)</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">O24CE</b> (def=0x0)    //    Output compare 4 clear enable
</li>
<li class="content">
[12:14]<b style="margin: 20px;">OC4M</b> (def=0x0)    //    Output compare 4 mode
</li>
<li class="content">
[11]<b style="margin: 20px;">OC4PE</b> (def=0x0)    //    Output compare 4 preload enable
</li>
<li class="content">
[10]<b style="margin: 20px;">OC4FE</b> (def=0x0)    //    Output compare 4 fast enable
</li>
<li class="content">
[8:9]<b style="margin: 20px;">CC4S</b> (def=0x0)    //    Capture/Compare 4 selection
</li>
<li class="content">
[7]<b style="margin: 20px;">OC3CE</b> (def=0x0)    //    Output compare 3 clear enable
</li>
<li class="content">
[4:6]<b style="margin: 20px;">OC3M</b> (def=0x0)    //    Output compare 3 mode
</li>
<li class="content">
[3]<b style="margin: 20px;">OC3PE</b> (def=0x0)    //    Output compare 3 preload enable
</li>
<li class="content">
[2]<b style="margin: 20px;">OC3FE</b> (def=0x0)    //    Output compare 3 fast enable
</li>
<li class="content">
[0:1]<b style="margin: 20px;">CC3S</b> (def=0x0)    //    Capture/Compare 3 selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000081C<b style="margin: 20px;">CCMR2_Input</b>//   capture/compare mode register 2 (input mode)</summary>
<ul>
<li class="content">
[12:15]<b style="margin: 20px;">IC4F</b> (def=0x0)    //    Input capture 4 filter
</li>
<li class="content">
[10:11]<b style="margin: 20px;">IC4PSC</b> (def=0x0)    //    Input capture 4 prescaler
</li>
<li class="content">
[8:9]<b style="margin: 20px;">CC4S</b> (def=0x0)    //    Capture/Compare 4 selection
</li>
<li class="content">
[4:7]<b style="margin: 20px;">IC3F</b> (def=0x0)    //    Input capture 3 filter
</li>
<li class="content">
[2:3]<b style="margin: 20px;">IC3PSC</b> (def=0x0)    //    Input capture 3 prescaler
</li>
<li class="content">
[0:1]<b style="margin: 20px;">CC3S</b> (def=0x0)    //    Capture/Compare 3 selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000820<b style="margin: 20px;">CCER</b>//   capture/compare enable register</summary>
<ul>
<li class="content">
[13]<b style="margin: 20px;">CC4P</b> (def=0x0)    //    Capture/Compare 3 output Polarity
</li>
<li class="content">
[12]<b style="margin: 20px;">CC4E</b> (def=0x0)    //    Capture/Compare 4 output enable
</li>
<li class="content">
[9]<b style="margin: 20px;">CC3P</b> (def=0x0)    //    Capture/Compare 3 output Polarity
</li>
<li class="content">
[8]<b style="margin: 20px;">CC3E</b> (def=0x0)    //    Capture/Compare 3 output enable
</li>
<li class="content">
[5]<b style="margin: 20px;">CC2P</b> (def=0x0)    //    Capture/Compare 2 output Polarity
</li>
<li class="content">
[4]<b style="margin: 20px;">CC2E</b> (def=0x0)    //    Capture/Compare 2 output enable
</li>
<li class="content">
[1]<b style="margin: 20px;">CC1P</b> (def=0x0)    //    Capture/Compare 1 output Polarity
</li>
<li class="content">
[0]<b style="margin: 20px;">CC1E</b> (def=0x0)    //    Capture/Compare 1 output enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000824<b style="margin: 20px;">CNT</b>//   counter</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CNT</b> (def=0x0)    //    counter value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000828<b style="margin: 20px;">PSC</b>//   prescaler</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">PSC</b> (def=0x0)    //    Prescaler value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000082C<b style="margin: 20px;">ARR</b>//   auto-reload register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">ARR</b> (def=0x0)    //    Auto-reload value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000834<b style="margin: 20px;">CCR1</b>//   capture/compare register 1</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CCR1</b> (def=0x0)    //    Capture/Compare 1 value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000838<b style="margin: 20px;">CCR2</b>//   capture/compare register 2</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CCR2</b> (def=0x0)    //    Capture/Compare 2 value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000083C<b style="margin: 20px;">CCR3</b>//   capture/compare register 3</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CCR3</b> (def=0x0)    //    Capture/Compare value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000840<b style="margin: 20px;">CCR4</b>//   capture/compare register 4</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CCR4</b> (def=0x0)    //    Capture/Compare value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000848<b style="margin: 20px;">DCR</b>//   DMA control register</summary>
<ul>
<li class="content">
[8:12]<b style="margin: 20px;">DBL</b> (def=0x0)    //    DMA burst length
</li>
<li class="content">
[0:4]<b style="margin: 20px;">DBA</b> (def=0x0)    //    DMA base address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000084C<b style="margin: 20px;">DMAR</b>//   DMA address for full transfer</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">DMAB</b> (def=0x0)    //    DMA register for burst accesses
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[30]  <b>TIM4</b>    //    TIM4 global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40000C00<b style="margin: 20px;">TIM5</b>// </summary>
<ul>
<li class="content"><details><summary>0x40000C00<b style="margin: 20px;">CR1</b>//   control register 1</summary>
<ul>
<li class="content">
[8:9]<b style="margin: 20px;">CKD</b> (def=0x0)    //    Clock division
</li>
<li class="content">
[7]<b style="margin: 20px;">ARPE</b> (def=0x0)    //    Auto-reload preload enable
</li>
<li class="content">
[5:6]<b style="margin: 20px;">CMS</b> (def=0x0)    //    Center-aligned mode selection
</li>
<li class="content">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    Direction
</li>
<li class="content">
[3]<b style="margin: 20px;">OPM</b> (def=0x0)    //    One-pulse mode
</li>
<li class="content">
[2]<b style="margin: 20px;">URS</b> (def=0x0)    //    Update request source
</li>
<li class="content">
[1]<b style="margin: 20px;">UDIS</b> (def=0x0)    //    Update disable
</li>
<li class="content">
[0]<b style="margin: 20px;">CEN</b> (def=0x0)    //    Counter enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000C04<b style="margin: 20px;">CR2</b>//   control register 2</summary>
<ul>
<li class="content">
[7]<b style="margin: 20px;">TI1S</b> (def=0x0)    //    TI1 selection
</li>
<li class="content">
[4:6]<b style="margin: 20px;">MMS</b> (def=0x0)    //    Master mode selection
</li>
<li class="content">
[3]<b style="margin: 20px;">CCDS</b> (def=0x0)    //    Capture/compare DMA selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000C08<b style="margin: 20px;">SMCR</b>//   slave mode control register</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">ETP</b> (def=0x0)    //    External trigger polarity
</li>
<li class="content">
[14]<b style="margin: 20px;">ECE</b> (def=0x0)    //    External clock enable
</li>
<li class="content">
[12:13]<b style="margin: 20px;">ETPS</b> (def=0x0)    //    External trigger prescaler
</li>
<li class="content">
[8:11]<b style="margin: 20px;">ETF</b> (def=0x0)    //    External trigger filter
</li>
<li class="content">
[7]<b style="margin: 20px;">MSM</b> (def=0x0)    //    Master/Slave mode
</li>
<li class="content">
[4:6]<b style="margin: 20px;">TS</b> (def=0x0)    //    Trigger selection
</li>
<li class="content">
[0:2]<b style="margin: 20px;">SMS</b> (def=0x0)    //    Slave mode selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000C0C<b style="margin: 20px;">DIER</b>//   DMA/Interrupt enable register</summary>
<ul>
<li class="content">
[14]<b style="margin: 20px;">TDE</b> (def=0x0)    //    Trigger DMA request enable
</li>
<li class="content">
[12]<b style="margin: 20px;">CC4DE</b> (def=0x0)    //    Capture/Compare 4 DMA request enable
</li>
<li class="content">
[11]<b style="margin: 20px;">CC3DE</b> (def=0x0)    //    Capture/Compare 3 DMA request enable
</li>
<li class="content">
[10]<b style="margin: 20px;">CC2DE</b> (def=0x0)    //    Capture/Compare 2 DMA request enable
</li>
<li class="content">
[9]<b style="margin: 20px;">CC1DE</b> (def=0x0)    //    Capture/Compare 1 DMA request enable
</li>
<li class="content">
[8]<b style="margin: 20px;">UDE</b> (def=0x0)    //    Update DMA request enable
</li>
<li class="content">
[6]<b style="margin: 20px;">TIE</b> (def=0x0)    //    Trigger interrupt enable
</li>
<li class="content">
[4]<b style="margin: 20px;">CC4IE</b> (def=0x0)    //    Capture/Compare 4 interrupt enable
</li>
<li class="content">
[3]<b style="margin: 20px;">CC3IE</b> (def=0x0)    //    Capture/Compare 3 interrupt enable
</li>
<li class="content">
[2]<b style="margin: 20px;">CC2IE</b> (def=0x0)    //    Capture/Compare 2 interrupt enable
</li>
<li class="content">
[1]<b style="margin: 20px;">CC1IE</b> (def=0x0)    //    Capture/Compare 1 interrupt enable
</li>
<li class="content">
[0]<b style="margin: 20px;">UIE</b> (def=0x0)    //    Update interrupt enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000C10<b style="margin: 20px;">SR</b>//   status register</summary>
<ul>
<li class="content">
[12]<b style="margin: 20px;">CC4OF</b> (def=0x0)    //    Capture/Compare 4 overcapture flag
</li>
<li class="content">
[11]<b style="margin: 20px;">CC3OF</b> (def=0x0)    //    Capture/Compare 3 overcapture flag
</li>
<li class="content">
[10]<b style="margin: 20px;">CC2OF</b> (def=0x0)    //    Capture/compare 2 overcapture flag
</li>
<li class="content">
[9]<b style="margin: 20px;">CC1OF</b> (def=0x0)    //    Capture/Compare 1 overcapture flag
</li>
<li class="content">
[6]<b style="margin: 20px;">TIF</b> (def=0x0)    //    Trigger interrupt flag
</li>
<li class="content">
[4]<b style="margin: 20px;">CC4IF</b> (def=0x0)    //    Capture/Compare 4 interrupt flag
</li>
<li class="content">
[3]<b style="margin: 20px;">CC3IF</b> (def=0x0)    //    Capture/Compare 3 interrupt flag
</li>
<li class="content">
[2]<b style="margin: 20px;">CC2IF</b> (def=0x0)    //    Capture/Compare 2 interrupt flag
</li>
<li class="content">
[1]<b style="margin: 20px;">CC1IF</b> (def=0x0)    //    Capture/compare 1 interrupt flag
</li>
<li class="content">
[0]<b style="margin: 20px;">UIF</b> (def=0x0)    //    Update interrupt flag
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000C14<b style="margin: 20px;">EGR</b>//   event generation register</summary>
<ul>
<li class="content">
[6]<b style="margin: 20px;">TG</b> (def=0x0)    //    Trigger generation
</li>
<li class="content">
[4]<b style="margin: 20px;">CC4G</b> (def=0x0)    //    Capture/compare 4 generation
</li>
<li class="content">
[3]<b style="margin: 20px;">CC3G</b> (def=0x0)    //    Capture/compare 3 generation
</li>
<li class="content">
[2]<b style="margin: 20px;">CC2G</b> (def=0x0)    //    Capture/compare 2 generation
</li>
<li class="content">
[1]<b style="margin: 20px;">CC1G</b> (def=0x0)    //    Capture/compare 1 generation
</li>
<li class="content">
[0]<b style="margin: 20px;">UG</b> (def=0x0)    //    Update generation
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000C18<b style="margin: 20px;">CCMR1_Output</b>//   capture/compare mode register 1 (output mode)</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">OC2CE</b> (def=0x0)    //    Output compare 2 clear enable
</li>
<li class="content">
[12:14]<b style="margin: 20px;">OC2M</b> (def=0x0)    //    Output compare 2 mode
</li>
<li class="content">
[11]<b style="margin: 20px;">OC2PE</b> (def=0x0)    //    Output compare 2 preload enable
</li>
<li class="content">
[10]<b style="margin: 20px;">OC2FE</b> (def=0x0)    //    Output compare 2 fast enable
</li>
<li class="content">
[8:9]<b style="margin: 20px;">CC2S</b> (def=0x0)    //    Capture/Compare 2 selection
</li>
<li class="content">
[7]<b style="margin: 20px;">OC1CE</b> (def=0x0)    //    Output compare 1 clear enable
</li>
<li class="content">
[4:6]<b style="margin: 20px;">OC1M</b> (def=0x0)    //    Output compare 1 mode
</li>
<li class="content">
[3]<b style="margin: 20px;">OC1PE</b> (def=0x0)    //    Output compare 1 preload enable
</li>
<li class="content">
[2]<b style="margin: 20px;">OC1FE</b> (def=0x0)    //    Output compare 1 fast enable
</li>
<li class="content">
[0:1]<b style="margin: 20px;">CC1S</b> (def=0x0)    //    Capture/Compare 1 selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000C18<b style="margin: 20px;">CCMR1_Input</b>//   capture/compare mode register 1 (input mode)</summary>
<ul>
<li class="content">
[12:15]<b style="margin: 20px;">IC2F</b> (def=0x0)    //    Input capture 2 filter
</li>
<li class="content">
[10:11]<b style="margin: 20px;">IC2PSC</b> (def=0x0)    //    Input capture 2 prescaler
</li>
<li class="content">
[8:9]<b style="margin: 20px;">CC2S</b> (def=0x0)    //    Capture/compare 2 selection
</li>
<li class="content">
[4:7]<b style="margin: 20px;">IC1F</b> (def=0x0)    //    Input capture 1 filter
</li>
<li class="content">
[2:3]<b style="margin: 20px;">IC1PSC</b> (def=0x0)    //    Input capture 1 prescaler
</li>
<li class="content">
[0:1]<b style="margin: 20px;">CC1S</b> (def=0x0)    //    Capture/Compare 1 selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000C1C<b style="margin: 20px;">CCMR2_Output</b>//   capture/compare mode register 2 (output mode)</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">O24CE</b> (def=0x0)    //    Output compare 4 clear enable
</li>
<li class="content">
[12:14]<b style="margin: 20px;">OC4M</b> (def=0x0)    //    Output compare 4 mode
</li>
<li class="content">
[11]<b style="margin: 20px;">OC4PE</b> (def=0x0)    //    Output compare 4 preload enable
</li>
<li class="content">
[10]<b style="margin: 20px;">OC4FE</b> (def=0x0)    //    Output compare 4 fast enable
</li>
<li class="content">
[8:9]<b style="margin: 20px;">CC4S</b> (def=0x0)    //    Capture/Compare 4 selection
</li>
<li class="content">
[7]<b style="margin: 20px;">OC3CE</b> (def=0x0)    //    Output compare 3 clear enable
</li>
<li class="content">
[4:6]<b style="margin: 20px;">OC3M</b> (def=0x0)    //    Output compare 3 mode
</li>
<li class="content">
[3]<b style="margin: 20px;">OC3PE</b> (def=0x0)    //    Output compare 3 preload enable
</li>
<li class="content">
[2]<b style="margin: 20px;">OC3FE</b> (def=0x0)    //    Output compare 3 fast enable
</li>
<li class="content">
[0:1]<b style="margin: 20px;">CC3S</b> (def=0x0)    //    Capture/Compare 3 selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000C1C<b style="margin: 20px;">CCMR2_Input</b>//   capture/compare mode register 2 (input mode)</summary>
<ul>
<li class="content">
[12:15]<b style="margin: 20px;">IC4F</b> (def=0x0)    //    Input capture 4 filter
</li>
<li class="content">
[10:11]<b style="margin: 20px;">IC4PSC</b> (def=0x0)    //    Input capture 4 prescaler
</li>
<li class="content">
[8:9]<b style="margin: 20px;">CC4S</b> (def=0x0)    //    Capture/Compare 4 selection
</li>
<li class="content">
[4:7]<b style="margin: 20px;">IC3F</b> (def=0x0)    //    Input capture 3 filter
</li>
<li class="content">
[2:3]<b style="margin: 20px;">IC3PSC</b> (def=0x0)    //    Input capture 3 prescaler
</li>
<li class="content">
[0:1]<b style="margin: 20px;">CC3S</b> (def=0x0)    //    Capture/Compare 3 selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000C20<b style="margin: 20px;">CCER</b>//   capture/compare enable register</summary>
<ul>
<li class="content">
[13]<b style="margin: 20px;">CC4P</b> (def=0x0)    //    Capture/Compare 3 output Polarity
</li>
<li class="content">
[12]<b style="margin: 20px;">CC4E</b> (def=0x0)    //    Capture/Compare 4 output enable
</li>
<li class="content">
[9]<b style="margin: 20px;">CC3P</b> (def=0x0)    //    Capture/Compare 3 output Polarity
</li>
<li class="content">
[8]<b style="margin: 20px;">CC3E</b> (def=0x0)    //    Capture/Compare 3 output enable
</li>
<li class="content">
[5]<b style="margin: 20px;">CC2P</b> (def=0x0)    //    Capture/Compare 2 output Polarity
</li>
<li class="content">
[4]<b style="margin: 20px;">CC2E</b> (def=0x0)    //    Capture/Compare 2 output enable
</li>
<li class="content">
[1]<b style="margin: 20px;">CC1P</b> (def=0x0)    //    Capture/Compare 1 output Polarity
</li>
<li class="content">
[0]<b style="margin: 20px;">CC1E</b> (def=0x0)    //    Capture/Compare 1 output enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000C24<b style="margin: 20px;">CNT</b>//   counter</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CNT</b> (def=0x0)    //    counter value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000C28<b style="margin: 20px;">PSC</b>//   prescaler</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">PSC</b> (def=0x0)    //    Prescaler value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000C2C<b style="margin: 20px;">ARR</b>//   auto-reload register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">ARR</b> (def=0x0)    //    Auto-reload value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000C34<b style="margin: 20px;">CCR1</b>//   capture/compare register 1</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CCR1</b> (def=0x0)    //    Capture/Compare 1 value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000C38<b style="margin: 20px;">CCR2</b>//   capture/compare register 2</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CCR2</b> (def=0x0)    //    Capture/Compare 2 value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000C3C<b style="margin: 20px;">CCR3</b>//   capture/compare register 3</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CCR3</b> (def=0x0)    //    Capture/Compare value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000C40<b style="margin: 20px;">CCR4</b>//   capture/compare register 4</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CCR4</b> (def=0x0)    //    Capture/Compare value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000C48<b style="margin: 20px;">DCR</b>//   DMA control register</summary>
<ul>
<li class="content">
[8:12]<b style="margin: 20px;">DBL</b> (def=0x0)    //    DMA burst length
</li>
<li class="content">
[0:4]<b style="margin: 20px;">DBA</b> (def=0x0)    //    DMA base address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000C4C<b style="margin: 20px;">DMAR</b>//   DMA address for full transfer</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">DMAB</b> (def=0x0)    //    DMA register for burst accesses
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[50]  <b>TIM5</b>    //    TIM5 global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40014C00<b style="margin: 20px;">TIM9</b>// General purpose timer</summary>
<ul>
<li class="content"><details><summary>0x40014C00<b style="margin: 20px;">CR1</b>//   control register 1</summary>
<ul>
<li class="content">
[8:9]<b style="margin: 20px;">CKD</b> (def=0x0)    //    Clock division
</li>
<li class="content">
[7]<b style="margin: 20px;">ARPE</b> (def=0x0)    //    Auto-reload preload enable
</li>
<li class="content">
[3]<b style="margin: 20px;">OPM</b> (def=0x0)    //    One-pulse mode
</li>
<li class="content">
[2]<b style="margin: 20px;">URS</b> (def=0x0)    //    Update request source
</li>
<li class="content">
[1]<b style="margin: 20px;">UDIS</b> (def=0x0)    //    Update disable
</li>
<li class="content">
[0]<b style="margin: 20px;">CEN</b> (def=0x0)    //    Counter enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40014C04<b style="margin: 20px;">CR2</b>//   control register 2</summary>
<ul>
<li class="content">
[4:6]<b style="margin: 20px;">MMS</b> (def=0x0)    //    Master mode selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40014C08<b style="margin: 20px;">SMCR</b>//   slave mode control register</summary>
<ul>
<li class="content">
[7]<b style="margin: 20px;">MSM</b> (def=0x0)    //    Master/Slave mode
</li>
<li class="content">
[4:6]<b style="margin: 20px;">TS</b> (def=0x0)    //    Trigger selection
</li>
<li class="content">
[0:2]<b style="margin: 20px;">SMS</b> (def=0x0)    //    Slave mode selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40014C0C<b style="margin: 20px;">DIER</b>//   DMA/Interrupt enable register</summary>
<ul>
<li class="content">
[6]<b style="margin: 20px;">TIE</b> (def=0x0)    //    Trigger interrupt enable
</li>
<li class="content">
[2]<b style="margin: 20px;">CC2IE</b> (def=0x0)    //    Capture/Compare 2 interrupt enable
</li>
<li class="content">
[1]<b style="margin: 20px;">CC1IE</b> (def=0x0)    //    Capture/Compare 1 interrupt enable
</li>
<li class="content">
[0]<b style="margin: 20px;">UIE</b> (def=0x0)    //    Update interrupt enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40014C10<b style="margin: 20px;">SR</b>//   status register</summary>
<ul>
<li class="content">
[10]<b style="margin: 20px;">CC2OF</b> (def=0x0)    //    Capture/compare 2 overcapture flag
</li>
<li class="content">
[9]<b style="margin: 20px;">CC1OF</b> (def=0x0)    //    Capture/Compare 1 overcapture flag
</li>
<li class="content">
[6]<b style="margin: 20px;">TIF</b> (def=0x0)    //    Trigger interrupt flag
</li>
<li class="content">
[2]<b style="margin: 20px;">CC2IF</b> (def=0x0)    //    Capture/Compare 2 interrupt flag
</li>
<li class="content">
[1]<b style="margin: 20px;">CC1IF</b> (def=0x0)    //    Capture/compare 1 interrupt flag
</li>
<li class="content">
[0]<b style="margin: 20px;">UIF</b> (def=0x0)    //    Update interrupt flag
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40014C14<b style="margin: 20px;">EGR</b>//   event generation register</summary>
<ul>
<li class="content">
[6]<b style="margin: 20px;">TG</b> (def=0x0)    //    Trigger generation
</li>
<li class="content">
[2]<b style="margin: 20px;">CC2G</b> (def=0x0)    //    Capture/compare 2 generation
</li>
<li class="content">
[1]<b style="margin: 20px;">CC1G</b> (def=0x0)    //    Capture/compare 1 generation
</li>
<li class="content">
[0]<b style="margin: 20px;">UG</b> (def=0x0)    //    Update generation
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40014C18<b style="margin: 20px;">CCMR1_Output</b>//   capture/compare mode register 1 (output mode)</summary>
<ul>
<li class="content">
[12:14]<b style="margin: 20px;">OC2M</b> (def=0x0)    //    Output Compare 2 mode
</li>
<li class="content">
[11]<b style="margin: 20px;">OC2PE</b> (def=0x0)    //    Output Compare 2 preload enable
</li>
<li class="content">
[10]<b style="margin: 20px;">OC2FE</b> (def=0x0)    //    Output Compare 2 fast enable
</li>
<li class="content">
[8:9]<b style="margin: 20px;">CC2S</b> (def=0x0)    //    Capture/Compare 2 selection
</li>
<li class="content">
[4:6]<b style="margin: 20px;">OC1M</b> (def=0x0)    //    Output Compare 1 mode
</li>
<li class="content">
[3]<b style="margin: 20px;">OC1PE</b> (def=0x0)    //    Output Compare 1 preload enable
</li>
<li class="content">
[2]<b style="margin: 20px;">OC1FE</b> (def=0x0)    //    Output Compare 1 fast enable
</li>
<li class="content">
[0:1]<b style="margin: 20px;">CC1S</b> (def=0x0)    //    Capture/Compare 1 selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40014C18<b style="margin: 20px;">CCMR1_Input</b>//   capture/compare mode register 1 (input mode)</summary>
<ul>
<li class="content">
[12:15]<b style="margin: 20px;">IC2F</b> (def=0x0)    //    Input capture 2 filter
</li>
<li class="content">
[10:11]<b style="margin: 20px;">IC2PSC</b> (def=0x0)    //    Input capture 2 prescaler
</li>
<li class="content">
[8:9]<b style="margin: 20px;">CC2S</b> (def=0x0)    //    Capture/Compare 2 selection
</li>
<li class="content">
[4:7]<b style="margin: 20px;">IC1F</b> (def=0x0)    //    Input capture 1 filter
</li>
<li class="content">
[2:3]<b style="margin: 20px;">IC1PSC</b> (def=0x0)    //    Input capture 1 prescaler
</li>
<li class="content">
[0:1]<b style="margin: 20px;">CC1S</b> (def=0x0)    //    Capture/Compare 1 selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40014C20<b style="margin: 20px;">CCER</b>//   capture/compare enable register</summary>
<ul>
<li class="content">
[7]<b style="margin: 20px;">CC2NP</b> (def=0x0)    //    Capture/Compare 2 output Polarity
</li>
<li class="content">
[5]<b style="margin: 20px;">CC2P</b> (def=0x0)    //    Capture/Compare 2 output Polarity
</li>
<li class="content">
[4]<b style="margin: 20px;">CC2E</b> (def=0x0)    //    Capture/Compare 2 output enable
</li>
<li class="content">
[3]<b style="margin: 20px;">CC1NP</b> (def=0x0)    //    Capture/Compare 1 output Polarity
</li>
<li class="content">
[1]<b style="margin: 20px;">CC1P</b> (def=0x0)    //    Capture/Compare 1 output Polarity
</li>
<li class="content">
[0]<b style="margin: 20px;">CC1E</b> (def=0x0)    //    Capture/Compare 1 output enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40014C24<b style="margin: 20px;">CNT</b>//   counter</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CNT</b> (def=0x0)    //    counter value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40014C28<b style="margin: 20px;">PSC</b>//   prescaler</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">PSC</b> (def=0x0)    //    Prescaler value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40014C2C<b style="margin: 20px;">ARR</b>//   auto-reload register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">ARR</b> (def=0x0)    //    Auto-reload value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40014C34<b style="margin: 20px;">CCR1</b>//   capture/compare register 1</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CCR1</b> (def=0x0)    //    Capture/Compare 1 value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40014C38<b style="margin: 20px;">CCR2</b>//   capture/compare register 2</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CCR2</b> (def=0x0)    //    Capture/Compare 2 value
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x40001800<b style="margin: 20px;">TIM12</b>// </summary>
<ul>
<li class="content"><details><summary>0x40001800<b style="margin: 20px;">CR1</b>//   control register 1</summary>
<ul>
<li class="content">
[8:9]<b style="margin: 20px;">CKD</b> (def=0x0)    //    Clock division
</li>
<li class="content">
[7]<b style="margin: 20px;">ARPE</b> (def=0x0)    //    Auto-reload preload enable
</li>
<li class="content">
[3]<b style="margin: 20px;">OPM</b> (def=0x0)    //    One-pulse mode
</li>
<li class="content">
[2]<b style="margin: 20px;">URS</b> (def=0x0)    //    Update request source
</li>
<li class="content">
[1]<b style="margin: 20px;">UDIS</b> (def=0x0)    //    Update disable
</li>
<li class="content">
[0]<b style="margin: 20px;">CEN</b> (def=0x0)    //    Counter enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40001804<b style="margin: 20px;">CR2</b>//   control register 2</summary>
<ul>
<li class="content">
[4:6]<b style="margin: 20px;">MMS</b> (def=0x0)    //    Master mode selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40001808<b style="margin: 20px;">SMCR</b>//   slave mode control register</summary>
<ul>
<li class="content">
[7]<b style="margin: 20px;">MSM</b> (def=0x0)    //    Master/Slave mode
</li>
<li class="content">
[4:6]<b style="margin: 20px;">TS</b> (def=0x0)    //    Trigger selection
</li>
<li class="content">
[0:2]<b style="margin: 20px;">SMS</b> (def=0x0)    //    Slave mode selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000180C<b style="margin: 20px;">DIER</b>//   DMA/Interrupt enable register</summary>
<ul>
<li class="content">
[6]<b style="margin: 20px;">TIE</b> (def=0x0)    //    Trigger interrupt enable
</li>
<li class="content">
[2]<b style="margin: 20px;">CC2IE</b> (def=0x0)    //    Capture/Compare 2 interrupt enable
</li>
<li class="content">
[1]<b style="margin: 20px;">CC1IE</b> (def=0x0)    //    Capture/Compare 1 interrupt enable
</li>
<li class="content">
[0]<b style="margin: 20px;">UIE</b> (def=0x0)    //    Update interrupt enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40001810<b style="margin: 20px;">SR</b>//   status register</summary>
<ul>
<li class="content">
[10]<b style="margin: 20px;">CC2OF</b> (def=0x0)    //    Capture/compare 2 overcapture flag
</li>
<li class="content">
[9]<b style="margin: 20px;">CC1OF</b> (def=0x0)    //    Capture/Compare 1 overcapture flag
</li>
<li class="content">
[6]<b style="margin: 20px;">TIF</b> (def=0x0)    //    Trigger interrupt flag
</li>
<li class="content">
[2]<b style="margin: 20px;">CC2IF</b> (def=0x0)    //    Capture/Compare 2 interrupt flag
</li>
<li class="content">
[1]<b style="margin: 20px;">CC1IF</b> (def=0x0)    //    Capture/compare 1 interrupt flag
</li>
<li class="content">
[0]<b style="margin: 20px;">UIF</b> (def=0x0)    //    Update interrupt flag
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40001814<b style="margin: 20px;">EGR</b>//   event generation register</summary>
<ul>
<li class="content">
[6]<b style="margin: 20px;">TG</b> (def=0x0)    //    Trigger generation
</li>
<li class="content">
[2]<b style="margin: 20px;">CC2G</b> (def=0x0)    //    Capture/compare 2 generation
</li>
<li class="content">
[1]<b style="margin: 20px;">CC1G</b> (def=0x0)    //    Capture/compare 1 generation
</li>
<li class="content">
[0]<b style="margin: 20px;">UG</b> (def=0x0)    //    Update generation
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40001818<b style="margin: 20px;">CCMR1_Output</b>//   capture/compare mode register 1 (output mode)</summary>
<ul>
<li class="content">
[12:14]<b style="margin: 20px;">OC2M</b> (def=0x0)    //    Output Compare 2 mode
</li>
<li class="content">
[11]<b style="margin: 20px;">OC2PE</b> (def=0x0)    //    Output Compare 2 preload enable
</li>
<li class="content">
[10]<b style="margin: 20px;">OC2FE</b> (def=0x0)    //    Output Compare 2 fast enable
</li>
<li class="content">
[8:9]<b style="margin: 20px;">CC2S</b> (def=0x0)    //    Capture/Compare 2 selection
</li>
<li class="content">
[4:6]<b style="margin: 20px;">OC1M</b> (def=0x0)    //    Output Compare 1 mode
</li>
<li class="content">
[3]<b style="margin: 20px;">OC1PE</b> (def=0x0)    //    Output Compare 1 preload enable
</li>
<li class="content">
[2]<b style="margin: 20px;">OC1FE</b> (def=0x0)    //    Output Compare 1 fast enable
</li>
<li class="content">
[0:1]<b style="margin: 20px;">CC1S</b> (def=0x0)    //    Capture/Compare 1 selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40001818<b style="margin: 20px;">CCMR1_Input</b>//   capture/compare mode register 1 (input mode)</summary>
<ul>
<li class="content">
[12:15]<b style="margin: 20px;">IC2F</b> (def=0x0)    //    Input capture 2 filter
</li>
<li class="content">
[10:11]<b style="margin: 20px;">IC2PSC</b> (def=0x0)    //    Input capture 2 prescaler
</li>
<li class="content">
[8:9]<b style="margin: 20px;">CC2S</b> (def=0x0)    //    Capture/Compare 2 selection
</li>
<li class="content">
[4:7]<b style="margin: 20px;">IC1F</b> (def=0x0)    //    Input capture 1 filter
</li>
<li class="content">
[2:3]<b style="margin: 20px;">IC1PSC</b> (def=0x0)    //    Input capture 1 prescaler
</li>
<li class="content">
[0:1]<b style="margin: 20px;">CC1S</b> (def=0x0)    //    Capture/Compare 1 selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40001820<b style="margin: 20px;">CCER</b>//   capture/compare enable register</summary>
<ul>
<li class="content">
[7]<b style="margin: 20px;">CC2NP</b> (def=0x0)    //    Capture/Compare 2 output Polarity
</li>
<li class="content">
[5]<b style="margin: 20px;">CC2P</b> (def=0x0)    //    Capture/Compare 2 output Polarity
</li>
<li class="content">
[4]<b style="margin: 20px;">CC2E</b> (def=0x0)    //    Capture/Compare 2 output enable
</li>
<li class="content">
[3]<b style="margin: 20px;">CC1NP</b> (def=0x0)    //    Capture/Compare 1 output Polarity
</li>
<li class="content">
[1]<b style="margin: 20px;">CC1P</b> (def=0x0)    //    Capture/Compare 1 output Polarity
</li>
<li class="content">
[0]<b style="margin: 20px;">CC1E</b> (def=0x0)    //    Capture/Compare 1 output enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40001824<b style="margin: 20px;">CNT</b>//   counter</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CNT</b> (def=0x0)    //    counter value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40001828<b style="margin: 20px;">PSC</b>//   prescaler</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">PSC</b> (def=0x0)    //    Prescaler value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000182C<b style="margin: 20px;">ARR</b>//   auto-reload register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">ARR</b> (def=0x0)    //    Auto-reload value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40001834<b style="margin: 20px;">CCR1</b>//   capture/compare register 1</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CCR1</b> (def=0x0)    //    Capture/Compare 1 value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40001838<b style="margin: 20px;">CCR2</b>//   capture/compare register 2</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CCR2</b> (def=0x0)    //    Capture/Compare 2 value
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x40015000<b style="margin: 20px;">TIM10</b>// General purpose timer</summary>
<ul>
<li class="content"><details><summary>0x40015000<b style="margin: 20px;">CR1</b>//   control register 1</summary>
<ul>
<li class="content">
[8:9]<b style="margin: 20px;">CKD</b> (def=0x0)    //    Clock division
</li>
<li class="content">
[7]<b style="margin: 20px;">ARPE</b> (def=0x0)    //    Auto-reload preload enable
</li>
<li class="content">
[2]<b style="margin: 20px;">URS</b> (def=0x0)    //    Update request source
</li>
<li class="content">
[1]<b style="margin: 20px;">UDIS</b> (def=0x0)    //    Update disable
</li>
<li class="content">
[0]<b style="margin: 20px;">CEN</b> (def=0x0)    //    Counter enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40015004<b style="margin: 20px;">CR2</b>//   control register 2</summary>
<ul>
<li class="content">
[4:6]<b style="margin: 20px;">MMS</b> (def=0x0)    //    Master mode selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4001500C<b style="margin: 20px;">DIER</b>//   DMA/Interrupt enable register</summary>
<ul>
<li class="content">
[1]<b style="margin: 20px;">CC1IE</b> (def=0x0)    //    Capture/Compare 1 interrupt enable
</li>
<li class="content">
[0]<b style="margin: 20px;">UIE</b> (def=0x0)    //    Update interrupt enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40015010<b style="margin: 20px;">SR</b>//   status register</summary>
<ul>
<li class="content">
[9]<b style="margin: 20px;">CC1OF</b> (def=0x0)    //    Capture/Compare 1 overcapture flag
</li>
<li class="content">
[1]<b style="margin: 20px;">CC1IF</b> (def=0x0)    //    Capture/compare 1 interrupt flag
</li>
<li class="content">
[0]<b style="margin: 20px;">UIF</b> (def=0x0)    //    Update interrupt flag
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40015014<b style="margin: 20px;">EGR</b>//   event generation register</summary>
<ul>
<li class="content">
[1]<b style="margin: 20px;">CC1G</b> (def=0x0)    //    Capture/compare 1 generation
</li>
<li class="content">
[0]<b style="margin: 20px;">UG</b> (def=0x0)    //    Update generation
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40015018<b style="margin: 20px;">CCMR1_Output</b>//   capture/compare mode register (output mode)</summary>
<ul>
<li class="content">
[4:6]<b style="margin: 20px;">OC1M</b> (def=0x0)    //    Output Compare 1 mode
</li>
<li class="content">
[3]<b style="margin: 20px;">OC1PE</b> (def=0x0)    //    Output Compare 1 preload enable
</li>
<li class="content">
[0:1]<b style="margin: 20px;">CC1S</b> (def=0x0)    //    Capture/Compare 1 selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40015018<b style="margin: 20px;">CCMR1_Input</b>//   capture/compare mode register (input mode)</summary>
<ul>
<li class="content">
[4:7]<b style="margin: 20px;">IC1F</b> (def=0x0)    //    Input capture 1 filter
</li>
<li class="content">
[2:3]<b style="margin: 20px;">IC1PSC</b> (def=0x0)    //    Input capture 1 prescaler
</li>
<li class="content">
[0:1]<b style="margin: 20px;">CC1S</b> (def=0x0)    //    Capture/Compare 1 selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40015020<b style="margin: 20px;">CCER</b>//   capture/compare enable register</summary>
<ul>
<li class="content">
[3]<b style="margin: 20px;">CC1NP</b> (def=0x0)    //    Capture/Compare 1 output Polarity
</li>
<li class="content">
[1]<b style="margin: 20px;">CC1P</b> (def=0x0)    //    Capture/Compare 1 output Polarity
</li>
<li class="content">
[0]<b style="margin: 20px;">CC1E</b> (def=0x0)    //    Capture/Compare 1 output enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40015024<b style="margin: 20px;">CNT</b>//   counter</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CNT</b> (def=0x0)    //    counter value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40015028<b style="margin: 20px;">PSC</b>//   prescaler</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">PSC</b> (def=0x0)    //    Prescaler value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4001502C<b style="margin: 20px;">ARR</b>//   auto-reload register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">ARR</b> (def=0x0)    //    Auto-reload value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40015034<b style="margin: 20px;">CCR1</b>//   capture/compare register 1</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CCR1</b> (def=0x0)    //    Capture/Compare 1 value
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[25]  <b>TIM1_UP</b>    //    TIM1 Update interrupt</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40015400<b style="margin: 20px;">TIM11</b>// </summary>
<ul>
<li class="content"><details><summary>0x40015400<b style="margin: 20px;">CR1</b>//   control register 1</summary>
<ul>
<li class="content">
[8:9]<b style="margin: 20px;">CKD</b> (def=0x0)    //    Clock division
</li>
<li class="content">
[7]<b style="margin: 20px;">ARPE</b> (def=0x0)    //    Auto-reload preload enable
</li>
<li class="content">
[2]<b style="margin: 20px;">URS</b> (def=0x0)    //    Update request source
</li>
<li class="content">
[1]<b style="margin: 20px;">UDIS</b> (def=0x0)    //    Update disable
</li>
<li class="content">
[0]<b style="margin: 20px;">CEN</b> (def=0x0)    //    Counter enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40015404<b style="margin: 20px;">CR2</b>//   control register 2</summary>
<ul>
<li class="content">
[4:6]<b style="margin: 20px;">MMS</b> (def=0x0)    //    Master mode selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4001540C<b style="margin: 20px;">DIER</b>//   DMA/Interrupt enable register</summary>
<ul>
<li class="content">
[1]<b style="margin: 20px;">CC1IE</b> (def=0x0)    //    Capture/Compare 1 interrupt enable
</li>
<li class="content">
[0]<b style="margin: 20px;">UIE</b> (def=0x0)    //    Update interrupt enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40015410<b style="margin: 20px;">SR</b>//   status register</summary>
<ul>
<li class="content">
[9]<b style="margin: 20px;">CC1OF</b> (def=0x0)    //    Capture/Compare 1 overcapture flag
</li>
<li class="content">
[1]<b style="margin: 20px;">CC1IF</b> (def=0x0)    //    Capture/compare 1 interrupt flag
</li>
<li class="content">
[0]<b style="margin: 20px;">UIF</b> (def=0x0)    //    Update interrupt flag
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40015414<b style="margin: 20px;">EGR</b>//   event generation register</summary>
<ul>
<li class="content">
[1]<b style="margin: 20px;">CC1G</b> (def=0x0)    //    Capture/compare 1 generation
</li>
<li class="content">
[0]<b style="margin: 20px;">UG</b> (def=0x0)    //    Update generation
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40015418<b style="margin: 20px;">CCMR1_Output</b>//   capture/compare mode register (output mode)</summary>
<ul>
<li class="content">
[4:6]<b style="margin: 20px;">OC1M</b> (def=0x0)    //    Output Compare 1 mode
</li>
<li class="content">
[3]<b style="margin: 20px;">OC1PE</b> (def=0x0)    //    Output Compare 1 preload enable
</li>
<li class="content">
[0:1]<b style="margin: 20px;">CC1S</b> (def=0x0)    //    Capture/Compare 1 selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40015418<b style="margin: 20px;">CCMR1_Input</b>//   capture/compare mode register (input mode)</summary>
<ul>
<li class="content">
[4:7]<b style="margin: 20px;">IC1F</b> (def=0x0)    //    Input capture 1 filter
</li>
<li class="content">
[2:3]<b style="margin: 20px;">IC1PSC</b> (def=0x0)    //    Input capture 1 prescaler
</li>
<li class="content">
[0:1]<b style="margin: 20px;">CC1S</b> (def=0x0)    //    Capture/Compare 1 selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40015420<b style="margin: 20px;">CCER</b>//   capture/compare enable register</summary>
<ul>
<li class="content">
[3]<b style="margin: 20px;">CC1NP</b> (def=0x0)    //    Capture/Compare 1 output Polarity
</li>
<li class="content">
[1]<b style="margin: 20px;">CC1P</b> (def=0x0)    //    Capture/Compare 1 output Polarity
</li>
<li class="content">
[0]<b style="margin: 20px;">CC1E</b> (def=0x0)    //    Capture/Compare 1 output enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40015424<b style="margin: 20px;">CNT</b>//   counter</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CNT</b> (def=0x0)    //    counter value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40015428<b style="margin: 20px;">PSC</b>//   prescaler</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">PSC</b> (def=0x0)    //    Prescaler value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4001542C<b style="margin: 20px;">ARR</b>//   auto-reload register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">ARR</b> (def=0x0)    //    Auto-reload value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40015434<b style="margin: 20px;">CCR1</b>//   capture/compare register 1</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CCR1</b> (def=0x0)    //    Capture/Compare 1 value
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[26]  <b>TIM1_TRG_COM</b>    //    TIM1 Trigger and Commutation interrupts</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40001C00<b style="margin: 20px;">TIM13</b>// </summary>
<ul>
<li class="content"><details><summary>0x40001C00<b style="margin: 20px;">CR1</b>//   control register 1</summary>
<ul>
<li class="content">
[8:9]<b style="margin: 20px;">CKD</b> (def=0x0)    //    Clock division
</li>
<li class="content">
[7]<b style="margin: 20px;">ARPE</b> (def=0x0)    //    Auto-reload preload enable
</li>
<li class="content">
[2]<b style="margin: 20px;">URS</b> (def=0x0)    //    Update request source
</li>
<li class="content">
[1]<b style="margin: 20px;">UDIS</b> (def=0x0)    //    Update disable
</li>
<li class="content">
[0]<b style="margin: 20px;">CEN</b> (def=0x0)    //    Counter enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40001C04<b style="margin: 20px;">CR2</b>//   control register 2</summary>
<ul>
<li class="content">
[4:6]<b style="margin: 20px;">MMS</b> (def=0x0)    //    Master mode selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40001C0C<b style="margin: 20px;">DIER</b>//   DMA/Interrupt enable register</summary>
<ul>
<li class="content">
[1]<b style="margin: 20px;">CC1IE</b> (def=0x0)    //    Capture/Compare 1 interrupt enable
</li>
<li class="content">
[0]<b style="margin: 20px;">UIE</b> (def=0x0)    //    Update interrupt enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40001C10<b style="margin: 20px;">SR</b>//   status register</summary>
<ul>
<li class="content">
[9]<b style="margin: 20px;">CC1OF</b> (def=0x0)    //    Capture/Compare 1 overcapture flag
</li>
<li class="content">
[1]<b style="margin: 20px;">CC1IF</b> (def=0x0)    //    Capture/compare 1 interrupt flag
</li>
<li class="content">
[0]<b style="margin: 20px;">UIF</b> (def=0x0)    //    Update interrupt flag
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40001C14<b style="margin: 20px;">EGR</b>//   event generation register</summary>
<ul>
<li class="content">
[1]<b style="margin: 20px;">CC1G</b> (def=0x0)    //    Capture/compare 1 generation
</li>
<li class="content">
[0]<b style="margin: 20px;">UG</b> (def=0x0)    //    Update generation
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40001C18<b style="margin: 20px;">CCMR1_Output</b>//   capture/compare mode register (output mode)</summary>
<ul>
<li class="content">
[4:6]<b style="margin: 20px;">OC1M</b> (def=0x0)    //    Output Compare 1 mode
</li>
<li class="content">
[3]<b style="margin: 20px;">OC1PE</b> (def=0x0)    //    Output Compare 1 preload enable
</li>
<li class="content">
[0:1]<b style="margin: 20px;">CC1S</b> (def=0x0)    //    Capture/Compare 1 selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40001C18<b style="margin: 20px;">CCMR1_Input</b>//   capture/compare mode register (input mode)</summary>
<ul>
<li class="content">
[4:7]<b style="margin: 20px;">IC1F</b> (def=0x0)    //    Input capture 1 filter
</li>
<li class="content">
[2:3]<b style="margin: 20px;">IC1PSC</b> (def=0x0)    //    Input capture 1 prescaler
</li>
<li class="content">
[0:1]<b style="margin: 20px;">CC1S</b> (def=0x0)    //    Capture/Compare 1 selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40001C20<b style="margin: 20px;">CCER</b>//   capture/compare enable register</summary>
<ul>
<li class="content">
[3]<b style="margin: 20px;">CC1NP</b> (def=0x0)    //    Capture/Compare 1 output Polarity
</li>
<li class="content">
[1]<b style="margin: 20px;">CC1P</b> (def=0x0)    //    Capture/Compare 1 output Polarity
</li>
<li class="content">
[0]<b style="margin: 20px;">CC1E</b> (def=0x0)    //    Capture/Compare 1 output enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40001C24<b style="margin: 20px;">CNT</b>//   counter</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CNT</b> (def=0x0)    //    counter value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40001C28<b style="margin: 20px;">PSC</b>//   prescaler</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">PSC</b> (def=0x0)    //    Prescaler value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40001C2C<b style="margin: 20px;">ARR</b>//   auto-reload register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">ARR</b> (def=0x0)    //    Auto-reload value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40001C34<b style="margin: 20px;">CCR1</b>//   capture/compare register 1</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CCR1</b> (def=0x0)    //    Capture/Compare 1 value
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x40002000<b style="margin: 20px;">TIM14</b>// </summary>
<ul>
<li class="content"><details><summary>0x40002000<b style="margin: 20px;">CR1</b>//   control register 1</summary>
<ul>
<li class="content">
[8:9]<b style="margin: 20px;">CKD</b> (def=0x0)    //    Clock division
</li>
<li class="content">
[7]<b style="margin: 20px;">ARPE</b> (def=0x0)    //    Auto-reload preload enable
</li>
<li class="content">
[2]<b style="margin: 20px;">URS</b> (def=0x0)    //    Update request source
</li>
<li class="content">
[1]<b style="margin: 20px;">UDIS</b> (def=0x0)    //    Update disable
</li>
<li class="content">
[0]<b style="margin: 20px;">CEN</b> (def=0x0)    //    Counter enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40002004<b style="margin: 20px;">CR2</b>//   control register 2</summary>
<ul>
<li class="content">
[4:6]<b style="margin: 20px;">MMS</b> (def=0x0)    //    Master mode selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000200C<b style="margin: 20px;">DIER</b>//   DMA/Interrupt enable register</summary>
<ul>
<li class="content">
[1]<b style="margin: 20px;">CC1IE</b> (def=0x0)    //    Capture/Compare 1 interrupt enable
</li>
<li class="content">
[0]<b style="margin: 20px;">UIE</b> (def=0x0)    //    Update interrupt enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40002010<b style="margin: 20px;">SR</b>//   status register</summary>
<ul>
<li class="content">
[9]<b style="margin: 20px;">CC1OF</b> (def=0x0)    //    Capture/Compare 1 overcapture flag
</li>
<li class="content">
[1]<b style="margin: 20px;">CC1IF</b> (def=0x0)    //    Capture/compare 1 interrupt flag
</li>
<li class="content">
[0]<b style="margin: 20px;">UIF</b> (def=0x0)    //    Update interrupt flag
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40002014<b style="margin: 20px;">EGR</b>//   event generation register</summary>
<ul>
<li class="content">
[1]<b style="margin: 20px;">CC1G</b> (def=0x0)    //    Capture/compare 1 generation
</li>
<li class="content">
[0]<b style="margin: 20px;">UG</b> (def=0x0)    //    Update generation
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40002018<b style="margin: 20px;">CCMR1_Output</b>//   capture/compare mode register (output mode)</summary>
<ul>
<li class="content">
[4:6]<b style="margin: 20px;">OC1M</b> (def=0x0)    //    Output Compare 1 mode
</li>
<li class="content">
[3]<b style="margin: 20px;">OC1PE</b> (def=0x0)    //    Output Compare 1 preload enable
</li>
<li class="content">
[0:1]<b style="margin: 20px;">CC1S</b> (def=0x0)    //    Capture/Compare 1 selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40002018<b style="margin: 20px;">CCMR1_Input</b>//   capture/compare mode register (input mode)</summary>
<ul>
<li class="content">
[4:7]<b style="margin: 20px;">IC1F</b> (def=0x0)    //    Input capture 1 filter
</li>
<li class="content">
[2:3]<b style="margin: 20px;">IC1PSC</b> (def=0x0)    //    Input capture 1 prescaler
</li>
<li class="content">
[0:1]<b style="margin: 20px;">CC1S</b> (def=0x0)    //    Capture/Compare 1 selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40002020<b style="margin: 20px;">CCER</b>//   capture/compare enable register</summary>
<ul>
<li class="content">
[3]<b style="margin: 20px;">CC1NP</b> (def=0x0)    //    Capture/Compare 1 output Polarity
</li>
<li class="content">
[1]<b style="margin: 20px;">CC1P</b> (def=0x0)    //    Capture/Compare 1 output Polarity
</li>
<li class="content">
[0]<b style="margin: 20px;">CC1E</b> (def=0x0)    //    Capture/Compare 1 output enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40002024<b style="margin: 20px;">CNT</b>//   counter</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CNT</b> (def=0x0)    //    counter value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40002028<b style="margin: 20px;">PSC</b>//   prescaler</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">PSC</b> (def=0x0)    //    Prescaler value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000202C<b style="margin: 20px;">ARR</b>//   auto-reload register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">ARR</b> (def=0x0)    //    Auto-reload value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40002034<b style="margin: 20px;">CCR1</b>//   capture/compare register 1</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CCR1</b> (def=0x0)    //    Capture/Compare 1 value
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x40001000<b style="margin: 20px;">TIM6</b>// Basic timer</summary>
<ul>
<li class="content"><details><summary>0x40001000<b style="margin: 20px;">CR1</b>//   control register 1</summary>
<ul>
<li class="content">
[7]<b style="margin: 20px;">ARPE</b> (def=0x0)    //    Auto-reload preload enable
</li>
<li class="content">
[3]<b style="margin: 20px;">OPM</b> (def=0x0)    //    One-pulse mode
</li>
<li class="content">
[2]<b style="margin: 20px;">URS</b> (def=0x0)    //    Update request source
</li>
<li class="content">
[1]<b style="margin: 20px;">UDIS</b> (def=0x0)    //    Update disable
</li>
<li class="content">
[0]<b style="margin: 20px;">CEN</b> (def=0x0)    //    Counter enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40001004<b style="margin: 20px;">CR2</b>//   control register 2</summary>
<ul>
<li class="content">
[4:6]<b style="margin: 20px;">MMS</b> (def=0x0)    //    Master mode selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000100C<b style="margin: 20px;">DIER</b>//   DMA/Interrupt enable register</summary>
<ul>
<li class="content">
[8]<b style="margin: 20px;">UDE</b> (def=0x0)    //    Update DMA request enable
</li>
<li class="content">
[0]<b style="margin: 20px;">UIE</b> (def=0x0)    //    Update interrupt enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40001010<b style="margin: 20px;">SR</b>//   status register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">UIF</b> (def=0x0)    //    Update interrupt flag
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40001014<b style="margin: 20px;">EGR</b>//   event generation register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">UG</b> (def=0x0)    //    Update generation
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40001024<b style="margin: 20px;">CNT</b>//   counter</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CNT</b> (def=0x0)    //    Low counter value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40001028<b style="margin: 20px;">PSC</b>//   prescaler</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">PSC</b> (def=0x0)    //    Prescaler value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000102C<b style="margin: 20px;">ARR</b>//   auto-reload register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">ARR</b> (def=0x0)    //    Low Auto-reload value
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[54]  <b>TIM6</b>    //    TIM6 global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40001400<b style="margin: 20px;">TIM7</b>// </summary>
<ul>
<li class="content"><details><summary>0x40001400<b style="margin: 20px;">CR1</b>//   control register 1</summary>
<ul>
<li class="content">
[7]<b style="margin: 20px;">ARPE</b> (def=0x0)    //    Auto-reload preload enable
</li>
<li class="content">
[3]<b style="margin: 20px;">OPM</b> (def=0x0)    //    One-pulse mode
</li>
<li class="content">
[2]<b style="margin: 20px;">URS</b> (def=0x0)    //    Update request source
</li>
<li class="content">
[1]<b style="margin: 20px;">UDIS</b> (def=0x0)    //    Update disable
</li>
<li class="content">
[0]<b style="margin: 20px;">CEN</b> (def=0x0)    //    Counter enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40001404<b style="margin: 20px;">CR2</b>//   control register 2</summary>
<ul>
<li class="content">
[4:6]<b style="margin: 20px;">MMS</b> (def=0x0)    //    Master mode selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000140C<b style="margin: 20px;">DIER</b>//   DMA/Interrupt enable register</summary>
<ul>
<li class="content">
[8]<b style="margin: 20px;">UDE</b> (def=0x0)    //    Update DMA request enable
</li>
<li class="content">
[0]<b style="margin: 20px;">UIE</b> (def=0x0)    //    Update interrupt enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40001410<b style="margin: 20px;">SR</b>//   status register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">UIF</b> (def=0x0)    //    Update interrupt flag
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40001414<b style="margin: 20px;">EGR</b>//   event generation register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">UG</b> (def=0x0)    //    Update generation
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40001424<b style="margin: 20px;">CNT</b>//   counter</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CNT</b> (def=0x0)    //    Low counter value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40001428<b style="margin: 20px;">PSC</b>//   prescaler</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">PSC</b> (def=0x0)    //    Prescaler value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000142C<b style="margin: 20px;">ARR</b>//   auto-reload register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">ARR</b> (def=0x0)    //    Low Auto-reload value
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[55]  <b>TIM7</b>    //    TIM7 global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40005400<b style="margin: 20px;">I2C1</b>// Inter integrated circuit</summary>
<ul>
<li class="content"><details><summary>0x40005400<b style="margin: 20px;">CR1</b>//   Control register 1</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">SWRST</b> (def=0x0)    //    Software reset
</li>
<li class="content">
[13]<b style="margin: 20px;">ALERT</b> (def=0x0)    //    SMBus alert
</li>
<li class="content">
[12]<b style="margin: 20px;">PEC</b> (def=0x0)    //    Packet error checking
</li>
<li class="content">
[11]<b style="margin: 20px;">POS</b> (def=0x0)    //    Acknowledge/PEC Position (for data reception)
</li>
<li class="content">
[10]<b style="margin: 20px;">ACK</b> (def=0x0)    //    Acknowledge enable
</li>
<li class="content">
[9]<b style="margin: 20px;">STOP</b> (def=0x0)    //    Stop generation
</li>
<li class="content">
[8]<b style="margin: 20px;">START</b> (def=0x0)    //    Start generation
</li>
<li class="content">
[7]<b style="margin: 20px;">NOSTRETCH</b> (def=0x0)    //    Clock stretching disable (Slave mode)
</li>
<li class="content">
[6]<b style="margin: 20px;">ENGC</b> (def=0x0)    //    General call enable
</li>
<li class="content">
[5]<b style="margin: 20px;">ENPEC</b> (def=0x0)    //    PEC enable
</li>
<li class="content">
[4]<b style="margin: 20px;">ENARP</b> (def=0x0)    //    ARP enable
</li>
<li class="content">
[3]<b style="margin: 20px;">SMBTYPE</b> (def=0x0)    //    SMBus type
</li>
<li class="content">
[1]<b style="margin: 20px;">SMBUS</b> (def=0x0)    //    SMBus mode
</li>
<li class="content">
[0]<b style="margin: 20px;">PE</b> (def=0x0)    //    Peripheral enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005404<b style="margin: 20px;">CR2</b>//   Control register 2</summary>
<ul>
<li class="content">
[12]<b style="margin: 20px;">LAST</b> (def=0x0)    //    DMA last transfer
</li>
<li class="content">
[11]<b style="margin: 20px;">DMAEN</b> (def=0x0)    //    DMA requests enable
</li>
<li class="content">
[10]<b style="margin: 20px;">ITBUFEN</b> (def=0x0)    //    Buffer interrupt enable
</li>
<li class="content">
[9]<b style="margin: 20px;">ITEVTEN</b> (def=0x0)    //    Event interrupt enable
</li>
<li class="content">
[8]<b style="margin: 20px;">ITERREN</b> (def=0x0)    //    Error interrupt enable
</li>
<li class="content">
[0:5]<b style="margin: 20px;">FREQ</b> (def=0x0)    //    Peripheral clock frequency
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005408<b style="margin: 20px;">OAR1</b>//   Own address register 1</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">ADDMODE</b> (def=0x0)    //    Addressing mode (slave mode)
</li>
<li class="content">
[8:9]<b style="margin: 20px;">ADD10</b> (def=0x0)    //    Interface address
</li>
<li class="content">
[1:7]<b style="margin: 20px;">ADD7</b> (def=0x0)    //    Interface address
</li>
<li class="content">
[0]<b style="margin: 20px;">ADD0</b> (def=0x0)    //    Interface address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000540C<b style="margin: 20px;">OAR2</b>//   Own address register 2</summary>
<ul>
<li class="content">
[1:7]<b style="margin: 20px;">ADD2</b> (def=0x0)    //    Interface address
</li>
<li class="content">
[0]<b style="margin: 20px;">ENDUAL</b> (def=0x0)    //    Dual addressing mode enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005410<b style="margin: 20px;">DR</b>//   Data register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">DR</b> (def=0x0)    //    8-bit data register
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005414<b style="margin: 20px;">SR1</b>//   Status register 1</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">SMBALERT</b> (def=0x0)    //    SMBus alert
</li>
<li class="content">
[14]<b style="margin: 20px;">TIMEOUT</b> (def=0x0)    //    Timeout or Tlow error
</li>
<li class="content">
[12]<b style="margin: 20px;">PECERR</b> (def=0x0)    //    PEC Error in reception
</li>
<li class="content">
[11]<b style="margin: 20px;">OVR</b> (def=0x0)    //    Overrun/Underrun
</li>
<li class="content">
[10]<b style="margin: 20px;">AF</b> (def=0x0)    //    Acknowledge failure
</li>
<li class="content">
[9]<b style="margin: 20px;">ARLO</b> (def=0x0)    //    Arbitration lost (master mode)
</li>
<li class="content">
[8]<b style="margin: 20px;">BERR</b> (def=0x0)    //    Bus error
</li>
<li class="content">
[7]<b style="margin: 20px;">TxE</b> (def=0x0)    //    Data register empty (transmitters)
</li>
<li class="content">
[6]<b style="margin: 20px;">RxNE</b> (def=0x0)    //    Data register not empty (receivers)
</li>
<li class="content">
[4]<b style="margin: 20px;">STOPF</b> (def=0x0)    //    Stop detection (slave mode)
</li>
<li class="content">
[3]<b style="margin: 20px;">ADD10</b> (def=0x0)    //    10-bit header sent (Master mode)
</li>
<li class="content">
[2]<b style="margin: 20px;">BTF</b> (def=0x0)    //    Byte transfer finished
</li>
<li class="content">
[1]<b style="margin: 20px;">ADDR</b> (def=0x0)    //    Address sent (master mode)/matched (slave mode)
</li>
<li class="content">
[0]<b style="margin: 20px;">SB</b> (def=0x0)    //    Start bit (Master mode)
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005418<b style="margin: 20px;">SR2</b>//   Status register 2</summary>
<ul>
<li class="content">
[8:15]<b style="margin: 20px;">PEC</b> (def=0x0)    //    acket error checking register
</li>
<li class="content">
[7]<b style="margin: 20px;">DUALF</b> (def=0x0)    //    Dual flag (Slave mode)
</li>
<li class="content">
[6]<b style="margin: 20px;">SMBHOST</b> (def=0x0)    //    SMBus host header (Slave mode)
</li>
<li class="content">
[5]<b style="margin: 20px;">SMBDEFAULT</b> (def=0x0)    //    SMBus device default address (Slave mode)
</li>
<li class="content">
[4]<b style="margin: 20px;">GENCALL</b> (def=0x0)    //    General call address (Slave mode)
</li>
<li class="content">
[2]<b style="margin: 20px;">TRA</b> (def=0x0)    //    Transmitter/receiver
</li>
<li class="content">
[1]<b style="margin: 20px;">BUSY</b> (def=0x0)    //    Bus busy
</li>
<li class="content">
[0]<b style="margin: 20px;">MSL</b> (def=0x0)    //    Master/slave
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000541C<b style="margin: 20px;">CCR</b>//   Clock control register</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">F_S</b> (def=0x0)    //    I2C master mode selection
</li>
<li class="content">
[14]<b style="margin: 20px;">DUTY</b> (def=0x0)    //    Fast mode duty cycle
</li>
<li class="content">
[0:11]<b style="margin: 20px;">CCR</b> (def=0x0)    //    Clock control register in Fast/Standard mode (Master mode)
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005420<b style="margin: 20px;">TRISE</b>//   TRISE register</summary>
<ul>
<li class="content">
[0:5]<b style="margin: 20px;">TRISE</b> (def=0x2)    //    Maximum rise time in Fast/Standard mode (Master mode)
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[31]  <b>I2C1_EV</b>    //    I2C1 event interrupt</li>
<li>[32]  <b>I2C1_ER</b>    //    I2C1 error interrupt</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40005800<b style="margin: 20px;">I2C2</b>// </summary>
<ul>
<li class="content"><details><summary>0x40005800<b style="margin: 20px;">CR1</b>//   Control register 1</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">SWRST</b> (def=0x0)    //    Software reset
</li>
<li class="content">
[13]<b style="margin: 20px;">ALERT</b> (def=0x0)    //    SMBus alert
</li>
<li class="content">
[12]<b style="margin: 20px;">PEC</b> (def=0x0)    //    Packet error checking
</li>
<li class="content">
[11]<b style="margin: 20px;">POS</b> (def=0x0)    //    Acknowledge/PEC Position (for data reception)
</li>
<li class="content">
[10]<b style="margin: 20px;">ACK</b> (def=0x0)    //    Acknowledge enable
</li>
<li class="content">
[9]<b style="margin: 20px;">STOP</b> (def=0x0)    //    Stop generation
</li>
<li class="content">
[8]<b style="margin: 20px;">START</b> (def=0x0)    //    Start generation
</li>
<li class="content">
[7]<b style="margin: 20px;">NOSTRETCH</b> (def=0x0)    //    Clock stretching disable (Slave mode)
</li>
<li class="content">
[6]<b style="margin: 20px;">ENGC</b> (def=0x0)    //    General call enable
</li>
<li class="content">
[5]<b style="margin: 20px;">ENPEC</b> (def=0x0)    //    PEC enable
</li>
<li class="content">
[4]<b style="margin: 20px;">ENARP</b> (def=0x0)    //    ARP enable
</li>
<li class="content">
[3]<b style="margin: 20px;">SMBTYPE</b> (def=0x0)    //    SMBus type
</li>
<li class="content">
[1]<b style="margin: 20px;">SMBUS</b> (def=0x0)    //    SMBus mode
</li>
<li class="content">
[0]<b style="margin: 20px;">PE</b> (def=0x0)    //    Peripheral enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005804<b style="margin: 20px;">CR2</b>//   Control register 2</summary>
<ul>
<li class="content">
[12]<b style="margin: 20px;">LAST</b> (def=0x0)    //    DMA last transfer
</li>
<li class="content">
[11]<b style="margin: 20px;">DMAEN</b> (def=0x0)    //    DMA requests enable
</li>
<li class="content">
[10]<b style="margin: 20px;">ITBUFEN</b> (def=0x0)    //    Buffer interrupt enable
</li>
<li class="content">
[9]<b style="margin: 20px;">ITEVTEN</b> (def=0x0)    //    Event interrupt enable
</li>
<li class="content">
[8]<b style="margin: 20px;">ITERREN</b> (def=0x0)    //    Error interrupt enable
</li>
<li class="content">
[0:5]<b style="margin: 20px;">FREQ</b> (def=0x0)    //    Peripheral clock frequency
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005808<b style="margin: 20px;">OAR1</b>//   Own address register 1</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">ADDMODE</b> (def=0x0)    //    Addressing mode (slave mode)
</li>
<li class="content">
[8:9]<b style="margin: 20px;">ADD10</b> (def=0x0)    //    Interface address
</li>
<li class="content">
[1:7]<b style="margin: 20px;">ADD7</b> (def=0x0)    //    Interface address
</li>
<li class="content">
[0]<b style="margin: 20px;">ADD0</b> (def=0x0)    //    Interface address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000580C<b style="margin: 20px;">OAR2</b>//   Own address register 2</summary>
<ul>
<li class="content">
[1:7]<b style="margin: 20px;">ADD2</b> (def=0x0)    //    Interface address
</li>
<li class="content">
[0]<b style="margin: 20px;">ENDUAL</b> (def=0x0)    //    Dual addressing mode enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005810<b style="margin: 20px;">DR</b>//   Data register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">DR</b> (def=0x0)    //    8-bit data register
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005814<b style="margin: 20px;">SR1</b>//   Status register 1</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">SMBALERT</b> (def=0x0)    //    SMBus alert
</li>
<li class="content">
[14]<b style="margin: 20px;">TIMEOUT</b> (def=0x0)    //    Timeout or Tlow error
</li>
<li class="content">
[12]<b style="margin: 20px;">PECERR</b> (def=0x0)    //    PEC Error in reception
</li>
<li class="content">
[11]<b style="margin: 20px;">OVR</b> (def=0x0)    //    Overrun/Underrun
</li>
<li class="content">
[10]<b style="margin: 20px;">AF</b> (def=0x0)    //    Acknowledge failure
</li>
<li class="content">
[9]<b style="margin: 20px;">ARLO</b> (def=0x0)    //    Arbitration lost (master mode)
</li>
<li class="content">
[8]<b style="margin: 20px;">BERR</b> (def=0x0)    //    Bus error
</li>
<li class="content">
[7]<b style="margin: 20px;">TxE</b> (def=0x0)    //    Data register empty (transmitters)
</li>
<li class="content">
[6]<b style="margin: 20px;">RxNE</b> (def=0x0)    //    Data register not empty (receivers)
</li>
<li class="content">
[4]<b style="margin: 20px;">STOPF</b> (def=0x0)    //    Stop detection (slave mode)
</li>
<li class="content">
[3]<b style="margin: 20px;">ADD10</b> (def=0x0)    //    10-bit header sent (Master mode)
</li>
<li class="content">
[2]<b style="margin: 20px;">BTF</b> (def=0x0)    //    Byte transfer finished
</li>
<li class="content">
[1]<b style="margin: 20px;">ADDR</b> (def=0x0)    //    Address sent (master mode)/matched (slave mode)
</li>
<li class="content">
[0]<b style="margin: 20px;">SB</b> (def=0x0)    //    Start bit (Master mode)
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005818<b style="margin: 20px;">SR2</b>//   Status register 2</summary>
<ul>
<li class="content">
[8:15]<b style="margin: 20px;">PEC</b> (def=0x0)    //    acket error checking register
</li>
<li class="content">
[7]<b style="margin: 20px;">DUALF</b> (def=0x0)    //    Dual flag (Slave mode)
</li>
<li class="content">
[6]<b style="margin: 20px;">SMBHOST</b> (def=0x0)    //    SMBus host header (Slave mode)
</li>
<li class="content">
[5]<b style="margin: 20px;">SMBDEFAULT</b> (def=0x0)    //    SMBus device default address (Slave mode)
</li>
<li class="content">
[4]<b style="margin: 20px;">GENCALL</b> (def=0x0)    //    General call address (Slave mode)
</li>
<li class="content">
[2]<b style="margin: 20px;">TRA</b> (def=0x0)    //    Transmitter/receiver
</li>
<li class="content">
[1]<b style="margin: 20px;">BUSY</b> (def=0x0)    //    Bus busy
</li>
<li class="content">
[0]<b style="margin: 20px;">MSL</b> (def=0x0)    //    Master/slave
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000581C<b style="margin: 20px;">CCR</b>//   Clock control register</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">F_S</b> (def=0x0)    //    I2C master mode selection
</li>
<li class="content">
[14]<b style="margin: 20px;">DUTY</b> (def=0x0)    //    Fast mode duty cycle
</li>
<li class="content">
[0:11]<b style="margin: 20px;">CCR</b> (def=0x0)    //    Clock control register in Fast/Standard mode (Master mode)
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005820<b style="margin: 20px;">TRISE</b>//   TRISE register</summary>
<ul>
<li class="content">
[0:5]<b style="margin: 20px;">TRISE</b> (def=0x2)    //    Maximum rise time in Fast/Standard mode (Master mode)
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[33]  <b>I2C2_EV</b>    //    I2C2 event interrupt</li>
<li>[34]  <b>I2C2_ER</b>    //    I2C2 error interrupt</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40013000<b style="margin: 20px;">SPI1</b>// Serial peripheral interface</summary>
<ul>
<li class="content"><details><summary>0x40013000<b style="margin: 20px;">CR1</b>//   control register 1</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">BIDIMODE</b> (def=0x0)    //    Bidirectional data mode enable
</li>
<li class="content">
[14]<b style="margin: 20px;">BIDIOE</b> (def=0x0)    //    Output enable in bidirectional mode
</li>
<li class="content">
[13]<b style="margin: 20px;">CRCEN</b> (def=0x0)    //    Hardware CRC calculation enable
</li>
<li class="content">
[12]<b style="margin: 20px;">CRCNEXT</b> (def=0x0)    //    CRC transfer next
</li>
<li class="content">
[11]<b style="margin: 20px;">DFF</b> (def=0x0)    //    Data frame format
</li>
<li class="content">
[10]<b style="margin: 20px;">RXONLY</b> (def=0x0)    //    Receive only
</li>
<li class="content">
[9]<b style="margin: 20px;">SSM</b> (def=0x0)    //    Software slave management
</li>
<li class="content">
[8]<b style="margin: 20px;">SSI</b> (def=0x0)    //    Internal slave select
</li>
<li class="content">
[7]<b style="margin: 20px;">LSBFIRST</b> (def=0x0)    //    Frame format
</li>
<li class="content">
[6]<b style="margin: 20px;">SPE</b> (def=0x0)    //    SPI enable
</li>
<li class="content">
[3:5]<b style="margin: 20px;">BR</b> (def=0x0)    //    Baud rate control
</li>
<li class="content">
[2]<b style="margin: 20px;">MSTR</b> (def=0x0)    //    Master selection
</li>
<li class="content">
[1]<b style="margin: 20px;">CPOL</b> (def=0x0)    //    Clock polarity
</li>
<li class="content">
[0]<b style="margin: 20px;">CPHA</b> (def=0x0)    //    Clock phase
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40013004<b style="margin: 20px;">CR2</b>//   control register 2</summary>
<ul>
<li class="content">
[7]<b style="margin: 20px;">TXEIE</b> (def=0x0)    //    Tx buffer empty interrupt enable
</li>
<li class="content">
[6]<b style="margin: 20px;">RXNEIE</b> (def=0x0)    //    RX buffer not empty interrupt enable
</li>
<li class="content">
[5]<b style="margin: 20px;">ERRIE</b> (def=0x0)    //    Error interrupt enable
</li>
<li class="content">
[2]<b style="margin: 20px;">SSOE</b> (def=0x0)    //    SS output enable
</li>
<li class="content">
[1]<b style="margin: 20px;">TXDMAEN</b> (def=0x0)    //    Tx buffer DMA enable
</li>
<li class="content">
[0]<b style="margin: 20px;">RXDMAEN</b> (def=0x0)    //    Rx buffer DMA enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40013008<b style="margin: 20px;">SR</b>//   status register</summary>
<ul>
<li class="content">
[7]<b style="margin: 20px;">BSY</b> (def=0x0)    //    Busy flag
</li>
<li class="content">
[6]<b style="margin: 20px;">OVR</b> (def=0x0)    //    Overrun flag
</li>
<li class="content">
[5]<b style="margin: 20px;">MODF</b> (def=0x0)    //    Mode fault
</li>
<li class="content">
[4]<b style="margin: 20px;">CRCERR</b> (def=0x0)    //    CRC error flag
</li>
<li class="content">
[3]<b style="margin: 20px;">UDR</b> (def=0x0)    //    Underrun flag
</li>
<li class="content">
[2]<b style="margin: 20px;">CHSIDE</b> (def=0x0)    //    Channel side
</li>
<li class="content">
[1]<b style="margin: 20px;">TXE</b> (def=0x1)    //    Transmit buffer empty
</li>
<li class="content">
[0]<b style="margin: 20px;">RXNE</b> (def=0x0)    //    Receive buffer not empty
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4001300C<b style="margin: 20px;">DR</b>//   data register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">DR</b> (def=0x0)    //    Data register
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40013010<b style="margin: 20px;">CRCPR</b>//   CRC polynomial register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CRCPOLY</b> (def=0x7)    //    CRC polynomial register
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40013014<b style="margin: 20px;">RXCRCR</b>//   RX CRC register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">RxCRC</b> (def=0x0)    //    Rx CRC register
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40013018<b style="margin: 20px;">TXCRCR</b>//   TX CRC register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">TxCRC</b> (def=0x0)    //    Tx CRC register
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4001301C<b style="margin: 20px;">I2SCFGR</b>//   I2S configuration register</summary>
<ul>
<li class="content">
[11]<b style="margin: 20px;">I2SMOD</b> (def=0x0)    //    I2S mode selection
</li>
<li class="content">
[10]<b style="margin: 20px;">I2SE</b> (def=0x0)    //    I2S Enable
</li>
<li class="content">
[8:9]<b style="margin: 20px;">I2SCFG</b> (def=0x0)    //    I2S configuration mode
</li>
<li class="content">
[7]<b style="margin: 20px;">PCMSYNC</b> (def=0x0)    //    PCM frame synchronization
</li>
<li class="content">
[4:5]<b style="margin: 20px;">I2SSTD</b> (def=0x0)    //    I2S standard selection
</li>
<li class="content">
[3]<b style="margin: 20px;">CKPOL</b> (def=0x0)    //    Steady state clock polarity
</li>
<li class="content">
[1:2]<b style="margin: 20px;">DATLEN</b> (def=0x0)    //    Data length to be transferred
</li>
<li class="content">
[0]<b style="margin: 20px;">CHLEN</b> (def=0x0)    //    Channel length (number of bits per audio channel)
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40013020<b style="margin: 20px;">I2SPR</b>//   I2S prescaler register</summary>
<ul>
<li class="content">
[9]<b style="margin: 20px;">MCKOE</b> (def=0x0)    //    Master clock output enable
</li>
<li class="content">
[8]<b style="margin: 20px;">ODD</b> (def=0x0)    //    Odd factor for the prescaler
</li>
<li class="content">
[0:7]<b style="margin: 20px;">I2SDIV</b> (def=0x8)    //    I2S Linear prescaler
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[35]  <b>SPI1</b>    //    SPI1 global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40003800<b style="margin: 20px;">SPI2</b>// </summary>
<ul>
<li class="content"><details><summary>0x40003800<b style="margin: 20px;">CR1</b>//   control register 1</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">BIDIMODE</b> (def=0x0)    //    Bidirectional data mode enable
</li>
<li class="content">
[14]<b style="margin: 20px;">BIDIOE</b> (def=0x0)    //    Output enable in bidirectional mode
</li>
<li class="content">
[13]<b style="margin: 20px;">CRCEN</b> (def=0x0)    //    Hardware CRC calculation enable
</li>
<li class="content">
[12]<b style="margin: 20px;">CRCNEXT</b> (def=0x0)    //    CRC transfer next
</li>
<li class="content">
[11]<b style="margin: 20px;">DFF</b> (def=0x0)    //    Data frame format
</li>
<li class="content">
[10]<b style="margin: 20px;">RXONLY</b> (def=0x0)    //    Receive only
</li>
<li class="content">
[9]<b style="margin: 20px;">SSM</b> (def=0x0)    //    Software slave management
</li>
<li class="content">
[8]<b style="margin: 20px;">SSI</b> (def=0x0)    //    Internal slave select
</li>
<li class="content">
[7]<b style="margin: 20px;">LSBFIRST</b> (def=0x0)    //    Frame format
</li>
<li class="content">
[6]<b style="margin: 20px;">SPE</b> (def=0x0)    //    SPI enable
</li>
<li class="content">
[3:5]<b style="margin: 20px;">BR</b> (def=0x0)    //    Baud rate control
</li>
<li class="content">
[2]<b style="margin: 20px;">MSTR</b> (def=0x0)    //    Master selection
</li>
<li class="content">
[1]<b style="margin: 20px;">CPOL</b> (def=0x0)    //    Clock polarity
</li>
<li class="content">
[0]<b style="margin: 20px;">CPHA</b> (def=0x0)    //    Clock phase
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40003804<b style="margin: 20px;">CR2</b>//   control register 2</summary>
<ul>
<li class="content">
[7]<b style="margin: 20px;">TXEIE</b> (def=0x0)    //    Tx buffer empty interrupt enable
</li>
<li class="content">
[6]<b style="margin: 20px;">RXNEIE</b> (def=0x0)    //    RX buffer not empty interrupt enable
</li>
<li class="content">
[5]<b style="margin: 20px;">ERRIE</b> (def=0x0)    //    Error interrupt enable
</li>
<li class="content">
[2]<b style="margin: 20px;">SSOE</b> (def=0x0)    //    SS output enable
</li>
<li class="content">
[1]<b style="margin: 20px;">TXDMAEN</b> (def=0x0)    //    Tx buffer DMA enable
</li>
<li class="content">
[0]<b style="margin: 20px;">RXDMAEN</b> (def=0x0)    //    Rx buffer DMA enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40003808<b style="margin: 20px;">SR</b>//   status register</summary>
<ul>
<li class="content">
[7]<b style="margin: 20px;">BSY</b> (def=0x0)    //    Busy flag
</li>
<li class="content">
[6]<b style="margin: 20px;">OVR</b> (def=0x0)    //    Overrun flag
</li>
<li class="content">
[5]<b style="margin: 20px;">MODF</b> (def=0x0)    //    Mode fault
</li>
<li class="content">
[4]<b style="margin: 20px;">CRCERR</b> (def=0x0)    //    CRC error flag
</li>
<li class="content">
[3]<b style="margin: 20px;">UDR</b> (def=0x0)    //    Underrun flag
</li>
<li class="content">
[2]<b style="margin: 20px;">CHSIDE</b> (def=0x0)    //    Channel side
</li>
<li class="content">
[1]<b style="margin: 20px;">TXE</b> (def=0x1)    //    Transmit buffer empty
</li>
<li class="content">
[0]<b style="margin: 20px;">RXNE</b> (def=0x0)    //    Receive buffer not empty
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000380C<b style="margin: 20px;">DR</b>//   data register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">DR</b> (def=0x0)    //    Data register
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40003810<b style="margin: 20px;">CRCPR</b>//   CRC polynomial register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CRCPOLY</b> (def=0x7)    //    CRC polynomial register
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40003814<b style="margin: 20px;">RXCRCR</b>//   RX CRC register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">RxCRC</b> (def=0x0)    //    Rx CRC register
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40003818<b style="margin: 20px;">TXCRCR</b>//   TX CRC register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">TxCRC</b> (def=0x0)    //    Tx CRC register
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000381C<b style="margin: 20px;">I2SCFGR</b>//   I2S configuration register</summary>
<ul>
<li class="content">
[11]<b style="margin: 20px;">I2SMOD</b> (def=0x0)    //    I2S mode selection
</li>
<li class="content">
[10]<b style="margin: 20px;">I2SE</b> (def=0x0)    //    I2S Enable
</li>
<li class="content">
[8:9]<b style="margin: 20px;">I2SCFG</b> (def=0x0)    //    I2S configuration mode
</li>
<li class="content">
[7]<b style="margin: 20px;">PCMSYNC</b> (def=0x0)    //    PCM frame synchronization
</li>
<li class="content">
[4:5]<b style="margin: 20px;">I2SSTD</b> (def=0x0)    //    I2S standard selection
</li>
<li class="content">
[3]<b style="margin: 20px;">CKPOL</b> (def=0x0)    //    Steady state clock polarity
</li>
<li class="content">
[1:2]<b style="margin: 20px;">DATLEN</b> (def=0x0)    //    Data length to be transferred
</li>
<li class="content">
[0]<b style="margin: 20px;">CHLEN</b> (def=0x0)    //    Channel length (number of bits per audio channel)
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40003820<b style="margin: 20px;">I2SPR</b>//   I2S prescaler register</summary>
<ul>
<li class="content">
[9]<b style="margin: 20px;">MCKOE</b> (def=0x0)    //    Master clock output enable
</li>
<li class="content">
[8]<b style="margin: 20px;">ODD</b> (def=0x0)    //    Odd factor for the prescaler
</li>
<li class="content">
[0:7]<b style="margin: 20px;">I2SDIV</b> (def=0x8)    //    I2S Linear prescaler
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[36]  <b>SPI2</b>    //    SPI2 global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40003C00<b style="margin: 20px;">SPI3</b>// </summary>
<ul>
<li class="content"><details><summary>0x40003C00<b style="margin: 20px;">CR1</b>//   control register 1</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">BIDIMODE</b> (def=0x0)    //    Bidirectional data mode enable
</li>
<li class="content">
[14]<b style="margin: 20px;">BIDIOE</b> (def=0x0)    //    Output enable in bidirectional mode
</li>
<li class="content">
[13]<b style="margin: 20px;">CRCEN</b> (def=0x0)    //    Hardware CRC calculation enable
</li>
<li class="content">
[12]<b style="margin: 20px;">CRCNEXT</b> (def=0x0)    //    CRC transfer next
</li>
<li class="content">
[11]<b style="margin: 20px;">DFF</b> (def=0x0)    //    Data frame format
</li>
<li class="content">
[10]<b style="margin: 20px;">RXONLY</b> (def=0x0)    //    Receive only
</li>
<li class="content">
[9]<b style="margin: 20px;">SSM</b> (def=0x0)    //    Software slave management
</li>
<li class="content">
[8]<b style="margin: 20px;">SSI</b> (def=0x0)    //    Internal slave select
</li>
<li class="content">
[7]<b style="margin: 20px;">LSBFIRST</b> (def=0x0)    //    Frame format
</li>
<li class="content">
[6]<b style="margin: 20px;">SPE</b> (def=0x0)    //    SPI enable
</li>
<li class="content">
[3:5]<b style="margin: 20px;">BR</b> (def=0x0)    //    Baud rate control
</li>
<li class="content">
[2]<b style="margin: 20px;">MSTR</b> (def=0x0)    //    Master selection
</li>
<li class="content">
[1]<b style="margin: 20px;">CPOL</b> (def=0x0)    //    Clock polarity
</li>
<li class="content">
[0]<b style="margin: 20px;">CPHA</b> (def=0x0)    //    Clock phase
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40003C04<b style="margin: 20px;">CR2</b>//   control register 2</summary>
<ul>
<li class="content">
[7]<b style="margin: 20px;">TXEIE</b> (def=0x0)    //    Tx buffer empty interrupt enable
</li>
<li class="content">
[6]<b style="margin: 20px;">RXNEIE</b> (def=0x0)    //    RX buffer not empty interrupt enable
</li>
<li class="content">
[5]<b style="margin: 20px;">ERRIE</b> (def=0x0)    //    Error interrupt enable
</li>
<li class="content">
[2]<b style="margin: 20px;">SSOE</b> (def=0x0)    //    SS output enable
</li>
<li class="content">
[1]<b style="margin: 20px;">TXDMAEN</b> (def=0x0)    //    Tx buffer DMA enable
</li>
<li class="content">
[0]<b style="margin: 20px;">RXDMAEN</b> (def=0x0)    //    Rx buffer DMA enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40003C08<b style="margin: 20px;">SR</b>//   status register</summary>
<ul>
<li class="content">
[7]<b style="margin: 20px;">BSY</b> (def=0x0)    //    Busy flag
</li>
<li class="content">
[6]<b style="margin: 20px;">OVR</b> (def=0x0)    //    Overrun flag
</li>
<li class="content">
[5]<b style="margin: 20px;">MODF</b> (def=0x0)    //    Mode fault
</li>
<li class="content">
[4]<b style="margin: 20px;">CRCERR</b> (def=0x0)    //    CRC error flag
</li>
<li class="content">
[3]<b style="margin: 20px;">UDR</b> (def=0x0)    //    Underrun flag
</li>
<li class="content">
[2]<b style="margin: 20px;">CHSIDE</b> (def=0x0)    //    Channel side
</li>
<li class="content">
[1]<b style="margin: 20px;">TXE</b> (def=0x1)    //    Transmit buffer empty
</li>
<li class="content">
[0]<b style="margin: 20px;">RXNE</b> (def=0x0)    //    Receive buffer not empty
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40003C0C<b style="margin: 20px;">DR</b>//   data register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">DR</b> (def=0x0)    //    Data register
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40003C10<b style="margin: 20px;">CRCPR</b>//   CRC polynomial register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CRCPOLY</b> (def=0x7)    //    CRC polynomial register
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40003C14<b style="margin: 20px;">RXCRCR</b>//   RX CRC register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">RxCRC</b> (def=0x0)    //    Rx CRC register
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40003C18<b style="margin: 20px;">TXCRCR</b>//   TX CRC register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">TxCRC</b> (def=0x0)    //    Tx CRC register
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40003C1C<b style="margin: 20px;">I2SCFGR</b>//   I2S configuration register</summary>
<ul>
<li class="content">
[11]<b style="margin: 20px;">I2SMOD</b> (def=0x0)    //    I2S mode selection
</li>
<li class="content">
[10]<b style="margin: 20px;">I2SE</b> (def=0x0)    //    I2S Enable
</li>
<li class="content">
[8:9]<b style="margin: 20px;">I2SCFG</b> (def=0x0)    //    I2S configuration mode
</li>
<li class="content">
[7]<b style="margin: 20px;">PCMSYNC</b> (def=0x0)    //    PCM frame synchronization
</li>
<li class="content">
[4:5]<b style="margin: 20px;">I2SSTD</b> (def=0x0)    //    I2S standard selection
</li>
<li class="content">
[3]<b style="margin: 20px;">CKPOL</b> (def=0x0)    //    Steady state clock polarity
</li>
<li class="content">
[1:2]<b style="margin: 20px;">DATLEN</b> (def=0x0)    //    Data length to be transferred
</li>
<li class="content">
[0]<b style="margin: 20px;">CHLEN</b> (def=0x0)    //    Channel length (number of bits per audio channel)
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40003C20<b style="margin: 20px;">I2SPR</b>//   I2S prescaler register</summary>
<ul>
<li class="content">
[9]<b style="margin: 20px;">MCKOE</b> (def=0x0)    //    Master clock output enable
</li>
<li class="content">
[8]<b style="margin: 20px;">ODD</b> (def=0x0)    //    Odd factor for the prescaler
</li>
<li class="content">
[0:7]<b style="margin: 20px;">I2SDIV</b> (def=0x8)    //    I2S Linear prescaler
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[51]  <b>SPI3</b>    //    SPI3 global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40013800<b style="margin: 20px;">USART1</b>// Universal synchronous asynchronous receiver transmitter</summary>
<ul>
<li class="content"><details><summary>0x40013800<b style="margin: 20px;">SR</b>//   Status register</summary>
<ul>
<li class="content">
[9]<b style="margin: 20px;">CTS</b> (def=0x0)    //    CTS flag
</li>
<li class="content">
[8]<b style="margin: 20px;">LBD</b> (def=0x0)    //    LIN break detection flag
</li>
<li class="content">
[7]<b style="margin: 20px;">TXE</b> (def=0x1)    //    Transmit data register empty
</li>
<li class="content">
[6]<b style="margin: 20px;">TC</b> (def=0x1)    //    Transmission complete
</li>
<li class="content">
[5]<b style="margin: 20px;">RXNE</b> (def=0x0)    //    Read data register not empty
</li>
<li class="content">
[4]<b style="margin: 20px;">IDLE</b> (def=0x0)    //    IDLE line detected
</li>
<li class="content">
[3]<b style="margin: 20px;">ORE</b> (def=0x0)    //    Overrun error
</li>
<li class="content">
[2]<b style="margin: 20px;">NE</b> (def=0x0)    //    Noise error flag
</li>
<li class="content">
[1]<b style="margin: 20px;">FE</b> (def=0x0)    //    Framing error
</li>
<li class="content">
[0]<b style="margin: 20px;">PE</b> (def=0x0)    //    Parity error
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40013804<b style="margin: 20px;">DR</b>//   Data register</summary>
<ul>
<li class="content">
[0:8]<b style="margin: 20px;">DR</b> (def=0x0)    //    Data value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40013808<b style="margin: 20px;">BRR</b>//   Baud rate register</summary>
<ul>
<li class="content">
[4:15]<b style="margin: 20px;">DIV_Mantissa</b> (def=0x0)    //    mantissa of USARTDIV
</li>
<li class="content">
[0:3]<b style="margin: 20px;">DIV_Fraction</b> (def=0x0)    //    fraction of USARTDIV
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4001380C<b style="margin: 20px;">CR1</b>//   Control register 1</summary>
<ul>
<li class="content">
[13]<b style="margin: 20px;">UE</b> (def=0x0)    //    USART enable
</li>
<li class="content">
[12]<b style="margin: 20px;">M</b> (def=0x0)    //    Word length
</li>
<li class="content">
[11]<b style="margin: 20px;">WAKE</b> (def=0x0)    //    Wakeup method
</li>
<li class="content">
[10]<b style="margin: 20px;">PCE</b> (def=0x0)    //    Parity control enable
</li>
<li class="content">
[9]<b style="margin: 20px;">PS</b> (def=0x0)    //    Parity selection
</li>
<li class="content">
[8]<b style="margin: 20px;">PEIE</b> (def=0x0)    //    PE interrupt enable
</li>
<li class="content">
[7]<b style="margin: 20px;">TXEIE</b> (def=0x0)    //    TXE interrupt enable
</li>
<li class="content">
[6]<b style="margin: 20px;">TCIE</b> (def=0x0)    //    Transmission complete interrupt enable
</li>
<li class="content">
[5]<b style="margin: 20px;">RXNEIE</b> (def=0x0)    //    RXNE interrupt enable
</li>
<li class="content">
[4]<b style="margin: 20px;">IDLEIE</b> (def=0x0)    //    IDLE interrupt enable
</li>
<li class="content">
[3]<b style="margin: 20px;">TE</b> (def=0x0)    //    Transmitter enable
</li>
<li class="content">
[2]<b style="margin: 20px;">RE</b> (def=0x0)    //    Receiver enable
</li>
<li class="content">
[1]<b style="margin: 20px;">RWU</b> (def=0x0)    //    Receiver wakeup
</li>
<li class="content">
[0]<b style="margin: 20px;">SBK</b> (def=0x0)    //    Send break
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40013810<b style="margin: 20px;">CR2</b>//   Control register 2</summary>
<ul>
<li class="content">
[14]<b style="margin: 20px;">LINEN</b> (def=0x0)    //    LIN mode enable
</li>
<li class="content">
[12:13]<b style="margin: 20px;">STOP</b> (def=0x0)    //    STOP bits
</li>
<li class="content">
[11]<b style="margin: 20px;">CLKEN</b> (def=0x0)    //    Clock enable
</li>
<li class="content">
[10]<b style="margin: 20px;">CPOL</b> (def=0x0)    //    Clock polarity
</li>
<li class="content">
[9]<b style="margin: 20px;">CPHA</b> (def=0x0)    //    Clock phase
</li>
<li class="content">
[8]<b style="margin: 20px;">LBCL</b> (def=0x0)    //    Last bit clock pulse
</li>
<li class="content">
[6]<b style="margin: 20px;">LBDIE</b> (def=0x0)    //    LIN break detection interrupt enable
</li>
<li class="content">
[5]<b style="margin: 20px;">LBDL</b> (def=0x0)    //    lin break detection length
</li>
<li class="content">
[0:3]<b style="margin: 20px;">ADD</b> (def=0x0)    //    Address of the USART node
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40013814<b style="margin: 20px;">CR3</b>//   Control register 3</summary>
<ul>
<li class="content">
[10]<b style="margin: 20px;">CTSIE</b> (def=0x0)    //    CTS interrupt enable
</li>
<li class="content">
[9]<b style="margin: 20px;">CTSE</b> (def=0x0)    //    CTS enable
</li>
<li class="content">
[8]<b style="margin: 20px;">RTSE</b> (def=0x0)    //    RTS enable
</li>
<li class="content">
[7]<b style="margin: 20px;">DMAT</b> (def=0x0)    //    DMA enable transmitter
</li>
<li class="content">
[6]<b style="margin: 20px;">DMAR</b> (def=0x0)    //    DMA enable receiver
</li>
<li class="content">
[5]<b style="margin: 20px;">SCEN</b> (def=0x0)    //    Smartcard mode enable
</li>
<li class="content">
[4]<b style="margin: 20px;">NACK</b> (def=0x0)    //    Smartcard NACK enable
</li>
<li class="content">
[3]<b style="margin: 20px;">HDSEL</b> (def=0x0)    //    Half-duplex selection
</li>
<li class="content">
[2]<b style="margin: 20px;">IRLP</b> (def=0x0)    //    IrDA low-power
</li>
<li class="content">
[1]<b style="margin: 20px;">IREN</b> (def=0x0)    //    IrDA mode enable
</li>
<li class="content">
[0]<b style="margin: 20px;">EIE</b> (def=0x0)    //    Error interrupt enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40013818<b style="margin: 20px;">GTPR</b>//   Guard time and prescaler register</summary>
<ul>
<li class="content">
[8:15]<b style="margin: 20px;">GT</b> (def=0x0)    //    Guard time value
</li>
<li class="content">
[0:7]<b style="margin: 20px;">PSC</b> (def=0x0)    //    Prescaler value
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[37]  <b>USART1</b>    //    USART1 global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40004400<b style="margin: 20px;">USART2</b>// </summary>
<ul>
<li class="content"><details><summary>0x40004400<b style="margin: 20px;">SR</b>//   Status register</summary>
<ul>
<li class="content">
[9]<b style="margin: 20px;">CTS</b> (def=0x0)    //    CTS flag
</li>
<li class="content">
[8]<b style="margin: 20px;">LBD</b> (def=0x0)    //    LIN break detection flag
</li>
<li class="content">
[7]<b style="margin: 20px;">TXE</b> (def=0x1)    //    Transmit data register empty
</li>
<li class="content">
[6]<b style="margin: 20px;">TC</b> (def=0x1)    //    Transmission complete
</li>
<li class="content">
[5]<b style="margin: 20px;">RXNE</b> (def=0x0)    //    Read data register not empty
</li>
<li class="content">
[4]<b style="margin: 20px;">IDLE</b> (def=0x0)    //    IDLE line detected
</li>
<li class="content">
[3]<b style="margin: 20px;">ORE</b> (def=0x0)    //    Overrun error
</li>
<li class="content">
[2]<b style="margin: 20px;">NE</b> (def=0x0)    //    Noise error flag
</li>
<li class="content">
[1]<b style="margin: 20px;">FE</b> (def=0x0)    //    Framing error
</li>
<li class="content">
[0]<b style="margin: 20px;">PE</b> (def=0x0)    //    Parity error
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40004404<b style="margin: 20px;">DR</b>//   Data register</summary>
<ul>
<li class="content">
[0:8]<b style="margin: 20px;">DR</b> (def=0x0)    //    Data value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40004408<b style="margin: 20px;">BRR</b>//   Baud rate register</summary>
<ul>
<li class="content">
[4:15]<b style="margin: 20px;">DIV_Mantissa</b> (def=0x0)    //    mantissa of USARTDIV
</li>
<li class="content">
[0:3]<b style="margin: 20px;">DIV_Fraction</b> (def=0x0)    //    fraction of USARTDIV
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000440C<b style="margin: 20px;">CR1</b>//   Control register 1</summary>
<ul>
<li class="content">
[13]<b style="margin: 20px;">UE</b> (def=0x0)    //    USART enable
</li>
<li class="content">
[12]<b style="margin: 20px;">M</b> (def=0x0)    //    Word length
</li>
<li class="content">
[11]<b style="margin: 20px;">WAKE</b> (def=0x0)    //    Wakeup method
</li>
<li class="content">
[10]<b style="margin: 20px;">PCE</b> (def=0x0)    //    Parity control enable
</li>
<li class="content">
[9]<b style="margin: 20px;">PS</b> (def=0x0)    //    Parity selection
</li>
<li class="content">
[8]<b style="margin: 20px;">PEIE</b> (def=0x0)    //    PE interrupt enable
</li>
<li class="content">
[7]<b style="margin: 20px;">TXEIE</b> (def=0x0)    //    TXE interrupt enable
</li>
<li class="content">
[6]<b style="margin: 20px;">TCIE</b> (def=0x0)    //    Transmission complete interrupt enable
</li>
<li class="content">
[5]<b style="margin: 20px;">RXNEIE</b> (def=0x0)    //    RXNE interrupt enable
</li>
<li class="content">
[4]<b style="margin: 20px;">IDLEIE</b> (def=0x0)    //    IDLE interrupt enable
</li>
<li class="content">
[3]<b style="margin: 20px;">TE</b> (def=0x0)    //    Transmitter enable
</li>
<li class="content">
[2]<b style="margin: 20px;">RE</b> (def=0x0)    //    Receiver enable
</li>
<li class="content">
[1]<b style="margin: 20px;">RWU</b> (def=0x0)    //    Receiver wakeup
</li>
<li class="content">
[0]<b style="margin: 20px;">SBK</b> (def=0x0)    //    Send break
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40004410<b style="margin: 20px;">CR2</b>//   Control register 2</summary>
<ul>
<li class="content">
[14]<b style="margin: 20px;">LINEN</b> (def=0x0)    //    LIN mode enable
</li>
<li class="content">
[12:13]<b style="margin: 20px;">STOP</b> (def=0x0)    //    STOP bits
</li>
<li class="content">
[11]<b style="margin: 20px;">CLKEN</b> (def=0x0)    //    Clock enable
</li>
<li class="content">
[10]<b style="margin: 20px;">CPOL</b> (def=0x0)    //    Clock polarity
</li>
<li class="content">
[9]<b style="margin: 20px;">CPHA</b> (def=0x0)    //    Clock phase
</li>
<li class="content">
[8]<b style="margin: 20px;">LBCL</b> (def=0x0)    //    Last bit clock pulse
</li>
<li class="content">
[6]<b style="margin: 20px;">LBDIE</b> (def=0x0)    //    LIN break detection interrupt enable
</li>
<li class="content">
[5]<b style="margin: 20px;">LBDL</b> (def=0x0)    //    lin break detection length
</li>
<li class="content">
[0:3]<b style="margin: 20px;">ADD</b> (def=0x0)    //    Address of the USART node
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40004414<b style="margin: 20px;">CR3</b>//   Control register 3</summary>
<ul>
<li class="content">
[10]<b style="margin: 20px;">CTSIE</b> (def=0x0)    //    CTS interrupt enable
</li>
<li class="content">
[9]<b style="margin: 20px;">CTSE</b> (def=0x0)    //    CTS enable
</li>
<li class="content">
[8]<b style="margin: 20px;">RTSE</b> (def=0x0)    //    RTS enable
</li>
<li class="content">
[7]<b style="margin: 20px;">DMAT</b> (def=0x0)    //    DMA enable transmitter
</li>
<li class="content">
[6]<b style="margin: 20px;">DMAR</b> (def=0x0)    //    DMA enable receiver
</li>
<li class="content">
[5]<b style="margin: 20px;">SCEN</b> (def=0x0)    //    Smartcard mode enable
</li>
<li class="content">
[4]<b style="margin: 20px;">NACK</b> (def=0x0)    //    Smartcard NACK enable
</li>
<li class="content">
[3]<b style="margin: 20px;">HDSEL</b> (def=0x0)    //    Half-duplex selection
</li>
<li class="content">
[2]<b style="margin: 20px;">IRLP</b> (def=0x0)    //    IrDA low-power
</li>
<li class="content">
[1]<b style="margin: 20px;">IREN</b> (def=0x0)    //    IrDA mode enable
</li>
<li class="content">
[0]<b style="margin: 20px;">EIE</b> (def=0x0)    //    Error interrupt enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40004418<b style="margin: 20px;">GTPR</b>//   Guard time and prescaler register</summary>
<ul>
<li class="content">
[8:15]<b style="margin: 20px;">GT</b> (def=0x0)    //    Guard time value
</li>
<li class="content">
[0:7]<b style="margin: 20px;">PSC</b> (def=0x0)    //    Prescaler value
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[38]  <b>USART2</b>    //    USART2 global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40004800<b style="margin: 20px;">USART3</b>// </summary>
<ul>
<li class="content"><details><summary>0x40004800<b style="margin: 20px;">SR</b>//   Status register</summary>
<ul>
<li class="content">
[9]<b style="margin: 20px;">CTS</b> (def=0x0)    //    CTS flag
</li>
<li class="content">
[8]<b style="margin: 20px;">LBD</b> (def=0x0)    //    LIN break detection flag
</li>
<li class="content">
[7]<b style="margin: 20px;">TXE</b> (def=0x1)    //    Transmit data register empty
</li>
<li class="content">
[6]<b style="margin: 20px;">TC</b> (def=0x1)    //    Transmission complete
</li>
<li class="content">
[5]<b style="margin: 20px;">RXNE</b> (def=0x0)    //    Read data register not empty
</li>
<li class="content">
[4]<b style="margin: 20px;">IDLE</b> (def=0x0)    //    IDLE line detected
</li>
<li class="content">
[3]<b style="margin: 20px;">ORE</b> (def=0x0)    //    Overrun error
</li>
<li class="content">
[2]<b style="margin: 20px;">NE</b> (def=0x0)    //    Noise error flag
</li>
<li class="content">
[1]<b style="margin: 20px;">FE</b> (def=0x0)    //    Framing error
</li>
<li class="content">
[0]<b style="margin: 20px;">PE</b> (def=0x0)    //    Parity error
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40004804<b style="margin: 20px;">DR</b>//   Data register</summary>
<ul>
<li class="content">
[0:8]<b style="margin: 20px;">DR</b> (def=0x0)    //    Data value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40004808<b style="margin: 20px;">BRR</b>//   Baud rate register</summary>
<ul>
<li class="content">
[4:15]<b style="margin: 20px;">DIV_Mantissa</b> (def=0x0)    //    mantissa of USARTDIV
</li>
<li class="content">
[0:3]<b style="margin: 20px;">DIV_Fraction</b> (def=0x0)    //    fraction of USARTDIV
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000480C<b style="margin: 20px;">CR1</b>//   Control register 1</summary>
<ul>
<li class="content">
[13]<b style="margin: 20px;">UE</b> (def=0x0)    //    USART enable
</li>
<li class="content">
[12]<b style="margin: 20px;">M</b> (def=0x0)    //    Word length
</li>
<li class="content">
[11]<b style="margin: 20px;">WAKE</b> (def=0x0)    //    Wakeup method
</li>
<li class="content">
[10]<b style="margin: 20px;">PCE</b> (def=0x0)    //    Parity control enable
</li>
<li class="content">
[9]<b style="margin: 20px;">PS</b> (def=0x0)    //    Parity selection
</li>
<li class="content">
[8]<b style="margin: 20px;">PEIE</b> (def=0x0)    //    PE interrupt enable
</li>
<li class="content">
[7]<b style="margin: 20px;">TXEIE</b> (def=0x0)    //    TXE interrupt enable
</li>
<li class="content">
[6]<b style="margin: 20px;">TCIE</b> (def=0x0)    //    Transmission complete interrupt enable
</li>
<li class="content">
[5]<b style="margin: 20px;">RXNEIE</b> (def=0x0)    //    RXNE interrupt enable
</li>
<li class="content">
[4]<b style="margin: 20px;">IDLEIE</b> (def=0x0)    //    IDLE interrupt enable
</li>
<li class="content">
[3]<b style="margin: 20px;">TE</b> (def=0x0)    //    Transmitter enable
</li>
<li class="content">
[2]<b style="margin: 20px;">RE</b> (def=0x0)    //    Receiver enable
</li>
<li class="content">
[1]<b style="margin: 20px;">RWU</b> (def=0x0)    //    Receiver wakeup
</li>
<li class="content">
[0]<b style="margin: 20px;">SBK</b> (def=0x0)    //    Send break
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40004810<b style="margin: 20px;">CR2</b>//   Control register 2</summary>
<ul>
<li class="content">
[14]<b style="margin: 20px;">LINEN</b> (def=0x0)    //    LIN mode enable
</li>
<li class="content">
[12:13]<b style="margin: 20px;">STOP</b> (def=0x0)    //    STOP bits
</li>
<li class="content">
[11]<b style="margin: 20px;">CLKEN</b> (def=0x0)    //    Clock enable
</li>
<li class="content">
[10]<b style="margin: 20px;">CPOL</b> (def=0x0)    //    Clock polarity
</li>
<li class="content">
[9]<b style="margin: 20px;">CPHA</b> (def=0x0)    //    Clock phase
</li>
<li class="content">
[8]<b style="margin: 20px;">LBCL</b> (def=0x0)    //    Last bit clock pulse
</li>
<li class="content">
[6]<b style="margin: 20px;">LBDIE</b> (def=0x0)    //    LIN break detection interrupt enable
</li>
<li class="content">
[5]<b style="margin: 20px;">LBDL</b> (def=0x0)    //    lin break detection length
</li>
<li class="content">
[0:3]<b style="margin: 20px;">ADD</b> (def=0x0)    //    Address of the USART node
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40004814<b style="margin: 20px;">CR3</b>//   Control register 3</summary>
<ul>
<li class="content">
[10]<b style="margin: 20px;">CTSIE</b> (def=0x0)    //    CTS interrupt enable
</li>
<li class="content">
[9]<b style="margin: 20px;">CTSE</b> (def=0x0)    //    CTS enable
</li>
<li class="content">
[8]<b style="margin: 20px;">RTSE</b> (def=0x0)    //    RTS enable
</li>
<li class="content">
[7]<b style="margin: 20px;">DMAT</b> (def=0x0)    //    DMA enable transmitter
</li>
<li class="content">
[6]<b style="margin: 20px;">DMAR</b> (def=0x0)    //    DMA enable receiver
</li>
<li class="content">
[5]<b style="margin: 20px;">SCEN</b> (def=0x0)    //    Smartcard mode enable
</li>
<li class="content">
[4]<b style="margin: 20px;">NACK</b> (def=0x0)    //    Smartcard NACK enable
</li>
<li class="content">
[3]<b style="margin: 20px;">HDSEL</b> (def=0x0)    //    Half-duplex selection
</li>
<li class="content">
[2]<b style="margin: 20px;">IRLP</b> (def=0x0)    //    IrDA low-power
</li>
<li class="content">
[1]<b style="margin: 20px;">IREN</b> (def=0x0)    //    IrDA mode enable
</li>
<li class="content">
[0]<b style="margin: 20px;">EIE</b> (def=0x0)    //    Error interrupt enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40004818<b style="margin: 20px;">GTPR</b>//   Guard time and prescaler register</summary>
<ul>
<li class="content">
[8:15]<b style="margin: 20px;">GT</b> (def=0x0)    //    Guard time value
</li>
<li class="content">
[0:7]<b style="margin: 20px;">PSC</b> (def=0x0)    //    Prescaler value
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[39]  <b>USART3</b>    //    USART3 global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40012400<b style="margin: 20px;">ADC1</b>// Analog to digital converter</summary>
<ul>
<li class="content"><details><summary>0x40012400<b style="margin: 20px;">SR</b>//   status register</summary>
<ul>
<li class="content">
[4]<b style="margin: 20px;">STRT</b> (def=0x0)    //    Regular channel start flag
</li>
<li class="content">
[3]<b style="margin: 20px;">JSTRT</b> (def=0x0)    //    Injected channel start flag
</li>
<li class="content">
[2]<b style="margin: 20px;">JEOC</b> (def=0x0)    //    Injected channel end of conversion
</li>
<li class="content">
[1]<b style="margin: 20px;">EOC</b> (def=0x0)    //    Regular channel end of conversion
</li>
<li class="content">
[0]<b style="margin: 20px;">AWD</b> (def=0x0)    //    Analog watchdog flag
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012404<b style="margin: 20px;">CR1</b>//   control register 1</summary>
<ul>
<li class="content">
[23]<b style="margin: 20px;">AWDEN</b> (def=0x0)    //    Analog watchdog enable on regular channels
</li>
<li class="content">
[22]<b style="margin: 20px;">JAWDEN</b> (def=0x0)    //    Analog watchdog enable on injected channels
</li>
<li class="content">
[16:19]<b style="margin: 20px;">DUALMOD</b> (def=0x0)    //    Dual mode selection
</li>
<li class="content">
[13:15]<b style="margin: 20px;">DISCNUM</b> (def=0x0)    //    Discontinuous mode channel count
</li>
<li class="content">
[12]<b style="margin: 20px;">JDISCEN</b> (def=0x0)    //    Discontinuous mode on injected channels
</li>
<li class="content">
[11]<b style="margin: 20px;">DISCEN</b> (def=0x0)    //    Discontinuous mode on regular channels
</li>
<li class="content">
[10]<b style="margin: 20px;">JAUTO</b> (def=0x0)    //    Automatic injected group conversion
</li>
<li class="content">
[9]<b style="margin: 20px;">AWDSGL</b> (def=0x0)    //    Enable the watchdog on a single channel in scan mode
</li>
<li class="content">
[8]<b style="margin: 20px;">SCAN</b> (def=0x0)    //    Scan mode
</li>
<li class="content">
[7]<b style="margin: 20px;">JEOCIE</b> (def=0x0)    //    Interrupt enable for injected channels
</li>
<li class="content">
[6]<b style="margin: 20px;">AWDIE</b> (def=0x0)    //    Analog watchdog interrupt enable
</li>
<li class="content">
[5]<b style="margin: 20px;">EOCIE</b> (def=0x0)    //    Interrupt enable for EOC
</li>
<li class="content">
[0:4]<b style="margin: 20px;">AWDCH</b> (def=0x0)    //    Analog watchdog channel select bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012408<b style="margin: 20px;">CR2</b>//   control register 2</summary>
<ul>
<li class="content">
[23]<b style="margin: 20px;">TSVREFE</b> (def=0x0)    //    Temperature sensor and VREFINT enable
</li>
<li class="content">
[22]<b style="margin: 20px;">SWSTART</b> (def=0x0)    //    Start conversion of regular channels
</li>
<li class="content">
[21]<b style="margin: 20px;">JSWSTART</b> (def=0x0)    //    Start conversion of injected channels
</li>
<li class="content">
[20]<b style="margin: 20px;">EXTTRIG</b> (def=0x0)    //    External trigger conversion mode for regular channels
</li>
<li class="content">
[17:19]<b style="margin: 20px;">EXTSEL</b> (def=0x0)    //    External event select for regular group
</li>
<li class="content">
[15]<b style="margin: 20px;">JEXTTRIG</b> (def=0x0)    //    External trigger conversion mode for injected channels
</li>
<li class="content">
[12:14]<b style="margin: 20px;">JEXTSEL</b> (def=0x0)    //    External event select for injected group
</li>
<li class="content">
[11]<b style="margin: 20px;">ALIGN</b> (def=0x0)    //    Data alignment
</li>
<li class="content">
[8]<b style="margin: 20px;">DMA</b> (def=0x0)    //    Direct memory access mode
</li>
<li class="content">
[3]<b style="margin: 20px;">RSTCAL</b> (def=0x0)    //    Reset calibration
</li>
<li class="content">
[2]<b style="margin: 20px;">CAL</b> (def=0x0)    //    A/D calibration
</li>
<li class="content">
[1]<b style="margin: 20px;">CONT</b> (def=0x0)    //    Continuous conversion
</li>
<li class="content">
[0]<b style="margin: 20px;">ADON</b> (def=0x0)    //    A/D converter ON / OFF
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4001240C<b style="margin: 20px;">SMPR1</b>//   sample time register 1</summary>
<ul>
<li class="content">
[0:2]<b style="margin: 20px;">SMP10</b> (def=0x0)    //    Channel 10 sample time selection
</li>
<li class="content">
[3:5]<b style="margin: 20px;">SMP11</b> (def=0x0)    //    Channel 11 sample time selection
</li>
<li class="content">
[6:8]<b style="margin: 20px;">SMP12</b> (def=0x0)    //    Channel 12 sample time selection
</li>
<li class="content">
[9:11]<b style="margin: 20px;">SMP13</b> (def=0x0)    //    Channel 13 sample time selection
</li>
<li class="content">
[12:14]<b style="margin: 20px;">SMP14</b> (def=0x0)    //    Channel 14 sample time selection
</li>
<li class="content">
[15:17]<b style="margin: 20px;">SMP15</b> (def=0x0)    //    Channel 15 sample time selection
</li>
<li class="content">
[18:20]<b style="margin: 20px;">SMP16</b> (def=0x0)    //    Channel 16 sample time selection
</li>
<li class="content">
[21:23]<b style="margin: 20px;">SMP17</b> (def=0x0)    //    Channel 17 sample time selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012410<b style="margin: 20px;">SMPR2</b>//   sample time register 2</summary>
<ul>
<li class="content">
[0:2]<b style="margin: 20px;">SMP0</b> (def=0x0)    //    Channel 0 sample time selection
</li>
<li class="content">
[3:5]<b style="margin: 20px;">SMP1</b> (def=0x0)    //    Channel 1 sample time selection
</li>
<li class="content">
[6:8]<b style="margin: 20px;">SMP2</b> (def=0x0)    //    Channel 2 sample time selection
</li>
<li class="content">
[9:11]<b style="margin: 20px;">SMP3</b> (def=0x0)    //    Channel 3 sample time selection
</li>
<li class="content">
[12:14]<b style="margin: 20px;">SMP4</b> (def=0x0)    //    Channel 4 sample time selection
</li>
<li class="content">
[15:17]<b style="margin: 20px;">SMP5</b> (def=0x0)    //    Channel 5 sample time selection
</li>
<li class="content">
[18:20]<b style="margin: 20px;">SMP6</b> (def=0x0)    //    Channel 6 sample time selection
</li>
<li class="content">
[21:23]<b style="margin: 20px;">SMP7</b> (def=0x0)    //    Channel 7 sample time selection
</li>
<li class="content">
[24:26]<b style="margin: 20px;">SMP8</b> (def=0x0)    //    Channel 8 sample time selection
</li>
<li class="content">
[27:29]<b style="margin: 20px;">SMP9</b> (def=0x0)    //    Channel 9 sample time selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012414<b style="margin: 20px;">JOFR1</b>//   injected channel data offset register x</summary>
<ul>
<li class="content">
[0:11]<b style="margin: 20px;">JOFFSET1</b> (def=0x0)    //    Data offset for injected channel x
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012418<b style="margin: 20px;">JOFR2</b>//   injected channel data offset register x</summary>
<ul>
<li class="content">
[0:11]<b style="margin: 20px;">JOFFSET2</b> (def=0x0)    //    Data offset for injected channel x
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4001241C<b style="margin: 20px;">JOFR3</b>//   injected channel data offset register x</summary>
<ul>
<li class="content">
[0:11]<b style="margin: 20px;">JOFFSET3</b> (def=0x0)    //    Data offset for injected channel x
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012420<b style="margin: 20px;">JOFR4</b>//   injected channel data offset register x</summary>
<ul>
<li class="content">
[0:11]<b style="margin: 20px;">JOFFSET4</b> (def=0x0)    //    Data offset for injected channel x
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012424<b style="margin: 20px;">HTR</b>//   watchdog higher threshold register</summary>
<ul>
<li class="content">
[0:11]<b style="margin: 20px;">HT</b> (def=0xFFF)    //    Analog watchdog higher threshold
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012428<b style="margin: 20px;">LTR</b>//   watchdog lower threshold register</summary>
<ul>
<li class="content">
[0:11]<b style="margin: 20px;">LT</b> (def=0x0)    //    Analog watchdog lower threshold
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4001242C<b style="margin: 20px;">SQR1</b>//   regular sequence register 1</summary>
<ul>
<li class="content">
[20:23]<b style="margin: 20px;">L</b> (def=0x0)    //    Regular channel sequence length
</li>
<li class="content">
[15:19]<b style="margin: 20px;">SQ16</b> (def=0x0)    //    16th conversion in regular sequence
</li>
<li class="content">
[10:14]<b style="margin: 20px;">SQ15</b> (def=0x0)    //    15th conversion in regular sequence
</li>
<li class="content">
[5:9]<b style="margin: 20px;">SQ14</b> (def=0x0)    //    14th conversion in regular sequence
</li>
<li class="content">
[0:4]<b style="margin: 20px;">SQ13</b> (def=0x0)    //    13th conversion in regular sequence
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012430<b style="margin: 20px;">SQR2</b>//   regular sequence register 2</summary>
<ul>
<li class="content">
[25:29]<b style="margin: 20px;">SQ12</b> (def=0x0)    //    12th conversion in regular sequence
</li>
<li class="content">
[20:24]<b style="margin: 20px;">SQ11</b> (def=0x0)    //    11th conversion in regular sequence
</li>
<li class="content">
[15:19]<b style="margin: 20px;">SQ10</b> (def=0x0)    //    10th conversion in regular sequence
</li>
<li class="content">
[10:14]<b style="margin: 20px;">SQ9</b> (def=0x0)    //    9th conversion in regular sequence
</li>
<li class="content">
[5:9]<b style="margin: 20px;">SQ8</b> (def=0x0)    //    8th conversion in regular sequence
</li>
<li class="content">
[0:4]<b style="margin: 20px;">SQ7</b> (def=0x0)    //    7th conversion in regular sequence
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012434<b style="margin: 20px;">SQR3</b>//   regular sequence register 3</summary>
<ul>
<li class="content">
[25:29]<b style="margin: 20px;">SQ6</b> (def=0x0)    //    6th conversion in regular sequence
</li>
<li class="content">
[20:24]<b style="margin: 20px;">SQ5</b> (def=0x0)    //    5th conversion in regular sequence
</li>
<li class="content">
[15:19]<b style="margin: 20px;">SQ4</b> (def=0x0)    //    4th conversion in regular sequence
</li>
<li class="content">
[10:14]<b style="margin: 20px;">SQ3</b> (def=0x0)    //    3rd conversion in regular sequence
</li>
<li class="content">
[5:9]<b style="margin: 20px;">SQ2</b> (def=0x0)    //    2nd conversion in regular sequence
</li>
<li class="content">
[0:4]<b style="margin: 20px;">SQ1</b> (def=0x0)    //    1st conversion in regular sequence
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012438<b style="margin: 20px;">JSQR</b>//   injected sequence register</summary>
<ul>
<li class="content">
[20:21]<b style="margin: 20px;">JL</b> (def=0x0)    //    Injected sequence length
</li>
<li class="content">
[15:19]<b style="margin: 20px;">JSQ4</b> (def=0x0)    //    4th conversion in injected sequence
</li>
<li class="content">
[10:14]<b style="margin: 20px;">JSQ3</b> (def=0x0)    //    3rd conversion in injected sequence
</li>
<li class="content">
[5:9]<b style="margin: 20px;">JSQ2</b> (def=0x0)    //    2nd conversion in injected sequence
</li>
<li class="content">
[0:4]<b style="margin: 20px;">JSQ1</b> (def=0x0)    //    1st conversion in injected sequence
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4001243C<b style="margin: 20px;">JDR1</b>//   injected data register x</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">JDATA</b> (def=0x0)    //    Injected data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012440<b style="margin: 20px;">JDR2</b>//   injected data register x</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">JDATA</b> (def=0x0)    //    Injected data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012444<b style="margin: 20px;">JDR3</b>//   injected data register x</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">JDATA</b> (def=0x0)    //    Injected data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012448<b style="margin: 20px;">JDR4</b>//   injected data register x</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">JDATA</b> (def=0x0)    //    Injected data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4001244C<b style="margin: 20px;">DR</b>//   regular data register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">DATA</b> (def=0x0)    //    Regular data
</li>
<li class="content">
[16:31]<b style="margin: 20px;">ADC2DATA</b> (def=0x0)    //    ADC2 data
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[18]  <b>ADC1_2</b>    //    ADC1 and ADC2 global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40012800<b style="margin: 20px;">ADC2</b>// Analog to digital converter</summary>
<ul>
<li class="content"><details><summary>0x40012800<b style="margin: 20px;">SR</b>//   status register</summary>
<ul>
<li class="content">
[4]<b style="margin: 20px;">STRT</b> (def=0x0)    //    Regular channel start flag
</li>
<li class="content">
[3]<b style="margin: 20px;">JSTRT</b> (def=0x0)    //    Injected channel start flag
</li>
<li class="content">
[2]<b style="margin: 20px;">JEOC</b> (def=0x0)    //    Injected channel end of conversion
</li>
<li class="content">
[1]<b style="margin: 20px;">EOC</b> (def=0x0)    //    Regular channel end of conversion
</li>
<li class="content">
[0]<b style="margin: 20px;">AWD</b> (def=0x0)    //    Analog watchdog flag
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012804<b style="margin: 20px;">CR1</b>//   control register 1</summary>
<ul>
<li class="content">
[23]<b style="margin: 20px;">AWDEN</b> (def=0x0)    //    Analog watchdog enable on regular channels
</li>
<li class="content">
[22]<b style="margin: 20px;">JAWDEN</b> (def=0x0)    //    Analog watchdog enable on injected channels
</li>
<li class="content">
[13:15]<b style="margin: 20px;">DISCNUM</b> (def=0x0)    //    Discontinuous mode channel count
</li>
<li class="content">
[12]<b style="margin: 20px;">JDISCEN</b> (def=0x0)    //    Discontinuous mode on injected channels
</li>
<li class="content">
[11]<b style="margin: 20px;">DISCEN</b> (def=0x0)    //    Discontinuous mode on regular channels
</li>
<li class="content">
[10]<b style="margin: 20px;">JAUTO</b> (def=0x0)    //    Automatic injected group conversion
</li>
<li class="content">
[9]<b style="margin: 20px;">AWDSGL</b> (def=0x0)    //    Enable the watchdog on a single channel in scan mode
</li>
<li class="content">
[8]<b style="margin: 20px;">SCAN</b> (def=0x0)    //    Scan mode
</li>
<li class="content">
[7]<b style="margin: 20px;">JEOCIE</b> (def=0x0)    //    Interrupt enable for injected channels
</li>
<li class="content">
[6]<b style="margin: 20px;">AWDIE</b> (def=0x0)    //    Analog watchdog interrupt enable
</li>
<li class="content">
[5]<b style="margin: 20px;">EOCIE</b> (def=0x0)    //    Interrupt enable for EOC
</li>
<li class="content">
[0:4]<b style="margin: 20px;">AWDCH</b> (def=0x0)    //    Analog watchdog channel select bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012808<b style="margin: 20px;">CR2</b>//   control register 2</summary>
<ul>
<li class="content">
[23]<b style="margin: 20px;">TSVREFE</b> (def=0x0)    //    Temperature sensor and VREFINT enable
</li>
<li class="content">
[22]<b style="margin: 20px;">SWSTART</b> (def=0x0)    //    Start conversion of regular channels
</li>
<li class="content">
[21]<b style="margin: 20px;">JSWSTART</b> (def=0x0)    //    Start conversion of injected channels
</li>
<li class="content">
[20]<b style="margin: 20px;">EXTTRIG</b> (def=0x0)    //    External trigger conversion mode for regular channels
</li>
<li class="content">
[17:19]<b style="margin: 20px;">EXTSEL</b> (def=0x0)    //    External event select for regular group
</li>
<li class="content">
[15]<b style="margin: 20px;">JEXTTRIG</b> (def=0x0)    //    External trigger conversion mode for injected channels
</li>
<li class="content">
[12:14]<b style="margin: 20px;">JEXTSEL</b> (def=0x0)    //    External event select for injected group
</li>
<li class="content">
[11]<b style="margin: 20px;">ALIGN</b> (def=0x0)    //    Data alignment
</li>
<li class="content">
[8]<b style="margin: 20px;">DMA</b> (def=0x0)    //    Direct memory access mode
</li>
<li class="content">
[3]<b style="margin: 20px;">RSTCAL</b> (def=0x0)    //    Reset calibration
</li>
<li class="content">
[2]<b style="margin: 20px;">CAL</b> (def=0x0)    //    A/D calibration
</li>
<li class="content">
[1]<b style="margin: 20px;">CONT</b> (def=0x0)    //    Continuous conversion
</li>
<li class="content">
[0]<b style="margin: 20px;">ADON</b> (def=0x0)    //    A/D converter ON / OFF
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4001280C<b style="margin: 20px;">SMPR1</b>//   sample time register 1</summary>
<ul>
<li class="content">
[0:2]<b style="margin: 20px;">SMP10</b> (def=0x0)    //    Channel 10 sample time selection
</li>
<li class="content">
[3:5]<b style="margin: 20px;">SMP11</b> (def=0x0)    //    Channel 11 sample time selection
</li>
<li class="content">
[6:8]<b style="margin: 20px;">SMP12</b> (def=0x0)    //    Channel 12 sample time selection
</li>
<li class="content">
[9:11]<b style="margin: 20px;">SMP13</b> (def=0x0)    //    Channel 13 sample time selection
</li>
<li class="content">
[12:14]<b style="margin: 20px;">SMP14</b> (def=0x0)    //    Channel 14 sample time selection
</li>
<li class="content">
[15:17]<b style="margin: 20px;">SMP15</b> (def=0x0)    //    Channel 15 sample time selection
</li>
<li class="content">
[18:20]<b style="margin: 20px;">SMP16</b> (def=0x0)    //    Channel 16 sample time selection
</li>
<li class="content">
[21:23]<b style="margin: 20px;">SMP17</b> (def=0x0)    //    Channel 17 sample time selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012810<b style="margin: 20px;">SMPR2</b>//   sample time register 2</summary>
<ul>
<li class="content">
[0:2]<b style="margin: 20px;">SMP0</b> (def=0x0)    //    Channel 0 sample time selection
</li>
<li class="content">
[3:5]<b style="margin: 20px;">SMP1</b> (def=0x0)    //    Channel 1 sample time selection
</li>
<li class="content">
[6:8]<b style="margin: 20px;">SMP2</b> (def=0x0)    //    Channel 2 sample time selection
</li>
<li class="content">
[9:11]<b style="margin: 20px;">SMP3</b> (def=0x0)    //    Channel 3 sample time selection
</li>
<li class="content">
[12:14]<b style="margin: 20px;">SMP4</b> (def=0x0)    //    Channel 4 sample time selection
</li>
<li class="content">
[15:17]<b style="margin: 20px;">SMP5</b> (def=0x0)    //    Channel 5 sample time selection
</li>
<li class="content">
[18:20]<b style="margin: 20px;">SMP6</b> (def=0x0)    //    Channel 6 sample time selection
</li>
<li class="content">
[21:23]<b style="margin: 20px;">SMP7</b> (def=0x0)    //    Channel 7 sample time selection
</li>
<li class="content">
[24:26]<b style="margin: 20px;">SMP8</b> (def=0x0)    //    Channel 8 sample time selection
</li>
<li class="content">
[27:29]<b style="margin: 20px;">SMP9</b> (def=0x0)    //    Channel 9 sample time selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012814<b style="margin: 20px;">JOFR1</b>//   injected channel data offset register x</summary>
<ul>
<li class="content">
[0:11]<b style="margin: 20px;">JOFFSET1</b> (def=0x0)    //    Data offset for injected channel x
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012818<b style="margin: 20px;">JOFR2</b>//   injected channel data offset register x</summary>
<ul>
<li class="content">
[0:11]<b style="margin: 20px;">JOFFSET2</b> (def=0x0)    //    Data offset for injected channel x
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4001281C<b style="margin: 20px;">JOFR3</b>//   injected channel data offset register x</summary>
<ul>
<li class="content">
[0:11]<b style="margin: 20px;">JOFFSET3</b> (def=0x0)    //    Data offset for injected channel x
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012820<b style="margin: 20px;">JOFR4</b>//   injected channel data offset register x</summary>
<ul>
<li class="content">
[0:11]<b style="margin: 20px;">JOFFSET4</b> (def=0x0)    //    Data offset for injected channel x
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012824<b style="margin: 20px;">HTR</b>//   watchdog higher threshold register</summary>
<ul>
<li class="content">
[0:11]<b style="margin: 20px;">HT</b> (def=0xFFF)    //    Analog watchdog higher threshold
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012828<b style="margin: 20px;">LTR</b>//   watchdog lower threshold register</summary>
<ul>
<li class="content">
[0:11]<b style="margin: 20px;">LT</b> (def=0x0)    //    Analog watchdog lower threshold
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4001282C<b style="margin: 20px;">SQR1</b>//   regular sequence register 1</summary>
<ul>
<li class="content">
[20:23]<b style="margin: 20px;">L</b> (def=0x0)    //    Regular channel sequence length
</li>
<li class="content">
[15:19]<b style="margin: 20px;">SQ16</b> (def=0x0)    //    16th conversion in regular sequence
</li>
<li class="content">
[10:14]<b style="margin: 20px;">SQ15</b> (def=0x0)    //    15th conversion in regular sequence
</li>
<li class="content">
[5:9]<b style="margin: 20px;">SQ14</b> (def=0x0)    //    14th conversion in regular sequence
</li>
<li class="content">
[0:4]<b style="margin: 20px;">SQ13</b> (def=0x0)    //    13th conversion in regular sequence
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012830<b style="margin: 20px;">SQR2</b>//   regular sequence register 2</summary>
<ul>
<li class="content">
[25:29]<b style="margin: 20px;">SQ12</b> (def=0x0)    //    12th conversion in regular sequence
</li>
<li class="content">
[20:24]<b style="margin: 20px;">SQ11</b> (def=0x0)    //    11th conversion in regular sequence
</li>
<li class="content">
[15:19]<b style="margin: 20px;">SQ10</b> (def=0x0)    //    10th conversion in regular sequence
</li>
<li class="content">
[10:14]<b style="margin: 20px;">SQ9</b> (def=0x0)    //    9th conversion in regular sequence
</li>
<li class="content">
[5:9]<b style="margin: 20px;">SQ8</b> (def=0x0)    //    8th conversion in regular sequence
</li>
<li class="content">
[0:4]<b style="margin: 20px;">SQ7</b> (def=0x0)    //    7th conversion in regular sequence
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012834<b style="margin: 20px;">SQR3</b>//   regular sequence register 3</summary>
<ul>
<li class="content">
[25:29]<b style="margin: 20px;">SQ6</b> (def=0x0)    //    6th conversion in regular sequence
</li>
<li class="content">
[20:24]<b style="margin: 20px;">SQ5</b> (def=0x0)    //    5th conversion in regular sequence
</li>
<li class="content">
[15:19]<b style="margin: 20px;">SQ4</b> (def=0x0)    //    4th conversion in regular sequence
</li>
<li class="content">
[10:14]<b style="margin: 20px;">SQ3</b> (def=0x0)    //    3rd conversion in regular sequence
</li>
<li class="content">
[5:9]<b style="margin: 20px;">SQ2</b> (def=0x0)    //    2nd conversion in regular sequence
</li>
<li class="content">
[0:4]<b style="margin: 20px;">SQ1</b> (def=0x0)    //    1st conversion in regular sequence
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012838<b style="margin: 20px;">JSQR</b>//   injected sequence register</summary>
<ul>
<li class="content">
[20:21]<b style="margin: 20px;">JL</b> (def=0x0)    //    Injected sequence length
</li>
<li class="content">
[15:19]<b style="margin: 20px;">JSQ4</b> (def=0x0)    //    4th conversion in injected sequence
</li>
<li class="content">
[10:14]<b style="margin: 20px;">JSQ3</b> (def=0x0)    //    3rd conversion in injected sequence
</li>
<li class="content">
[5:9]<b style="margin: 20px;">JSQ2</b> (def=0x0)    //    2nd conversion in injected sequence
</li>
<li class="content">
[0:4]<b style="margin: 20px;">JSQ1</b> (def=0x0)    //    1st conversion in injected sequence
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4001283C<b style="margin: 20px;">JDR1</b>//   injected data register x</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">JDATA</b> (def=0x0)    //    Injected data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012840<b style="margin: 20px;">JDR2</b>//   injected data register x</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">JDATA</b> (def=0x0)    //    Injected data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012844<b style="margin: 20px;">JDR3</b>//   injected data register x</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">JDATA</b> (def=0x0)    //    Injected data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012848<b style="margin: 20px;">JDR4</b>//   injected data register x</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">JDATA</b> (def=0x0)    //    Injected data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4001284C<b style="margin: 20px;">DR</b>//   regular data register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">DATA</b> (def=0x0)    //    Regular data
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x40013C00<b style="margin: 20px;">ADC3</b>// </summary>
<ul>
<li class="content"><details><summary>0x40013C00<b style="margin: 20px;">SR</b>//   status register</summary>
<ul>
<li class="content">
[4]<b style="margin: 20px;">STRT</b> (def=0x0)    //    Regular channel start flag
</li>
<li class="content">
[3]<b style="margin: 20px;">JSTRT</b> (def=0x0)    //    Injected channel start flag
</li>
<li class="content">
[2]<b style="margin: 20px;">JEOC</b> (def=0x0)    //    Injected channel end of conversion
</li>
<li class="content">
[1]<b style="margin: 20px;">EOC</b> (def=0x0)    //    Regular channel end of conversion
</li>
<li class="content">
[0]<b style="margin: 20px;">AWD</b> (def=0x0)    //    Analog watchdog flag
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40013C04<b style="margin: 20px;">CR1</b>//   control register 1</summary>
<ul>
<li class="content">
[23]<b style="margin: 20px;">AWDEN</b> (def=0x0)    //    Analog watchdog enable on regular channels
</li>
<li class="content">
[22]<b style="margin: 20px;">JAWDEN</b> (def=0x0)    //    Analog watchdog enable on injected channels
</li>
<li class="content">
[13:15]<b style="margin: 20px;">DISCNUM</b> (def=0x0)    //    Discontinuous mode channel count
</li>
<li class="content">
[12]<b style="margin: 20px;">JDISCEN</b> (def=0x0)    //    Discontinuous mode on injected channels
</li>
<li class="content">
[11]<b style="margin: 20px;">DISCEN</b> (def=0x0)    //    Discontinuous mode on regular channels
</li>
<li class="content">
[10]<b style="margin: 20px;">JAUTO</b> (def=0x0)    //    Automatic injected group conversion
</li>
<li class="content">
[9]<b style="margin: 20px;">AWDSGL</b> (def=0x0)    //    Enable the watchdog on a single channel in scan mode
</li>
<li class="content">
[8]<b style="margin: 20px;">SCAN</b> (def=0x0)    //    Scan mode
</li>
<li class="content">
[7]<b style="margin: 20px;">JEOCIE</b> (def=0x0)    //    Interrupt enable for injected channels
</li>
<li class="content">
[6]<b style="margin: 20px;">AWDIE</b> (def=0x0)    //    Analog watchdog interrupt enable
</li>
<li class="content">
[5]<b style="margin: 20px;">EOCIE</b> (def=0x0)    //    Interrupt enable for EOC
</li>
<li class="content">
[0:4]<b style="margin: 20px;">AWDCH</b> (def=0x0)    //    Analog watchdog channel select bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40013C08<b style="margin: 20px;">CR2</b>//   control register 2</summary>
<ul>
<li class="content">
[23]<b style="margin: 20px;">TSVREFE</b> (def=0x0)    //    Temperature sensor and VREFINT enable
</li>
<li class="content">
[22]<b style="margin: 20px;">SWSTART</b> (def=0x0)    //    Start conversion of regular channels
</li>
<li class="content">
[21]<b style="margin: 20px;">JSWSTART</b> (def=0x0)    //    Start conversion of injected channels
</li>
<li class="content">
[20]<b style="margin: 20px;">EXTTRIG</b> (def=0x0)    //    External trigger conversion mode for regular channels
</li>
<li class="content">
[17:19]<b style="margin: 20px;">EXTSEL</b> (def=0x0)    //    External event select for regular group
</li>
<li class="content">
[15]<b style="margin: 20px;">JEXTTRIG</b> (def=0x0)    //    External trigger conversion mode for injected channels
</li>
<li class="content">
[12:14]<b style="margin: 20px;">JEXTSEL</b> (def=0x0)    //    External event select for injected group
</li>
<li class="content">
[11]<b style="margin: 20px;">ALIGN</b> (def=0x0)    //    Data alignment
</li>
<li class="content">
[8]<b style="margin: 20px;">DMA</b> (def=0x0)    //    Direct memory access mode
</li>
<li class="content">
[3]<b style="margin: 20px;">RSTCAL</b> (def=0x0)    //    Reset calibration
</li>
<li class="content">
[2]<b style="margin: 20px;">CAL</b> (def=0x0)    //    A/D calibration
</li>
<li class="content">
[1]<b style="margin: 20px;">CONT</b> (def=0x0)    //    Continuous conversion
</li>
<li class="content">
[0]<b style="margin: 20px;">ADON</b> (def=0x0)    //    A/D converter ON / OFF
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40013C0C<b style="margin: 20px;">SMPR1</b>//   sample time register 1</summary>
<ul>
<li class="content">
[0:2]<b style="margin: 20px;">SMP10</b> (def=0x0)    //    Channel 10 sample time selection
</li>
<li class="content">
[3:5]<b style="margin: 20px;">SMP11</b> (def=0x0)    //    Channel 11 sample time selection
</li>
<li class="content">
[6:8]<b style="margin: 20px;">SMP12</b> (def=0x0)    //    Channel 12 sample time selection
</li>
<li class="content">
[9:11]<b style="margin: 20px;">SMP13</b> (def=0x0)    //    Channel 13 sample time selection
</li>
<li class="content">
[12:14]<b style="margin: 20px;">SMP14</b> (def=0x0)    //    Channel 14 sample time selection
</li>
<li class="content">
[15:17]<b style="margin: 20px;">SMP15</b> (def=0x0)    //    Channel 15 sample time selection
</li>
<li class="content">
[18:20]<b style="margin: 20px;">SMP16</b> (def=0x0)    //    Channel 16 sample time selection
</li>
<li class="content">
[21:23]<b style="margin: 20px;">SMP17</b> (def=0x0)    //    Channel 17 sample time selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40013C10<b style="margin: 20px;">SMPR2</b>//   sample time register 2</summary>
<ul>
<li class="content">
[0:2]<b style="margin: 20px;">SMP0</b> (def=0x0)    //    Channel 0 sample time selection
</li>
<li class="content">
[3:5]<b style="margin: 20px;">SMP1</b> (def=0x0)    //    Channel 1 sample time selection
</li>
<li class="content">
[6:8]<b style="margin: 20px;">SMP2</b> (def=0x0)    //    Channel 2 sample time selection
</li>
<li class="content">
[9:11]<b style="margin: 20px;">SMP3</b> (def=0x0)    //    Channel 3 sample time selection
</li>
<li class="content">
[12:14]<b style="margin: 20px;">SMP4</b> (def=0x0)    //    Channel 4 sample time selection
</li>
<li class="content">
[15:17]<b style="margin: 20px;">SMP5</b> (def=0x0)    //    Channel 5 sample time selection
</li>
<li class="content">
[18:20]<b style="margin: 20px;">SMP6</b> (def=0x0)    //    Channel 6 sample time selection
</li>
<li class="content">
[21:23]<b style="margin: 20px;">SMP7</b> (def=0x0)    //    Channel 7 sample time selection
</li>
<li class="content">
[24:26]<b style="margin: 20px;">SMP8</b> (def=0x0)    //    Channel 8 sample time selection
</li>
<li class="content">
[27:29]<b style="margin: 20px;">SMP9</b> (def=0x0)    //    Channel 9 sample time selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40013C14<b style="margin: 20px;">JOFR1</b>//   injected channel data offset register x</summary>
<ul>
<li class="content">
[0:11]<b style="margin: 20px;">JOFFSET1</b> (def=0x0)    //    Data offset for injected channel x
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40013C18<b style="margin: 20px;">JOFR2</b>//   injected channel data offset register x</summary>
<ul>
<li class="content">
[0:11]<b style="margin: 20px;">JOFFSET2</b> (def=0x0)    //    Data offset for injected channel x
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40013C1C<b style="margin: 20px;">JOFR3</b>//   injected channel data offset register x</summary>
<ul>
<li class="content">
[0:11]<b style="margin: 20px;">JOFFSET3</b> (def=0x0)    //    Data offset for injected channel x
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40013C20<b style="margin: 20px;">JOFR4</b>//   injected channel data offset register x</summary>
<ul>
<li class="content">
[0:11]<b style="margin: 20px;">JOFFSET4</b> (def=0x0)    //    Data offset for injected channel x
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40013C24<b style="margin: 20px;">HTR</b>//   watchdog higher threshold register</summary>
<ul>
<li class="content">
[0:11]<b style="margin: 20px;">HT</b> (def=0xFFF)    //    Analog watchdog higher threshold
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40013C28<b style="margin: 20px;">LTR</b>//   watchdog lower threshold register</summary>
<ul>
<li class="content">
[0:11]<b style="margin: 20px;">LT</b> (def=0x0)    //    Analog watchdog lower threshold
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40013C2C<b style="margin: 20px;">SQR1</b>//   regular sequence register 1</summary>
<ul>
<li class="content">
[20:23]<b style="margin: 20px;">L</b> (def=0x0)    //    Regular channel sequence length
</li>
<li class="content">
[15:19]<b style="margin: 20px;">SQ16</b> (def=0x0)    //    16th conversion in regular sequence
</li>
<li class="content">
[10:14]<b style="margin: 20px;">SQ15</b> (def=0x0)    //    15th conversion in regular sequence
</li>
<li class="content">
[5:9]<b style="margin: 20px;">SQ14</b> (def=0x0)    //    14th conversion in regular sequence
</li>
<li class="content">
[0:4]<b style="margin: 20px;">SQ13</b> (def=0x0)    //    13th conversion in regular sequence
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40013C30<b style="margin: 20px;">SQR2</b>//   regular sequence register 2</summary>
<ul>
<li class="content">
[25:29]<b style="margin: 20px;">SQ12</b> (def=0x0)    //    12th conversion in regular sequence
</li>
<li class="content">
[20:24]<b style="margin: 20px;">SQ11</b> (def=0x0)    //    11th conversion in regular sequence
</li>
<li class="content">
[15:19]<b style="margin: 20px;">SQ10</b> (def=0x0)    //    10th conversion in regular sequence
</li>
<li class="content">
[10:14]<b style="margin: 20px;">SQ9</b> (def=0x0)    //    9th conversion in regular sequence
</li>
<li class="content">
[5:9]<b style="margin: 20px;">SQ8</b> (def=0x0)    //    8th conversion in regular sequence
</li>
<li class="content">
[0:4]<b style="margin: 20px;">SQ7</b> (def=0x0)    //    7th conversion in regular sequence
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40013C34<b style="margin: 20px;">SQR3</b>//   regular sequence register 3</summary>
<ul>
<li class="content">
[25:29]<b style="margin: 20px;">SQ6</b> (def=0x0)    //    6th conversion in regular sequence
</li>
<li class="content">
[20:24]<b style="margin: 20px;">SQ5</b> (def=0x0)    //    5th conversion in regular sequence
</li>
<li class="content">
[15:19]<b style="margin: 20px;">SQ4</b> (def=0x0)    //    4th conversion in regular sequence
</li>
<li class="content">
[10:14]<b style="margin: 20px;">SQ3</b> (def=0x0)    //    3rd conversion in regular sequence
</li>
<li class="content">
[5:9]<b style="margin: 20px;">SQ2</b> (def=0x0)    //    2nd conversion in regular sequence
</li>
<li class="content">
[0:4]<b style="margin: 20px;">SQ1</b> (def=0x0)    //    1st conversion in regular sequence
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40013C38<b style="margin: 20px;">JSQR</b>//   injected sequence register</summary>
<ul>
<li class="content">
[20:21]<b style="margin: 20px;">JL</b> (def=0x0)    //    Injected sequence length
</li>
<li class="content">
[15:19]<b style="margin: 20px;">JSQ4</b> (def=0x0)    //    4th conversion in injected sequence
</li>
<li class="content">
[10:14]<b style="margin: 20px;">JSQ3</b> (def=0x0)    //    3rd conversion in injected sequence
</li>
<li class="content">
[5:9]<b style="margin: 20px;">JSQ2</b> (def=0x0)    //    2nd conversion in injected sequence
</li>
<li class="content">
[0:4]<b style="margin: 20px;">JSQ1</b> (def=0x0)    //    1st conversion in injected sequence
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40013C3C<b style="margin: 20px;">JDR1</b>//   injected data register x</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">JDATA</b> (def=0x0)    //    Injected data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40013C40<b style="margin: 20px;">JDR2</b>//   injected data register x</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">JDATA</b> (def=0x0)    //    Injected data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40013C44<b style="margin: 20px;">JDR3</b>//   injected data register x</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">JDATA</b> (def=0x0)    //    Injected data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40013C48<b style="margin: 20px;">JDR4</b>//   injected data register x</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">JDATA</b> (def=0x0)    //    Injected data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40013C4C<b style="margin: 20px;">DR</b>//   regular data register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">DATA</b> (def=0x0)    //    Regular data
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[47]  <b>ADC3</b>    //    ADC3 global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40006400<b style="margin: 20px;">CAN1</b>// Controller area network</summary>
<ul>
<li class="content"><details><summary>0x40006400<b style="margin: 20px;">CAN_MCR</b>//   CAN_MCR</summary>
<ul>
<li class="content">
[16]<b style="margin: 20px;">DBF</b> (def=0x0)    //    DBF
</li>
<li class="content">
[15]<b style="margin: 20px;">RESET</b> (def=0x0)    //    RESET
</li>
<li class="content">
[7]<b style="margin: 20px;">TTCM</b> (def=0x0)    //    TTCM
</li>
<li class="content">
[6]<b style="margin: 20px;">ABOM</b> (def=0x0)    //    ABOM
</li>
<li class="content">
[5]<b style="margin: 20px;">AWUM</b> (def=0x0)    //    AWUM
</li>
<li class="content">
[4]<b style="margin: 20px;">NART</b> (def=0x0)    //    NART
</li>
<li class="content">
[3]<b style="margin: 20px;">RFLM</b> (def=0x0)    //    RFLM
</li>
<li class="content">
[2]<b style="margin: 20px;">TXFP</b> (def=0x0)    //    TXFP
</li>
<li class="content">
[1]<b style="margin: 20px;">SLEEP</b> (def=0x0)    //    SLEEP
</li>
<li class="content">
[0]<b style="margin: 20px;">INRQ</b> (def=0x0)    //    INRQ
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006404<b style="margin: 20px;">CAN_MSR</b>//   CAN_MSR</summary>
<ul>
<li class="content">
[11]<b style="margin: 20px;">RX</b> (def=0x0)    //    RX
</li>
<li class="content">
[10]<b style="margin: 20px;">SAMP</b> (def=0x0)    //    SAMP
</li>
<li class="content">
[9]<b style="margin: 20px;">RXM</b> (def=0x0)    //    RXM
</li>
<li class="content">
[8]<b style="margin: 20px;">TXM</b> (def=0x0)    //    TXM
</li>
<li class="content">
[4]<b style="margin: 20px;">SLAKI</b> (def=0x0)    //    SLAKI
</li>
<li class="content">
[3]<b style="margin: 20px;">WKUI</b> (def=0x0)    //    WKUI
</li>
<li class="content">
[2]<b style="margin: 20px;">ERRI</b> (def=0x0)    //    ERRI
</li>
<li class="content">
[1]<b style="margin: 20px;">SLAK</b> (def=0x0)    //    SLAK
</li>
<li class="content">
[0]<b style="margin: 20px;">INAK</b> (def=0x0)    //    INAK
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006408<b style="margin: 20px;">CAN_TSR</b>//   CAN_TSR</summary>
<ul>
<li class="content">
[31]<b style="margin: 20px;">LOW2</b> (def=0x0)    //    Lowest priority flag for mailbox 2
</li>
<li class="content">
[30]<b style="margin: 20px;">LOW1</b> (def=0x0)    //    Lowest priority flag for mailbox 1
</li>
<li class="content">
[29]<b style="margin: 20px;">LOW0</b> (def=0x0)    //    Lowest priority flag for mailbox 0
</li>
<li class="content">
[28]<b style="margin: 20px;">TME2</b> (def=0x0)    //    Lowest priority flag for mailbox 2
</li>
<li class="content">
[27]<b style="margin: 20px;">TME1</b> (def=0x0)    //    Lowest priority flag for mailbox 1
</li>
<li class="content">
[26]<b style="margin: 20px;">TME0</b> (def=0x0)    //    Lowest priority flag for mailbox 0
</li>
<li class="content">
[24:25]<b style="margin: 20px;">CODE</b> (def=0x0)    //    CODE
</li>
<li class="content">
[23]<b style="margin: 20px;">ABRQ2</b> (def=0x0)    //    ABRQ2
</li>
<li class="content">
[19]<b style="margin: 20px;">TERR2</b> (def=0x0)    //    TERR2
</li>
<li class="content">
[18]<b style="margin: 20px;">ALST2</b> (def=0x0)    //    ALST2
</li>
<li class="content">
[17]<b style="margin: 20px;">TXOK2</b> (def=0x0)    //    TXOK2
</li>
<li class="content">
[16]<b style="margin: 20px;">RQCP2</b> (def=0x0)    //    RQCP2
</li>
<li class="content">
[15]<b style="margin: 20px;">ABRQ1</b> (def=0x0)    //    ABRQ1
</li>
<li class="content">
[11]<b style="margin: 20px;">TERR1</b> (def=0x0)    //    TERR1
</li>
<li class="content">
[10]<b style="margin: 20px;">ALST1</b> (def=0x0)    //    ALST1
</li>
<li class="content">
[9]<b style="margin: 20px;">TXOK1</b> (def=0x0)    //    TXOK1
</li>
<li class="content">
[8]<b style="margin: 20px;">RQCP1</b> (def=0x0)    //    RQCP1
</li>
<li class="content">
[7]<b style="margin: 20px;">ABRQ0</b> (def=0x0)    //    ABRQ0
</li>
<li class="content">
[3]<b style="margin: 20px;">TERR0</b> (def=0x0)    //    TERR0
</li>
<li class="content">
[2]<b style="margin: 20px;">ALST0</b> (def=0x0)    //    ALST0
</li>
<li class="content">
[1]<b style="margin: 20px;">TXOK0</b> (def=0x0)    //    TXOK0
</li>
<li class="content">
[0]<b style="margin: 20px;">RQCP0</b> (def=0x0)    //    RQCP0
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000640C<b style="margin: 20px;">CAN_RF0R</b>//   CAN_RF0R</summary>
<ul>
<li class="content">
[5]<b style="margin: 20px;">RFOM0</b> (def=0x0)    //    RFOM0
</li>
<li class="content">
[4]<b style="margin: 20px;">FOVR0</b> (def=0x0)    //    FOVR0
</li>
<li class="content">
[3]<b style="margin: 20px;">FULL0</b> (def=0x0)    //    FULL0
</li>
<li class="content">
[0:1]<b style="margin: 20px;">FMP0</b> (def=0x0)    //    FMP0
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006410<b style="margin: 20px;">CAN_RF1R</b>//   CAN_RF1R</summary>
<ul>
<li class="content">
[5]<b style="margin: 20px;">RFOM1</b> (def=0x0)    //    RFOM1
</li>
<li class="content">
[4]<b style="margin: 20px;">FOVR1</b> (def=0x0)    //    FOVR1
</li>
<li class="content">
[3]<b style="margin: 20px;">FULL1</b> (def=0x0)    //    FULL1
</li>
<li class="content">
[0:1]<b style="margin: 20px;">FMP1</b> (def=0x0)    //    FMP1
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006414<b style="margin: 20px;">CAN_IER</b>//   CAN_IER</summary>
<ul>
<li class="content">
[17]<b style="margin: 20px;">SLKIE</b> (def=0x0)    //    SLKIE
</li>
<li class="content">
[16]<b style="margin: 20px;">WKUIE</b> (def=0x0)    //    WKUIE
</li>
<li class="content">
[15]<b style="margin: 20px;">ERRIE</b> (def=0x0)    //    ERRIE
</li>
<li class="content">
[11]<b style="margin: 20px;">LECIE</b> (def=0x0)    //    LECIE
</li>
<li class="content">
[10]<b style="margin: 20px;">BOFIE</b> (def=0x0)    //    BOFIE
</li>
<li class="content">
[9]<b style="margin: 20px;">EPVIE</b> (def=0x0)    //    EPVIE
</li>
<li class="content">
[8]<b style="margin: 20px;">EWGIE</b> (def=0x0)    //    EWGIE
</li>
<li class="content">
[6]<b style="margin: 20px;">FOVIE1</b> (def=0x0)    //    FOVIE1
</li>
<li class="content">
[5]<b style="margin: 20px;">FFIE1</b> (def=0x0)    //    FFIE1
</li>
<li class="content">
[4]<b style="margin: 20px;">FMPIE1</b> (def=0x0)    //    FMPIE1
</li>
<li class="content">
[3]<b style="margin: 20px;">FOVIE0</b> (def=0x0)    //    FOVIE0
</li>
<li class="content">
[2]<b style="margin: 20px;">FFIE0</b> (def=0x0)    //    FFIE0
</li>
<li class="content">
[1]<b style="margin: 20px;">FMPIE0</b> (def=0x0)    //    FMPIE0
</li>
<li class="content">
[0]<b style="margin: 20px;">TMEIE</b> (def=0x0)    //    TMEIE
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006418<b style="margin: 20px;">CAN_ESR</b>//   CAN_ESR</summary>
<ul>
<li class="content">
[24:31]<b style="margin: 20px;">REC</b> (def=0x0)    //    REC
</li>
<li class="content">
[16:23]<b style="margin: 20px;">TEC</b> (def=0x0)    //    TEC
</li>
<li class="content">
[4:6]<b style="margin: 20px;">LEC</b> (def=0x0)    //    LEC
</li>
<li class="content">
[2]<b style="margin: 20px;">BOFF</b> (def=0x0)    //    BOFF
</li>
<li class="content">
[1]<b style="margin: 20px;">EPVF</b> (def=0x0)    //    EPVF
</li>
<li class="content">
[0]<b style="margin: 20px;">EWGF</b> (def=0x0)    //    EWGF
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000641C<b style="margin: 20px;">CAN_BTR</b>//   CAN_BTR</summary>
<ul>
<li class="content">
[31]<b style="margin: 20px;">SILM</b> (def=0x0)    //    SILM
</li>
<li class="content">
[30]<b style="margin: 20px;">LBKM</b> (def=0x0)    //    LBKM
</li>
<li class="content">
[24:25]<b style="margin: 20px;">SJW</b> (def=0x0)    //    SJW
</li>
<li class="content">
[20:22]<b style="margin: 20px;">TS2</b> (def=0x0)    //    TS2
</li>
<li class="content">
[16:19]<b style="margin: 20px;">TS1</b> (def=0x0)    //    TS1
</li>
<li class="content">
[0:9]<b style="margin: 20px;">BRP</b> (def=0x0)    //    BRP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006580<b style="margin: 20px;">CAN_TI0R</b>//   CAN_TI0R</summary>
<ul>
<li class="content">
[21:31]<b style="margin: 20px;">STID</b> (def=0x0)    //    STID
</li>
<li class="content">
[3:20]<b style="margin: 20px;">EXID</b> (def=0x0)    //    EXID
</li>
<li class="content">
[2]<b style="margin: 20px;">IDE</b> (def=0x0)    //    IDE
</li>
<li class="content">
[1]<b style="margin: 20px;">RTR</b> (def=0x0)    //    RTR
</li>
<li class="content">
[0]<b style="margin: 20px;">TXRQ</b> (def=0x0)    //    TXRQ
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006584<b style="margin: 20px;">CAN_TDT0R</b>//   CAN_TDT0R</summary>
<ul>
<li class="content">
[16:31]<b style="margin: 20px;">TIME</b> (def=0x0)    //    TIME
</li>
<li class="content">
[8]<b style="margin: 20px;">TGT</b> (def=0x0)    //    TGT
</li>
<li class="content">
[0:3]<b style="margin: 20px;">DLC</b> (def=0x0)    //    DLC
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006588<b style="margin: 20px;">CAN_TDL0R</b>//   CAN_TDL0R</summary>
<ul>
<li class="content">
[24:31]<b style="margin: 20px;">DATA3</b> (def=0x0)    //    DATA3
</li>
<li class="content">
[16:23]<b style="margin: 20px;">DATA2</b> (def=0x0)    //    DATA2
</li>
<li class="content">
[8:15]<b style="margin: 20px;">DATA1</b> (def=0x0)    //    DATA1
</li>
<li class="content">
[0:7]<b style="margin: 20px;">DATA0</b> (def=0x0)    //    DATA0
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000658C<b style="margin: 20px;">CAN_TDH0R</b>//   CAN_TDH0R</summary>
<ul>
<li class="content">
[24:31]<b style="margin: 20px;">DATA7</b> (def=0x0)    //    DATA7
</li>
<li class="content">
[16:23]<b style="margin: 20px;">DATA6</b> (def=0x0)    //    DATA6
</li>
<li class="content">
[8:15]<b style="margin: 20px;">DATA5</b> (def=0x0)    //    DATA5
</li>
<li class="content">
[0:7]<b style="margin: 20px;">DATA4</b> (def=0x0)    //    DATA4
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006590<b style="margin: 20px;">CAN_TI1R</b>//   CAN_TI1R</summary>
<ul>
<li class="content">
[21:31]<b style="margin: 20px;">STID</b> (def=0x0)    //    STID
</li>
<li class="content">
[3:20]<b style="margin: 20px;">EXID</b> (def=0x0)    //    EXID
</li>
<li class="content">
[2]<b style="margin: 20px;">IDE</b> (def=0x0)    //    IDE
</li>
<li class="content">
[1]<b style="margin: 20px;">RTR</b> (def=0x0)    //    RTR
</li>
<li class="content">
[0]<b style="margin: 20px;">TXRQ</b> (def=0x0)    //    TXRQ
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006594<b style="margin: 20px;">CAN_TDT1R</b>//   CAN_TDT1R</summary>
<ul>
<li class="content">
[16:31]<b style="margin: 20px;">TIME</b> (def=0x0)    //    TIME
</li>
<li class="content">
[8]<b style="margin: 20px;">TGT</b> (def=0x0)    //    TGT
</li>
<li class="content">
[0:3]<b style="margin: 20px;">DLC</b> (def=0x0)    //    DLC
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006598<b style="margin: 20px;">CAN_TDL1R</b>//   CAN_TDL1R</summary>
<ul>
<li class="content">
[24:31]<b style="margin: 20px;">DATA3</b> (def=0x0)    //    DATA3
</li>
<li class="content">
[16:23]<b style="margin: 20px;">DATA2</b> (def=0x0)    //    DATA2
</li>
<li class="content">
[8:15]<b style="margin: 20px;">DATA1</b> (def=0x0)    //    DATA1
</li>
<li class="content">
[0:7]<b style="margin: 20px;">DATA0</b> (def=0x0)    //    DATA0
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000659C<b style="margin: 20px;">CAN_TDH1R</b>//   CAN_TDH1R</summary>
<ul>
<li class="content">
[24:31]<b style="margin: 20px;">DATA7</b> (def=0x0)    //    DATA7
</li>
<li class="content">
[16:23]<b style="margin: 20px;">DATA6</b> (def=0x0)    //    DATA6
</li>
<li class="content">
[8:15]<b style="margin: 20px;">DATA5</b> (def=0x0)    //    DATA5
</li>
<li class="content">
[0:7]<b style="margin: 20px;">DATA4</b> (def=0x0)    //    DATA4
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400065A0<b style="margin: 20px;">CAN_TI2R</b>//   CAN_TI2R</summary>
<ul>
<li class="content">
[21:31]<b style="margin: 20px;">STID</b> (def=0x0)    //    STID
</li>
<li class="content">
[3:20]<b style="margin: 20px;">EXID</b> (def=0x0)    //    EXID
</li>
<li class="content">
[2]<b style="margin: 20px;">IDE</b> (def=0x0)    //    IDE
</li>
<li class="content">
[1]<b style="margin: 20px;">RTR</b> (def=0x0)    //    RTR
</li>
<li class="content">
[0]<b style="margin: 20px;">TXRQ</b> (def=0x0)    //    TXRQ
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400065A4<b style="margin: 20px;">CAN_TDT2R</b>//   CAN_TDT2R</summary>
<ul>
<li class="content">
[16:31]<b style="margin: 20px;">TIME</b> (def=0x0)    //    TIME
</li>
<li class="content">
[8]<b style="margin: 20px;">TGT</b> (def=0x0)    //    TGT
</li>
<li class="content">
[0:3]<b style="margin: 20px;">DLC</b> (def=0x0)    //    DLC
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400065A8<b style="margin: 20px;">CAN_TDL2R</b>//   CAN_TDL2R</summary>
<ul>
<li class="content">
[24:31]<b style="margin: 20px;">DATA3</b> (def=0x0)    //    DATA3
</li>
<li class="content">
[16:23]<b style="margin: 20px;">DATA2</b> (def=0x0)    //    DATA2
</li>
<li class="content">
[8:15]<b style="margin: 20px;">DATA1</b> (def=0x0)    //    DATA1
</li>
<li class="content">
[0:7]<b style="margin: 20px;">DATA0</b> (def=0x0)    //    DATA0
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400065AC<b style="margin: 20px;">CAN_TDH2R</b>//   CAN_TDH2R</summary>
<ul>
<li class="content">
[24:31]<b style="margin: 20px;">DATA7</b> (def=0x0)    //    DATA7
</li>
<li class="content">
[16:23]<b style="margin: 20px;">DATA6</b> (def=0x0)    //    DATA6
</li>
<li class="content">
[8:15]<b style="margin: 20px;">DATA5</b> (def=0x0)    //    DATA5
</li>
<li class="content">
[0:7]<b style="margin: 20px;">DATA4</b> (def=0x0)    //    DATA4
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400065B0<b style="margin: 20px;">CAN_RI0R</b>//   CAN_RI0R</summary>
<ul>
<li class="content">
[21:31]<b style="margin: 20px;">STID</b> (def=0x0)    //    STID
</li>
<li class="content">
[3:20]<b style="margin: 20px;">EXID</b> (def=0x0)    //    EXID
</li>
<li class="content">
[2]<b style="margin: 20px;">IDE</b> (def=0x0)    //    IDE
</li>
<li class="content">
[1]<b style="margin: 20px;">RTR</b> (def=0x0)    //    RTR
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400065B4<b style="margin: 20px;">CAN_RDT0R</b>//   CAN_RDT0R</summary>
<ul>
<li class="content">
[16:31]<b style="margin: 20px;">TIME</b> (def=0x0)    //    TIME
</li>
<li class="content">
[8:15]<b style="margin: 20px;">FMI</b> (def=0x0)    //    FMI
</li>
<li class="content">
[0:3]<b style="margin: 20px;">DLC</b> (def=0x0)    //    DLC
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400065B8<b style="margin: 20px;">CAN_RDL0R</b>//   CAN_RDL0R</summary>
<ul>
<li class="content">
[24:31]<b style="margin: 20px;">DATA3</b> (def=0x0)    //    DATA3
</li>
<li class="content">
[16:23]<b style="margin: 20px;">DATA2</b> (def=0x0)    //    DATA2
</li>
<li class="content">
[8:15]<b style="margin: 20px;">DATA1</b> (def=0x0)    //    DATA1
</li>
<li class="content">
[0:7]<b style="margin: 20px;">DATA0</b> (def=0x0)    //    DATA0
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400065BC<b style="margin: 20px;">CAN_RDH0R</b>//   CAN_RDH0R</summary>
<ul>
<li class="content">
[24:31]<b style="margin: 20px;">DATA7</b> (def=0x0)    //    DATA7
</li>
<li class="content">
[16:23]<b style="margin: 20px;">DATA6</b> (def=0x0)    //    DATA6
</li>
<li class="content">
[8:15]<b style="margin: 20px;">DATA5</b> (def=0x0)    //    DATA5
</li>
<li class="content">
[0:7]<b style="margin: 20px;">DATA4</b> (def=0x0)    //    DATA4
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400065C0<b style="margin: 20px;">CAN_RI1R</b>//   CAN_RI1R</summary>
<ul>
<li class="content">
[21:31]<b style="margin: 20px;">STID</b> (def=0x0)    //    STID
</li>
<li class="content">
[3:20]<b style="margin: 20px;">EXID</b> (def=0x0)    //    EXID
</li>
<li class="content">
[2]<b style="margin: 20px;">IDE</b> (def=0x0)    //    IDE
</li>
<li class="content">
[1]<b style="margin: 20px;">RTR</b> (def=0x0)    //    RTR
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400065C4<b style="margin: 20px;">CAN_RDT1R</b>//   CAN_RDT1R</summary>
<ul>
<li class="content">
[16:31]<b style="margin: 20px;">TIME</b> (def=0x0)    //    TIME
</li>
<li class="content">
[8:15]<b style="margin: 20px;">FMI</b> (def=0x0)    //    FMI
</li>
<li class="content">
[0:3]<b style="margin: 20px;">DLC</b> (def=0x0)    //    DLC
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400065C8<b style="margin: 20px;">CAN_RDL1R</b>//   CAN_RDL1R</summary>
<ul>
<li class="content">
[24:31]<b style="margin: 20px;">DATA3</b> (def=0x0)    //    DATA3
</li>
<li class="content">
[16:23]<b style="margin: 20px;">DATA2</b> (def=0x0)    //    DATA2
</li>
<li class="content">
[8:15]<b style="margin: 20px;">DATA1</b> (def=0x0)    //    DATA1
</li>
<li class="content">
[0:7]<b style="margin: 20px;">DATA0</b> (def=0x0)    //    DATA0
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400065CC<b style="margin: 20px;">CAN_RDH1R</b>//   CAN_RDH1R</summary>
<ul>
<li class="content">
[24:31]<b style="margin: 20px;">DATA7</b> (def=0x0)    //    DATA7
</li>
<li class="content">
[16:23]<b style="margin: 20px;">DATA6</b> (def=0x0)    //    DATA6
</li>
<li class="content">
[8:15]<b style="margin: 20px;">DATA5</b> (def=0x0)    //    DATA5
</li>
<li class="content">
[0:7]<b style="margin: 20px;">DATA4</b> (def=0x0)    //    DATA4
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006600<b style="margin: 20px;">CAN_FMR</b>//   CAN_FMR</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FINIT</b> (def=0x0)    //    FINIT
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006604<b style="margin: 20px;">CAN_FM1R</b>//   CAN_FM1R</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FBM0</b> (def=0x0)    //    Filter mode
</li>
<li class="content">
[1]<b style="margin: 20px;">FBM1</b> (def=0x0)    //    Filter mode
</li>
<li class="content">
[2]<b style="margin: 20px;">FBM2</b> (def=0x0)    //    Filter mode
</li>
<li class="content">
[3]<b style="margin: 20px;">FBM3</b> (def=0x0)    //    Filter mode
</li>
<li class="content">
[4]<b style="margin: 20px;">FBM4</b> (def=0x0)    //    Filter mode
</li>
<li class="content">
[5]<b style="margin: 20px;">FBM5</b> (def=0x0)    //    Filter mode
</li>
<li class="content">
[6]<b style="margin: 20px;">FBM6</b> (def=0x0)    //    Filter mode
</li>
<li class="content">
[7]<b style="margin: 20px;">FBM7</b> (def=0x0)    //    Filter mode
</li>
<li class="content">
[8]<b style="margin: 20px;">FBM8</b> (def=0x0)    //    Filter mode
</li>
<li class="content">
[9]<b style="margin: 20px;">FBM9</b> (def=0x0)    //    Filter mode
</li>
<li class="content">
[10]<b style="margin: 20px;">FBM10</b> (def=0x0)    //    Filter mode
</li>
<li class="content">
[11]<b style="margin: 20px;">FBM11</b> (def=0x0)    //    Filter mode
</li>
<li class="content">
[12]<b style="margin: 20px;">FBM12</b> (def=0x0)    //    Filter mode
</li>
<li class="content">
[13]<b style="margin: 20px;">FBM13</b> (def=0x0)    //    Filter mode
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000660C<b style="margin: 20px;">CAN_FS1R</b>//   CAN_FS1R</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FSC0</b> (def=0x0)    //    Filter scale configuration
</li>
<li class="content">
[1]<b style="margin: 20px;">FSC1</b> (def=0x0)    //    Filter scale configuration
</li>
<li class="content">
[2]<b style="margin: 20px;">FSC2</b> (def=0x0)    //    Filter scale configuration
</li>
<li class="content">
[3]<b style="margin: 20px;">FSC3</b> (def=0x0)    //    Filter scale configuration
</li>
<li class="content">
[4]<b style="margin: 20px;">FSC4</b> (def=0x0)    //    Filter scale configuration
</li>
<li class="content">
[5]<b style="margin: 20px;">FSC5</b> (def=0x0)    //    Filter scale configuration
</li>
<li class="content">
[6]<b style="margin: 20px;">FSC6</b> (def=0x0)    //    Filter scale configuration
</li>
<li class="content">
[7]<b style="margin: 20px;">FSC7</b> (def=0x0)    //    Filter scale configuration
</li>
<li class="content">
[8]<b style="margin: 20px;">FSC8</b> (def=0x0)    //    Filter scale configuration
</li>
<li class="content">
[9]<b style="margin: 20px;">FSC9</b> (def=0x0)    //    Filter scale configuration
</li>
<li class="content">
[10]<b style="margin: 20px;">FSC10</b> (def=0x0)    //    Filter scale configuration
</li>
<li class="content">
[11]<b style="margin: 20px;">FSC11</b> (def=0x0)    //    Filter scale configuration
</li>
<li class="content">
[12]<b style="margin: 20px;">FSC12</b> (def=0x0)    //    Filter scale configuration
</li>
<li class="content">
[13]<b style="margin: 20px;">FSC13</b> (def=0x0)    //    Filter scale configuration
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006614<b style="margin: 20px;">CAN_FFA1R</b>//   CAN_FFA1R</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FFA0</b> (def=0x0)    //    Filter FIFO assignment for filter 0
</li>
<li class="content">
[1]<b style="margin: 20px;">FFA1</b> (def=0x0)    //    Filter FIFO assignment for filter 1
</li>
<li class="content">
[2]<b style="margin: 20px;">FFA2</b> (def=0x0)    //    Filter FIFO assignment for filter 2
</li>
<li class="content">
[3]<b style="margin: 20px;">FFA3</b> (def=0x0)    //    Filter FIFO assignment for filter 3
</li>
<li class="content">
[4]<b style="margin: 20px;">FFA4</b> (def=0x0)    //    Filter FIFO assignment for filter 4
</li>
<li class="content">
[5]<b style="margin: 20px;">FFA5</b> (def=0x0)    //    Filter FIFO assignment for filter 5
</li>
<li class="content">
[6]<b style="margin: 20px;">FFA6</b> (def=0x0)    //    Filter FIFO assignment for filter 6
</li>
<li class="content">
[7]<b style="margin: 20px;">FFA7</b> (def=0x0)    //    Filter FIFO assignment for filter 7
</li>
<li class="content">
[8]<b style="margin: 20px;">FFA8</b> (def=0x0)    //    Filter FIFO assignment for filter 8
</li>
<li class="content">
[9]<b style="margin: 20px;">FFA9</b> (def=0x0)    //    Filter FIFO assignment for filter 9
</li>
<li class="content">
[10]<b style="margin: 20px;">FFA10</b> (def=0x0)    //    Filter FIFO assignment for filter 10
</li>
<li class="content">
[11]<b style="margin: 20px;">FFA11</b> (def=0x0)    //    Filter FIFO assignment for filter 11
</li>
<li class="content">
[12]<b style="margin: 20px;">FFA12</b> (def=0x0)    //    Filter FIFO assignment for filter 12
</li>
<li class="content">
[13]<b style="margin: 20px;">FFA13</b> (def=0x0)    //    Filter FIFO assignment for filter 13
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000661C<b style="margin: 20px;">CAN_FA1R</b>//   CAN_FA1R</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FACT0</b> (def=0x0)    //    Filter active
</li>
<li class="content">
[1]<b style="margin: 20px;">FACT1</b> (def=0x0)    //    Filter active
</li>
<li class="content">
[2]<b style="margin: 20px;">FACT2</b> (def=0x0)    //    Filter active
</li>
<li class="content">
[3]<b style="margin: 20px;">FACT3</b> (def=0x0)    //    Filter active
</li>
<li class="content">
[4]<b style="margin: 20px;">FACT4</b> (def=0x0)    //    Filter active
</li>
<li class="content">
[5]<b style="margin: 20px;">FACT5</b> (def=0x0)    //    Filter active
</li>
<li class="content">
[6]<b style="margin: 20px;">FACT6</b> (def=0x0)    //    Filter active
</li>
<li class="content">
[7]<b style="margin: 20px;">FACT7</b> (def=0x0)    //    Filter active
</li>
<li class="content">
[8]<b style="margin: 20px;">FACT8</b> (def=0x0)    //    Filter active
</li>
<li class="content">
[9]<b style="margin: 20px;">FACT9</b> (def=0x0)    //    Filter active
</li>
<li class="content">
[10]<b style="margin: 20px;">FACT10</b> (def=0x0)    //    Filter active
</li>
<li class="content">
[11]<b style="margin: 20px;">FACT11</b> (def=0x0)    //    Filter active
</li>
<li class="content">
[12]<b style="margin: 20px;">FACT12</b> (def=0x0)    //    Filter active
</li>
<li class="content">
[13]<b style="margin: 20px;">FACT13</b> (def=0x0)    //    Filter active
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006640<b style="margin: 20px;">F0R1</b>//   Filter bank 0 register 1</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006644<b style="margin: 20px;">F0R2</b>//   Filter bank 0 register 2</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006648<b style="margin: 20px;">F1R1</b>//   Filter bank 1 register 1</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000664C<b style="margin: 20px;">F1R2</b>//   Filter bank 1 register 2</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006650<b style="margin: 20px;">F2R1</b>//   Filter bank 2 register 1</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006654<b style="margin: 20px;">F2R2</b>//   Filter bank 2 register 2</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006658<b style="margin: 20px;">F3R1</b>//   Filter bank 3 register 1</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000665C<b style="margin: 20px;">F3R2</b>//   Filter bank 3 register 2</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006660<b style="margin: 20px;">F4R1</b>//   Filter bank 4 register 1</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006664<b style="margin: 20px;">F4R2</b>//   Filter bank 4 register 2</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006668<b style="margin: 20px;">F5R1</b>//   Filter bank 5 register 1</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000666C<b style="margin: 20px;">F5R2</b>//   Filter bank 5 register 2</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006670<b style="margin: 20px;">F6R1</b>//   Filter bank 6 register 1</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006674<b style="margin: 20px;">F6R2</b>//   Filter bank 6 register 2</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006678<b style="margin: 20px;">F7R1</b>//   Filter bank 7 register 1</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000667C<b style="margin: 20px;">F7R2</b>//   Filter bank 7 register 2</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006680<b style="margin: 20px;">F8R1</b>//   Filter bank 8 register 1</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006684<b style="margin: 20px;">F8R2</b>//   Filter bank 8 register 2</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006688<b style="margin: 20px;">F9R1</b>//   Filter bank 9 register 1</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000668C<b style="margin: 20px;">F9R2</b>//   Filter bank 9 register 2</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006690<b style="margin: 20px;">F10R1</b>//   Filter bank 10 register 1</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006694<b style="margin: 20px;">F10R2</b>//   Filter bank 10 register 2</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006698<b style="margin: 20px;">F11R1</b>//   Filter bank 11 register 1</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000669C<b style="margin: 20px;">F11R2</b>//   Filter bank 11 register 2</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400066A0<b style="margin: 20px;">F12R1</b>//   Filter bank 4 register 1</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400066A4<b style="margin: 20px;">F12R2</b>//   Filter bank 12 register 2</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400066A8<b style="margin: 20px;">F13R1</b>//   Filter bank 13 register 1</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400066AC<b style="margin: 20px;">F13R2</b>//   Filter bank 13 register 2</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[21]  <b>CAN_RX1</b>    //    CAN RX1 interrupt</li>
<li>[22]  <b>CAN_SCE</b>    //    CAN SCE interrupt</li>
<li>[22]  <b>CAN_SCE</b>    //    CAN SCE interrupt</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40006800<b style="margin: 20px;">CAN2</b>// </summary>
<ul>
<li class="content"><details><summary>0x40006800<b style="margin: 20px;">CAN_MCR</b>//   CAN_MCR</summary>
<ul>
<li class="content">
[16]<b style="margin: 20px;">DBF</b> (def=0x0)    //    DBF
</li>
<li class="content">
[15]<b style="margin: 20px;">RESET</b> (def=0x0)    //    RESET
</li>
<li class="content">
[7]<b style="margin: 20px;">TTCM</b> (def=0x0)    //    TTCM
</li>
<li class="content">
[6]<b style="margin: 20px;">ABOM</b> (def=0x0)    //    ABOM
</li>
<li class="content">
[5]<b style="margin: 20px;">AWUM</b> (def=0x0)    //    AWUM
</li>
<li class="content">
[4]<b style="margin: 20px;">NART</b> (def=0x0)    //    NART
</li>
<li class="content">
[3]<b style="margin: 20px;">RFLM</b> (def=0x0)    //    RFLM
</li>
<li class="content">
[2]<b style="margin: 20px;">TXFP</b> (def=0x0)    //    TXFP
</li>
<li class="content">
[1]<b style="margin: 20px;">SLEEP</b> (def=0x0)    //    SLEEP
</li>
<li class="content">
[0]<b style="margin: 20px;">INRQ</b> (def=0x0)    //    INRQ
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006804<b style="margin: 20px;">CAN_MSR</b>//   CAN_MSR</summary>
<ul>
<li class="content">
[11]<b style="margin: 20px;">RX</b> (def=0x0)    //    RX
</li>
<li class="content">
[10]<b style="margin: 20px;">SAMP</b> (def=0x0)    //    SAMP
</li>
<li class="content">
[9]<b style="margin: 20px;">RXM</b> (def=0x0)    //    RXM
</li>
<li class="content">
[8]<b style="margin: 20px;">TXM</b> (def=0x0)    //    TXM
</li>
<li class="content">
[4]<b style="margin: 20px;">SLAKI</b> (def=0x0)    //    SLAKI
</li>
<li class="content">
[3]<b style="margin: 20px;">WKUI</b> (def=0x0)    //    WKUI
</li>
<li class="content">
[2]<b style="margin: 20px;">ERRI</b> (def=0x0)    //    ERRI
</li>
<li class="content">
[1]<b style="margin: 20px;">SLAK</b> (def=0x0)    //    SLAK
</li>
<li class="content">
[0]<b style="margin: 20px;">INAK</b> (def=0x0)    //    INAK
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006808<b style="margin: 20px;">CAN_TSR</b>//   CAN_TSR</summary>
<ul>
<li class="content">
[31]<b style="margin: 20px;">LOW2</b> (def=0x0)    //    Lowest priority flag for mailbox 2
</li>
<li class="content">
[30]<b style="margin: 20px;">LOW1</b> (def=0x0)    //    Lowest priority flag for mailbox 1
</li>
<li class="content">
[29]<b style="margin: 20px;">LOW0</b> (def=0x0)    //    Lowest priority flag for mailbox 0
</li>
<li class="content">
[28]<b style="margin: 20px;">TME2</b> (def=0x0)    //    Lowest priority flag for mailbox 2
</li>
<li class="content">
[27]<b style="margin: 20px;">TME1</b> (def=0x0)    //    Lowest priority flag for mailbox 1
</li>
<li class="content">
[26]<b style="margin: 20px;">TME0</b> (def=0x0)    //    Lowest priority flag for mailbox 0
</li>
<li class="content">
[24:25]<b style="margin: 20px;">CODE</b> (def=0x0)    //    CODE
</li>
<li class="content">
[23]<b style="margin: 20px;">ABRQ2</b> (def=0x0)    //    ABRQ2
</li>
<li class="content">
[19]<b style="margin: 20px;">TERR2</b> (def=0x0)    //    TERR2
</li>
<li class="content">
[18]<b style="margin: 20px;">ALST2</b> (def=0x0)    //    ALST2
</li>
<li class="content">
[17]<b style="margin: 20px;">TXOK2</b> (def=0x0)    //    TXOK2
</li>
<li class="content">
[16]<b style="margin: 20px;">RQCP2</b> (def=0x0)    //    RQCP2
</li>
<li class="content">
[15]<b style="margin: 20px;">ABRQ1</b> (def=0x0)    //    ABRQ1
</li>
<li class="content">
[11]<b style="margin: 20px;">TERR1</b> (def=0x0)    //    TERR1
</li>
<li class="content">
[10]<b style="margin: 20px;">ALST1</b> (def=0x0)    //    ALST1
</li>
<li class="content">
[9]<b style="margin: 20px;">TXOK1</b> (def=0x0)    //    TXOK1
</li>
<li class="content">
[8]<b style="margin: 20px;">RQCP1</b> (def=0x0)    //    RQCP1
</li>
<li class="content">
[7]<b style="margin: 20px;">ABRQ0</b> (def=0x0)    //    ABRQ0
</li>
<li class="content">
[3]<b style="margin: 20px;">TERR0</b> (def=0x0)    //    TERR0
</li>
<li class="content">
[2]<b style="margin: 20px;">ALST0</b> (def=0x0)    //    ALST0
</li>
<li class="content">
[1]<b style="margin: 20px;">TXOK0</b> (def=0x0)    //    TXOK0
</li>
<li class="content">
[0]<b style="margin: 20px;">RQCP0</b> (def=0x0)    //    RQCP0
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000680C<b style="margin: 20px;">CAN_RF0R</b>//   CAN_RF0R</summary>
<ul>
<li class="content">
[5]<b style="margin: 20px;">RFOM0</b> (def=0x0)    //    RFOM0
</li>
<li class="content">
[4]<b style="margin: 20px;">FOVR0</b> (def=0x0)    //    FOVR0
</li>
<li class="content">
[3]<b style="margin: 20px;">FULL0</b> (def=0x0)    //    FULL0
</li>
<li class="content">
[0:1]<b style="margin: 20px;">FMP0</b> (def=0x0)    //    FMP0
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006810<b style="margin: 20px;">CAN_RF1R</b>//   CAN_RF1R</summary>
<ul>
<li class="content">
[5]<b style="margin: 20px;">RFOM1</b> (def=0x0)    //    RFOM1
</li>
<li class="content">
[4]<b style="margin: 20px;">FOVR1</b> (def=0x0)    //    FOVR1
</li>
<li class="content">
[3]<b style="margin: 20px;">FULL1</b> (def=0x0)    //    FULL1
</li>
<li class="content">
[0:1]<b style="margin: 20px;">FMP1</b> (def=0x0)    //    FMP1
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006814<b style="margin: 20px;">CAN_IER</b>//   CAN_IER</summary>
<ul>
<li class="content">
[17]<b style="margin: 20px;">SLKIE</b> (def=0x0)    //    SLKIE
</li>
<li class="content">
[16]<b style="margin: 20px;">WKUIE</b> (def=0x0)    //    WKUIE
</li>
<li class="content">
[15]<b style="margin: 20px;">ERRIE</b> (def=0x0)    //    ERRIE
</li>
<li class="content">
[11]<b style="margin: 20px;">LECIE</b> (def=0x0)    //    LECIE
</li>
<li class="content">
[10]<b style="margin: 20px;">BOFIE</b> (def=0x0)    //    BOFIE
</li>
<li class="content">
[9]<b style="margin: 20px;">EPVIE</b> (def=0x0)    //    EPVIE
</li>
<li class="content">
[8]<b style="margin: 20px;">EWGIE</b> (def=0x0)    //    EWGIE
</li>
<li class="content">
[6]<b style="margin: 20px;">FOVIE1</b> (def=0x0)    //    FOVIE1
</li>
<li class="content">
[5]<b style="margin: 20px;">FFIE1</b> (def=0x0)    //    FFIE1
</li>
<li class="content">
[4]<b style="margin: 20px;">FMPIE1</b> (def=0x0)    //    FMPIE1
</li>
<li class="content">
[3]<b style="margin: 20px;">FOVIE0</b> (def=0x0)    //    FOVIE0
</li>
<li class="content">
[2]<b style="margin: 20px;">FFIE0</b> (def=0x0)    //    FFIE0
</li>
<li class="content">
[1]<b style="margin: 20px;">FMPIE0</b> (def=0x0)    //    FMPIE0
</li>
<li class="content">
[0]<b style="margin: 20px;">TMEIE</b> (def=0x0)    //    TMEIE
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006818<b style="margin: 20px;">CAN_ESR</b>//   CAN_ESR</summary>
<ul>
<li class="content">
[24:31]<b style="margin: 20px;">REC</b> (def=0x0)    //    REC
</li>
<li class="content">
[16:23]<b style="margin: 20px;">TEC</b> (def=0x0)    //    TEC
</li>
<li class="content">
[4:6]<b style="margin: 20px;">LEC</b> (def=0x0)    //    LEC
</li>
<li class="content">
[2]<b style="margin: 20px;">BOFF</b> (def=0x0)    //    BOFF
</li>
<li class="content">
[1]<b style="margin: 20px;">EPVF</b> (def=0x0)    //    EPVF
</li>
<li class="content">
[0]<b style="margin: 20px;">EWGF</b> (def=0x0)    //    EWGF
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000681C<b style="margin: 20px;">CAN_BTR</b>//   CAN_BTR</summary>
<ul>
<li class="content">
[31]<b style="margin: 20px;">SILM</b> (def=0x0)    //    SILM
</li>
<li class="content">
[30]<b style="margin: 20px;">LBKM</b> (def=0x0)    //    LBKM
</li>
<li class="content">
[24:25]<b style="margin: 20px;">SJW</b> (def=0x0)    //    SJW
</li>
<li class="content">
[20:22]<b style="margin: 20px;">TS2</b> (def=0x0)    //    TS2
</li>
<li class="content">
[16:19]<b style="margin: 20px;">TS1</b> (def=0x0)    //    TS1
</li>
<li class="content">
[0:9]<b style="margin: 20px;">BRP</b> (def=0x0)    //    BRP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006980<b style="margin: 20px;">CAN_TI0R</b>//   CAN_TI0R</summary>
<ul>
<li class="content">
[21:31]<b style="margin: 20px;">STID</b> (def=0x0)    //    STID
</li>
<li class="content">
[3:20]<b style="margin: 20px;">EXID</b> (def=0x0)    //    EXID
</li>
<li class="content">
[2]<b style="margin: 20px;">IDE</b> (def=0x0)    //    IDE
</li>
<li class="content">
[1]<b style="margin: 20px;">RTR</b> (def=0x0)    //    RTR
</li>
<li class="content">
[0]<b style="margin: 20px;">TXRQ</b> (def=0x0)    //    TXRQ
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006984<b style="margin: 20px;">CAN_TDT0R</b>//   CAN_TDT0R</summary>
<ul>
<li class="content">
[16:31]<b style="margin: 20px;">TIME</b> (def=0x0)    //    TIME
</li>
<li class="content">
[8]<b style="margin: 20px;">TGT</b> (def=0x0)    //    TGT
</li>
<li class="content">
[0:3]<b style="margin: 20px;">DLC</b> (def=0x0)    //    DLC
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006988<b style="margin: 20px;">CAN_TDL0R</b>//   CAN_TDL0R</summary>
<ul>
<li class="content">
[24:31]<b style="margin: 20px;">DATA3</b> (def=0x0)    //    DATA3
</li>
<li class="content">
[16:23]<b style="margin: 20px;">DATA2</b> (def=0x0)    //    DATA2
</li>
<li class="content">
[8:15]<b style="margin: 20px;">DATA1</b> (def=0x0)    //    DATA1
</li>
<li class="content">
[0:7]<b style="margin: 20px;">DATA0</b> (def=0x0)    //    DATA0
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000698C<b style="margin: 20px;">CAN_TDH0R</b>//   CAN_TDH0R</summary>
<ul>
<li class="content">
[24:31]<b style="margin: 20px;">DATA7</b> (def=0x0)    //    DATA7
</li>
<li class="content">
[16:23]<b style="margin: 20px;">DATA6</b> (def=0x0)    //    DATA6
</li>
<li class="content">
[8:15]<b style="margin: 20px;">DATA5</b> (def=0x0)    //    DATA5
</li>
<li class="content">
[0:7]<b style="margin: 20px;">DATA4</b> (def=0x0)    //    DATA4
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006990<b style="margin: 20px;">CAN_TI1R</b>//   CAN_TI1R</summary>
<ul>
<li class="content">
[21:31]<b style="margin: 20px;">STID</b> (def=0x0)    //    STID
</li>
<li class="content">
[3:20]<b style="margin: 20px;">EXID</b> (def=0x0)    //    EXID
</li>
<li class="content">
[2]<b style="margin: 20px;">IDE</b> (def=0x0)    //    IDE
</li>
<li class="content">
[1]<b style="margin: 20px;">RTR</b> (def=0x0)    //    RTR
</li>
<li class="content">
[0]<b style="margin: 20px;">TXRQ</b> (def=0x0)    //    TXRQ
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006994<b style="margin: 20px;">CAN_TDT1R</b>//   CAN_TDT1R</summary>
<ul>
<li class="content">
[16:31]<b style="margin: 20px;">TIME</b> (def=0x0)    //    TIME
</li>
<li class="content">
[8]<b style="margin: 20px;">TGT</b> (def=0x0)    //    TGT
</li>
<li class="content">
[0:3]<b style="margin: 20px;">DLC</b> (def=0x0)    //    DLC
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006998<b style="margin: 20px;">CAN_TDL1R</b>//   CAN_TDL1R</summary>
<ul>
<li class="content">
[24:31]<b style="margin: 20px;">DATA3</b> (def=0x0)    //    DATA3
</li>
<li class="content">
[16:23]<b style="margin: 20px;">DATA2</b> (def=0x0)    //    DATA2
</li>
<li class="content">
[8:15]<b style="margin: 20px;">DATA1</b> (def=0x0)    //    DATA1
</li>
<li class="content">
[0:7]<b style="margin: 20px;">DATA0</b> (def=0x0)    //    DATA0
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000699C<b style="margin: 20px;">CAN_TDH1R</b>//   CAN_TDH1R</summary>
<ul>
<li class="content">
[24:31]<b style="margin: 20px;">DATA7</b> (def=0x0)    //    DATA7
</li>
<li class="content">
[16:23]<b style="margin: 20px;">DATA6</b> (def=0x0)    //    DATA6
</li>
<li class="content">
[8:15]<b style="margin: 20px;">DATA5</b> (def=0x0)    //    DATA5
</li>
<li class="content">
[0:7]<b style="margin: 20px;">DATA4</b> (def=0x0)    //    DATA4
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400069A0<b style="margin: 20px;">CAN_TI2R</b>//   CAN_TI2R</summary>
<ul>
<li class="content">
[21:31]<b style="margin: 20px;">STID</b> (def=0x0)    //    STID
</li>
<li class="content">
[3:20]<b style="margin: 20px;">EXID</b> (def=0x0)    //    EXID
</li>
<li class="content">
[2]<b style="margin: 20px;">IDE</b> (def=0x0)    //    IDE
</li>
<li class="content">
[1]<b style="margin: 20px;">RTR</b> (def=0x0)    //    RTR
</li>
<li class="content">
[0]<b style="margin: 20px;">TXRQ</b> (def=0x0)    //    TXRQ
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400069A4<b style="margin: 20px;">CAN_TDT2R</b>//   CAN_TDT2R</summary>
<ul>
<li class="content">
[16:31]<b style="margin: 20px;">TIME</b> (def=0x0)    //    TIME
</li>
<li class="content">
[8]<b style="margin: 20px;">TGT</b> (def=0x0)    //    TGT
</li>
<li class="content">
[0:3]<b style="margin: 20px;">DLC</b> (def=0x0)    //    DLC
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400069A8<b style="margin: 20px;">CAN_TDL2R</b>//   CAN_TDL2R</summary>
<ul>
<li class="content">
[24:31]<b style="margin: 20px;">DATA3</b> (def=0x0)    //    DATA3
</li>
<li class="content">
[16:23]<b style="margin: 20px;">DATA2</b> (def=0x0)    //    DATA2
</li>
<li class="content">
[8:15]<b style="margin: 20px;">DATA1</b> (def=0x0)    //    DATA1
</li>
<li class="content">
[0:7]<b style="margin: 20px;">DATA0</b> (def=0x0)    //    DATA0
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400069AC<b style="margin: 20px;">CAN_TDH2R</b>//   CAN_TDH2R</summary>
<ul>
<li class="content">
[24:31]<b style="margin: 20px;">DATA7</b> (def=0x0)    //    DATA7
</li>
<li class="content">
[16:23]<b style="margin: 20px;">DATA6</b> (def=0x0)    //    DATA6
</li>
<li class="content">
[8:15]<b style="margin: 20px;">DATA5</b> (def=0x0)    //    DATA5
</li>
<li class="content">
[0:7]<b style="margin: 20px;">DATA4</b> (def=0x0)    //    DATA4
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400069B0<b style="margin: 20px;">CAN_RI0R</b>//   CAN_RI0R</summary>
<ul>
<li class="content">
[21:31]<b style="margin: 20px;">STID</b> (def=0x0)    //    STID
</li>
<li class="content">
[3:20]<b style="margin: 20px;">EXID</b> (def=0x0)    //    EXID
</li>
<li class="content">
[2]<b style="margin: 20px;">IDE</b> (def=0x0)    //    IDE
</li>
<li class="content">
[1]<b style="margin: 20px;">RTR</b> (def=0x0)    //    RTR
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400069B4<b style="margin: 20px;">CAN_RDT0R</b>//   CAN_RDT0R</summary>
<ul>
<li class="content">
[16:31]<b style="margin: 20px;">TIME</b> (def=0x0)    //    TIME
</li>
<li class="content">
[8:15]<b style="margin: 20px;">FMI</b> (def=0x0)    //    FMI
</li>
<li class="content">
[0:3]<b style="margin: 20px;">DLC</b> (def=0x0)    //    DLC
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400069B8<b style="margin: 20px;">CAN_RDL0R</b>//   CAN_RDL0R</summary>
<ul>
<li class="content">
[24:31]<b style="margin: 20px;">DATA3</b> (def=0x0)    //    DATA3
</li>
<li class="content">
[16:23]<b style="margin: 20px;">DATA2</b> (def=0x0)    //    DATA2
</li>
<li class="content">
[8:15]<b style="margin: 20px;">DATA1</b> (def=0x0)    //    DATA1
</li>
<li class="content">
[0:7]<b style="margin: 20px;">DATA0</b> (def=0x0)    //    DATA0
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400069BC<b style="margin: 20px;">CAN_RDH0R</b>//   CAN_RDH0R</summary>
<ul>
<li class="content">
[24:31]<b style="margin: 20px;">DATA7</b> (def=0x0)    //    DATA7
</li>
<li class="content">
[16:23]<b style="margin: 20px;">DATA6</b> (def=0x0)    //    DATA6
</li>
<li class="content">
[8:15]<b style="margin: 20px;">DATA5</b> (def=0x0)    //    DATA5
</li>
<li class="content">
[0:7]<b style="margin: 20px;">DATA4</b> (def=0x0)    //    DATA4
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400069C0<b style="margin: 20px;">CAN_RI1R</b>//   CAN_RI1R</summary>
<ul>
<li class="content">
[21:31]<b style="margin: 20px;">STID</b> (def=0x0)    //    STID
</li>
<li class="content">
[3:20]<b style="margin: 20px;">EXID</b> (def=0x0)    //    EXID
</li>
<li class="content">
[2]<b style="margin: 20px;">IDE</b> (def=0x0)    //    IDE
</li>
<li class="content">
[1]<b style="margin: 20px;">RTR</b> (def=0x0)    //    RTR
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400069C4<b style="margin: 20px;">CAN_RDT1R</b>//   CAN_RDT1R</summary>
<ul>
<li class="content">
[16:31]<b style="margin: 20px;">TIME</b> (def=0x0)    //    TIME
</li>
<li class="content">
[8:15]<b style="margin: 20px;">FMI</b> (def=0x0)    //    FMI
</li>
<li class="content">
[0:3]<b style="margin: 20px;">DLC</b> (def=0x0)    //    DLC
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400069C8<b style="margin: 20px;">CAN_RDL1R</b>//   CAN_RDL1R</summary>
<ul>
<li class="content">
[24:31]<b style="margin: 20px;">DATA3</b> (def=0x0)    //    DATA3
</li>
<li class="content">
[16:23]<b style="margin: 20px;">DATA2</b> (def=0x0)    //    DATA2
</li>
<li class="content">
[8:15]<b style="margin: 20px;">DATA1</b> (def=0x0)    //    DATA1
</li>
<li class="content">
[0:7]<b style="margin: 20px;">DATA0</b> (def=0x0)    //    DATA0
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400069CC<b style="margin: 20px;">CAN_RDH1R</b>//   CAN_RDH1R</summary>
<ul>
<li class="content">
[24:31]<b style="margin: 20px;">DATA7</b> (def=0x0)    //    DATA7
</li>
<li class="content">
[16:23]<b style="margin: 20px;">DATA6</b> (def=0x0)    //    DATA6
</li>
<li class="content">
[8:15]<b style="margin: 20px;">DATA5</b> (def=0x0)    //    DATA5
</li>
<li class="content">
[0:7]<b style="margin: 20px;">DATA4</b> (def=0x0)    //    DATA4
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006A00<b style="margin: 20px;">CAN_FMR</b>//   CAN_FMR</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FINIT</b> (def=0x0)    //    FINIT
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006A04<b style="margin: 20px;">CAN_FM1R</b>//   CAN_FM1R</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FBM0</b> (def=0x0)    //    Filter mode
</li>
<li class="content">
[1]<b style="margin: 20px;">FBM1</b> (def=0x0)    //    Filter mode
</li>
<li class="content">
[2]<b style="margin: 20px;">FBM2</b> (def=0x0)    //    Filter mode
</li>
<li class="content">
[3]<b style="margin: 20px;">FBM3</b> (def=0x0)    //    Filter mode
</li>
<li class="content">
[4]<b style="margin: 20px;">FBM4</b> (def=0x0)    //    Filter mode
</li>
<li class="content">
[5]<b style="margin: 20px;">FBM5</b> (def=0x0)    //    Filter mode
</li>
<li class="content">
[6]<b style="margin: 20px;">FBM6</b> (def=0x0)    //    Filter mode
</li>
<li class="content">
[7]<b style="margin: 20px;">FBM7</b> (def=0x0)    //    Filter mode
</li>
<li class="content">
[8]<b style="margin: 20px;">FBM8</b> (def=0x0)    //    Filter mode
</li>
<li class="content">
[9]<b style="margin: 20px;">FBM9</b> (def=0x0)    //    Filter mode
</li>
<li class="content">
[10]<b style="margin: 20px;">FBM10</b> (def=0x0)    //    Filter mode
</li>
<li class="content">
[11]<b style="margin: 20px;">FBM11</b> (def=0x0)    //    Filter mode
</li>
<li class="content">
[12]<b style="margin: 20px;">FBM12</b> (def=0x0)    //    Filter mode
</li>
<li class="content">
[13]<b style="margin: 20px;">FBM13</b> (def=0x0)    //    Filter mode
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006A0C<b style="margin: 20px;">CAN_FS1R</b>//   CAN_FS1R</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FSC0</b> (def=0x0)    //    Filter scale configuration
</li>
<li class="content">
[1]<b style="margin: 20px;">FSC1</b> (def=0x0)    //    Filter scale configuration
</li>
<li class="content">
[2]<b style="margin: 20px;">FSC2</b> (def=0x0)    //    Filter scale configuration
</li>
<li class="content">
[3]<b style="margin: 20px;">FSC3</b> (def=0x0)    //    Filter scale configuration
</li>
<li class="content">
[4]<b style="margin: 20px;">FSC4</b> (def=0x0)    //    Filter scale configuration
</li>
<li class="content">
[5]<b style="margin: 20px;">FSC5</b> (def=0x0)    //    Filter scale configuration
</li>
<li class="content">
[6]<b style="margin: 20px;">FSC6</b> (def=0x0)    //    Filter scale configuration
</li>
<li class="content">
[7]<b style="margin: 20px;">FSC7</b> (def=0x0)    //    Filter scale configuration
</li>
<li class="content">
[8]<b style="margin: 20px;">FSC8</b> (def=0x0)    //    Filter scale configuration
</li>
<li class="content">
[9]<b style="margin: 20px;">FSC9</b> (def=0x0)    //    Filter scale configuration
</li>
<li class="content">
[10]<b style="margin: 20px;">FSC10</b> (def=0x0)    //    Filter scale configuration
</li>
<li class="content">
[11]<b style="margin: 20px;">FSC11</b> (def=0x0)    //    Filter scale configuration
</li>
<li class="content">
[12]<b style="margin: 20px;">FSC12</b> (def=0x0)    //    Filter scale configuration
</li>
<li class="content">
[13]<b style="margin: 20px;">FSC13</b> (def=0x0)    //    Filter scale configuration
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006A14<b style="margin: 20px;">CAN_FFA1R</b>//   CAN_FFA1R</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FFA0</b> (def=0x0)    //    Filter FIFO assignment for filter 0
</li>
<li class="content">
[1]<b style="margin: 20px;">FFA1</b> (def=0x0)    //    Filter FIFO assignment for filter 1
</li>
<li class="content">
[2]<b style="margin: 20px;">FFA2</b> (def=0x0)    //    Filter FIFO assignment for filter 2
</li>
<li class="content">
[3]<b style="margin: 20px;">FFA3</b> (def=0x0)    //    Filter FIFO assignment for filter 3
</li>
<li class="content">
[4]<b style="margin: 20px;">FFA4</b> (def=0x0)    //    Filter FIFO assignment for filter 4
</li>
<li class="content">
[5]<b style="margin: 20px;">FFA5</b> (def=0x0)    //    Filter FIFO assignment for filter 5
</li>
<li class="content">
[6]<b style="margin: 20px;">FFA6</b> (def=0x0)    //    Filter FIFO assignment for filter 6
</li>
<li class="content">
[7]<b style="margin: 20px;">FFA7</b> (def=0x0)    //    Filter FIFO assignment for filter 7
</li>
<li class="content">
[8]<b style="margin: 20px;">FFA8</b> (def=0x0)    //    Filter FIFO assignment for filter 8
</li>
<li class="content">
[9]<b style="margin: 20px;">FFA9</b> (def=0x0)    //    Filter FIFO assignment for filter 9
</li>
<li class="content">
[10]<b style="margin: 20px;">FFA10</b> (def=0x0)    //    Filter FIFO assignment for filter 10
</li>
<li class="content">
[11]<b style="margin: 20px;">FFA11</b> (def=0x0)    //    Filter FIFO assignment for filter 11
</li>
<li class="content">
[12]<b style="margin: 20px;">FFA12</b> (def=0x0)    //    Filter FIFO assignment for filter 12
</li>
<li class="content">
[13]<b style="margin: 20px;">FFA13</b> (def=0x0)    //    Filter FIFO assignment for filter 13
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006A1C<b style="margin: 20px;">CAN_FA1R</b>//   CAN_FA1R</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FACT0</b> (def=0x0)    //    Filter active
</li>
<li class="content">
[1]<b style="margin: 20px;">FACT1</b> (def=0x0)    //    Filter active
</li>
<li class="content">
[2]<b style="margin: 20px;">FACT2</b> (def=0x0)    //    Filter active
</li>
<li class="content">
[3]<b style="margin: 20px;">FACT3</b> (def=0x0)    //    Filter active
</li>
<li class="content">
[4]<b style="margin: 20px;">FACT4</b> (def=0x0)    //    Filter active
</li>
<li class="content">
[5]<b style="margin: 20px;">FACT5</b> (def=0x0)    //    Filter active
</li>
<li class="content">
[6]<b style="margin: 20px;">FACT6</b> (def=0x0)    //    Filter active
</li>
<li class="content">
[7]<b style="margin: 20px;">FACT7</b> (def=0x0)    //    Filter active
</li>
<li class="content">
[8]<b style="margin: 20px;">FACT8</b> (def=0x0)    //    Filter active
</li>
<li class="content">
[9]<b style="margin: 20px;">FACT9</b> (def=0x0)    //    Filter active
</li>
<li class="content">
[10]<b style="margin: 20px;">FACT10</b> (def=0x0)    //    Filter active
</li>
<li class="content">
[11]<b style="margin: 20px;">FACT11</b> (def=0x0)    //    Filter active
</li>
<li class="content">
[12]<b style="margin: 20px;">FACT12</b> (def=0x0)    //    Filter active
</li>
<li class="content">
[13]<b style="margin: 20px;">FACT13</b> (def=0x0)    //    Filter active
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006A40<b style="margin: 20px;">F0R1</b>//   Filter bank 0 register 1</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006A44<b style="margin: 20px;">F0R2</b>//   Filter bank 0 register 2</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006A48<b style="margin: 20px;">F1R1</b>//   Filter bank 1 register 1</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006A4C<b style="margin: 20px;">F1R2</b>//   Filter bank 1 register 2</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006A50<b style="margin: 20px;">F2R1</b>//   Filter bank 2 register 1</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006A54<b style="margin: 20px;">F2R2</b>//   Filter bank 2 register 2</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006A58<b style="margin: 20px;">F3R1</b>//   Filter bank 3 register 1</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006A5C<b style="margin: 20px;">F3R2</b>//   Filter bank 3 register 2</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006A60<b style="margin: 20px;">F4R1</b>//   Filter bank 4 register 1</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006A64<b style="margin: 20px;">F4R2</b>//   Filter bank 4 register 2</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006A68<b style="margin: 20px;">F5R1</b>//   Filter bank 5 register 1</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006A6C<b style="margin: 20px;">F5R2</b>//   Filter bank 5 register 2</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006A70<b style="margin: 20px;">F6R1</b>//   Filter bank 6 register 1</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006A74<b style="margin: 20px;">F6R2</b>//   Filter bank 6 register 2</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006A78<b style="margin: 20px;">F7R1</b>//   Filter bank 7 register 1</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006A7C<b style="margin: 20px;">F7R2</b>//   Filter bank 7 register 2</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006A80<b style="margin: 20px;">F8R1</b>//   Filter bank 8 register 1</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006A84<b style="margin: 20px;">F8R2</b>//   Filter bank 8 register 2</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006A88<b style="margin: 20px;">F9R1</b>//   Filter bank 9 register 1</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006A8C<b style="margin: 20px;">F9R2</b>//   Filter bank 9 register 2</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006A90<b style="margin: 20px;">F10R1</b>//   Filter bank 10 register 1</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006A94<b style="margin: 20px;">F10R2</b>//   Filter bank 10 register 2</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006A98<b style="margin: 20px;">F11R1</b>//   Filter bank 11 register 1</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006A9C<b style="margin: 20px;">F11R2</b>//   Filter bank 11 register 2</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006AA0<b style="margin: 20px;">F12R1</b>//   Filter bank 4 register 1</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006AA4<b style="margin: 20px;">F12R2</b>//   Filter bank 12 register 2</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006AA8<b style="margin: 20px;">F13R1</b>//   Filter bank 13 register 1</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006AAC<b style="margin: 20px;">F13R2</b>//   Filter bank 13 register 2</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FB0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FB1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FB2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FB3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FB4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FB5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FB6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FB7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FB8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FB9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FB10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FB11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FB12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FB13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FB14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FB15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FB16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FB17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FB18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FB19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FB20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FB21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FB22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FB23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FB24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FB25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FB26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FB27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FB28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FB29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FB30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FB31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x40007400<b style="margin: 20px;">DAC</b>// Digital to analog converter</summary>
<ul>
<li class="content"><details><summary>0x40007400<b style="margin: 20px;">CR</b>//   Control register (DAC_CR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">EN1</b> (def=0x0)    //    DAC channel1 enable
</li>
<li class="content">
[1]<b style="margin: 20px;">BOFF1</b> (def=0x0)    //    DAC channel1 output buffer disable
</li>
<li class="content">
[2]<b style="margin: 20px;">TEN1</b> (def=0x0)    //    DAC channel1 trigger enable
</li>
<li class="content">
[3:5]<b style="margin: 20px;">TSEL1</b> (def=0x0)    //    DAC channel1 trigger selection
</li>
<li class="content">
[6:7]<b style="margin: 20px;">WAVE1</b> (def=0x0)    //    DAC channel1 noise/triangle wave generation enable
</li>
<li class="content">
[8:11]<b style="margin: 20px;">MAMP1</b> (def=0x0)    //    DAC channel1 mask/amplitude selector
</li>
<li class="content">
[12]<b style="margin: 20px;">DMAEN1</b> (def=0x0)    //    DAC channel1 DMA enable
</li>
<li class="content">
[16]<b style="margin: 20px;">EN2</b> (def=0x0)    //    DAC channel2 enable
</li>
<li class="content">
[17]<b style="margin: 20px;">BOFF2</b> (def=0x0)    //    DAC channel2 output buffer disable
</li>
<li class="content">
[18]<b style="margin: 20px;">TEN2</b> (def=0x0)    //    DAC channel2 trigger enable
</li>
<li class="content">
[19:21]<b style="margin: 20px;">TSEL2</b> (def=0x0)    //    DAC channel2 trigger selection
</li>
<li class="content">
[22:23]<b style="margin: 20px;">WAVE2</b> (def=0x0)    //    DAC channel2 noise/triangle wave generation enable
</li>
<li class="content">
[24:27]<b style="margin: 20px;">MAMP2</b> (def=0x0)    //    DAC channel2 mask/amplitude selector
</li>
<li class="content">
[28]<b style="margin: 20px;">DMAEN2</b> (def=0x0)    //    DAC channel2 DMA enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40007404<b style="margin: 20px;">SWTRIGR</b>//   DAC software trigger register (DAC_SWTRIGR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SWTRIG1</b> (def=0x0)    //    DAC channel1 software trigger
</li>
<li class="content">
[1]<b style="margin: 20px;">SWTRIG2</b> (def=0x0)    //    DAC channel2 software trigger
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40007408<b style="margin: 20px;">DHR12R1</b>//   DAC channel1 12-bit right-aligned data holding register(DAC_DHR12R1)</summary>
<ul>
<li class="content">
[0:11]<b style="margin: 20px;">DACC1DHR</b> (def=0x0)    //    DAC channel1 12-bit right-aligned data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000740C<b style="margin: 20px;">DHR12L1</b>//   DAC channel1 12-bit left aligned data holding register (DAC_DHR12L1)</summary>
<ul>
<li class="content">
[4:15]<b style="margin: 20px;">DACC1DHR</b> (def=0x0)    //    DAC channel1 12-bit left-aligned data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40007410<b style="margin: 20px;">DHR8R1</b>//   DAC channel1 8-bit right aligned data holding register (DAC_DHR8R1)</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">DACC1DHR</b> (def=0x0)    //    DAC channel1 8-bit right-aligned data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40007414<b style="margin: 20px;">DHR12R2</b>//   DAC channel2 12-bit right aligned data holding register (DAC_DHR12R2)</summary>
<ul>
<li class="content">
[0:11]<b style="margin: 20px;">DACC2DHR</b> (def=0x0)    //    DAC channel2 12-bit right-aligned data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40007418<b style="margin: 20px;">DHR12L2</b>//   DAC channel2 12-bit left aligned data holding register (DAC_DHR12L2)</summary>
<ul>
<li class="content">
[4:15]<b style="margin: 20px;">DACC2DHR</b> (def=0x0)    //    DAC channel2 12-bit left-aligned data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000741C<b style="margin: 20px;">DHR8R2</b>//   DAC channel2 8-bit right-aligned data holding register (DAC_DHR8R2)</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">DACC2DHR</b> (def=0x0)    //    DAC channel2 8-bit right-aligned data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40007420<b style="margin: 20px;">DHR12RD</b>//   Dual DAC 12-bit right-aligned data holding register (DAC_DHR12RD), Bits 31:28 Reserved, B</summary>
<ul>
<li class="content">
[0:11]<b style="margin: 20px;">DACC1DHR</b> (def=0x0)    //    DAC channel1 12-bit right-aligned data
</li>
<li class="content">
[16:27]<b style="margin: 20px;">DACC2DHR</b> (def=0x0)    //    DAC channel2 12-bit right-aligned data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40007424<b style="margin: 20px;">DHR12LD</b>//   DUAL DAC 12-bit left aligned data holding register (DAC_DHR12LD), Bits 19:16 Reserved, Bi</summary>
<ul>
<li class="content">
[4:15]<b style="margin: 20px;">DACC1DHR</b> (def=0x0)    //    DAC channel1 12-bit left-aligned data
</li>
<li class="content">
[20:31]<b style="margin: 20px;">DACC2DHR</b> (def=0x0)    //    DAC channel2 12-bit right-aligned data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40007428<b style="margin: 20px;">DHR8RD</b>//   DUAL DAC 8-bit right aligned data holding register (DAC_DHR8RD), Bits 31:16 Reserved</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">DACC1DHR</b> (def=0x0)    //    DAC channel1 8-bit right-aligned data
</li>
<li class="content">
[8:15]<b style="margin: 20px;">DACC2DHR</b> (def=0x0)    //    DAC channel2 8-bit right-aligned data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000742C<b style="margin: 20px;">DOR1</b>//   DAC channel1 data output register (DAC_DOR1)</summary>
<ul>
<li class="content">
[0:11]<b style="margin: 20px;">DACC1DOR</b> (def=0x0)    //    DAC channel1 data output
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40007430<b style="margin: 20px;">DOR2</b>//   DAC channel2 data output register (DAC_DOR2)</summary>
<ul>
<li class="content">
[0:11]<b style="margin: 20px;">DACC2DOR</b> (def=0x0)    //    DAC channel2 data output
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0xE0042000<b style="margin: 20px;">DBG</b>// Debug support</summary>
<ul>
<li class="content"><details><summary>0xE0042000<b style="margin: 20px;">IDCODE</b>//   DBGMCU_IDCODE</summary>
<ul>
<li class="content">
[0:11]<b style="margin: 20px;">DEV_ID</b> (def=0x0)    //    DEV_ID
</li>
<li class="content">
[16:31]<b style="margin: 20px;">REV_ID</b> (def=0x0)    //    REV_ID
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE0042004<b style="margin: 20px;">CR</b>//   DBGMCU_CR</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">DBG_SLEEP</b> (def=0x0)    //    DBG_SLEEP
</li>
<li class="content">
[1]<b style="margin: 20px;">DBG_STOP</b> (def=0x0)    //    DBG_STOP
</li>
<li class="content">
[2]<b style="margin: 20px;">DBG_STANDBY</b> (def=0x0)    //    DBG_STANDBY
</li>
<li class="content">
[5]<b style="margin: 20px;">TRACE_IOEN</b> (def=0x0)    //    TRACE_IOEN
</li>
<li class="content">
[6:7]<b style="margin: 20px;">TRACE_MODE</b> (def=0x0)    //    TRACE_MODE
</li>
<li class="content">
[8]<b style="margin: 20px;">DBG_IWDG_STOP</b> (def=0x0)    //    DBG_IWDG_STOP
</li>
<li class="content">
[9]<b style="margin: 20px;">DBG_WWDG_STOP</b> (def=0x0)    //    DBG_WWDG_STOP
</li>
<li class="content">
[10]<b style="margin: 20px;">DBG_TIM1_STOP</b> (def=0x0)    //    DBG_TIM1_STOP
</li>
<li class="content">
[11]<b style="margin: 20px;">DBG_TIM2_STOP</b> (def=0x0)    //    DBG_TIM2_STOP
</li>
<li class="content">
[12]<b style="margin: 20px;">DBG_TIM3_STOP</b> (def=0x0)    //    DBG_TIM3_STOP
</li>
<li class="content">
[13]<b style="margin: 20px;">DBG_TIM4_STOP</b> (def=0x0)    //    DBG_TIM4_STOP
</li>
<li class="content">
[14]<b style="margin: 20px;">DBG_CAN1_STOP</b> (def=0x0)    //    DBG_CAN1_STOP
</li>
<li class="content">
[15]<b style="margin: 20px;">DBG_I2C1_SMBUS_TIMEOUT</b> (def=0x0)    //    DBG_I2C1_SMBUS_TIMEOUT
</li>
<li class="content">
[16]<b style="margin: 20px;">DBG_I2C2_SMBUS_TIMEOUT</b> (def=0x0)    //    DBG_I2C2_SMBUS_TIMEOUT
</li>
<li class="content">
[17]<b style="margin: 20px;">DBG_TIM8_STOP</b> (def=0x0)    //    DBG_TIM8_STOP
</li>
<li class="content">
[18]<b style="margin: 20px;">DBG_TIM5_STOP</b> (def=0x0)    //    DBG_TIM5_STOP
</li>
<li class="content">
[19]<b style="margin: 20px;">DBG_TIM6_STOP</b> (def=0x0)    //    DBG_TIM6_STOP
</li>
<li class="content">
[20]<b style="margin: 20px;">DBG_TIM7_STOP</b> (def=0x0)    //    DBG_TIM7_STOP
</li>
<li class="content">
[21]<b style="margin: 20px;">DBG_CAN2_STOP</b> (def=0x0)    //    DBG_CAN2_STOP
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x40004C00<b style="margin: 20px;">UART4</b>// Universal asynchronous receiver transmitter</summary>
<ul>
<li class="content"><details><summary>0x40004C00<b style="margin: 20px;">SR</b>//   UART4_SR</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">PE</b> (def=0x0)    //    Parity error
</li>
<li class="content">
[1]<b style="margin: 20px;">FE</b> (def=0x0)    //    Framing error
</li>
<li class="content">
[2]<b style="margin: 20px;">NE</b> (def=0x0)    //    Noise error flag
</li>
<li class="content">
[3]<b style="margin: 20px;">ORE</b> (def=0x0)    //    Overrun error
</li>
<li class="content">
[4]<b style="margin: 20px;">IDLE</b> (def=0x0)    //    IDLE line detected
</li>
<li class="content">
[5]<b style="margin: 20px;">RXNE</b> (def=0x0)    //    Read data register not empty
</li>
<li class="content">
[6]<b style="margin: 20px;">TC</b> (def=0x0)    //    Transmission complete
</li>
<li class="content">
[7]<b style="margin: 20px;">TXE</b> (def=0x0)    //    Transmit data register empty
</li>
<li class="content">
[8]<b style="margin: 20px;">LBD</b> (def=0x0)    //    LIN break detection flag
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40004C04<b style="margin: 20px;">DR</b>//   UART4_DR</summary>
<ul>
<li class="content">
[0:8]<b style="margin: 20px;">DR</b> (def=0x0)    //    DR
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40004C08<b style="margin: 20px;">BRR</b>//   UART4_BRR</summary>
<ul>
<li class="content">
[0:3]<b style="margin: 20px;">DIV_Fraction</b> (def=0x0)    //    DIV_Fraction
</li>
<li class="content">
[4:15]<b style="margin: 20px;">DIV_Mantissa</b> (def=0x0)    //    DIV_Mantissa
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40004C0C<b style="margin: 20px;">CR1</b>//   UART4_CR1</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SBK</b> (def=0x0)    //    Send break
</li>
<li class="content">
[1]<b style="margin: 20px;">RWU</b> (def=0x0)    //    Receiver wakeup
</li>
<li class="content">
[2]<b style="margin: 20px;">RE</b> (def=0x0)    //    Receiver enable
</li>
<li class="content">
[3]<b style="margin: 20px;">TE</b> (def=0x0)    //    Transmitter enable
</li>
<li class="content">
[4]<b style="margin: 20px;">IDLEIE</b> (def=0x0)    //    IDLE interrupt enable
</li>
<li class="content">
[5]<b style="margin: 20px;">RXNEIE</b> (def=0x0)    //    RXNE interrupt enable
</li>
<li class="content">
[6]<b style="margin: 20px;">TCIE</b> (def=0x0)    //    Transmission complete interrupt enable
</li>
<li class="content">
[7]<b style="margin: 20px;">TXEIE</b> (def=0x0)    //    TXE interrupt enable
</li>
<li class="content">
[8]<b style="margin: 20px;">PEIE</b> (def=0x0)    //    PE interrupt enable
</li>
<li class="content">
[9]<b style="margin: 20px;">PS</b> (def=0x0)    //    Parity selection
</li>
<li class="content">
[10]<b style="margin: 20px;">PCE</b> (def=0x0)    //    Parity control enable
</li>
<li class="content">
[11]<b style="margin: 20px;">WAKE</b> (def=0x0)    //    Wakeup method
</li>
<li class="content">
[12]<b style="margin: 20px;">M</b> (def=0x0)    //    Word length
</li>
<li class="content">
[13]<b style="margin: 20px;">UE</b> (def=0x0)    //    USART enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40004C10<b style="margin: 20px;">CR2</b>//   UART4_CR2</summary>
<ul>
<li class="content">
[0:3]<b style="margin: 20px;">ADD</b> (def=0x0)    //    Address of the USART node
</li>
<li class="content">
[5]<b style="margin: 20px;">LBDL</b> (def=0x0)    //    lin break detection length
</li>
<li class="content">
[6]<b style="margin: 20px;">LBDIE</b> (def=0x0)    //    LIN break detection interrupt enable
</li>
<li class="content">
[12:13]<b style="margin: 20px;">STOP</b> (def=0x0)    //    STOP bits
</li>
<li class="content">
[14]<b style="margin: 20px;">LINEN</b> (def=0x0)    //    LIN mode enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40004C14<b style="margin: 20px;">CR3</b>//   UART4_CR3</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">EIE</b> (def=0x0)    //    Error interrupt enable
</li>
<li class="content">
[1]<b style="margin: 20px;">IREN</b> (def=0x0)    //    IrDA mode enable
</li>
<li class="content">
[2]<b style="margin: 20px;">IRLP</b> (def=0x0)    //    IrDA low-power
</li>
<li class="content">
[3]<b style="margin: 20px;">HDSEL</b> (def=0x0)    //    Half-duplex selection
</li>
<li class="content">
[6]<b style="margin: 20px;">DMAR</b> (def=0x0)    //    DMA enable receiver
</li>
<li class="content">
[7]<b style="margin: 20px;">DMAT</b> (def=0x0)    //    DMA enable transmitter
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[52]  <b>UART4</b>    //    UART4 global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40005000<b style="margin: 20px;">UART5</b>// Universal asynchronous receiver transmitter</summary>
<ul>
<li class="content"><details><summary>0x40005000<b style="margin: 20px;">SR</b>//   UART4_SR</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">PE</b> (def=0x0)    //    PE
</li>
<li class="content">
[1]<b style="margin: 20px;">FE</b> (def=0x0)    //    FE
</li>
<li class="content">
[2]<b style="margin: 20px;">NE</b> (def=0x0)    //    NE
</li>
<li class="content">
[3]<b style="margin: 20px;">ORE</b> (def=0x0)    //    ORE
</li>
<li class="content">
[4]<b style="margin: 20px;">IDLE</b> (def=0x0)    //    IDLE
</li>
<li class="content">
[5]<b style="margin: 20px;">RXNE</b> (def=0x0)    //    RXNE
</li>
<li class="content">
[6]<b style="margin: 20px;">TC</b> (def=0x0)    //    TC
</li>
<li class="content">
[7]<b style="margin: 20px;">TXE</b> (def=0x0)    //    TXE
</li>
<li class="content">
[8]<b style="margin: 20px;">LBD</b> (def=0x0)    //    LBD
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005004<b style="margin: 20px;">DR</b>//   UART4_DR</summary>
<ul>
<li class="content">
[0:8]<b style="margin: 20px;">DR</b> (def=0x0)    //    DR
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005008<b style="margin: 20px;">BRR</b>//   UART4_BRR</summary>
<ul>
<li class="content">
[0:3]<b style="margin: 20px;">DIV_Fraction</b> (def=0x0)    //    DIV_Fraction
</li>
<li class="content">
[4:15]<b style="margin: 20px;">DIV_Mantissa</b> (def=0x0)    //    DIV_Mantissa
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000500C<b style="margin: 20px;">CR1</b>//   UART4_CR1</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SBK</b> (def=0x0)    //    SBK
</li>
<li class="content">
[1]<b style="margin: 20px;">RWU</b> (def=0x0)    //    RWU
</li>
<li class="content">
[2]<b style="margin: 20px;">RE</b> (def=0x0)    //    RE
</li>
<li class="content">
[3]<b style="margin: 20px;">TE</b> (def=0x0)    //    TE
</li>
<li class="content">
[4]<b style="margin: 20px;">IDLEIE</b> (def=0x0)    //    IDLEIE
</li>
<li class="content">
[5]<b style="margin: 20px;">RXNEIE</b> (def=0x0)    //    RXNEIE
</li>
<li class="content">
[6]<b style="margin: 20px;">TCIE</b> (def=0x0)    //    TCIE
</li>
<li class="content">
[7]<b style="margin: 20px;">TXEIE</b> (def=0x0)    //    TXEIE
</li>
<li class="content">
[8]<b style="margin: 20px;">PEIE</b> (def=0x0)    //    PEIE
</li>
<li class="content">
[9]<b style="margin: 20px;">PS</b> (def=0x0)    //    PS
</li>
<li class="content">
[10]<b style="margin: 20px;">PCE</b> (def=0x0)    //    PCE
</li>
<li class="content">
[11]<b style="margin: 20px;">WAKE</b> (def=0x0)    //    WAKE
</li>
<li class="content">
[12]<b style="margin: 20px;">M</b> (def=0x0)    //    M
</li>
<li class="content">
[13]<b style="margin: 20px;">UE</b> (def=0x0)    //    UE
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005010<b style="margin: 20px;">CR2</b>//   UART4_CR2</summary>
<ul>
<li class="content">
[0:3]<b style="margin: 20px;">ADD</b> (def=0x0)    //    ADD
</li>
<li class="content">
[5]<b style="margin: 20px;">LBDL</b> (def=0x0)    //    LBDL
</li>
<li class="content">
[6]<b style="margin: 20px;">LBDIE</b> (def=0x0)    //    LBDIE
</li>
<li class="content">
[12:13]<b style="margin: 20px;">STOP</b> (def=0x0)    //    STOP
</li>
<li class="content">
[14]<b style="margin: 20px;">LINEN</b> (def=0x0)    //    LINEN
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005014<b style="margin: 20px;">CR3</b>//   UART4_CR3</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">EIE</b> (def=0x0)    //    Error interrupt enable
</li>
<li class="content">
[1]<b style="margin: 20px;">IREN</b> (def=0x0)    //    IrDA mode enable
</li>
<li class="content">
[2]<b style="margin: 20px;">IRLP</b> (def=0x0)    //    IrDA low-power
</li>
<li class="content">
[3]<b style="margin: 20px;">HDSEL</b> (def=0x0)    //    Half-duplex selection
</li>
<li class="content">
[7]<b style="margin: 20px;">DMAT</b> (def=0x0)    //    DMA enable transmitter
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[53]  <b>UART5</b>    //    UART5 global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40023000<b style="margin: 20px;">CRC</b>// CRC calculation unit</summary>
<ul>
<li class="content"><details><summary>0x40023000<b style="margin: 20px;">DR</b>//   Data register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">DR</b> (def=0xFFFFFFFF)    //    Data Register
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40023004<b style="margin: 20px;">IDR</b>//   Independent Data register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">IDR</b> (def=0x0)    //    Independent Data register
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40023008<b style="margin: 20px;">CR</b>//   Control register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">RESET</b> (def=0x0)    //    Reset bit
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x40022000<b style="margin: 20px;">FLASH</b>// FLASH</summary>
<ul>
<li class="content"><details><summary>0x40022000<b style="margin: 20px;">ACR</b>//   Flash access control register</summary>
<ul>
<li class="content">
[0:2]<b style="margin: 20px;">LATENCY</b> (def=0x0)    //    Latency
</li>
<li class="content">
[3]<b style="margin: 20px;">HLFCYA</b> (def=0x0)    //    Flash half cycle access enable
</li>
<li class="content">
[4]<b style="margin: 20px;">PRFTBE</b> (def=0x1)    //    Prefetch buffer enable
</li>
<li class="content">
[5]<b style="margin: 20px;">PRFTBS</b> (def=0x1)    //    Prefetch buffer status
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40022004<b style="margin: 20px;">KEYR</b>//   Flash key register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">KEY</b> (def=0x0)    //    FPEC key
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40022008<b style="margin: 20px;">OPTKEYR</b>//   Flash option key register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">OPTKEY</b> (def=0x0)    //    Option byte key
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002200C<b style="margin: 20px;">SR</b>//   Status register</summary>
<ul>
<li class="content">
[5]<b style="margin: 20px;">EOP</b> (def=0x0)    //    End of operation
</li>
<li class="content">
[4]<b style="margin: 20px;">WRPRTERR</b> (def=0x0)    //    Write protection error
</li>
<li class="content">
[2]<b style="margin: 20px;">PGERR</b> (def=0x0)    //    Programming error
</li>
<li class="content">
[0]<b style="margin: 20px;">BSY</b> (def=0x0)    //    Busy
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40022010<b style="margin: 20px;">CR</b>//   Control register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">PG</b> (def=0x0)    //    Programming
</li>
<li class="content">
[1]<b style="margin: 20px;">PER</b> (def=0x0)    //    Page Erase
</li>
<li class="content">
[2]<b style="margin: 20px;">MER</b> (def=0x0)    //    Mass Erase
</li>
<li class="content">
[4]<b style="margin: 20px;">OPTPG</b> (def=0x0)    //    Option byte programming
</li>
<li class="content">
[5]<b style="margin: 20px;">OPTER</b> (def=0x0)    //    Option byte erase
</li>
<li class="content">
[6]<b style="margin: 20px;">STRT</b> (def=0x0)    //    Start
</li>
<li class="content">
[7]<b style="margin: 20px;">LOCK</b> (def=0x1)    //    Lock
</li>
<li class="content">
[9]<b style="margin: 20px;">OPTWRE</b> (def=0x0)    //    Option bytes write enable
</li>
<li class="content">
[10]<b style="margin: 20px;">ERRIE</b> (def=0x0)    //    Error interrupt enable
</li>
<li class="content">
[12]<b style="margin: 20px;">EOPIE</b> (def=0x0)    //    End of operation interrupt enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40022014<b style="margin: 20px;">AR</b>//   Flash address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">FAR</b> (def=0x0)    //    Flash Address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002201C<b style="margin: 20px;">OBR</b>//   Option byte register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">OPTERR</b> (def=0x0)    //    Option byte error
</li>
<li class="content">
[1]<b style="margin: 20px;">RDPRT</b> (def=0x0)    //    Read protection
</li>
<li class="content">
[2]<b style="margin: 20px;">WDG_SW</b> (def=0x1)    //    WDG_SW
</li>
<li class="content">
[3]<b style="margin: 20px;">nRST_STOP</b> (def=0x1)    //    nRST_STOP
</li>
<li class="content">
[4]<b style="margin: 20px;">nRST_STDBY</b> (def=0x1)    //    nRST_STDBY
</li>
<li class="content">
[10:17]<b style="margin: 20px;">Data0</b> (def=0xFF)    //    Data0
</li>
<li class="content">
[18:25]<b style="margin: 20px;">Data1</b> (def=0xFF)    //    Data1
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40022020<b style="margin: 20px;">WRPR</b>//   Write protection register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">WRP</b> (def=0xFFFFFFFF)    //    Write protect
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[4]  <b>FLASH</b>    //    Flash global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E000<b style="margin: 20px;">NVIC</b>// Nested Vectored Interrupt Controller</summary>
<ul>
<li class="content"><details><summary>0xE000E004<b style="margin: 20px;">ICTR</b>//   Interrupt Controller Type Register</summary>
<ul>
<li class="content">
[0:3]<b style="margin: 20px;">INTLINESNUM</b> (def=0x0)    //    Total number of interrupt lines in groups
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000EF00<b style="margin: 20px;">STIR</b>//   Software Triggered Interrupt Register</summary>
<ul>
<li class="content">
[0:8]<b style="margin: 20px;">INTID</b> (def=0x0)    //    interrupt to be triggered
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E100<b style="margin: 20px;">ISER0</b>//   Interrupt Set-Enable Register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">SETENA</b> (def=0x0)    //    SETENA
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E104<b style="margin: 20px;">ISER1</b>//   Interrupt Set-Enable Register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">SETENA</b> (def=0x0)    //    SETENA
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E180<b style="margin: 20px;">ICER0</b>//   Interrupt Clear-Enable Register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">CLRENA</b> (def=0x0)    //    CLRENA
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E184<b style="margin: 20px;">ICER1</b>//   Interrupt Clear-Enable Register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">CLRENA</b> (def=0x0)    //    CLRENA
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E200<b style="margin: 20px;">ISPR0</b>//   Interrupt Set-Pending Register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">SETPEND</b> (def=0x0)    //    SETPEND
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E204<b style="margin: 20px;">ISPR1</b>//   Interrupt Set-Pending Register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">SETPEND</b> (def=0x0)    //    SETPEND
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E280<b style="margin: 20px;">ICPR0</b>//   Interrupt Clear-Pending Register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">CLRPEND</b> (def=0x0)    //    CLRPEND
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E284<b style="margin: 20px;">ICPR1</b>//   Interrupt Clear-Pending Register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">CLRPEND</b> (def=0x0)    //    CLRPEND
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E300<b style="margin: 20px;">IABR0</b>//   Interrupt Active Bit Register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">ACTIVE</b> (def=0x0)    //    ACTIVE
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E304<b style="margin: 20px;">IABR1</b>//   Interrupt Active Bit Register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">ACTIVE</b> (def=0x0)    //    ACTIVE
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E400<b style="margin: 20px;">IPR0</b>//   Interrupt Priority Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">IPR_N0</b> (def=0x0)    //    IPR_N0
</li>
<li class="content">
[8:15]<b style="margin: 20px;">IPR_N1</b> (def=0x0)    //    IPR_N1
</li>
<li class="content">
[16:23]<b style="margin: 20px;">IPR_N2</b> (def=0x0)    //    IPR_N2
</li>
<li class="content">
[24:31]<b style="margin: 20px;">IPR_N3</b> (def=0x0)    //    IPR_N3
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E404<b style="margin: 20px;">IPR1</b>//   Interrupt Priority Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">IPR_N0</b> (def=0x0)    //    IPR_N0
</li>
<li class="content">
[8:15]<b style="margin: 20px;">IPR_N1</b> (def=0x0)    //    IPR_N1
</li>
<li class="content">
[16:23]<b style="margin: 20px;">IPR_N2</b> (def=0x0)    //    IPR_N2
</li>
<li class="content">
[24:31]<b style="margin: 20px;">IPR_N3</b> (def=0x0)    //    IPR_N3
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E408<b style="margin: 20px;">IPR2</b>//   Interrupt Priority Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">IPR_N0</b> (def=0x0)    //    IPR_N0
</li>
<li class="content">
[8:15]<b style="margin: 20px;">IPR_N1</b> (def=0x0)    //    IPR_N1
</li>
<li class="content">
[16:23]<b style="margin: 20px;">IPR_N2</b> (def=0x0)    //    IPR_N2
</li>
<li class="content">
[24:31]<b style="margin: 20px;">IPR_N3</b> (def=0x0)    //    IPR_N3
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E40C<b style="margin: 20px;">IPR3</b>//   Interrupt Priority Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">IPR_N0</b> (def=0x0)    //    IPR_N0
</li>
<li class="content">
[8:15]<b style="margin: 20px;">IPR_N1</b> (def=0x0)    //    IPR_N1
</li>
<li class="content">
[16:23]<b style="margin: 20px;">IPR_N2</b> (def=0x0)    //    IPR_N2
</li>
<li class="content">
[24:31]<b style="margin: 20px;">IPR_N3</b> (def=0x0)    //    IPR_N3
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E410<b style="margin: 20px;">IPR4</b>//   Interrupt Priority Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">IPR_N0</b> (def=0x0)    //    IPR_N0
</li>
<li class="content">
[8:15]<b style="margin: 20px;">IPR_N1</b> (def=0x0)    //    IPR_N1
</li>
<li class="content">
[16:23]<b style="margin: 20px;">IPR_N2</b> (def=0x0)    //    IPR_N2
</li>
<li class="content">
[24:31]<b style="margin: 20px;">IPR_N3</b> (def=0x0)    //    IPR_N3
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E414<b style="margin: 20px;">IPR5</b>//   Interrupt Priority Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">IPR_N0</b> (def=0x0)    //    IPR_N0
</li>
<li class="content">
[8:15]<b style="margin: 20px;">IPR_N1</b> (def=0x0)    //    IPR_N1
</li>
<li class="content">
[16:23]<b style="margin: 20px;">IPR_N2</b> (def=0x0)    //    IPR_N2
</li>
<li class="content">
[24:31]<b style="margin: 20px;">IPR_N3</b> (def=0x0)    //    IPR_N3
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E418<b style="margin: 20px;">IPR6</b>//   Interrupt Priority Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">IPR_N0</b> (def=0x0)    //    IPR_N0
</li>
<li class="content">
[8:15]<b style="margin: 20px;">IPR_N1</b> (def=0x0)    //    IPR_N1
</li>
<li class="content">
[16:23]<b style="margin: 20px;">IPR_N2</b> (def=0x0)    //    IPR_N2
</li>
<li class="content">
[24:31]<b style="margin: 20px;">IPR_N3</b> (def=0x0)    //    IPR_N3
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E41C<b style="margin: 20px;">IPR7</b>//   Interrupt Priority Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">IPR_N0</b> (def=0x0)    //    IPR_N0
</li>
<li class="content">
[8:15]<b style="margin: 20px;">IPR_N1</b> (def=0x0)    //    IPR_N1
</li>
<li class="content">
[16:23]<b style="margin: 20px;">IPR_N2</b> (def=0x0)    //    IPR_N2
</li>
<li class="content">
[24:31]<b style="margin: 20px;">IPR_N3</b> (def=0x0)    //    IPR_N3
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E420<b style="margin: 20px;">IPR8</b>//   Interrupt Priority Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">IPR_N0</b> (def=0x0)    //    IPR_N0
</li>
<li class="content">
[8:15]<b style="margin: 20px;">IPR_N1</b> (def=0x0)    //    IPR_N1
</li>
<li class="content">
[16:23]<b style="margin: 20px;">IPR_N2</b> (def=0x0)    //    IPR_N2
</li>
<li class="content">
[24:31]<b style="margin: 20px;">IPR_N3</b> (def=0x0)    //    IPR_N3
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E424<b style="margin: 20px;">IPR9</b>//   Interrupt Priority Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">IPR_N0</b> (def=0x0)    //    IPR_N0
</li>
<li class="content">
[8:15]<b style="margin: 20px;">IPR_N1</b> (def=0x0)    //    IPR_N1
</li>
<li class="content">
[16:23]<b style="margin: 20px;">IPR_N2</b> (def=0x0)    //    IPR_N2
</li>
<li class="content">
[24:31]<b style="margin: 20px;">IPR_N3</b> (def=0x0)    //    IPR_N3
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E428<b style="margin: 20px;">IPR10</b>//   Interrupt Priority Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">IPR_N0</b> (def=0x0)    //    IPR_N0
</li>
<li class="content">
[8:15]<b style="margin: 20px;">IPR_N1</b> (def=0x0)    //    IPR_N1
</li>
<li class="content">
[16:23]<b style="margin: 20px;">IPR_N2</b> (def=0x0)    //    IPR_N2
</li>
<li class="content">
[24:31]<b style="margin: 20px;">IPR_N3</b> (def=0x0)    //    IPR_N3
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E42C<b style="margin: 20px;">IPR11</b>//   Interrupt Priority Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">IPR_N0</b> (def=0x0)    //    IPR_N0
</li>
<li class="content">
[8:15]<b style="margin: 20px;">IPR_N1</b> (def=0x0)    //    IPR_N1
</li>
<li class="content">
[16:23]<b style="margin: 20px;">IPR_N2</b> (def=0x0)    //    IPR_N2
</li>
<li class="content">
[24:31]<b style="margin: 20px;">IPR_N3</b> (def=0x0)    //    IPR_N3
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E430<b style="margin: 20px;">IPR12</b>//   Interrupt Priority Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">IPR_N0</b> (def=0x0)    //    IPR_N0
</li>
<li class="content">
[8:15]<b style="margin: 20px;">IPR_N1</b> (def=0x0)    //    IPR_N1
</li>
<li class="content">
[16:23]<b style="margin: 20px;">IPR_N2</b> (def=0x0)    //    IPR_N2
</li>
<li class="content">
[24:31]<b style="margin: 20px;">IPR_N3</b> (def=0x0)    //    IPR_N3
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E434<b style="margin: 20px;">IPR13</b>//   Interrupt Priority Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">IPR_N0</b> (def=0x0)    //    IPR_N0
</li>
<li class="content">
[8:15]<b style="margin: 20px;">IPR_N1</b> (def=0x0)    //    IPR_N1
</li>
<li class="content">
[16:23]<b style="margin: 20px;">IPR_N2</b> (def=0x0)    //    IPR_N2
</li>
<li class="content">
[24:31]<b style="margin: 20px;">IPR_N3</b> (def=0x0)    //    IPR_N3
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E438<b style="margin: 20px;">IPR14</b>//   Interrupt Priority Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">IPR_N0</b> (def=0x0)    //    IPR_N0
</li>
<li class="content">
[8:15]<b style="margin: 20px;">IPR_N1</b> (def=0x0)    //    IPR_N1
</li>
<li class="content">
[16:23]<b style="margin: 20px;">IPR_N2</b> (def=0x0)    //    IPR_N2
</li>
<li class="content">
[24:31]<b style="margin: 20px;">IPR_N3</b> (def=0x0)    //    IPR_N3
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005C00<b style="margin: 20px;">USB</b>// Universal serial bus full-speed device interface</summary>
<ul>
<li class="content"><details><summary>0x40005C00<b style="margin: 20px;">EP0R</b>//   endpoint 0 register</summary>
<ul>
<li class="content">
[0:3]<b style="margin: 20px;">EA</b> (def=0x0)    //    Endpoint address
</li>
<li class="content">
[4:5]<b style="margin: 20px;">STAT_TX</b> (def=0x0)    //    Status bits, for transmission transfers
</li>
<li class="content">
[6]<b style="margin: 20px;">DTOG_TX</b> (def=0x0)    //    Data Toggle, for transmission transfers
</li>
<li class="content">
[7]<b style="margin: 20px;">CTR_TX</b> (def=0x0)    //    Correct Transfer for transmission
</li>
<li class="content">
[8]<b style="margin: 20px;">EP_KIND</b> (def=0x0)    //    Endpoint kind
</li>
<li class="content">
[9:10]<b style="margin: 20px;">EP_TYPE</b> (def=0x0)    //    Endpoint type
</li>
<li class="content">
[11]<b style="margin: 20px;">SETUP</b> (def=0x0)    //    Setup transaction completed
</li>
<li class="content">
[12:13]<b style="margin: 20px;">STAT_RX</b> (def=0x0)    //    Status bits, for reception transfers
</li>
<li class="content">
[14]<b style="margin: 20px;">DTOG_RX</b> (def=0x0)    //    Data Toggle, for reception transfers
</li>
<li class="content">
[15]<b style="margin: 20px;">CTR_RX</b> (def=0x0)    //    Correct transfer for reception
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005C04<b style="margin: 20px;">EP1R</b>//   endpoint 1 register</summary>
<ul>
<li class="content">
[0:3]<b style="margin: 20px;">EA</b> (def=0x0)    //    Endpoint address
</li>
<li class="content">
[4:5]<b style="margin: 20px;">STAT_TX</b> (def=0x0)    //    Status bits, for transmission transfers
</li>
<li class="content">
[6]<b style="margin: 20px;">DTOG_TX</b> (def=0x0)    //    Data Toggle, for transmission transfers
</li>
<li class="content">
[7]<b style="margin: 20px;">CTR_TX</b> (def=0x0)    //    Correct Transfer for transmission
</li>
<li class="content">
[8]<b style="margin: 20px;">EP_KIND</b> (def=0x0)    //    Endpoint kind
</li>
<li class="content">
[9:10]<b style="margin: 20px;">EP_TYPE</b> (def=0x0)    //    Endpoint type
</li>
<li class="content">
[11]<b style="margin: 20px;">SETUP</b> (def=0x0)    //    Setup transaction completed
</li>
<li class="content">
[12:13]<b style="margin: 20px;">STAT_RX</b> (def=0x0)    //    Status bits, for reception transfers
</li>
<li class="content">
[14]<b style="margin: 20px;">DTOG_RX</b> (def=0x0)    //    Data Toggle, for reception transfers
</li>
<li class="content">
[15]<b style="margin: 20px;">CTR_RX</b> (def=0x0)    //    Correct transfer for reception
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005C08<b style="margin: 20px;">EP2R</b>//   endpoint 2 register</summary>
<ul>
<li class="content">
[0:3]<b style="margin: 20px;">EA</b> (def=0x0)    //    Endpoint address
</li>
<li class="content">
[4:5]<b style="margin: 20px;">STAT_TX</b> (def=0x0)    //    Status bits, for transmission transfers
</li>
<li class="content">
[6]<b style="margin: 20px;">DTOG_TX</b> (def=0x0)    //    Data Toggle, for transmission transfers
</li>
<li class="content">
[7]<b style="margin: 20px;">CTR_TX</b> (def=0x0)    //    Correct Transfer for transmission
</li>
<li class="content">
[8]<b style="margin: 20px;">EP_KIND</b> (def=0x0)    //    Endpoint kind
</li>
<li class="content">
[9:10]<b style="margin: 20px;">EP_TYPE</b> (def=0x0)    //    Endpoint type
</li>
<li class="content">
[11]<b style="margin: 20px;">SETUP</b> (def=0x0)    //    Setup transaction completed
</li>
<li class="content">
[12:13]<b style="margin: 20px;">STAT_RX</b> (def=0x0)    //    Status bits, for reception transfers
</li>
<li class="content">
[14]<b style="margin: 20px;">DTOG_RX</b> (def=0x0)    //    Data Toggle, for reception transfers
</li>
<li class="content">
[15]<b style="margin: 20px;">CTR_RX</b> (def=0x0)    //    Correct transfer for reception
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005C0C<b style="margin: 20px;">EP3R</b>//   endpoint 3 register</summary>
<ul>
<li class="content">
[0:3]<b style="margin: 20px;">EA</b> (def=0x0)    //    Endpoint address
</li>
<li class="content">
[4:5]<b style="margin: 20px;">STAT_TX</b> (def=0x0)    //    Status bits, for transmission transfers
</li>
<li class="content">
[6]<b style="margin: 20px;">DTOG_TX</b> (def=0x0)    //    Data Toggle, for transmission transfers
</li>
<li class="content">
[7]<b style="margin: 20px;">CTR_TX</b> (def=0x0)    //    Correct Transfer for transmission
</li>
<li class="content">
[8]<b style="margin: 20px;">EP_KIND</b> (def=0x0)    //    Endpoint kind
</li>
<li class="content">
[9:10]<b style="margin: 20px;">EP_TYPE</b> (def=0x0)    //    Endpoint type
</li>
<li class="content">
[11]<b style="margin: 20px;">SETUP</b> (def=0x0)    //    Setup transaction completed
</li>
<li class="content">
[12:13]<b style="margin: 20px;">STAT_RX</b> (def=0x0)    //    Status bits, for reception transfers
</li>
<li class="content">
[14]<b style="margin: 20px;">DTOG_RX</b> (def=0x0)    //    Data Toggle, for reception transfers
</li>
<li class="content">
[15]<b style="margin: 20px;">CTR_RX</b> (def=0x0)    //    Correct transfer for reception
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005C10<b style="margin: 20px;">EP4R</b>//   endpoint 4 register</summary>
<ul>
<li class="content">
[0:3]<b style="margin: 20px;">EA</b> (def=0x0)    //    Endpoint address
</li>
<li class="content">
[4:5]<b style="margin: 20px;">STAT_TX</b> (def=0x0)    //    Status bits, for transmission transfers
</li>
<li class="content">
[6]<b style="margin: 20px;">DTOG_TX</b> (def=0x0)    //    Data Toggle, for transmission transfers
</li>
<li class="content">
[7]<b style="margin: 20px;">CTR_TX</b> (def=0x0)    //    Correct Transfer for transmission
</li>
<li class="content">
[8]<b style="margin: 20px;">EP_KIND</b> (def=0x0)    //    Endpoint kind
</li>
<li class="content">
[9:10]<b style="margin: 20px;">EP_TYPE</b> (def=0x0)    //    Endpoint type
</li>
<li class="content">
[11]<b style="margin: 20px;">SETUP</b> (def=0x0)    //    Setup transaction completed
</li>
<li class="content">
[12:13]<b style="margin: 20px;">STAT_RX</b> (def=0x0)    //    Status bits, for reception transfers
</li>
<li class="content">
[14]<b style="margin: 20px;">DTOG_RX</b> (def=0x0)    //    Data Toggle, for reception transfers
</li>
<li class="content">
[15]<b style="margin: 20px;">CTR_RX</b> (def=0x0)    //    Correct transfer for reception
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005C14<b style="margin: 20px;">EP5R</b>//   endpoint 5 register</summary>
<ul>
<li class="content">
[0:3]<b style="margin: 20px;">EA</b> (def=0x0)    //    Endpoint address
</li>
<li class="content">
[4:5]<b style="margin: 20px;">STAT_TX</b> (def=0x0)    //    Status bits, for transmission transfers
</li>
<li class="content">
[6]<b style="margin: 20px;">DTOG_TX</b> (def=0x0)    //    Data Toggle, for transmission transfers
</li>
<li class="content">
[7]<b style="margin: 20px;">CTR_TX</b> (def=0x0)    //    Correct Transfer for transmission
</li>
<li class="content">
[8]<b style="margin: 20px;">EP_KIND</b> (def=0x0)    //    Endpoint kind
</li>
<li class="content">
[9:10]<b style="margin: 20px;">EP_TYPE</b> (def=0x0)    //    Endpoint type
</li>
<li class="content">
[11]<b style="margin: 20px;">SETUP</b> (def=0x0)    //    Setup transaction completed
</li>
<li class="content">
[12:13]<b style="margin: 20px;">STAT_RX</b> (def=0x0)    //    Status bits, for reception transfers
</li>
<li class="content">
[14]<b style="margin: 20px;">DTOG_RX</b> (def=0x0)    //    Data Toggle, for reception transfers
</li>
<li class="content">
[15]<b style="margin: 20px;">CTR_RX</b> (def=0x0)    //    Correct transfer for reception
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005C18<b style="margin: 20px;">EP6R</b>//   endpoint 6 register</summary>
<ul>
<li class="content">
[0:3]<b style="margin: 20px;">EA</b> (def=0x0)    //    Endpoint address
</li>
<li class="content">
[4:5]<b style="margin: 20px;">STAT_TX</b> (def=0x0)    //    Status bits, for transmission transfers
</li>
<li class="content">
[6]<b style="margin: 20px;">DTOG_TX</b> (def=0x0)    //    Data Toggle, for transmission transfers
</li>
<li class="content">
[7]<b style="margin: 20px;">CTR_TX</b> (def=0x0)    //    Correct Transfer for transmission
</li>
<li class="content">
[8]<b style="margin: 20px;">EP_KIND</b> (def=0x0)    //    Endpoint kind
</li>
<li class="content">
[9:10]<b style="margin: 20px;">EP_TYPE</b> (def=0x0)    //    Endpoint type
</li>
<li class="content">
[11]<b style="margin: 20px;">SETUP</b> (def=0x0)    //    Setup transaction completed
</li>
<li class="content">
[12:13]<b style="margin: 20px;">STAT_RX</b> (def=0x0)    //    Status bits, for reception transfers
</li>
<li class="content">
[14]<b style="margin: 20px;">DTOG_RX</b> (def=0x0)    //    Data Toggle, for reception transfers
</li>
<li class="content">
[15]<b style="margin: 20px;">CTR_RX</b> (def=0x0)    //    Correct transfer for reception
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005C1C<b style="margin: 20px;">EP7R</b>//   endpoint 7 register</summary>
<ul>
<li class="content">
[0:3]<b style="margin: 20px;">EA</b> (def=0x0)    //    Endpoint address
</li>
<li class="content">
[4:5]<b style="margin: 20px;">STAT_TX</b> (def=0x0)    //    Status bits, for transmission transfers
</li>
<li class="content">
[6]<b style="margin: 20px;">DTOG_TX</b> (def=0x0)    //    Data Toggle, for transmission transfers
</li>
<li class="content">
[7]<b style="margin: 20px;">CTR_TX</b> (def=0x0)    //    Correct Transfer for transmission
</li>
<li class="content">
[8]<b style="margin: 20px;">EP_KIND</b> (def=0x0)    //    Endpoint kind
</li>
<li class="content">
[9:10]<b style="margin: 20px;">EP_TYPE</b> (def=0x0)    //    Endpoint type
</li>
<li class="content">
[11]<b style="margin: 20px;">SETUP</b> (def=0x0)    //    Setup transaction completed
</li>
<li class="content">
[12:13]<b style="margin: 20px;">STAT_RX</b> (def=0x0)    //    Status bits, for reception transfers
</li>
<li class="content">
[14]<b style="margin: 20px;">DTOG_RX</b> (def=0x0)    //    Data Toggle, for reception transfers
</li>
<li class="content">
[15]<b style="margin: 20px;">CTR_RX</b> (def=0x0)    //    Correct transfer for reception
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005C40<b style="margin: 20px;">CNTR</b>//   control register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FRES</b> (def=0x1)    //    Force USB Reset
</li>
<li class="content">
[1]<b style="margin: 20px;">PDWN</b> (def=0x1)    //    Power down
</li>
<li class="content">
[2]<b style="margin: 20px;">LPMODE</b> (def=0x0)    //    Low-power mode
</li>
<li class="content">
[3]<b style="margin: 20px;">FSUSP</b> (def=0x0)    //    Force suspend
</li>
<li class="content">
[4]<b style="margin: 20px;">RESUME</b> (def=0x0)    //    Resume request
</li>
<li class="content">
[8]<b style="margin: 20px;">ESOFM</b> (def=0x0)    //    Expected start of frame interrupt mask
</li>
<li class="content">
[9]<b style="margin: 20px;">SOFM</b> (def=0x0)    //    Start of frame interrupt mask
</li>
<li class="content">
[10]<b style="margin: 20px;">RESETM</b> (def=0x0)    //    USB reset interrupt mask
</li>
<li class="content">
[11]<b style="margin: 20px;">SUSPM</b> (def=0x0)    //    Suspend mode interrupt mask
</li>
<li class="content">
[12]<b style="margin: 20px;">WKUPM</b> (def=0x0)    //    Wakeup interrupt mask
</li>
<li class="content">
[13]<b style="margin: 20px;">ERRM</b> (def=0x0)    //    Error interrupt mask
</li>
<li class="content">
[14]<b style="margin: 20px;">PMAOVRM</b> (def=0x0)    //    Packet memory area over / underrun interrupt mask
</li>
<li class="content">
[15]<b style="margin: 20px;">CTRM</b> (def=0x0)    //    Correct transfer interrupt mask
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005C44<b style="margin: 20px;">ISTR</b>//   interrupt status register</summary>
<ul>
<li class="content">
[0:3]<b style="margin: 20px;">EP_ID</b> (def=0x0)    //    Endpoint Identifier
</li>
<li class="content">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    Direction of transaction
</li>
<li class="content">
[8]<b style="margin: 20px;">ESOF</b> (def=0x0)    //    Expected start frame
</li>
<li class="content">
[9]<b style="margin: 20px;">SOF</b> (def=0x0)    //    start of frame
</li>
<li class="content">
[10]<b style="margin: 20px;">RESET</b> (def=0x0)    //    reset request
</li>
<li class="content">
[11]<b style="margin: 20px;">SUSP</b> (def=0x0)    //    Suspend mode request
</li>
<li class="content">
[12]<b style="margin: 20px;">WKUP</b> (def=0x0)    //    Wakeup
</li>
<li class="content">
[13]<b style="margin: 20px;">ERR</b> (def=0x0)    //    Error
</li>
<li class="content">
[14]<b style="margin: 20px;">PMAOVR</b> (def=0x0)    //    Packet memory area over / underrun
</li>
<li class="content">
[15]<b style="margin: 20px;">CTR</b> (def=0x0)    //    Correct transfer
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005C48<b style="margin: 20px;">FNR</b>//   frame number register</summary>
<ul>
<li class="content">
[0:10]<b style="margin: 20px;">FN</b> (def=0x0)    //    Frame number
</li>
<li class="content">
[11:12]<b style="margin: 20px;">LSOF</b> (def=0x0)    //    Lost SOF
</li>
<li class="content">
[13]<b style="margin: 20px;">LCK</b> (def=0x0)    //    Locked
</li>
<li class="content">
[14]<b style="margin: 20px;">RXDM</b> (def=0x0)    //    Receive data - line status
</li>
<li class="content">
[15]<b style="margin: 20px;">RXDP</b> (def=0x0)    //    Receive data + line status
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005C4C<b style="margin: 20px;">DADDR</b>//   device address</summary>
<ul>
<li class="content">
[0:6]<b style="margin: 20px;">ADD</b> (def=0x0)    //    Device address
</li>
<li class="content">
[7]<b style="margin: 20px;">EF</b> (def=0x0)    //    Enable function
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005C50<b style="margin: 20px;">BTABLE</b>//   Buffer table address</summary>
<ul>
<li class="content">
[3:15]<b style="margin: 20px;">BTABLE</b> (def=0x0)    //    Buffer table
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[19]  <b>USB_HP_CAN_TX</b>    //    USB High Priority or CAN TX interrupts</li>
<li>[20]  <b>USB_LP_CAN_RX0</b>    //    USB Low Priority or CAN RX0 interrupts</li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x50000800<b style="margin: 20px;">OTG_FS_DEVICE</b>// USB on the go full speed</summary>
<ul>
<li class="content"><details><summary>0x50000800<b style="margin: 20px;">FS_DCFG</b>//   OTG_FS device configuration register (OTG_FS_DCFG)</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">DSPD</b> (def=0x0)    //    Device speed
</li>
<li class="content">
[2]<b style="margin: 20px;">NZLSOHSK</b> (def=0x0)    //    Non-zero-length status OUT handshake
</li>
<li class="content">
[4:10]<b style="margin: 20px;">DAD</b> (def=0x0)    //    Device address
</li>
<li class="content">
[11:12]<b style="margin: 20px;">PFIVL</b> (def=0x0)    //    Periodic frame interval
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000804<b style="margin: 20px;">FS_DCTL</b>//   OTG_FS device control register (OTG_FS_DCTL)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">RWUSIG</b> (def=0x0)    //    Remote wakeup signaling
</li>
<li class="content">
[1]<b style="margin: 20px;">SDIS</b> (def=0x0)    //    Soft disconnect
</li>
<li class="content">
[2]<b style="margin: 20px;">GINSTS</b> (def=0x0)    //    Global IN NAK status
</li>
<li class="content">
[3]<b style="margin: 20px;">GONSTS</b> (def=0x0)    //    Global OUT NAK status
</li>
<li class="content">
[4:6]<b style="margin: 20px;">TCTL</b> (def=0x0)    //    Test control
</li>
<li class="content">
[7]<b style="margin: 20px;">SGINAK</b> (def=0x0)    //    Set global IN NAK
</li>
<li class="content">
[8]<b style="margin: 20px;">CGINAK</b> (def=0x0)    //    Clear global IN NAK
</li>
<li class="content">
[9]<b style="margin: 20px;">SGONAK</b> (def=0x0)    //    Set global OUT NAK
</li>
<li class="content">
[10]<b style="margin: 20px;">CGONAK</b> (def=0x0)    //    Clear global OUT NAK
</li>
<li class="content">
[11]<b style="margin: 20px;">POPRGDNE</b> (def=0x0)    //    Power-on programming done
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000808<b style="margin: 20px;">FS_DSTS</b>//   OTG_FS device status register (OTG_FS_DSTS)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SUSPSTS</b> (def=0x0)    //    Suspend status
</li>
<li class="content">
[1:2]<b style="margin: 20px;">ENUMSPD</b> (def=0x0)    //    Enumerated speed
</li>
<li class="content">
[3]<b style="margin: 20px;">EERR</b> (def=0x0)    //    Erratic error
</li>
<li class="content">
[8:21]<b style="margin: 20px;">FNSOF</b> (def=0x0)    //    Frame number of the received SOF
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000810<b style="margin: 20px;">FS_DIEPMSK</b>//   OTG_FS device IN endpoint common interrupt mask register (OTG_FS_DIEPMSK)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">XFRCM</b> (def=0x0)    //    Transfer completed interrupt mask
</li>
<li class="content">
[1]<b style="margin: 20px;">EPDM</b> (def=0x0)    //    Endpoint disabled interrupt mask
</li>
<li class="content">
[3]<b style="margin: 20px;">TOM</b> (def=0x0)    //    Timeout condition mask (Non-isochronous endpoints)
</li>
<li class="content">
[4]<b style="margin: 20px;">ITTXFEMSK</b> (def=0x0)    //    IN token received when TxFIFO empty mask
</li>
<li class="content">
[5]<b style="margin: 20px;">INEPNMM</b> (def=0x0)    //    IN token received with EP mismatch mask
</li>
<li class="content">
[6]<b style="margin: 20px;">INEPNEM</b> (def=0x0)    //    IN endpoint NAK effective mask
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000814<b style="margin: 20px;">FS_DOEPMSK</b>//   OTG_FS device OUT endpoint common interrupt mask register (OTG_FS_DOEPMSK)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">XFRCM</b> (def=0x0)    //    Transfer completed interrupt mask
</li>
<li class="content">
[1]<b style="margin: 20px;">EPDM</b> (def=0x0)    //    Endpoint disabled interrupt mask
</li>
<li class="content">
[3]<b style="margin: 20px;">STUPM</b> (def=0x0)    //    SETUP phase done mask
</li>
<li class="content">
[4]<b style="margin: 20px;">OTEPDM</b> (def=0x0)    //    OUT token received when endpoint disabled mask
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000818<b style="margin: 20px;">FS_DAINT</b>//   OTG_FS device all endpoints interrupt register (OTG_FS_DAINT)</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">IEPINT</b> (def=0x0)    //    IN endpoint interrupt bits
</li>
<li class="content">
[16:31]<b style="margin: 20px;">OEPINT</b> (def=0x0)    //    OUT endpoint interrupt bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x5000081C<b style="margin: 20px;">FS_DAINTMSK</b>//   OTG_FS all endpoints interrupt mask register (OTG_FS_DAINTMSK)</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">IEPM</b> (def=0x0)    //    IN EP interrupt mask bits
</li>
<li class="content">
[16:31]<b style="margin: 20px;">OEPINT</b> (def=0x0)    //    OUT endpoint interrupt bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000828<b style="margin: 20px;">DVBUSDIS</b>//   OTG_FS device VBUS discharge time register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">VBUSDT</b> (def=0x17D7)    //    Device VBUS discharge time
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x5000082C<b style="margin: 20px;">DVBUSPULSE</b>//   OTG_FS device VBUS pulsing time register</summary>
<ul>
<li class="content">
[0:11]<b style="margin: 20px;">DVBUSP</b> (def=0x5B8)    //    Device VBUS pulsing time
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000834<b style="margin: 20px;">DIEPEMPMSK</b>//   OTG_FS device IN endpoint FIFO empty interrupt mask register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">INEPTXFEM</b> (def=0x0)    //    IN EP Tx FIFO empty interrupt mask bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000900<b style="margin: 20px;">FS_DIEPCTL0</b>//   OTG_FS device control IN endpoint 0 control register (OTG_FS_DIEPCTL0)</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">MPSIZ</b> (def=0x0)    //    Maximum packet size
</li>
<li class="content">
[15]<b style="margin: 20px;">USBAEP</b> (def=0x0)    //    USB active endpoint
</li>
<li class="content">
[17]<b style="margin: 20px;">NAKSTS</b> (def=0x0)    //    NAK status
</li>
<li class="content">
[18:19]<b style="margin: 20px;">EPTYP</b> (def=0x0)    //    Endpoint type
</li>
<li class="content">
[21]<b style="margin: 20px;">STALL</b> (def=0x0)    //    STALL handshake
</li>
<li class="content">
[22:25]<b style="margin: 20px;">TXFNUM</b> (def=0x0)    //    TxFIFO number
</li>
<li class="content">
[26]<b style="margin: 20px;">CNAK</b> (def=0x0)    //    Clear NAK
</li>
<li class="content">
[27]<b style="margin: 20px;">SNAK</b> (def=0x0)    //    Set NAK
</li>
<li class="content">
[30]<b style="margin: 20px;">EPDIS</b> (def=0x0)    //    Endpoint disable
</li>
<li class="content">
[31]<b style="margin: 20px;">EPENA</b> (def=0x0)    //    Endpoint enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000920<b style="margin: 20px;">DIEPCTL1</b>//   OTG device endpoint-1 control register</summary>
<ul>
<li class="content">
[31]<b style="margin: 20px;">EPENA</b> (def=0x0)    //    EPENA
</li>
<li class="content">
[30]<b style="margin: 20px;">EPDIS</b> (def=0x0)    //    EPDIS
</li>
<li class="content">
[29]<b style="margin: 20px;">SODDFRM_SD1PID</b> (def=0x0)    //    SODDFRM/SD1PID
</li>
<li class="content">
[28]<b style="margin: 20px;">SD0PID_SEVNFRM</b> (def=0x0)    //    SD0PID/SEVNFRM
</li>
<li class="content">
[27]<b style="margin: 20px;">SNAK</b> (def=0x0)    //    SNAK
</li>
<li class="content">
[26]<b style="margin: 20px;">CNAK</b> (def=0x0)    //    CNAK
</li>
<li class="content">
[22:25]<b style="margin: 20px;">TXFNUM</b> (def=0x0)    //    TXFNUM
</li>
<li class="content">
[21]<b style="margin: 20px;">Stall</b> (def=0x0)    //    Stall
</li>
<li class="content">
[18:19]<b style="margin: 20px;">EPTYP</b> (def=0x0)    //    EPTYP
</li>
<li class="content">
[17]<b style="margin: 20px;">NAKSTS</b> (def=0x0)    //    NAKSTS
</li>
<li class="content">
[16]<b style="margin: 20px;">EONUM_DPID</b> (def=0x0)    //    EONUM/DPID
</li>
<li class="content">
[15]<b style="margin: 20px;">USBAEP</b> (def=0x0)    //    USBAEP
</li>
<li class="content">
[0:10]<b style="margin: 20px;">MPSIZ</b> (def=0x0)    //    MPSIZ
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000940<b style="margin: 20px;">DIEPCTL2</b>//   OTG device endpoint-2 control register</summary>
<ul>
<li class="content">
[31]<b style="margin: 20px;">EPENA</b> (def=0x0)    //    EPENA
</li>
<li class="content">
[30]<b style="margin: 20px;">EPDIS</b> (def=0x0)    //    EPDIS
</li>
<li class="content">
[29]<b style="margin: 20px;">SODDFRM</b> (def=0x0)    //    SODDFRM
</li>
<li class="content">
[28]<b style="margin: 20px;">SD0PID_SEVNFRM</b> (def=0x0)    //    SD0PID/SEVNFRM
</li>
<li class="content">
[27]<b style="margin: 20px;">SNAK</b> (def=0x0)    //    SNAK
</li>
<li class="content">
[26]<b style="margin: 20px;">CNAK</b> (def=0x0)    //    CNAK
</li>
<li class="content">
[22:25]<b style="margin: 20px;">TXFNUM</b> (def=0x0)    //    TXFNUM
</li>
<li class="content">
[21]<b style="margin: 20px;">Stall</b> (def=0x0)    //    Stall
</li>
<li class="content">
[18:19]<b style="margin: 20px;">EPTYP</b> (def=0x0)    //    EPTYP
</li>
<li class="content">
[17]<b style="margin: 20px;">NAKSTS</b> (def=0x0)    //    NAKSTS
</li>
<li class="content">
[16]<b style="margin: 20px;">EONUM_DPID</b> (def=0x0)    //    EONUM/DPID
</li>
<li class="content">
[15]<b style="margin: 20px;">USBAEP</b> (def=0x0)    //    USBAEP
</li>
<li class="content">
[0:10]<b style="margin: 20px;">MPSIZ</b> (def=0x0)    //    MPSIZ
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000960<b style="margin: 20px;">DIEPCTL3</b>//   OTG device endpoint-3 control register</summary>
<ul>
<li class="content">
[31]<b style="margin: 20px;">EPENA</b> (def=0x0)    //    EPENA
</li>
<li class="content">
[30]<b style="margin: 20px;">EPDIS</b> (def=0x0)    //    EPDIS
</li>
<li class="content">
[29]<b style="margin: 20px;">SODDFRM</b> (def=0x0)    //    SODDFRM
</li>
<li class="content">
[28]<b style="margin: 20px;">SD0PID_SEVNFRM</b> (def=0x0)    //    SD0PID/SEVNFRM
</li>
<li class="content">
[27]<b style="margin: 20px;">SNAK</b> (def=0x0)    //    SNAK
</li>
<li class="content">
[26]<b style="margin: 20px;">CNAK</b> (def=0x0)    //    CNAK
</li>
<li class="content">
[22:25]<b style="margin: 20px;">TXFNUM</b> (def=0x0)    //    TXFNUM
</li>
<li class="content">
[21]<b style="margin: 20px;">Stall</b> (def=0x0)    //    Stall
</li>
<li class="content">
[18:19]<b style="margin: 20px;">EPTYP</b> (def=0x0)    //    EPTYP
</li>
<li class="content">
[17]<b style="margin: 20px;">NAKSTS</b> (def=0x0)    //    NAKSTS
</li>
<li class="content">
[16]<b style="margin: 20px;">EONUM_DPID</b> (def=0x0)    //    EONUM/DPID
</li>
<li class="content">
[15]<b style="margin: 20px;">USBAEP</b> (def=0x0)    //    USBAEP
</li>
<li class="content">
[0:10]<b style="margin: 20px;">MPSIZ</b> (def=0x0)    //    MPSIZ
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000B00<b style="margin: 20px;">DOEPCTL0</b>//   device endpoint-0 control register</summary>
<ul>
<li class="content">
[31]<b style="margin: 20px;">EPENA</b> (def=0x0)    //    EPENA
</li>
<li class="content">
[30]<b style="margin: 20px;">EPDIS</b> (def=0x0)    //    EPDIS
</li>
<li class="content">
[27]<b style="margin: 20px;">SNAK</b> (def=0x0)    //    SNAK
</li>
<li class="content">
[26]<b style="margin: 20px;">CNAK</b> (def=0x0)    //    CNAK
</li>
<li class="content">
[21]<b style="margin: 20px;">Stall</b> (def=0x0)    //    Stall
</li>
<li class="content">
[20]<b style="margin: 20px;">SNPM</b> (def=0x0)    //    SNPM
</li>
<li class="content">
[18:19]<b style="margin: 20px;">EPTYP</b> (def=0x0)    //    EPTYP
</li>
<li class="content">
[17]<b style="margin: 20px;">NAKSTS</b> (def=0x0)    //    NAKSTS
</li>
<li class="content">
[15]<b style="margin: 20px;">USBAEP</b> (def=0x1)    //    USBAEP
</li>
<li class="content">
[0:1]<b style="margin: 20px;">MPSIZ</b> (def=0x0)    //    MPSIZ
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000B20<b style="margin: 20px;">DOEPCTL1</b>//   device endpoint-1 control register</summary>
<ul>
<li class="content">
[31]<b style="margin: 20px;">EPENA</b> (def=0x0)    //    EPENA
</li>
<li class="content">
[30]<b style="margin: 20px;">EPDIS</b> (def=0x0)    //    EPDIS
</li>
<li class="content">
[29]<b style="margin: 20px;">SODDFRM</b> (def=0x0)    //    SODDFRM
</li>
<li class="content">
[28]<b style="margin: 20px;">SD0PID_SEVNFRM</b> (def=0x0)    //    SD0PID/SEVNFRM
</li>
<li class="content">
[27]<b style="margin: 20px;">SNAK</b> (def=0x0)    //    SNAK
</li>
<li class="content">
[26]<b style="margin: 20px;">CNAK</b> (def=0x0)    //    CNAK
</li>
<li class="content">
[21]<b style="margin: 20px;">Stall</b> (def=0x0)    //    Stall
</li>
<li class="content">
[20]<b style="margin: 20px;">SNPM</b> (def=0x0)    //    SNPM
</li>
<li class="content">
[18:19]<b style="margin: 20px;">EPTYP</b> (def=0x0)    //    EPTYP
</li>
<li class="content">
[17]<b style="margin: 20px;">NAKSTS</b> (def=0x0)    //    NAKSTS
</li>
<li class="content">
[16]<b style="margin: 20px;">EONUM_DPID</b> (def=0x0)    //    EONUM/DPID
</li>
<li class="content">
[15]<b style="margin: 20px;">USBAEP</b> (def=0x0)    //    USBAEP
</li>
<li class="content">
[0:10]<b style="margin: 20px;">MPSIZ</b> (def=0x0)    //    MPSIZ
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000B40<b style="margin: 20px;">DOEPCTL2</b>//   device endpoint-2 control register</summary>
<ul>
<li class="content">
[31]<b style="margin: 20px;">EPENA</b> (def=0x0)    //    EPENA
</li>
<li class="content">
[30]<b style="margin: 20px;">EPDIS</b> (def=0x0)    //    EPDIS
</li>
<li class="content">
[29]<b style="margin: 20px;">SODDFRM</b> (def=0x0)    //    SODDFRM
</li>
<li class="content">
[28]<b style="margin: 20px;">SD0PID_SEVNFRM</b> (def=0x0)    //    SD0PID/SEVNFRM
</li>
<li class="content">
[27]<b style="margin: 20px;">SNAK</b> (def=0x0)    //    SNAK
</li>
<li class="content">
[26]<b style="margin: 20px;">CNAK</b> (def=0x0)    //    CNAK
</li>
<li class="content">
[21]<b style="margin: 20px;">Stall</b> (def=0x0)    //    Stall
</li>
<li class="content">
[20]<b style="margin: 20px;">SNPM</b> (def=0x0)    //    SNPM
</li>
<li class="content">
[18:19]<b style="margin: 20px;">EPTYP</b> (def=0x0)    //    EPTYP
</li>
<li class="content">
[17]<b style="margin: 20px;">NAKSTS</b> (def=0x0)    //    NAKSTS
</li>
<li class="content">
[16]<b style="margin: 20px;">EONUM_DPID</b> (def=0x0)    //    EONUM/DPID
</li>
<li class="content">
[15]<b style="margin: 20px;">USBAEP</b> (def=0x0)    //    USBAEP
</li>
<li class="content">
[0:10]<b style="margin: 20px;">MPSIZ</b> (def=0x0)    //    MPSIZ
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000B60<b style="margin: 20px;">DOEPCTL3</b>//   device endpoint-3 control register</summary>
<ul>
<li class="content">
[31]<b style="margin: 20px;">EPENA</b> (def=0x0)    //    EPENA
</li>
<li class="content">
[30]<b style="margin: 20px;">EPDIS</b> (def=0x0)    //    EPDIS
</li>
<li class="content">
[29]<b style="margin: 20px;">SODDFRM</b> (def=0x0)    //    SODDFRM
</li>
<li class="content">
[28]<b style="margin: 20px;">SD0PID_SEVNFRM</b> (def=0x0)    //    SD0PID/SEVNFRM
</li>
<li class="content">
[27]<b style="margin: 20px;">SNAK</b> (def=0x0)    //    SNAK
</li>
<li class="content">
[26]<b style="margin: 20px;">CNAK</b> (def=0x0)    //    CNAK
</li>
<li class="content">
[21]<b style="margin: 20px;">Stall</b> (def=0x0)    //    Stall
</li>
<li class="content">
[20]<b style="margin: 20px;">SNPM</b> (def=0x0)    //    SNPM
</li>
<li class="content">
[18:19]<b style="margin: 20px;">EPTYP</b> (def=0x0)    //    EPTYP
</li>
<li class="content">
[17]<b style="margin: 20px;">NAKSTS</b> (def=0x0)    //    NAKSTS
</li>
<li class="content">
[16]<b style="margin: 20px;">EONUM_DPID</b> (def=0x0)    //    EONUM/DPID
</li>
<li class="content">
[15]<b style="margin: 20px;">USBAEP</b> (def=0x0)    //    USBAEP
</li>
<li class="content">
[0:10]<b style="margin: 20px;">MPSIZ</b> (def=0x0)    //    MPSIZ
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000908<b style="margin: 20px;">DIEPINT0</b>//   device endpoint-x interrupt register</summary>
<ul>
<li class="content">
[7]<b style="margin: 20px;">TXFE</b> (def=0x1)    //    TXFE
</li>
<li class="content">
[6]<b style="margin: 20px;">INEPNE</b> (def=0x0)    //    INEPNE
</li>
<li class="content">
[4]<b style="margin: 20px;">ITTXFE</b> (def=0x0)    //    ITTXFE
</li>
<li class="content">
[3]<b style="margin: 20px;">TOC</b> (def=0x0)    //    TOC
</li>
<li class="content">
[1]<b style="margin: 20px;">EPDISD</b> (def=0x0)    //    EPDISD
</li>
<li class="content">
[0]<b style="margin: 20px;">XFRC</b> (def=0x0)    //    XFRC
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000928<b style="margin: 20px;">DIEPINT1</b>//   device endpoint-1 interrupt register</summary>
<ul>
<li class="content">
[7]<b style="margin: 20px;">TXFE</b> (def=0x1)    //    TXFE
</li>
<li class="content">
[6]<b style="margin: 20px;">INEPNE</b> (def=0x0)    //    INEPNE
</li>
<li class="content">
[4]<b style="margin: 20px;">ITTXFE</b> (def=0x0)    //    ITTXFE
</li>
<li class="content">
[3]<b style="margin: 20px;">TOC</b> (def=0x0)    //    TOC
</li>
<li class="content">
[1]<b style="margin: 20px;">EPDISD</b> (def=0x0)    //    EPDISD
</li>
<li class="content">
[0]<b style="margin: 20px;">XFRC</b> (def=0x0)    //    XFRC
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000948<b style="margin: 20px;">DIEPINT2</b>//   device endpoint-2 interrupt register</summary>
<ul>
<li class="content">
[7]<b style="margin: 20px;">TXFE</b> (def=0x1)    //    TXFE
</li>
<li class="content">
[6]<b style="margin: 20px;">INEPNE</b> (def=0x0)    //    INEPNE
</li>
<li class="content">
[4]<b style="margin: 20px;">ITTXFE</b> (def=0x0)    //    ITTXFE
</li>
<li class="content">
[3]<b style="margin: 20px;">TOC</b> (def=0x0)    //    TOC
</li>
<li class="content">
[1]<b style="margin: 20px;">EPDISD</b> (def=0x0)    //    EPDISD
</li>
<li class="content">
[0]<b style="margin: 20px;">XFRC</b> (def=0x0)    //    XFRC
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000968<b style="margin: 20px;">DIEPINT3</b>//   device endpoint-3 interrupt register</summary>
<ul>
<li class="content">
[7]<b style="margin: 20px;">TXFE</b> (def=0x1)    //    TXFE
</li>
<li class="content">
[6]<b style="margin: 20px;">INEPNE</b> (def=0x0)    //    INEPNE
</li>
<li class="content">
[4]<b style="margin: 20px;">ITTXFE</b> (def=0x0)    //    ITTXFE
</li>
<li class="content">
[3]<b style="margin: 20px;">TOC</b> (def=0x0)    //    TOC
</li>
<li class="content">
[1]<b style="margin: 20px;">EPDISD</b> (def=0x0)    //    EPDISD
</li>
<li class="content">
[0]<b style="margin: 20px;">XFRC</b> (def=0x0)    //    XFRC
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000B08<b style="margin: 20px;">DOEPINT0</b>//   device endpoint-0 interrupt register</summary>
<ul>
<li class="content">
[6]<b style="margin: 20px;">B2BSTUP</b> (def=0x0)    //    B2BSTUP
</li>
<li class="content">
[4]<b style="margin: 20px;">OTEPDIS</b> (def=0x0)    //    OTEPDIS
</li>
<li class="content">
[3]<b style="margin: 20px;">STUP</b> (def=0x0)    //    STUP
</li>
<li class="content">
[1]<b style="margin: 20px;">EPDISD</b> (def=0x0)    //    EPDISD
</li>
<li class="content">
[0]<b style="margin: 20px;">XFRC</b> (def=0x0)    //    XFRC
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000B28<b style="margin: 20px;">DOEPINT1</b>//   device endpoint-1 interrupt register</summary>
<ul>
<li class="content">
[6]<b style="margin: 20px;">B2BSTUP</b> (def=0x0)    //    B2BSTUP
</li>
<li class="content">
[4]<b style="margin: 20px;">OTEPDIS</b> (def=0x0)    //    OTEPDIS
</li>
<li class="content">
[3]<b style="margin: 20px;">STUP</b> (def=0x0)    //    STUP
</li>
<li class="content">
[1]<b style="margin: 20px;">EPDISD</b> (def=0x0)    //    EPDISD
</li>
<li class="content">
[0]<b style="margin: 20px;">XFRC</b> (def=0x0)    //    XFRC
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000B48<b style="margin: 20px;">DOEPINT2</b>//   device endpoint-2 interrupt register</summary>
<ul>
<li class="content">
[6]<b style="margin: 20px;">B2BSTUP</b> (def=0x0)    //    B2BSTUP
</li>
<li class="content">
[4]<b style="margin: 20px;">OTEPDIS</b> (def=0x0)    //    OTEPDIS
</li>
<li class="content">
[3]<b style="margin: 20px;">STUP</b> (def=0x0)    //    STUP
</li>
<li class="content">
[1]<b style="margin: 20px;">EPDISD</b> (def=0x0)    //    EPDISD
</li>
<li class="content">
[0]<b style="margin: 20px;">XFRC</b> (def=0x0)    //    XFRC
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000B68<b style="margin: 20px;">DOEPINT3</b>//   device endpoint-3 interrupt register</summary>
<ul>
<li class="content">
[6]<b style="margin: 20px;">B2BSTUP</b> (def=0x0)    //    B2BSTUP
</li>
<li class="content">
[4]<b style="margin: 20px;">OTEPDIS</b> (def=0x0)    //    OTEPDIS
</li>
<li class="content">
[3]<b style="margin: 20px;">STUP</b> (def=0x0)    //    STUP
</li>
<li class="content">
[1]<b style="margin: 20px;">EPDISD</b> (def=0x0)    //    EPDISD
</li>
<li class="content">
[0]<b style="margin: 20px;">XFRC</b> (def=0x0)    //    XFRC
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000910<b style="margin: 20px;">DIEPTSIZ0</b>//   device endpoint-0 transfer size register</summary>
<ul>
<li class="content">
[19:20]<b style="margin: 20px;">PKTCNT</b> (def=0x0)    //    Packet count
</li>
<li class="content">
[0:6]<b style="margin: 20px;">XFRSIZ</b> (def=0x0)    //    Transfer size
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000B10<b style="margin: 20px;">DOEPTSIZ0</b>//   device OUT endpoint-0 transfer size register</summary>
<ul>
<li class="content">
[29:30]<b style="margin: 20px;">STUPCNT</b> (def=0x0)    //    SETUP packet count
</li>
<li class="content">
[19]<b style="margin: 20px;">PKTCNT</b> (def=0x0)    //    Packet count
</li>
<li class="content">
[0:6]<b style="margin: 20px;">XFRSIZ</b> (def=0x0)    //    Transfer size
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000930<b style="margin: 20px;">DIEPTSIZ1</b>//   device endpoint-1 transfer size register</summary>
<ul>
<li class="content">
[29:30]<b style="margin: 20px;">MCNT</b> (def=0x0)    //    Multi count
</li>
<li class="content">
[19:28]<b style="margin: 20px;">PKTCNT</b> (def=0x0)    //    Packet count
</li>
<li class="content">
[0:18]<b style="margin: 20px;">XFRSIZ</b> (def=0x0)    //    Transfer size
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000950<b style="margin: 20px;">DIEPTSIZ2</b>//   device endpoint-2 transfer size register</summary>
<ul>
<li class="content">
[29:30]<b style="margin: 20px;">MCNT</b> (def=0x0)    //    Multi count
</li>
<li class="content">
[19:28]<b style="margin: 20px;">PKTCNT</b> (def=0x0)    //    Packet count
</li>
<li class="content">
[0:18]<b style="margin: 20px;">XFRSIZ</b> (def=0x0)    //    Transfer size
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000970<b style="margin: 20px;">DIEPTSIZ3</b>//   device endpoint-3 transfer size register</summary>
<ul>
<li class="content">
[29:30]<b style="margin: 20px;">MCNT</b> (def=0x0)    //    Multi count
</li>
<li class="content">
[19:28]<b style="margin: 20px;">PKTCNT</b> (def=0x0)    //    Packet count
</li>
<li class="content">
[0:18]<b style="margin: 20px;">XFRSIZ</b> (def=0x0)    //    Transfer size
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000918<b style="margin: 20px;">DTXFSTS0</b>//   OTG_FS device IN endpoint transmit FIFO status register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">INEPTFSAV</b> (def=0x0)    //    IN endpoint TxFIFO space available
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000938<b style="margin: 20px;">DTXFSTS1</b>//   OTG_FS device IN endpoint transmit FIFO status register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">INEPTFSAV</b> (def=0x0)    //    IN endpoint TxFIFO space available
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000958<b style="margin: 20px;">DTXFSTS2</b>//   OTG_FS device IN endpoint transmit FIFO status register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">INEPTFSAV</b> (def=0x0)    //    IN endpoint TxFIFO space available
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000978<b style="margin: 20px;">DTXFSTS3</b>//   OTG_FS device IN endpoint transmit FIFO status register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">INEPTFSAV</b> (def=0x0)    //    IN endpoint TxFIFO space available
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000B30<b style="margin: 20px;">DOEPTSIZ1</b>//   device OUT endpoint-1 transfer size register</summary>
<ul>
<li class="content">
[29:30]<b style="margin: 20px;">RXDPID_STUPCNT</b> (def=0x0)    //    Received data PID/SETUP packet count
</li>
<li class="content">
[19:28]<b style="margin: 20px;">PKTCNT</b> (def=0x0)    //    Packet count
</li>
<li class="content">
[0:18]<b style="margin: 20px;">XFRSIZ</b> (def=0x0)    //    Transfer size
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000B50<b style="margin: 20px;">DOEPTSIZ2</b>//   device OUT endpoint-2 transfer size register</summary>
<ul>
<li class="content">
[29:30]<b style="margin: 20px;">RXDPID_STUPCNT</b> (def=0x0)    //    Received data PID/SETUP packet count
</li>
<li class="content">
[19:28]<b style="margin: 20px;">PKTCNT</b> (def=0x0)    //    Packet count
</li>
<li class="content">
[0:18]<b style="margin: 20px;">XFRSIZ</b> (def=0x0)    //    Transfer size
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000B70<b style="margin: 20px;">DOEPTSIZ3</b>//   device OUT endpoint-3 transfer size register</summary>
<ul>
<li class="content">
[29:30]<b style="margin: 20px;">RXDPID_STUPCNT</b> (def=0x0)    //    Received data PID/SETUP packet count
</li>
<li class="content">
[19:28]<b style="margin: 20px;">PKTCNT</b> (def=0x0)    //    Packet count
</li>
<li class="content">
[0:18]<b style="margin: 20px;">XFRSIZ</b> (def=0x0)    //    Transfer size
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000000<b style="margin: 20px;">OTG_FS_GLOBAL</b>// USB on the go full speed</summary>
<ul>
<li class="content"><details><summary>0x50000000<b style="margin: 20px;">FS_GOTGCTL</b>//   OTG_FS control and status register (OTG_FS_GOTGCTL)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SRQSCS</b> (def=0x0)    //    Session request success
</li>
<li class="content">
[1]<b style="margin: 20px;">SRQ</b> (def=0x0)    //    Session request
</li>
<li class="content">
[8]<b style="margin: 20px;">HNGSCS</b> (def=0x0)    //    Host negotiation success
</li>
<li class="content">
[9]<b style="margin: 20px;">HNPRQ</b> (def=0x0)    //    HNP request
</li>
<li class="content">
[10]<b style="margin: 20px;">HSHNPEN</b> (def=0x0)    //    Host set HNP enable
</li>
<li class="content">
[11]<b style="margin: 20px;">DHNPEN</b> (def=0x1)    //    Device HNP enabled
</li>
<li class="content">
[16]<b style="margin: 20px;">CIDSTS</b> (def=0x0)    //    Connector ID status
</li>
<li class="content">
[17]<b style="margin: 20px;">DBCT</b> (def=0x0)    //    Long/short debounce time
</li>
<li class="content">
[18]<b style="margin: 20px;">ASVLD</b> (def=0x0)    //    A-session valid
</li>
<li class="content">
[19]<b style="margin: 20px;">BSVLD</b> (def=0x0)    //    B-session valid
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000004<b style="margin: 20px;">FS_GOTGINT</b>//   OTG_FS interrupt register (OTG_FS_GOTGINT)</summary>
<ul>
<li class="content">
[2]<b style="margin: 20px;">SEDET</b> (def=0x0)    //    Session end detected
</li>
<li class="content">
[8]<b style="margin: 20px;">SRSSCHG</b> (def=0x0)    //    Session request success status change
</li>
<li class="content">
[9]<b style="margin: 20px;">HNSSCHG</b> (def=0x0)    //    Host negotiation success status change
</li>
<li class="content">
[17]<b style="margin: 20px;">HNGDET</b> (def=0x0)    //    Host negotiation detected
</li>
<li class="content">
[18]<b style="margin: 20px;">ADTOCHG</b> (def=0x0)    //    A-device timeout change
</li>
<li class="content">
[19]<b style="margin: 20px;">DBCDNE</b> (def=0x0)    //    Debounce done
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000008<b style="margin: 20px;">FS_GAHBCFG</b>//   OTG_FS AHB configuration register (OTG_FS_GAHBCFG)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">GINT</b> (def=0x0)    //    Global interrupt mask
</li>
<li class="content">
[7]<b style="margin: 20px;">TXFELVL</b> (def=0x0)    //    TxFIFO empty level
</li>
<li class="content">
[8]<b style="margin: 20px;">PTXFELVL</b> (def=0x0)    //    Periodic TxFIFO empty level
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x5000000C<b style="margin: 20px;">FS_GUSBCFG</b>//   OTG_FS USB configuration register (OTG_FS_GUSBCFG)</summary>
<ul>
<li class="content">
[0:2]<b style="margin: 20px;">TOCAL</b> (def=0x0)    //    FS timeout calibration
</li>
<li class="content">
[6]<b style="margin: 20px;">PHYSEL</b> (def=0x0)    //    Full Speed serial transceiver select
</li>
<li class="content">
[8]<b style="margin: 20px;">SRPCAP</b> (def=0x0)    //    SRP-capable
</li>
<li class="content">
[9]<b style="margin: 20px;">HNPCAP</b> (def=0x1)    //    HNP-capable
</li>
<li class="content">
[10:13]<b style="margin: 20px;">TRDT</b> (def=0x2)    //    USB turnaround time
</li>
<li class="content">
[29]<b style="margin: 20px;">FHMOD</b> (def=0x0)    //    Force host mode
</li>
<li class="content">
[30]<b style="margin: 20px;">FDMOD</b> (def=0x0)    //    Force device mode
</li>
<li class="content">
[31]<b style="margin: 20px;">CTXPKT</b> (def=0x0)    //    Corrupt Tx packet
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000010<b style="margin: 20px;">FS_GRSTCTL</b>//   OTG_FS reset register (OTG_FS_GRSTCTL)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">CSRST</b> (def=0x0)    //    Core soft reset
</li>
<li class="content">
[1]<b style="margin: 20px;">HSRST</b> (def=0x0)    //    HCLK soft reset
</li>
<li class="content">
[2]<b style="margin: 20px;">FCRST</b> (def=0x0)    //    Host frame counter reset
</li>
<li class="content">
[4]<b style="margin: 20px;">RXFFLSH</b> (def=0x0)    //    RxFIFO flush
</li>
<li class="content">
[5]<b style="margin: 20px;">TXFFLSH</b> (def=0x0)    //    TxFIFO flush
</li>
<li class="content">
[6:10]<b style="margin: 20px;">TXFNUM</b> (def=0x0)    //    TxFIFO number
</li>
<li class="content">
[31]<b style="margin: 20px;">AHBIDL</b> (def=0x0)    //    AHB master idle
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000014<b style="margin: 20px;">FS_GINTSTS</b>//   OTG_FS core interrupt register (OTG_FS_GINTSTS)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">CMOD</b> (def=0x0)    //    Current mode of operation
</li>
<li class="content">
[1]<b style="margin: 20px;">MMIS</b> (def=0x0)    //    Mode mismatch interrupt
</li>
<li class="content">
[2]<b style="margin: 20px;">OTGINT</b> (def=0x0)    //    OTG interrupt
</li>
<li class="content">
[3]<b style="margin: 20px;">SOF</b> (def=0x0)    //    Start of frame
</li>
<li class="content">
[4]<b style="margin: 20px;">RXFLVL</b> (def=0x0)    //    RxFIFO non-empty
</li>
<li class="content">
[5]<b style="margin: 20px;">NPTXFE</b> (def=0x1)    //    Non-periodic TxFIFO empty
</li>
<li class="content">
[6]<b style="margin: 20px;">GINAKEFF</b> (def=0x0)    //    Global IN non-periodic NAK effective
</li>
<li class="content">
[7]<b style="margin: 20px;">GOUTNAKEFF</b> (def=0x0)    //    Global OUT NAK effective
</li>
<li class="content">
[10]<b style="margin: 20px;">ESUSP</b> (def=0x0)    //    Early suspend
</li>
<li class="content">
[11]<b style="margin: 20px;">USBSUSP</b> (def=0x0)    //    USB suspend
</li>
<li class="content">
[12]<b style="margin: 20px;">USBRST</b> (def=0x0)    //    USB reset
</li>
<li class="content">
[13]<b style="margin: 20px;">ENUMDNE</b> (def=0x0)    //    Enumeration done
</li>
<li class="content">
[14]<b style="margin: 20px;">ISOODRP</b> (def=0x0)    //    Isochronous OUT packet dropped interrupt
</li>
<li class="content">
[15]<b style="margin: 20px;">EOPF</b> (def=0x0)    //    End of periodic frame interrupt
</li>
<li class="content">
[18]<b style="margin: 20px;">IEPINT</b> (def=0x0)    //    IN endpoint interrupt
</li>
<li class="content">
[19]<b style="margin: 20px;">OEPINT</b> (def=0x0)    //    OUT endpoint interrupt
</li>
<li class="content">
[20]<b style="margin: 20px;">IISOIXFR</b> (def=0x0)    //    Incomplete isochronous IN transfer
</li>
<li class="content">
[21]<b style="margin: 20px;">IPXFR_INCOMPISOOUT</b> (def=0x0)    //    Incomplete periodic transfer(Host mode)/Incomplete isochronous OUT transfer(Device 
</li>
<li class="content">
[24]<b style="margin: 20px;">HPRTINT</b> (def=0x0)    //    Host port interrupt
</li>
<li class="content">
[25]<b style="margin: 20px;">HCINT</b> (def=0x0)    //    Host channels interrupt
</li>
<li class="content">
[26]<b style="margin: 20px;">PTXFE</b> (def=0x1)    //    Periodic TxFIFO empty
</li>
<li class="content">
[28]<b style="margin: 20px;">CIDSCHG</b> (def=0x0)    //    Connector ID status change
</li>
<li class="content">
[29]<b style="margin: 20px;">DISCINT</b> (def=0x0)    //    Disconnect detected interrupt
</li>
<li class="content">
[30]<b style="margin: 20px;">SRQINT</b> (def=0x0)    //    Session request/new session detected interrupt
</li>
<li class="content">
[31]<b style="margin: 20px;">WKUPINT</b> (def=0x0)    //    Resume/remote wakeup detected interrupt
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000018<b style="margin: 20px;">FS_GINTMSK</b>//   OTG_FS interrupt mask register (OTG_FS_GINTMSK)</summary>
<ul>
<li class="content">
[1]<b style="margin: 20px;">MMISM</b> (def=0x0)    //    Mode mismatch interrupt mask
</li>
<li class="content">
[2]<b style="margin: 20px;">OTGINT</b> (def=0x0)    //    OTG interrupt mask
</li>
<li class="content">
[3]<b style="margin: 20px;">SOFM</b> (def=0x0)    //    Start of frame mask
</li>
<li class="content">
[4]<b style="margin: 20px;">RXFLVLM</b> (def=0x0)    //    Receive FIFO non-empty mask
</li>
<li class="content">
[5]<b style="margin: 20px;">NPTXFEM</b> (def=0x0)    //    Non-periodic TxFIFO empty mask
</li>
<li class="content">
[6]<b style="margin: 20px;">GINAKEFFM</b> (def=0x0)    //    Global non-periodic IN NAK effective mask
</li>
<li class="content">
[7]<b style="margin: 20px;">GONAKEFFM</b> (def=0x0)    //    Global OUT NAK effective mask
</li>
<li class="content">
[10]<b style="margin: 20px;">ESUSPM</b> (def=0x0)    //    Early suspend mask
</li>
<li class="content">
[11]<b style="margin: 20px;">USBSUSPM</b> (def=0x0)    //    USB suspend mask
</li>
<li class="content">
[12]<b style="margin: 20px;">USBRST</b> (def=0x0)    //    USB reset mask
</li>
<li class="content">
[13]<b style="margin: 20px;">ENUMDNEM</b> (def=0x0)    //    Enumeration done mask
</li>
<li class="content">
[14]<b style="margin: 20px;">ISOODRPM</b> (def=0x0)    //    Isochronous OUT packet dropped interrupt mask
</li>
<li class="content">
[15]<b style="margin: 20px;">EOPFM</b> (def=0x0)    //    End of periodic frame interrupt mask
</li>
<li class="content">
[17]<b style="margin: 20px;">EPMISM</b> (def=0x0)    //    Endpoint mismatch interrupt mask
</li>
<li class="content">
[18]<b style="margin: 20px;">IEPINT</b> (def=0x0)    //    IN endpoints interrupt mask
</li>
<li class="content">
[19]<b style="margin: 20px;">OEPINT</b> (def=0x0)    //    OUT endpoints interrupt mask
</li>
<li class="content">
[20]<b style="margin: 20px;">IISOIXFRM</b> (def=0x0)    //    Incomplete isochronous IN transfer mask
</li>
<li class="content">
[21]<b style="margin: 20px;">IPXFRM_IISOOXFRM</b> (def=0x0)    //    Incomplete periodic transfer mask(Host mode)/Incomplete isochronous OUT transfer mask
</li>
<li class="content">
[24]<b style="margin: 20px;">PRTIM</b> (def=0x0)    //    Host port interrupt mask
</li>
<li class="content">
[25]<b style="margin: 20px;">HCIM</b> (def=0x0)    //    Host channels interrupt mask
</li>
<li class="content">
[26]<b style="margin: 20px;">PTXFEM</b> (def=0x0)    //    Periodic TxFIFO empty mask
</li>
<li class="content">
[28]<b style="margin: 20px;">CIDSCHGM</b> (def=0x0)    //    Connector ID status change mask
</li>
<li class="content">
[29]<b style="margin: 20px;">DISCINT</b> (def=0x0)    //    Disconnect detected interrupt mask
</li>
<li class="content">
[30]<b style="margin: 20px;">SRQIM</b> (def=0x0)    //    Session request/new session detected interrupt mask
</li>
<li class="content">
[31]<b style="margin: 20px;">WUIM</b> (def=0x0)    //    Resume/remote wakeup detected interrupt mask
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x5000001C<b style="margin: 20px;">FS_GRXSTSR_Device</b>//   OTG_FS Receive status debug read(Device mode)</summary>
<ul>
<li class="content">
[0:3]<b style="margin: 20px;">EPNUM</b> (def=0x0)    //    Endpoint number
</li>
<li class="content">
[4:14]<b style="margin: 20px;">BCNT</b> (def=0x0)    //    Byte count
</li>
<li class="content">
[15:16]<b style="margin: 20px;">DPID</b> (def=0x0)    //    Data PID
</li>
<li class="content">
[17:20]<b style="margin: 20px;">PKTSTS</b> (def=0x0)    //    Packet status
</li>
<li class="content">
[21:24]<b style="margin: 20px;">FRMNUM</b> (def=0x0)    //    Frame number
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x5000001C<b style="margin: 20px;">FS_GRXSTSR_Host</b>//   OTG_FS Receive status debug read(Host mode)</summary>
<ul>
<li class="content">
[0:3]<b style="margin: 20px;">EPNUM</b> (def=0x0)    //    Endpoint number
</li>
<li class="content">
[4:14]<b style="margin: 20px;">BCNT</b> (def=0x0)    //    Byte count
</li>
<li class="content">
[15:16]<b style="margin: 20px;">DPID</b> (def=0x0)    //    Data PID
</li>
<li class="content">
[17:20]<b style="margin: 20px;">PKTSTS</b> (def=0x0)    //    Packet status
</li>
<li class="content">
[21:24]<b style="margin: 20px;">FRMNUM</b> (def=0x0)    //    Frame number
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000024<b style="margin: 20px;">FS_GRXFSIZ</b>//   OTG_FS Receive FIFO size register (OTG_FS_GRXFSIZ)</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">RXFD</b> (def=0x200)    //    RxFIFO depth
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000028<b style="margin: 20px;">FS_GNPTXFSIZ_Device</b>//   OTG_FS non-periodic transmit FIFO size register (Device mode)</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">TX0FSA</b> (def=0x200)    //    Endpoint 0 transmit RAM start address
</li>
<li class="content">
[16:31]<b style="margin: 20px;">TX0FD</b> (def=0x0)    //    Endpoint 0 TxFIFO depth
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000028<b style="margin: 20px;">FS_GNPTXFSIZ_Host</b>//   OTG_FS non-periodic transmit FIFO size register (Host mode)</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">NPTXFSA</b> (def=0x200)    //    Non-periodic transmit RAM start address
</li>
<li class="content">
[16:31]<b style="margin: 20px;">NPTXFD</b> (def=0x0)    //    Non-periodic TxFIFO depth
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x5000002C<b style="margin: 20px;">FS_GNPTXSTS</b>//   OTG_FS non-periodic transmit FIFO/queue status register (OTG_FS_GNPTXSTS)</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">NPTXFSAV</b> (def=0x200)    //    Non-periodic TxFIFO space available
</li>
<li class="content">
[16:23]<b style="margin: 20px;">NPTQXSAV</b> (def=0x8)    //    Non-periodic transmit request queue space available
</li>
<li class="content">
[24:30]<b style="margin: 20px;">NPTXQTOP</b> (def=0x0)    //    Top of the non-periodic transmit request queue
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000038<b style="margin: 20px;">FS_GCCFG</b>//   OTG_FS general core configuration register (OTG_FS_GCCFG)</summary>
<ul>
<li class="content">
[16]<b style="margin: 20px;">PWRDWN</b> (def=0x0)    //    Power down
</li>
<li class="content">
[18]<b style="margin: 20px;">VBUSASEN</b> (def=0x0)    //    Enable the VBUS sensing device
</li>
<li class="content">
[19]<b style="margin: 20px;">VBUSBSEN</b> (def=0x0)    //    Enable the VBUS sensing device
</li>
<li class="content">
[20]<b style="margin: 20px;">SOFOUTEN</b> (def=0x0)    //    SOF output enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x5000003C<b style="margin: 20px;">FS_CID</b>//   core ID register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">PRODUCT_ID</b> (def=0x1000)    //    Product ID field
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000100<b style="margin: 20px;">FS_HPTXFSIZ</b>//   OTG_FS Host periodic transmit FIFO size register (OTG_FS_HPTXFSIZ)</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">PTXSA</b> (def=0x600)    //    Host periodic TxFIFO start address
</li>
<li class="content">
[16:31]<b style="margin: 20px;">PTXFSIZ</b> (def=0x200)    //    Host periodic TxFIFO depth
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000104<b style="margin: 20px;">FS_DIEPTXF1</b>//   OTG_FS device IN endpoint transmit FIFO size register (OTG_FS_DIEPTXF2)</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">INEPTXSA</b> (def=0x400)    //    IN endpoint FIFO2 transmit RAM start address
</li>
<li class="content">
[16:31]<b style="margin: 20px;">INEPTXFD</b> (def=0x200)    //    IN endpoint TxFIFO depth
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000108<b style="margin: 20px;">FS_DIEPTXF2</b>//   OTG_FS device IN endpoint transmit FIFO size register (OTG_FS_DIEPTXF3)</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">INEPTXSA</b> (def=0x400)    //    IN endpoint FIFO3 transmit RAM start address
</li>
<li class="content">
[16:31]<b style="margin: 20px;">INEPTXFD</b> (def=0x200)    //    IN endpoint TxFIFO depth
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x5000010C<b style="margin: 20px;">FS_DIEPTXF3</b>//   OTG_FS device IN endpoint transmit FIFO size register (OTG_FS_DIEPTXF4)</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">INEPTXSA</b> (def=0x400)    //    IN endpoint FIFO4 transmit RAM start address
</li>
<li class="content">
[16:31]<b style="margin: 20px;">INEPTXFD</b> (def=0x200)    //    IN endpoint TxFIFO depth
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000400<b style="margin: 20px;">OTG_FS_HOST</b>// USB on the go full speed</summary>
<ul>
<li class="content"><details><summary>0x50000400<b style="margin: 20px;">FS_HCFG</b>//   OTG_FS host configuration register (OTG_FS_HCFG)</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">FSLSPCS</b> (def=0x0)    //    FS/LS PHY clock select
</li>
<li class="content">
[2]<b style="margin: 20px;">FSLSS</b> (def=0x0)    //    FS- and LS-only support
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000404<b style="margin: 20px;">HFIR</b>//   OTG_FS Host frame interval register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">FRIVL</b> (def=0xEA60)    //    Frame interval
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000408<b style="margin: 20px;">FS_HFNUM</b>//   OTG_FS host frame number/frame time remaining register (OTG_FS_HFNUM)</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">FRNUM</b> (def=0x3FFF)    //    Frame number
</li>
<li class="content">
[16:31]<b style="margin: 20px;">FTREM</b> (def=0x0)    //    Frame time remaining
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000410<b style="margin: 20px;">FS_HPTXSTS</b>//   OTG_FS_Host periodic transmit FIFO/queue status register (OTG_FS_HPTXSTS)</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">PTXFSAVL</b> (def=0x100)    //    Periodic transmit data FIFO space available
</li>
<li class="content">
[16:23]<b style="margin: 20px;">PTXQSAV</b> (def=0x8)    //    Periodic transmit request queue space available
</li>
<li class="content">
[24:31]<b style="margin: 20px;">PTXQTOP</b> (def=0x0)    //    Top of the periodic transmit request queue
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000414<b style="margin: 20px;">HAINT</b>//   OTG_FS Host all channels interrupt register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">HAINT</b> (def=0x0)    //    Channel interrupts
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000418<b style="margin: 20px;">HAINTMSK</b>//   OTG_FS host all channels interrupt mask register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">HAINTM</b> (def=0x0)    //    Channel interrupt mask
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000440<b style="margin: 20px;">FS_HPRT</b>//   OTG_FS host port control and status register (OTG_FS_HPRT)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">PCSTS</b> (def=0x0)    //    Port connect status
</li>
<li class="content">
[1]<b style="margin: 20px;">PCDET</b> (def=0x0)    //    Port connect detected
</li>
<li class="content">
[2]<b style="margin: 20px;">PENA</b> (def=0x0)    //    Port enable
</li>
<li class="content">
[3]<b style="margin: 20px;">PENCHNG</b> (def=0x0)    //    Port enable/disable change
</li>
<li class="content">
[4]<b style="margin: 20px;">POCA</b> (def=0x0)    //    Port overcurrent active
</li>
<li class="content">
[5]<b style="margin: 20px;">POCCHNG</b> (def=0x0)    //    Port overcurrent change
</li>
<li class="content">
[6]<b style="margin: 20px;">PRES</b> (def=0x0)    //    Port resume
</li>
<li class="content">
[7]<b style="margin: 20px;">PSUSP</b> (def=0x0)    //    Port suspend
</li>
<li class="content">
[8]<b style="margin: 20px;">PRST</b> (def=0x0)    //    Port reset
</li>
<li class="content">
[10:11]<b style="margin: 20px;">PLSTS</b> (def=0x0)    //    Port line status
</li>
<li class="content">
[12]<b style="margin: 20px;">PPWR</b> (def=0x0)    //    Port power
</li>
<li class="content">
[13:16]<b style="margin: 20px;">PTCTL</b> (def=0x0)    //    Port test control
</li>
<li class="content">
[17:18]<b style="margin: 20px;">PSPD</b> (def=0x0)    //    Port speed
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000500<b style="margin: 20px;">FS_HCCHAR0</b>//   OTG_FS host channel-0 characteristics register (OTG_FS_HCCHAR0)</summary>
<ul>
<li class="content">
[0:10]<b style="margin: 20px;">MPSIZ</b> (def=0x0)    //    Maximum packet size
</li>
<li class="content">
[11:14]<b style="margin: 20px;">EPNUM</b> (def=0x0)    //    Endpoint number
</li>
<li class="content">
[15]<b style="margin: 20px;">EPDIR</b> (def=0x0)    //    Endpoint direction
</li>
<li class="content">
[17]<b style="margin: 20px;">LSDEV</b> (def=0x0)    //    Low-speed device
</li>
<li class="content">
[18:19]<b style="margin: 20px;">EPTYP</b> (def=0x0)    //    Endpoint type
</li>
<li class="content">
[20:21]<b style="margin: 20px;">MCNT</b> (def=0x0)    //    Multicount
</li>
<li class="content">
[22:28]<b style="margin: 20px;">DAD</b> (def=0x0)    //    Device address
</li>
<li class="content">
[29]<b style="margin: 20px;">ODDFRM</b> (def=0x0)    //    Odd frame
</li>
<li class="content">
[30]<b style="margin: 20px;">CHDIS</b> (def=0x0)    //    Channel disable
</li>
<li class="content">
[31]<b style="margin: 20px;">CHENA</b> (def=0x0)    //    Channel enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000520<b style="margin: 20px;">FS_HCCHAR1</b>//   OTG_FS host channel-1 characteristics register (OTG_FS_HCCHAR1)</summary>
<ul>
<li class="content">
[0:10]<b style="margin: 20px;">MPSIZ</b> (def=0x0)    //    Maximum packet size
</li>
<li class="content">
[11:14]<b style="margin: 20px;">EPNUM</b> (def=0x0)    //    Endpoint number
</li>
<li class="content">
[15]<b style="margin: 20px;">EPDIR</b> (def=0x0)    //    Endpoint direction
</li>
<li class="content">
[17]<b style="margin: 20px;">LSDEV</b> (def=0x0)    //    Low-speed device
</li>
<li class="content">
[18:19]<b style="margin: 20px;">EPTYP</b> (def=0x0)    //    Endpoint type
</li>
<li class="content">
[20:21]<b style="margin: 20px;">MCNT</b> (def=0x0)    //    Multicount
</li>
<li class="content">
[22:28]<b style="margin: 20px;">DAD</b> (def=0x0)    //    Device address
</li>
<li class="content">
[29]<b style="margin: 20px;">ODDFRM</b> (def=0x0)    //    Odd frame
</li>
<li class="content">
[30]<b style="margin: 20px;">CHDIS</b> (def=0x0)    //    Channel disable
</li>
<li class="content">
[31]<b style="margin: 20px;">CHENA</b> (def=0x0)    //    Channel enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000540<b style="margin: 20px;">FS_HCCHAR2</b>//   OTG_FS host channel-2 characteristics register (OTG_FS_HCCHAR2)</summary>
<ul>
<li class="content">
[0:10]<b style="margin: 20px;">MPSIZ</b> (def=0x0)    //    Maximum packet size
</li>
<li class="content">
[11:14]<b style="margin: 20px;">EPNUM</b> (def=0x0)    //    Endpoint number
</li>
<li class="content">
[15]<b style="margin: 20px;">EPDIR</b> (def=0x0)    //    Endpoint direction
</li>
<li class="content">
[17]<b style="margin: 20px;">LSDEV</b> (def=0x0)    //    Low-speed device
</li>
<li class="content">
[18:19]<b style="margin: 20px;">EPTYP</b> (def=0x0)    //    Endpoint type
</li>
<li class="content">
[20:21]<b style="margin: 20px;">MCNT</b> (def=0x0)    //    Multicount
</li>
<li class="content">
[22:28]<b style="margin: 20px;">DAD</b> (def=0x0)    //    Device address
</li>
<li class="content">
[29]<b style="margin: 20px;">ODDFRM</b> (def=0x0)    //    Odd frame
</li>
<li class="content">
[30]<b style="margin: 20px;">CHDIS</b> (def=0x0)    //    Channel disable
</li>
<li class="content">
[31]<b style="margin: 20px;">CHENA</b> (def=0x0)    //    Channel enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000560<b style="margin: 20px;">FS_HCCHAR3</b>//   OTG_FS host channel-3 characteristics register (OTG_FS_HCCHAR3)</summary>
<ul>
<li class="content">
[0:10]<b style="margin: 20px;">MPSIZ</b> (def=0x0)    //    Maximum packet size
</li>
<li class="content">
[11:14]<b style="margin: 20px;">EPNUM</b> (def=0x0)    //    Endpoint number
</li>
<li class="content">
[15]<b style="margin: 20px;">EPDIR</b> (def=0x0)    //    Endpoint direction
</li>
<li class="content">
[17]<b style="margin: 20px;">LSDEV</b> (def=0x0)    //    Low-speed device
</li>
<li class="content">
[18:19]<b style="margin: 20px;">EPTYP</b> (def=0x0)    //    Endpoint type
</li>
<li class="content">
[20:21]<b style="margin: 20px;">MCNT</b> (def=0x0)    //    Multicount
</li>
<li class="content">
[22:28]<b style="margin: 20px;">DAD</b> (def=0x0)    //    Device address
</li>
<li class="content">
[29]<b style="margin: 20px;">ODDFRM</b> (def=0x0)    //    Odd frame
</li>
<li class="content">
[30]<b style="margin: 20px;">CHDIS</b> (def=0x0)    //    Channel disable
</li>
<li class="content">
[31]<b style="margin: 20px;">CHENA</b> (def=0x0)    //    Channel enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000580<b style="margin: 20px;">FS_HCCHAR4</b>//   OTG_FS host channel-4 characteristics register (OTG_FS_HCCHAR4)</summary>
<ul>
<li class="content">
[0:10]<b style="margin: 20px;">MPSIZ</b> (def=0x0)    //    Maximum packet size
</li>
<li class="content">
[11:14]<b style="margin: 20px;">EPNUM</b> (def=0x0)    //    Endpoint number
</li>
<li class="content">
[15]<b style="margin: 20px;">EPDIR</b> (def=0x0)    //    Endpoint direction
</li>
<li class="content">
[17]<b style="margin: 20px;">LSDEV</b> (def=0x0)    //    Low-speed device
</li>
<li class="content">
[18:19]<b style="margin: 20px;">EPTYP</b> (def=0x0)    //    Endpoint type
</li>
<li class="content">
[20:21]<b style="margin: 20px;">MCNT</b> (def=0x0)    //    Multicount
</li>
<li class="content">
[22:28]<b style="margin: 20px;">DAD</b> (def=0x0)    //    Device address
</li>
<li class="content">
[29]<b style="margin: 20px;">ODDFRM</b> (def=0x0)    //    Odd frame
</li>
<li class="content">
[30]<b style="margin: 20px;">CHDIS</b> (def=0x0)    //    Channel disable
</li>
<li class="content">
[31]<b style="margin: 20px;">CHENA</b> (def=0x0)    //    Channel enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x500005A0<b style="margin: 20px;">FS_HCCHAR5</b>//   OTG_FS host channel-5 characteristics register (OTG_FS_HCCHAR5)</summary>
<ul>
<li class="content">
[0:10]<b style="margin: 20px;">MPSIZ</b> (def=0x0)    //    Maximum packet size
</li>
<li class="content">
[11:14]<b style="margin: 20px;">EPNUM</b> (def=0x0)    //    Endpoint number
</li>
<li class="content">
[15]<b style="margin: 20px;">EPDIR</b> (def=0x0)    //    Endpoint direction
</li>
<li class="content">
[17]<b style="margin: 20px;">LSDEV</b> (def=0x0)    //    Low-speed device
</li>
<li class="content">
[18:19]<b style="margin: 20px;">EPTYP</b> (def=0x0)    //    Endpoint type
</li>
<li class="content">
[20:21]<b style="margin: 20px;">MCNT</b> (def=0x0)    //    Multicount
</li>
<li class="content">
[22:28]<b style="margin: 20px;">DAD</b> (def=0x0)    //    Device address
</li>
<li class="content">
[29]<b style="margin: 20px;">ODDFRM</b> (def=0x0)    //    Odd frame
</li>
<li class="content">
[30]<b style="margin: 20px;">CHDIS</b> (def=0x0)    //    Channel disable
</li>
<li class="content">
[31]<b style="margin: 20px;">CHENA</b> (def=0x0)    //    Channel enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x500005C0<b style="margin: 20px;">FS_HCCHAR6</b>//   OTG_FS host channel-6 characteristics register (OTG_FS_HCCHAR6)</summary>
<ul>
<li class="content">
[0:10]<b style="margin: 20px;">MPSIZ</b> (def=0x0)    //    Maximum packet size
</li>
<li class="content">
[11:14]<b style="margin: 20px;">EPNUM</b> (def=0x0)    //    Endpoint number
</li>
<li class="content">
[15]<b style="margin: 20px;">EPDIR</b> (def=0x0)    //    Endpoint direction
</li>
<li class="content">
[17]<b style="margin: 20px;">LSDEV</b> (def=0x0)    //    Low-speed device
</li>
<li class="content">
[18:19]<b style="margin: 20px;">EPTYP</b> (def=0x0)    //    Endpoint type
</li>
<li class="content">
[20:21]<b style="margin: 20px;">MCNT</b> (def=0x0)    //    Multicount
</li>
<li class="content">
[22:28]<b style="margin: 20px;">DAD</b> (def=0x0)    //    Device address
</li>
<li class="content">
[29]<b style="margin: 20px;">ODDFRM</b> (def=0x0)    //    Odd frame
</li>
<li class="content">
[30]<b style="margin: 20px;">CHDIS</b> (def=0x0)    //    Channel disable
</li>
<li class="content">
[31]<b style="margin: 20px;">CHENA</b> (def=0x0)    //    Channel enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x500005E0<b style="margin: 20px;">FS_HCCHAR7</b>//   OTG_FS host channel-7 characteristics register (OTG_FS_HCCHAR7)</summary>
<ul>
<li class="content">
[0:10]<b style="margin: 20px;">MPSIZ</b> (def=0x0)    //    Maximum packet size
</li>
<li class="content">
[11:14]<b style="margin: 20px;">EPNUM</b> (def=0x0)    //    Endpoint number
</li>
<li class="content">
[15]<b style="margin: 20px;">EPDIR</b> (def=0x0)    //    Endpoint direction
</li>
<li class="content">
[17]<b style="margin: 20px;">LSDEV</b> (def=0x0)    //    Low-speed device
</li>
<li class="content">
[18:19]<b style="margin: 20px;">EPTYP</b> (def=0x0)    //    Endpoint type
</li>
<li class="content">
[20:21]<b style="margin: 20px;">MCNT</b> (def=0x0)    //    Multicount
</li>
<li class="content">
[22:28]<b style="margin: 20px;">DAD</b> (def=0x0)    //    Device address
</li>
<li class="content">
[29]<b style="margin: 20px;">ODDFRM</b> (def=0x0)    //    Odd frame
</li>
<li class="content">
[30]<b style="margin: 20px;">CHDIS</b> (def=0x0)    //    Channel disable
</li>
<li class="content">
[31]<b style="margin: 20px;">CHENA</b> (def=0x0)    //    Channel enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000508<b style="margin: 20px;">FS_HCINT0</b>//   OTG_FS host channel-0 interrupt register (OTG_FS_HCINT0)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">XFRC</b> (def=0x0)    //    Transfer completed
</li>
<li class="content">
[1]<b style="margin: 20px;">CHH</b> (def=0x0)    //    Channel halted
</li>
<li class="content">
[3]<b style="margin: 20px;">STALL</b> (def=0x0)    //    STALL response received interrupt
</li>
<li class="content">
[4]<b style="margin: 20px;">NAK</b> (def=0x0)    //    NAK response received interrupt
</li>
<li class="content">
[5]<b style="margin: 20px;">ACK</b> (def=0x0)    //    ACK response received/transmitted interrupt
</li>
<li class="content">
[7]<b style="margin: 20px;">TXERR</b> (def=0x0)    //    Transaction error
</li>
<li class="content">
[8]<b style="margin: 20px;">BBERR</b> (def=0x0)    //    Babble error
</li>
<li class="content">
[9]<b style="margin: 20px;">FRMOR</b> (def=0x0)    //    Frame overrun
</li>
<li class="content">
[10]<b style="margin: 20px;">DTERR</b> (def=0x0)    //    Data toggle error
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000528<b style="margin: 20px;">FS_HCINT1</b>//   OTG_FS host channel-1 interrupt register (OTG_FS_HCINT1)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">XFRC</b> (def=0x0)    //    Transfer completed
</li>
<li class="content">
[1]<b style="margin: 20px;">CHH</b> (def=0x0)    //    Channel halted
</li>
<li class="content">
[3]<b style="margin: 20px;">STALL</b> (def=0x0)    //    STALL response received interrupt
</li>
<li class="content">
[4]<b style="margin: 20px;">NAK</b> (def=0x0)    //    NAK response received interrupt
</li>
<li class="content">
[5]<b style="margin: 20px;">ACK</b> (def=0x0)    //    ACK response received/transmitted interrupt
</li>
<li class="content">
[7]<b style="margin: 20px;">TXERR</b> (def=0x0)    //    Transaction error
</li>
<li class="content">
[8]<b style="margin: 20px;">BBERR</b> (def=0x0)    //    Babble error
</li>
<li class="content">
[9]<b style="margin: 20px;">FRMOR</b> (def=0x0)    //    Frame overrun
</li>
<li class="content">
[10]<b style="margin: 20px;">DTERR</b> (def=0x0)    //    Data toggle error
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000548<b style="margin: 20px;">FS_HCINT2</b>//   OTG_FS host channel-2 interrupt register (OTG_FS_HCINT2)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">XFRC</b> (def=0x0)    //    Transfer completed
</li>
<li class="content">
[1]<b style="margin: 20px;">CHH</b> (def=0x0)    //    Channel halted
</li>
<li class="content">
[3]<b style="margin: 20px;">STALL</b> (def=0x0)    //    STALL response received interrupt
</li>
<li class="content">
[4]<b style="margin: 20px;">NAK</b> (def=0x0)    //    NAK response received interrupt
</li>
<li class="content">
[5]<b style="margin: 20px;">ACK</b> (def=0x0)    //    ACK response received/transmitted interrupt
</li>
<li class="content">
[7]<b style="margin: 20px;">TXERR</b> (def=0x0)    //    Transaction error
</li>
<li class="content">
[8]<b style="margin: 20px;">BBERR</b> (def=0x0)    //    Babble error
</li>
<li class="content">
[9]<b style="margin: 20px;">FRMOR</b> (def=0x0)    //    Frame overrun
</li>
<li class="content">
[10]<b style="margin: 20px;">DTERR</b> (def=0x0)    //    Data toggle error
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000568<b style="margin: 20px;">FS_HCINT3</b>//   OTG_FS host channel-3 interrupt register (OTG_FS_HCINT3)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">XFRC</b> (def=0x0)    //    Transfer completed
</li>
<li class="content">
[1]<b style="margin: 20px;">CHH</b> (def=0x0)    //    Channel halted
</li>
<li class="content">
[3]<b style="margin: 20px;">STALL</b> (def=0x0)    //    STALL response received interrupt
</li>
<li class="content">
[4]<b style="margin: 20px;">NAK</b> (def=0x0)    //    NAK response received interrupt
</li>
<li class="content">
[5]<b style="margin: 20px;">ACK</b> (def=0x0)    //    ACK response received/transmitted interrupt
</li>
<li class="content">
[7]<b style="margin: 20px;">TXERR</b> (def=0x0)    //    Transaction error
</li>
<li class="content">
[8]<b style="margin: 20px;">BBERR</b> (def=0x0)    //    Babble error
</li>
<li class="content">
[9]<b style="margin: 20px;">FRMOR</b> (def=0x0)    //    Frame overrun
</li>
<li class="content">
[10]<b style="margin: 20px;">DTERR</b> (def=0x0)    //    Data toggle error
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000588<b style="margin: 20px;">FS_HCINT4</b>//   OTG_FS host channel-4 interrupt register (OTG_FS_HCINT4)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">XFRC</b> (def=0x0)    //    Transfer completed
</li>
<li class="content">
[1]<b style="margin: 20px;">CHH</b> (def=0x0)    //    Channel halted
</li>
<li class="content">
[3]<b style="margin: 20px;">STALL</b> (def=0x0)    //    STALL response received interrupt
</li>
<li class="content">
[4]<b style="margin: 20px;">NAK</b> (def=0x0)    //    NAK response received interrupt
</li>
<li class="content">
[5]<b style="margin: 20px;">ACK</b> (def=0x0)    //    ACK response received/transmitted interrupt
</li>
<li class="content">
[7]<b style="margin: 20px;">TXERR</b> (def=0x0)    //    Transaction error
</li>
<li class="content">
[8]<b style="margin: 20px;">BBERR</b> (def=0x0)    //    Babble error
</li>
<li class="content">
[9]<b style="margin: 20px;">FRMOR</b> (def=0x0)    //    Frame overrun
</li>
<li class="content">
[10]<b style="margin: 20px;">DTERR</b> (def=0x0)    //    Data toggle error
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x500005A8<b style="margin: 20px;">FS_HCINT5</b>//   OTG_FS host channel-5 interrupt register (OTG_FS_HCINT5)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">XFRC</b> (def=0x0)    //    Transfer completed
</li>
<li class="content">
[1]<b style="margin: 20px;">CHH</b> (def=0x0)    //    Channel halted
</li>
<li class="content">
[3]<b style="margin: 20px;">STALL</b> (def=0x0)    //    STALL response received interrupt
</li>
<li class="content">
[4]<b style="margin: 20px;">NAK</b> (def=0x0)    //    NAK response received interrupt
</li>
<li class="content">
[5]<b style="margin: 20px;">ACK</b> (def=0x0)    //    ACK response received/transmitted interrupt
</li>
<li class="content">
[7]<b style="margin: 20px;">TXERR</b> (def=0x0)    //    Transaction error
</li>
<li class="content">
[8]<b style="margin: 20px;">BBERR</b> (def=0x0)    //    Babble error
</li>
<li class="content">
[9]<b style="margin: 20px;">FRMOR</b> (def=0x0)    //    Frame overrun
</li>
<li class="content">
[10]<b style="margin: 20px;">DTERR</b> (def=0x0)    //    Data toggle error
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x500005C8<b style="margin: 20px;">FS_HCINT6</b>//   OTG_FS host channel-6 interrupt register (OTG_FS_HCINT6)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">XFRC</b> (def=0x0)    //    Transfer completed
</li>
<li class="content">
[1]<b style="margin: 20px;">CHH</b> (def=0x0)    //    Channel halted
</li>
<li class="content">
[3]<b style="margin: 20px;">STALL</b> (def=0x0)    //    STALL response received interrupt
</li>
<li class="content">
[4]<b style="margin: 20px;">NAK</b> (def=0x0)    //    NAK response received interrupt
</li>
<li class="content">
[5]<b style="margin: 20px;">ACK</b> (def=0x0)    //    ACK response received/transmitted interrupt
</li>
<li class="content">
[7]<b style="margin: 20px;">TXERR</b> (def=0x0)    //    Transaction error
</li>
<li class="content">
[8]<b style="margin: 20px;">BBERR</b> (def=0x0)    //    Babble error
</li>
<li class="content">
[9]<b style="margin: 20px;">FRMOR</b> (def=0x0)    //    Frame overrun
</li>
<li class="content">
[10]<b style="margin: 20px;">DTERR</b> (def=0x0)    //    Data toggle error
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x500005E8<b style="margin: 20px;">FS_HCINT7</b>//   OTG_FS host channel-7 interrupt register (OTG_FS_HCINT7)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">XFRC</b> (def=0x0)    //    Transfer completed
</li>
<li class="content">
[1]<b style="margin: 20px;">CHH</b> (def=0x0)    //    Channel halted
</li>
<li class="content">
[3]<b style="margin: 20px;">STALL</b> (def=0x0)    //    STALL response received interrupt
</li>
<li class="content">
[4]<b style="margin: 20px;">NAK</b> (def=0x0)    //    NAK response received interrupt
</li>
<li class="content">
[5]<b style="margin: 20px;">ACK</b> (def=0x0)    //    ACK response received/transmitted interrupt
</li>
<li class="content">
[7]<b style="margin: 20px;">TXERR</b> (def=0x0)    //    Transaction error
</li>
<li class="content">
[8]<b style="margin: 20px;">BBERR</b> (def=0x0)    //    Babble error
</li>
<li class="content">
[9]<b style="margin: 20px;">FRMOR</b> (def=0x0)    //    Frame overrun
</li>
<li class="content">
[10]<b style="margin: 20px;">DTERR</b> (def=0x0)    //    Data toggle error
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x5000050C<b style="margin: 20px;">FS_HCINTMSK0</b>//   OTG_FS host channel-0 mask register (OTG_FS_HCINTMSK0)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">XFRCM</b> (def=0x0)    //    Transfer completed mask
</li>
<li class="content">
[1]<b style="margin: 20px;">CHHM</b> (def=0x0)    //    Channel halted mask
</li>
<li class="content">
[3]<b style="margin: 20px;">STALLM</b> (def=0x0)    //    STALL response received interrupt mask
</li>
<li class="content">
[4]<b style="margin: 20px;">NAKM</b> (def=0x0)    //    NAK response received interrupt mask
</li>
<li class="content">
[5]<b style="margin: 20px;">ACKM</b> (def=0x0)    //    ACK response received/transmitted interrupt mask
</li>
<li class="content">
[6]<b style="margin: 20px;">NYET</b> (def=0x0)    //    response received interrupt mask
</li>
<li class="content">
[7]<b style="margin: 20px;">TXERRM</b> (def=0x0)    //    Transaction error mask
</li>
<li class="content">
[8]<b style="margin: 20px;">BBERRM</b> (def=0x0)    //    Babble error mask
</li>
<li class="content">
[9]<b style="margin: 20px;">FRMORM</b> (def=0x0)    //    Frame overrun mask
</li>
<li class="content">
[10]<b style="margin: 20px;">DTERRM</b> (def=0x0)    //    Data toggle error mask
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x5000052C<b style="margin: 20px;">FS_HCINTMSK1</b>//   OTG_FS host channel-1 mask register (OTG_FS_HCINTMSK1)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">XFRCM</b> (def=0x0)    //    Transfer completed mask
</li>
<li class="content">
[1]<b style="margin: 20px;">CHHM</b> (def=0x0)    //    Channel halted mask
</li>
<li class="content">
[3]<b style="margin: 20px;">STALLM</b> (def=0x0)    //    STALL response received interrupt mask
</li>
<li class="content">
[4]<b style="margin: 20px;">NAKM</b> (def=0x0)    //    NAK response received interrupt mask
</li>
<li class="content">
[5]<b style="margin: 20px;">ACKM</b> (def=0x0)    //    ACK response received/transmitted interrupt mask
</li>
<li class="content">
[6]<b style="margin: 20px;">NYET</b> (def=0x0)    //    response received interrupt mask
</li>
<li class="content">
[7]<b style="margin: 20px;">TXERRM</b> (def=0x0)    //    Transaction error mask
</li>
<li class="content">
[8]<b style="margin: 20px;">BBERRM</b> (def=0x0)    //    Babble error mask
</li>
<li class="content">
[9]<b style="margin: 20px;">FRMORM</b> (def=0x0)    //    Frame overrun mask
</li>
<li class="content">
[10]<b style="margin: 20px;">DTERRM</b> (def=0x0)    //    Data toggle error mask
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x5000054C<b style="margin: 20px;">FS_HCINTMSK2</b>//   OTG_FS host channel-2 mask register (OTG_FS_HCINTMSK2)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">XFRCM</b> (def=0x0)    //    Transfer completed mask
</li>
<li class="content">
[1]<b style="margin: 20px;">CHHM</b> (def=0x0)    //    Channel halted mask
</li>
<li class="content">
[3]<b style="margin: 20px;">STALLM</b> (def=0x0)    //    STALL response received interrupt mask
</li>
<li class="content">
[4]<b style="margin: 20px;">NAKM</b> (def=0x0)    //    NAK response received interrupt mask
</li>
<li class="content">
[5]<b style="margin: 20px;">ACKM</b> (def=0x0)    //    ACK response received/transmitted interrupt mask
</li>
<li class="content">
[6]<b style="margin: 20px;">NYET</b> (def=0x0)    //    response received interrupt mask
</li>
<li class="content">
[7]<b style="margin: 20px;">TXERRM</b> (def=0x0)    //    Transaction error mask
</li>
<li class="content">
[8]<b style="margin: 20px;">BBERRM</b> (def=0x0)    //    Babble error mask
</li>
<li class="content">
[9]<b style="margin: 20px;">FRMORM</b> (def=0x0)    //    Frame overrun mask
</li>
<li class="content">
[10]<b style="margin: 20px;">DTERRM</b> (def=0x0)    //    Data toggle error mask
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x5000056C<b style="margin: 20px;">FS_HCINTMSK3</b>//   OTG_FS host channel-3 mask register (OTG_FS_HCINTMSK3)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">XFRCM</b> (def=0x0)    //    Transfer completed mask
</li>
<li class="content">
[1]<b style="margin: 20px;">CHHM</b> (def=0x0)    //    Channel halted mask
</li>
<li class="content">
[3]<b style="margin: 20px;">STALLM</b> (def=0x0)    //    STALL response received interrupt mask
</li>
<li class="content">
[4]<b style="margin: 20px;">NAKM</b> (def=0x0)    //    NAK response received interrupt mask
</li>
<li class="content">
[5]<b style="margin: 20px;">ACKM</b> (def=0x0)    //    ACK response received/transmitted interrupt mask
</li>
<li class="content">
[6]<b style="margin: 20px;">NYET</b> (def=0x0)    //    response received interrupt mask
</li>
<li class="content">
[7]<b style="margin: 20px;">TXERRM</b> (def=0x0)    //    Transaction error mask
</li>
<li class="content">
[8]<b style="margin: 20px;">BBERRM</b> (def=0x0)    //    Babble error mask
</li>
<li class="content">
[9]<b style="margin: 20px;">FRMORM</b> (def=0x0)    //    Frame overrun mask
</li>
<li class="content">
[10]<b style="margin: 20px;">DTERRM</b> (def=0x0)    //    Data toggle error mask
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x5000058C<b style="margin: 20px;">FS_HCINTMSK4</b>//   OTG_FS host channel-4 mask register (OTG_FS_HCINTMSK4)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">XFRCM</b> (def=0x0)    //    Transfer completed mask
</li>
<li class="content">
[1]<b style="margin: 20px;">CHHM</b> (def=0x0)    //    Channel halted mask
</li>
<li class="content">
[3]<b style="margin: 20px;">STALLM</b> (def=0x0)    //    STALL response received interrupt mask
</li>
<li class="content">
[4]<b style="margin: 20px;">NAKM</b> (def=0x0)    //    NAK response received interrupt mask
</li>
<li class="content">
[5]<b style="margin: 20px;">ACKM</b> (def=0x0)    //    ACK response received/transmitted interrupt mask
</li>
<li class="content">
[6]<b style="margin: 20px;">NYET</b> (def=0x0)    //    response received interrupt mask
</li>
<li class="content">
[7]<b style="margin: 20px;">TXERRM</b> (def=0x0)    //    Transaction error mask
</li>
<li class="content">
[8]<b style="margin: 20px;">BBERRM</b> (def=0x0)    //    Babble error mask
</li>
<li class="content">
[9]<b style="margin: 20px;">FRMORM</b> (def=0x0)    //    Frame overrun mask
</li>
<li class="content">
[10]<b style="margin: 20px;">DTERRM</b> (def=0x0)    //    Data toggle error mask
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x500005AC<b style="margin: 20px;">FS_HCINTMSK5</b>//   OTG_FS host channel-5 mask register (OTG_FS_HCINTMSK5)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">XFRCM</b> (def=0x0)    //    Transfer completed mask
</li>
<li class="content">
[1]<b style="margin: 20px;">CHHM</b> (def=0x0)    //    Channel halted mask
</li>
<li class="content">
[3]<b style="margin: 20px;">STALLM</b> (def=0x0)    //    STALL response received interrupt mask
</li>
<li class="content">
[4]<b style="margin: 20px;">NAKM</b> (def=0x0)    //    NAK response received interrupt mask
</li>
<li class="content">
[5]<b style="margin: 20px;">ACKM</b> (def=0x0)    //    ACK response received/transmitted interrupt mask
</li>
<li class="content">
[6]<b style="margin: 20px;">NYET</b> (def=0x0)    //    response received interrupt mask
</li>
<li class="content">
[7]<b style="margin: 20px;">TXERRM</b> (def=0x0)    //    Transaction error mask
</li>
<li class="content">
[8]<b style="margin: 20px;">BBERRM</b> (def=0x0)    //    Babble error mask
</li>
<li class="content">
[9]<b style="margin: 20px;">FRMORM</b> (def=0x0)    //    Frame overrun mask
</li>
<li class="content">
[10]<b style="margin: 20px;">DTERRM</b> (def=0x0)    //    Data toggle error mask
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x500005CC<b style="margin: 20px;">FS_HCINTMSK6</b>//   OTG_FS host channel-6 mask register (OTG_FS_HCINTMSK6)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">XFRCM</b> (def=0x0)    //    Transfer completed mask
</li>
<li class="content">
[1]<b style="margin: 20px;">CHHM</b> (def=0x0)    //    Channel halted mask
</li>
<li class="content">
[3]<b style="margin: 20px;">STALLM</b> (def=0x0)    //    STALL response received interrupt mask
</li>
<li class="content">
[4]<b style="margin: 20px;">NAKM</b> (def=0x0)    //    NAK response received interrupt mask
</li>
<li class="content">
[5]<b style="margin: 20px;">ACKM</b> (def=0x0)    //    ACK response received/transmitted interrupt mask
</li>
<li class="content">
[6]<b style="margin: 20px;">NYET</b> (def=0x0)    //    response received interrupt mask
</li>
<li class="content">
[7]<b style="margin: 20px;">TXERRM</b> (def=0x0)    //    Transaction error mask
</li>
<li class="content">
[8]<b style="margin: 20px;">BBERRM</b> (def=0x0)    //    Babble error mask
</li>
<li class="content">
[9]<b style="margin: 20px;">FRMORM</b> (def=0x0)    //    Frame overrun mask
</li>
<li class="content">
[10]<b style="margin: 20px;">DTERRM</b> (def=0x0)    //    Data toggle error mask
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x500005EC<b style="margin: 20px;">FS_HCINTMSK7</b>//   OTG_FS host channel-7 mask register (OTG_FS_HCINTMSK7)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">XFRCM</b> (def=0x0)    //    Transfer completed mask
</li>
<li class="content">
[1]<b style="margin: 20px;">CHHM</b> (def=0x0)    //    Channel halted mask
</li>
<li class="content">
[3]<b style="margin: 20px;">STALLM</b> (def=0x0)    //    STALL response received interrupt mask
</li>
<li class="content">
[4]<b style="margin: 20px;">NAKM</b> (def=0x0)    //    NAK response received interrupt mask
</li>
<li class="content">
[5]<b style="margin: 20px;">ACKM</b> (def=0x0)    //    ACK response received/transmitted interrupt mask
</li>
<li class="content">
[6]<b style="margin: 20px;">NYET</b> (def=0x0)    //    response received interrupt mask
</li>
<li class="content">
[7]<b style="margin: 20px;">TXERRM</b> (def=0x0)    //    Transaction error mask
</li>
<li class="content">
[8]<b style="margin: 20px;">BBERRM</b> (def=0x0)    //    Babble error mask
</li>
<li class="content">
[9]<b style="margin: 20px;">FRMORM</b> (def=0x0)    //    Frame overrun mask
</li>
<li class="content">
[10]<b style="margin: 20px;">DTERRM</b> (def=0x0)    //    Data toggle error mask
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000510<b style="margin: 20px;">FS_HCTSIZ0</b>//   OTG_FS host channel-0 transfer size register</summary>
<ul>
<li class="content">
[0:18]<b style="margin: 20px;">XFRSIZ</b> (def=0x0)    //    Transfer size
</li>
<li class="content">
[19:28]<b style="margin: 20px;">PKTCNT</b> (def=0x0)    //    Packet count
</li>
<li class="content">
[29:30]<b style="margin: 20px;">DPID</b> (def=0x0)    //    Data PID
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000530<b style="margin: 20px;">FS_HCTSIZ1</b>//   OTG_FS host channel-1 transfer size register</summary>
<ul>
<li class="content">
[0:18]<b style="margin: 20px;">XFRSIZ</b> (def=0x0)    //    Transfer size
</li>
<li class="content">
[19:28]<b style="margin: 20px;">PKTCNT</b> (def=0x0)    //    Packet count
</li>
<li class="content">
[29:30]<b style="margin: 20px;">DPID</b> (def=0x0)    //    Data PID
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000550<b style="margin: 20px;">FS_HCTSIZ2</b>//   OTG_FS host channel-2 transfer size register</summary>
<ul>
<li class="content">
[0:18]<b style="margin: 20px;">XFRSIZ</b> (def=0x0)    //    Transfer size
</li>
<li class="content">
[19:28]<b style="margin: 20px;">PKTCNT</b> (def=0x0)    //    Packet count
</li>
<li class="content">
[29:30]<b style="margin: 20px;">DPID</b> (def=0x0)    //    Data PID
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000570<b style="margin: 20px;">FS_HCTSIZ3</b>//   OTG_FS host channel-3 transfer size register</summary>
<ul>
<li class="content">
[0:18]<b style="margin: 20px;">XFRSIZ</b> (def=0x0)    //    Transfer size
</li>
<li class="content">
[19:28]<b style="margin: 20px;">PKTCNT</b> (def=0x0)    //    Packet count
</li>
<li class="content">
[29:30]<b style="margin: 20px;">DPID</b> (def=0x0)    //    Data PID
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000590<b style="margin: 20px;">FS_HCTSIZ4</b>//   OTG_FS host channel-x transfer size register</summary>
<ul>
<li class="content">
[0:18]<b style="margin: 20px;">XFRSIZ</b> (def=0x0)    //    Transfer size
</li>
<li class="content">
[19:28]<b style="margin: 20px;">PKTCNT</b> (def=0x0)    //    Packet count
</li>
<li class="content">
[29:30]<b style="margin: 20px;">DPID</b> (def=0x0)    //    Data PID
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x500005B0<b style="margin: 20px;">FS_HCTSIZ5</b>//   OTG_FS host channel-5 transfer size register</summary>
<ul>
<li class="content">
[0:18]<b style="margin: 20px;">XFRSIZ</b> (def=0x0)    //    Transfer size
</li>
<li class="content">
[19:28]<b style="margin: 20px;">PKTCNT</b> (def=0x0)    //    Packet count
</li>
<li class="content">
[29:30]<b style="margin: 20px;">DPID</b> (def=0x0)    //    Data PID
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x500005D0<b style="margin: 20px;">FS_HCTSIZ6</b>//   OTG_FS host channel-6 transfer size register</summary>
<ul>
<li class="content">
[0:18]<b style="margin: 20px;">XFRSIZ</b> (def=0x0)    //    Transfer size
</li>
<li class="content">
[19:28]<b style="margin: 20px;">PKTCNT</b> (def=0x0)    //    Packet count
</li>
<li class="content">
[29:30]<b style="margin: 20px;">DPID</b> (def=0x0)    //    Data PID
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x500005F0<b style="margin: 20px;">FS_HCTSIZ7</b>//   OTG_FS host channel-7 transfer size register</summary>
<ul>
<li class="content">
[0:18]<b style="margin: 20px;">XFRSIZ</b> (def=0x0)    //    Transfer size
</li>
<li class="content">
[19:28]<b style="margin: 20px;">PKTCNT</b> (def=0x0)    //    Packet count
</li>
<li class="content">
[29:30]<b style="margin: 20px;">DPID</b> (def=0x0)    //    Data PID
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000E00<b style="margin: 20px;">OTG_FS_PWRCLK</b>// USB on the go full speed</summary>
<ul>
<li class="content"><details><summary>0x50000E00<b style="margin: 20px;">FS_PCGCCTL</b>//   OTG_FS power and clock gating control register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">STPPCLK</b> (def=0x0)    //    Stop PHY clock
</li>
<li class="content">
[1]<b style="margin: 20px;">GATEHCLK</b> (def=0x0)    //    Gate HCLK
</li>
<li class="content">
[4]<b style="margin: 20px;">PHYSUSP</b> (def=0x0)    //    PHY Suspended
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x40028100<b style="margin: 20px;">ETHERNET_MMC</b>// Ethernet: MAC management counters</summary>
<ul>
<li class="content"><details><summary>0x40028100<b style="margin: 20px;">MMCCR</b>//   Ethernet MMC control register (ETH_MMCCR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">CR</b> (def=0x0)    //    Counter reset
</li>
<li class="content">
[1]<b style="margin: 20px;">CSR</b> (def=0x0)    //    Counter stop rollover
</li>
<li class="content">
[2]<b style="margin: 20px;">ROR</b> (def=0x0)    //    Reset on read
</li>
<li class="content">
[31]<b style="margin: 20px;">MCF</b> (def=0x0)    //    MMC counter freeze
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40028104<b style="margin: 20px;">MMCRIR</b>//   Ethernet MMC receive interrupt register (ETH_MMCRIR)</summary>
<ul>
<li class="content">
[5]<b style="margin: 20px;">RFCES</b> (def=0x0)    //    Received frames CRC error status
</li>
<li class="content">
[6]<b style="margin: 20px;">RFAES</b> (def=0x0)    //    Received frames alignment error status
</li>
<li class="content">
[17]<b style="margin: 20px;">RGUFS</b> (def=0x0)    //    Received Good Unicast Frames Status
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40028108<b style="margin: 20px;">MMCTIR</b>//   Ethernet MMC transmit interrupt register (ETH_MMCTIR)</summary>
<ul>
<li class="content">
[14]<b style="margin: 20px;">TGFSCS</b> (def=0x0)    //    Transmitted good frames single collision status
</li>
<li class="content">
[15]<b style="margin: 20px;">TGFMSCS</b> (def=0x0)    //    Transmitted good frames more single collision status
</li>
<li class="content">
[21]<b style="margin: 20px;">TGFS</b> (def=0x0)    //    Transmitted good frames status
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002810C<b style="margin: 20px;">MMCRIMR</b>//   Ethernet MMC receive interrupt mask register (ETH_MMCRIMR)</summary>
<ul>
<li class="content">
[5]<b style="margin: 20px;">RFCEM</b> (def=0x0)    //    Received frame CRC error mask
</li>
<li class="content">
[6]<b style="margin: 20px;">RFAEM</b> (def=0x0)    //    Received frames alignment error mask
</li>
<li class="content">
[17]<b style="margin: 20px;">RGUFM</b> (def=0x0)    //    Received good unicast frames mask
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40028110<b style="margin: 20px;">MMCTIMR</b>//   Ethernet MMC transmit interrupt mask register (ETH_MMCTIMR)</summary>
<ul>
<li class="content">
[14]<b style="margin: 20px;">TGFSCM</b> (def=0x0)    //    Transmitted good frames single collision mask
</li>
<li class="content">
[15]<b style="margin: 20px;">TGFMSCM</b> (def=0x0)    //    Transmitted good frames more single collision mask
</li>
<li class="content">
[21]<b style="margin: 20px;">TGFM</b> (def=0x0)    //    Transmitted good frames mask
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002814C<b style="margin: 20px;">MMCTGFSCCR</b>//   Ethernet MMC transmitted good frames after a single collision counter</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">TGFSCC</b> (def=0x0)    //    Transmitted good frames after a single collision counter
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40028150<b style="margin: 20px;">MMCTGFMSCCR</b>//   Ethernet MMC transmitted good frames after more than a single collision</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">TGFMSCC</b> (def=0x0)    //    Transmitted good frames after more than a single collision counter
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40028168<b style="margin: 20px;">MMCTGFCR</b>//   Ethernet MMC transmitted good frames counter register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">TGFC</b> (def=0x0)    //    Transmitted good frames counter
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40028194<b style="margin: 20px;">MMCRFCECR</b>//   Ethernet MMC received frames with CRC error counter register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">RFCFC</b> (def=0x0)    //    Received frames with CRC error counter
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40028198<b style="margin: 20px;">MMCRFAECR</b>//   Ethernet MMC received frames with alignment error counter register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">RFAEC</b> (def=0x0)    //    Received frames with alignment error counter
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400281C4<b style="margin: 20px;">MMCRGUFCR</b>//   MMC received good unicast frames counter register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">RGUFC</b> (def=0x0)    //    Received good unicast frames counter
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x40028000<b style="margin: 20px;">ETHERNET_MAC</b>// Ethernet: media access control</summary>
<ul>
<li class="content"><details><summary>0x40028000<b style="margin: 20px;">MACCR</b>//   Ethernet MAC configuration register (ETH_MACCR)</summary>
<ul>
<li class="content">
[2]<b style="margin: 20px;">RE</b> (def=0x0)    //    Receiver enable
</li>
<li class="content">
[3]<b style="margin: 20px;">TE</b> (def=0x0)    //    Transmitter enable
</li>
<li class="content">
[4]<b style="margin: 20px;">DC</b> (def=0x0)    //    Deferral check
</li>
<li class="content">
[5:6]<b style="margin: 20px;">BL</b> (def=0x0)    //    Back-off limit
</li>
<li class="content">
[7]<b style="margin: 20px;">APCS</b> (def=0x0)    //    Automatic pad/CRC stripping
</li>
<li class="content">
[9]<b style="margin: 20px;">RD</b> (def=0x0)    //    Retry disable
</li>
<li class="content">
[10]<b style="margin: 20px;">IPCO</b> (def=0x0)    //    IPv4 checksum offload
</li>
<li class="content">
[11]<b style="margin: 20px;">DM</b> (def=0x0)    //    Duplex mode
</li>
<li class="content">
[12]<b style="margin: 20px;">LM</b> (def=0x0)    //    Loopback mode
</li>
<li class="content">
[13]<b style="margin: 20px;">ROD</b> (def=0x0)    //    Receive own disable
</li>
<li class="content">
[14]<b style="margin: 20px;">FES</b> (def=0x0)    //    Fast Ethernet speed
</li>
<li class="content">
[16]<b style="margin: 20px;">CSD</b> (def=0x0)    //    Carrier sense disable
</li>
<li class="content">
[17:19]<b style="margin: 20px;">IFG</b> (def=0x0)    //    Interframe gap
</li>
<li class="content">
[22]<b style="margin: 20px;">JD</b> (def=0x0)    //    Jabber disable
</li>
<li class="content">
[23]<b style="margin: 20px;">WD</b> (def=0x0)    //    Watchdog disable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40028004<b style="margin: 20px;">MACFFR</b>//   Ethernet MAC frame filter register (ETH_MACCFFR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">PM</b> (def=0x0)    //    Promiscuous mode
</li>
<li class="content">
[1]<b style="margin: 20px;">HU</b> (def=0x0)    //    Hash unicast
</li>
<li class="content">
[2]<b style="margin: 20px;">HM</b> (def=0x0)    //    Hash multicast
</li>
<li class="content">
[3]<b style="margin: 20px;">DAIF</b> (def=0x0)    //    Destination address inverse filtering
</li>
<li class="content">
[4]<b style="margin: 20px;">PAM</b> (def=0x0)    //    Pass all multicast
</li>
<li class="content">
[5]<b style="margin: 20px;">BFD</b> (def=0x0)    //    Broadcast frames disable
</li>
<li class="content">
[6:7]<b style="margin: 20px;">PCF</b> (def=0x0)    //    Pass control frames
</li>
<li class="content">
[8]<b style="margin: 20px;">SAIF</b> (def=0x0)    //    Source address inverse filtering
</li>
<li class="content">
[9]<b style="margin: 20px;">SAF</b> (def=0x0)    //    Source address filter
</li>
<li class="content">
[10]<b style="margin: 20px;">HPF</b> (def=0x0)    //    Hash or perfect filter
</li>
<li class="content">
[31]<b style="margin: 20px;">RA</b> (def=0x0)    //    Receive all
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40028008<b style="margin: 20px;">MACHTHR</b>//   Ethernet MAC hash table high register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">HTH</b> (def=0x0)    //    Hash table high
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002800C<b style="margin: 20px;">MACHTLR</b>//   Ethernet MAC hash table low register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">HTL</b> (def=0x0)    //    Hash table low
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40028010<b style="margin: 20px;">MACMIIAR</b>//   Ethernet MAC MII address register (ETH_MACMIIAR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">MB</b> (def=0x0)    //    MII busy
</li>
<li class="content">
[1]<b style="margin: 20px;">MW</b> (def=0x0)    //    MII write
</li>
<li class="content">
[2:4]<b style="margin: 20px;">CR</b> (def=0x0)    //    Clock range
</li>
<li class="content">
[6:10]<b style="margin: 20px;">MR</b> (def=0x0)    //    MII register
</li>
<li class="content">
[11:15]<b style="margin: 20px;">PA</b> (def=0x0)    //    PHY address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40028014<b style="margin: 20px;">MACMIIDR</b>//   Ethernet MAC MII data register (ETH_MACMIIDR)</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">MD</b> (def=0x0)    //    MII data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40028018<b style="margin: 20px;">MACFCR</b>//   Ethernet MAC flow control register (ETH_MACFCR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FCB_BPA</b> (def=0x0)    //    Flow control busy/back pressure activate
</li>
<li class="content">
[1]<b style="margin: 20px;">TFCE</b> (def=0x0)    //    Transmit flow control enable
</li>
<li class="content">
[2]<b style="margin: 20px;">RFCE</b> (def=0x0)    //    Receive flow control enable
</li>
<li class="content">
[3]<b style="margin: 20px;">UPFD</b> (def=0x0)    //    Unicast pause frame detect
</li>
<li class="content">
[4:5]<b style="margin: 20px;">PLT</b> (def=0x0)    //    Pause low threshold
</li>
<li class="content">
[7]<b style="margin: 20px;">ZQPD</b> (def=0x0)    //    Zero-quanta pause disable
</li>
<li class="content">
[16:31]<b style="margin: 20px;">PT</b> (def=0x0)    //    Pass control frames
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002801C<b style="margin: 20px;">MACVLANTR</b>//   Ethernet MAC VLAN tag register (ETH_MACVLANTR)</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">VLANTI</b> (def=0x0)    //    VLAN tag identifier (for receive frames)
</li>
<li class="content">
[16]<b style="margin: 20px;">VLANTC</b> (def=0x0)    //    12-bit VLAN tag comparison
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40028028<b style="margin: 20px;">MACRWUFFR</b>//   Ethernet MAC remote wakeup frame filter register (ETH_MACRWUFFR)</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0x4002802C<b style="margin: 20px;">MACPMTCSR</b>//   Ethernet MAC PMT control and status register (ETH_MACPMTCSR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">PD</b> (def=0x0)    //    Power down
</li>
<li class="content">
[1]<b style="margin: 20px;">MPE</b> (def=0x0)    //    Magic Packet enable
</li>
<li class="content">
[2]<b style="margin: 20px;">WFE</b> (def=0x0)    //    Wakeup frame enable
</li>
<li class="content">
[5]<b style="margin: 20px;">MPR</b> (def=0x0)    //    Magic packet received
</li>
<li class="content">
[6]<b style="margin: 20px;">WFR</b> (def=0x0)    //    Wakeup frame received
</li>
<li class="content">
[9]<b style="margin: 20px;">GU</b> (def=0x0)    //    Global unicast
</li>
<li class="content">
[31]<b style="margin: 20px;">WFFRPR</b> (def=0x0)    //    Wakeup frame filter register pointer reset
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40028038<b style="margin: 20px;">MACSR</b>//   Ethernet MAC interrupt status register (ETH_MACSR)</summary>
<ul>
<li class="content">
[3]<b style="margin: 20px;">PMTS</b> (def=0x0)    //    PMT status
</li>
<li class="content">
[4]<b style="margin: 20px;">MMCS</b> (def=0x0)    //    MMC status
</li>
<li class="content">
[5]<b style="margin: 20px;">MMCRS</b> (def=0x0)    //    MMC receive status
</li>
<li class="content">
[6]<b style="margin: 20px;">MMCTS</b> (def=0x0)    //    MMC transmit status
</li>
<li class="content">
[9]<b style="margin: 20px;">TSTS</b> (def=0x0)    //    Time stamp trigger status
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002803C<b style="margin: 20px;">MACIMR</b>//   Ethernet MAC interrupt mask register (ETH_MACIMR)</summary>
<ul>
<li class="content">
[3]<b style="margin: 20px;">PMTIM</b> (def=0x0)    //    PMT interrupt mask
</li>
<li class="content">
[9]<b style="margin: 20px;">TSTIM</b> (def=0x0)    //    Time stamp trigger interrupt mask
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40028040<b style="margin: 20px;">MACA0HR</b>//   Ethernet MAC address 0 high register (ETH_MACA0HR)</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">MACA0H</b> (def=0xFFFF)    //    MAC address0 high
</li>
<li class="content">
[31]<b style="margin: 20px;">MO</b> (def=0x0)    //    Always 1
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40028044<b style="margin: 20px;">MACA0LR</b>//   Ethernet MAC address 0 low register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">MACA0L</b> (def=0xFFFFFFFF)    //    MAC address0 low
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40028048<b style="margin: 20px;">MACA1HR</b>//   Ethernet MAC address 1 high register (ETH_MACA1HR)</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">MACA1H</b> (def=0xFFFF)    //    MAC address1 high
</li>
<li class="content">
[24:29]<b style="margin: 20px;">MBC</b> (def=0x0)    //    Mask byte control
</li>
<li class="content">
[30]<b style="margin: 20px;">SA</b> (def=0x0)    //    Source address
</li>
<li class="content">
[31]<b style="margin: 20px;">AE</b> (def=0x0)    //    Address enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002804C<b style="margin: 20px;">MACA1LR</b>//   Ethernet MAC address1 low register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">MACA1L</b> (def=0xFFFFFFFF)    //    MAC address1 low
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40028050<b style="margin: 20px;">MACA2HR</b>//   Ethernet MAC address 2 high register (ETH_MACA2HR)</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">ETH_MACA2HR</b> (def=0x50)    //    Ethernet MAC address 2 high register
</li>
<li class="content">
[24:29]<b style="margin: 20px;">MBC</b> (def=0x0)    //    Mask byte control
</li>
<li class="content">
[30]<b style="margin: 20px;">SA</b> (def=0x0)    //    Source address
</li>
<li class="content">
[31]<b style="margin: 20px;">AE</b> (def=0x0)    //    Address enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40028054<b style="margin: 20px;">MACA2LR</b>//   Ethernet MAC address 2 low register</summary>
<ul>
<li class="content">
[0:30]<b style="margin: 20px;">MACA2L</b> (def=0x7FFFFFFF)    //    MAC address2 low
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40028058<b style="margin: 20px;">MACA3HR</b>//   Ethernet MAC address 3 high register (ETH_MACA3HR)</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">MACA3H</b> (def=0xFFFF)    //    MAC address3 high
</li>
<li class="content">
[24:29]<b style="margin: 20px;">MBC</b> (def=0x0)    //    Mask byte control
</li>
<li class="content">
[30]<b style="margin: 20px;">SA</b> (def=0x0)    //    Source address
</li>
<li class="content">
[31]<b style="margin: 20px;">AE</b> (def=0x0)    //    Address enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002805C<b style="margin: 20px;">MACA3LR</b>//   Ethernet MAC address 3 low register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">MBCA3L</b> (def=0xFFFFFFFF)    //    MAC address3 low
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x40028700<b style="margin: 20px;">ETHERNET_PTP</b>// Ethernet: Precision time protocol</summary>
<ul>
<li class="content"><details><summary>0x40028700<b style="margin: 20px;">PTPTSCR</b>//   Ethernet PTP time stamp control register (ETH_PTPTSCR)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">TSE</b> (def=0x0)    //    Time stamp enable
</li>
<li class="content">
[1]<b style="margin: 20px;">TSFCU</b> (def=0x0)    //    Time stamp fine or coarse update
</li>
<li class="content">
[2]<b style="margin: 20px;">TSSTI</b> (def=0x0)    //    Time stamp system time initialize
</li>
<li class="content">
[3]<b style="margin: 20px;">TSSTU</b> (def=0x0)    //    Time stamp system time update
</li>
<li class="content">
[4]<b style="margin: 20px;">TSITE</b> (def=0x0)    //    Time stamp interrupt trigger enable
</li>
<li class="content">
[5]<b style="margin: 20px;">TSARU</b> (def=0x0)    //    Time stamp addend register update
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40028704<b style="margin: 20px;">PTPSSIR</b>//   Ethernet PTP subsecond increment register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">STSSI</b> (def=0x0)    //    System time subsecond increment
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40028708<b style="margin: 20px;">PTPTSHR</b>//   Ethernet PTP time stamp high register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">STS</b> (def=0x0)    //    System time second
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002870C<b style="margin: 20px;">PTPTSLR</b>//   Ethernet PTP time stamp low register (ETH_PTPTSLR)</summary>
<ul>
<li class="content">
[0:30]<b style="margin: 20px;">STSS</b> (def=0x0)    //    System time subseconds
</li>
<li class="content">
[31]<b style="margin: 20px;">STPNS</b> (def=0x0)    //    System time positive or negative sign
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40028710<b style="margin: 20px;">PTPTSHUR</b>//   Ethernet PTP time stamp high update register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">TSUS</b> (def=0x0)    //    Time stamp update second
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40028714<b style="margin: 20px;">PTPTSLUR</b>//   Ethernet PTP time stamp low update register (ETH_PTPTSLUR)</summary>
<ul>
<li class="content">
[0:30]<b style="margin: 20px;">TSUSS</b> (def=0x0)    //    Time stamp update subseconds
</li>
<li class="content">
[31]<b style="margin: 20px;">TSUPNS</b> (def=0x0)    //    Time stamp update positive or negative sign
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40028718<b style="margin: 20px;">PTPTSAR</b>//   Ethernet PTP time stamp addend register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">TSA</b> (def=0x0)    //    Time stamp addend
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002871C<b style="margin: 20px;">PTPTTHR</b>//   Ethernet PTP target time high register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">TTSH</b> (def=0x0)    //    Target time stamp high
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40028720<b style="margin: 20px;">PTPTTLR</b>//   Ethernet PTP target time low register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">TTSL</b> (def=0x0)    //    Target time stamp low
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x40029000<b style="margin: 20px;">ETHERNET_DMA</b>// Ethernet: DMA controller operation</summary>
<ul>
<li class="content"><details><summary>0x40029000<b style="margin: 20px;">DMABMR</b>//   Ethernet DMA bus mode register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SR</b> (def=0x1)    //    Software reset
</li>
<li class="content">
[1]<b style="margin: 20px;">DA</b> (def=0x0)    //    DMA Arbitration
</li>
<li class="content">
[2:6]<b style="margin: 20px;">DSL</b> (def=0x0)    //    Descriptor skip length
</li>
<li class="content">
[8:13]<b style="margin: 20px;">PBL</b> (def=0x1)    //    Programmable burst length
</li>
<li class="content">
[14:15]<b style="margin: 20px;">RTPR</b> (def=0x0)    //    Rx Tx priority ratio
</li>
<li class="content">
[16]<b style="margin: 20px;">FB</b> (def=0x0)    //    Fixed burst
</li>
<li class="content">
[17:22]<b style="margin: 20px;">RDP</b> (def=0x1)    //    Rx DMA PBL
</li>
<li class="content">
[23]<b style="margin: 20px;">USP</b> (def=0x0)    //    Use separate PBL
</li>
<li class="content">
[24]<b style="margin: 20px;">FPM</b> (def=0x0)    //    4xPBL mode
</li>
<li class="content">
[25]<b style="margin: 20px;">AAB</b> (def=0x0)    //    Address-aligned beats
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40029004<b style="margin: 20px;">DMATPDR</b>//   Ethernet DMA transmit poll demand register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">TPD</b> (def=0x0)    //    Transmit poll demand
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40029008<b style="margin: 20px;">DMARPDR</b>//   EHERNET DMA receive poll demand register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">RPD</b> (def=0x0)    //    Receive poll demand
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002900C<b style="margin: 20px;">DMARDLAR</b>//   Ethernet DMA receive descriptor list address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">SRL</b> (def=0x0)    //    Start of receive list
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40029010<b style="margin: 20px;">DMATDLAR</b>//   Ethernet DMA transmit descriptor list address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">STL</b> (def=0x0)    //    Start of transmit list
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40029014<b style="margin: 20px;">DMASR</b>//   Ethernet DMA status register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">TS</b> (def=0x0)    //    Transmit status
</li>
<li class="content">
[1]<b style="margin: 20px;">TPSS</b> (def=0x0)    //    Transmit process stopped status
</li>
<li class="content">
[2]<b style="margin: 20px;">TBUS</b> (def=0x0)    //    Transmit buffer unavailable status
</li>
<li class="content">
[3]<b style="margin: 20px;">TJTS</b> (def=0x0)    //    Transmit jabber timeout status
</li>
<li class="content">
[4]<b style="margin: 20px;">ROS</b> (def=0x0)    //    Receive overflow status
</li>
<li class="content">
[5]<b style="margin: 20px;">TUS</b> (def=0x0)    //    Transmit underflow status
</li>
<li class="content">
[6]<b style="margin: 20px;">RS</b> (def=0x0)    //    Receive status
</li>
<li class="content">
[7]<b style="margin: 20px;">RBUS</b> (def=0x0)    //    Receive buffer unavailable status
</li>
<li class="content">
[8]<b style="margin: 20px;">RPSS</b> (def=0x0)    //    Receive process stopped status
</li>
<li class="content">
[9]<b style="margin: 20px;">PWTS</b> (def=0x0)    //    Receive watchdog timeout status
</li>
<li class="content">
[10]<b style="margin: 20px;">ETS</b> (def=0x0)    //    Early transmit status
</li>
<li class="content">
[13]<b style="margin: 20px;">FBES</b> (def=0x0)    //    Fatal bus error status
</li>
<li class="content">
[14]<b style="margin: 20px;">ERS</b> (def=0x0)    //    Early receive status
</li>
<li class="content">
[15]<b style="margin: 20px;">AIS</b> (def=0x0)    //    Abnormal interrupt summary
</li>
<li class="content">
[16]<b style="margin: 20px;">NIS</b> (def=0x0)    //    Normal interrupt summary
</li>
<li class="content">
[17:19]<b style="margin: 20px;">RPS</b> (def=0x0)    //    Receive process state
</li>
<li class="content">
[20:22]<b style="margin: 20px;">TPS</b> (def=0x0)    //    Transmit process state
</li>
<li class="content">
[23:25]<b style="margin: 20px;">EBS</b> (def=0x0)    //    Error bits status
</li>
<li class="content">
[27]<b style="margin: 20px;">MMCS</b> (def=0x0)    //    MMC status
</li>
<li class="content">
[28]<b style="margin: 20px;">PMTS</b> (def=0x0)    //    PMT status
</li>
<li class="content">
[29]<b style="margin: 20px;">TSTS</b> (def=0x0)    //    Time stamp trigger status
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40029018<b style="margin: 20px;">DMAOMR</b>//   Ethernet DMA operation mode register</summary>
<ul>
<li class="content">
[1]<b style="margin: 20px;">SR</b> (def=0x0)    //    SR
</li>
<li class="content">
[2]<b style="margin: 20px;">OSF</b> (def=0x0)    //    OSF
</li>
<li class="content">
[3:4]<b style="margin: 20px;">RTC</b> (def=0x0)    //    RTC
</li>
<li class="content">
[6]<b style="margin: 20px;">FUGF</b> (def=0x0)    //    FUGF
</li>
<li class="content">
[7]<b style="margin: 20px;">FEF</b> (def=0x0)    //    FEF
</li>
<li class="content">
[13]<b style="margin: 20px;">ST</b> (def=0x0)    //    ST
</li>
<li class="content">
[14:16]<b style="margin: 20px;">TTC</b> (def=0x0)    //    TTC
</li>
<li class="content">
[20]<b style="margin: 20px;">FTF</b> (def=0x0)    //    FTF
</li>
<li class="content">
[21]<b style="margin: 20px;">TSF</b> (def=0x0)    //    TSF
</li>
<li class="content">
[24]<b style="margin: 20px;">DFRF</b> (def=0x0)    //    DFRF
</li>
<li class="content">
[25]<b style="margin: 20px;">RSF</b> (def=0x0)    //    RSF
</li>
<li class="content">
[26]<b style="margin: 20px;">DTCEFD</b> (def=0x0)    //    DTCEFD
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002901C<b style="margin: 20px;">DMAIER</b>//   Ethernet DMA interrupt enable register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">TIE</b> (def=0x0)    //    Transmit interrupt enable
</li>
<li class="content">
[1]<b style="margin: 20px;">TPSIE</b> (def=0x0)    //    Transmit process stopped interrupt enable
</li>
<li class="content">
[2]<b style="margin: 20px;">TBUIE</b> (def=0x0)    //    Transmit buffer unavailable interrupt enable
</li>
<li class="content">
[3]<b style="margin: 20px;">TJTIE</b> (def=0x0)    //    Transmit jabber timeout interrupt enable
</li>
<li class="content">
[4]<b style="margin: 20px;">ROIE</b> (def=0x0)    //    Overflow interrupt enable
</li>
<li class="content">
[5]<b style="margin: 20px;">TUIE</b> (def=0x0)    //    Underflow interrupt enable
</li>
<li class="content">
[6]<b style="margin: 20px;">RIE</b> (def=0x0)    //    Receive interrupt enable
</li>
<li class="content">
[7]<b style="margin: 20px;">RBUIE</b> (def=0x0)    //    Receive buffer unavailable interrupt enable
</li>
<li class="content">
[8]<b style="margin: 20px;">RPSIE</b> (def=0x0)    //    Receive process stopped interrupt enable
</li>
<li class="content">
[9]<b style="margin: 20px;">RWTIE</b> (def=0x0)    //    receive watchdog timeout interrupt enable
</li>
<li class="content">
[10]<b style="margin: 20px;">ETIE</b> (def=0x0)    //    Early transmit interrupt enable
</li>
<li class="content">
[13]<b style="margin: 20px;">FBEIE</b> (def=0x0)    //    Fatal bus error interrupt enable
</li>
<li class="content">
[14]<b style="margin: 20px;">ERIE</b> (def=0x0)    //    Early receive interrupt enable
</li>
<li class="content">
[15]<b style="margin: 20px;">AISE</b> (def=0x0)    //    Abnormal interrupt summary enable
</li>
<li class="content">
[16]<b style="margin: 20px;">NISE</b> (def=0x0)    //    Normal interrupt summary enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40029020<b style="margin: 20px;">DMAMFBOCR</b>//   Ethernet DMA missed frame and buffer overflow counter register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">MFC</b> (def=0x0)    //    Missed frames by the controller
</li>
<li class="content">
[16]<b style="margin: 20px;">OMFC</b> (def=0x0)    //    Overflow bit for missed frame counter
</li>
<li class="content">
[17:27]<b style="margin: 20px;">MFA</b> (def=0x0)    //    Missed frames by the application
</li>
<li class="content">
[28]<b style="margin: 20px;">OFOC</b> (def=0x0)    //    Overflow bit for FIFO overflow counter
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40029048<b style="margin: 20px;">DMACHTDR</b>//   Ethernet DMA current host transmit descriptor register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">HTDAP</b> (def=0x0)    //    Host transmit descriptor address pointer
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002904C<b style="margin: 20px;">DMACHRDR</b>//   Ethernet DMA current host receive descriptor register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">HRDAP</b> (def=0x0)    //    Host receive descriptor address pointer
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40029050<b style="margin: 20px;">DMACHTBAR</b>//   Ethernet DMA current host transmit buffer address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">HTBAP</b> (def=0x0)    //    Host transmit buffer address pointer
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40029054<b style="margin: 20px;">DMACHRBAR</b>//   Ethernet DMA current host receive buffer address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">HRBAP</b> (def=0x0)    //    Host receive buffer address pointer
</li>
</ul>
</details></li>
</ul>
</details></li>
</ul>

  </body>
</html>
