\hypertarget{classMipsISA_1_1TlbRefillFault}{
\section{クラス TlbRefillFault}
\label{classMipsISA_1_1TlbRefillFault}\index{MipsISA::TlbRefillFault@{MipsISA::TlbRefillFault}}
}


{\ttfamily \#include $<$faults.hh$>$}TlbRefillFaultに対する継承グラフ:\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=1.82292cm]{classMipsISA_1_1TlbRefillFault}
\end{center}
\end{figure}
\subsection*{Public メソッド}
\begin{DoxyCompactItemize}
\item 
\hyperlink{classMipsISA_1_1TlbRefillFault_a299c6b91a14baa1c8fbcc2b2f003e2bc}{TlbRefillFault} (\hyperlink{classm5_1_1params_1_1Addr}{Addr} \hyperlink{classMipsISA_1_1TlbFault_a3bd75b410169a5c0e356fda4d021e49c}{asid}, \hyperlink{classm5_1_1params_1_1Addr}{Addr} \hyperlink{classMipsISA_1_1AddressFault_a9f933b300ef63eea367ca82f8da31025}{vaddr}, \hyperlink{classm5_1_1params_1_1Addr}{Addr} \hyperlink{classMipsISA_1_1TlbFault_ad378f7d20675898b2a5994600528fa9a}{vpn}, bool \hyperlink{classMipsISA_1_1AddressFault_a86c0e52eeb2243d66bc032096c160a0b}{store})
\item 
\hyperlink{classm5_1_1params_1_1Addr}{FaultVect} \hyperlink{classMipsISA_1_1TlbRefillFault_a9c059b781f653170e9da1d520c6d96b1}{offset} (\hyperlink{classThreadContext}{ThreadContext} $\ast$tc) const 
\item 
\hyperlink{classMipsISA_1_1TlbRefillFault_a299c6b91a14baa1c8fbcc2b2f003e2bc}{TlbRefillFault} (\hyperlink{classm5_1_1params_1_1Addr}{Addr} \hyperlink{classMipsISA_1_1TlbFault_a3bd75b410169a5c0e356fda4d021e49c}{asid}, \hyperlink{classm5_1_1params_1_1Addr}{Addr} \hyperlink{classMipsISA_1_1AddressFault_a9f933b300ef63eea367ca82f8da31025}{vaddr}, \hyperlink{classm5_1_1params_1_1Addr}{Addr} \hyperlink{classMipsISA_1_1TlbFault_ad378f7d20675898b2a5994600528fa9a}{vpn}, bool \hyperlink{classMipsISA_1_1AddressFault_a86c0e52eeb2243d66bc032096c160a0b}{store})
\item 
\hyperlink{classm5_1_1params_1_1Addr}{FaultVect} \hyperlink{classMipsISA_1_1TlbRefillFault_a9c059b781f653170e9da1d520c6d96b1}{offset} (\hyperlink{classThreadContext}{ThreadContext} $\ast$tc) const 
\end{DoxyCompactItemize}


\subsection{コンストラクタとデストラクタ}
\hypertarget{classMipsISA_1_1TlbRefillFault_a299c6b91a14baa1c8fbcc2b2f003e2bc}{
\index{MipsISA::TlbRefillFault@{MipsISA::TlbRefillFault}!TlbRefillFault@{TlbRefillFault}}
\index{TlbRefillFault@{TlbRefillFault}!MipsISA::TlbRefillFault@{MipsISA::TlbRefillFault}}
\subsubsection[{TlbRefillFault}]{\setlength{\rightskip}{0pt plus 5cm}{\bf TlbRefillFault} ({\bf Addr} {\em asid}, \/  {\bf Addr} {\em vaddr}, \/  {\bf Addr} {\em vpn}, \/  bool {\em store})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classMipsISA_1_1TlbRefillFault_a299c6b91a14baa1c8fbcc2b2f003e2bc}



\begin{DoxyCode}
276                                                                 :
277         TlbFault<TlbRefillFault>(asid, vaddr, vpn, store)
278     {}

\end{DoxyCode}
\hypertarget{classMipsISA_1_1TlbRefillFault_a299c6b91a14baa1c8fbcc2b2f003e2bc}{
\index{MipsISA::TlbRefillFault@{MipsISA::TlbRefillFault}!TlbRefillFault@{TlbRefillFault}}
\index{TlbRefillFault@{TlbRefillFault}!MipsISA::TlbRefillFault@{MipsISA::TlbRefillFault}}
\subsubsection[{TlbRefillFault}]{\setlength{\rightskip}{0pt plus 5cm}{\bf TlbRefillFault} ({\bf Addr} {\em asid}, \/  {\bf Addr} {\em vaddr}, \/  {\bf Addr} {\em vpn}, \/  bool {\em store})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classMipsISA_1_1TlbRefillFault_a299c6b91a14baa1c8fbcc2b2f003e2bc}



\begin{DoxyCode}
276                                                                 :
277         TlbFault<TlbRefillFault>(asid, vaddr, vpn, store)
278     {}

\end{DoxyCode}


\subsection{関数}
\hypertarget{classMipsISA_1_1TlbRefillFault_a9c059b781f653170e9da1d520c6d96b1}{
\index{MipsISA::TlbRefillFault@{MipsISA::TlbRefillFault}!offset@{offset}}
\index{offset@{offset}!MipsISA::TlbRefillFault@{MipsISA::TlbRefillFault}}
\subsubsection[{offset}]{\setlength{\rightskip}{0pt plus 5cm}{\bf FaultVect} offset ({\bf ThreadContext} $\ast$ {\em tc}) const\hspace{0.3cm}{\ttfamily  \mbox{[}inline, virtual\mbox{]}}}}
\label{classMipsISA_1_1TlbRefillFault_a9c059b781f653170e9da1d520c6d96b1}


\hyperlink{classMipsISA_1_1MipsFault_a9c059b781f653170e9da1d520c6d96b1}{MipsFault$<$ TlbRefillFault $>$}を再定義しています。


\begin{DoxyCode}
282     {
283         StatusReg status = tc->readMiscReg(MISCREG_STATUS);
284         return status.exl ? 0x180 : 0x000;
285     }
\end{DoxyCode}
\hypertarget{classMipsISA_1_1TlbRefillFault_a9c059b781f653170e9da1d520c6d96b1}{
\index{MipsISA::TlbRefillFault@{MipsISA::TlbRefillFault}!offset@{offset}}
\index{offset@{offset}!MipsISA::TlbRefillFault@{MipsISA::TlbRefillFault}}
\subsubsection[{offset}]{\setlength{\rightskip}{0pt plus 5cm}{\bf FaultVect} offset ({\bf ThreadContext} $\ast$ {\em tc}) const\hspace{0.3cm}{\ttfamily  \mbox{[}inline, virtual\mbox{]}}}}
\label{classMipsISA_1_1TlbRefillFault_a9c059b781f653170e9da1d520c6d96b1}


\hyperlink{classMipsISA_1_1MipsFault_a9c059b781f653170e9da1d520c6d96b1}{MipsFault$<$ TlbRefillFault $>$}を再定義しています。


\begin{DoxyCode}
282     {
283         StatusReg status = tc->readMiscReg(MISCREG_STATUS);
284         return status.exl ? 0x180 : 0x000;
285     }
\end{DoxyCode}


このクラスの説明は次のファイルから生成されました:\begin{DoxyCompactItemize}
\item 
arch/mips/\hyperlink{arch_2mips_2faults_8hh}{faults.hh}\item 
arch/miqs/\hyperlink{arch_2miqs_2faults_8hh}{faults.hh}\end{DoxyCompactItemize}
