#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Mar  7 13:14:27 2021
# Process ID: 25852
# Current directory: C:/Stupka/digital-eletronics-1/labs/04-segment/display
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent25892 C:\Stupka\digital-eletronics-1\labs\04-segment\display\display.xpr
# Log file: C:/Stupka/digital-eletronics-1/labs/04-segment/display/vivado.log
# Journal file: C:/Stupka/digital-eletronics-1/labs/04-segment/display\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Stupka/digital-eletronics-1/labs/04-segment/display/display.xpr
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top top [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top top [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
launch_simulation
open_wave_config C:/Stupka/digital-eletronics-1/labs/04-segment/display/tb_hex_7seg_behav.wcfg
source top.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_hex_7seg [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
launch_simulation
update_compile_order -fileset sim_1
close_sim
launch_simulation
open_wave_config C:/Stupka/digital-eletronics-1/labs/04-segment/display/tb_hex_7seg_behav.wcfg
source tb_hex_7seg.tcl
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top top [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
open_wave_config C:/Stupka/digital-eletronics-1/labs/04-segment/display/tb_hex_7seg_behav.wcfg
source top.tcl
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top hex_7seg [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
launch_simulation
open_wave_config C:/Stupka/digital-eletronics-1/labs/04-segment/display/tb_hex_7seg_behav.wcfg
source hex_7seg.tcl
add_bp {C:/Stupka/digital-eletronics-1/labs/04-segment/display/display.srcs/sources_1/new/hex_7seg.vhd} 30
close_sim
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Stupka/digital-eletronics-1/labs/04-segment/display/display.srcs/sim_1/new/tb_top.vhd w ]
add_files -fileset sim_1 C:/Stupka/digital-eletronics-1/labs/04-segment/display/display.srcs/sim_1/new/tb_top.vhd
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_top [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
open_wave_config C:/Stupka/digital-eletronics-1/labs/04-segment/display/tb_hex_7seg_behav.wcfg
source tb_top.tcl
close_sim
reset_simulation -simset sim_1 -mode behavioral
launch_simulation
open_wave_config C:/Stupka/digital-eletronics-1/labs/04-segment/display/tb_hex_7seg_behav.wcfg
source tb_top.tcl
close_sim
