{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1475598238098 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1475598238103 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 04 13:23:57 2016 " "Processing started: Tue Oct 04 13:23:57 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1475598238103 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475598238103 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Loopback -c Loopback " "Command: quartus_map --read_settings_files=on --write_settings_files=off Loopback -c Loopback" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475598238104 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1475598238536 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1475598238536 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "InterfaceSerial.v(37) " "Verilog HDL information at InterfaceSerial.v(37): always construct contains both blocking and non-blocking assignments" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/Loopback/InterfaceSerial.v" 37 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1475598252434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interfaceserial.v 1 1 " "Found 1 design units, including 1 entities, in source file interfaceserial.v" { { "Info" "ISGN_ENTITY_NAME" "1 InterfaceSerial " "Found entity 1: InterfaceSerial" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/Loopback/InterfaceSerial.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475598252436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475598252436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.v" "" { Text "C:/Users/Beatriz Brito/Desktop/Loopback/memory.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475598252437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475598252437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpr_loopback.v 1 1 " "Found 1 design units, including 1 entities, in source file gpr_loopback.v" { { "Info" "ISGN_ENTITY_NAME" "1 GPR_Loopback " "Found entity 1: GPR_Loopback" {  } { { "GPR_Loopback.v" "" { Text "C:/Users/Beatriz Brito/Desktop/Loopback/GPR_Loopback.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475598252439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475598252439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpr.v 1 1 " "Found 1 design units, including 1 entities, in source file gpr.v" { { "Info" "ISGN_ENTITY_NAME" "1 GPR " "Found entity 1: GPR" {  } { { "GPR.v" "" { Text "C:/Users/Beatriz Brito/Desktop/Loopback/GPR.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475598252441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475598252441 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Transmitter.v(17) " "Verilog HDL information at Transmitter.v(17): always construct contains both blocking and non-blocking assignments" {  } { { "Transmitter.v" "" { Text "C:/Users/Beatriz Brito/Desktop/Loopback/Transmitter.v" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1475598252442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmitter.v 1 1 " "Found 1 design units, including 1 entities, in source file transmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Transmitter " "Found entity 1: Transmitter" {  } { { "Transmitter.v" "" { Text "C:/Users/Beatriz Brito/Desktop/Loopback/Transmitter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475598252442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475598252442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "receiver.v 1 1 " "Found 1 design units, including 1 entities, in source file receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 Receiver " "Found entity 1: Receiver" {  } { { "Receiver.v" "" { Text "C:/Users/Beatriz Brito/Desktop/Loopback/Receiver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475598252444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475598252444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "loopback.v 1 1 " "Found 1 design units, including 1 entities, in source file loopback.v" { { "Info" "ISGN_ENTITY_NAME" "1 Loopback " "Found entity 1: Loopback" {  } { { "Loopback.v" "" { Text "C:/Users/Beatriz Brito/Desktop/Loopback/Loopback.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475598252446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475598252446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baudrate_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file baudrate_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 BaudRate_Generator " "Found entity 1: BaudRate_Generator" {  } { { "BaudRate_Generator.v" "" { Text "C:/Users/Beatriz Brito/Desktop/Loopback/BaudRate_Generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475598252447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475598252447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_loopback.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_loopback.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEMORY_Loopback " "Found entity 1: MEMORY_Loopback" {  } { { "MEMORY_Loopback.v" "" { Text "C:/Users/Beatriz Brito/Desktop/Loopback/MEMORY_Loopback.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475598252449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475598252449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interface_loopback.v 1 1 " "Found 1 design units, including 1 entities, in source file interface_loopback.v" { { "Info" "ISGN_ENTITY_NAME" "1 INTERFACE_Loopback " "Found entity 1: INTERFACE_Loopback" {  } { { "INTERFACE_Loopback.v" "" { Text "C:/Users/Beatriz Brito/Desktop/Loopback/INTERFACE_Loopback.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475598252450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475598252450 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "INTERFACE_Loopback " "Elaborating entity \"INTERFACE_Loopback\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1475598252493 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "dataReady INTERFACE_Loopback.v(12) " "Verilog HDL warning at INTERFACE_Loopback.v(12): object dataReady used but never assigned" {  } { { "INTERFACE_Loopback.v" "" { Text "C:/Users/Beatriz Brito/Desktop/Loopback/INTERFACE_Loopback.v" 12 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1475598252493 "|INTERFACE_Loopback"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "startBit INTERFACE_Loopback.v(15) " "Verilog HDL or VHDL warning at INTERFACE_Loopback.v(15): object \"startBit\" assigned a value but never read" {  } { { "INTERFACE_Loopback.v" "" { Text "C:/Users/Beatriz Brito/Desktop/Loopback/INTERFACE_Loopback.v" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1475598252493 "|INTERFACE_Loopback"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InterfaceSerial InterfaceSerial:UART " "Elaborating entity \"InterfaceSerial\" for hierarchy \"InterfaceSerial:UART\"" {  } { { "INTERFACE_Loopback.v" "UART" { Text "C:/Users/Beatriz Brito/Desktop/Loopback/INTERFACE_Loopback.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475598252502 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 InterfaceSerial.v(51) " "Verilog HDL assignment warning at InterfaceSerial.v(51): truncated value with size 32 to match size of target (8)" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/Loopback/InterfaceSerial.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1475598252520 "|INTERFACE_Loopback|InterfaceSerial:UART"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 InterfaceSerial.v(56) " "Verilog HDL assignment warning at InterfaceSerial.v(56): truncated value with size 32 to match size of target (8)" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/Loopback/InterfaceSerial.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1475598252520 "|INTERFACE_Loopback|InterfaceSerial:UART"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "send_data InterfaceSerial.v(37) " "Verilog HDL Always Construct warning at InterfaceSerial.v(37): inferring latch(es) for variable \"send_data\", which holds its previous value in one or more paths through the always construct" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/Loopback/InterfaceSerial.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1475598256101 "|INTERFACE_Loopback|InterfaceSerial:UART"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_data\[0\] InterfaceSerial.v(37) " "Inferred latch for \"send_data\[0\]\" at InterfaceSerial.v(37)" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/Loopback/InterfaceSerial.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475598265551 "|INTERFACE_Loopback|InterfaceSerial:UART"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_data\[1\] InterfaceSerial.v(37) " "Inferred latch for \"send_data\[1\]\" at InterfaceSerial.v(37)" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/Loopback/InterfaceSerial.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475598265551 "|INTERFACE_Loopback|InterfaceSerial:UART"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_data\[2\] InterfaceSerial.v(37) " "Inferred latch for \"send_data\[2\]\" at InterfaceSerial.v(37)" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/Loopback/InterfaceSerial.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475598265551 "|INTERFACE_Loopback|InterfaceSerial:UART"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_data\[3\] InterfaceSerial.v(37) " "Inferred latch for \"send_data\[3\]\" at InterfaceSerial.v(37)" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/Loopback/InterfaceSerial.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475598265551 "|INTERFACE_Loopback|InterfaceSerial:UART"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_data\[4\] InterfaceSerial.v(37) " "Inferred latch for \"send_data\[4\]\" at InterfaceSerial.v(37)" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/Loopback/InterfaceSerial.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475598265551 "|INTERFACE_Loopback|InterfaceSerial:UART"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_data\[5\] InterfaceSerial.v(37) " "Inferred latch for \"send_data\[5\]\" at InterfaceSerial.v(37)" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/Loopback/InterfaceSerial.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475598265551 "|INTERFACE_Loopback|InterfaceSerial:UART"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_data\[6\] InterfaceSerial.v(37) " "Inferred latch for \"send_data\[6\]\" at InterfaceSerial.v(37)" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/Loopback/InterfaceSerial.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475598265551 "|INTERFACE_Loopback|InterfaceSerial:UART"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_data\[7\] InterfaceSerial.v(37) " "Inferred latch for \"send_data\[7\]\" at InterfaceSerial.v(37)" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/Loopback/InterfaceSerial.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475598265551 "|INTERFACE_Loopback|InterfaceSerial:UART"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_data\[8\] InterfaceSerial.v(37) " "Inferred latch for \"send_data\[8\]\" at InterfaceSerial.v(37)" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/Loopback/InterfaceSerial.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475598265552 "|INTERFACE_Loopback|InterfaceSerial:UART"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_data\[9\] InterfaceSerial.v(37) " "Inferred latch for \"send_data\[9\]\" at InterfaceSerial.v(37)" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/Loopback/InterfaceSerial.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475598265552 "|INTERFACE_Loopback|InterfaceSerial:UART"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_data\[10\] InterfaceSerial.v(37) " "Inferred latch for \"send_data\[10\]\" at InterfaceSerial.v(37)" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/Loopback/InterfaceSerial.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475598265552 "|INTERFACE_Loopback|InterfaceSerial:UART"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_data\[11\] InterfaceSerial.v(37) " "Inferred latch for \"send_data\[11\]\" at InterfaceSerial.v(37)" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/Loopback/InterfaceSerial.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475598265552 "|INTERFACE_Loopback|InterfaceSerial:UART"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_data\[12\] InterfaceSerial.v(37) " "Inferred latch for \"send_data\[12\]\" at InterfaceSerial.v(37)" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/Loopback/InterfaceSerial.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475598265552 "|INTERFACE_Loopback|InterfaceSerial:UART"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_data\[13\] InterfaceSerial.v(37) " "Inferred latch for \"send_data\[13\]\" at InterfaceSerial.v(37)" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/Loopback/InterfaceSerial.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475598265552 "|INTERFACE_Loopback|InterfaceSerial:UART"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_data\[14\] InterfaceSerial.v(37) " "Inferred latch for \"send_data\[14\]\" at InterfaceSerial.v(37)" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/Loopback/InterfaceSerial.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475598265552 "|INTERFACE_Loopback|InterfaceSerial:UART"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_data\[15\] InterfaceSerial.v(37) " "Inferred latch for \"send_data\[15\]\" at InterfaceSerial.v(37)" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/Loopback/InterfaceSerial.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475598265552 "|INTERFACE_Loopback|InterfaceSerial:UART"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_data\[16\] InterfaceSerial.v(37) " "Inferred latch for \"send_data\[16\]\" at InterfaceSerial.v(37)" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/Loopback/InterfaceSerial.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475598265552 "|INTERFACE_Loopback|InterfaceSerial:UART"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_data\[17\] InterfaceSerial.v(37) " "Inferred latch for \"send_data\[17\]\" at InterfaceSerial.v(37)" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/Loopback/InterfaceSerial.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475598265552 "|INTERFACE_Loopback|InterfaceSerial:UART"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_data\[18\] InterfaceSerial.v(37) " "Inferred latch for \"send_data\[18\]\" at InterfaceSerial.v(37)" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/Loopback/InterfaceSerial.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475598265552 "|INTERFACE_Loopback|InterfaceSerial:UART"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_data\[19\] InterfaceSerial.v(37) " "Inferred latch for \"send_data\[19\]\" at InterfaceSerial.v(37)" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/Loopback/InterfaceSerial.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475598265553 "|INTERFACE_Loopback|InterfaceSerial:UART"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_data\[20\] InterfaceSerial.v(37) " "Inferred latch for \"send_data\[20\]\" at InterfaceSerial.v(37)" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/Loopback/InterfaceSerial.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475598265553 "|INTERFACE_Loopback|InterfaceSerial:UART"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_data\[21\] InterfaceSerial.v(37) " "Inferred latch for \"send_data\[21\]\" at InterfaceSerial.v(37)" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/Loopback/InterfaceSerial.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475598265553 "|INTERFACE_Loopback|InterfaceSerial:UART"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_data\[22\] InterfaceSerial.v(37) " "Inferred latch for \"send_data\[22\]\" at InterfaceSerial.v(37)" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/Loopback/InterfaceSerial.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475598265553 "|INTERFACE_Loopback|InterfaceSerial:UART"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_data\[23\] InterfaceSerial.v(37) " "Inferred latch for \"send_data\[23\]\" at InterfaceSerial.v(37)" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/Loopback/InterfaceSerial.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475598265553 "|INTERFACE_Loopback|InterfaceSerial:UART"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_data\[24\] InterfaceSerial.v(37) " "Inferred latch for \"send_data\[24\]\" at InterfaceSerial.v(37)" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/Loopback/InterfaceSerial.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475598265553 "|INTERFACE_Loopback|InterfaceSerial:UART"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_data\[25\] InterfaceSerial.v(37) " "Inferred latch for \"send_data\[25\]\" at InterfaceSerial.v(37)" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/Loopback/InterfaceSerial.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475598265553 "|INTERFACE_Loopback|InterfaceSerial:UART"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_data\[26\] InterfaceSerial.v(37) " "Inferred latch for \"send_data\[26\]\" at InterfaceSerial.v(37)" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/Loopback/InterfaceSerial.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475598265553 "|INTERFACE_Loopback|InterfaceSerial:UART"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_data\[27\] InterfaceSerial.v(37) " "Inferred latch for \"send_data\[27\]\" at InterfaceSerial.v(37)" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/Loopback/InterfaceSerial.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475598265553 "|INTERFACE_Loopback|InterfaceSerial:UART"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_data\[28\] InterfaceSerial.v(37) " "Inferred latch for \"send_data\[28\]\" at InterfaceSerial.v(37)" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/Loopback/InterfaceSerial.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475598265553 "|INTERFACE_Loopback|InterfaceSerial:UART"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_data\[29\] InterfaceSerial.v(37) " "Inferred latch for \"send_data\[29\]\" at InterfaceSerial.v(37)" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/Loopback/InterfaceSerial.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475598265553 "|INTERFACE_Loopback|InterfaceSerial:UART"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_data\[30\] InterfaceSerial.v(37) " "Inferred latch for \"send_data\[30\]\" at InterfaceSerial.v(37)" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/Loopback/InterfaceSerial.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475598265553 "|INTERFACE_Loopback|InterfaceSerial:UART"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_data\[31\] InterfaceSerial.v(37) " "Inferred latch for \"send_data\[31\]\" at InterfaceSerial.v(37)" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/Loopback/InterfaceSerial.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475598265553 "|INTERFACE_Loopback|InterfaceSerial:UART"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Transmitter InterfaceSerial:UART\|Transmitter:transmitter " "Elaborating entity \"Transmitter\" for hierarchy \"InterfaceSerial:UART\|Transmitter:transmitter\"" {  } { { "InterfaceSerial.v" "transmitter" { Text "C:/Users/Beatriz Brito/Desktop/Loopback/InterfaceSerial.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475598265779 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Transmitter.v(90) " "Verilog HDL assignment warning at Transmitter.v(90): truncated value with size 32 to match size of target (6)" {  } { { "Transmitter.v" "" { Text "C:/Users/Beatriz Brito/Desktop/Loopback/Transmitter.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1475598265780 "|GPR_Loopback|Transmitter:transmitter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Receiver InterfaceSerial:UART\|Receiver:receiver " "Elaborating entity \"Receiver\" for hierarchy \"InterfaceSerial:UART\|Receiver:receiver\"" {  } { { "InterfaceSerial.v" "receiver" { Text "C:/Users/Beatriz Brito/Desktop/Loopback/InterfaceSerial.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475598265781 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Receiver.v(81) " "Verilog HDL assignment warning at Receiver.v(81): truncated value with size 32 to match size of target (6)" {  } { { "Receiver.v" "" { Text "C:/Users/Beatriz Brito/Desktop/Loopback/Receiver.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1475598265783 "|Loopback|Receiver:receiver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BaudRate_Generator InterfaceSerial:UART\|BaudRate_Generator:baudRate " "Elaborating entity \"BaudRate_Generator\" for hierarchy \"InterfaceSerial:UART\|BaudRate_Generator:baudRate\"" {  } { { "InterfaceSerial.v" "baudRate" { Text "C:/Users/Beatriz Brito/Desktop/Loopback/InterfaceSerial.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475598265784 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 BaudRate_Generator.v(19) " "Verilog HDL assignment warning at BaudRate_Generator.v(19): truncated value with size 32 to match size of target (14)" {  } { { "BaudRate_Generator.v" "" { Text "C:/Users/Beatriz Brito/Desktop/Loopback/BaudRate_Generator.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1475598265784 "|Loopback|BaudRate_Generator:baudRate"}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "InterfaceSerial:UART\|startBit InterfaceSerial:UART\|startBit~_emulated InterfaceSerial:UART\|startBit~1 " "Register \"InterfaceSerial:UART\|startBit\" is converted into an equivalent circuit using register \"InterfaceSerial:UART\|startBit~_emulated\" and latch \"InterfaceSerial:UART\|startBit~1\"" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/Loopback/InterfaceSerial.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1475598266312 "|INTERFACE_Loopback|InterfaceSerial:UART|startBit"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "InterfaceSerial:UART\|insertion_position\[0\] InterfaceSerial:UART\|insertion_position\[0\]~_emulated InterfaceSerial:UART\|insertion_position\[0\]~1 " "Register \"InterfaceSerial:UART\|insertion_position\[0\]\" is converted into an equivalent circuit using register \"InterfaceSerial:UART\|insertion_position\[0\]~_emulated\" and latch \"InterfaceSerial:UART\|insertion_position\[0\]~1\"" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/Loopback/InterfaceSerial.v" 55 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1475598266312 "|INTERFACE_Loopback|InterfaceSerial:UART|insertion_position[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "InterfaceSerial:UART\|insertion_position\[1\] InterfaceSerial:UART\|insertion_position\[1\]~_emulated InterfaceSerial:UART\|insertion_position\[1\]~6 " "Register \"InterfaceSerial:UART\|insertion_position\[1\]\" is converted into an equivalent circuit using register \"InterfaceSerial:UART\|insertion_position\[1\]~_emulated\" and latch \"InterfaceSerial:UART\|insertion_position\[1\]~6\"" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/Loopback/InterfaceSerial.v" 55 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1475598266312 "|INTERFACE_Loopback|InterfaceSerial:UART|insertion_position[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "InterfaceSerial:UART\|insertion_position\[2\] InterfaceSerial:UART\|insertion_position\[2\]~_emulated InterfaceSerial:UART\|insertion_position\[2\]~11 " "Register \"InterfaceSerial:UART\|insertion_position\[2\]\" is converted into an equivalent circuit using register \"InterfaceSerial:UART\|insertion_position\[2\]~_emulated\" and latch \"InterfaceSerial:UART\|insertion_position\[2\]~11\"" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/Loopback/InterfaceSerial.v" 55 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1475598266312 "|INTERFACE_Loopback|InterfaceSerial:UART|insertion_position[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "InterfaceSerial:UART\|insertion_position\[3\] InterfaceSerial:UART\|insertion_position\[3\]~_emulated InterfaceSerial:UART\|insertion_position\[3\]~16 " "Register \"InterfaceSerial:UART\|insertion_position\[3\]\" is converted into an equivalent circuit using register \"InterfaceSerial:UART\|insertion_position\[3\]~_emulated\" and latch \"InterfaceSerial:UART\|insertion_position\[3\]~16\"" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/Loopback/InterfaceSerial.v" 55 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1475598266312 "|INTERFACE_Loopback|InterfaceSerial:UART|insertion_position[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "InterfaceSerial:UART\|insertion_position\[4\] InterfaceSerial:UART\|insertion_position\[4\]~_emulated InterfaceSerial:UART\|insertion_position\[4\]~21 " "Register \"InterfaceSerial:UART\|insertion_position\[4\]\" is converted into an equivalent circuit using register \"InterfaceSerial:UART\|insertion_position\[4\]~_emulated\" and latch \"InterfaceSerial:UART\|insertion_position\[4\]~21\"" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/Loopback/InterfaceSerial.v" 55 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1475598266312 "|INTERFACE_Loopback|InterfaceSerial:UART|insertion_position[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "InterfaceSerial:UART\|insertion_position\[5\] InterfaceSerial:UART\|insertion_position\[5\]~_emulated InterfaceSerial:UART\|insertion_position\[5\]~26 " "Register \"InterfaceSerial:UART\|insertion_position\[5\]\" is converted into an equivalent circuit using register \"InterfaceSerial:UART\|insertion_position\[5\]~_emulated\" and latch \"InterfaceSerial:UART\|insertion_position\[5\]~26\"" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/Loopback/InterfaceSerial.v" 55 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1475598266312 "|INTERFACE_Loopback|InterfaceSerial:UART|insertion_position[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "InterfaceSerial:UART\|insertion_position\[6\] InterfaceSerial:UART\|insertion_position\[6\]~_emulated InterfaceSerial:UART\|insertion_position\[6\]~31 " "Register \"InterfaceSerial:UART\|insertion_position\[6\]\" is converted into an equivalent circuit using register \"InterfaceSerial:UART\|insertion_position\[6\]~_emulated\" and latch \"InterfaceSerial:UART\|insertion_position\[6\]~31\"" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/Loopback/InterfaceSerial.v" 55 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1475598266312 "|INTERFACE_Loopback|InterfaceSerial:UART|insertion_position[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "InterfaceSerial:UART\|insertion_position\[7\] InterfaceSerial:UART\|insertion_position\[7\]~_emulated InterfaceSerial:UART\|insertion_position\[7\]~36 " "Register \"InterfaceSerial:UART\|insertion_position\[7\]\" is converted into an equivalent circuit using register \"InterfaceSerial:UART\|insertion_position\[7\]~_emulated\" and latch \"InterfaceSerial:UART\|insertion_position\[7\]~36\"" {  } { { "InterfaceSerial.v" "" { Text "C:/Users/Beatriz Brito/Desktop/Loopback/InterfaceSerial.v" 55 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1475598266312 "|INTERFACE_Loopback|InterfaceSerial:UART|insertion_position[7]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1475598266312 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "c\[1\] VCC " "Pin \"c\[1\]\" is stuck at VCC" {  } { { "INTERFACE_Loopback.v" "" { Text "C:/Users/Beatriz Brito/Desktop/Loopback/INTERFACE_Loopback.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1475598266334 "|INTERFACE_Loopback|c[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c\[2\] VCC " "Pin \"c\[2\]\" is stuck at VCC" {  } { { "INTERFACE_Loopback.v" "" { Text "C:/Users/Beatriz Brito/Desktop/Loopback/INTERFACE_Loopback.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1475598266334 "|INTERFACE_Loopback|c[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c\[3\] VCC " "Pin \"c\[3\]\" is stuck at VCC" {  } { { "INTERFACE_Loopback.v" "" { Text "C:/Users/Beatriz Brito/Desktop/Loopback/INTERFACE_Loopback.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1475598266334 "|INTERFACE_Loopback|c[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c\[4\] VCC " "Pin \"c\[4\]\" is stuck at VCC" {  } { { "INTERFACE_Loopback.v" "" { Text "C:/Users/Beatriz Brito/Desktop/Loopback/INTERFACE_Loopback.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1475598266334 "|INTERFACE_Loopback|c[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r\[1\] VCC " "Pin \"r\[1\]\" is stuck at VCC" {  } { { "INTERFACE_Loopback.v" "" { Text "C:/Users/Beatriz Brito/Desktop/Loopback/INTERFACE_Loopback.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1475598266334 "|INTERFACE_Loopback|r[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r\[2\] VCC " "Pin \"r\[2\]\" is stuck at VCC" {  } { { "INTERFACE_Loopback.v" "" { Text "C:/Users/Beatriz Brito/Desktop/Loopback/INTERFACE_Loopback.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1475598266334 "|INTERFACE_Loopback|r[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r\[3\] VCC " "Pin \"r\[3\]\" is stuck at VCC" {  } { { "INTERFACE_Loopback.v" "" { Text "C:/Users/Beatriz Brito/Desktop/Loopback/INTERFACE_Loopback.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1475598266334 "|INTERFACE_Loopback|r[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r\[4\] VCC " "Pin \"r\[4\]\" is stuck at VCC" {  } { { "INTERFACE_Loopback.v" "" { Text "C:/Users/Beatriz Brito/Desktop/Loopback/INTERFACE_Loopback.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1475598266334 "|INTERFACE_Loopback|r[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r\[5\] VCC " "Pin \"r\[5\]\" is stuck at VCC" {  } { { "INTERFACE_Loopback.v" "" { Text "C:/Users/Beatriz Brito/Desktop/Loopback/INTERFACE_Loopback.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1475598266334 "|INTERFACE_Loopback|r[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r\[6\] VCC " "Pin \"r\[6\]\" is stuck at VCC" {  } { { "INTERFACE_Loopback.v" "" { Text "C:/Users/Beatriz Brito/Desktop/Loopback/INTERFACE_Loopback.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1475598266334 "|INTERFACE_Loopback|r[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r\[7\] VCC " "Pin \"r\[7\]\" is stuck at VCC" {  } { { "INTERFACE_Loopback.v" "" { Text "C:/Users/Beatriz Brito/Desktop/Loopback/INTERFACE_Loopback.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1475598266334 "|INTERFACE_Loopback|r[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1475598266334 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1475598266448 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1475598266939 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Beatriz Brito/Desktop/Loopback/output_files/Loopback.map.smsg " "Generated suppressed messages file C:/Users/Beatriz Brito/Desktop/Loopback/output_files/Loopback.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475598266977 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1475598267078 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475598267078 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "116 " "Implemented 116 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1475598267119 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1475598267119 ""} { "Info" "ICUT_CUT_TM_LCELLS" "99 " "Implemented 99 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1475598267119 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1475598267119 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1617 " "Peak virtual memory: 1617 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1475598267151 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 04 13:24:27 2016 " "Processing ended: Tue Oct 04 13:24:27 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1475598267151 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1475598267151 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1475598267151 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1475598267151 ""}
