
Cadence Innovus(TM) Implementation System.
Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v20.10-p004_1, built Thu May 7 20:02:41 PDT 2020
Options:	-log ./log/PD1_20250908_122842.log 
Date:		Mon Sep  8 12:28:42 2025
Host:		ictc-eda-be-9-ldap-1 (x86_64 w/Linux 5.14.0-570.33.2.el9_6.x86_64) (20cores*28cpus*QEMU Virtual CPU version 2.5+ 16384KB)
OS:		Rocky Linux release 9.6 (Blue Onyx)

License:
		invs	Innovus Implementation System	20.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
**WARN: (IMPOPT-801):	Genus executable not found in PATH. Install Genus, add the path to the genus executable in the PATH variable and rerun Innovus.
Change the soft stacksize limit to 0.2%RAM (514 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
<CMD> is_common_ui_mode
<CMD> restoreDesign /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat croc_chip
#% Begin load design ... (date=09/08 12:29:13, mem=667.2M)
Set Default Input Pin Transition as 0.1 ps.
Loading design 'croc_chip' saved by 'Innovus' '20.10-p004_1' on 'Tue Sep 2 23:24:48 2025'.
% Begin Load MMMC data ... (date=09/08 12:29:14, mem=668.4M)
% End Load MMMC data ... (date=09/08 12:29:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=668.7M, current mem=668.7M)
default_rc_corner

Loading LEF file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/libs/lef/sg13g2_tech.lef ...

Loading LEF file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/libs/lef/sg13g2_stdcell_weltap.lef ...
Set DBUPerIGU to M1 pitch 480.

Loading LEF file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/libs/lef/RM_IHPSG13_1P_2048x64_c2_bm_bist.lef ...

Loading LEF file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/libs/lef/RM_IHPSG13_1P_4096x8_c3_bm_bist.lef ...

Loading LEF file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/libs/lef/RM_IHPSG13_1P_4096x16_c3_bm_bist.lef ...

Loading LEF file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/libs/lef/RM_IHPSG13_1P_64x64_c2_bm_bist.lef ...

Loading LEF file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/libs/lef/RM_IHPSG13_1P_1024x16_c2_bm_bist.lef ...

Loading LEF file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/libs/lef/RM_IHPSG13_1P_256x48_c2_bm_bist.lef ...

Loading LEF file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/libs/lef/RM_IHPSG13_1P_1024x64_c2_bm_bist.lef ...

Loading LEF file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/libs/lef/RM_IHPSG13_1P_1024x8_c2_bm_bist.lef ...

Loading LEF file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/libs/lef/RM_IHPSG13_1P_256x64_c2_bm_bist.lef ...

Loading LEF file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/libs/lef/RM_IHPSG13_1P_512x64_c2_bm_bist.lef ...

Loading LEF file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/libs/lef/sg13g2_io_notracks.lef ...

Loading LEF file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/libs/lef/sg13g2_io.lef ...
**WARN: (IMPLF-58):	MACRO 'sg13g2_Corner' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'sg13g2_Filler200' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'sg13g2_Filler400' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'sg13g2_Filler1000' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'sg13g2_Filler2000' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'sg13g2_Filler4000' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'sg13g2_Filler10000' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadIn' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadOut4mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadOut16mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadOut30mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadTriOut4mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadTriOut16mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadTriOut30mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadInOut4mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadInOut16mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadInOut30mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadAnalog' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadIOVss' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadIOVdd' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (EMS-27):	Message (IMPLF-58) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.

Loading LEF file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/libs/lef/bondpad_70x70.lef ...
**WARN: (IMPLF-61):	22 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-61' for more detail.
**WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadAnalog' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadAnalog' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'padres' in macro 'sg13g2_IOPadAnalog' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'padres' in macro 'sg13g2_IOPadAnalog' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadIn' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadIn' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.

viaInitial starts at Mon Sep  8 12:29:14 2025
viaInitial ends at Mon Sep  8 12:29:14 2025

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/viewDefinition.tcl
Reading sky130_wc timing library '/ictc/student_data/share/pd/data/user_setting/backup/sg13g2_stdcell_slow_1p08V_125C.lib' ...
Read 78 cells in library 'sg13g2_stdcell_slow_1p08V_125C' 
Reading sky130_wc timing library '/ictc/student_data/share/pd/data/user_setting/backup/sg13g2_io_slow_1p35V_3p0V_125C.lib' ...
Read 14 cells in library 'sg13g2_io_slow_1p35V_3p0V_125C' 
Reading sky130_wc timing library '/ictc/student_data/share/pd/data/user_setting/backup/sg13g2_io_slow_1p08V_3p0V_125C.lib' ...
Read 14 cells in library 'sg13g2_io_slow_1p08V_3p0V_125C' 
Reading sky130_wc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x64_c2_bm_bist_slow_1p08V_125C.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_1024x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x64_c2_bm_bist_slow_1p08V_125C.lib)
Read 1 cells in library 'RM_IHPSG13_1P_1024x64_c2_bm_bist_slow_1p08V_125C' 
Reading sky130_wc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_2048x64_c2_bm_bist_slow_1p08V_125C.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_2048x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_2048x64_c2_bm_bist_slow_1p08V_125C.lib)
Read 1 cells in library 'RM_IHPSG13_1P_2048x64_c2_bm_bist_slow_1p08V_125C' 
Reading sky130_wc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x8_c3_bm_bist_slow_1p08V_125C.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_4096x8_c3_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x8_c3_bm_bist_slow_1p08V_125C.lib)
Read 1 cells in library 'RM_IHPSG13_1P_4096x8_c3_bm_bist_slow_1p08V_125C' 
Reading sky130_wc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x16_c2_bm_bist_slow_1p08V_125C.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_1024x16_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x16_c2_bm_bist_slow_1p08V_125C.lib)
Read 1 cells in library 'RM_IHPSG13_1P_1024x16_c2_bm_bist_slow_1p08V_125C' 
Reading sky130_wc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x48_c2_bm_bist_slow_1p08V_125C.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_256x48_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x48_c2_bm_bist_slow_1p08V_125C.lib)
Read 1 cells in library 'RM_IHPSG13_1P_256x48_c2_bm_bist_slow_1p08V_125C' 
Reading sky130_wc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_512x64_c2_bm_bist_slow_1p08V_125C.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_512x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_512x64_c2_bm_bist_slow_1p08V_125C.lib)
Read 1 cells in library 'RM_IHPSG13_1P_512x64_c2_bm_bist_slow_1p08V_125C' 
Reading sky130_wc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x64_c2_bm_bist_slow_1p08V_125C.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_256x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x64_c2_bm_bist_slow_1p08V_125C.lib)
Read 1 cells in library 'RM_IHPSG13_1P_256x64_c2_bm_bist_slow_1p08V_125C' 
Reading sky130_wc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x8_c2_bm_bist_slow_1p08V_125C.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_1024x8_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x8_c2_bm_bist_slow_1p08V_125C.lib)
Read 1 cells in library 'RM_IHPSG13_1P_1024x8_c2_bm_bist_slow_1p08V_125C' 
Reading sky130_wc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x16_c3_bm_bist_slow_1p08V_125C.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_4096x16_c3_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x16_c3_bm_bist_slow_1p08V_125C.lib)
Read 1 cells in library 'RM_IHPSG13_1P_4096x16_c3_bm_bist_slow_1p08V_125C' 
Reading sky130_wc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_64x64_c2_bm_bist_slow_1p08V_125C.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_64x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_64x64_c2_bm_bist_slow_1p08V_125C.lib)
Read 1 cells in library 'RM_IHPSG13_1P_64x64_c2_bm_bist_slow_1p08V_125C' 
Reading sky130_bc timing library '/ictc/student_data/share/pd/data/user_setting/backup/sg13g2_stdcell_fast_1p32V_m40C.lib' ...
Read 78 cells in library 'sg13g2_stdcell_fast_1p32V_m40C' 
Reading sky130_bc timing library '/ictc/student_data/share/pd/data/user_setting/backup/sg13g2_io_fast_1p32V_3p6V_m40C.lib' ...
Read 14 cells in library 'sg13g2_io_fast_1p32V_3p6V_m40C' 
Reading sky130_bc timing library '/ictc/student_data/share/pd/data/user_setting/backup/sg13g2_io_fast_1p65V_3p6V_m40C.lib' ...
Read 14 cells in library 'sg13g2_io_fast_1p65V_3p6V_m40C' 
Reading sky130_bc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_2048x64_c2_bm_bist_fast_1p32V_m55C.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_2048x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_2048x64_c2_bm_bist_fast_1p32V_m55C.lib)
Read 1 cells in library 'RM_IHPSG13_1P_2048x64_c2_bm_bist_fast_1p32V_m55C' 
Reading sky130_bc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x16_c3_bm_bist_fast_1p32V_m55C.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_4096x16_c3_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x16_c3_bm_bist_fast_1p32V_m55C.lib)
Read 1 cells in library 'RM_IHPSG13_1P_4096x16_c3_bm_bist_fast_1p32V_m55C' 
Reading sky130_bc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_64x64_c2_bm_bist_fast_1p32V_m55C.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_64x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_64x64_c2_bm_bist_fast_1p32V_m55C.lib)
Read 1 cells in library 'RM_IHPSG13_1P_64x64_c2_bm_bist_fast_1p32V_m55C' 
Reading sky130_bc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x8_c2_bm_bist_fast_1p32V_m55C.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_1024x8_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x8_c2_bm_bist_fast_1p32V_m55C.lib)
Read 1 cells in library 'RM_IHPSG13_1P_1024x8_c2_bm_bist_fast_1p32V_m55C' 
Reading sky130_bc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x64_c2_bm_bist_fast_1p32V_m55C.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_256x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x64_c2_bm_bist_fast_1p32V_m55C.lib)
Read 1 cells in library 'RM_IHPSG13_1P_256x64_c2_bm_bist_fast_1p32V_m55C' 
Reading sky130_bc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x48_c2_bm_bist_fast_1p32V_m55C.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_256x48_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x48_c2_bm_bist_fast_1p32V_m55C.lib)
Read 1 cells in library 'RM_IHPSG13_1P_256x48_c2_bm_bist_fast_1p32V_m55C' 
Reading sky130_bc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x64_c2_bm_bist_fast_1p32V_m55C.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_1024x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x64_c2_bm_bist_fast_1p32V_m55C.lib)
Read 1 cells in library 'RM_IHPSG13_1P_1024x64_c2_bm_bist_fast_1p32V_m55C' 
Reading sky130_bc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x8_c3_bm_bist_fast_1p32V_m55C.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_4096x8_c3_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x8_c3_bm_bist_fast_1p32V_m55C.lib)
Read 1 cells in library 'RM_IHPSG13_1P_4096x8_c3_bm_bist_fast_1p32V_m55C' 
Reading sky130_bc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x16_c2_bm_bist_fast_1p32V_m55C.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_1024x16_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x16_c2_bm_bist_fast_1p32V_m55C.lib)
Read 1 cells in library 'RM_IHPSG13_1P_1024x16_c2_bm_bist_fast_1p32V_m55C' 
Reading sky130_bc timing library '/ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_512x64_c2_bm_bist_fast_1p32V_m55C.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_512x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_512x64_c2_bm_bist_fast_1p32V_m55C.lib)
Read 1 cells in library 'RM_IHPSG13_1P_512x64_c2_bm_bist_fast_1p32V_m55C' 
*** End library_loading (cpu=0.03min, real=0.02min, mem=37.3M, fe_cpu=0.45min, fe_real=0.55min, fe_mem=713.0M) ***
% Begin Load netlist data ... (date=09/08 12:29:15, mem=689.5M)
*** Begin netlist parsing (mem=713.0M) ***
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_xor2_1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_xor2_1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_xnor2_1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_xnor2_1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_tielo' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_tielo' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_tiehi' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_tiehi' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_slgcp_1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_slgcp_1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_sighold' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_sighold' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_sdfbbp_1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_sdfbbp_1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_or4_2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_or4_2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_or4_1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_or4_1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_or3_2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_or3_2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 102 new cells from 26 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilogBinary netlist '/ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/croc_chip.v.bin'
Reading binary database version 2 in 1-threaded mode

*** Memory Usage v#1 (Current mem = 729.992M, initial mem = 273.906M) ***
*** End netlist parsing (cpu=0:00:00.2, real=0:00:01.0, mem=730.0M) ***
% End Load netlist data ... (date=09/08 12:29:16, total cpu=0:00:00.2, real=0:00:01.0, peak res=710.0M, current mem=710.0M)
Set top cell to croc_chip.
**WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'sg13g2_IOPadIn' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'sg13g2_IOPadIn' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (EMS-27):	Message (IMPTS-282) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Hooked 232 DB cells to tlib cells.
1 empty module found.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell croc_chip ...
*** Netlist is unique.
** info: there are 329 modules.
** info: there are 43966 stdCell insts.
** info: there are 64 Pad insts.
** info: there are 2 macros.

*** Memory Usage v#1 (Current mem = 797.906M, initial mem = 273.906M) ***
*info: set bottom ioPad orient R0
Initializing I/O assignment ...
Adjusting Core to Bottom to: 168.1800.
**WARN: (IMPFP-3961):	The techSite 'sg13g2_ioSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Adjust TopMetal1 preferred direction offset from 1.64 to 0.
Generated pitch 2.52 in TopMetal1 is different from 2.28 defined in technology file in preferred direction.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Loading preference file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/gui.pref.tcl ...
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
**WARN: (IMPOPT-3602):	The specified path group name reg2reg is not defined.
Type 'man IMPOPT-3602' for more detail.
Effort level <high> specified for reg2reg path_group
**WARN: (IMPOPT-3602):	The specified path group name reg2out is not defined.
Type 'man IMPOPT-3602' for more detail.
Effort level <low> specified for reg2out path_group
**WARN: (IMPOPT-3602):	The specified path group name reg2mem is not defined.
Type 'man IMPOPT-3602' for more detail.
Effort level <high> specified for reg2mem path_group
**WARN: (IMPOPT-3602):	The specified path group name mem2reg is not defined.
Type 'man IMPOPT-3602' for more detail.
Effort level <high> specified for mem2reg path_group
**WARN: (IMPOPT-3602):	The specified path group name in2reg is not defined.
Type 'man IMPOPT-3602' for more detail.
Effort level <low> specified for in2reg path_group
**WARN: (IMPOPT-3602):	The specified path group name in2out is not defined.
Type 'man IMPOPT-3602' for more detail.
Effort level <low> specified for in2out path_group
**WARN: (IMPCK-8086):	The command setCTSMode is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
**WARN: (IMPCK-8086):	The command setCTSMode is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
**WARN: The setCCOptMode/set_ccopt_mode command is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to set_ccopt_property.
**WARN: The setCCOptMode/set_ccopt_mode command is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to set_ccopt_property.
**WARN: The setCCOptMode/set_ccopt_mode command is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to set_ccopt_property.
**WARN: The setCCOptMode/set_ccopt_mode command is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to set_ccopt_property.
**WARN: The setCCOptMode/set_ccopt_mode command is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to set_ccopt_property.
**WARN: The setCCOptMode/set_ccopt_mode command is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to set_ccopt_property.
Change floorplan default-technical-site to 'CoreSite'.
*Info: initialize multi-corner CTS.
Total number of combinational cells: 62
Total number of sequential cells: 10
Total number of tristate cells: 6
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: sg13g2_buf_1 sg13g2_buf_16 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8
Total number of usable buffers: 5
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: sg13g2_inv_1 sg13g2_inv_16 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8
Total number of usable inverters: 5
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1
Total number of identified usable delay cells: 3
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
% Begin Load MMMC data ... (date=09/08 12:29:17, mem=946.3M)
% End Load MMMC data ... (date=09/08 12:29:17, total cpu=0:00:00.0, real=0:00:00.0, peak res=946.3M, current mem=945.4M)
Reading floorplan file - /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/croc_chip.fp.gz (mem = 979.8M).
% Begin Load floorplan data ... (date=09/08 12:29:17, mem=946.1M)
*info: reset 50810 existing net BottomPreferredLayer and AvoidDetour
Deleting old partition specification.
Set FPlanBox to (0 0 1840320 1840020)
**WARN: (IMPFP-3961):	The techSite 'sg13g2_ioSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Adjust TopMetal1 preferred direction offset from 1.64 to 0.
Generated pitch 2.52 in TopMetal1 is different from 2.28 defined in technology file in preferred direction.
 ... processed partition successfully.
Reading binary special route file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/croc_chip.fp.spr.gz (Created by Innovus v20.10-p004_1 on Tue Sep  2 23:24:42 2025, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=951.3M, current mem=951.3M)
There are 64 io inst loaded
There are 241 nets with weight being set
There are 241 nets with bottomPreferredRoutingLayer being set
There are 241 nets with avoidDetour being set
Extracting standard cell pins and blockage ...... 
**WARN: (IMPTR-2104):	Layer M6: Pitch=2280 is less than min width=1640 + min spacing=1640.
**WARN: (IMPTR-2108):	For layer M6, the gaps of 729 out of 729 tracks are narrower than 3.280um (space 1.640 + width 1.640).
Type 'man IMPTR-2108' for more detail.
 As a result, your trialRoute congestion could be incorrect.
Pin and blockage extraction finished
% End Load floorplan data ... (date=09/08 12:29:17, total cpu=0:00:00.1, real=0:00:00.0, peak res=952.4M, current mem=952.4M)
Reading congestion map file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/croc_chip.route.congmap.gz ...
% Begin Load SymbolTable ... (date=09/08 12:29:17, mem=952.6M)
Suppress "**WARN ..." messages.
Un-suppress "**WARN ..." messages.
% End Load SymbolTable ... (date=09/08 12:29:17, total cpu=0:00:00.2, real=0:00:00.0, peak res=965.7M, current mem=965.7M)
Loading place ...
% Begin Load placement data ... (date=09/08 12:29:17, mem=965.7M)
Reading placement file - /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/croc_chip.place.gz.
** Reading stdCellPlacement_binary (Created by Innovus v20.10-p004_1 on Tue Sep  2 23:24:42 2025, version# 2) ...
Read Views for adaptive view pruning ...
Read 0 views from Binary DB for adaptive view pruning
*** Checked 6 GNC rules.
*** applyConnectGlobalNets disabled.
*** Completed restorePlace (cpu=0:00:00.1 real=0:00:00.0 mem=1005.4M) ***
Total net length = 1.814e+06 (8.980e+05 9.162e+05) (ext = 0.000e+00)
% End Load placement data ... (date=09/08 12:29:17, total cpu=0:00:00.2, real=0:00:00.0, peak res=975.9M, current mem=972.8M)
Reading PG file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/croc_chip.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on       Tue Sep  2 23:24:42 2025)
*** Completed restorePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=1002.4M) ***
% Begin Load routing data ... (date=09/08 12:29:18, mem=973.7M)
Reading routing file - /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/croc_chip.route.gz.
Reading Innovus routing data (Created by Innovus v20.10-p004_1 on Tue Sep  2 23:24:42 2025 Format: 20.1) ...
*** Total 49455 nets are successfully restored.
*** Completed restoreRoute (cpu=0:00:00.5 real=0:00:00.0 mem=1048.4M) ***
% End Load routing data ... (date=09/08 12:29:18, total cpu=0:00:00.5, real=0:00:00.0, peak res=1021.0M, current mem=1020.1M)
Loading Drc markers ...
... 2012 markers are loaded ...
... 1000 geometry drc markers are loaded ...
... 0 antenna drc markers are loaded ...
TAT_INFO: restoreCongMap REAL = 0 : CPU = 0 : MEM = 0.
Reading property file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/croc_chip.prop
*** Completed restoreProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1055.4M) ***
Reading dirtyarea snapshot file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/croc_chip.db.da.gz (Create by Innovus v20.10-p004_1 on Tue Sep  2 23:24:43 2025, version: 4).
Set Default Input Pin Transition as 0.1 ps.
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M6 and M7 is not defined in the capacitance table file. The via resistance of 2.2 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.135 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.021 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.0145 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
Summary of Active RC-Corners : 
 
 Analysis View: func_view_wc
    RC-Corner Name        : default_rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: func_view_bc
    RC-Corner Name        : default_rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Loading rc congestion map /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/croc_chip.congmap.gz ...
Start generating vias ..
#Skip building auto via since it is not turned on.
Extracting standard cell pins and blockage ...... 
**WARN: (IMPTR-2104):	Layer M6: Pitch=2280 is less than min width=1640 + min spacing=1640.
**WARN: (IMPTR-2108):	For layer M6, the gaps of 729 out of 729 tracks are narrower than 3.280um (space 1.640 + width 1.640).
Type 'man IMPTR-2108' for more detail.
 As a result, your trialRoute congestion could be incorrect.
Pin and blockage extraction finished
Via generation completed.
% Begin Load power constraints ... (date=09/08 12:29:20, mem=1042.9M)
'set_default_switching_activity' finished successfully.
% End Load power constraints ... (date=09/08 12:29:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=1049.7M, current mem=1049.7M)
delay_tc delay_bc delay_wc
% Begin load AAE data ... (date=09/08 12:29:20, mem=1102.6M)
**WARN: (IMPESI-3505):	setDelayCalMode -eng_copyNetPropToNewNet true (default=false) will be obsoleted along with its sgs2set equivalent.  This parameter will continue to be supported in the current release, but will be removed in the next major release of the software.
AAE DB initialization (MEM=1163.81 CPU=0:00:00.0 REAL=0:00:00.0) 
% End load AAE data ... (date=09/08 12:29:21, total cpu=0:00:00.4, real=0:00:01.0, peak res=1116.8M, current mem=1116.8M)
Restoring CCOpt config...
  Extracting original clock gating for clk_sys...
    clock_tree clk_sys contains 4983 sinks and 0 clock gates.
    Extraction for clk_sys complete.
  Extracting original clock gating for clk_sys done.
  Extracting original clock gating for clk_rtc...
    clock_tree clk_rtc contains 1 sinks and 0 clock gates.
    Extraction for clk_rtc complete.
  Extracting original clock gating for clk_rtc done.
  Extracting original clock gating for clk_jtg...
    clock_tree clk_jtg contains 290 sinks and 0 clock gates.
    Extraction for clk_jtg complete.
  Extracting original clock gating for clk_jtg done.
  The skew group clk_jtg/func_mode_ideal_bc was created. It contains 290 sinks and 1 sources.
  The skew group clk_jtg/func_mode_ideal_wc was created. It contains 290 sinks and 1 sources.
  The skew group clk_rtc/func_mode_ideal_bc was created. It contains 1 sinks and 1 sources.
  The skew group clk_rtc/func_mode_ideal_wc was created. It contains 1 sinks and 1 sources.
  The skew group clk_sys/func_mode_ideal_bc was created. It contains 4983 sinks and 1 sources.
  The skew group clk_sys/func_mode_ideal_wc was created. It contains 4983 sinks and 1 sources.
  Added 1 ignore pin (of 1 specified) to skew group 1. Skew group now contains 1 ignore pin.
  Added 1 ignore pin (of 1 specified) to skew group 4. Skew group now contains 1 ignore pin.
  Added 1 ignore pin (of 1 specified) to skew group 7. Skew group now contains 1 ignore pin.
  The skew group clk_jtg/func_mode_ideal_bc was created. It contains 290 sinks and 1 sources.
  The skew group clk_rtc/func_mode_ideal_bc was created. It contains 1 sinks and 1 sources.
  The skew group clk_sys/func_mode_ideal_bc was created. It contains 4983 sinks and 1 sources.
Restoring CCOpt config done.
Total number of combinational cells: 62
Total number of sequential cells: 10
Total number of tristate cells: 6
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8
Total number of usable buffers: 4
List of unusable buffers: sg13g2_buf_16
Total number of unusable buffers: 1
List of usable inverters: sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8
Total number of usable inverters: 4
List of unusable inverters: sg13g2_inv_16
Total number of unusable inverters: 1
List of identified usable delay cells: sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1
Total number of identified usable delay cells: 3
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
**WARN: (IMPCTE-107):	The following globals have been obsoleted since version 20.10-p004_1. They will be removed in the next release. 
timing_enable_default_delay_arc
#% End load design ... (date=09/08 12:29:21, total cpu=0:00:07.2, real=0:00:08.0, peak res=1134.9M, current mem=1129.5M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-58            22  MACRO '%s' has been found in the databas...
WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
WARNING   IMPLF-200           28  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPLF-201           16  Pin '%s' in macro '%s' has no ANTENNADIF...
WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
WARNING   IMPTS-282           28  Cell '%s' is not a level shifter cell bu...
WARNING   IMPEXT-2766          7  The sheet resistance for layer %s is not...
WARNING   IMPEXT-2773          1  The via resistance between layers %s and...
WARNING   IMPEXT-2776          6  The via resistance between layers %s and...
WARNING   IMPCK-8086           2  The command %s is obsolete and will be r...
WARNING   IMPVL-159          186  Pin '%s' of cell '%s' is defined in LEF ...
WARNING   IMPESI-3505          1  setDelayCalMode -eng_%s (default=%s) wil...
WARNING   IMPOPT-3602          6  The specified path group name %s is not ...
WARNING   IMPTR-2104           2  Layer %s: Pitch=%d is less than min widt...
WARNING   IMPTR-2108           2  For layer M%d, the gaps of %d out of %d ...
WARNING   IMPCTE-107           1  The following globals have been obsolete...
WARNING   TECHLIB-302         20  No function defined for cell '%s'. The c...
*** Message Summary: 331 warning(s), 0 error(s)

<CMD> selectInst pad_unused0_o
<CMD> setMultiCpuUsage -localCpu 8
<CMD> setPreference ConstraintUserXGrid 0.1
<CMD> setPreference ConstraintUserXOffset 0.1
<CMD> setPreference ConstraintUserYGrid 0.1
<CMD> setPreference ConstraintUserYOffset 0.1
<CMD> setPreference SnapAllCorners 1
<CMD> setAnalysisMode -analysisType onchipvariation
<CMD> all_constraint_modes -active
func_mode_ideal_bc  func_mode_ideal_wc
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> set_propagated_clock [all_clocks]
<CMD> current_design
<CMD> set_max_fanout 32 [current_design]
<CMD> current_design
<CMD> set_max_transition 0.5 [current_design] 
<CMD> setExtractRCMode -layerIndependent 1
<CMD> setExtractRCMode -defViaCap true
<CMD> setDesignMode -reset -congEffort
-congEffort auto
<CMD> setDesignMode -flowEffort standard -process 130
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setDesignMode -topRoutingLayer Metal5
<CMD> setDesignMode -bottomRoutingLayer Metal2
<CMD> setDesignMode -congEffort high
<CMD> setPlaceMode -place_opt_post_place_tcl /ictc/student_data/vantruong/final_pj/fn_prj_here/data/scripts/common/place_opt_post_place.tcl
<CMD> set_table_style -no_frame_fix_width
<CMD> set_global timing_report_enable_auto_column_width true
<CMD> set_global report_timing_format {hpin cell fanout load slew delay arrival pin_location}
<CMD> reset_path_group -all
Multithreaded Timing Analysis is initialized with 8 threads

<CMD> group_path -name reg2reg -from [filter_collection [all_registers] "is_integrated_clock_gating_cell != true"] -to [filter_collection [all_registers] "is_integrated_clock_gating_cell != true"]
<CMD> group_path -name reg2icg -from [filter_collection [all_registers] "is_integrated_clock_gating_cell != true"] -to [filter_collection [all_registers] "is_integrated_clock_gating_cell == true"]
<CMD> group_path -name reg2mem -from [filter_collection [all_registers] "is_integrated_clock_gating_cell != true"] -to [filter_collection [all_registers -macros] "is_memory_cell == true"]
<CMD> group_path -name mem2reg -from [filter_collection [all_registers -macros] "is_memory_cell == true"] -to  [filter_collection [all_registers] "is_integrated_clock_gating_cell != true"]
<CMD> group_path -name reg2out -from [filter_collection [all_registers] "is_integrated_clock_gating_cell != true"] -to [all_outputs]
<CMD> group_path -name in2reg  -from [all_inputs -no_clocks] -to [filter_collection [all_registers] "is_integrated_clock_gating_cell != true"]
<CMD> group_path -name in2icg  -from [all_inputs -no_clocks] -to [filter_collection [all_registers] "is_integrated_clock_gating_cell == true"]
<CMD> group_path -name in2out  -from [all_inputs -no_clocks] -to [all_outputs]
<CMD> setPathGroupOptions reg2reg -effortLevel high
Effort level <high> specified for reg2reg path_group
<CMD> setPathGroupOptions reg2icg -effortLevel high
**WARN: (IMPOPT-3602):	The specified path group name reg2icg is not defined.
Type 'man IMPOPT-3602' for more detail.
Effort level <high> specified for reg2icg path_group
<CMD> setPathGroupOptions reg2mem -effortLevel high
Effort level <high> specified for reg2mem path_group
<CMD> setPathGroupOptions mem2reg -effortLevel high
Effort level <high> specified for mem2reg path_group
<CMD> setPathGroupOptions reg2out -effortLevel low
Effort level <low> specified for reg2out path_group
<CMD> setPathGroupOptions in2reg -effortLevel low
Effort level <low> specified for in2reg path_group
<CMD> setPathGroupOptions in2icg -effortLevel low
**WARN: (IMPOPT-3602):	The specified path group name in2icg is not defined.
Type 'man IMPOPT-3602' for more detail.
Effort level <low> specified for in2icg path_group
<CMD> setPathGroupOptions in2out -effortLevel low
Effort level <low> specified for in2out path_group
<CMD> reportPathGroupOptions
 ------------------------------------------------------------------------------------------------------------------------
| Path Group |  Effort | Adjustment (early/late) | Target Slack | weight | SkewingSlackCons |           view             |
 ------------------------------------------------------------------------------------------------------------------------
| reg2reg    |   high  |          0 /        0   |          0   |    0   |                  |                            |
| in2reg     |    low  |          0 /        0   |          0   |    0   |                  |                            |
| reg2out    |    low  |          0 /        0   |          0   |    0   |                  |                            |
| in2out     |    low  |          0 /        0   |          0   |    0   |                  |                            |
| mem2reg    |   high  |          0 /        0   |          0   |    0   |                  |                            |
| reg2mem    |   high  |          0 /        0   |          0   |    0   |                  |                            |
 ------------------------------------------------------------------------------------------------------------------------
**WARN: (IMPOPT-6115):	ECO batch mode has been activated, and '(batch mode)' has been added to the prompt as a reminder of that situation. Specify 'setEcoMode -batchMode  false' after all ECOs are over.
Type 'man IMPOPT-6115' for more detail.
#################################################################################
# Design Stage: PreRoute
# Design Name: croc_chip
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Add inst i_croc_soc/i_croc/i_timer/clockman_RO571XYP (sg13g2_buf_1) to drive load i_croc_soc/i_croc/i_timer/_1546_/B 
Add inst i_croc_soc/i_croc/i_timer/backintime_RO812VXY (sg13g2_buf_1) to drive load i_croc_soc/i_croc/i_timer/_1546_/B 
**WARN: (IMPOPT-6115):	ECO batch mode has been activated, and '(batch mode)' has been added to the prompt as a reminder of that situation. Specify 'setEcoMode -batchMode  false' after all ECOs are over.
Type 'man IMPOPT-6115' for more detail.
Add inst i_croc_soc/i_croc/i_timer/clockman_RO581XYP (sg13g2_buf_1) to drive load i_croc_soc/i_croc/i_timer/_1546_/B 
Add inst i_croc_soc/i_croc/i_timer/backintime_RO842VXY (sg13g2_buf_1) to drive load i_croc_soc/i_croc/i_timer/_1546_/B 
<CMD> setNanoRouteMode -reset
<CMD> setNanoRouteMode -dbProcessNode 130
<CMD> setNanoRouteMode -quiet -routeInsertAntennaDiode 1
<CMD> setNanoRouteMode -quiet -routeAntennaCellName sky130_fd_sc_hd__diode_2
<CMD> setNanoRouteMode -quiet -timingEngine {}
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
<CMD> setNanoRouteMode -quiet -routeWithSiDriven 1
<CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix 0
<CMD> setNanoRouteMode -quiet -drouteStartIteration default
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> setNanoRouteMode -routeExpAdvancedPinAccess 2
<CMD> setNanoRouteMode -drouteUseMultiCutViaEffort default
<CMD> routeDesign -globalDetail
#% Begin routeDesign (date=09/08 12:43:26, mem=1289.0M)
#WARNING (NRDB-2014) In option 'dbProcessNode 130', 130 is an unknown string and will be ignored.
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1289.02 (MB), peak = 1289.29 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeAntennaCellName                          sky130_fd_sc_hd__diode_2
setNanoRouteMode -routeExpAdvancedPinAccess                     2
setNanoRouteMode -routeInsertAntennaDiode                       true
setNanoRouteMode -routeWithSiDriven                             true
setNanoRouteMode -routeWithSiPostRouteFix                       false
setNanoRouteMode -routeWithTimingDriven                         true
setNanoRouteMode -timingEngine                                  {}
setDesignMode -bottomRoutingLayer                               Metal2
setDesignMode -congEffort                                       high
setDesignMode -flowEffort                                       standard
setDesignMode -process                                          130
setDesignMode -topRoutingLayer                                  Metal4
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -defViaCap                                     true
setExtractRCMode -engine                                        preRoute
setExtractRCMode -layerIndependent                              1
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -eng_copyNetPropToNewNet                        true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setSIMode -separate_delta_delay_on_data                         true

#default_rc_corner has no qx tech file defined
#No active RC corner or QRC tech file is missing.
#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1395.9M, init mem=1444.9M)
Overlapping with other instance:	6
Orientation Violation:	1
*info: Placed = 52076          (Fixed = 8322)
*info: Unplaced = 0           
Placement Density:61.27%(651713/1063714)
Placement Density (including fixed std cells):61.89%(668975/1080976)
Finished checkPlace (total: cpu=0:00:00.8, real=0:00:00.0; vio checks: cpu=0:00:00.5, real=0:00:00.0; mem=1460.9M)
#WARNING (NRIG-77) Found placement violations. Please investigate and correct before routing. Routing with placement violations can cause long runtime and may be irresolvable.
#Use routeDesign -placementCheck to stop on violations. Use routeDesign -noPlacementCheck to skip the check.
#WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.
**WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (216) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1460.9M) ***
% Begin globalDetailRoute (date=09/08 12:43:26, mem=1308.0M)

globalDetailRoute

#Start globalDetailRoute on Mon Sep  8 12:43:26 2025
#
#Generating timing data, please wait...
#49459 total nets, 44578 already routed, 44578 will ignore in trialRoute
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio15_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio15_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio13_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio13_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio16_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio16_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio17_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio17_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio21_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio21_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio19_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio19_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio14_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio14_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio18_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio18_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (EMS-27):	Message (IMPESI-3194) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (EMS-27):	Message (IMPESI-3199) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 49489
End delay calculation. (MEM=2004.11 CPU=0:00:08.2 REAL=0:00:01.0)
#Generating timing data took: cpu time = 00:00:18, elapsed time = 00:00:08, memory = 1436.28 (MB), peak = 1545.98 (MB)
#Done generating timing data.
#create default rule from bind_ndr_rule rule=0x7fa907eac270 0x7fa8d5818a98
#WARNING (NRDB-407) pitch for LAYER TopMetal1 is defined too small, reset to 2280
#WARNING (NRDB-733) PIN iovdd in CELL_VIEW sg13g2_IOPadVdd does not have physical port.
#WARNING (NRDB-733) PIN iovss in CELL_VIEW sg13g2_IOPadVdd does not have physical port.
#WARNING (NRDB-733) PIN vss in CELL_VIEW sg13g2_IOPadVdd does not have physical port.
#WARNING (NRDB-733) PIN iovdd in CELL_VIEW sg13g2_IOPadVss does not have physical port.
#WARNING (NRDB-733) PIN iovss in CELL_VIEW sg13g2_IOPadVss does not have physical port.
#WARNING (NRDB-733) PIN vdd in CELL_VIEW sg13g2_IOPadVss does not have physical port.
#WARNING (NRDB-733) PIN iovss in CELL_VIEW sg13g2_IOPadIOVdd does not have physical port.
#WARNING (NRDB-733) PIN vdd in CELL_VIEW sg13g2_IOPadIOVdd does not have physical port.
#WARNING (NRDB-733) PIN vss in CELL_VIEW sg13g2_IOPadIOVdd does not have physical port.
#WARNING (NRDB-733) PIN iovdd in CELL_VIEW sg13g2_IOPadIOVss does not have physical port.
#WARNING (NRDB-733) PIN vdd in CELL_VIEW sg13g2_IOPadIOVss does not have physical port.
#WARNING (NRDB-733) PIN vss in CELL_VIEW sg13g2_IOPadIOVss does not have physical port.
#WARNING (NRDB-733) PIN iovdd in CELL_VIEW sg13g2_IOPadAnalog does not have physical port.
#WARNING (NRDB-733) PIN iovss in CELL_VIEW sg13g2_IOPadAnalog does not have physical port.
#WARNING (NRDB-733) PIN vdd in CELL_VIEW sg13g2_IOPadAnalog does not have physical port.
#WARNING (NRDB-733) PIN vss in CELL_VIEW sg13g2_IOPadAnalog does not have physical port.
#WARNING (NRDB-733) PIN iovdd in CELL_VIEW sg13g2_IOPadInOut30mA does not have physical port.
#WARNING (NRDB-733) PIN iovss in CELL_VIEW sg13g2_IOPadInOut30mA does not have physical port.
#WARNING (NRDB-733) PIN vdd in CELL_VIEW sg13g2_IOPadInOut30mA does not have physical port.
#WARNING (NRDB-733) PIN vss in CELL_VIEW sg13g2_IOPadInOut30mA does not have physical port.
#WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-34) Power/Ground pin vss of instance pad_clk_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd of instance pad_clk_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin iovss of instance pad_clk_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_clk_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vss of instance pad_fetch_en_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd of instance pad_fetch_en_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin iovss of instance pad_fetch_en_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_fetch_en_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vss of instance pad_gpio0_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd of instance pad_gpio0_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin iovss of instance pad_gpio0_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_gpio0_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vss of instance pad_gpio10_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd of instance pad_gpio10_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin iovss of instance pad_gpio10_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_gpio10_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vss of instance pad_gpio11_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd of instance pad_gpio11_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin iovss of instance pad_gpio11_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_gpio11_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk_i of net clk_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_ni of net rst_ni because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/ref_clk_i of net ref_clk_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_tck_i of net jtag_tck_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_trst_ni of net jtag_trst_ni because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_tms_i of net jtag_tms_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_tdi_i of net jtag_tdi_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_tdo_o of net jtag_tdo_o because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/uart_rx_i of net uart_rx_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/uart_tx_o of net uart_tx_o because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/fetch_en_i of net fetch_en_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/status_o of net status_o because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio0_io of net gpio0_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio1_io of net gpio1_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio2_io of net gpio2_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio3_io of net gpio3_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio4_io of net gpio4_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio5_io of net gpio5_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio6_io of net gpio6_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio7_io of net gpio7_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#num needed restored net=48
#need_extraction net=48 (total=50814)
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST i_croc_soc/i_croc/gen_sram_bank_1__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDDARRAY of INST i_croc_soc/i_croc/gen_sram_bank_1__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST i_croc_soc/i_croc/gen_sram_bank_0__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDDARRAY of INST i_croc_soc/i_croc/gen_sram_bank_0__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VSS of INST i_croc_soc/i_croc/gen_sram_bank_1__i_sram/gen_512x32xBx1_i_cut for NET VSS. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VSS of INST i_croc_soc/i_croc/gen_sram_bank_0__i_sram/gen_512x32xBx1_i_cut for NET VSS. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-976) The TRACK STEP 2.5200 for preferred direction tracks is smaller than the PITCH 3.2800 for LAYER TopMetal1. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_79069.tif.gz ...
#Read in timing information for 48 ports, 44036 instances from timing file .timing_file_79069.tif.gz.
#NanoRoute Version 20.10-p004_1 NR200413-0234/20_10-UB
#Using multithreading with 8 threads.
#Start routing data preparation on Mon Sep  8 12:43:36 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.320.
#Voltage range [0.000 - 1.320] has 50812 nets.
#Voltage range [1.080 - 1.320] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Restoring pin access data from file /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/croc_chip.apa ...
#WARNING (NRDB-2002) Failed to read APA of cell sg13g2_mux2_1.
#Could not restore pin access data
#WARNING (NRDB-1026) Fail to import pin access information for croc_chip. Pin access information is recalculated.
# Metal1       V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.3650
# Metal2       H   Track-Pitch = 0.4200    Line-2-Via Pitch = 0.4100
# Metal3       V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.4100
# Metal4       H   Track-Pitch = 0.4200    Line-2-Via Pitch = 0.4100
# Metal5       V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.4100
# TopMetal1    H   Track-Pitch = 2.5200    Line-2-Via Pitch = 3.2800
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
# TopMetal2    V   Track-Pitch = 4.0000    Line-2-Via Pitch = 4.0000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1574.77 (MB), peak = 1839.34 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer Metal2's pitch = 0.4200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:18, elapsed time = 00:00:06, memory = 1810.56 (MB), peak = 1839.34 (MB)
#Start instance access analysis using 8 threads...
#0 instance pins are hard to access
#Instance access analysis statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 4.39 (MB)
#Total memory = 1815.17 (MB)
#Peak memory = 2019.46 (MB)
#
#Finished routing data preparation on Mon Sep  8 12:43:43 2025
#
#Cpu time = 00:00:19
#Elapsed time = 00:00:07
#Increased memory = 262.98 (MB)
#Total memory = 1815.39 (MB)
#Peak memory = 2019.46 (MB)
#
#
#Start global routing on Mon Sep  8 12:43:43 2025
#
#
#Start global routing initialization on Mon Sep  8 12:43:43 2025
#
#Number of eco nets is 194
#
#Start global routing data preparation on Mon Sep  8 12:43:43 2025
#
#Start routing resource analysis on Mon Sep  8 12:43:43 2025
#
#Routing resource analysis is done on Mon Sep  8 12:43:43 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal1         V        2501        1332       47961    65.19%
#  Metal2         H        2854        1527       47961    33.22%
#  Metal3         V        2506        1327       47961    33.04%
#  Metal4         H        3104        1277       47961    33.34%
#  --------------------------------------------------------------
#  Total                  10966      33.34%      191844    41.20%
#
#
#
#
#Global routing data preparation is done on Mon Sep  8 12:43:43 2025
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1819.79 (MB), peak = 2019.46 (MB)
#
#
#Global routing initialization is done on Mon Sep  8 12:43:43 2025
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1820.30 (MB), peak = 2019.46 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:17, elapsed time = 00:00:10, memory = 1846.49 (MB), peak = 2019.46 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1840.14 (MB), peak = 2019.46 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:29, elapsed time = 00:00:16, memory = 1848.18 (MB), peak = 2019.46 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 6234 (skipped).
#Total number of routable nets = 44580.
#Total number of nets in the design = 50814.
#
#44558 routable nets have only global wires.
#22 routable nets have only detail routed wires.
#219 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#22 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------
#        Rules   Pref Layer   Unconstrained  
#------------------------------------------
#      Default            0           44339  
#     ndr_3w3s           40               0  
#     ndr_2w2s          179               0  
#------------------------------------------
#        Total          219           44339  
#------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------
#        Rules   Pref Layer   Unconstrained  
#------------------------------------------
#      Default            0           44339  
#     ndr_3w3s           58               0  
#     ndr_2w2s          183               0  
#------------------------------------------
#        Total          241           44339  
#------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)         (5-6)         (7-8)   OverCon
#  --------------------------------------------------------------------------
#  Metal2      396(1.24%)     91(0.28%)     15(0.05%)      3(0.01%)   (1.58%)
#  Metal3     1050(3.27%)     56(0.17%)      2(0.01%)      0(0.00%)   (3.45%)
#  Metal4       18(0.06%)     24(0.07%)      4(0.01%)      0(0.00%)   (0.14%)
#  --------------------------------------------------------------------------
#     Total   1464(1.52%)    171(0.18%)     21(0.02%)      3(0.00%)   (1.73%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 8
#  Overflow after GR: 0.57% H + 1.15% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   Metal1(V)    |           4566.22 |           4566.22 |   362.88   347.75  1481.76  1496.88 |
[hotspot] |   Metal2(H)    |             19.11 |             74.56 |  1315.43   529.20  1451.52   574.56 |
[hotspot] |   Metal3(V)    |            121.00 |            432.22 |   967.68   695.51  1315.43   846.72 |
[hotspot] |   Metal4(H)    |            837.44 |            837.89 |   635.03   423.36  1451.52   680.39 |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     | (Metal1)  4566.22 | (Metal1)  4566.22 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |            790.00 |           1227.56 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 790.00/1227.56 (area is in unit of 4 std-cell row bins)
[hotspot] top 5 congestion hotspot bounding boxes and scores of all layers hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |   619.91   438.48  1451.52   680.39 |      790.44   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  2  |   695.51   846.72  1134.00   982.80 |      120.89   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  3  |   967.68   695.51  1315.43   846.72 |      112.44   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  4  |  1028.15  1375.91  1194.48  1466.63 |       36.22   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  5  |   574.56   922.32   680.39   997.92 |       23.33   |
[hotspot] +-----+-------------------------------------+---------------+
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 241
#Total wire length = 2195617 um.
#Total half perimeter of net bounding box = 1916969 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 525375 um.
#Total wire length on LAYER Metal3 = 933422 um.
#Total wire length on LAYER Metal4 = 736820 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER TopMetal1 = 0 um.
#Total wire length on LAYER TopMetal2 = 0 um.
#Total number of vias = 239756
#Up-Via Summary (total 239756):
#           
#-----------------------
# Metal1         129921
# Metal2          82123
# Metal3          27712
#-----------------------
#                239756 
#
#Max overcon = 8 tracks.
#Total overcon = 1.73%.
#Worst layer Gcell overcon rate = 3.45%.
#
#Global routing statistics:
#Cpu time = 00:00:51
#Elapsed time = 00:00:30
#Increased memory = 29.45 (MB)
#Total memory = 1844.83 (MB)
#Peak memory = 2019.46 (MB)
#
#Finished global routing on Mon Sep  8 12:44:13 2025
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1840.12 (MB), peak = 2019.46 (MB)
#Start Track Assignment.
#Done with 59480 horizontal wires in 7 hboxes and 48436 vertical wires in 7 hboxes.
#Done with 16597 horizontal wires in 7 hboxes and 8708 vertical wires in 7 hboxes.
#Done with 7 horizontal wires in 7 hboxes and 7 vertical wires in 7 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# Metal2    490428.98 	  0.34%  	  0.06% 	  0.04%
# Metal3    883205.69 	  0.52%  	  0.05% 	  0.09%
# Metal4    712689.01 	  0.13%  	  0.06% 	  0.01%
#------------------------------------------------------------------------
# All     2086323.68  	  0.34% 	  0.05% 	  0.01%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 241
#Total wire length = 2228043 um.
#Total half perimeter of net bounding box = 1916969 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 562988 um.
#Total wire length on LAYER Metal3 = 921804 um.
#Total wire length on LAYER Metal4 = 743252 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER TopMetal1 = 0 um.
#Total wire length on LAYER TopMetal2 = 0 um.
#Total number of vias = 239756
#Up-Via Summary (total 239756):
#           
#-----------------------
# Metal1         129921
# Metal2          82123
# Metal3          27712
#-----------------------
#                239756 
#
#cpu time = 00:00:13, elapsed time = 00:00:07, memory = 1840.54 (MB), peak = 2019.46 (MB)
#
#number of short segments in preferred routing layers
#	Metal2    Metal3    Metal4    Total 
#	443       66        13        522       
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:01:23
#Elapsed time = 00:00:44
#Increased memory = 289.01 (MB)
#Total memory = 1841.41 (MB)
#Peak memory = 2019.46 (MB)
#Using multithreading with 8 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 1795
#
#    By Layer and Type :
#	         MetSpc    Short     Loop   CShort      Mar WireFuse   Totals
#	Metal1        8        9        0        1        0        0       18
#	Metal2      847      682        3        0        2        7     1541
#	Metal3       58      143        0        0        3        2      206
#	Metal4        7       23        0        0        0        0       30
#	Totals      920      857        3        1        5        9     1795
#32196 out of 52140 instances (61.7%) need to be verified(marked ipoed), dirty area = 13.7%.
#   number of violations = 1820
#
#    By Layer and Type :
#	         MetSpc    Short     Loop   CShort      Mar WireFuse   Totals
#	Metal1        8        9        0        1        0        0       18
#	Metal2      855      695        3        0        2        7     1562
#	Metal3       59      144        0        0        3        2      208
#	Metal4        7       25        0        0        0        0       32
#	Totals      929      873        3        1        5        9     1820
#cpu time = 00:13:46, elapsed time = 00:01:45, memory = 1931.92 (MB), peak = 4356.18 (MB)
#start 1st optimization iteration ...
#   number of violations = 1019
#
#    By Layer and Type :
#	         MetSpc    Short   CShort      Mar WireFuse   Totals
#	Metal1       10       11        1        0        0       22
#	Metal2      638      202        0        1        3      844
#	Metal3       21      109        0        4        1      135
#	Metal4        5       13        0        0        0       18
#	Totals      674      335        1        5        4     1019
#    number of process antenna violations = 273
#cpu time = 00:01:02, elapsed time = 00:00:12, memory = 1931.24 (MB), peak = 4356.18 (MB)
#start 2nd optimization iteration ...
#   number of violations = 946
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc      Mar WireFuse   Totals
#	Metal1       10       10        1        0        0       21
#	Metal2      618      171        0        5        3      797
#	Metal3       19       90        0        3        1      113
#	Metal4        4       11        0        0        0       15
#	Totals      651      282        1        8        4      946
#    number of process antenna violations = 273
#cpu time = 00:00:31, elapsed time = 00:00:12, memory = 1926.36 (MB), peak = 4356.18 (MB)
#start 3rd optimization iteration ...
#   number of violations = 620
#
#    By Layer and Type :
#	         MetSpc    Short     Loop   CutSpc      Mar WireFuse   Totals
#	Metal1        9       10        0        2        0        0       21
#	Metal2      339      127        4        0        0        4      474
#	Metal3       28       79        1        0        2        0      110
#	Metal4        3       12        0        0        0        0       15
#	Totals      379      228        5        2        2        4      620
#    number of process antenna violations = 273
#cpu time = 00:01:53, elapsed time = 00:00:16, memory = 1932.79 (MB), peak = 4356.18 (MB)
#start 4th optimization iteration ...
#   number of violations = 549
#
#    By Layer and Type :
#	         MetSpc    Short     Loop   CutSpc      Mar WireFuse   Totals
#	Metal1        7       10        0        1        0        0       18
#	Metal2      258      127        2        0        0        4      391
#	Metal3       29       85        1        0        3        0      118
#	Metal4        4       18        0        0        0        0       22
#	Totals      298      240        3        1        3        4      549
#    number of process antenna violations = 289
#cpu time = 00:01:29, elapsed time = 00:00:17, memory = 1933.70 (MB), peak = 4356.18 (MB)
#start 5th optimization iteration ...
#   number of violations = 503
#
#    By Layer and Type :
#	         MetSpc    Short     Loop   CutSpc   CShort      Mar WireFuse   Totals
#	Metal1        4        9        0        2        0        0        0       15
#	Metal2      204      119        4        0        0        0        3      330
#	Metal3       25      104        1        0        1        3        1      135
#	Metal4        2       21        0        0        0        0        0       23
#	Totals      235      253        5        2        1        3        4      503
#    number of process antenna violations = 289
#cpu time = 00:01:43, elapsed time = 00:00:22, memory = 1930.81 (MB), peak = 4356.18 (MB)
#start 6th optimization iteration ...
#   number of violations = 469
#
#    By Layer and Type :
#	         MetSpc    Short     Loop   CutSpc   AdjCut WireFuse   Totals
#	Metal1        5        8        0        2        0        0       15
#	Metal2      186      118        6        0        0        4      314
#	Metal3       17      104        1        0        1        0      123
#	Metal4        4       13        0        0        0        0       17
#	Totals      212      243        7        2        1        4      469
#    number of process antenna violations = 289
#cpu time = 00:02:14, elapsed time = 00:00:31, memory = 1935.37 (MB), peak = 4356.18 (MB)
#start 7th optimization iteration ...
#   number of violations = 366
#
#    By Layer and Type :
#	         MetSpc    Short     Loop   CutSpc      Mar WireFuse   Totals
#	Metal1        4       10        0        1        0        0       15
#	Metal2       92      117        4        0        0        1      214
#	Metal3       20       94        1        0        2        1      118
#	Metal4        4       15        0        0        0        0       19
#	Totals      120      236        5        1        2        2      366
#    number of process antenna violations = 289
#cpu time = 00:01:55, elapsed time = 00:00:15, memory = 1939.32 (MB), peak = 4356.18 (MB)
#start 8th optimization iteration ...
#   number of violations = 362
#
#    By Layer and Type :
#	         MetSpc    Short     Loop   CutSpc      Mar WireFuse   Totals
#	Metal1        4        8        0        1        0        0       13
#	Metal2       79      118        6        0        0        1      204
#	Metal3       20       97        1        0        1        1      120
#	Metal4        4       21        0        0        0        0       25
#	Totals      107      244        7        1        1        2      362
#    number of process antenna violations = 289
#cpu time = 00:01:31, elapsed time = 00:00:15, memory = 1934.49 (MB), peak = 4356.18 (MB)
#start 9th optimization iteration ...
#   number of violations = 338
#
#    By Layer and Type :
#	         MetSpc    Short     Loop   CutSpc   CShort      Mar WireFuse   Totals
#	Metal1        3       11        0        1        0        0        0       15
#	Metal2       67      117        5        0        0        0        1      190
#	Metal3       21       86        1        0        1        2        0      111
#	Metal4        3       19        0        0        0        0        0       22
#	Totals       94      233        6        1        1        2        1      338
#    number of process antenna violations = 289
#cpu time = 00:00:38, elapsed time = 00:00:13, memory = 1928.42 (MB), peak = 4356.18 (MB)
#start 10th optimization iteration ...
#   number of violations = 339
#
#    By Layer and Type :
#	         MetSpc    Short     Loop   CutSpc      Mar   Totals
#	Metal1        5       10        0        1        0       16
#	Metal2       67      113        3        0        0      183
#	Metal3       20       90        1        0        2      113
#	Metal4        5       22        0        0        0       27
#	Totals       97      235        4        1        2      339
#    number of process antenna violations = 289
#cpu time = 00:00:43, elapsed time = 00:00:16, memory = 1929.27 (MB), peak = 4356.18 (MB)
#start 11th optimization iteration ...
#   number of violations = 356
#
#    By Layer and Type :
#	         MetSpc    Short     Loop   CutSpc      Mar WireFuse   Totals
#	Metal1        2       10        0        2        0        0       14
#	Metal2       38      121        2        0        0        1      162
#	Metal3       24      122        1        0        2        1      150
#	Metal4        5       25        0        0        0        0       30
#	Totals       69      278        3        2        2        2      356
#    number of process antenna violations = 289
#cpu time = 00:01:04, elapsed time = 00:00:27, memory = 1930.47 (MB), peak = 4356.18 (MB)
#start 12th optimization iteration ...
#   number of violations = 321
#
#    By Layer and Type :
#	         MetSpc    Short     Loop   CutSpc      Mar   AdjCut WireFuse   Totals
#	Metal1        5        9        0        1        0        0        0       15
#	Metal2       37      116        2        0        0        1        1      157
#	Metal3       21       98        1        0        3        0        0      123
#	Metal4        3       23        0        0        0        0        0       26
#	Totals       66      246        3        1        3        1        1      321
#    number of process antenna violations = 289
#cpu time = 00:01:11, elapsed time = 00:00:30, memory = 1929.03 (MB), peak = 4356.18 (MB)
#start 13th optimization iteration ...
#   number of violations = 310
#
#    By Layer and Type :
#	         MetSpc    Short     Loop   CutSpc      Mar WireFuse   Totals
#	Metal1        2       10        0        2        0        0       14
#	Metal2       37      118        3        0        0        1      159
#	Metal3       21       97        1        0        2        0      121
#	Metal4        5       11        0        0        0        0       16
#	Totals       65      236        4        2        2        1      310
#    number of process antenna violations = 289
#cpu time = 00:00:48, elapsed time = 00:00:15, memory = 1928.10 (MB), peak = 4356.18 (MB)
#start 14th optimization iteration ...
#   number of violations = 316
#
#    By Layer and Type :
#	         MetSpc    Short     Loop   CutSpc      Mar WireFuse   Totals
#	Metal1        2       10        0        1        0        0       13
#	Metal2       34      126        2        0        0        1      163
#	Metal3       15      108        1        0        2        0      126
#	Metal4        2       12        0        0        0        0       14
#	Totals       53      256        3        1        2        1      316
#    number of process antenna violations = 289
#cpu time = 00:00:51, elapsed time = 00:00:13, memory = 1932.69 (MB), peak = 4356.18 (MB)
#start 15th optimization iteration ...
#   number of violations = 329
#
#    By Layer and Type :
#	         MetSpc    Short     Loop   CutSpc      Mar   Totals
#	Metal1        2        9        0        2        0       13
#	Metal2       32      128        4        0        0      164
#	Metal3       19      109        1        0        4      133
#	Metal4        2       17        0        0        0       19
#	Totals       55      263        5        2        4      329
#    number of process antenna violations = 289
#cpu time = 00:00:31, elapsed time = 00:00:11, memory = 1927.95 (MB), peak = 4356.18 (MB)
#start 16th optimization iteration ...
#   number of violations = 281
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc      Mar   Totals
#	Metal1        1       10        2        0       13
#	Metal2        6      121        0        0      127
#	Metal3        9      110        0        4      123
#	Metal4        1       17        0        0       18
#	Totals       17      258        2        4      281
#    number of process antenna violations = 289
#cpu time = 00:01:02, elapsed time = 00:00:28, memory = 1930.80 (MB), peak = 4356.18 (MB)
#start 17th optimization iteration ...
#   number of violations = 250
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   CShort      Mar   Totals
#	Metal1        4       10        1        0        0       15
#	Metal2        4      111        0        0        0      115
#	Metal3        3       98        0        1        1      103
#	Metal4        0       17        0        0        0       17
#	Totals       11      236        1        1        1      250
#    number of process antenna violations = 294
#cpu time = 00:00:37, elapsed time = 00:00:19, memory = 1927.50 (MB), peak = 4356.18 (MB)
#start 18th optimization iteration ...
#   number of violations = 258
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc      Mar   Totals
#	Metal1        2       10        2        0       14
#	Metal2        4      117        0        0      121
#	Metal3        9       97        0        1      107
#	Metal4        1       15        0        0       16
#	Totals       16      239        2        1      258
#    number of process antenna violations = 294
#cpu time = 00:00:57, elapsed time = 00:00:29, memory = 1930.39 (MB), peak = 4356.18 (MB)
#start 19th optimization iteration ...
#   number of violations = 250
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   Totals
#	Metal1        2       10        1       13
#	Metal2        4      111        0      115
#	Metal3       10      100        0      110
#	Metal4        1       11        0       12
#	Totals       17      232        1      250
#    number of process antenna violations = 294
#cpu time = 00:00:25, elapsed time = 00:00:11, memory = 1926.57 (MB), peak = 4356.18 (MB)
#start 20th optimization iteration ...
#   number of violations = 275
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc      Mar   Totals
#	Metal1        4        9        2        0       15
#	Metal2        4      109        0        0      113
#	Metal3       11      111        0        2      124
#	Metal4        2       21        0        0       23
#	Totals       21      250        2        2      275
#    number of process antenna violations = 294
#cpu time = 00:00:27, elapsed time = 00:00:13, memory = 1923.51 (MB), peak = 4356.18 (MB)
#start 21th optimization iteration ...
#   number of violations = 250
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc      Mar   Totals
#	Metal1        7        9        1        0       17
#	Metal2        3      111        0        0      114
#	Metal3       10       95        0        1      106
#	Metal4        2       11        0        0       13
#	Totals       22      226        1        1      250
#    number of process antenna violations = 294
#cpu time = 00:00:40, elapsed time = 00:00:21, memory = 1922.73 (MB), peak = 4356.18 (MB)
#start 22th optimization iteration ...
#   number of violations = 246
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc      Mar   Totals
#	Metal1        9        9        1        0       19
#	Metal2        3      100        0        0      103
#	Metal3        6      101        0        1      108
#	Metal4        0       16        0        0       16
#	Totals       18      226        1        1      246
#    number of process antenna violations = 294
#cpu time = 00:00:34, elapsed time = 00:00:19, memory = 1923.50 (MB), peak = 4356.18 (MB)
#start 23th optimization iteration ...
#   number of violations = 259
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc      Mar   Totals
#	Metal1        5        9        1        0       15
#	Metal2        3      104        0        0      107
#	Metal3       13      104        0        3      120
#	Metal4        5       12        0        0       17
#	Totals       26      229        1        3      259
#    number of process antenna violations = 294
#cpu time = 00:00:51, elapsed time = 00:00:27, memory = 1926.83 (MB), peak = 4356.18 (MB)
#start 24th optimization iteration ...
#   number of violations = 234
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc      Mar   Totals
#	Metal1        9        9        2        0       20
#	Metal2        5      104        0        0      109
#	Metal3        0       92        0        1       93
#	Metal4        1       11        0        0       12
#	Totals       15      216        2        1      234
#    number of process antenna violations = 289
#cpu time = 00:00:53, elapsed time = 00:00:28, memory = 1923.30 (MB), peak = 4356.18 (MB)
#start 25th optimization iteration ...
#   number of violations = 245
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc      Mar   Totals
#	Metal1        4        8        1        0       13
#	Metal2        4      101        0        0      105
#	Metal3        7      102        0        2      111
#	Metal4        0       16        0        0       16
#	Totals       15      227        1        2      245
#    number of process antenna violations = 289
#cpu time = 00:00:26, elapsed time = 00:00:12, memory = 1923.23 (MB), peak = 4356.18 (MB)
#start 26th optimization iteration ...
#   number of violations = 215
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   Totals
#	Metal1        4        8        1       13
#	Metal2        3      100        0      103
#	Metal3        4       75        0       79
#	Metal4        2       18        0       20
#	Totals       13      201        1      215
#    number of process antenna violations = 289
#cpu time = 00:00:33, elapsed time = 00:00:16, memory = 1924.24 (MB), peak = 4356.18 (MB)
#start 27th optimization iteration ...
#   number of violations = 223
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc      Mar   Totals
#	Metal1        5       10        2        0       17
#	Metal2        3      102        0        0      105
#	Metal3        4       73        0        2       79
#	Metal4        2       20        0        0       22
#	Totals       14      205        2        2      223
#    number of process antenna violations = 289
#cpu time = 00:00:28, elapsed time = 00:00:13, memory = 1920.05 (MB), peak = 4356.18 (MB)
#start 28th optimization iteration ...
#   number of violations = 227
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc      Mar   Totals
#	Metal1        4        9        1        0       14
#	Metal2        1       94        0        0       95
#	Metal3        6       92        0        3      101
#	Metal4        2       15        0        0       17
#	Totals       13      210        1        3      227
#    number of process antenna violations = 289
#cpu time = 00:00:34, elapsed time = 00:00:15, memory = 1923.55 (MB), peak = 4356.18 (MB)
#start 29th optimization iteration ...
#   number of violations = 236
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc      Mar   Totals
#	Metal1        6        9        2        0       17
#	Metal2        3      109        0        0      112
#	Metal3       11       76        0        5       92
#	Metal4        0       15        0        0       15
#	Totals       20      209        2        5      236
#    number of process antenna violations = 289
#cpu time = 00:00:39, elapsed time = 00:00:17, memory = 1921.87 (MB), peak = 4356.18 (MB)
#start 30th optimization iteration ...
#   number of violations = 241
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc      Mar   AdjCut   Totals
#	Metal1        8        9        1        0        0       18
#	Metal2        4      105        0        0        1      110
#	Metal3        8       87        0        2        0       97
#	Metal4        1       15        0        0        0       16
#	Totals       21      216        1        2        1      241
#    number of process antenna violations = 294
#cpu time = 00:00:45, elapsed time = 00:00:24, memory = 1925.95 (MB), peak = 4356.18 (MB)
#start 31th optimization iteration ...
#   number of violations = 236
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc      Mar   Totals
#	Metal1        8        8        1        0       17
#	Metal2        3      106        0        0      109
#	Metal3        4       91        0        3       98
#	Metal4        0       12        0        0       12
#	Totals       15      217        1        3      236
#    number of process antenna violations = 294
#cpu time = 00:00:36, elapsed time = 00:00:17, memory = 1923.62 (MB), peak = 4356.18 (MB)
#start 32th optimization iteration ...
#   number of violations = 220
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc      Mar   Totals
#	Metal1        7        8        1        0       16
#	Metal2        3      109        0        0      112
#	Metal3        3       75        0        2       80
#	Metal4        0       12        0        0       12
#	Totals       13      204        1        2      220
#    number of process antenna violations = 294
#cpu time = 00:00:31, elapsed time = 00:00:14, memory = 1921.20 (MB), peak = 4356.18 (MB)
#start 33th optimization iteration ...
#   number of violations = 245
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc      Mar   Totals
#	Metal1        5       11        1        0       17
#	Metal2        3      102        0        0      105
#	Metal3        7       97        0        4      108
#	Metal4        1       14        0        0       15
#	Totals       16      224        1        4      245
#    number of process antenna violations = 294
#cpu time = 00:00:36, elapsed time = 00:00:16, memory = 1924.72 (MB), peak = 4356.18 (MB)
#start 34th optimization iteration ...
#   number of violations = 242
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc      Mar   Totals
#	Metal1        8        9        1        0       18
#	Metal2        5      106        0        0      111
#	Metal3       10       81        0        1       92
#	Metal4        1       20        0        0       21
#	Totals       24      216        1        1      242
#    number of process antenna violations = 289
#cpu time = 00:00:37, elapsed time = 00:00:18, memory = 1924.81 (MB), peak = 4356.18 (MB)
#start 35th optimization iteration ...
#   number of violations = 249
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc      Mar   Totals
#	Metal1        6        8        2        0       16
#	Metal2        4      104        0        0      108
#	Metal3       10       91        0        3      104
#	Metal4        2       19        0        0       21
#	Totals       22      222        2        3      249
#    number of process antenna violations = 289
#cpu time = 00:00:40, elapsed time = 00:00:18, memory = 1926.20 (MB), peak = 4356.18 (MB)
#start 36th optimization iteration ...
#   number of violations = 253
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc      Mar   AdjCut   Totals
#	Metal1        5       11        1        0        0       17
#	Metal2        2      103        0        0        1      106
#	Metal3       11      102        0        2        0      115
#	Metal4        0       15        0        0        0       15
#	Totals       18      231        1        2        1      253
#    number of process antenna violations = 289
#cpu time = 00:01:06, elapsed time = 00:00:37, memory = 1925.31 (MB), peak = 4356.18 (MB)
#start 37th optimization iteration ...
#   number of violations = 242
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc      Mar   Totals
#	Metal1        8        9        1        0       18
#	Metal2        5       94        0        0       99
#	Metal3        6       94        0        4      104
#	Metal4        2       19        0        0       21
#	Totals       21      216        1        4      242
#    number of process antenna violations = 289
#cpu time = 00:00:52, elapsed time = 00:00:26, memory = 1922.35 (MB), peak = 4356.18 (MB)
#start 38th optimization iteration ...
#   number of violations = 218
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   Totals
#	Metal1        7        8        2       17
#	Metal2        3       93        0       96
#	Metal3        6       86        0       92
#	Metal4        1       12        0       13
#	Totals       17      199        2      218
#    number of process antenna violations = 289
#cpu time = 00:00:55, elapsed time = 00:00:23, memory = 1925.74 (MB), peak = 4356.18 (MB)
#start 39th optimization iteration ...
#   number of violations = 236
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc      Mar   Totals
#	Metal1        6       10        1        0       17
#	Metal2        2       94        0        0       96
#	Metal3        6       93        0        3      102
#	Metal4        0       21        0        0       21
#	Totals       14      218        1        3      236
#    number of process antenna violations = 289
#cpu time = 00:00:55, elapsed time = 00:00:30, memory = 1927.20 (MB), peak = 4356.18 (MB)
#start 40th optimization iteration ...
#   number of violations = 228
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc      Mar   Totals
#	Metal1        6       10        1        0       17
#	Metal2        2       93        0        0       95
#	Metal3        4       93        0        2       99
#	Metal4        2       15        0        0       17
#	Totals       14      211        1        2      228
#    number of process antenna violations = 289
#cpu time = 00:01:00, elapsed time = 00:00:32, memory = 1923.81 (MB), peak = 4356.18 (MB)
#start 41th optimization iteration ...
#   number of violations = 226
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc      Mar   Totals
#	Metal1        6        8        1        0       15
#	Metal2        2       93        0        0       95
#	Metal3        4       93        0        2       99
#	Metal4        2       15        0        0       17
#	Totals       14      209        1        2      226
#    number of process antenna violations = 289
#cpu time = 00:00:45, elapsed time = 00:00:21, memory = 1928.40 (MB), peak = 4356.18 (MB)
#start 42th optimization iteration ...
#   number of violations = 226
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc      Mar   Totals
#	Metal1        4        9        2        0       15
#	Metal2        2       93        0        0       95
#	Metal3        4       93        0        2       99
#	Metal4        2       15        0        0       17
#	Totals       12      210        2        2      226
#    number of process antenna violations = 289
#cpu time = 00:01:05, elapsed time = 00:00:33, memory = 1927.89 (MB), peak = 4356.18 (MB)
#start 43th optimization iteration ...
#   number of violations = 227
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc      Mar   Totals
#	Metal1        6        8        2        0       16
#	Metal2        2       93        0        0       95
#	Metal3        4       93        0        2       99
#	Metal4        2       15        0        0       17
#	Totals       14      209        2        2      227
#    number of process antenna violations = 289
#cpu time = 00:00:35, elapsed time = 00:00:15, memory = 1926.59 (MB), peak = 4356.18 (MB)
#start 44th optimization iteration ...
#   number of violations = 225
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc      Mar   Totals
#	Metal1        1       10        2        0       13
#	Metal2        4       92        0        0       96
#	Metal3        4       93        0        2       99
#	Metal4        2       15        0        0       17
#	Totals       11      210        2        2      225
#    number of process antenna violations = 289
#cpu time = 00:00:38, elapsed time = 00:00:17, memory = 1924.21 (MB), peak = 4356.18 (MB)
#start 45th optimization iteration ...
#   number of violations = 230
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc      Mar   Totals
#	Metal1        7        9        2        0       18
#	Metal2        3       93        0        0       96
#	Metal3        4       93        0        2       99
#	Metal4        2       15        0        0       17
#	Totals       16      210        2        2      230
#    number of process antenna violations = 289
#cpu time = 00:00:45, elapsed time = 00:00:20, memory = 1924.59 (MB), peak = 4356.18 (MB)
#start 46th optimization iteration ...
#   number of violations = 228
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc      Mar   Totals
#	Metal1        6        9        2        0       17
#	Metal2        2       93        0        0       95
#	Metal3        4       93        0        2       99
#	Metal4        2       15        0        0       17
#	Totals       14      210        2        2      228
#    number of process antenna violations = 289
#cpu time = 00:00:42, elapsed time = 00:00:19, memory = 1924.13 (MB), peak = 4356.18 (MB)
#start 47th optimization iteration ...
#   number of violations = 227
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc      Mar   Totals
#	Metal1        5       10        1        0       16
#	Metal2        2       93        0        0       95
#	Metal3        4       93        0        2       99
#	Metal4        2       15        0        0       17
#	Totals       13      211        1        2      227
#    number of process antenna violations = 289
#cpu time = 00:00:48, elapsed time = 00:00:24, memory = 1922.69 (MB), peak = 4356.18 (MB)
#start 48th optimization iteration ...
#   number of violations = 223
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc      Mar   Totals
#	Metal1        2        8        1        0       11
#	Metal2        3       93        0        0       96
#	Metal3        4       93        0        2       99
#	Metal4        2       15        0        0       17
#	Totals       11      209        1        2      223
#    number of process antenna violations = 289
#cpu time = 00:00:59, elapsed time = 00:00:32, memory = 1926.22 (MB), peak = 4356.18 (MB)
#start 49th optimization iteration ...
#   number of violations = 228
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc      Mar   Totals
#	Metal1        5       10        1        0       16
#	Metal2        3       93        0        0       96
#	Metal3        4       93        0        2       99
#	Metal4        2       15        0        0       17
#	Totals       14      211        1        2      228
#    number of process antenna violations = 289
#cpu time = 00:00:33, elapsed time = 00:00:15, memory = 1923.95 (MB), peak = 4356.18 (MB)
#start 50th optimization iteration ...
#   number of violations = 228
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc      Mar   Totals
#	Metal1        6        9        2        0       17
#	Metal2        2       93        0        0       95
#	Metal3        4       93        0        2       99
#	Metal4        2       15        0        0       17
#	Totals       14      210        2        2      228
#    number of process antenna violations = 289
#cpu time = 00:00:31, elapsed time = 00:00:13, memory = 1925.68 (MB), peak = 4356.18 (MB)
#start 51th optimization iteration ...
#   number of violations = 225
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc      Mar   Totals
#	Metal1        2       10        2        0       14
#	Metal2        3       92        0        0       95
#	Metal3        4       93        0        2       99
#	Metal4        2       15        0        0       17
#	Totals       11      210        2        2      225
#    number of process antenna violations = 289
#cpu time = 00:00:36, elapsed time = 00:00:16, memory = 1923.79 (MB), peak = 4356.18 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 241
#Total wire length = 2307127 um.
#Total half perimeter of net bounding box = 1916969 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 651058 um.
#Total wire length on LAYER Metal3 = 915262 um.
#Total wire length on LAYER Metal4 = 740807 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER TopMetal1 = 0 um.
#Total wire length on LAYER TopMetal2 = 0 um.
#Total number of vias = 280951
#Up-Via Summary (total 280951):
#           
#-----------------------
# Metal1         140717
# Metal2         101247
# Metal3          38987
#-----------------------
#                280951 
#
#Total number of DRC violations = 225
#Total number of violations on LAYER Metal1 = 14
#Total number of violations on LAYER Metal2 = 95
#Total number of violations on LAYER Metal3 = 99
#Total number of violations on LAYER Metal4 = 17
#Total number of violations on LAYER Metal5 = 0
#Total number of violations on LAYER TopMetal1 = 0
#Total number of violations on LAYER TopMetal2 = 0
#Cpu time = 00:57:45
#Elapsed time = 00:18:48
#Increased memory = 60.13 (MB)
#Total memory = 1901.54 (MB)
#Peak memory = 4356.18 (MB)
#
#start routing for process antenna violation fix ...
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc      Mar   Totals
#	Metal1        2       10        2        0       14
#	Metal2        3       92        0        0       95
#	Metal3        4       93        0        2       99
#	Metal4        2       15        0        0       17
#	Totals       11      210        2        2      225
#cpu time = 00:00:11, elapsed time = 00:00:07, memory = 1907.17 (MB), peak = 4356.18 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 241
#Total wire length = 2307253 um.
#Total half perimeter of net bounding box = 1916969 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 650868 um.
#Total wire length on LAYER Metal3 = 915264 um.
#Total wire length on LAYER Metal4 = 741120 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER TopMetal1 = 0 um.
#Total wire length on LAYER TopMetal2 = 0 um.
#Total number of vias = 281243
#Up-Via Summary (total 281243):
#           
#-----------------------
# Metal1         140717
# Metal2         101277
# Metal3          39249
#-----------------------
#                281243 
#
#Total number of DRC violations = 225
#Total number of process antenna violations = 8
#Total number of net violated process antenna rule = 8 ant fix stage
#Total number of violations on LAYER Metal1 = 14
#Total number of violations on LAYER Metal2 = 95
#Total number of violations on LAYER Metal3 = 99
#Total number of violations on LAYER Metal4 = 17
#Total number of violations on LAYER Metal5 = 0
#Total number of violations on LAYER TopMetal1 = 0
#Total number of violations on LAYER TopMetal2 = 0
#
#WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
#
# start diode insertion for process antenna violation fix ...
#WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1886.78 (MB), peak = 4356.18 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 241
#Total wire length = 2307253 um.
#Total half perimeter of net bounding box = 1916969 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 650868 um.
#Total wire length on LAYER Metal3 = 915264 um.
#Total wire length on LAYER Metal4 = 741120 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER TopMetal1 = 0 um.
#Total wire length on LAYER TopMetal2 = 0 um.
#Total number of vias = 281243
#Up-Via Summary (total 281243):
#           
#-----------------------
# Metal1         140717
# Metal2         101277
# Metal3          39249
#-----------------------
#                281243 
#
#Total number of DRC violations = 225
#Total number of process antenna violations = 11
#Total number of net violated process antenna rule = 8 
#Total number of violations on LAYER Metal1 = 14
#Total number of violations on LAYER Metal2 = 95
#Total number of violations on LAYER Metal3 = 99
#Total number of violations on LAYER Metal4 = 17
#Total number of violations on LAYER Metal5 = 0
#Total number of violations on LAYER TopMetal1 = 0
#Total number of violations on LAYER TopMetal2 = 0
#
#WARNING (NRDR-309) There are more than 100 DRCs. The router will not invoke the process of delete and reroute to fix antenna violation. 
#WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
#
#Total number of nets with non-default rule or having extra spacing = 241
#Total wire length = 2307253 um.
#Total half perimeter of net bounding box = 1916969 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 650868 um.
#Total wire length on LAYER Metal3 = 915264 um.
#Total wire length on LAYER Metal4 = 741120 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER TopMetal1 = 0 um.
#Total wire length on LAYER TopMetal2 = 0 um.
#Total number of vias = 281243
#Up-Via Summary (total 281243):
#           
#-----------------------
# Metal1         140717
# Metal2         101277
# Metal3          39249
#-----------------------
#                281243 
#
#Total number of DRC violations = 225
#Total number of process antenna violations = 11
#Total number of net violated process antenna rule = 8 
#Total number of violations on LAYER Metal1 = 14
#Total number of violations on LAYER Metal2 = 95
#Total number of violations on LAYER Metal3 = 99
#Total number of violations on LAYER Metal4 = 17
#Total number of violations on LAYER Metal5 = 0
#Total number of violations on LAYER TopMetal1 = 0
#Total number of violations on LAYER TopMetal2 = 0
#
#WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 226
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc      Mar   Totals
#	Metal1        2        9        2        0       13
#	Metal2        3       91        0        0       94
#	Metal3        4       94        0        2      100
#	Metal4        2       17        0        0       19
#	Totals       11      211        2        2      226
#cpu time = 00:00:33, elapsed time = 00:00:04, memory = 1929.96 (MB), peak = 4356.18 (MB)
#CELL_VIEW croc_chip,init has 226 DRC violations
#Total number of DRC violations = 226
#Total number of process antenna violations = 11
#Total number of net violated process antenna rule = 8 
#Total number of violations on LAYER Metal1 = 13
#Total number of violations on LAYER Metal2 = 94
#Total number of violations on LAYER Metal3 = 100
#Total number of violations on LAYER Metal4 = 19
#Total number of violations on LAYER Metal5 = 0
#Total number of violations on LAYER TopMetal1 = 0
#Total number of violations on LAYER TopMetal2 = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Mon Sep  8 13:03:27 2025
#
#WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
#
#Start Post Route Wire Spread.
#Done with 21395 horizontal wires in 14 hboxes and 17234 vertical wires in 14 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 241
#Total wire length = 2333756 um.
#Total half perimeter of net bounding box = 1916969 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 655058 um.
#Total wire length on LAYER Metal3 = 927392 um.
#Total wire length on LAYER Metal4 = 751306 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER TopMetal1 = 0 um.
#Total wire length on LAYER TopMetal2 = 0 um.
#Total number of vias = 281243
#Up-Via Summary (total 281243):
#           
#-----------------------
# Metal1         140717
# Metal2         101277
# Metal3          39249
#-----------------------
#                281243 
#
#
#Start DRC checking..
#   number of violations = 226
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc      Mar   Totals
#	Metal1        2        9        2        0       13
#	Metal2        3       91        0        0       94
#	Metal3        4       94        0        2      100
#	Metal4        2       17        0        0       19
#	Totals       11      211        2        2      226
#cpu time = 00:00:36, elapsed time = 00:00:05, memory = 1946.29 (MB), peak = 4356.18 (MB)
#CELL_VIEW croc_chip,init has 226 DRC violations
#Total number of DRC violations = 226
#Total number of process antenna violations = 11
#Total number of net violated process antenna rule = 8 
#Total number of violations on LAYER Metal1 = 13
#Total number of violations on LAYER Metal2 = 94
#Total number of violations on LAYER Metal3 = 100
#Total number of violations on LAYER Metal4 = 19
#Total number of violations on LAYER Metal5 = 0
#Total number of violations on LAYER TopMetal1 = 0
#Total number of violations on LAYER TopMetal2 = 0
#WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
#   number of violations = 226
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc      Mar   Totals
#	Metal1        2        9        2        0       13
#	Metal2        3       91        0        0       94
#	Metal3        4       94        0        2      100
#	Metal4        2       17        0        0       19
#	Totals       11      211        2        2      226
#cpu time = 00:00:48, elapsed time = 00:00:08, memory = 1945.41 (MB), peak = 4356.18 (MB)
#CELL_VIEW croc_chip,init has 226 DRC violations
#Total number of DRC violations = 226
#Total number of process antenna violations = 11
#Total number of net violated process antenna rule = 8 
#Total number of violations on LAYER Metal1 = 13
#Total number of violations on LAYER Metal2 = 94
#Total number of violations on LAYER Metal3 = 100
#Total number of violations on LAYER Metal4 = 19
#Total number of violations on LAYER Metal5 = 0
#Total number of violations on LAYER TopMetal1 = 0
#Total number of violations on LAYER TopMetal2 = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 241
#Total wire length = 2333756 um.
#Total half perimeter of net bounding box = 1916969 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 655058 um.
#Total wire length on LAYER Metal3 = 927392 um.
#Total wire length on LAYER Metal4 = 751306 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER TopMetal1 = 0 um.
#Total wire length on LAYER TopMetal2 = 0 um.
#Total number of vias = 281243
#Up-Via Summary (total 281243):
#           
#-----------------------
# Metal1         140717
# Metal2         101277
# Metal3          39249
#-----------------------
#                281243 
#
#detailRoute Statistics:
#Cpu time = 00:59:30
#Elapsed time = 00:19:15
#Increased memory = 83.27 (MB)
#Total memory = 1924.68 (MB)
#Peak memory = 4356.18 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 01:01:17
#Elapsed time = 00:20:10
#Increased memory = 340.87 (MB)
#Total memory = 1649.27 (MB)
#Peak memory = 4356.18 (MB)
#Number of warnings = 82
#Total number of warnings = 87
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Sep  8 13:03:36 2025
#
% End globalDetailRoute (date=09/08 13:03:36, total cpu=1:01:17, real=0:20:11, peak res=4356.2M, current mem=1611.8M)
#Default setup view is reset to func_view_wc.
#Default setup view is reset to func_view_wc.
#routeDesign: cpu time = 01:01:18, elapsed time = 00:20:11, memory = 1588.17 (MB), peak = 4356.18 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
WARNING   IMPESI-3194        116  Unable to interpolate for instance '%s' ...
WARNING   IMPESI-3199        116  Unable to find proper library binding be...
*** Message Summary: 234 warning(s), 0 error(s)

#% End routeDesign (date=09/08 13:03:37, total cpu=1:01:18, real=0:20:11, peak res=4356.2M, current mem=1588.2M)
<CMD> saveDesign SAVED/05_route.invs
#% Begin save design ... (date=09/08 13:03:37, mem=1588.4M)
% Begin Save ccopt configuration ... (date=09/08 13:03:37, mem=1591.4M)
% End Save ccopt configuration ... (date=09/08 13:03:37, total cpu=0:00:00.2, real=0:00:00.0, peak res=1592.7M, current mem=1592.7M)
% Begin Save netlist data ... (date=09/08 13:03:37, mem=1592.7M)
Writing Binary DB to SAVED/05_route.invs.dat.tmp/vbin/croc_chip.v.bin in multi-threaded mode...
% End Save netlist data ... (date=09/08 13:03:37, total cpu=0:00:00.2, real=0:00:00.0, peak res=1592.7M, current mem=1591.8M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file SAVED/05_route.invs.dat.tmp/croc_chip.route.congmap.gz ...
% Begin Save AAE data ... (date=09/08 13:03:37, mem=1592.9M)
Saving AAE Data ...
AAE DB initialization (MEM=2234.52 CPU=0:00:00.1 REAL=0:00:00.0) 
% End Save AAE data ... (date=09/08 13:03:37, total cpu=0:00:00.2, real=0:00:00.0, peak res=1602.2M, current mem=1602.2M)
Saving /ictc/student_data/vantruong/final_pj/fn_prj_here/flowspd/04ctstimingclean.dat/scheduling_file.cts in SAVED/05_route.invs.dat/scheduling_file.cts
Saving preference file SAVED/05_route.invs.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... 1256 markers are saved ...
... 226 geometry drc markers are saved ...
... 11 antenna drc markers are saved ...
Saving special route data file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
Saving property file in separate thread ...
Saving PG file SAVED/05_route.invs.dat.tmp/croc_chip.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Mon Sep  8 13:03:38 2025)
Saving property file SAVED/05_route.invs.dat.tmp/croc_chip.prop
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
*** Completed saveProperty (cpu=0:00:00.2 real=0:00:00.0 mem=2321.0M) ***
*** Completed savePGFile (cpu=0:00:00.3 real=0:00:00.0 mem=2321.0M) ***
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:00.9 real=0:00:00.0 mem=2297.0M) ***
TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
#Saving pin access data to file SAVED/05_route.invs.dat.tmp/croc_chip.apa ...
#
TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=09/08 13:03:40, mem=1606.3M)
% End Save power constraints data ... (date=09/08 13:03:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=1606.6M, current mem=1606.6M)
default_rc_corner
Generated self-contained design 05_route.invs.dat.tmp
#% End save design ... (date=09/08 13:03:45, total cpu=0:00:07.3, real=0:00:08.0, peak res=1606.6M, current mem=1605.8M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> timeDesign -postRoute -pathReports -slackReports -numPaths 1000 -prefix croc_postRoute -outDir ./rpt/05_route/05_route_setup
Switching SI Aware to true by default in postroute mode   
 Reset EOS DB
Ignoring AAE DB Resetting ...
Extraction called for design 'croc_chip' of instances=52140 and nets=50814 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design croc_chip.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.4
      Min Width        : 0.16
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.45
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.45
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.45
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.45
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 2
      Min Width        : 1.64
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 3
      Min Width        : 2
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/innovus_temp_79069_ictc-eda-be-9-ldap-1_vantruong_vrGffx/croc_chip_79069_NVoAzo.rcdb.d  -basic
RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2196.0M)
Extracted 10.0002% (CPU Time= 0:00:02.3  MEM= 2236.0M)
Extracted 20.0003% (CPU Time= 0:00:03.0  MEM= 2236.0M)
Extracted 30.0002% (CPU Time= 0:00:04.9  MEM= 2240.0M)
Extracted 40.0003% (CPU Time= 0:00:05.3  MEM= 2240.0M)
Extracted 50.0003% (CPU Time= 0:00:05.9  MEM= 2240.0M)
Extracted 60.0002% (CPU Time= 0:00:07.9  MEM= 2240.0M)
Extracted 70.0003% (CPU Time= 0:00:08.3  MEM= 2240.0M)
Extracted 80.0002% (CPU Time= 0:00:08.7  MEM= 2240.0M)
Extracted 90.0003% (CPU Time= 0:00:09.7  MEM= 2240.0M)
Extracted 100% (CPU Time= 0:00:11.7  MEM= 2240.0M)
Number of Extracted Resistors     : 882184
Number of Extracted Ground Cap.   : 905249
Number of Extracted Coupling Cap. : 1952680
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.4fF, relative_c_threshold=1, and total_c_threshold=0fF.
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2224.0M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:14.9  Real Time: 0:00:14.0  MEM: 2228.043M)
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: croc_chip
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=2289.98)
Initializing multi-corner resistance tables ...
AAE_INFO: 8 threads acquired from CTE.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio0_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio1_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio5_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio3_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio2_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio7_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio1_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio4_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio2_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio0_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio3_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio5_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio6_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio7_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Early'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio8_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio10_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. The libraries 'sg13g2_io_slow_1p35V_3p0V_125C, sg13g2_io_slow_1p08V_3p0V_125C' are not sufficient to interpolate parameter(s): vdd(required=1.08), temperature(required=100), iovdd(required=1.08). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_wc:Late'. Using library 'sg13g2_io_slow_1p08V_3p0V_125C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio4_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio9_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio13_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio11_io' has no receivers. SI analysis is not performed.
Total number of fetched objects 49489
AAE_INFO-618: Total number of nets in the design is 50814,  97.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=2787.34 CPU=0:00:18.1 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2787.34 CPU=0:00:20.1 REAL=0:00:04.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2723.3M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 2723.3M)
Starting SI iteration 2
Start delay calculation (fullDC) (8 T). (MEM=2417.48)
Glitch Analysis: View func_view_wc -- Total Number of Nets Skipped = 4. 
Glitch Analysis: View func_view_wc -- Total Number of Nets Analyzed = 49489. 
Total number of fetched objects 49489
AAE_INFO-618: Total number of nets in the design is 50814,  22.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=2752.26 CPU=0:00:11.6 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2752.26 CPU=0:00:11.7 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:41.0 real=0:00:09.0 totSessionCpu=1:04:13 mem=2750.3M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -2.936  | -1.213  |  1.639  | -2.936  |   N/A   |  6.811  | -0.779  | -0.281  |
|           TNS (ns):| -1480.6 | -1428.1 |  0.000  | -51.034 |   N/A   |  0.000  | -79.808 | -1.443  |
|    Violating Paths:|  2592   |  2547   |    0    |   35    |   N/A   |    0    |   506   |   10    |
|          All Paths:|  10625  |  10058  |   261   |   35    |   N/A   |    2    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    128 (128)     |   -0.162   |    167 (167)     |
|   max_tran     |     41 (145)     |   -0.421   |     82 (237)     |
|   max_fanout   |      3 (3)       |     -6     |    182 (182)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.268%
Total number of glitch violations: 1
------------------------------------------------------------
Reported timing to dir ./rpt/05_route/05_route_setup
Total CPU time: 63.18 sec
Total Real time: 25.0 sec
Total Memory Usage: 2445.453125 Mbytes
Reset AAE Options
<CMD> timeDesign -postRoute -hold -pathReports -slackReports -numPaths 1000 -prefix croc_postRoute -outDir ./rpt/05_route/05_route_hold
 Reset EOS DB
Ignoring AAE DB Resetting ...
Extraction called for design 'croc_chip' of instances=52140 and nets=50814 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design croc_chip.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.4
      Min Width        : 0.16
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.45
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.45
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.45
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.45
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 2
      Min Width        : 1.64
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 3
      Min Width        : 2
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/innovus_temp_79069_ictc-eda-be-9-ldap-1_vantruong_vrGffx/croc_chip_79069_NVoAzo.rcdb.d -maxResLength 200  -basic
RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2445.5M)
Extracted 10.0002% (CPU Time= 0:00:02.6  MEM= 2501.5M)
Extracted 20.0003% (CPU Time= 0:00:03.4  MEM= 2501.5M)
Extracted 30.0002% (CPU Time= 0:00:05.2  MEM= 2505.5M)
Extracted 40.0003% (CPU Time= 0:00:05.7  MEM= 2505.5M)
Extracted 50.0003% (CPU Time= 0:00:06.4  MEM= 2505.5M)
Extracted 60.0002% (CPU Time= 0:00:09.0  MEM= 2505.5M)
Extracted 70.0003% (CPU Time= 0:00:09.5  MEM= 2505.5M)
Extracted 80.0002% (CPU Time= 0:00:10.0  MEM= 2505.5M)
Extracted 90.0003% (CPU Time= 0:00:11.0  MEM= 2505.5M)
Extracted 100% (CPU Time= 0:00:13.6  MEM= 2505.5M)
Number of Extracted Resistors     : 882184
Number of Extracted Ground Cap.   : 905249
Number of Extracted Coupling Cap. : 1952680
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.4fF, relative_c_threshold=1, and total_c_threshold=0fF.
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2474.9M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:17.4  Real Time: 0:00:17.0  MEM: 2474.930M)
Starting delay calculation for Hold views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: croc_chip
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=2373.71)
*** Calculating scaling factor for sky130_bc libraries using the default operating condition of each library.
Initializing multi-corner resistance tables ...
AAE_INFO: 8 threads acquired from CTE.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio0_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio1_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio5_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio2_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio4_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio7_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio1_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio3_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio0_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio2_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio5_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio6_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Late'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio6_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio8_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio12_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio3_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio7_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3095):	Net: 'gpio4_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio9_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio8_io' has no receivers. SI analysis is not performed.
Total number of fetched objects 49489
AAE_INFO-618: Total number of nets in the design is 50814,  97.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=2721.22 CPU=0:00:17.0 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2721.22 CPU=0:00:18.8 REAL=0:00:03.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2721.2M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 2721.2M)
Starting SI iteration 2
Start delay calculation (fullDC) (8 T). (MEM=2425.35)
Glitch Analysis: View func_view_bc -- Total Number of Nets Skipped = 10. 
Glitch Analysis: View func_view_bc -- Total Number of Nets Analyzed = 49489. 
Total number of fetched objects 49489
AAE_INFO-618: Total number of nets in the design is 50814,  1.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=2761.28 CPU=0:00:01.9 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2761.28 CPU=0:00:02.0 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:29.0 real=0:00:06.0 totSessionCpu=1:05:08 mem=2759.3M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 func_view_bc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.015  |  0.015  |  0.093  |  2.622  |   N/A   |  0.000  |  2.218  |  0.092  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |    0    |    0    |
|          All Paths:|  10405  |  10058  |   43    |   35    |   N/A   |    0    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

Density: 61.268%
------------------------------------------------------------
Reported timing to dir ./rpt/05_route/05_route_hold
Total CPU time: 50.51 sec
Total Real time: 25.0 sec
Total Memory Usage: 2299.363281 Mbytes
Reset AAE Options
<CMD> checkPlace > rpt/05_route/checkPlace.rpt
**Info: (IMPSP-307): Design contains fractional 1 cell.
Begin checking placement ... (start mem=2299.4M, init mem=2323.4M)
Overlapping with other instance:	6
Pre-route DRC Violation:	194
Orientation Violation:	1
*info: Placed = 52076          (Fixed = 8322)
*info: Unplaced = 0           
Placement Density:61.27%(651713/1063714)
Placement Density (including fixed std cells):61.89%(668975/1080976)
Finished checkPlace (total: cpu=0:00:01.4, real=0:00:01.0; vio checks: cpu=0:00:00.9, real=0:00:01.0; mem=2323.4M)
invalid command name "~"
<CMD_INTERNAL> gpsPrivate::masterAndSlaveCPU
<CMD_INTERNAL> gpsPrivate::masterAndSlaveCPU
<CMD_INTERNAL> gpsPrivate::masterAndSlaveCPU
<CMD> optDesign -postRoute
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1782.0M, totSessionCpu=1:09:15 **
**INFO: User settings:
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
setNanoRouteMode -routeAntennaCellName                          sky130_fd_sc_hd__diode_2
setNanoRouteMode -routeExpAdvancedPinAccess                     2
setNanoRouteMode -routeInsertAntennaDiode                       true
setNanoRouteMode -routeWithSiDriven                             true
setNanoRouteMode -routeWithSiPostRouteFix                       false
setNanoRouteMode -routeWithTimingDriven                         true
setNanoRouteMode -timingEngine                                  {}
setDesignMode -bottomRoutingLayer                               Metal2
setDesignMode -congEffort                                       high
setDesignMode -flowEffort                                       standard
setDesignMode -process                                          130
setDesignMode -topRoutingLayer                                  Metal4
setExtractRCMode -basic                                         true
setExtractRCMode -coupled                                       true
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -defViaCap                                     true
setExtractRCMode -engine                                        postRoute
setExtractRCMode -extended                                      false
setExtractRCMode -layerIndependent                              1
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setUsefulSkewMode -ecoRoute                                     false
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -eng_copyNetPropToNewNet                        true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setDelayCalMode -SIAware                                        true
setOptMode -activeHoldViews                                     { func_view_bc }
setOptMode -activeSetupViews                                    { func_view_wc }
setOptMode -addInstancePrefix                                   ictc_postCTS_hold
setOptMode -autoHoldViews                                       { func_view_bc}
setOptMode -autoSetupViews                                      { func_view_wc}
setOptMode -autoTDGRSetupViews                                  { func_view_wc}
setOptMode -autoViewHoldTargetSlack                             0
setOptMode -drcMargin                                           0
setOptMode -expExtremeCongestionAwareBuffering                  true
setOptMode -fixCap                                              true
setOptMode -fixDrc                                              true
setOptMode -fixFanoutLoad                                       true
setOptMode -fixTran                                             true
setOptMode -optimizeFF                                          true
setOptMode -preserveAllSequential                               false
setOptMode -setupTargetSlack                                    0
setSIMode -separate_delta_delay_on_data                         true
setPlaceMode -place_opt_post_place_tcl                          /ictc/student_data/vantruong/final_pj/fn_prj_here/data/scripts/common/place_opt_post_place.tcl
setAnalysisMode -analysisType                                   onChipVariation
setAnalysisMode -checkType                                      setup
setAnalysisMode -clkSrcPath                                     true
setAnalysisMode -clockGatingCheck                               true
setAnalysisMode -clockPropagation                               sdcControl
setAnalysisMode -cppr                                           both
setAnalysisMode -enableMultipleDriveNet                         true
setAnalysisMode -log                                            true
setAnalysisMode -sequentialConstProp                            true
setAnalysisMode -skew                                           true
setAnalysisMode -timeBorrowing                                  true
setAnalysisMode -timingSelfLoopsNoSkew                          false
setAnalysisMode -usefulSkew                                     true
setAnalysisMode -useOutputPinCap                                true
setAnalysisMode -warn                                           true

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 8 threads.
**Info: (IMPSP-307): Design contains fractional 1 cell.
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1790.3M, totSessionCpu=1:09:19 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
**Info: (IMPSP-307): Design contains fractional 1 cell.
Begin checking placement ... (start mem=2372.8M, init mem=2372.8M)
Overlapping with other instance:	6
Pre-route DRC Violation:	194
Orientation Violation:	1
*info: Placed = 52076          (Fixed = 8322)
*info: Unplaced = 0           
Placement Density:61.27%(651713/1063714)
Placement Density (including fixed std cells):61.89%(668975/1080976)
Finished checkPlace (total: cpu=0:00:01.1, real=0:00:01.0; vio checks: cpu=0:00:01.0, real=0:00:01.0; mem=2372.8M)
**WARN: (IMPOPT-306):	Found placement violations in the postRoute mode.
**INFO: It is recommended to fix the placement violations and reroute the design
**INFO: Command refinePlace may be used to fix the placement violations
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
** INFO : this run is activating 'postRoute' automaton
Extraction called for design 'croc_chip' of instances=52140 and nets=50814 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design croc_chip.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.4
      Min Width        : 0.16
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.45
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.45
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.45
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.45
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 2
      Min Width        : 1.64
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 3
      Min Width        : 2
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/innovus_temp_79069_ictc-eda-be-9-ldap-1_vantruong_vrGffx/croc_chip_79069_NVoAzo.rcdb.d -maxResLength 200  -basic
RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2372.8M)
Extracted 10.0002% (CPU Time= 0:00:02.3  MEM= 2424.8M)
Extracted 20.0003% (CPU Time= 0:00:03.0  MEM= 2424.8M)
Extracted 30.0002% (CPU Time= 0:00:05.1  MEM= 2428.8M)
Extracted 40.0003% (CPU Time= 0:00:05.5  MEM= 2428.8M)
Extracted 50.0003% (CPU Time= 0:00:06.1  MEM= 2428.8M)
Extracted 60.0002% (CPU Time= 0:00:08.2  MEM= 2428.8M)
Extracted 70.0003% (CPU Time= 0:00:08.6  MEM= 2428.8M)
Extracted 80.0002% (CPU Time= 0:00:09.1  MEM= 2428.8M)
Extracted 90.0003% (CPU Time= 0:00:10.0  MEM= 2428.8M)
Extracted 100% (CPU Time= 0:00:12.3  MEM= 2428.8M)
Number of Extracted Resistors     : 882184
Number of Extracted Ground Cap.   : 905249
Number of Extracted Coupling Cap. : 1952680
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.4fF, relative_c_threshold=1, and total_c_threshold=0fF.
Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 2396.8M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:15.7  Real Time: 0:00:15.0  MEM: 2396.770M)
Initializing multi-corner resistance tables ...
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PostRoute
# Design Name: croc_chip
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=2428.6)
*** Calculating scaling factor for sky130_bc libraries using the default operating condition of each library.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio8_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio13_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio13_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio14_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio14_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio16_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio16_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio17_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio17_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio18_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio18_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio19_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio19_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio20_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio23_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio23_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio21_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio21_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio20_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
Glitch Analysis: View func_view_bc -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View func_view_bc -- Total Number of Nets Analyzed = 49489. 
Total number of fetched objects 49489
End delay calculation. (MEM=2765.15 CPU=0:00:10.0 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2765.15 CPU=0:00:11.4 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:15.0 real=0:00:03.0 totSessionCpu=1:09:54 mem=2765.1M)
Done building cte hold timing graph (HoldAware) cpu=0:00:17.4 real=0:00:04.0 totSessionCpu=1:09:54 mem=2765.1M ***
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: croc_chip
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=2770.53)
*** Calculating scaling factor for sky130_wc libraries using the default operating condition of each library.
**WARN: (IMPESI-3095):	Net: 'gpio0_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio1_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio0_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio1_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio4_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio3_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio2_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio5_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio7_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio6_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio2_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio4_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio6_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio7_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio5_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio12_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio8_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio14_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio3_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio13_io' has no receivers. SI analysis is not performed.
Total number of fetched objects 49489
AAE_INFO-618: Total number of nets in the design is 50814,  97.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=2757.03 CPU=0:00:18.4 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=2757.03 CPU=0:00:19.7 REAL=0:00:03.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2757.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 2757.0M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (8 T). (MEM=2492.16)
Glitch Analysis: View func_view_wc -- Total Number of Nets Skipped = 4. 
Glitch Analysis: View func_view_wc -- Total Number of Nets Analyzed = 49489. 
Total number of fetched objects 49489
AAE_INFO-618: Total number of nets in the design is 50814,  22.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=2825.07 CPU=0:00:12.6 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2825.07 CPU=0:00:12.8 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:42.2 real=0:00:08.0 totSessionCpu=1:10:39 mem=2823.1M)

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -2.936  | -1.213  |  1.639  | -2.936  |   N/A   |  6.811  | -0.779  | -0.281  |
|           TNS (ns):| -1480.6 | -1428.1 |  0.000  | -51.034 |   N/A   |  0.000  | -79.808 | -1.443  |
|    Violating Paths:|  2592   |  2547   |    0    |   35    |   N/A   |    0    |   506   |   10    |
|          All Paths:|  10625  |  10058  |   261   |   35    |   N/A   |    2    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    128 (128)     |   -0.162   |    167 (167)     |
|   max_tran     |     41 (145)     |   -0.421   |     82 (237)     |
|   max_fanout   |      3 (3)       |     -6     |    182 (182)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.268%
Total number of glitch violations: 1
------------------------------------------------------------
**optDesign ... cpu = 0:01:26, real = 0:00:35, mem = 2023.9M, totSessionCpu=1:10:42 **
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
Glitch fixing enabled
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:       244 (unrouted=3, trialRouted=0, noStatus=0, routed=241, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 50570 (unrouted=6231, trialRouted=0, noStatus=0, routed=44339, fixed=0, [crossesIlmBoundary=0, tooFewTerms=6186, (crossesIlmBoundary AND tooFewTerms=0)])
Clock tree cells fixed by user: 1 out of 241 (0.415%)
PRO...
Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Removing CTS place status from clock tree and sinks.
  Initializing legalizer
  Using cell based legalization.
**Info: (IMPSP-307): Design contains fractional 1 cell.
  Reconstructing clock tree datastructures...
    Validating CTS configuration...
    Checking module port directions...
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
    adjacent_rows_legal: true (default: false)
    allow_non_fterm_identical_swaps: 0 (default: true)
    buffer_cells is set for at least one object
    cannot_merge_reason is set for at least one object
    cell_density is set for at least one object
    cell_halo_rows: 0 (default: 1)
    cell_halo_sites: 0 (default: 4)
    clock_nets_detailed_routed: 1 (default: false)
    force_design_routing_status: 1 (default: auto)
    original_names is set for at least one object
    override_minimum_skew_target: 1 (default: false)
    primary_delay_corner: delay_wc (default: )
    route_type is set for at least one object
    source_driver is set for at least one object
    target_insertion_delay is set for at least one object
    target_max_trans is set for at least one object
    target_max_trans_sdc is set for at least one object
    target_skew is set for at least one object
    target_skew_wire is set for at least one object
    Route type trimming info:
      No route type modifications were made.
**WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree clk_jtg. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
**WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
**WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
**WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
**WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
**WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
**WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
**WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
**WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
**WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
**WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
**WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
**WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
**WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
**WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
**WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
**WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
**WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
**WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
**WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
**WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
**WARN: (EMS-27):	Message (IMPCCOPT-5067) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree clk_rtc. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
**WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree clk_sys. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
    Clock tree balancer configuration for clock_trees clk_jtg clk_rtc clk_sys:
    Non-default CCOpt properties:
      cell_density: 1 (default: 0.75)
      route_type (leaf): clk_leaf_ccopt_autotrimmed (default: default)
      route_type (trunk): clk_trunk (default: default)
      route_type (top): default_route_type_nonleaf (default: default)
      source_driver: sg13g2_IOPadOut16mA/c2p sg13g2_IOPadOut16mA/pad (default: )
    For power domain auto-default:
      Buffers:     sg13g2_buf_16 sg13g2_buf_8 sg13g2_buf_4 sg13g2_buf_2 
      Inverters:   sg13g2_inv_8 sg13g2_inv_4 sg13g2_inv_2 sg13g2_inv_1 
      Unblocked area available for placement of any clock cells in power_domain auto-default: 1073442.132um^2
    Top Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: clk_trunk; Top/bottom preferred layer name: Metal5/Metal3; 
      Non-default rule name: ndr_3w3s; Unshielded; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: clk_leaf_ccopt_autotrimmed; Top/bottom preferred layer name: Metal4/Metal2; 
      Non-default rule name: ndr_2w2s; Unshielded; Mask Constraint: 0; Source: route_type.
    For timing_corner delay_wc:setup, late and power domain auto-default:
      Slew time target (leaf):    0.800ns
      Slew time target (trunk):   0.800ns
      Slew time target (top):     0.800ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 0.290ns
      Buffer max distance: 5031.402um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:sg13g2_buf_16, fastest_considered_half_corner=delay_wc:setup.late, optimalDrivingDistance=4223.559um, saturatedSlew=0.560ns, speed=6140.679um per ns, cellArea=10.740um^2 per 1000um}
      Inverter  : {lib_cell:sg13g2_inv_8, fastest_considered_half_corner=delay_wc:setup.late, optimalDrivingDistance=2713.921um, saturatedSlew=0.544ns, speed=4205.022um per ns, cellArea=6.686um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    --------------------------------------------------------------------------------
    Cell              Instance count    Source         Eligible library cells
    --------------------------------------------------------------------------------
    sg13g2_IOPadIn          2           library set    {sg13g2_IOPadIn}
    sg13g2_mux2_1           1           library set    {sg13g2_mux2_2 sg13g2_mux2_1}
    --------------------------------------------------------------------------------
    
    
**WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_jtg/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_jtg/func_mode_ideal_wc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_rtc/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_rtc/func_mode_ideal_wc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_sys/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_sys/func_mode_ideal_wc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_jtg/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_jtg/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_jtg/func_mode_ideal_wc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_jtg/func_mode_ideal_wc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_rtc/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_rtc/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_rtc/func_mode_ideal_wc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_rtc/func_mode_ideal_wc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_sys/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_sys/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_sys/func_mode_ideal_wc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_sys/func_mode_ideal_wc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
    Clock tree timing engine global stage delay update for delay_wc:setup.late...
    Clock tree timing engine global stage delay update for delay_wc:setup.late done. (took cpu=0:00:00.6 real=0:00:00.1)
    Clock tree clk_sys has 1 slew violation.
    Clock tree balancer configuration for skew_group clk_jtg/func_mode_ideal_bc:
      Sources:                     pin jtag_tck_i
      Total number of sinks:       290
      Delay constrained sinks:     289
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner delay_wc:setup.late:
      Skew target:                 0.150ns
    Clock tree balancer configuration for skew_group clk_jtg/func_mode_ideal_wc:
      Sources:                     pin jtag_tck_i
      Total number of sinks:       290
      Delay constrained sinks:     289
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner delay_wc:setup.late:
      Skew target:                 0.150ns
    Clock tree balancer configuration for skew_group clk_rtc/func_mode_ideal_bc:
      Sources:                     pin ref_clk_i
      Total number of sinks:       1
      Delay constrained sinks:     0
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner delay_wc:setup.late:
      Skew target:                 0.150ns
    Clock tree balancer configuration for skew_group clk_rtc/func_mode_ideal_wc:
      Sources:                     pin ref_clk_i
      Total number of sinks:       1
      Delay constrained sinks:     0
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner delay_wc:setup.late:
      Skew target:                 0.150ns
    Clock tree balancer configuration for skew_group clk_sys/func_mode_ideal_bc:
      Sources:                     pin clk_i
      Total number of sinks:       4983
      Delay constrained sinks:     4982
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner delay_wc:setup.late:
      Skew target:                 0.150ns
    Clock tree balancer configuration for skew_group clk_sys/func_mode_ideal_wc:
      Sources:                     pin clk_i
      Total number of sinks:       4983
      Delay constrained sinks:     4982
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner delay_wc:setup.late:
      Skew target:                 0.150ns
    
    Clock Tree Violations Report
    ============================
    
    The clock tree has violations that CCOpt may not be able to correct due to the design settings.
    A common cause is that the violation occurs in a part of the design (e.g. an ILM) that CCOpt cannot change.
    Consider reviewing your design and relaunching CCOpt.
    
    
    Max Slew Violations
    -------------------
    
    Found 3 slew violations below cell i_croc_soc/i_croc/manual_cts (a lib_cell sg13g2_buf_1) at (1144.800,1327.020), in power domain auto-default, which drives a net i_croc_soc/i_croc/FE_RN_5 which is user don't touch with half corner delay_wc:setup.late. The worst violation was at the pin i_croc_soc/i_croc/gen_sram_bank_0__i_sram/gen_512x32xBx1_i_cut/A_CLK with a slew time target of 0.500ns. Achieved a slew time of 2.231ns.
    
    
    
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk_jtg: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk_jtg: preferred layers Metal3-Metal5 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk_jtg: preferred layers Metal2-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk_rtc: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk_rtc: preferred layers Metal3-Metal5 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk_rtc: preferred layers Metal2-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk_sys: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk_sys: preferred layers Metal3-Metal5 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk_sys: preferred layers Metal2-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
    Primary reporting skew groups are:
    skew_group clk_sys/func_mode_ideal_bc with 4983 clock sinks
    
    Clock DAG stats initial state:
      cell counts      : b=237, i=1, icg=0, nicg=0, l=3, total=241
      cell areas       : b=3048.192um^2, i=5.443um^2, icg=0.000um^2, nicg=0.000um^2, l=28818.144um^2, total=31871.779um^2
      hp wire lengths  : top=0.000um, trunk=10635.490um, leaf=29963.838um, total=40599.328um
    Clock DAG library cell distribution initial state {count}:
       Bufs: sg13g2_buf_16: 9 sg13g2_buf_8: 14 sg13g2_buf_4: 68 sg13g2_buf_2: 145 sg13g2_buf_1: 1 
       Invs: sg13g2_inv_1: 1 
     Logics: sg13g2_IOPadIn: 2 sg13g2_mux2_1: 1 
    Have 8 CPUs available for CTS. Selected algorithms will run multithreaded.
**WARN: (IMPCCOPT-2314):	CCOpt found 1 clock tree nets marked as ideal or dont_touch. These will not be buffered.
    
    Ideal and dont_touch net fanout counts:
    
    -----------------------------------------------------------
    Min fanout    Max fanout    Number of ideal/dont_touch nets
    -----------------------------------------------------------
          1            10                      1
         11           100                      0
        101          1000                      0
       1001         10000                      0
      10001           +                        0
    -----------------------------------------------------------
    
    Top ideal and dont_touch nets by fanout:
    
    --------------------------------------
    Net name                     Fanout ()
    --------------------------------------
    i_croc_soc/i_croc/FE_RN_5        2
    --------------------------------------
    
    
    No dont_touch hnets found in the clock tree
    Validating CTS configuration done. (took cpu=0:00:03.0 real=0:00:02.6)
**WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_jtg/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_jtg/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (EMS-27):	Message (IMPCCOPT-1260) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
    CCOpt configuration status: all checks passed.
  Reconstructing clock tree datastructures done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with cell sizing
  
**WARN: (IMPCCOPT-2276):	CCOpt/PRO found clock net 'clk_i' is not routed.
**WARN: (IMPCCOPT-2276):	CCOpt/PRO found clock net 'ref_clk_i' is not routed.
**WARN: (IMPCCOPT-2276):	CCOpt/PRO found clock net 'jtag_tck_i' is not routed.
  Detected clock skew data from CTS
  Clock DAG stats PRO initial state:
    cell counts      : b=237, i=1, icg=0, nicg=0, l=3, total=241
    cell areas       : b=3048.192um^2, i=5.443um^2, icg=0.000um^2, nicg=0.000um^2, l=28818.144um^2, total=31871.779um^2
    cell capacitance : b=0.875pF, i=0.003pF, icg=0.000pF, nicg=0.000pF, l=0.494pF, total=1.371pF
    sink capacitance : count=5274, total=14.598pF, avg=0.003pF, sd=0.003pF, min=0.003pF, max=0.245pF
    wire capacitance : top=0.000pF, trunk=2.108pF, leaf=10.262pF, total=12.371pF
    wire lengths     : top=0.000um, trunk=15696.120um, leaf=71338.445um, total=87034.565um
    hp wire lengths  : top=0.000um, trunk=10635.490um, leaf=29963.838um, total=40599.328um
  Clock DAG net violations PRO initial state:
    Unfixable Transition : {count=1, worst=[1.729ns]} avg=1.729ns sd=0.000ns sum=1.729ns
  Clock DAG primary half-corner transition distribution PRO initial state:
    Trunk : target=0.500ns count=61 avg=0.088ns sd=0.080ns min=0.033ns max=0.420ns {60 <= 0.300ns, 0 <= 0.400ns, 1 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
    Leaf  : target=0.500ns count=183 avg=0.355ns sd=0.185ns min=0.036ns max=2.229ns {73 <= 0.300ns, 1 <= 0.400ns, 82 <= 0.450ns, 25 <= 0.475ns, 1 <= 0.500ns} {0 <= 0.525ns, 0 <= 0.550ns, 0 <= 0.600ns, 0 <= 0.750ns, 1 > 0.750ns}
  Clock DAG library cell distribution PRO initial state {count}:
     Bufs: sg13g2_buf_16: 9 sg13g2_buf_8: 14 sg13g2_buf_4: 68 sg13g2_buf_2: 145 sg13g2_buf_1: 1 
     Invs: sg13g2_inv_1: 1 
   Logics: sg13g2_IOPadIn: 2 sg13g2_mux2_1: 1 
  Primary reporting skew groups PRO initial state:
    skew_group default.clk_sys/func_mode_ideal_bc: unconstrained
  Skew group summary PRO initial state:
    skew_group clk_jtg/func_mode_ideal_bc: insertion delay [min=0.564, max=0.879, avg=0.752, sd=0.073], skew [0.315 vs 0.150*], 88.6% {0.714, 0.864} (wid=0.048 ws=0.029) (gid=0.857 gs=0.322)
    skew_group clk_rtc/func_mode_ideal_bc: unconstrained
    skew_group clk_sys/func_mode_ideal_bc: insertion delay [min=1.665, max=2.248, avg=1.898, sd=0.098], skew [0.583 vs 0.150*], 69.1% {1.784, 1.934} (wid=0.254 ws=0.159) (gid=2.057 gs=0.546)
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 3 skew groups; 8 fragments, 13 fraglets and 16 vertices; 68 variables and 180 constraints; tolerance 1
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:00.4 real=0:00:00.4)
  PRO Fixing DRVs...
    Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PRO: considered: 244, tested: 244, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 1, attempted: 0, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
    -------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                0
    trunk              0            0           0            0                    0                0
    leaf               0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    Total              0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats after 'PRO Fixing DRVs':
      cell counts      : b=237, i=1, icg=0, nicg=0, l=3, total=241
      cell areas       : b=3048.192um^2, i=5.443um^2, icg=0.000um^2, nicg=0.000um^2, l=28818.144um^2, total=31871.779um^2
      cell capacitance : b=0.875pF, i=0.003pF, icg=0.000pF, nicg=0.000pF, l=0.494pF, total=1.371pF
      sink capacitance : count=5274, total=14.598pF, avg=0.003pF, sd=0.003pF, min=0.003pF, max=0.245pF
      wire capacitance : top=0.000pF, trunk=2.108pF, leaf=10.262pF, total=12.371pF
      wire lengths     : top=0.000um, trunk=15696.120um, leaf=71338.445um, total=87034.565um
      hp wire lengths  : top=0.000um, trunk=10635.490um, leaf=29963.838um, total=40599.328um
    Clock DAG net violations after 'PRO Fixing DRVs':
      Unfixable Transition : {count=1, worst=[1.729ns]} avg=1.729ns sd=0.000ns sum=1.729ns
    Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
      Trunk : target=0.500ns count=61 avg=0.088ns sd=0.080ns min=0.033ns max=0.420ns {60 <= 0.300ns, 0 <= 0.400ns, 1 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
      Leaf  : target=0.500ns count=183 avg=0.355ns sd=0.185ns min=0.036ns max=2.229ns {73 <= 0.300ns, 1 <= 0.400ns, 82 <= 0.450ns, 25 <= 0.475ns, 1 <= 0.500ns} {0 <= 0.525ns, 0 <= 0.550ns, 0 <= 0.600ns, 0 <= 0.750ns, 1 > 0.750ns}
    Clock DAG library cell distribution after 'PRO Fixing DRVs' {count}:
       Bufs: sg13g2_buf_16: 9 sg13g2_buf_8: 14 sg13g2_buf_4: 68 sg13g2_buf_2: 145 sg13g2_buf_1: 1 
       Invs: sg13g2_inv_1: 1 
     Logics: sg13g2_IOPadIn: 2 sg13g2_mux2_1: 1 
    Primary reporting skew groups after 'PRO Fixing DRVs':
      skew_group default.clk_sys/func_mode_ideal_bc: unconstrained
    Skew group summary after 'PRO Fixing DRVs':
      skew_group clk_jtg/func_mode_ideal_bc: insertion delay [min=0.564, max=0.879, avg=0.752, sd=0.073], skew [0.315 vs 0.150*], 88.6% {0.714, 0.864} (wid=0.048 ws=0.029) (gid=0.857 gs=0.322)
      skew_group clk_rtc/func_mode_ideal_bc: unconstrained
      skew_group clk_sys/func_mode_ideal_bc: insertion delay [min=1.665, max=2.248, avg=1.898, sd=0.098], skew [0.583 vs 0.150*], 69.1% {1.784, 1.934} (wid=0.254 ws=0.159) (gid=2.057 gs=0.546)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  PRO Fixing DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
  Set dirty flag on 0 instances, 0 nets
  Clock tree timing engine global stage delay update for delay_wc:setup.late...
  Clock tree timing engine global stage delay update for delay_wc:setup.late done. (took cpu=0:00:00.5 real=0:00:00.1)
  Clock DAG stats PRO final:
    cell counts      : b=237, i=1, icg=0, nicg=0, l=3, total=241
    cell areas       : b=3048.192um^2, i=5.443um^2, icg=0.000um^2, nicg=0.000um^2, l=28818.144um^2, total=31871.779um^2
    cell capacitance : b=0.875pF, i=0.003pF, icg=0.000pF, nicg=0.000pF, l=0.494pF, total=1.371pF
    sink capacitance : count=5274, total=14.598pF, avg=0.003pF, sd=0.003pF, min=0.003pF, max=0.245pF
    wire capacitance : top=0.000pF, trunk=2.108pF, leaf=10.262pF, total=12.371pF
    wire lengths     : top=0.000um, trunk=15696.120um, leaf=71338.445um, total=87034.565um
    hp wire lengths  : top=0.000um, trunk=10635.490um, leaf=29963.838um, total=40599.328um
  Clock DAG net violations PRO final:
    Unfixable Transition : {count=1, worst=[1.729ns]} avg=1.729ns sd=0.000ns sum=1.729ns
  Clock DAG primary half-corner transition distribution PRO final:
    Trunk : target=0.500ns count=61 avg=0.088ns sd=0.080ns min=0.033ns max=0.420ns {60 <= 0.300ns, 0 <= 0.400ns, 1 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
    Leaf  : target=0.500ns count=183 avg=0.355ns sd=0.185ns min=0.036ns max=2.229ns {73 <= 0.300ns, 1 <= 0.400ns, 82 <= 0.450ns, 25 <= 0.475ns, 1 <= 0.500ns} {0 <= 0.525ns, 0 <= 0.550ns, 0 <= 0.600ns, 0 <= 0.750ns, 1 > 0.750ns}
  Clock DAG library cell distribution PRO final {count}:
     Bufs: sg13g2_buf_16: 9 sg13g2_buf_8: 14 sg13g2_buf_4: 68 sg13g2_buf_2: 145 sg13g2_buf_1: 1 
     Invs: sg13g2_inv_1: 1 
   Logics: sg13g2_IOPadIn: 2 sg13g2_mux2_1: 1 
  Primary reporting skew groups PRO final:
    skew_group default.clk_sys/func_mode_ideal_bc: unconstrained
  Skew group summary PRO final:
    skew_group clk_jtg/func_mode_ideal_bc: insertion delay [min=0.564, max=0.879, avg=0.752, sd=0.073], skew [0.315 vs 0.150*], 88.6% {0.714, 0.864} (wid=0.048 ws=0.029) (gid=0.857 gs=0.322)
    skew_group clk_rtc/func_mode_ideal_bc: unconstrained
    skew_group clk_sys/func_mode_ideal_bc: insertion delay [min=1.665, max=2.248, avg=1.898, sd=0.098], skew [0.583 vs 0.150*], 69.1% {1.784, 1.934} (wid=0.254 ws=0.159) (gid=2.057 gs=0.546)
PRO done.
Restoring CTS place status for unmodified clock tree cells and sinks.
Net route status summary:
  Clock:       244 (unrouted=3, trialRouted=0, noStatus=0, routed=241, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 50570 (unrouted=6231, trialRouted=0, noStatus=0, routed=44339, fixed=0, [crossesIlmBoundary=0, tooFewTerms=6186, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:06.0 real=0:00:04.8)
**INFO: Start fixing DRV (Mem = 2547.45M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 4 don't touch nets, 0 undriven net  excluded from IPO operation.
Info: 32 top-level, potential tri-state nets excluded from IPO operation.
*info: 48 skip_routing nets excluded.
Info: 48 io nets excluded
Info: 243 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:10:57.1/1:20:19.2 (0.9), mem = 2547.4M
**Info: (IMPSP-307): Design contains fractional 1 cell.
DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
**INFO: Disabling fanout fix in postRoute stage.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|   108|   321|    -4.98|    39|    71|   -14.96|     4|     4|     0|     0|     1|     1|    -2.94| -1479.80|       0|       0|       0|  61.27|          |         |
|    46|   101|    -4.98|    39|    71|   -14.96|     4|     4|     0|     0|     0|     0|    -2.94| -1026.96|      39|       0|      23|  61.31| 0:00:01.0|  3161.6M|
|    40|    89|    -4.96|    39|    71|   -14.93|     4|     4|     0|     0|     0|     0|    -2.94| -1026.96|       0|       0|       0|  61.31| 0:00:00.0|  3161.6M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 46 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:    13 net(s): Could not be fixed as the violating term's net is not routed.
*info:    32 net(s): Could not be fixed because it is multi driver net.
*info:     1 net(s): Could not be fixed as the net is considered as IPO ignored by the process.


*** Finish DRV Fixing (cpu=0:00:12.5 real=0:00:04.0 mem=3161.6M) ***

*** DrvOpt [finish] : cpu/real = 0:00:16.9/0:00:06.8 (2.5), totSession cpu/real = 1:11:14.0/1:20:26.0 (0.9), mem = 2952.2M
Running refinePlace -preserveRouting true -hardFence false
**Info: (IMPSP-307): Design contains fractional 1 cell.
*** Starting refinePlace (1:11:14 mem=2952.2M) ***
Move report: Detail placement moves 5 insts, mean move: 2.48 um, max move: 5.70 um
	Max move on inst (i_croc_soc/i_croc/i_timer/clockman_RO581XYP): (663.84, 1039.74) --> (661.92, 1043.52)
	Runtime: CPU: 0:00:02.1 REAL: 0:00:02.0 MEM: 2952.2MB
Summary Report:
Instances move: 5 (out of 43793 movable)
Instances flipped: 0
Mean displacement: 2.48 um
Max displacement: 5.70 um (Instance: i_croc_soc/i_croc/i_timer/clockman_RO581XYP) (663.84, 1039.74) -> (661.92, 1043.52)
	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_buf_1
Runtime: CPU: 0:00:02.2 REAL: 0:00:02.0 MEM: 2952.2MB
*** Finished refinePlace (1:11:16 mem=2952.2M) ***
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:02:02, real = 0:00:51, mem = 2196.0M, totSessionCpu=1:11:17 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:20, Mem = 2624.17M).

------------------------------------------------------------
     SI Timing Summary (cpu=0.33min real=0.15min mem=2624.2M)                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -2.938  | -1.011  |  1.641  | -2.938  |   N/A   |  6.811  | -0.492  | -0.280  |
|           TNS (ns):| -1027.0 |-974.464 |  0.000  | -51.032 |   N/A   |  0.000  | -49.306 | -1.463  |
|    Violating Paths:|  2473   |  2428   |    0    |   35    |   N/A   |    0    |   309   |   10    |
|          All Paths:|  10625  |  10058  |   261   |   35    |   N/A   |    2    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    128 (128)     |   -0.155   |    167 (167)     |
|   max_tran     |      0 (0)       |   0.000    |     41 (92)      |
|   max_fanout   |      3 (3)       |     -6     |    182 (182)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.313%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:02:04, real = 0:00:52, mem = 2179.0M, totSessionCpu=1:11:19 **
*** Timing NOT met, worst failing slack is -2.938
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 4 don't touch nets, 0 undriven net  excluded from IPO operation.
Info: 32 top-level, potential tri-state nets excluded from IPO operation.
*info: 48 skip_routing nets excluded.
Info: 48 io nets excluded
Info: 243 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:11:20.3/1:20:29.6 (0.9), mem = 2613.6M
**Info: (IMPSP-307): Design contains fractional 1 cell.
*info: 4 don't touch nets excluded
*info: 48 io nets excluded
Info: 32 top-level, potential tri-state nets excluded from IPO operation.
*info: 243 clock nets excluded
*info: 2 special nets excluded.
*info: 48 skip_routing nets excluded.
*info: 32 multi-driver nets excluded.
*info: 1357 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -2.938 TNS Slack -1026.958 Density 61.31
OptDebug: Start of Optimizer WNS Pass 0: in2out in2reg reg2out default* WNS -2.938 TNS -51.032; mem2reg* WNS -0.492 TNS -49.306; reg2mem* WNS -0.280 TNS -1.463; reg2reg* WNS -1.011 TNS -974.463; HEPG WNS -1.011 TNS -975.926; all paths WNS -2.938 TNS -1026.958
Active Path Group: mem2reg reg2mem reg2reg  
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
|  -1.011|   -2.938|-975.926|-1026.958|    61.31%|   0:00:00.0| 2824.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_hi_i_target_reac |
|        |         |        |         |          |            |        |            |         | hed_o_reg/D                                        |
|  -0.980|   -2.938|-1039.681|-1090.713|    61.32%|   0:00:02.0| 3210.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_hi_i_target_reac |
|        |         |        |         |          |            |        |            |         | hed_o_reg/D                                        |
|  -0.947|   -2.938|-1001.956|-1052.988|    61.32%|   0:00:00.0| 3248.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_hi_i_target_reac |
|        |         |        |         |          |            |        |            |         | hed_o_reg/D                                        |
|  -0.892|   -2.938|-971.299|-1022.331|    61.32%|   0:00:01.0| 3250.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_hi_i_target_reac |
|        |         |        |         |          |            |        |            |         | hed_o_reg/D                                        |
|  -0.858|   -2.938|-941.211| -992.243|    61.33%|   0:00:00.0| 3250.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
|        |         |        |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_12__reg/D           |
|  -0.816|   -2.938|-1005.662|-1056.694|    61.34%|   0:00:01.0| 3250.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_hi_i_target_reac |
|        |         |        |         |          |            |        |            |         | hed_o_reg/D                                        |
|  -0.826|   -2.938|-966.487|-1017.519|    61.35%|   0:00:01.0| 3265.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
|        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_29__reg/D                       |
|  -0.801|   -2.938|-972.462|-1023.494|    61.35%|   0:00:01.0| 3265.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
|        |         |        |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_12__reg/D           |
|  -0.797|   -2.938|-964.172|-1015.204|    61.36%|   0:00:00.0| 3265.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
|        |         |        |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_12__reg/D           |
|  -0.784|   -2.938|-946.990| -998.022|    61.36%|   0:00:01.0| 3265.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
|        |         |        |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_12__reg/D           |
|  -0.780|   -2.938|-938.838| -989.870|    61.37%|   0:00:01.0| 3265.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
|        |         |        |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_12__reg/D           |
|  -0.777|   -2.938|-928.119| -979.151|    61.37%|   0:00:00.0| 3265.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
|        |         |        |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_12__reg/D           |
|  -0.777|   -3.072|-925.134| -976.300|    61.39%|   0:00:02.0| 3266.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
|        |         |        |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_12__reg/D           |
|  -0.774|   -3.072|-922.784| -973.950|    61.41%|   0:00:00.0| 3270.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
|        |         |        |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_12__reg/D           |
|  -0.774|   -3.072|-922.486| -973.652|    61.41%|   0:00:01.0| 3272.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
|        |         |        |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_12__reg/D           |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 11 insts
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
|  -0.699|   -3.225|-643.964| -695.282|    61.41%|   0:00:05.0| 3310.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_timer/counter_hi_i_target_reac |
|        |         |        |         |          |            |        |            |         | hed_o_reg/D                                        |
|  -0.692|   -3.225|-633.629| -684.948|    61.42%|   0:00:01.0| 3329.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
|        |         |        |         |          |            |        |            |         | 82__reg/D                                          |
|  -0.692|   -3.225|-633.426| -684.745|    61.42%|   0:00:00.0| 3329.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
|        |         |        |         |          |            |        |            |         | 82__reg/D                                          |
|  -0.682|   -3.225|-633.330| -684.648|    61.42%|   0:00:01.0| 3329.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
|        |         |        |         |          |            |        |            |         | 82__reg/D                                          |
|  -0.682|   -3.225|-632.649| -683.968|    61.42%|   0:00:00.0| 3329.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
|        |         |        |         |          |            |        |            |         | 82__reg/D                                          |
|  -0.681|   -3.225|-628.159| -679.477|    61.44%|   0:00:01.0| 3329.5M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_ |
|        |         |        |         |          |            |        |            |         | 82__reg/D                                          |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 9 insts
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
|  -0.657|   -3.337|-532.140| -590.158|    61.45%|   0:00:05.0| 3317.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
|        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
|  -0.657|   -3.337|-531.798| -589.815|    61.45%|   0:00:00.0| 3317.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
|        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
|  -0.657|   -3.337|-531.797| -589.815|    61.46%|   0:00:00.0| 3317.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
|        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
|  -0.657|   -3.337|-531.763| -589.781|    61.46%|   0:00:01.0| 3317.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
|        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
|  -0.657|   -3.337|-531.763| -589.781|    61.46%|   0:00:00.0| 3317.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
|        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:18 real=0:00:25.0 mem=3317.0M) ***
Active Path Group: mem2reg reg2mem  
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
|  -0.399|   -3.337|  -6.700| -589.781|    61.46%|   0:00:00.0| 3317.0M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
|        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
|  -0.233|   -3.337|  -5.840| -589.417|    61.46%|   0:00:01.0| 3317.0M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
|        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
|  -0.204|   -3.337|  -5.785| -589.417|    61.46%|   0:00:00.0| 3317.0M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
|        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_15__reg/D                       |
|  -0.177|   -3.337|  -5.749| -589.417|    61.46%|   0:00:00.0| 3317.0M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
|        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
|  -0.139|   -3.337|  -5.560| -589.419|    61.47%|   0:00:00.0| 3317.0M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
|        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
|  -0.117|   -3.337|  -1.740| -583.194|    61.48%|   0:00:01.0| 3317.0M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
|        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
|  -0.096|   -3.337|  -1.355| -583.189|    61.49%|   0:00:00.0| 3317.0M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
|        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
|  -0.076|   -3.337|  -1.180| -583.189|    61.50%|   0:00:00.0| 3328.8M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
|        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
|  -0.061|   -3.337|  -0.252| -583.189|    61.51%|   0:00:01.0| 3334.7M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
|        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
|  -0.054|   -3.337|  -0.192| -583.189|    61.52%|   0:00:00.0| 3334.7M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
|        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
|  -0.040|   -3.337|  -0.142| -583.189|    61.53%|   0:00:00.0| 3334.7M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
|        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
|  -0.036|   -3.337|  -0.121| -583.189|    61.53%|   0:00:01.0| 3334.7M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
|        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_15__reg/D                       |
|  -0.031|   -3.337|  -0.084| -583.189|    61.54%|   0:00:01.0| 3351.2M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
|        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
|  -0.021|   -3.337|  -0.051| -583.189|    61.54%|   0:00:00.0| 3351.2M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
|        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
|  -0.018|   -3.337|  -0.024| -578.345|    61.54%|   0:00:01.0| 3363.0M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
|        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
|  -0.016|   -3.337|  -0.019| -578.345|    61.54%|   0:00:00.0| 3363.0M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
|        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
|  -0.018|   -3.337|  -0.023| -578.390|    61.55%|   0:00:05.0| 3363.0M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
|        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
|  -0.018|   -3.337|  -0.023| -578.390|    61.55%|   0:00:01.0| 3374.9M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
|        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:36.5 real=0:00:12.0 mem=3374.9M) ***
Active Path Group: in2out in2reg reg2out default 
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
|  -3.337|   -3.337| -58.018| -578.390|    61.55%|   0:00:00.0| 3374.9M|func_view_wc|  reg2out| status_o                                           |
Dumping Information for Job 72 **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
 
Dumping Information for Job 74 **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_status_o. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_status_o. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_status_o. Using RIP based failure criteria instead. 
 
Dumping Information for Job 95 **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
 
Dumping Information for Job 97 **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_status_o. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_status_o. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_status_o. Using RIP based failure criteria instead. 
 
Dumping Information for Job 6 **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
 
Dumping Information for Job 8 **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
 
|  -3.334|   -3.334| -58.015| -578.388|    61.55%|   0:00:02.0| 3374.9M|func_view_wc|  reg2out| status_o                                           |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:04.1 real=0:00:02.0 mem=3374.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:59 real=0:00:39.0 mem=3374.9M) ***
OptDebug: End of Optimizer WNS Pass 0: in2out in2reg reg2out default* WNS -3.334 TNS -58.015; mem2reg* WNS -0.018 TNS -0.023; reg2mem* WNS 0.042 TNS 0.000; reg2reg* WNS -0.657 TNS -520.372; HEPG WNS -0.657 TNS -520.372; all paths WNS -3.334 TNS -578.388
** GigaOpt Optimizer WNS Slack -3.334 TNS Slack -578.388 Density 61.55
Update Timing Windows (Threshold 0.038) ...
Re Calculate Delays on 203 Nets
Active Path Group: mem2reg reg2mem reg2reg  
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
|  -0.657|   -3.334|-520.512| -578.527|    61.55%|   0:00:00.0| 3374.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
|        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
|  -0.592|   -3.334|-487.163| -545.178|    61.55%|   0:00:05.0| 3374.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
|        |         |        |         |          |            |        |            |         | i/mhpmcounter_1917__reg/D                          |
|  -0.591|   -3.334|-481.726| -539.741|    61.58%|   0:00:01.0| 3374.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
|        |         |        |         |          |            |        |            |         | i/mhpmcounter_1917__reg/D                          |
|  -0.591|   -3.334|-481.580| -539.595|    61.58%|   0:00:00.0| 3374.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
|        |         |        |         |          |            |        |            |         | i/mhpmcounter_1917__reg/D                          |
|  -0.591|   -3.334|-481.580| -539.595|    61.58%|   0:00:01.0| 3374.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
|        |         |        |         |          |            |        |            |         | i/mhpmcounter_1917__reg/D                          |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:29.3 real=0:00:07.0 mem=3374.9M) ***
Active Path Group: mem2reg reg2mem  
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
|  -0.018|   -3.334|  -0.024| -539.595|    61.58%|   0:00:00.0| 3374.9M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
|        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
|  -0.018|   -3.334|  -0.024| -539.595|    61.58%|   0:00:04.0| 3374.9M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
|        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
|  -0.018|   -3.334|  -0.024| -539.595|    61.58%|   0:00:02.0| 3374.9M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
|        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:20.3 real=0:00:06.0 mem=3374.9M) ***
Active Path Group: in2out in2reg reg2out default 
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
|  -3.334|   -3.334| -58.015| -539.595|    61.58%|   0:00:00.0| 3374.9M|func_view_wc|  reg2out| status_o                                           |
Dumping Information for Job 72 **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
 
Dumping Information for Job 73 **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_status_o. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_status_o. Using RIP based failure criteria instead. 
 
Dumping Information for Job 96 **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_status_o. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net soc_status_o. Using RIP based failure criteria instead. 
 
|  -3.334|   -3.334| -58.015| -539.595|    61.58%|   0:00:01.0| 3374.9M|func_view_wc|  reg2out| status_o                                           |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:03.2 real=0:00:01.0 mem=3374.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:52.9 real=0:00:14.0 mem=3374.9M) ***

*** Finish Post Route Setup Fixing (cpu=0:02:54 real=0:00:54.0 mem=3374.9M) ***
*** SetupOpt [finish] : cpu/real = 0:03:01.2/0:01:00.2 (3.0), totSession cpu/real = 1:14:21.5/1:21:29.8 (0.9), mem = 3165.4M
Running refinePlace -preserveRouting true -hardFence false
**Info: (IMPSP-307): Design contains fractional 1 cell.
*** Starting refinePlace (1:14:22 mem=3165.4M) ***
Move report: Detail placement moves 47 insts, mean move: 3.43 um, max move: 9.54 um
	Max move on inst (i_croc_soc/i_croc/i_core_wrap/ictc_postCTS_setupFE_OFC12839_2979): (1204.32, 828.06) --> (1198.56, 831.84)
	Runtime: CPU: 0:00:02.2 REAL: 0:00:02.0 MEM: 3165.4MB
Summary Report:
Instances move: 47 (out of 43999 movable)
Instances flipped: 0
Mean displacement: 3.43 um
Max displacement: 9.54 um (Instance: i_croc_soc/i_croc/i_core_wrap/ictc_postCTS_setupFE_OFC12839_2979) (1204.32, 828.06) -> (1198.56, 831.84)
	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_inv_1
Runtime: CPU: 0:00:02.4 REAL: 0:00:02.0 MEM: 3165.4MB
*** Finished refinePlace (1:14:24 mem=3165.4M) ***
End: GigaOpt Optimization in WNS mode
Skipping post route harden opt
Begin: GigaOpt Optimization in TNS mode
Info: 4 don't touch nets, 0 undriven net  excluded from IPO operation.
Info: 32 top-level, potential tri-state nets excluded from IPO operation.
*info: 48 skip_routing nets excluded.
Info: 48 io nets excluded
Info: 263 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:14:24.8/1:21:32.2 (0.9), mem = 2755.4M
**Info: (IMPSP-307): Design contains fractional 1 cell.
*info: 4 don't touch nets excluded
*info: 48 io nets excluded
Info: 32 top-level, potential tri-state nets excluded from IPO operation.
*info: 263 clock nets excluded
*info: 2 special nets excluded.
*info: 48 skip_routing nets excluded.
*info: 32 multi-driver nets excluded.
*info: 1357 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -3.334 TNS Slack -539.595 Density 61.61
OptDebug: Start of Optimizer TNS Pass: in2out in2reg reg2out default* WNS -3.334 TNS -58.015; mem2reg* WNS -0.018 TNS -0.024; reg2mem* WNS 0.042 TNS 0.000; reg2reg* WNS -0.591 TNS -481.580; HEPG WNS -0.591 TNS -481.580; all paths WNS -3.334 TNS -539.595
Active Path Group: mem2reg reg2reg  
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
|  -0.591|   -3.334|-481.580| -539.595|    61.61%|   0:00:00.0| 2966.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
|        |         |        |         |          |            |        |            |         | i/mhpmcounter_1917__reg/D                          |
|  -0.591|   -3.334|-479.480| -537.495|    61.61%|   0:00:01.0| 3298.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
|        |         |        |         |          |            |        |            |         | i/mhpmcounter_1917__reg/D                          |
|  -0.591|   -3.334|-477.347| -535.362|    61.61%|   0:00:00.0| 3298.8M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
|        |         |        |         |          |            |        |            |         | i/mhpmcounter_1914__reg/D                          |
|  -0.591|   -3.334|-452.713| -510.728|    61.61%|   0:00:00.0| 3300.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
|        |         |        |         |          |            |        |            |         | i/mhpmcounter_1895__reg/D                          |
|  -0.591|   -3.334|-452.465| -510.480|    61.61%|   0:00:00.0| 3300.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
|        |         |        |         |          |            |        |            |         | i/mhpmcounter_1895__reg/D                          |
|  -0.591|   -3.334|-444.661| -502.676|    61.63%|   0:00:01.0| 3300.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
|        |         |        |         |          |            |        |            |         | i/mhpmcounter_1908__reg/D                          |
|  -0.591|   -3.334|-444.305| -502.320|    61.63%|   0:00:00.0| 3300.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
|        |         |        |         |          |            |        |            |         | i/mhpmcounter_1908__reg/D                          |
|  -0.591|   -3.334|-436.203| -494.218|    61.64%|   0:00:00.0| 3300.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
|        |         |        |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_50__reg/D           |
|  -0.591|   -3.334|-424.570| -482.586|    61.65%|   0:00:00.0| 3300.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_ |
|        |         |        |         |          |            |        |            |         | i/mhpmcounter_1860__reg/D                          |
|  -0.591|   -3.334|-417.943| -475.958|    61.67%|   0:00:01.0| 3300.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_uart/i_apb_uart_UART_TXFF_iFIF |
|        |         |        |         |          |            |        |            |         | OMem_371__reg/D                                    |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 85 insts
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
|  -0.590|   -3.418|-108.447| -171.853|    61.67%|   0:00:15.0| 3349.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
|        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_17__reg/D                       |
|  -0.590|   -3.418|-108.310| -171.716|    61.67%|   0:00:00.0| 3349.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
|        |         |        |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_57__reg/D           |
|  -0.590|   -3.418|-108.236| -171.642|    61.67%|   0:00:01.0| 3349.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
|        |         |        |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_57__reg/D           |
|  -0.590|   -3.418|-108.138| -171.544|    61.68%|   0:00:00.0| 3349.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
|        |         |        |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_25__reg/D           |
|  -0.590|   -3.418|-105.901| -169.307|    61.68%|   0:00:00.0| 3349.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
|        |         |        |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_42__reg/D           |
|  -0.590|   -3.418|-105.540| -168.947|    61.68%|   0:00:00.0| 3349.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_load_store_un |
|        |         |        |         |          |            |        |            |         | it_i_ls_fsm_cs_0__reg/D                            |
|  -0.590|   -3.418|-100.541| -163.947|    61.70%|   0:00:01.0| 3349.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
|        |         |        |         |          |            |        |            |         | _i/rf_reg_801__reg/D                               |
|  -0.590|   -3.418| -99.019| -162.425|    61.71%|   0:00:00.0| 3349.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
|        |         |        |         |          |            |        |            |         | _i/rf_reg_641__reg/D                               |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 16 insts
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
|  -0.590|   -3.559| -56.366| -123.419|    61.71%|   0:00:07.0| 3350.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
|        |         |        |         |          |            |        |            |         | _i/rf_reg_641__reg/D                               |
|  -0.590|   -3.559| -55.299| -122.352|    61.72%|   0:00:01.0| 3350.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
|        |         |        |         |          |            |        |            |         | _i/rf_reg_460__reg/D                               |
|  -0.590|   -3.559| -54.798| -121.851|    61.72%|   0:00:00.0| 3350.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
|        |         |        |         |          |            |        |            |         | _i/rf_reg_460__reg/D                               |
|  -0.590|   -3.559| -54.725| -121.777|    61.72%|   0:00:00.0| 3350.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
|        |         |        |         |          |            |        |            |         | _i/rf_reg_460__reg/D                               |
|  -0.590|   -3.559| -52.884| -119.937|    61.73%|   0:00:00.0| 3350.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
|        |         |        |         |          |            |        |            |         | _i/rf_reg_509__reg/D                               |
|  -0.590|   -3.559| -52.730| -119.783|    61.73%|   0:00:01.0| 3350.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
|        |         |        |         |          |            |        |            |         | _i/rf_reg_509__reg/D                               |
|  -0.590|   -3.559| -51.095| -118.148|    61.75%|   0:00:00.0| 3350.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
|        |         |        |         |          |            |        |            |         | _i/rf_reg_319__reg/D                               |
|  -0.590|   -3.559| -50.136| -117.188|    61.77%|   0:00:00.0| 3350.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
|        |         |        |         |          |            |        |            |         | _i/rf_reg_573__reg/D                               |
|  -0.590|   -3.559| -50.091| -117.144|    61.77%|   0:00:00.0| 3350.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
|        |         |        |         |          |            |        |            |         | _i/rf_reg_573__reg/D                               |
|  -0.590|   -3.559| -49.838| -116.890|    61.78%|   0:00:01.0| 3350.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
|        |         |        |         |          |            |        |            |         | _i/rf_reg_734__reg/D                               |
|  -0.590|   -3.559| -49.837| -116.890|    61.78%|   0:00:00.0| 3350.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
|        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:06 real=0:00:30.0 mem=3350.4M) ***
Active Path Group: in2out in2reg reg2out default 
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
|  -3.559|   -3.559| -67.053| -116.890|    61.78%|   0:00:00.0| 3350.4M|func_view_wc|  reg2out| status_o                                           |
|  -3.559|   -3.559| -67.053| -116.890|    61.78%|   0:00:00.0| 3350.4M|func_view_wc|  reg2out| gpio13_io                                          |
|  -3.559|   -3.559| -67.053| -116.890|    61.78%|   0:00:01.0| 3350.4M|func_view_wc|  reg2out| gpio27_io                                          |
|  -3.559|   -3.559| -67.053| -116.890|    61.78%|   0:00:00.0| 3350.4M|func_view_wc|  reg2out| status_o                                           |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.4 real=0:00:01.0 mem=3350.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:07 real=0:00:31.0 mem=3350.4M) ***
OptDebug: End of Optimizer TNS Pass: in2out in2reg reg2out default* WNS -3.559 TNS -67.053; mem2reg* WNS -0.018 TNS -0.024; reg2mem* WNS 0.145 TNS 0.000; reg2reg* WNS -0.590 TNS -49.837; HEPG WNS -0.590 TNS -49.837; all paths WNS -3.559 TNS -116.890
** GigaOpt Optimizer WNS Slack -3.559 TNS Slack -116.890 Density 61.78
Update Timing Windows (Threshold 0.038) ...
Re Calculate Delays on 245 Nets
Active Path Group: mem2reg reg2reg  
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
|  -0.591|   -3.559| -50.501| -117.554|    61.78%|   0:00:01.0| 3350.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
|        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
|  -0.591|   -3.559| -49.131| -116.184|    61.78%|   0:00:00.0| 3351.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
|        |         |        |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_6__reg/D            |
|  -0.591|   -3.559| -51.193| -118.246|    61.79%|   0:00:01.0| 3351.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
|        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_19__reg/D                       |
|  -0.591|   -3.559| -49.526| -116.579|    61.79%|   0:00:00.0| 3351.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
|        |         |        |         |          |            |        |            |         | _i/rf_reg_582__reg/D                               |
|  -0.591|   -3.559| -49.334| -116.387|    61.79%|   0:00:01.0| 3351.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
|        |         |        |         |          |            |        |            |         | _i/rf_reg_509__reg/D                               |
|  -0.591|   -3.559| -48.562| -115.615|    61.79%|   0:00:00.0| 3351.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
|        |         |        |         |          |            |        |            |         | _i/rf_reg_971__reg/D                               |
|  -0.591|   -3.559| -47.844| -114.897|    61.79%|   0:00:00.0| 3351.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
|        |         |        |         |          |            |        |            |         | _i/rf_reg_971__reg/D                               |
|  -0.591|   -3.559| -47.761| -114.814|    61.79%|   0:00:00.0| 3351.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
|        |         |        |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_2__reg/D            |
|  -0.591|   -3.559| -47.481| -114.534|    61.79%|   0:00:01.0| 3351.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
|        |         |        |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_22__reg/D           |
|  -0.591|   -3.559| -47.481| -114.534|    61.79%|   0:00:00.0| 3351.4M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
|        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:12.1 real=0:00:04.0 mem=3351.4M) ***
Active Path Group: in2out in2reg reg2out default 
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
|  -3.559|   -3.559| -67.053| -114.534|    61.79%|   0:00:00.0| 3351.4M|func_view_wc|  reg2out| status_o                                           |
|  -3.559|   -3.559| -67.048| -114.530|    61.79%|   0:00:00.0| 3351.4M|func_view_wc|  reg2out| gpio24_io                                          |
|  -3.559|   -3.559| -67.048| -114.530|    61.79%|   0:00:01.0| 3351.4M|func_view_wc|  reg2out| status_o                                           |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.4 real=0:00:01.0 mem=3351.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:13.6 real=0:00:05.0 mem=3351.4M) ***

*** Finish Post Route Setup Fixing (cpu=0:01:23 real=0:00:37.0 mem=3351.4M) ***
*** SetupOpt [finish] : cpu/real = 0:01:30.7/0:00:43.3 (2.1), totSession cpu/real = 1:15:55.6/1:22:15.5 (0.9), mem = 3142.0M
Running refinePlace -preserveRouting true -hardFence false
**Info: (IMPSP-307): Design contains fractional 1 cell.
*** Starting refinePlace (1:15:56 mem=3142.0M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.8 REAL: 0:00:01.0 MEM: 3142.0MB
Summary Report:
Instances move: 0 (out of 44173 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:01.9 REAL: 0:00:01.0 MEM: 3142.0MB
*** Finished refinePlace (1:15:58 mem=3142.0M) ***
End: GigaOpt Optimization in TNS mode
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:06:43, real = 0:02:41, mem = 2238.7M, totSessionCpu=1:15:58 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:01, real=0:00:00, mem=2765.55M, totSessionCpu=1:15:59).
**optDesign ... cpu = 0:06:44, real = 0:02:41, mem = 2237.6M, totSessionCpu=1:15:59 **

Skipping post route harden opt
Default Rule : ""
Non Default Rules : "ndr_1w2s" "ndr_3w3s" "ndr_2w2s"
Worst Slack : -0.591 ns

Start Layer Assignment ...
WNS(-0.591ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)

Select 660 cadidates out of 51233.
Total Assign Layers on 0 Nets (cpu 0:00:00.8).
GigaOpt: setting up router preferences
GigaOpt: 313 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1525 (3.0%)
Default Rule : ""
Non Default Rules : "ndr_1w2s" "ndr_3w3s" "ndr_2w2s"
Worst Slack : -3.559 ns

Start Layer Assignment ...
WNS(-3.559ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)

Select 776 cadidates out of 51233.
Total Assign Layers on 0 Nets (cpu 0:00:00.9).
GigaOpt: setting up router preferences
GigaOpt: 54 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1525 (3.0%)

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -3.559  | -0.591  |  1.683  | -3.559  |   N/A   |  6.811  | -0.020  |  0.145  |
|           TNS (ns):|-114.529 | -47.481 |  0.000  | -67.048 |   N/A   |  0.000  | -0.025  |  0.000  |
|    Violating Paths:|   392   |   357   |    0    |   35    |   N/A   |    0    |    2    |    0    |
|          All Paths:|  10625  |  10058  |   261   |   35    |   N/A   |    2    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    128 (128)     |   -0.147   |    167 (167)     |
|   max_tran     |      0 (0)       |   0.000    |     41 (92)      |
|   max_fanout   |      3 (3)       |     -6     |    182 (182)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.893%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:06:49, real = 0:02:45, mem = 2176.5M, totSessionCpu=1:16:05 **
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven true                   # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 1074
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 1074

globalDetailRoute

#Start globalDetailRoute on Mon Sep  8 13:51:05 2025
#
#WARNING (NRIG-34) Power/Ground pin vss of instance pad_clk_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd of instance pad_clk_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin iovss of instance pad_clk_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_clk_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vss of instance pad_fetch_en_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd of instance pad_fetch_en_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin iovss of instance pad_fetch_en_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_fetch_en_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vss of instance pad_gpio0_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd of instance pad_gpio0_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin iovss of instance pad_gpio0_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_gpio0_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vss of instance pad_gpio10_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd of instance pad_gpio10_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin iovss of instance pad_gpio10_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_gpio10_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vss of instance pad_gpio11_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd of instance pad_gpio11_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin iovss of instance pad_gpio11_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_gpio11_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk_i of net clk_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_ni of net rst_ni because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/ref_clk_i of net ref_clk_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_tck_i of net jtag_tck_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_trst_ni of net jtag_trst_ni because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_tms_i of net jtag_tms_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_tdi_i of net jtag_tdi_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_tdo_o of net jtag_tdo_o because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/uart_rx_i of net uart_rx_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/uart_tx_o of net uart_tx_o because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/fetch_en_i of net fetch_en_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/status_o of net status_o because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio0_io of net gpio0_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio1_io of net gpio1_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio2_io of net gpio2_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio3_io of net gpio3_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio4_io of net gpio4_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio5_io of net gpio5_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio6_io of net gpio6_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio7_io of net gpio7_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#num needed restored net=48
#need_extraction net=48 (total=51233)
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST i_croc_soc/i_croc/gen_sram_bank_1__i_sram/gen_512x32xBx1_i_cut for NET VSD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDDARRAY of INST i_croc_soc/i_croc/gen_sram_bank_1__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDDARRAY of INST i_croc_soc/i_croc/gen_sram_bank_1__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST i_croc_soc/i_croc/gen_sram_bank_0__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDDARRAY of INST i_croc_soc/i_croc/gen_sram_bank_0__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDDARRAY of INST i_croc_soc/i_croc/gen_sram_bank_0__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-733) PIN clk_i in CELL_VIEW croc_chip does not have physical port.
#WARNING (NRDB-733) PIN fetch_en_i in CELL_VIEW croc_chip does not have physical port.
#WARNING (NRDB-733) PIN gpio0_io in CELL_VIEW croc_chip does not have physical port.
#WARNING (NRDB-733) PIN gpio10_io in CELL_VIEW croc_chip does not have physical port.
#WARNING (NRDB-733) PIN gpio11_io in CELL_VIEW croc_chip does not have physical port.
#WARNING (NRDB-733) PIN gpio12_io in CELL_VIEW croc_chip does not have physical port.
#WARNING (NRDB-733) PIN gpio13_io in CELL_VIEW croc_chip does not have physical port.
#WARNING (NRDB-733) PIN gpio14_io in CELL_VIEW croc_chip does not have physical port.
#WARNING (NRDB-733) PIN gpio15_io in CELL_VIEW croc_chip does not have physical port.
#WARNING (NRDB-733) PIN gpio16_io in CELL_VIEW croc_chip does not have physical port.
#WARNING (NRDB-733) PIN gpio17_io in CELL_VIEW croc_chip does not have physical port.
#WARNING (NRDB-733) PIN gpio18_io in CELL_VIEW croc_chip does not have physical port.
#WARNING (NRDB-733) PIN gpio19_io in CELL_VIEW croc_chip does not have physical port.
#WARNING (NRDB-733) PIN gpio1_io in CELL_VIEW croc_chip does not have physical port.
#WARNING (NRDB-733) PIN gpio20_io in CELL_VIEW croc_chip does not have physical port.
#WARNING (NRDB-733) PIN gpio21_io in CELL_VIEW croc_chip does not have physical port.
#WARNING (NRDB-733) PIN gpio22_io in CELL_VIEW croc_chip does not have physical port.
#WARNING (NRDB-733) PIN gpio23_io in CELL_VIEW croc_chip does not have physical port.
#WARNING (NRDB-733) PIN gpio24_io in CELL_VIEW croc_chip does not have physical port.
#WARNING (NRDB-733) PIN gpio25_io in CELL_VIEW croc_chip does not have physical port.
#WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-976) The TRACK STEP 2.5200 for preferred direction tracks is smaller than the PITCH 3.2800 for LAYER TopMetal1. This will cause routability problems for NanoRoute.
#Processed 1130 dirty instances, 1856 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
#(936 insts marked dirty, reset pre-exisiting dirty flag on 944 insts, 1896 nets marked need extraction)
#NanoRoute Version 20.10-p004_1 NR200413-0234/20_10-UB
#Skip comparing routing design signature in db-snapshot flow
#Using multithreading with 8 threads.
#Start routing data preparation on Mon Sep  8 13:51:07 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.320.
#Voltage range [0.000 - 1.320] has 51231 nets.
#Voltage range [1.080 - 1.320] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
# Metal1       V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.3650
# Metal2       H   Track-Pitch = 0.4200    Line-2-Via Pitch = 0.4100
# Metal3       V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.4100
# Metal4       H   Track-Pitch = 0.4200    Line-2-Via Pitch = 0.4100
# Metal5       V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.4100
# TopMetal1    H   Track-Pitch = 2.5200    Line-2-Via Pitch = 3.2800
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
# TopMetal2    V   Track-Pitch = 4.0000    Line-2-Via Pitch = 4.0000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2130.60 (MB), peak = 4356.18 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer Metal2's pitch = 0.4200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2328.79 (MB), peak = 4356.18 (MB)
#WARNING (NRDB-1005) Cannot establish connection to PIN X at ( 1138.0250 1226.8600 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/CTS_11. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN X at ( 630.1850 860.1800 ) on Metal1 for NET i_croc_soc/i_croc/i_dm_top_i_dm_top/CTS_7. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN X at ( 627.7850 916.9000 ) on Metal1 for NET i_croc_soc/i_croc/i_dm_top_i_dm_top/CTS_8. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN X at ( 1066.0250 1396.9400 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_i/CTS_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN X at ( 1341.0650 1306.2200 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/CTS_33. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN X at ( 1025.7050 1476.3400 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_i/CTS_7. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN X at ( 587.4650 1052.9800 ) on Metal1 for NET i_croc_soc/i_croc/CTS_14. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN X at ( 1112.3100 776.6400 ) on Metal1 for NET i_croc_soc/i_croc/CTS_61. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN X at ( 1461.7500 829.5600 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/CTS_27. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CLK at ( 827.3850 1234.5200 ) on Metal1 for NET i_croc_soc/i_croc/CTS_43. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN X at ( 762.6650 1249.5400 ) on Metal1 for NET i_croc_soc/i_croc/CTS_43. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN X at ( 1127.4650 1419.6200 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/i_ibex_cs_registers_i/CTS_4. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN X at ( 523.8300 955.0750 ) on Metal1 for NET i_croc_soc/i_croc/CTS_18. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 1325.2400 1434.7350 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/CTS_9. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN X at ( 1411.8300 1086.6000 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/CTS_15. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN X at ( 569.7050 1272.2200 ) on Metal1 for NET i_croc_soc/i_croc/CTS_34. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 1430.3600 1404.4950 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/CTS_17. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN X at ( 1349.9100 1018.5600 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/CTS_11. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN X at ( 679.1450 871.5400 ) on Metal1 for NET i_croc_soc/i_croc/i_dm_top_i_dm_top/CTS_6. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN X at ( 1428.1500 1333.0750 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/CTS_14. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#1763 routed nets are extracted.
#    1561 (3.05%) extracted nets are partially routed.
#43107 routed net(s) are imported.
#129 (0.25%) nets are without wires.
#6234 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 51233.
#
#Start instance access analysis using 8 threads...
#0 instance pins are hard to access
#Instance access analysis statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 4.23 (MB)
#Total memory = 2334.11 (MB)
#Peak memory = 4356.18 (MB)
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Mon Sep  8 13:51:11 2025
#
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = 214.63 (MB)
#Total memory = 2334.11 (MB)
#Peak memory = 4356.18 (MB)
#
#
#Start global routing on Mon Sep  8 13:51:11 2025
#
#
#Start global routing initialization on Mon Sep  8 13:51:11 2025
#
#Number of eco nets is 1756
#
#Start global routing data preparation on Mon Sep  8 13:51:11 2025
#
#Start routing resource analysis on Mon Sep  8 13:51:12 2025
#
#Routing resource analysis is done on Mon Sep  8 13:51:12 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal1         V        2501        1332       47961    65.19%
#  Metal2         H        2854        1527       47961    33.22%
#  Metal3         V        2504        1329       47961    33.04%
#  Metal4         H        3104        1277       47961    33.34%
#  --------------------------------------------------------------
#  Total                  10964      33.35%      191844    41.20%
#
#  369 nets (0.72%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Mon Sep  8 13:51:12 2025
#
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2339.09 (MB), peak = 4356.18 (MB)
#
#
#Global routing initialization is done on Mon Sep  8 13:51:12 2025
#
#cpu time = 00:00:03, elapsed time = 00:00:01, memory = 2339.62 (MB), peak = 4356.18 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2344.88 (MB), peak = 4356.18 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2345.36 (MB), peak = 4356.18 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2351.27 (MB), peak = 4356.18 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 6234 (skipped).
#Total number of routable nets = 44999.
#Total number of nets in the design = 51233.
#
#1885 routable nets have only global wires.
#43114 routable nets have only detail routed wires.
#265 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#466 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#----------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Avoid Detour   Unconstrained  
#----------------------------------------------------------------------------
#      Default                 67            0              0            1620  
#     ndr_3w3s                  0          150            150               0  
#     ndr_2w2s                  0           48             48               0  
#----------------------------------------------------------------------------
#        Total                 67          198            198            1620  
#----------------------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#----------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Avoid Detour   Unconstrained  
#----------------------------------------------------------------------------
#      Default                369            0              0           44268  
#     ndr_3w3s                  0          179            179               0  
#     ndr_2w2s                  0          183            183               0  
#----------------------------------------------------------------------------
#        Total                369          362            362           44268  
#----------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)         (5-6)   OverCon
#  ------------------------------------------------------------
#  Metal2      237(0.74%)     30(0.09%)      6(0.02%)   (0.85%)
#  Metal3       55(0.17%)      6(0.02%)      0(0.00%)   (0.19%)
#  Metal4        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total    292(0.30%)     36(0.04%)      6(0.01%)   (0.35%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 6
#  Overflow after GR: 0.28% H + 0.06% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 731
#Total wire length = 2337421 um.
#Total half perimeter of net bounding box = 1936302 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 656371 um.
#Total wire length on LAYER Metal3 = 929162 um.
#Total wire length on LAYER Metal4 = 751889 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER TopMetal1 = 0 um.
#Total wire length on LAYER TopMetal2 = 0 um.
#Total number of vias = 282080
#Up-Via Summary (total 282080):
#           
#-----------------------
# Metal1         141041
# Metal2         101649
# Metal3          39390
#-----------------------
#                282080 
#
#Total number of involved priority nets 198
#Maximum src to sink distance for priority net 1050.5
#Average of max src_to_sink distance for priority net 69.8
#Average of ave src_to_sink distance for priority net 46.5
#Max overcon = 6 tracks.
#Total overcon = 0.35%.
#Worst layer Gcell overcon rate = 0.20%.
#
#Global routing statistics:
#Cpu time = 00:00:08
#Elapsed time = 00:00:04
#Increased memory = 17.05 (MB)
#Total memory = 2351.16 (MB)
#Peak memory = 4356.18 (MB)
#
#Finished global routing on Mon Sep  8 13:51:15 2025
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2345.35 (MB), peak = 4356.18 (MB)
#Start Track Assignment.
#Done with 344 horizontal wires in 7 hboxes and 261 vertical wires in 7 hboxes.
#Done with 24 horizontal wires in 7 hboxes and 21 vertical wires in 7 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 731
#Total wire length = 2341015 um.
#Total half perimeter of net bounding box = 1936302 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 658645 um.
#Total wire length on LAYER Metal3 = 930066 um.
#Total wire length on LAYER Metal4 = 752305 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER TopMetal1 = 0 um.
#Total wire length on LAYER TopMetal2 = 0 um.
#Total number of vias = 282080
#Up-Via Summary (total 282080):
#           
#-----------------------
# Metal1         141041
# Metal2         101649
# Metal3          39390
#-----------------------
#                282080 
#
#cpu time = 00:00:07, elapsed time = 00:00:05, memory = 2344.58 (MB), peak = 4356.18 (MB)
#
#number of short segments in preferred routing layers
#	Metal2    Metal3    Metal4    Total 
#	8         58        29        95        
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:23
#Elapsed time = 00:00:15
#Increased memory = 225.97 (MB)
#Total memory = 2345.45 (MB)
#Peak memory = 4356.18 (MB)
#Using multithreading with 8 threads.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 3.3% of the total area was rechecked for DRC, and 21.3% required routing.
#   number of violations = 1467
#
#    By Layer and Type :
#	         MetSpc    Short      Mar WireFuse   Totals
#	Metal1       38        0        0        0       38
#	Metal2      803      302        2        0     1107
#	Metal3       69      157        9        0      235
#	Metal4       23       63        0        1       87
#	Totals      933      522       11        1     1467
#936 out of 52559 instances (1.8%) need to be verified(marked ipoed), dirty area = 0.4%.
#0.0% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 1468
#
#    By Layer and Type :
#	         MetSpc    Short      Mar WireFuse   Totals
#	Metal1       38        0        0        0       38
#	Metal2      803      302        2        0     1107
#	Metal3       69      157        9        0      235
#	Metal4       23       63        0        2       88
#	Totals      933      522       11        2     1468
#cpu time = 00:01:47, elapsed time = 00:00:14, memory = 2393.31 (MB), peak = 4356.18 (MB)
#start 1st optimization iteration ...
#   number of violations = 1063
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   Totals
#	Metal1       36        0        0       36
#	Metal2      726      103        2      831
#	Metal3       25      112        8      145
#	Metal4        4       47        0       51
#	Totals      791      262       10     1063
#    number of process antenna violations = 96
#cpu time = 00:00:37, elapsed time = 00:00:09, memory = 2399.76 (MB), peak = 4356.18 (MB)
#start 2nd optimization iteration ...
#   number of violations = 1038
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   Totals
#	Metal1       36        0        0       36
#	Metal2      716      100        2      818
#	Metal3       24      107        7      138
#	Metal4        6       40        0       46
#	Totals      782      247        9     1038
#    number of process antenna violations = 101
#cpu time = 00:00:24, elapsed time = 00:00:13, memory = 2395.80 (MB), peak = 4356.18 (MB)
#start 3rd optimization iteration ...
#   number of violations = 288
#
#    By Layer and Type :
#	         MetSpc    Short     Loop      Mar WireFuse   Totals
#	Metal1        9        0        0        0        0        9
#	Metal2       36      100        0        0        0      136
#	Metal3       16       83        1        2        0      102
#	Metal4        6       34        0        0        1       41
#	Totals       67      217        1        2        1      288
#    number of process antenna violations = 101
#cpu time = 00:02:18, elapsed time = 00:00:19, memory = 2405.98 (MB), peak = 4356.18 (MB)
#start 4th optimization iteration ...
#   number of violations = 259
#
#    By Layer and Type :
#	         MetSpc    Short WireFuse   Totals
#	Metal1        6        0        0        6
#	Metal2       19       95        0      114
#	Metal3       11       97        0      108
#	Metal4        7       23        1       31
#	Totals       43      215        1      259
#    number of process antenna violations = 90
#cpu time = 00:00:45, elapsed time = 00:00:17, memory = 2399.27 (MB), peak = 4356.18 (MB)
#start 5th optimization iteration ...
#   number of violations = 239
#
#    By Layer and Type :
#	         MetSpc    Short   CShort      Mar   AdjCut WireFuse   Totals
#	Metal1        4        0        0        0        0        0        4
#	Metal2       18       92        1        1        1        0      113
#	Metal3       14       84        0        0        0        0       98
#	Metal4        5       18        0        0        0        1       24
#	Totals       41      194        1        1        1        1      239
#    number of process antenna violations = 107
#cpu time = 00:00:42, elapsed time = 00:00:17, memory = 2398.99 (MB), peak = 4356.18 (MB)
#start 6th optimization iteration ...
#   number of violations = 241
#
#    By Layer and Type :
#	         MetSpc    Short      Mar WireFuse   Totals
#	Metal1        3        0        0        0        3
#	Metal2        8       89        0        0       97
#	Metal3       14      102        1        0      117
#	Metal4        6       17        0        1       24
#	Totals       31      208        1        1      241
#    number of process antenna violations = 102
#cpu time = 00:01:02, elapsed time = 00:00:31, memory = 2399.14 (MB), peak = 4356.18 (MB)
#start 7th optimization iteration ...
#   number of violations = 236
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   AdjCut WireFuse   Totals
#	Metal1        5        0        0        0        0        5
#	Metal2        3       90        1        1        0       95
#	Metal3       10       95        2        0        0      107
#	Metal4        4       24        0        0        1       29
#	Totals       22      209        3        1        1      236
#    number of process antenna violations = 102
#cpu time = 00:00:30, elapsed time = 00:00:11, memory = 2397.66 (MB), peak = 4356.18 (MB)
#start 8th optimization iteration ...
#   number of violations = 236
#
#    By Layer and Type :
#	         MetSpc    Short      Mar WireFuse   Totals
#	Metal1        5        0        0        0        5
#	Metal2        5       86        1        0       92
#	Metal3        8       99        2        0      109
#	Metal4        4       25        0        1       30
#	Totals       22      210        3        1      236
#    number of process antenna violations = 102
#cpu time = 00:00:36, elapsed time = 00:00:13, memory = 2400.47 (MB), peak = 4356.18 (MB)
#start 9th optimization iteration ...
#   number of violations = 231
#
#    By Layer and Type :
#	         MetSpc    Short      Mar WireFuse   Totals
#	Metal1        3        0        0        0        3
#	Metal2        4       82        1        0       87
#	Metal3       11       95        0        0      106
#	Metal4        6       28        0        1       35
#	Totals       24      205        1        1      231
#    number of process antenna violations = 107
#cpu time = 00:00:25, elapsed time = 00:00:11, memory = 2398.86 (MB), peak = 4356.18 (MB)
#start 10th optimization iteration ...
#   number of violations = 224
#
#    By Layer and Type :
#	         MetSpc    Short      Mar WireFuse   Totals
#	Metal1        4        0        0        0        4
#	Metal2        5       85        0        0       90
#	Metal3       12       94        3        0      109
#	Metal4        5       15        0        1       21
#	Totals       26      194        3        1      224
#    number of process antenna violations = 102
#cpu time = 00:00:28, elapsed time = 00:00:13, memory = 2398.11 (MB), peak = 4356.18 (MB)
#start 11th optimization iteration ...
#   number of violations = 240
#
#    By Layer and Type :
#	         MetSpc    Short      Mar WireFuse   Totals
#	Metal1        3        0        0        0        3
#	Metal2        4       74        0        0       78
#	Metal3       13      103        1        0      117
#	Metal4        6       35        0        1       42
#	Totals       26      212        1        1      240
#    number of process antenna violations = 102
#cpu time = 00:00:47, elapsed time = 00:00:23, memory = 2402.29 (MB), peak = 4356.18 (MB)
#start 12th optimization iteration ...
#   number of violations = 228
#
#    By Layer and Type :
#	         MetSpc    Short      Mar WireFuse   Totals
#	Metal1        4        0        0        0        4
#	Metal2        3       88        0        0       91
#	Metal3       12       85        4        0      101
#	Metal4        6       25        0        1       32
#	Totals       25      198        4        1      228
#    number of process antenna violations = 102
#cpu time = 00:00:53, elapsed time = 00:00:27, memory = 2402.52 (MB), peak = 4356.18 (MB)
#start 13th optimization iteration ...
#   number of violations = 217
#
#    By Layer and Type :
#	         MetSpc    Short      Mar WireFuse   Totals
#	Metal1        4        0        0        0        4
#	Metal2        3       83        1        0       87
#	Metal3        6       81        2        0       89
#	Metal4        4       32        0        1       37
#	Totals       17      196        3        1      217
#    number of process antenna violations = 102
#cpu time = 00:00:36, elapsed time = 00:00:14, memory = 2403.30 (MB), peak = 4356.18 (MB)
#start 14th optimization iteration ...
#   number of violations = 220
#
#    By Layer and Type :
#	         MetSpc    Short   CShort      Mar WireFuse   Totals
#	Metal1        5        0        0        0        0        5
#	Metal2        1       89        1        1        0       92
#	Metal3       10       84        0        1        0       95
#	Metal4        4       23        0        0        1       28
#	Totals       20      196        1        2        1      220
#    number of process antenna violations = 107
#cpu time = 00:00:33, elapsed time = 00:00:12, memory = 2402.44 (MB), peak = 4356.18 (MB)
#start 15th optimization iteration ...
#   number of violations = 205
#
#    By Layer and Type :
#	         MetSpc    Short      Mar WireFuse   Totals
#	Metal1        3        0        0        0        3
#	Metal2        2       92        1        0       95
#	Metal3        9       75        2        0       86
#	Metal4        4       16        0        1       21
#	Totals       18      183        3        1      205
#    number of process antenna violations = 102
#cpu time = 00:00:24, elapsed time = 00:00:11, memory = 2398.85 (MB), peak = 4356.18 (MB)
#start 16th optimization iteration ...
#   number of violations = 179
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   AdjCut   Totals
#	Metal1        0        0        0        0        0
#	Metal2        1       84        0        1       86
#	Metal3        4       76        2        0       82
#	Metal4        0       11        0        0       11
#	Totals        5      171        2        1      179
#    number of process antenna violations = 102
#cpu time = 00:00:43, elapsed time = 00:00:20, memory = 2402.45 (MB), peak = 4356.18 (MB)
#start 17th optimization iteration ...
#   number of violations = 185
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   Totals
#	Metal1        0        0        0        0
#	Metal2        1       83        0       84
#	Metal3        6       79        2       87
#	Metal4        3       11        0       14
#	Totals       10      173        2      185
#    number of process antenna violations = 110
#cpu time = 00:00:30, elapsed time = 00:00:16, memory = 2398.98 (MB), peak = 4356.18 (MB)
#start 18th optimization iteration ...
#   number of violations = 205
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	Metal1        0        0        0
#	Metal2        1       82       83
#	Metal3        6       91       97
#	Metal4        2       23       25
#	Totals        9      196      205
#    number of process antenna violations = 110
#cpu time = 00:00:52, elapsed time = 00:00:29, memory = 2400.10 (MB), peak = 4356.18 (MB)
#start 19th optimization iteration ...
#   number of violations = 200
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	Metal1        0        0        0
#	Metal2        2       90       92
#	Metal3        3       83       86
#	Metal4        1       21       22
#	Totals        6      194      200
#    number of process antenna violations = 115
#cpu time = 00:00:21, elapsed time = 00:00:12, memory = 2399.94 (MB), peak = 4356.18 (MB)
#start 20th optimization iteration ...
#   number of violations = 191
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   Totals
#	Metal1        0        0        0        0
#	Metal2        1       81        0       82
#	Metal3        7       87        1       95
#	Metal4        2       12        0       14
#	Totals       10      180        1      191
#    number of process antenna violations = 110
#cpu time = 00:00:24, elapsed time = 00:00:13, memory = 2400.18 (MB), peak = 4356.18 (MB)
#start 21th optimization iteration ...
#   number of violations = 183
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   Totals
#	Metal1        0        0        0        0
#	Metal2        1       79        0       80
#	Metal3        5       82        1       88
#	Metal4        0       15        0       15
#	Totals        6      176        1      183
#    number of process antenna violations = 110
#cpu time = 00:00:33, elapsed time = 00:00:19, memory = 2401.47 (MB), peak = 4356.18 (MB)
#start 22th optimization iteration ...
#   number of violations = 176
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   Totals
#	Metal1        0        0        0        0
#	Metal2        2       79        0       81
#	Metal3        3       77        1       81
#	Metal4        0       14        0       14
#	Totals        5      170        1      176
#    number of process antenna violations = 110
#cpu time = 00:00:29, elapsed time = 00:00:15, memory = 2400.08 (MB), peak = 4356.18 (MB)
#start 23th optimization iteration ...
#   number of violations = 192
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	Metal1        0        0        0
#	Metal2        2       81       83
#	Metal3        4       88       92
#	Metal4        1       16       17
#	Totals        7      185      192
#    number of process antenna violations = 110
#cpu time = 00:00:44, elapsed time = 00:00:22, memory = 2401.87 (MB), peak = 4356.18 (MB)
#start 24th optimization iteration ...
#   number of violations = 172
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   Totals
#	Metal1        0        0        0        0
#	Metal2        2       88        0       90
#	Metal3        6       69        1       76
#	Metal4        0        6        0        6
#	Totals        8      163        1      172
#    number of process antenna violations = 110
#cpu time = 00:00:45, elapsed time = 00:00:25, memory = 2399.55 (MB), peak = 4356.18 (MB)
#start 25th optimization iteration ...
#   number of violations = 181
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   Totals
#	Metal1        0        0        0        0
#	Metal2        1       84        0       85
#	Metal3        4       78        2       84
#	Metal4        1       11        0       12
#	Totals        6      173        2      181
#    number of process antenna violations = 110
#cpu time = 00:00:18, elapsed time = 00:00:10, memory = 2397.07 (MB), peak = 4356.18 (MB)
#start 26th optimization iteration ...
#   number of violations = 187
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   Totals
#	Metal1        0        0        0        0
#	Metal2        1       92        0       93
#	Metal3        2       75        2       79
#	Metal4        0       15        0       15
#	Totals        3      182        2      187
#    number of process antenna violations = 110
#cpu time = 00:00:29, elapsed time = 00:00:15, memory = 2397.51 (MB), peak = 4356.18 (MB)
#start 27th optimization iteration ...
#   number of violations = 190
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   Totals
#	Metal1        0        0        0        0
#	Metal2        2       87        0       89
#	Metal3        3       82        1       86
#	Metal4        0       15        0       15
#	Totals        5      184        1      190
#    number of process antenna violations = 110
#cpu time = 00:00:22, elapsed time = 00:00:12, memory = 2397.50 (MB), peak = 4356.18 (MB)
#start 28th optimization iteration ...
#   number of violations = 194
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	Metal1        0        0        0
#	Metal2        1       87       88
#	Metal3        5       76       81
#	Metal4        1       24       25
#	Totals        7      187      194
#    number of process antenna violations = 115
#cpu time = 00:00:33, elapsed time = 00:00:19, memory = 2400.00 (MB), peak = 4356.18 (MB)
#start 29th optimization iteration ...
#   number of violations = 214
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   Totals
#	Metal1        0        0        0        0
#	Metal2        3       91        0       94
#	Metal3        7       96        1      104
#	Metal4        1       15        0       16
#	Totals       11      202        1      214
#    number of process antenna violations = 115
#cpu time = 00:00:40, elapsed time = 00:00:22, memory = 2397.87 (MB), peak = 4356.18 (MB)
#start 30th optimization iteration ...
#   number of violations = 205
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   AdjCut   Totals
#	Metal1        0        0        0        0        0
#	Metal2        3       92        0        1       96
#	Metal3        4       85        1        0       90
#	Metal4        0       19        0        0       19
#	Totals        7      196        1        1      205
#    number of process antenna violations = 110
#cpu time = 00:00:44, elapsed time = 00:00:25, memory = 2399.80 (MB), peak = 4356.18 (MB)
#start 31th optimization iteration ...
#   number of violations = 206
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   Totals
#	Metal1        0        0        0        0
#	Metal2        1       99        0      100
#	Metal3        5       84        2       91
#	Metal4        1       14        0       15
#	Totals        7      197        2      206
#    number of process antenna violations = 110
#cpu time = 00:00:34, elapsed time = 00:00:19, memory = 2398.22 (MB), peak = 4356.18 (MB)
#start 32th optimization iteration ...
#   number of violations = 223
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   Totals
#	Metal1        0        0        0        0
#	Metal2        2       89        0       91
#	Metal3        9       95        6      110
#	Metal4        1       21        0       22
#	Totals       12      205        6      223
#    number of process antenna violations = 110
#cpu time = 00:00:26, elapsed time = 00:00:13, memory = 2400.91 (MB), peak = 4356.18 (MB)
#start 33th optimization iteration ...
#   number of violations = 200
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   Totals
#	Metal1        0        0        0        0
#	Metal2        1       88        0       89
#	Metal3        8       79        3       90
#	Metal4        1       20        0       21
#	Totals       10      187        3      200
#    number of process antenna violations = 110
#cpu time = 00:00:35, elapsed time = 00:00:18, memory = 2397.38 (MB), peak = 4356.18 (MB)
#start 34th optimization iteration ...
#   number of violations = 203
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   Totals
#	Metal1        0        0        0        0
#	Metal2        1       88        0       89
#	Metal3       11       82        2       95
#	Metal4        2       17        0       19
#	Totals       14      187        2      203
#    number of process antenna violations = 115
#cpu time = 00:00:30, elapsed time = 00:00:16, memory = 2396.28 (MB), peak = 4356.18 (MB)
#start 35th optimization iteration ...
#   number of violations = 200
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   Totals
#	Metal1        0        0        0        0
#	Metal2        1       91        0       92
#	Metal3       10       74        2       86
#	Metal4        2       20        0       22
#	Totals       13      185        2      200
#    number of process antenna violations = 115
#cpu time = 00:00:36, elapsed time = 00:00:19, memory = 2397.56 (MB), peak = 4356.18 (MB)
#start 36th optimization iteration ...
#   number of violations = 203
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   Totals
#	Metal1        0        0        0        0
#	Metal2        3       88        0       91
#	Metal3        5       85        1       91
#	Metal4        1       20        0       21
#	Totals        9      193        1      203
#    number of process antenna violations = 115
#cpu time = 00:00:52, elapsed time = 00:00:28, memory = 2402.35 (MB), peak = 4356.18 (MB)
#start 37th optimization iteration ...
#   number of violations = 202
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	Metal1        0        0        0
#	Metal2        2       83       85
#	Metal3        8       80       88
#	Metal4        2       27       29
#	Totals       12      190      202
#    number of process antenna violations = 115
#cpu time = 00:00:40, elapsed time = 00:00:21, memory = 2397.29 (MB), peak = 4356.18 (MB)
#start 38th optimization iteration ...
#   number of violations = 212
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   Totals
#	Metal1        0        0        0        0
#	Metal2        4       86        0       90
#	Metal3        3       92        1       96
#	Metal4        0       26        0       26
#	Totals        7      204        1      212
#    number of process antenna violations = 115
#cpu time = 00:00:54, elapsed time = 00:00:31, memory = 2400.20 (MB), peak = 4356.18 (MB)
#start 39th optimization iteration ...
#   number of violations = 198
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	Metal1        0        0        0
#	Metal2        2       92       94
#	Metal3        4       81       85
#	Metal4        2       17       19
#	Totals        8      190      198
#    number of process antenna violations = 115
#cpu time = 00:00:48, elapsed time = 00:00:27, memory = 2398.30 (MB), peak = 4356.18 (MB)
#start 40th optimization iteration ...
#   number of violations = 223
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	Metal1        0        0        0
#	Metal2        5       89       94
#	Metal3       11       92      103
#	Metal4        0       26       26
#	Totals       16      207      223
#    number of process antenna violations = 115
#cpu time = 00:00:53, elapsed time = 00:00:29, memory = 2399.69 (MB), peak = 4356.18 (MB)
#start 41th optimization iteration ...
#   number of violations = 212
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	Metal1        0        0        0
#	Metal2        2       86       88
#	Metal3        5       89       94
#	Metal4        0       30       30
#	Totals        7      205      212
#    number of process antenna violations = 115
#cpu time = 00:00:39, elapsed time = 00:00:20, memory = 2402.14 (MB), peak = 4356.18 (MB)
#start 42th optimization iteration ...
#   number of violations = 212
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	Metal1        0        0        0
#	Metal2        2       86       88
#	Metal3        5       89       94
#	Metal4        0       30       30
#	Totals        7      205      212
#    number of process antenna violations = 115
#cpu time = 00:00:52, elapsed time = 00:00:28, memory = 2400.77 (MB), peak = 4356.18 (MB)
#start 43th optimization iteration ...
#   number of violations = 212
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	Metal1        0        0        0
#	Metal2        2       86       88
#	Metal3        5       89       94
#	Metal4        0       30       30
#	Totals        7      205      212
#    number of process antenna violations = 115
#cpu time = 00:00:27, elapsed time = 00:00:14, memory = 2397.21 (MB), peak = 4356.18 (MB)
#start 44th optimization iteration ...
#   number of violations = 212
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	Metal1        0        0        0
#	Metal2        2       86       88
#	Metal3        5       89       94
#	Metal4        0       30       30
#	Totals        7      205      212
#    number of process antenna violations = 115
#cpu time = 00:00:31, elapsed time = 00:00:17, memory = 2395.82 (MB), peak = 4356.18 (MB)
#start 45th optimization iteration ...
#   number of violations = 212
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	Metal1        0        0        0
#	Metal2        2       86       88
#	Metal3        5       89       94
#	Metal4        0       30       30
#	Totals        7      205      212
#    number of process antenna violations = 115
#cpu time = 00:00:40, elapsed time = 00:00:20, memory = 2400.70 (MB), peak = 4356.18 (MB)
#start 46th optimization iteration ...
#   number of violations = 212
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	Metal1        0        0        0
#	Metal2        2       86       88
#	Metal3        5       89       94
#	Metal4        0       30       30
#	Totals        7      205      212
#    number of process antenna violations = 115
#cpu time = 00:00:44, elapsed time = 00:00:24, memory = 2401.86 (MB), peak = 4356.18 (MB)
#start 47th optimization iteration ...
#   number of violations = 212
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	Metal1        0        0        0
#	Metal2        2       86       88
#	Metal3        5       89       94
#	Metal4        0       30       30
#	Totals        7      205      212
#    number of process antenna violations = 115
#cpu time = 00:00:44, elapsed time = 00:00:23, memory = 2401.77 (MB), peak = 4356.18 (MB)
#start 48th optimization iteration ...
#   number of violations = 212
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	Metal1        0        0        0
#	Metal2        2       86       88
#	Metal3        5       89       94
#	Metal4        0       30       30
#	Totals        7      205      212
#    number of process antenna violations = 115
#cpu time = 00:00:52, elapsed time = 00:00:29, memory = 2400.76 (MB), peak = 4356.18 (MB)
#start 49th optimization iteration ...
#   number of violations = 212
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	Metal1        0        0        0
#	Metal2        2       86       88
#	Metal3        5       89       94
#	Metal4        0       30       30
#	Totals        7      205      212
#    number of process antenna violations = 115
#cpu time = 00:00:25, elapsed time = 00:00:14, memory = 2397.57 (MB), peak = 4356.18 (MB)
#start 50th optimization iteration ...
#   number of violations = 212
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	Metal1        0        0        0
#	Metal2        2       86       88
#	Metal3        5       89       94
#	Metal4        0       30       30
#	Totals        7      205      212
#    number of process antenna violations = 115
#cpu time = 00:00:25, elapsed time = 00:00:14, memory = 2399.89 (MB), peak = 4356.18 (MB)
#start 51th optimization iteration ...
#   number of violations = 212
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	Metal1        0        0        0
#	Metal2        2       86       88
#	Metal3        5       89       94
#	Metal4        0       30       30
#	Totals        7      205      212
#    number of process antenna violations = 115
#cpu time = 00:00:28, elapsed time = 00:00:15, memory = 2397.33 (MB), peak = 4356.18 (MB)
#start 52th optimization iteration ...
#   number of violations = 212
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	Metal1        0        0        0
#	Metal2        2       86       88
#	Metal3        5       89       94
#	Metal4        0       30       30
#	Totals        7      205      212
#    number of process antenna violations = 115
#cpu time = 00:00:24, elapsed time = 00:00:13, memory = 2399.48 (MB), peak = 4356.18 (MB)
#start 53th optimization iteration ...
#   number of violations = 212
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	Metal1        0        0        0
#	Metal2        2       86       88
#	Metal3        5       89       94
#	Metal4        0       30       30
#	Totals        7      205      212
#    number of process antenna violations = 115
#cpu time = 00:00:40, elapsed time = 00:00:21, memory = 2399.29 (MB), peak = 4356.18 (MB)
#start 54th optimization iteration ...
#   number of violations = 212
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	Metal1        0        0        0
#	Metal2        2       86       88
#	Metal3        5       89       94
#	Metal4        0       30       30
#	Totals        7      205      212
#    number of process antenna violations = 115
#cpu time = 00:00:37, elapsed time = 00:00:21, memory = 2398.03 (MB), peak = 4356.18 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 731
#Total wire length = 2339605 um.
#Total half perimeter of net bounding box = 1936302 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 654392 um.
#Total wire length on LAYER Metal3 = 931127 um.
#Total wire length on LAYER Metal4 = 754086 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER TopMetal1 = 0 um.
#Total wire length on LAYER TopMetal2 = 0 um.
#Total number of vias = 286106
#Up-Via Summary (total 286106):
#           
#-----------------------
# Metal1         141572
# Metal2         103896
# Metal3          40638
#-----------------------
#                286106 
#
#Total number of DRC violations = 212
#Total number of violations on LAYER Metal1 = 0
#Total number of violations on LAYER Metal2 = 88
#Total number of violations on LAYER Metal3 = 94
#Total number of violations on LAYER Metal4 = 30
#Total number of violations on LAYER Metal5 = 0
#Total number of violations on LAYER TopMetal1 = 0
#Total number of violations on LAYER TopMetal2 = 0
#Cpu time = 00:36:49
#Elapsed time = 00:17:06
#Increased memory = 26.23 (MB)
#Total memory = 2371.68 (MB)
#Peak memory = 4356.18 (MB)
#
#start routing for process antenna violation fix ...
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	Metal1        0        0        0
#	Metal2        3       86       89
#	Metal3        5       89       94
#	Metal4        0       30       30
#	Totals        8      205      213
#cpu time = 00:00:11, elapsed time = 00:00:08, memory = 2388.26 (MB), peak = 4356.18 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 731
#Total wire length = 2339620 um.
#Total half perimeter of net bounding box = 1936302 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 654376 um.
#Total wire length on LAYER Metal3 = 931126 um.
#Total wire length on LAYER Metal4 = 754118 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER TopMetal1 = 0 um.
#Total wire length on LAYER TopMetal2 = 0 um.
#Total number of vias = 286154
#Up-Via Summary (total 286154):
#           
#-----------------------
# Metal1         141572
# Metal2         103902
# Metal3          40680
#-----------------------
#                286154 
#
#Total number of DRC violations = 213
#Total number of process antenna violations = 8
#Total number of net violated process antenna rule = 8 ant fix stage
#Total number of violations on LAYER Metal1 = 0
#Total number of violations on LAYER Metal2 = 89
#Total number of violations on LAYER Metal3 = 94
#Total number of violations on LAYER Metal4 = 30
#Total number of violations on LAYER Metal5 = 0
#Total number of violations on LAYER TopMetal1 = 0
#Total number of violations on LAYER TopMetal2 = 0
#
#WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
#
# start diode insertion for process antenna violation fix ...
#WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2364.90 (MB), peak = 4356.18 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 731
#Total wire length = 2339620 um.
#Total half perimeter of net bounding box = 1936302 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 654376 um.
#Total wire length on LAYER Metal3 = 931126 um.
#Total wire length on LAYER Metal4 = 754118 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER TopMetal1 = 0 um.
#Total wire length on LAYER TopMetal2 = 0 um.
#Total number of vias = 286154
#Up-Via Summary (total 286154):
#           
#-----------------------
# Metal1         141572
# Metal2         103902
# Metal3          40680
#-----------------------
#                286154 
#
#Total number of DRC violations = 213
#Total number of process antenna violations = 11
#Total number of net violated process antenna rule = 8 
#Total number of violations on LAYER Metal1 = 0
#Total number of violations on LAYER Metal2 = 89
#Total number of violations on LAYER Metal3 = 94
#Total number of violations on LAYER Metal4 = 30
#Total number of violations on LAYER Metal5 = 0
#Total number of violations on LAYER TopMetal1 = 0
#Total number of violations on LAYER TopMetal2 = 0
#
#WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
#
#Total number of nets with non-default rule or having extra spacing = 731
#Total wire length = 2339620 um.
#Total half perimeter of net bounding box = 1936302 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 654376 um.
#Total wire length on LAYER Metal3 = 931126 um.
#Total wire length on LAYER Metal4 = 754118 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER TopMetal1 = 0 um.
#Total wire length on LAYER TopMetal2 = 0 um.
#Total number of vias = 286154
#Up-Via Summary (total 286154):
#           
#-----------------------
# Metal1         141572
# Metal2         103902
# Metal3          40680
#-----------------------
#                286154 
#
#Total number of DRC violations = 213
#Total number of process antenna violations = 11
#Total number of net violated process antenna rule = 8 
#Total number of violations on LAYER Metal1 = 0
#Total number of violations on LAYER Metal2 = 89
#Total number of violations on LAYER Metal3 = 94
#Total number of violations on LAYER Metal4 = 30
#Total number of violations on LAYER Metal5 = 0
#Total number of violations on LAYER TopMetal1 = 0
#Total number of violations on LAYER TopMetal2 = 0
#
#WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Mon Sep  8 14:08:43 2025
#
#WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
#
#Start Post Route Wire Spread.
#Done with 4790 horizontal wires in 14 hboxes and 2360 vertical wires in 14 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 731
#Total wire length = 2342204 um.
#Total half perimeter of net bounding box = 1936302 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 654856 um.
#Total wire length on LAYER Metal3 = 932095 um.
#Total wire length on LAYER Metal4 = 755253 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER TopMetal1 = 0 um.
#Total wire length on LAYER TopMetal2 = 0 um.
#Total number of vias = 286154
#Up-Via Summary (total 286154):
#           
#-----------------------
# Metal1         141572
# Metal2         103902
# Metal3          40680
#-----------------------
#                286154 
#
#WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
#   number of violations = 213
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	Metal1        0        0        0
#	Metal2        3       86       89
#	Metal3        5       89       94
#	Metal4        0       30       30
#	Totals        8      205      213
#cpu time = 00:00:14, elapsed time = 00:00:04, memory = 2382.30 (MB), peak = 4356.18 (MB)
#CELL_VIEW croc_chip,init has 213 DRC violations
#Total number of DRC violations = 213
#Total number of process antenna violations = 11
#Total number of net violated process antenna rule = 8 
#Total number of violations on LAYER Metal1 = 0
#Total number of violations on LAYER Metal2 = 89
#Total number of violations on LAYER Metal3 = 94
#Total number of violations on LAYER Metal4 = 30
#Total number of violations on LAYER Metal5 = 0
#Total number of violations on LAYER TopMetal1 = 0
#Total number of violations on LAYER TopMetal2 = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 731
#Total wire length = 2342204 um.
#Total half perimeter of net bounding box = 1936302 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 654856 um.
#Total wire length on LAYER Metal3 = 932095 um.
#Total wire length on LAYER Metal4 = 755253 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER TopMetal1 = 0 um.
#Total wire length on LAYER TopMetal2 = 0 um.
#Total number of vias = 286154
#Up-Via Summary (total 286154):
#           
#-----------------------
# Metal1         141572
# Metal2         103902
# Metal3          40680
#-----------------------
#                286154 
#
#detailRoute Statistics:
#Cpu time = 00:37:28
#Elapsed time = 00:17:26
#Increased memory = 15.19 (MB)
#Total memory = 2360.64 (MB)
#Peak memory = 4356.18 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:37:57
#Elapsed time = 00:17:43
#Increased memory = -322.22 (MB)
#Total memory = 1854.29 (MB)
#Peak memory = 4356.18 (MB)
#Number of warnings = 98
#Total number of warnings = 185
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Sep  8 14:08:48 2025
#
**optDesign ... cpu = 0:44:47, real = 0:20:29, mem = 1832.0M, totSessionCpu=1:54:02 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
New Signature Flow (restoreNanoRouteOptions) ....
Extraction called for design 'croc_chip' of instances=52559 and nets=51233 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design croc_chip.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.4
      Min Width        : 0.16
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.45
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.45
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.45
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.45
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 2
      Min Width        : 1.64
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 3
      Min Width        : 2
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/innovus_temp_79069_ictc-eda-be-9-ldap-1_vantruong_vrGffx/croc_chip_79069_NVoAzo.rcdb.d -maxResLength 200  -basic
RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2809.7M)
Extracted 10.0002% (CPU Time= 0:00:02.4  MEM= 2849.7M)
Extracted 20.0003% (CPU Time= 0:00:03.1  MEM= 2849.7M)
Extracted 30.0003% (CPU Time= 0:00:05.0  MEM= 2853.7M)
Extracted 40.0002% (CPU Time= 0:00:05.3  MEM= 2853.7M)
Extracted 50.0003% (CPU Time= 0:00:05.9  MEM= 2853.7M)
Extracted 60.0003% (CPU Time= 0:00:08.1  MEM= 2853.7M)
Extracted 70.0002% (CPU Time= 0:00:08.6  MEM= 2853.7M)
Extracted 80.0002% (CPU Time= 0:00:09.1  MEM= 2853.7M)
Extracted 90.0003% (CPU Time= 0:00:10.1  MEM= 2853.7M)
Extracted 100% (CPU Time= 0:00:12.6  MEM= 2853.7M)
Number of Extracted Resistors     : 907257
Number of Extracted Ground Cap.   : 930068
Number of Extracted Coupling Cap. : 2014192
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.4fF, relative_c_threshold=1, and total_c_threshold=0fF.
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2837.7M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:15.9  Real Time: 0:00:15.0  MEM: 2841.680M)
**optDesign ... cpu = 0:45:03, real = 0:20:44, mem = 1833.8M, totSessionCpu=1:54:18 **
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: croc_chip
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=2859.68)
Initializing multi-corner resistance tables ...
AAE_INFO: 8 threads acquired from CTE.
Total number of fetched objects 49908
AAE_INFO-618: Total number of nets in the design is 51233,  97.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=3226.27 CPU=0:00:19.0 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=3226.27 CPU=0:00:21.2 REAL=0:00:04.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3226.3M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 3226.3M)
Starting SI iteration 2
Start delay calculation (fullDC) (8 T). (MEM=2897.4)
Glitch Analysis: View func_view_wc -- Total Number of Nets Skipped = 4. 
Glitch Analysis: View func_view_wc -- Total Number of Nets Analyzed = 49908. 
Total number of fetched objects 49908
AAE_INFO-618: Total number of nets in the design is 51233,  20.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=3226.28 CPU=0:00:10.4 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=3226.28 CPU=0:00:10.6 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:42.7 real=0:00:09.0 totSessionCpu=1:55:01 mem=3224.3M)

------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -3.555  | -0.621  |  1.667  | -3.555  |   N/A   |  6.811  | -0.045  |  0.130  |
|           TNS (ns):|-125.369 | -57.631 |  0.000  | -67.738 |   N/A   |  0.000  | -0.063  |  0.000  |
|    Violating Paths:|   474   |   439   |    0    |   35    |   N/A   |    0    |    3    |    0    |
|          All Paths:|  10625  |  10058  |   261   |   35    |   N/A   |    2    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    128 (128)     |   -0.145   |    167 (167)     |
|   max_tran     |      0 (0)       |   0.000    |     41 (92)      |
|   max_fanout   |      3 (3)       |     -6     |    182 (182)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.893%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:45:47, real = 0:20:53, mem = 2126.6M, totSessionCpu=1:55:02 **
Executing marking Critical Nets1
Footprint sg13g2_xor2_1 has at least 2 pins...
Footprint sg13g2_xnor2_1 has at least 3 pins...
Footprint sg13g2_slgcp_1 has at least 4 pins...
Footprint sg13g2_sdfbbp_1 has at least 5 pins...
*** Number of Vt Cells Partition = 1
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:45:47, real = 0:20:54, mem = 2126.6M, totSessionCpu=1:55:02 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:01, real=0:00:00, mem=2925.80M, totSessionCpu=1:55:04).
**optDesign ... cpu = 0:45:48, real = 0:20:54, mem = 2126.9M, totSessionCpu=1:55:04 **

Latch borrow mode reset to max_borrow
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:45:52, real = 0:20:55, mem = 2128.5M, totSessionCpu=1:55:07 **

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -3.555  | -0.621  |  1.667  | -3.555  |   N/A   |  6.811  | -0.045  |  0.130  |
|           TNS (ns):|-125.369 | -57.631 |  0.000  | -67.738 |   N/A   |  0.000  | -0.063  |  0.000  |
|    Violating Paths:|   474   |   439   |    0    |   35    |   N/A   |    0    |    3    |    0    |
|          All Paths:|  10625  |  10058  |   261   |   35    |   N/A   |    2    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    128 (128)     |   -0.145   |    167 (167)     |
|   max_tran     |      0 (0)       |   0.000    |     41 (92)      |
|   max_fanout   |      3 (3)       |     -6     |    182 (182)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.893%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:45:55, real = 0:20:58, mem = 2132.8M, totSessionCpu=1:55:10 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> set_dont_use sg13g2_buf_16 false
<CMD> set_dont_use sg13g2_inv_16 false
<CMD> optDesign -postRoute
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2194.9M, totSessionCpu=2:23:50 **
**INFO: User settings:
setNanoRouteMode -drouteAntennaFactor                           1
setNanoRouteMode -droutePostRouteSpreadWire                     auto
setNanoRouteMode -drouteStartIteration                          0
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
setNanoRouteMode -routeAntennaCellName                          sky130_fd_sc_hd__diode_2
setNanoRouteMode -routeExpAdvancedPinAccess                     2
setNanoRouteMode -routeInsertAntennaDiode                       true
setNanoRouteMode -routeWithSiDriven                             true
setNanoRouteMode -routeWithSiPostRouteFix                       false
setNanoRouteMode -routeWithTimingDriven                         true
setNanoRouteMode -timingEngine                                  {}
setDesignMode -bottomRoutingLayer                               Metal2
setDesignMode -congEffort                                       high
setDesignMode -flowEffort                                       standard
setDesignMode -process                                          130
setDesignMode -topRoutingLayer                                  Metal4
setExtractRCMode -basic                                         true
setExtractRCMode -coupled                                       true
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -defViaCap                                     true
setExtractRCMode -engine                                        postRoute
setExtractRCMode -extended                                      false
setExtractRCMode -layerIndependent                              1
setExtractRCMode -noCleanRCDB                                   true
setExtractRCMode -nrNetInMemory                                 100000
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setUsefulSkewMode -ecoRoute                                     false
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -eng_copyNetPropToNewNet                        true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setDelayCalMode -SIAware                                        true
setOptMode -activeSetupViews                                    { func_view_wc }
setOptMode -addInstancePrefix                                   ictc_postCTS_hold
setOptMode -autoSetupViews                                      { func_view_wc}
setOptMode -autoTDGRSetupViews                                  { func_view_wc}
setOptMode -deleteInst                                          true
setOptMode -drcMargin                                           0
setOptMode -expExtremeCongestionAwareBuffering                  true
setOptMode -fixCap                                              true
setOptMode -fixDrc                                              true
setOptMode -fixFanoutLoad                                       true
setOptMode -fixTran                                             true
setOptMode -optimizeFF                                          true
setOptMode -preserveAllSequential                               false
setOptMode -setupTargetSlack                                    0
setSIMode -separate_delta_delay_on_data                         true
setPlaceMode -place_opt_post_place_tcl                          /ictc/student_data/vantruong/final_pj/fn_prj_here/data/scripts/common/place_opt_post_place.tcl
setAnalysisMode -analysisType                                   onChipVariation
setAnalysisMode -checkType                                      setup
setAnalysisMode -clkSrcPath                                     true
setAnalysisMode -clockGatingCheck                               true
setAnalysisMode -clockPropagation                               sdcControl
setAnalysisMode -cppr                                           both
setAnalysisMode -enableMultipleDriveNet                         true
setAnalysisMode -log                                            true
setAnalysisMode -sequentialConstProp                            true
setAnalysisMode -skew                                           true
setAnalysisMode -timeBorrowing                                  true
setAnalysisMode -timingSelfLoopsNoSkew                          false
setAnalysisMode -usefulSkew                                     true
setAnalysisMode -useOutputPinCap                                true
setAnalysisMode -warn                                           true

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 8 threads.
**Info: (IMPSP-307): Design contains fractional 1 cell.
**optDesign ... cpu = 0:00:05, real = 0:00:02, mem = 2209.4M, totSessionCpu=2:23:54 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
**Info: (IMPSP-307): Design contains fractional 1 cell.
Begin checking placement ... (start mem=2899.0M, init mem=2899.0M)
Pre-route DRC Violation:	196
*info: Placed = 52495          (Fixed = 8443)
*info: Unplaced = 0           
Placement Density:61.89%(658368/1063714)
Placement Density (including fixed std cells):62.50%(675630/1080976)
Finished checkPlace (total: cpu=0:00:01.1, real=0:00:00.0; vio checks: cpu=0:00:01.0, real=0:00:00.0; mem=2931.0M)
**WARN: (IMPOPT-306):	Found placement violations in the postRoute mode.
**INFO: It is recommended to fix the placement violations and reroute the design
**INFO: Command refinePlace may be used to fix the placement violations
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
** INFO : this run is activating 'postRoute' automaton
Extraction called for design 'croc_chip' of instances=52559 and nets=51233 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design croc_chip.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.4
      Min Width        : 0.16
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.45
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.45
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.45
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.45
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 2
      Min Width        : 1.64
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 3
      Min Width        : 2
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/innovus_temp_79069_ictc-eda-be-9-ldap-1_vantruong_vrGffx/croc_chip_79069_NVoAzo.rcdb.d -maxResLength 200  -basic
RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 2931.0M)
Extracted 10.0002% (CPU Time= 0:00:02.7  MEM= 2987.0M)
Extracted 20.0003% (CPU Time= 0:00:03.6  MEM= 2987.0M)
Extracted 30.0003% (CPU Time= 0:00:05.8  MEM= 2991.0M)
Extracted 40.0002% (CPU Time= 0:00:06.3  MEM= 2991.0M)
Extracted 50.0003% (CPU Time= 0:00:07.0  MEM= 2991.0M)
Extracted 60.0003% (CPU Time= 0:00:09.5  MEM= 2991.0M)
Extracted 70.0002% (CPU Time= 0:00:10.1  MEM= 2991.0M)
Extracted 80.0002% (CPU Time= 0:00:10.7  MEM= 2991.0M)
Extracted 90.0003% (CPU Time= 0:00:11.8  MEM= 2991.0M)
Extracted 100% (CPU Time= 0:00:14.1  MEM= 2991.0M)
Number of Extracted Resistors     : 907257
Number of Extracted Ground Cap.   : 930068
Number of Extracted Coupling Cap. : 2014192
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.4fF, relative_c_threshold=1, and total_c_threshold=0fF.
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2959.0M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:17.8  Real Time: 0:00:17.0  MEM: 2958.965M)
Initializing multi-corner resistance tables ...
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PostRoute
# Design Name: croc_chip
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=2897.8)
*** Calculating scaling factor for sky130_bc libraries using the default operating condition of each library.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio0_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio1_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio2_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio7_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio10_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio5_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio13_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio13_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio6_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio11_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio12_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio15_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio15_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio14_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio14_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio18_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio18_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio16_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio16_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio20_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio20_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio9_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio4_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio17_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio17_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio3_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
**WARN: (IMPESI-3194):	Unable to interpolate for instance 'pad_gpio19_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. The libraries 'sg13g2_io_fast_1p32V_3p6V_m40C, sg13g2_io_fast_1p65V_3p6V_m40C' are not sufficient to interpolate parameter(s): vdd(required=1.32), iovdd(required=1.32). Examine your libset and provide libraries to enable interpolation.
Type 'man IMPESI-3194' for more detail.
**WARN: (IMPESI-3199):	Unable to find proper library binding because there was no exact match and interpolation could not find appropriate libraries for instance 'pad_gpio19_io' (cell: sg13g2_IOPadInOut30mA) view 'func_view_bc:Early'. Using library 'sg13g2_io_fast_1p32V_3p6V_m40C' for analysis.
Type 'man IMPESI-3199' for more detail.
Glitch Analysis: View func_view_bc -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View func_view_bc -- Total Number of Nets Analyzed = 49908. 
Total number of fetched objects 49908
End delay calculation. (MEM=3262.97 CPU=0:00:10.2 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=3262.97 CPU=0:00:11.6 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:15.2 real=0:00:04.0 totSessionCpu=2:24:32 mem=3263.0M)
Done building cte hold timing graph (HoldAware) cpu=0:00:17.4 real=0:00:04.0 totSessionCpu=2:24:32 mem=3263.0M ***
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: croc_chip
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=3268.35)
*** Calculating scaling factor for sky130_wc libraries using the default operating condition of each library.
**WARN: (IMPESI-3095):	Net: 'gpio0_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio0_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio5_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio7_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio2_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio6_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio3_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio2_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio8_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio7_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio4_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio1_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio5_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio8_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio6_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio3_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio10_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio9_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio4_io' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'gpio10_io' has no receivers. SI analysis is not performed.
Total number of fetched objects 49908
AAE_INFO-618: Total number of nets in the design is 51233,  97.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=3254.86 CPU=0:00:20.1 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=3254.86 CPU=0:00:21.5 REAL=0:00:03.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3254.9M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 3254.9M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (8 T). (MEM=2895.99)
Glitch Analysis: View func_view_wc -- Total Number of Nets Skipped = 4. 
Glitch Analysis: View func_view_wc -- Total Number of Nets Analyzed = 49908. 
Total number of fetched objects 49908
AAE_INFO-618: Total number of nets in the design is 51233,  20.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=3230.77 CPU=0:00:11.8 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=3230.77 CPU=0:00:12.0 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:43.7 real=0:00:08.0 totSessionCpu=2:25:19 mem=3228.8M)

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -3.555  | -0.621  |  1.667  | -3.555  |   N/A   |  6.811  | -0.045  |  0.130  |
|           TNS (ns):|-125.369 | -57.631 |  0.000  | -67.738 |   N/A   |  0.000  | -0.063  |  0.000  |
|    Violating Paths:|   474   |   439   |    0    |   35    |   N/A   |    0    |    3    |    0    |
|          All Paths:|  10625  |  10058  |   261   |   35    |   N/A   |    2    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    128 (128)     |   -0.145   |    167 (167)     |
|   max_tran     |      0 (0)       |   0.000    |     41 (92)      |
|   max_fanout   |      3 (3)       |     -6     |    182 (182)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.893%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:32, real = 0:00:36, mem = 2234.0M, totSessionCpu=2:25:21 **
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
Glitch fixing enabled
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:       365 (unrouted=3, trialRouted=0, noStatus=0, routed=362, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 50868 (unrouted=6231, trialRouted=0, noStatus=0, routed=44637, fixed=0, [crossesIlmBoundary=0, tooFewTerms=6186, (crossesIlmBoundary AND tooFewTerms=0)])
Clock tree cells fixed by user: 1 out of 362 (0.276%)
PRO...
Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Removing CTS place status from clock tree and sinks.
  Initializing legalizer
  Using cell based legalization.
**Info: (IMPSP-307): Design contains fractional 1 cell.
  Reconstructing clock tree datastructures...
    Validating CTS configuration...
    Checking module port directions...
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
    adjacent_rows_legal: true (default: false)
    allow_non_fterm_identical_swaps: 0 (default: true)
    buffer_cells is set for at least one object
    cannot_merge_reason is set for at least one object
    cell_density is set for at least one object
    cell_halo_rows: 0 (default: 1)
    cell_halo_sites: 0 (default: 4)
    clock_nets_detailed_routed: 1 (default: false)
    force_design_routing_status: 1 (default: auto)
    original_names is set for at least one object
    override_minimum_skew_target: 1 (default: false)
    primary_delay_corner: delay_wc (default: )
    route_type is set for at least one object
    source_driver is set for at least one object
    target_insertion_delay is set for at least one object
    target_max_trans is set for at least one object
    target_max_trans_sdc is set for at least one object
    target_skew is set for at least one object
    target_skew_wire is set for at least one object
    Route type trimming info:
      No route type modifications were made.
**WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree clk_jtg. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
**WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
**WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
**WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
**WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
**WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
**WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
**WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
**WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
**WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
**WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
**WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
**WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
**WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
**WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
**WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
**WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
**WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
**WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
**WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
**WARN: (IMPCCOPT-5067):	Top layer net attribute 5 is higher than maxRouteLayer setting 4.
**WARN: (EMS-27):	Message (IMPCCOPT-5067) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree clk_rtc. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
**WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree clk_sys. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
    Clock tree balancer configuration for clock_trees clk_jtg clk_rtc clk_sys:
    Non-default CCOpt properties:
      cell_density: 1 (default: 0.75)
      route_type (leaf): clk_leaf_ccopt_autotrimmed (default: default)
      route_type (trunk): clk_trunk (default: default)
      route_type (top): default_route_type_nonleaf (default: default)
      source_driver: sg13g2_IOPadOut16mA/c2p sg13g2_IOPadOut16mA/pad (default: )
    For power domain auto-default:
      Buffers:     sg13g2_buf_16 sg13g2_buf_8 sg13g2_buf_4 sg13g2_buf_2 
      Inverters:   sg13g2_inv_16 sg13g2_inv_8 sg13g2_inv_4 sg13g2_inv_2 sg13g2_inv_1 
      Unblocked area available for placement of any clock cells in power_domain auto-default: 1073442.132um^2
    Top Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: clk_trunk; Top/bottom preferred layer name: Metal5/Metal3; 
      Non-default rule name: ndr_3w3s; Unshielded; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: clk_leaf_ccopt_autotrimmed; Top/bottom preferred layer name: Metal4/Metal2; 
      Non-default rule name: ndr_2w2s; Unshielded; Mask Constraint: 0; Source: route_type.
    For timing_corner delay_wc:setup, late and power domain auto-default:
      Slew time target (leaf):    0.800ns
      Slew time target (trunk):   0.800ns
      Slew time target (top):     0.800ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 0.290ns
      Buffer max distance: 5031.402um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:sg13g2_buf_16, fastest_considered_half_corner=delay_wc:setup.late, optimalDrivingDistance=4223.559um, saturatedSlew=0.560ns, speed=6140.679um per ns, cellArea=10.740um^2 per 1000um}
      Inverter  : {lib_cell:sg13g2_inv_16, fastest_considered_half_corner=delay_wc:setup.late, optimalDrivingDistance=1840.977um, saturatedSlew=0.228ns, speed=7116.262um per ns, cellArea=18.726um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    --------------------------------------------------------------------------------
    Cell              Instance count    Source         Eligible library cells
    --------------------------------------------------------------------------------
    sg13g2_IOPadIn          2           library set    {sg13g2_IOPadIn}
    sg13g2_mux2_1           1           library set    {sg13g2_mux2_2 sg13g2_mux2_1}
    --------------------------------------------------------------------------------
    
    
**WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_jtg/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_jtg/func_mode_ideal_wc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_rtc/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_rtc/func_mode_ideal_wc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_sys/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_sys/func_mode_ideal_wc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_jtg/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_jtg/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_jtg/func_mode_ideal_wc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_jtg/func_mode_ideal_wc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_rtc/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_rtc/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_rtc/func_mode_ideal_wc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_rtc/func_mode_ideal_wc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_sys/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_sys/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_sys/func_mode_ideal_wc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_sys/func_mode_ideal_wc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
    Clock tree timing engine global stage delay update for delay_wc:setup.late...
    Clock tree timing engine global stage delay update for delay_wc:setup.late done. (took cpu=0:00:00.6 real=0:00:00.1)
    Clock tree clk_sys has 1 slew violation.
    Clock tree balancer configuration for skew_group clk_jtg/func_mode_ideal_bc:
      Sources:                     pin jtag_tck_i
      Total number of sinks:       290
      Delay constrained sinks:     289
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner delay_wc:setup.late:
      Skew target:                 0.150ns
    Clock tree balancer configuration for skew_group clk_jtg/func_mode_ideal_wc:
      Sources:                     pin jtag_tck_i
      Total number of sinks:       290
      Delay constrained sinks:     289
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner delay_wc:setup.late:
      Skew target:                 0.150ns
    Clock tree balancer configuration for skew_group clk_rtc/func_mode_ideal_bc:
      Sources:                     pin ref_clk_i
      Total number of sinks:       1
      Delay constrained sinks:     0
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner delay_wc:setup.late:
      Skew target:                 0.150ns
    Clock tree balancer configuration for skew_group clk_rtc/func_mode_ideal_wc:
      Sources:                     pin ref_clk_i
      Total number of sinks:       1
      Delay constrained sinks:     0
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner delay_wc:setup.late:
      Skew target:                 0.150ns
    Clock tree balancer configuration for skew_group clk_sys/func_mode_ideal_bc:
      Sources:                     pin clk_i
      Total number of sinks:       4983
      Delay constrained sinks:     4982
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner delay_wc:setup.late:
      Skew target:                 0.150ns
    Clock tree balancer configuration for skew_group clk_sys/func_mode_ideal_wc:
      Sources:                     pin clk_i
      Total number of sinks:       4983
      Delay constrained sinks:     4982
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner delay_wc:setup.late:
      Skew target:                 0.150ns
    
    Clock Tree Violations Report
    ============================
    
    The clock tree has violations that CCOpt may not be able to correct due to the design settings.
    A common cause is that the violation occurs in a part of the design (e.g. an ILM) that CCOpt cannot change.
    Consider reviewing your design and relaunching CCOpt.
    
    
    Max Slew Violations
    -------------------
    
    Found 3 slew violations below cell i_croc_soc/i_croc/manual_cts (a lib_cell sg13g2_buf_1) at (1144.800,1327.020), in power domain auto-default, which drives a net i_croc_soc/i_croc/FE_RN_5 which is user don't touch with half corner delay_wc:setup.late. The worst violation was at the pin i_croc_soc/i_croc/gen_sram_bank_0__i_sram/gen_512x32xBx1_i_cut/A_CLK with a slew time target of 0.500ns. Achieved a slew time of 2.229ns.
    
    
    
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk_jtg: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk_jtg: preferred layers Metal3-Metal5 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk_jtg: preferred layers Metal2-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk_rtc: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk_rtc: preferred layers Metal3-Metal5 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk_rtc: preferred layers Metal2-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk_sys: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk_sys: preferred layers Metal3-Metal5 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk_sys: preferred layers Metal2-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
    Primary reporting skew groups are:
    skew_group clk_sys/func_mode_ideal_bc with 4983 clock sinks
    
    Clock DAG stats initial state:
      cell counts      : b=348, i=11, icg=0, nicg=0, l=3, total=362
      cell areas       : b=4329.158um^2, i=78.019um^2, icg=0.000um^2, nicg=0.000um^2, l=28818.144um^2, total=33225.322um^2
      hp wire lengths  : top=0.000um, trunk=11684.590um, leaf=30021.858um, total=41706.448um
    Clock DAG library cell distribution initial state {count}:
       Bufs: sg13g2_buf_16: 9 sg13g2_buf_8: 25 sg13g2_buf_4: 89 sg13g2_buf_2: 224 sg13g2_buf_1: 1 
       Invs: sg13g2_inv_2: 10 sg13g2_inv_1: 1 
     Logics: sg13g2_IOPadIn: 2 sg13g2_mux2_1: 1 
    Have 8 CPUs available for CTS. Selected algorithms will run multithreaded.
**WARN: (IMPCCOPT-2314):	CCOpt found 1 clock tree nets marked as ideal or dont_touch. These will not be buffered.
    
    Ideal and dont_touch net fanout counts:
    
    -----------------------------------------------------------
    Min fanout    Max fanout    Number of ideal/dont_touch nets
    -----------------------------------------------------------
          1            10                      1
         11           100                      0
        101          1000                      0
       1001         10000                      0
      10001           +                        0
    -----------------------------------------------------------
    
    Top ideal and dont_touch nets by fanout:
    
    --------------------------------------
    Net name                     Fanout ()
    --------------------------------------
    i_croc_soc/i_croc/FE_RN_5        2
    --------------------------------------
    
    
    No dont_touch hnets found in the clock tree
    Validating CTS configuration done. (took cpu=0:00:03.5 real=0:00:03.1)
**WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_jtg/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 0.150ns for skew_group clk_jtg/func_mode_ideal_bc is too small. For best results, it is recommended that the skew target be set no lower than 0.290ns. Using this skew target anyway, because override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (EMS-27):	Message (IMPCCOPT-1260) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
    CCOpt configuration status: all checks passed.
  Reconstructing clock tree datastructures done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with cell sizing
  
**WARN: (IMPCCOPT-2276):	CCOpt/PRO found clock net 'clk_i' is not routed.
**WARN: (IMPCCOPT-2276):	CCOpt/PRO found clock net 'ref_clk_i' is not routed.
**WARN: (IMPCCOPT-2276):	CCOpt/PRO found clock net 'jtag_tck_i' is not routed.
  Detected clock skew data from CTS
  Clock DAG stats PRO initial state:
    cell counts      : b=348, i=11, icg=0, nicg=0, l=3, total=362
    cell areas       : b=4329.158um^2, i=78.019um^2, icg=0.000um^2, nicg=0.000um^2, l=28818.144um^2, total=33225.322um^2
    cell capacitance : b=1.239pF, i=0.057pF, icg=0.000pF, nicg=0.000pF, l=0.494pF, total=1.790pF
    sink capacitance : count=5274, total=14.598pF, avg=0.003pF, sd=0.003pF, min=0.003pF, max=0.245pF
    wire capacitance : top=0.000pF, trunk=2.401pF, leaf=10.309pF, total=12.711pF
    wire lengths     : top=0.000um, trunk=17453.015um, leaf=71671.860um, total=89124.875um
    hp wire lengths  : top=0.000um, trunk=11684.590um, leaf=30021.858um, total=41706.448um
  Clock DAG net violations PRO initial state:
    Unfixable Transition : {count=1, worst=[1.726ns]} avg=1.726ns sd=0.000ns sum=1.726ns
  Clock DAG primary half-corner transition distribution PRO initial state:
    Trunk : target=0.500ns count=181 avg=0.057ns sd=0.055ns min=0.025ns max=0.421ns {180 <= 0.300ns, 0 <= 0.400ns, 1 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
    Leaf  : target=0.500ns count=184 avg=0.355ns sd=0.185ns min=0.037ns max=2.226ns {74 <= 0.300ns, 2 <= 0.400ns, 80 <= 0.450ns, 25 <= 0.475ns, 2 <= 0.500ns} {0 <= 0.525ns, 0 <= 0.550ns, 0 <= 0.600ns, 0 <= 0.750ns, 1 > 0.750ns}
  Clock DAG library cell distribution PRO initial state {count}:
     Bufs: sg13g2_buf_16: 9 sg13g2_buf_8: 25 sg13g2_buf_4: 89 sg13g2_buf_2: 224 sg13g2_buf_1: 1 
     Invs: sg13g2_inv_2: 10 sg13g2_inv_1: 1 
   Logics: sg13g2_IOPadIn: 2 sg13g2_mux2_1: 1 
  Primary reporting skew groups PRO initial state:
    skew_group default.clk_sys/func_mode_ideal_bc: unconstrained
  Skew group summary PRO initial state:
    skew_group clk_jtg/func_mode_ideal_bc: insertion delay [min=0.564, max=0.879, avg=0.752, sd=0.073], skew [0.315 vs 0.150*], 88.6% {0.714, 0.864} (wid=0.048 ws=0.029) (gid=0.857 gs=0.322)
    skew_group clk_rtc/func_mode_ideal_bc: unconstrained
    skew_group clk_sys/func_mode_ideal_bc: insertion delay [min=1.713, max=2.717, avg=2.378, sd=0.241], skew [1.004 vs 0.150*], 40.7% {2.478, 2.628} (wid=0.254 ws=0.142) (gid=2.505 gs=0.943)
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 3 skew groups; 8 fragments, 13 fraglets and 16 vertices; 68 variables and 180 constraints; tolerance 1
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:00.3 real=0:00:00.3)
  PRO Fixing DRVs...
    Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PRO: considered: 365, tested: 365, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 1, attempted: 0, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
    -------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                0
    trunk              0            0           0            0                    0                0
    leaf               0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    Total              0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats after 'PRO Fixing DRVs':
      cell counts      : b=348, i=11, icg=0, nicg=0, l=3, total=362
      cell areas       : b=4329.158um^2, i=78.019um^2, icg=0.000um^2, nicg=0.000um^2, l=28818.144um^2, total=33225.322um^2
      cell capacitance : b=1.239pF, i=0.057pF, icg=0.000pF, nicg=0.000pF, l=0.494pF, total=1.790pF
      sink capacitance : count=5274, total=14.598pF, avg=0.003pF, sd=0.003pF, min=0.003pF, max=0.245pF
      wire capacitance : top=0.000pF, trunk=2.401pF, leaf=10.309pF, total=12.711pF
      wire lengths     : top=0.000um, trunk=17453.015um, leaf=71671.860um, total=89124.875um
      hp wire lengths  : top=0.000um, trunk=11684.590um, leaf=30021.858um, total=41706.448um
    Clock DAG net violations after 'PRO Fixing DRVs':
      Unfixable Transition : {count=1, worst=[1.726ns]} avg=1.726ns sd=0.000ns sum=1.726ns
    Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
      Trunk : target=0.500ns count=181 avg=0.057ns sd=0.055ns min=0.025ns max=0.421ns {180 <= 0.300ns, 0 <= 0.400ns, 1 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
      Leaf  : target=0.500ns count=184 avg=0.355ns sd=0.185ns min=0.037ns max=2.226ns {74 <= 0.300ns, 2 <= 0.400ns, 80 <= 0.450ns, 25 <= 0.475ns, 2 <= 0.500ns} {0 <= 0.525ns, 0 <= 0.550ns, 0 <= 0.600ns, 0 <= 0.750ns, 1 > 0.750ns}
    Clock DAG library cell distribution after 'PRO Fixing DRVs' {count}:
       Bufs: sg13g2_buf_16: 9 sg13g2_buf_8: 25 sg13g2_buf_4: 89 sg13g2_buf_2: 224 sg13g2_buf_1: 1 
       Invs: sg13g2_inv_2: 10 sg13g2_inv_1: 1 
     Logics: sg13g2_IOPadIn: 2 sg13g2_mux2_1: 1 
    Primary reporting skew groups after 'PRO Fixing DRVs':
      skew_group default.clk_sys/func_mode_ideal_bc: unconstrained
    Skew group summary after 'PRO Fixing DRVs':
      skew_group clk_jtg/func_mode_ideal_bc: insertion delay [min=0.564, max=0.879, avg=0.752, sd=0.073], skew [0.315 vs 0.150*], 88.6% {0.714, 0.864} (wid=0.048 ws=0.029) (gid=0.857 gs=0.322)
      skew_group clk_rtc/func_mode_ideal_bc: unconstrained
      skew_group clk_sys/func_mode_ideal_bc: insertion delay [min=1.713, max=2.717, avg=2.378, sd=0.241], skew [1.004 vs 0.150*], 40.7% {2.478, 2.628} (wid=0.254 ws=0.142) (gid=2.505 gs=0.943)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  PRO Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
  Set dirty flag on 0 instances, 0 nets
  Clock tree timing engine global stage delay update for delay_wc:setup.late...
  Clock tree timing engine global stage delay update for delay_wc:setup.late done. (took cpu=0:00:00.5 real=0:00:00.1)
  Clock DAG stats PRO final:
    cell counts      : b=348, i=11, icg=0, nicg=0, l=3, total=362
    cell areas       : b=4329.158um^2, i=78.019um^2, icg=0.000um^2, nicg=0.000um^2, l=28818.144um^2, total=33225.322um^2
    cell capacitance : b=1.239pF, i=0.057pF, icg=0.000pF, nicg=0.000pF, l=0.494pF, total=1.790pF
    sink capacitance : count=5274, total=14.598pF, avg=0.003pF, sd=0.003pF, min=0.003pF, max=0.245pF
    wire capacitance : top=0.000pF, trunk=2.401pF, leaf=10.309pF, total=12.711pF
    wire lengths     : top=0.000um, trunk=17453.015um, leaf=71671.860um, total=89124.875um
    hp wire lengths  : top=0.000um, trunk=11684.590um, leaf=30021.858um, total=41706.448um
  Clock DAG net violations PRO final:
    Unfixable Transition : {count=1, worst=[1.726ns]} avg=1.726ns sd=0.000ns sum=1.726ns
  Clock DAG primary half-corner transition distribution PRO final:
    Trunk : target=0.500ns count=181 avg=0.057ns sd=0.055ns min=0.025ns max=0.421ns {180 <= 0.300ns, 0 <= 0.400ns, 1 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
    Leaf  : target=0.500ns count=184 avg=0.355ns sd=0.185ns min=0.037ns max=2.226ns {74 <= 0.300ns, 2 <= 0.400ns, 80 <= 0.450ns, 25 <= 0.475ns, 2 <= 0.500ns} {0 <= 0.525ns, 0 <= 0.550ns, 0 <= 0.600ns, 0 <= 0.750ns, 1 > 0.750ns}
  Clock DAG library cell distribution PRO final {count}:
     Bufs: sg13g2_buf_16: 9 sg13g2_buf_8: 25 sg13g2_buf_4: 89 sg13g2_buf_2: 224 sg13g2_buf_1: 1 
     Invs: sg13g2_inv_2: 10 sg13g2_inv_1: 1 
   Logics: sg13g2_IOPadIn: 2 sg13g2_mux2_1: 1 
  Primary reporting skew groups PRO final:
    skew_group default.clk_sys/func_mode_ideal_bc: unconstrained
  Skew group summary PRO final:
    skew_group clk_jtg/func_mode_ideal_bc: insertion delay [min=0.564, max=0.879, avg=0.752, sd=0.073], skew [0.315 vs 0.150*], 88.6% {0.714, 0.864} (wid=0.048 ws=0.029) (gid=0.857 gs=0.322)
    skew_group clk_rtc/func_mode_ideal_bc: unconstrained
    skew_group clk_sys/func_mode_ideal_bc: insertion delay [min=1.713, max=2.717, avg=2.378, sd=0.241], skew [1.004 vs 0.150*], 40.7% {2.478, 2.628} (wid=0.254 ws=0.142) (gid=2.505 gs=0.943)
PRO done.
Restoring CTS place status for unmodified clock tree cells and sinks.
Net route status summary:
  Clock:       365 (unrouted=3, trialRouted=0, noStatus=0, routed=362, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 50868 (unrouted=6231, trialRouted=0, noStatus=0, routed=44637, fixed=0, [crossesIlmBoundary=0, tooFewTerms=6186, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:06.1 real=0:00:05.0)
**INFO: Start fixing DRV (Mem = 2939.04M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 4 don't touch nets, 0 undriven net  excluded from IPO operation.
Info: 32 top-level, potential tri-state nets excluded from IPO operation.
*info: 48 skip_routing nets excluded.
Info: 48 io nets excluded
Info: 364 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:25:37.2/6:35:03.1 (0.4), mem = 2939.0M
**Info: (IMPSP-307): Design contains fractional 1 cell.
DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
**INFO: Disabling fanout fix in postRoute stage.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|    46|   101|    -4.98|    39|    71|   -14.96|     4|     4|     0|     0|     0|     0|    -3.56|  -125.32|       0|       0|       0|  61.89|          |         |
|    40|    89|    -4.96|    39|    71|   -14.93|     4|     4|     0|     0|     0|     0|    -3.56|  -125.32|       0|       0|       0|  61.89| 0:00:01.0|  3443.7M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 46 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:    13 net(s): Could not be fixed as the violating term's net is not routed.
*info:    32 net(s): Could not be fixed because it is multi driver net.
*info:     1 net(s): Could not be fixed as the net is considered as IPO ignored by the process.


*** Finish DRV Fixing (cpu=0:00:01.9 real=0:00:02.0 mem=3443.7M) ***

*** DrvOpt [finish] : cpu/real = 0:00:06.3/0:00:04.6 (1.4), totSession cpu/real = 2:25:43.6/6:35:07.7 (0.4), mem = 3234.3M
drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:01:54, real = 0:00:48, mem = 2342.2M, totSessionCpu=2:25:44 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:07, Mem = 2975.29M).

------------------------------------------------------------
     SI Timing Summary (cpu=0.11min real=0.08min mem=2975.3M)                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -3.558  | -0.621  |  1.670  | -3.558  |   N/A   |  6.811  | -0.045  |  0.130  |
|           TNS (ns):|-125.320 | -57.574 |  0.000  | -67.745 |   N/A   |  0.000  | -0.063  |  0.000  |
|    Violating Paths:|   474   |   439   |    0    |   35    |   N/A   |    0    |    3    |    0    |
|          All Paths:|  10625  |  10058  |   261   |   35    |   N/A   |    2    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    128 (128)     |   -0.145   |    167 (167)     |
|   max_tran     |      0 (0)       |   0.000    |     41 (92)      |
|   max_fanout   |      3 (3)       |     -6     |    182 (182)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.893%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:56, real = 0:00:49, mem = 2329.8M, totSessionCpu=2:25:45 **
*** Timing NOT met, worst failing slack is -3.558
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 4 don't touch nets, 0 undriven net  excluded from IPO operation.
Info: 32 top-level, potential tri-state nets excluded from IPO operation.
*info: 48 skip_routing nets excluded.
Info: 48 io nets excluded
Info: 364 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:25:46.8/6:35:09.4 (0.4), mem = 2965.7M
**Info: (IMPSP-307): Design contains fractional 1 cell.
*info: 4 don't touch nets excluded
*info: 48 io nets excluded
Info: 32 top-level, potential tri-state nets excluded from IPO operation.
*info: 364 clock nets excluded
*info: 2 special nets excluded.
*info: 48 skip_routing nets excluded.
*info: 32 multi-driver nets excluded.
*info: 1357 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -3.558 TNS Slack -125.320 Density 61.89
OptDebug: Start of Optimizer WNS Pass 0: in2out in2reg reg2out default* WNS -3.558 TNS -67.745; mem2reg* WNS -0.045 TNS -0.063; reg2mem* WNS 0.130 TNS 0.000; reg2reg* WNS -0.621 TNS -57.575; HEPG WNS -0.621 TNS -57.575; all paths WNS -3.558 TNS -125.320
Active Path Group: mem2reg reg2mem reg2reg  
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
|  -0.621|   -3.558| -57.575| -125.320|    61.89%|   0:00:00.0| 3176.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
|        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
|  -0.549|   -3.558| -53.718| -121.464|    61.91%|   0:00:03.0| 3523.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
|        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
|  -0.544|   -3.558| -51.301| -119.046|    61.92%|   0:00:01.0| 3523.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
|        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
|  -0.530|   -3.558| -46.948| -114.693|    61.92%|   0:00:01.0| 3523.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
|        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
|  -0.522|   -3.558| -45.913| -113.658|    61.92%|   0:00:01.0| 3523.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
|        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
|  -0.516|   -3.558| -44.157| -111.903|    61.93%|   0:00:00.0| 3523.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
|        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 2 insts
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
|  -0.516|   -3.558| -45.306| -113.051|    61.97%|   0:00:08.0| 3576.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
|        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
|  -0.516|   -3.558| -45.306| -113.051|    61.97%|   0:00:00.0| 3576.0M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
|        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:54.4 real=0:00:14.0 mem=3576.0M) ***
Active Path Group: mem2reg reg2mem  
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
|  -0.045|   -3.558|  -0.065| -113.051|    61.97%|   0:00:00.0| 3576.0M|func_view_wc|  mem2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
|        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_15__reg/D                       |
|   0.000|   -3.558|   0.000| -113.051|    61.98%|   0:00:01.0| 3581.9M|func_view_wc|       NA| NA                                                 |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:04.5 real=0:00:01.0 mem=3581.9M) ***
Active Path Group: in2out in2reg reg2out default 
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
|  -3.558|   -3.558| -67.745| -113.051|    61.98%|   0:00:00.0| 3581.9M|func_view_wc|  reg2out| status_o                                           |
Dumping Information for Job 38 **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_PSBN3065_FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_PSBN3065_FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
 
Dumping Information for Job 8 **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_PSBN3065_FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_PSBN3065_FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
 
Dumping Information for Job 14 **WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_PSBN3066_FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
**WARN: (IMPESI-3423):	ROP computation is skipped for pin c2p of receiver instance sg13g2_IOPadOut16mA due to abnormally high total capacitance of next stage with net FE_PSBN3066_FE_OFN13076_FE_OFN18517_soc_status_o. Using RIP based failure criteria instead. 
 
|  -3.500|   -3.500| -67.688| -112.993|    61.99%|   0:00:03.0| 3581.9M|func_view_wc|  reg2out| status_o                                           |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:08.5 real=0:00:03.0 mem=3581.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:08 real=0:00:18.0 mem=3581.9M) ***
OptDebug: End of Optimizer WNS Pass 0: in2out in2reg reg2out default* WNS -3.500 TNS -67.688; mem2reg* WNS 0.001 TNS 0.000; reg2mem* WNS 0.052 TNS 0.000; reg2reg* WNS -0.516 TNS -45.306; HEPG WNS -0.516 TNS -45.306; all paths WNS -3.500 TNS -112.993
** GigaOpt Optimizer WNS Slack -3.500 TNS Slack -112.993 Density 61.99
Update Timing Windows (Threshold 0.038) ...
Re Calculate Delays on 133 Nets

*** Finish Post Route Setup Fixing (cpu=0:01:09 real=0:00:19.0 mem=3581.9M) ***
*** SetupOpt [finish] : cpu/real = 0:01:16.5/0:00:25.6 (3.0), totSession cpu/real = 2:27:03.3/6:35:35.0 (0.4), mem = 3372.5M
Running refinePlace -preserveRouting true -hardFence false
**Info: (IMPSP-307): Design contains fractional 1 cell.
*** Starting refinePlace (2:27:04 mem=3372.5M) ***
Move report: Detail placement moves 53 insts, mean move: 4.63 um, max move: 17.22 um
	Max move on inst (i_croc_soc/i_croc/i_core_wrap/ictc_preCTS_FE_RC_12834_0): (1234.08, 748.68) --> (1247.52, 752.46)
	Runtime: CPU: 0:00:02.1 REAL: 0:00:02.0 MEM: 3372.5MB
Summary Report:
Instances move: 53 (out of 44233 movable)
Instances flipped: 0
Mean displacement: 4.63 um
Max displacement: 17.22 um (Instance: i_croc_soc/i_croc/i_core_wrap/ictc_preCTS_FE_RC_12834_0) (1234.08, 748.68) -> (1247.52, 752.46)
	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_inv_1
Runtime: CPU: 0:00:02.2 REAL: 0:00:02.0 MEM: 3372.5MB
*** Finished refinePlace (2:27:06 mem=3372.5M) ***
End: GigaOpt Optimization in WNS mode
Skipping post route harden opt
Begin: GigaOpt Optimization in TNS mode
Info: 4 don't touch nets, 0 undriven net  excluded from IPO operation.
Info: 32 top-level, potential tri-state nets excluded from IPO operation.
*info: 48 skip_routing nets excluded.
Info: 48 io nets excluded
Info: 366 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:27:06.5/6:35:37.3 (0.4), mem = 2989.5M
**Info: (IMPSP-307): Design contains fractional 1 cell.
*info: 4 don't touch nets excluded
*info: 48 io nets excluded
Info: 32 top-level, potential tri-state nets excluded from IPO operation.
*info: 366 clock nets excluded
*info: 2 special nets excluded.
*info: 48 skip_routing nets excluded.
*info: 32 multi-driver nets excluded.
*info: 1357 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -3.500 TNS Slack -112.986 Density 61.99
OptDebug: Start of Optimizer TNS Pass: in2out in2reg reg2out default* WNS -3.500 TNS -67.688; mem2reg* WNS 0.001 TNS 0.000; reg2mem* WNS 0.052 TNS 0.000; reg2reg* WNS -0.516 TNS -45.298; HEPG WNS -0.516 TNS -45.298; all paths WNS -3.500 TNS -112.986
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
|  -0.516|   -3.500| -45.298| -112.986|    61.99%|   0:00:00.0| 3200.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
|        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
|  -0.516|   -3.500| -43.836| -111.523|    61.99%|   0:00:00.0| 3530.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
|        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
|  -0.516|   -3.500| -43.781| -111.469|    61.99%|   0:00:01.0| 3530.6M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
|        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_21__reg/D                       |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 1 insts
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
|  -0.516|   -3.500| -42.368| -110.056|    61.99%|   0:00:05.0| 3573.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
|        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_26__reg/D                       |
|  -0.516|   -3.500| -42.229| -109.917|    61.99%|   0:00:00.0| 3573.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
|        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_18__reg/D                       |
|  -0.516|   -3.500| -42.121| -109.809|    61.99%|   0:00:00.0| 3573.9M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
|        |         |        |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_38__reg/D           |
|  -0.516|   -3.500| -41.337| -109.024|    61.99%|   0:00:01.0| 3631.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
|        |         |        |         |          |            |        |            |         | _i/rf_reg_651__reg/D                               |
|  -0.516|   -3.500| -41.135| -108.823|    61.99%|   0:00:00.0| 3631.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
|        |         |        |         |          |            |        |            |         | _i/rf_reg_459__reg/D                               |
|  -0.516|   -3.500| -40.751| -108.439|    62.00%|   0:00:00.0| 3631.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
|        |         |        |         |          |            |        |            |         | _i/rf_reg_459__reg/D                               |
|  -0.516|   -3.500| -39.547| -107.235|    62.00%|   0:00:01.0| 3631.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_if_stage_i_pr |
|        |         |        |         |          |            |        |            |         | efetch_buffer_i_fifo_i_rdata_q_55__reg/D           |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
|  -0.516|   -3.500| -39.371| -107.059|    62.01%|   0:00:03.0| 3631.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
|        |         |        |         |          |            |        |            |         | _i/rf_reg_614__reg/D                               |
|  -0.516|   -3.500| -39.174| -106.862|    62.01%|   0:00:01.0| 3631.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
|        |         |        |         |          |            |        |            |         | _i/rf_reg_901__reg/D                               |
|  -0.516|   -3.500| -39.173| -106.861|    62.01%|   0:00:00.0| 3631.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file |
|        |         |        |         |          |            |        |            |         | _i/rf_reg_753__reg/D                               |
|  -0.516|   -3.500| -39.152| -106.840|    62.01%|   0:00:00.0| 3631.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
|        |         |        |         |          |            |        |            |         | ntroller_i_instr_compressed_i_0__reg/D             |
|  -0.516|   -3.500| -39.152| -106.840|    62.01%|   0:00:00.0| 3631.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
|        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:27.5 real=0:00:12.0 mem=3631.1M) ***
Active Path Group: in2out in2reg reg2out default 
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
|  -3.500|   -3.500| -67.688| -106.840|    62.01%|   0:00:00.0| 3631.1M|func_view_wc|  reg2out| status_o                                           |
|  -3.500|   -3.500| -67.688| -106.840|    62.01%|   0:00:01.0| 3631.1M|func_view_wc|  reg2out| gpio23_io                                          |
|  -3.500|   -3.500| -67.688| -106.840|    62.01%|   0:00:00.0| 3631.1M|func_view_wc|  reg2out| gpio11_io                                          |
|  -3.500|   -3.500| -67.688| -106.840|    62.01%|   0:00:00.0| 3631.1M|func_view_wc|  reg2out| status_o                                           |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.6 real=0:00:01.0 mem=3631.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:29.2 real=0:00:13.0 mem=3631.1M) ***
OptDebug: End of Optimizer TNS Pass: in2out in2reg reg2out default* WNS -3.500 TNS -67.688; mem2reg* WNS 0.001 TNS 0.000; reg2mem* WNS 0.198 TNS 0.000; reg2reg* WNS -0.516 TNS -39.152; HEPG WNS -0.516 TNS -39.152; all paths WNS -3.500 TNS -106.840
** GigaOpt Optimizer WNS Slack -3.500 TNS Slack -106.840 Density 62.01
Update Timing Windows (Threshold 0.038) ...
Re Calculate Delays on 47 Nets
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
|  -0.519|   -3.500| -39.856| -107.544|    62.01%|   0:00:00.0| 3631.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
|        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
|  -0.514|   -3.500| -43.592| -111.280|    62.00%|   0:00:02.0| 3631.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_load_store_un |
|        |         |        |         |          |            |        |            |         | it_i_ls_fsm_cs_2__reg/D                            |
|  -0.514|   -3.500| -43.560| -111.247|    62.01%|   0:00:00.0| 3631.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
|        |         |        |         |          |            |        |            |         | ntroller_i_instr_compressed_i_9__reg/D             |
|  -0.514|   -3.500| -43.559| -111.247|    62.01%|   0:00:01.0| 3631.1M|func_view_wc|  reg2reg| i_croc_soc/i_croc/i_core_wrap/i_ibex_id_stage_i_co |
|        |         |        |         |          |            |        |            |         | ntroller_i_instr_i_20__reg/D                       |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:09.3 real=0:00:03.0 mem=3631.1M) ***
Active Path Group: in2out in2reg reg2out default 
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
|  -3.500|   -3.500| -67.688| -111.247|    62.01%|   0:00:00.0| 3631.1M|func_view_wc|  reg2out| status_o                                           |
|  -3.500|   -3.500| -67.688| -111.247|    62.01%|   0:00:00.0| 3631.1M|func_view_wc|  reg2out| gpio11_io                                          |
|  -3.500|   -3.500| -67.688| -111.247|    62.01%|   0:00:00.0| 3631.1M|func_view_wc|  reg2out| status_o                                           |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.4 real=0:00:00.0 mem=3631.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:10.8 real=0:00:03.0 mem=3631.1M) ***

*** Finish Post Route Setup Fixing (cpu=0:00:41.4 real=0:00:17.0 mem=3631.1M) ***
*** SetupOpt [finish] : cpu/real = 0:00:47.8/0:00:23.0 (2.1), totSession cpu/real = 2:27:54.3/6:36:00.3 (0.4), mem = 3421.7M
Running refinePlace -preserveRouting true -hardFence false
**Info: (IMPSP-307): Design contains fractional 1 cell.
*** Starting refinePlace (2:27:54 mem=3421.7M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.8 REAL: 0:00:01.0 MEM: 3421.7MB
Summary Report:
Instances move: 0 (out of 44229 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:02.0 REAL: 0:00:01.0 MEM: 3421.7MB
*** Finished refinePlace (2:27:56 mem=3421.7M) ***
End: GigaOpt Optimization in TNS mode
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:04:08, real = 0:01:43, mem = 2376.7M, totSessionCpu=2:27:57 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:01, real=0:00:00, mem=2988.19M, totSessionCpu=2:27:58).
**optDesign ... cpu = 0:04:09, real = 0:01:43, mem = 2375.7M, totSessionCpu=2:27:58 **

Skipping post route harden opt
Default Rule : ""
Non Default Rules : "ndr_1w2s" "ndr_3w3s" "ndr_2w2s"
Worst Slack : -0.514 ns

Start Layer Assignment ...
WNS(-0.514ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)

Select 598 cadidates out of 51289.
Total Assign Layers on 0 Nets (cpu 0:00:00.9).
GigaOpt: setting up router preferences
GigaOpt: 25 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1527 (3.0%)
Default Rule : ""
Non Default Rules : "ndr_1w2s" "ndr_3w3s" "ndr_2w2s"
Worst Slack : -3.500 ns

Start Layer Assignment ...
WNS(-3.500ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)

Select 715 cadidates out of 51289.
Total Assign Layers on 0 Nets (cpu 0:00:01.1).
GigaOpt: setting up router preferences
GigaOpt: 6 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1527 (3.0%)

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -3.500  | -0.514  |  1.670  | -3.500  |   N/A   |  6.811  |  0.001  |  0.198  |
|           TNS (ns):|-111.248 | -43.560 |  0.000  | -67.688 |   N/A   |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|   350   |   315   |    0    |   35    |   N/A   |    0    |    0    |    0    |
|          All Paths:|  10625  |  10058  |   261   |   35    |   N/A   |    2    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    128 (128)     |   -0.145   |    167 (167)     |
|   max_tran     |      0 (0)       |   0.000    |     41 (92)      |
|   max_fanout   |      3 (3)       |     -6     |    182 (182)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.006%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:04:14, real = 0:01:47, mem = 2317.0M, totSessionCpu=2:28:04 **
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven true                   # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 151
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 151

globalDetailRoute

#Start globalDetailRoute on Mon Sep  8 19:04:50 2025
#
#WARNING (NRIG-34) Power/Ground pin vss of instance pad_clk_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd of instance pad_clk_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin iovss of instance pad_clk_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_clk_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vss of instance pad_fetch_en_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd of instance pad_fetch_en_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin iovss of instance pad_fetch_en_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_fetch_en_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vss of instance pad_gpio0_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd of instance pad_gpio0_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin iovss of instance pad_gpio0_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_gpio0_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vss of instance pad_gpio10_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd of instance pad_gpio10_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin iovss of instance pad_gpio10_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_gpio10_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vss of instance pad_gpio11_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin vdd of instance pad_gpio11_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin iovss of instance pad_gpio11_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin iovdd of instance pad_gpio11_io is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk_i of net clk_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_ni of net rst_ni because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/ref_clk_i of net ref_clk_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_tck_i of net jtag_tck_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_trst_ni of net jtag_trst_ni because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_tms_i of net jtag_tms_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_tdi_i of net jtag_tdi_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/jtag_tdo_o of net jtag_tdo_o because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/uart_rx_i of net uart_rx_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/uart_tx_o of net uart_tx_o because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/fetch_en_i of net fetch_en_i because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/status_o of net status_o because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio0_io of net gpio0_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio1_io of net gpio1_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio2_io of net gpio2_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio3_io of net gpio3_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio4_io of net gpio4_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio5_io of net gpio5_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio6_io of net gpio6_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/gpio7_io of net gpio7_io because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#num needed restored net=48
#need_extraction net=48 (total=51289)
#WARNING (NRDB-629) NanoRoute cannot route PIN VSS of INST i_croc_soc/i_croc/gen_sram_bank_1__i_sram/gen_512x32xBx1_i_cut for NET VSS. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDDARRAY of INST i_croc_soc/i_croc/gen_sram_bank_1__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDDARRAY of INST i_croc_soc/i_croc/gen_sram_bank_1__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST i_croc_soc/i_croc/gen_sram_bank_0__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDDARRAY of INST i_croc_soc/i_croc/gen_sram_bank_0__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDDARRAY of INST i_croc_soc/i_croc/gen_sram_bank_0__i_sram/gen_512x32xBx1_i_cut for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-733) PIN clk_i in CELL_VIEW croc_chip does not have physical port.
#WARNING (NRDB-733) PIN fetch_en_i in CELL_VIEW croc_chip does not have physical port.
#WARNING (NRDB-733) PIN gpio0_io in CELL_VIEW croc_chip does not have physical port.
#WARNING (NRDB-733) PIN gpio10_io in CELL_VIEW croc_chip does not have physical port.
#WARNING (NRDB-733) PIN gpio11_io in CELL_VIEW croc_chip does not have physical port.
#WARNING (NRDB-733) PIN gpio12_io in CELL_VIEW croc_chip does not have physical port.
#WARNING (NRDB-733) PIN gpio13_io in CELL_VIEW croc_chip does not have physical port.
#WARNING (NRDB-733) PIN gpio14_io in CELL_VIEW croc_chip does not have physical port.
#WARNING (NRDB-733) PIN gpio15_io in CELL_VIEW croc_chip does not have physical port.
#WARNING (NRDB-733) PIN gpio16_io in CELL_VIEW croc_chip does not have physical port.
#WARNING (NRDB-733) PIN gpio17_io in CELL_VIEW croc_chip does not have physical port.
#WARNING (NRDB-733) PIN gpio18_io in CELL_VIEW croc_chip does not have physical port.
#WARNING (NRDB-733) PIN gpio19_io in CELL_VIEW croc_chip does not have physical port.
#WARNING (NRDB-733) PIN gpio1_io in CELL_VIEW croc_chip does not have physical port.
#WARNING (NRDB-733) PIN gpio20_io in CELL_VIEW croc_chip does not have physical port.
#WARNING (NRDB-733) PIN gpio21_io in CELL_VIEW croc_chip does not have physical port.
#WARNING (NRDB-733) PIN gpio22_io in CELL_VIEW croc_chip does not have physical port.
#WARNING (NRDB-733) PIN gpio23_io in CELL_VIEW croc_chip does not have physical port.
#WARNING (NRDB-733) PIN gpio24_io in CELL_VIEW croc_chip does not have physical port.
#WARNING (NRDB-733) PIN gpio25_io in CELL_VIEW croc_chip does not have physical port.
#WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-976) The TRACK STEP 2.5200 for preferred direction tracks is smaller than the PITCH 3.2800 for LAYER TopMetal1. This will cause routability problems for NanoRoute.
#Processed 304 dirty instances, 213 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
#(200 insts marked dirty, reset pre-exisiting dirty flag on 205 insts, 409 nets marked need extraction)
#NanoRoute Version 20.10-p004_1 NR200413-0234/20_10-UB
#Skip comparing routing design signature in db-snapshot flow
#Using multithreading with 8 threads.
#Start routing data preparation on Mon Sep  8 19:04:52 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.320.
#Voltage range [0.000 - 1.320] has 51287 nets.
#Voltage range [1.080 - 1.320] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
# Metal1       V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.3650
# Metal2       H   Track-Pitch = 0.4200    Line-2-Via Pitch = 0.4100
# Metal3       V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.4100
# Metal4       H   Track-Pitch = 0.4200    Line-2-Via Pitch = 0.4100
# Metal5       V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.4100
# TopMetal1    H   Track-Pitch = 2.5200    Line-2-Via Pitch = 3.2800
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
# TopMetal2    V   Track-Pitch = 4.0000    Line-2-Via Pitch = 4.0000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2264.36 (MB), peak = 4356.18 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer Metal2's pitch = 0.4200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2462.55 (MB), peak = 4356.18 (MB)
#WARNING (NRDB-1005) Cannot establish connection to PIN CLK at ( 1197.4650 871.6400 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/CTS_16. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 1336.7600 1022.8600 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/_1931_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 1331.0000 1022.8100 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/_1931_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 1308.2650 1139.9000 ) on Metal2 for NET i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/FE_OCPN5252_FE_OFN2369_2981. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 1077.5500 410.5000 ) on Metal1 for NET i_croc_soc/i_croc/gen_sram_bank_1__i_sram/FE_OFN1665_all_sbr_obi_req_266. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN X at ( 1216.3400 1060.5350 ) on Metal1 for NET i_croc_soc/i_croc/core_data_obi_req_43_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 1349.9700 977.3750 ) on Metal2 for NET i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/FE_OCPN6162_FE_OFN4643_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 1351.8900 1192.8200 ) on Metal2 for NET i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/FE_OCPN12573_FE_RN_9. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN X at ( 1373.3000 1192.8250 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/FE_OFN11580_FE_OCPN5250_FE_OFN2364_2801. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 1344.1950 1022.8650 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/FE_RN_7829_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A_N at ( 916.2200 985.1500 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/FE_OCPN7101_1254. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 1158.7350 799.4700 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/i_ibex_crash_dump_o_65_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 1380.1700 860.0000 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/FE_OCPN7456_FE_OFN1188_1029. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 1219.7600 776.9250 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/FE_OFN10031_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 1101.6050 1007.6150 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/FE_RN_6269_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 1089.2550 996.1650 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/FE_RN_6269_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 937.9000 943.1300 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/FE_OFN11871_FE_OCPN7711_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 932.1350 939.8350 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/FE_OFN11871_FE_OCPN7711_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 1385.7750 859.9500 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/FE_OFN11543_FE_OCPN5835_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 1370.4050 860.1800 ) on Metal1 for NET i_croc_soc/i_croc/i_core_wrap/i_ibex_register_file_i/FE_OFN11543_FE_OCPN5835_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#399 routed nets are extracted.
#    366 (0.71%) extracted nets are partially routed.
#44647 routed net(s) are imported.
#9 (0.02%) nets are without wires.
#6234 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 51289.
#
#Start instance access analysis using 8 threads...
#0 instance pins are hard to access
#Instance access analysis statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 4.29 (MB)
#Total memory = 2467.06 (MB)
#Peak memory = 4356.18 (MB)
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Mon Sep  8 19:04:56 2025
#
#Cpu time = 00:00:05
#Elapsed time = 00:00:04
#Increased memory = 209.88 (MB)
#Total memory = 2467.06 (MB)
#Peak memory = 4356.18 (MB)
#
#
#Start global routing on Mon Sep  8 19:04:56 2025
#
#
#Start global routing initialization on Mon Sep  8 19:04:56 2025
#
#Number of eco nets is 378
#
#Start global routing data preparation on Mon Sep  8 19:04:56 2025
#
#Start routing resource analysis on Mon Sep  8 19:04:56 2025
#
#Routing resource analysis is done on Mon Sep  8 19:04:56 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal1         V        2501        1332       47961    65.19%
#  Metal2         H        2854        1527       47961    33.22%
#  Metal3         V        2499        1334       47961    33.04%
#  Metal4         H        3104        1277       47961    33.34%
#  --------------------------------------------------------------
#  Total                  10959      33.38%      191844    41.20%
#
#  406 nets (0.79%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Mon Sep  8 19:04:56 2025
#
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2471.21 (MB), peak = 4356.18 (MB)
#
#
#Global routing initialization is done on Mon Sep  8 19:04:57 2025
#
#cpu time = 00:00:03, elapsed time = 00:00:01, memory = 2471.67 (MB), peak = 4356.18 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2473.64 (MB), peak = 4356.18 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2473.52 (MB), peak = 4356.18 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2480.34 (MB), peak = 4356.18 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 6234 (skipped).
#Total number of routable nets = 45055.
#Total number of nets in the design = 51289.
#
#386 routable nets have only global wires.
#44669 routable nets have only detail routed wires.
#55 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#716 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#----------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Avoid Detour   Unconstrained  
#----------------------------------------------------------------------------
#      Default                 47            0              0             331  
#     ndr_3w3s                  0            5              5               0  
#     ndr_2w2s                  0            3              3               0  
#----------------------------------------------------------------------------
#        Total                 47            8              8             331  
#----------------------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#----------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Avoid Detour   Unconstrained  
#----------------------------------------------------------------------------
#      Default                406            0              0           44284  
#     ndr_3w3s                  0          182            182               0  
#     ndr_2w2s                  0          183            183               0  
#----------------------------------------------------------------------------
#        Total                406          365            365           44284  
#----------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)   OverCon
#  ------------------------------------------------------------
#  Metal2       41(0.13%)      6(0.02%)      3(0.01%)   (0.16%)
#  Metal3        9(0.03%)      1(0.00%)      0(0.00%)   (0.03%)
#  Metal4        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total     50(0.05%)      7(0.01%)      3(0.00%)   (0.06%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
#  Overflow after GR: 0.05% H + 0.01% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 771
#Total wire length = 2342677 um.
#Total half perimeter of net bounding box = 1938417 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 654949 um.
#Total wire length on LAYER Metal3 = 932419 um.
#Total wire length on LAYER Metal4 = 755309 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER TopMetal1 = 0 um.
#Total wire length on LAYER TopMetal2 = 0 um.
#Total number of vias = 286165
#Up-Via Summary (total 286165):
#           
#-----------------------
# Metal1         141543
# Metal2         103934
# Metal3          40688
#-----------------------
#                286165 
#
#Total number of involved priority nets 8
#Maximum src to sink distance for priority net 178.8
#Average of max src_to_sink distance for priority net 51.7
#Average of ave src_to_sink distance for priority net 39.1
#Max overcon = 3 tracks.
#Total overcon = 0.06%.
#Worst layer Gcell overcon rate = 0.04%.
#
#Global routing statistics:
#Cpu time = 00:00:08
#Elapsed time = 00:00:03
#Increased memory = 12.52 (MB)
#Total memory = 2479.58 (MB)
#Peak memory = 4356.18 (MB)
#
#Finished global routing on Mon Sep  8 19:04:59 2025
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2477.16 (MB), peak = 4356.18 (MB)
#Start Track Assignment.
#Done with 73 horizontal wires in 7 hboxes and 62 vertical wires in 7 hboxes.
#Done with 11 horizontal wires in 7 hboxes and 8 vertical wires in 7 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 771
#Total wire length = 2343473 um.
#Total half perimeter of net bounding box = 1938417 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 655492 um.
#Total wire length on LAYER Metal3 = 932614 um.
#Total wire length on LAYER Metal4 = 755366 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER TopMetal1 = 0 um.
#Total wire length on LAYER TopMetal2 = 0 um.
#Total number of vias = 286165
#Up-Via Summary (total 286165):
#           
#-----------------------
# Metal1         141543
# Metal2         103934
# Metal3          40688
#-----------------------
#                286165 
#
#cpu time = 00:00:06, elapsed time = 00:00:04, memory = 2471.59 (MB), peak = 4356.18 (MB)
#
#number of short segments in preferred routing layers
#	Metal3    Metal4    Total 
#	2         2         4         
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:20
#Elapsed time = 00:00:13
#Increased memory = 215.50 (MB)
#Total memory = 2472.68 (MB)
#Peak memory = 4356.18 (MB)
#Using multithreading with 8 threads.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 1.8% of the total area was rechecked for DRC, and 6.7% required routing.
#   number of violations = 275
#
#    By Layer and Type :
#	         MetSpc    Short   CShort   Totals
#	Metal1        5        0        1        6
#	Metal2       12      123        0      135
#	Metal3       10       90        0      100
#	Metal4        1       33        0       34
#	Totals       28      246        1      275
#200 out of 52615 instances (0.4%) need to be verified(marked ipoed), dirty area = 0.1%.
#0.0% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 275
#
#    By Layer and Type :
#	         MetSpc    Short   CShort   Totals
#	Metal1        5        0        1        6
#	Metal2       12      123        0      135
#	Metal3       10       90        0      100
#	Metal4        1       33        0       34
#	Totals       28      246        1      275
#cpu time = 00:00:25, elapsed time = 00:00:04, memory = 2513.54 (MB), peak = 4356.18 (MB)
#start 1st optimization iteration ...
#   number of violations = 237
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   Totals
#	Metal1        3        0        0        3
#	Metal2       11       98        0      109
#	Metal3        6       91        1       98
#	Metal4        1       26        0       27
#	Totals       21      215        1      237
#    number of process antenna violations = 58
#cpu time = 00:00:16, elapsed time = 00:00:07, memory = 2517.13 (MB), peak = 4356.18 (MB)
#start 2nd optimization iteration ...
#   number of violations = 234
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   Totals
#	Metal1        3        0        0        3
#	Metal2        9       91        0      100
#	Metal3        5       94        1      100
#	Metal4        2       29        0       31
#	Totals       19      214        1      234
#    number of process antenna violations = 58
#cpu time = 00:00:21, elapsed time = 00:00:11, memory = 2518.39 (MB), peak = 4356.18 (MB)
#start 3rd optimization iteration ...
#   number of violations = 206
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   Totals
#	Metal1        1        0        0        1
#	Metal2        4       81        0       85
#	Metal3        4       89        1       94
#	Metal4        5       21        0       26
#	Totals       14      191        1      206
#    number of process antenna violations = 58
#cpu time = 00:00:19, elapsed time = 00:00:09, memory = 2517.79 (MB), peak = 4356.18 (MB)
#start 4th optimization iteration ...
#   number of violations = 236
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   Totals
#	Metal1        2        0        0        2
#	Metal2        3       91        0       94
#	Metal3        4      104        2      110
#	Metal4        1       29        0       30
#	Totals       10      224        2      236
#    number of process antenna violations = 58
#cpu time = 00:00:29, elapsed time = 00:00:13, memory = 2518.39 (MB), peak = 4356.18 (MB)
#start 5th optimization iteration ...
#   number of violations = 249
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   AdjCut   Totals
#	Metal1        0        0        0        0        0
#	Metal2        4       89        0        1       94
#	Metal3       11      114        1        0      126
#	Metal4        1       28        0        0       29
#	Totals       16      231        1        1      249
#    number of process antenna violations = 58
#cpu time = 00:00:35, elapsed time = 00:00:16, memory = 2519.08 (MB), peak = 4356.18 (MB)
#start 6th optimization iteration ...
#   number of violations = 242
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   AdjCut   Totals
#	Metal1        0        0        0        0        0
#	Metal2        5       96        0        1      102
#	Metal3       11      109        1        0      121
#	Metal4        4       15        0        0       19
#	Totals       20      220        1        1      242
#    number of process antenna violations = 58
#cpu time = 00:00:46, elapsed time = 00:00:26, memory = 2515.60 (MB), peak = 4356.18 (MB)
#start 7th optimization iteration ...
#   number of violations = 242
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   AdjCut   Totals
#	Metal1        0        0        0        0        0
#	Metal2        4       85        0        1       90
#	Metal3       10      105        2        0      117
#	Metal4        2       33        0        0       35
#	Totals       16      223        2        1      242
#    number of process antenna violations = 58
#cpu time = 00:00:18, elapsed time = 00:00:10, memory = 2520.59 (MB), peak = 4356.18 (MB)
#start 8th optimization iteration ...
#   number of violations = 239
#
#    By Layer and Type :
#	         MetSpc    Short   CShort      Mar   AdjCut   Totals
#	Metal1        0        0        0        0        0        0
#	Metal2        3       92        0        0        1       96
#	Metal3        4       94        1        1        0      100
#	Metal4        3       40        0        0        0       43
#	Totals       10      226        1        1        1      239
#    number of process antenna violations = 58
#cpu time = 00:00:25, elapsed time = 00:00:12, memory = 2517.71 (MB), peak = 4356.18 (MB)
#start 9th optimization iteration ...
#   number of violations = 228
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   AdjCut   Totals
#	Metal1        0        0        0        0        0
#	Metal2        3       97        0        1      101
#	Metal3        3       95        2        0      100
#	Metal4        2       25        0        0       27
#	Totals        8      217        2        1      228
#    number of process antenna violations = 58
#cpu time = 00:00:19, elapsed time = 00:00:10, memory = 2518.70 (MB), peak = 4356.18 (MB)
#start 10th optimization iteration ...
#   number of violations = 225
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   Totals
#	Metal1        0        0        0        0
#	Metal2        3       93        0       96
#	Metal3        6       98        1      105
#	Metal4        3       21        0       24
#	Totals       12      212        1      225
#    number of process antenna violations = 58
#cpu time = 00:00:25, elapsed time = 00:00:13, memory = 2516.88 (MB), peak = 4356.18 (MB)
#start 11th optimization iteration ...
#   number of violations = 251
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   Totals
#	Metal1        0        0        0        0
#	Metal2        3      101        0      104
#	Metal3        6      111        1      118
#	Metal4        2       27        0       29
#	Totals       11      239        1      251
#    number of process antenna violations = 58
#cpu time = 00:00:43, elapsed time = 00:00:24, memory = 2517.56 (MB), peak = 4356.18 (MB)
#start 12th optimization iteration ...
#   number of violations = 209
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	Metal1        0        0        0
#	Metal2        4       88       92
#	Metal3        5       78       83
#	Metal4        3       31       34
#	Totals       12      197      209
#    number of process antenna violations = 58
#cpu time = 00:00:46, elapsed time = 00:00:26, memory = 2519.04 (MB), peak = 4356.18 (MB)
#start 13th optimization iteration ...
#   number of violations = 212
#
#    By Layer and Type :
#	         MetSpc    Short   AdjCut   Totals
#	Metal1        0        0        0        0
#	Metal2        2       87        1       90
#	Metal3        5       77        0       82
#	Metal4        1       39        0       40
#	Totals        8      203        1      212
#    number of process antenna violations = 58
#cpu time = 00:00:27, elapsed time = 00:00:14, memory = 2522.31 (MB), peak = 4356.18 (MB)
#start 14th optimization iteration ...
#   number of violations = 228
#
#    By Layer and Type :
#	         MetSpc    Short   CShort      Mar   Totals
#	Metal1        0        0        0        0        0
#	Metal2        4       97        0        0      101
#	Metal3        5       91        2        1       99
#	Metal4        1       27        0        0       28
#	Totals       10      215        2        1      228
#    number of process antenna violations = 58
#cpu time = 00:00:28, elapsed time = 00:00:13, memory = 2516.86 (MB), peak = 4356.18 (MB)
#start 15th optimization iteration ...
#   number of violations = 215
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	Metal1        0        0        0
#	Metal2        1       98       99
#	Metal3        1       93       94
#	Metal4        2       20       22
#	Totals        4      211      215
#    number of process antenna violations = 58
#cpu time = 00:00:21, elapsed time = 00:00:11, memory = 2519.20 (MB), peak = 4356.18 (MB)
#start 16th optimization iteration ...
#   number of violations = 206
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	Metal1        0        0        0
#	Metal2        1       96       97
#	Metal3        2       88       90
#	Metal4        1       18       19
#	Totals        4      202      206
#    number of process antenna violations = 58
#cpu time = 00:00:41, elapsed time = 00:00:21, memory = 2520.48 (MB), peak = 4356.18 (MB)
#start 17th optimization iteration ...
#   number of violations = 210
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	Metal1        0        0        0
#	Metal2        1       96       97
#	Metal3        6       83       89
#	Metal4        1       23       24
#	Totals        8      202      210
#    number of process antenna violations = 58
#cpu time = 00:00:35, elapsed time = 00:00:18, memory = 2520.19 (MB), peak = 4356.18 (MB)
#start 18th optimization iteration ...
#   number of violations = 205
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   Totals
#	Metal1        0        0        0        0
#	Metal2        2       97        0       99
#	Metal3        7       73        1       81
#	Metal4        2       23        0       25
#	Totals       11      193        1      205
#    number of process antenna violations = 58
#cpu time = 00:00:55, elapsed time = 00:00:29, memory = 2518.34 (MB), peak = 4356.18 (MB)
#start 19th optimization iteration ...
#   number of violations = 210
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	Metal1        0        0        0
#	Metal2        1       84       85
#	Metal3        8       86       94
#	Metal4        1       30       31
#	Totals       10      200      210
#    number of process antenna violations = 58
#cpu time = 00:00:24, elapsed time = 00:00:14, memory = 2517.55 (MB), peak = 4356.18 (MB)
#start 20th optimization iteration ...
#   number of violations = 210
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	Metal1        0        0        0
#	Metal2        2       91       93
#	Metal3        3       79       82
#	Metal4        0       35       35
#	Totals        5      205      210
#    number of process antenna violations = 58
#cpu time = 00:00:25, elapsed time = 00:00:13, memory = 2516.37 (MB), peak = 4356.18 (MB)
#start 21th optimization iteration ...
#   number of violations = 206
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   Totals
#	Metal1        0        0        0        0
#	Metal2        1       94        0       95
#	Metal3        4       88        2       94
#	Metal4        0       17        0       17
#	Totals        5      199        2      206
#    number of process antenna violations = 58
#cpu time = 00:00:38, elapsed time = 00:00:21, memory = 2519.15 (MB), peak = 4356.18 (MB)
#start 22th optimization iteration ...
#   number of violations = 185
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   Totals
#	Metal1        0        0        0        0
#	Metal2        0       91        0       91
#	Metal3        6       66        1       73
#	Metal4        1       20        0       21
#	Totals        7      177        1      185
#    number of process antenna violations = 58
#cpu time = 00:00:28, elapsed time = 00:00:14, memory = 2518.43 (MB), peak = 4356.18 (MB)
#start 23th optimization iteration ...
#   number of violations = 233
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   Totals
#	Metal1        0        0        0        0
#	Metal2        1      101        0      102
#	Metal3        5      105        3      113
#	Metal4        0       18        0       18
#	Totals        6      224        3      233
#    number of process antenna violations = 58
#cpu time = 00:00:43, elapsed time = 00:00:24, memory = 2520.60 (MB), peak = 4356.18 (MB)
#start 24th optimization iteration ...
#   number of violations = 202
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   AdjCut   Totals
#	Metal1        0        0        0        0        0
#	Metal2        3       98        0        1      102
#	Metal3        4       79        1        0       84
#	Metal4        1       15        0        0       16
#	Totals        8      192        1        1      202
#    number of process antenna violations = 58
#cpu time = 00:00:46, elapsed time = 00:00:25, memory = 2518.27 (MB), peak = 4356.18 (MB)
#start 25th optimization iteration ...
#   number of violations = 213
#
#    By Layer and Type :
#	         MetSpc    Short   AdjCut   Totals
#	Metal1        0        0        0        0
#	Metal2        1       89        1       91
#	Metal3        5       92        0       97
#	Metal4        3       22        0       25
#	Totals        9      203        1      213
#    number of process antenna violations = 58
#cpu time = 00:00:22, elapsed time = 00:00:12, memory = 2516.12 (MB), peak = 4356.18 (MB)
#start 26th optimization iteration ...
#   number of violations = 214
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   Totals
#	Metal1        0        0        0        0
#	Metal2        1       80        0       81
#	Metal3        7       90        1       98
#	Metal4        0       35        0       35
#	Totals        8      205        1      214
#    number of process antenna violations = 58
#cpu time = 00:00:31, elapsed time = 00:00:16, memory = 2517.25 (MB), peak = 4356.18 (MB)
#start 27th optimization iteration ...
#   number of violations = 214
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   Totals
#	Metal1        0        0        0        0
#	Metal2        1       91        0       92
#	Metal3        2       90        1       93
#	Metal4        0       29        0       29
#	Totals        3      210        1      214
#    number of process antenna violations = 58
#cpu time = 00:00:26, elapsed time = 00:00:15, memory = 2517.02 (MB), peak = 4356.18 (MB)
#start 28th optimization iteration ...
#   number of violations = 222
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   Totals
#	Metal1        0        0        0        0
#	Metal2        1       92        0       93
#	Metal3        6       97        1      104
#	Metal4        1       24        0       25
#	Totals        8      213        1      222
#    number of process antenna violations = 58
#cpu time = 00:00:37, elapsed time = 00:00:20, memory = 2519.51 (MB), peak = 4356.18 (MB)
#start 29th optimization iteration ...
#   number of violations = 216
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	Metal1        0        0        0
#	Metal2        4      101      105
#	Metal3        7       79       86
#	Metal4        2       23       25
#	Totals       13      203      216
#    number of process antenna violations = 58
#cpu time = 00:00:41, elapsed time = 00:00:21, memory = 2519.39 (MB), peak = 4356.18 (MB)
#start 30th optimization iteration ...
#   number of violations = 189
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	Metal1        0        0        0
#	Metal2        2       93       95
#	Metal3        6       72       78
#	Metal4        1       15       16
#	Totals        9      180      189
#    number of process antenna violations = 58
#cpu time = 00:00:48, elapsed time = 00:00:28, memory = 2518.84 (MB), peak = 4356.18 (MB)
#start 31th optimization iteration ...
#   number of violations = 203
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	Metal1        0        0        0
#	Metal2        1       86       87
#	Metal3        5       87       92
#	Metal4        1       23       24
#	Totals        7      196      203
#    number of process antenna violations = 58
#cpu time = 00:00:33, elapsed time = 00:00:19, memory = 2519.36 (MB), peak = 4356.18 (MB)
#start 32th optimization iteration ...
#   number of violations = 208
#
#    By Layer and Type :
#	         MetSpc    Short   CShort      Mar   Totals
#	Metal1        0        0        0        0        0
#	Metal2        1       90        1        0       92
#	Metal3        6       87        0        2       95
#	Metal4        0       21        0        0       21
#	Totals        7      198        1        2      208
#    number of process antenna violations = 58
#cpu time = 00:00:30, elapsed time = 00:00:16, memory = 2518.71 (MB), peak = 4356.18 (MB)
#start 33th optimization iteration ...
#   number of violations = 212
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   Totals
#	Metal1        0        0        0        0
#	Metal2        0       84        0       84
#	Metal3        5      104        2      111
#	Metal4        1       16        0       17
#	Totals        6      204        2      212
#    number of process antenna violations = 58
#cpu time = 00:00:41, elapsed time = 00:00:22, memory = 2522.36 (MB), peak = 4356.18 (MB)
#start 34th optimization iteration ...
#   number of violations = 219
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   Totals
#	Metal1        0        0        0        0
#	Metal2        3       93        0       96
#	Metal3        8       93        2      103
#	Metal4        1       19        0       20
#	Totals       12      205        2      219
#    number of process antenna violations = 58
#cpu time = 00:00:34, elapsed time = 00:00:19, memory = 2520.96 (MB), peak = 4356.18 (MB)
#start 35th optimization iteration ...
#   number of violations = 212
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	Metal1        0        0        0
#	Metal2        2       95       97
#	Metal3        8       85       93
#	Metal4        1       21       22
#	Totals       11      201      212
#    number of process antenna violations = 58
#cpu time = 00:00:42, elapsed time = 00:00:23, memory = 2522.43 (MB), peak = 4356.18 (MB)
#start 36th optimization iteration ...
#   number of violations = 217
#
#    By Layer and Type :
#	         MetSpc    Short   CShort   Totals
#	Metal1        0        0        0        0
#	Metal2        2       93        0       95
#	Metal3        9       91        1      101
#	Metal4        1       20        0       21
#	Totals       12      204        1      217
#    number of process antenna violations = 58
#cpu time = 00:01:00, elapsed time = 00:00:36, memory = 2518.26 (MB), peak = 4356.18 (MB)
#start 37th optimization iteration ...
#   number of violations = 210
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   Totals
#	Metal1        0        0        0        0
#	Metal2        2       84        0       86
#	Metal3        6       93        2      101
#	Metal4        2       21        0       23
#	Totals       10      198        2      210
#    number of process antenna violations = 58
#cpu time = 00:00:45, elapsed time = 00:00:26, memory = 2519.62 (MB), peak = 4356.18 (MB)
#start 38th optimization iteration ...
#   number of violations = 235
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   AdjCut   Totals
#	Metal1        0        0        0        0        0
#	Metal2        3       96        0        2      101
#	Metal3        8       95        1        0      104
#	Metal4        1       29        0        0       30
#	Totals       12      220        1        2      235
#    number of process antenna violations = 58
#cpu time = 00:00:47, elapsed time = 00:00:25, memory = 2516.21 (MB), peak = 4356.18 (MB)
#start 39th optimization iteration ...
#   number of violations = 204
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   AdjCut   Totals
#	Metal1        0        0        0        0        0
#	Metal2        4       88        0        1       93
#	Metal3        7       89        1        0       97
#	Metal4        1       13        0        0       14
#	Totals       12      190        1        1      204
#    number of process antenna violations = 58
#cpu time = 00:00:55, elapsed time = 00:00:33, memory = 2517.34 (MB), peak = 4356.18 (MB)
#start 40th optimization iteration ...
#   number of violations = 216
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	Metal1        0        0        0
#	Metal2        2       94       96
#	Metal3        6      100      106
#	Metal4        1       13       14
#	Totals        9      207      216
#    number of process antenna violations = 58
#cpu time = 00:00:48, elapsed time = 00:00:27, memory = 2517.11 (MB), peak = 4356.18 (MB)
#start 41th optimization iteration ...
#   number of violations = 215
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	Metal1        0        0        0
#	Metal2        1       95       96
#	Metal3        6       96      102
#	Metal4        1       16       17
#	Totals        8      207      215
#    number of process antenna violations = 58
#cpu time = 00:00:37, elapsed time = 00:00:19, memory = 2519.56 (MB), peak = 4356.18 (MB)
#start 42th optimization iteration ...
#   number of violations = 215
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	Metal1        0        0        0
#	Metal2        1       95       96
#	Metal3        6       96      102
#	Metal4        1       16       17
#	Totals        8      207      215
#    number of process antenna violations = 58
#cpu time = 00:00:52, elapsed time = 00:00:28, memory = 2519.13 (MB), peak = 4356.18 (MB)
#start 43th optimization iteration ...
#   number of violations = 215
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	Metal1        0        0        0
#	Metal2        1       95       96
#	Metal3        6       96      102
#	Metal4        1       16       17
#	Totals        8      207      215
#    number of process antenna violations = 58
#cpu time = 00:00:26, elapsed time = 00:00:14, memory = 2519.64 (MB), peak = 4356.18 (MB)
#start 44th optimization iteration ...
#   number of violations = 215
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	Metal1        0        0        0
#	Metal2        1       95       96
#	Metal3        6       96      102
#	Metal4        1       16       17
#	Totals        8      207      215
#    number of process antenna violations = 58
#cpu time = 00:00:30, elapsed time = 00:00:17, memory = 2519.96 (MB), peak = 4356.18 (MB)
#start 45th optimization iteration ...
#   number of violations = 215
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	Metal1        0        0        0
#	Metal2        1       95       96
#	Metal3        6       96      102
#	Metal4        1       16       17
#	Totals        8      207      215
#    number of process antenna violations = 58
#cpu time = 00:00:41, elapsed time = 00:00:21, memory = 2519.33 (MB), peak = 4356.18 (MB)
#start 46th optimization iteration ...
#   number of violations = 215
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	Metal1        0        0        0
#	Metal2        1       95       96
#	Metal3        6       96      102
#	Metal4        1       16       17
#	Totals        8      207      215
#    number of process antenna violations = 58
#cpu time = 00:00:35, elapsed time = 00:00:19, memory = 2517.76 (MB), peak = 4356.18 (MB)
#start 47th optimization iteration ...
#   number of violations = 215
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	Metal1        0        0        0
#	Metal2        1       95       96
#	Metal3        6       96      102
#	Metal4        1       16       17
#	Totals        8      207      215
#    number of process antenna violations = 58
#cpu time = 00:00:39, elapsed time = 00:00:20, memory = 2516.09 (MB), peak = 4356.18 (MB)
#start 48th optimization iteration ...
#   number of violations = 215
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	Metal1        0        0        0
#	Metal2        1       95       96
#	Metal3        6       96      102
#	Metal4        1       16       17
#	Totals        8      207      215
#    number of process antenna violations = 58
#cpu time = 00:00:54, elapsed time = 00:00:30, memory = 2522.12 (MB), peak = 4356.18 (MB)
#start 49th optimization iteration ...
#   number of violations = 215
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	Metal1        0        0        0
#	Metal2        1       95       96
#	Metal3        6       96      102
#	Metal4        1       16       17
#	Totals        8      207      215
#    number of process antenna violations = 58
#cpu time = 00:00:27, elapsed time = 00:00:15, memory = 2516.10 (MB), peak = 4356.18 (MB)
#start 50th optimization iteration ...
#   number of violations = 215
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	Metal1        0        0        0
#	Metal2        1       95       96
#	Metal3        6       96      102
#	Metal4        1       16       17
#	Totals        8      207      215
#    number of process antenna violations = 58
#cpu time = 00:00:22, elapsed time = 00:00:13, memory = 2518.13 (MB), peak = 4356.18 (MB)
#start 51th optimization iteration ...
#   number of violations = 215
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	Metal1        0        0        0
#	Metal2        1       95       96
#	Metal3        6       96      102
#	Metal4        1       16       17
#	Totals        8      207      215
#    number of process antenna violations = 58
#cpu time = 00:00:29, elapsed time = 00:00:16, memory = 2518.75 (MB), peak = 4356.18 (MB)
#start 52th optimization iteration ...
#   number of violations = 215
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	Metal1        0        0        0
#	Metal2        1       95       96
#	Metal3        6       96      102
#	Metal4        1       16       17
#	Totals        8      207      215
#    number of process antenna violations = 58
#cpu time = 00:00:25, elapsed time = 00:00:13, memory = 2516.97 (MB), peak = 4356.18 (MB)
#start 53th optimization iteration ...
#   number of violations = 215
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	Metal1        0        0        0
#	Metal2        1       95       96
#	Metal3        6       96      102
#	Metal4        1       16       17
#	Totals        8      207      215
#    number of process antenna violations = 58
#cpu time = 00:00:43, elapsed time = 00:00:22, memory = 2520.41 (MB), peak = 4356.18 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 771
#Total wire length = 2343307 um.
#Total half perimeter of net bounding box = 1938417 um.
#Total wire length on LAYER Metal1 = 1 um.
#Total wire length on LAYER Metal2 = 655177 um.
#Total wire length on LAYER Metal3 = 932593 um.
#Total wire length on LAYER Metal4 = 755537 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER TopMetal1 = 0 um.
#Total wire length on LAYER TopMetal2 = 0 um.
#Total number of vias = 286771
#Up-Via Summary (total 286771):
#           
#-----------------------
# Metal1         141651
# Metal2         104273
# Metal3          40847
#-----------------------
#                286771 
#
#Total number of DRC violations = 215
#Total number of violations on LAYER Metal1 = 0
#Total number of violations on LAYER Metal2 = 96
#Total number of violations on LAYER Metal3 = 102
#Total number of violations on LAYER Metal4 = 17
#Total number of violations on LAYER Metal5 = 0
#Total number of violations on LAYER TopMetal1 = 0
#Total number of violations on LAYER TopMetal2 = 0
#Cpu time = 00:31:35
#Elapsed time = 00:16:51
#Increased memory = 21.76 (MB)
#Total memory = 2494.44 (MB)
#Peak memory = 4356.18 (MB)
#
#start routing for process antenna violation fix ...
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	Metal1        0        0        0
#	Metal2        1       95       96
#	Metal3        6       96      102
#	Metal4        1       16       17
#	Totals        8      207      215
#cpu time = 00:00:11, elapsed time = 00:00:08, memory = 2508.27 (MB), peak = 4356.18 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 771
#Total wire length = 2343307 um.
#Total half perimeter of net bounding box = 1938417 um.
#Total wire length on LAYER Metal1 = 1 um.
#Total wire length on LAYER Metal2 = 655177 um.
#Total wire length on LAYER Metal3 = 932593 um.
#Total wire length on LAYER Metal4 = 755537 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER TopMetal1 = 0 um.
#Total wire length on LAYER TopMetal2 = 0 um.
#Total number of vias = 286771
#Up-Via Summary (total 286771):
#           
#-----------------------
# Metal1         141651
# Metal2         104273
# Metal3          40847
#-----------------------
#                286771 
#
#Total number of DRC violations = 215
#Total number of process antenna violations = 8
#Total number of net violated process antenna rule = 8 ant fix stage
#Total number of violations on LAYER Metal1 = 0
#Total number of violations on LAYER Metal2 = 96
#Total number of violations on LAYER Metal3 = 102
#Total number of violations on LAYER Metal4 = 17
#Total number of violations on LAYER Metal5 = 0
#Total number of violations on LAYER TopMetal1 = 0
#Total number of violations on LAYER TopMetal2 = 0
#
#WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
#
# start diode insertion for process antenna violation fix ...
#WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2485.11 (MB), peak = 4356.18 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 771
#Total wire length = 2343307 um.
#Total half perimeter of net bounding box = 1938417 um.
#Total wire length on LAYER Metal1 = 1 um.
#Total wire length on LAYER Metal2 = 655177 um.
#Total wire length on LAYER Metal3 = 932593 um.
#Total wire length on LAYER Metal4 = 755537 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER TopMetal1 = 0 um.
#Total wire length on LAYER TopMetal2 = 0 um.
#Total number of vias = 286771
#Up-Via Summary (total 286771):
#           
#-----------------------
# Metal1         141651
# Metal2         104273
# Metal3          40847
#-----------------------
#                286771 
#
#Total number of DRC violations = 215
#Total number of process antenna violations = 11
#Total number of net violated process antenna rule = 8 
#Total number of violations on LAYER Metal1 = 0
#Total number of violations on LAYER Metal2 = 96
#Total number of violations on LAYER Metal3 = 102
#Total number of violations on LAYER Metal4 = 17
#Total number of violations on LAYER Metal5 = 0
#Total number of violations on LAYER TopMetal1 = 0
#Total number of violations on LAYER TopMetal2 = 0
#
#WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
#
#Total number of nets with non-default rule or having extra spacing = 771
#Total wire length = 2343307 um.
#Total half perimeter of net bounding box = 1938417 um.
#Total wire length on LAYER Metal1 = 1 um.
#Total wire length on LAYER Metal2 = 655177 um.
#Total wire length on LAYER Metal3 = 932593 um.
#Total wire length on LAYER Metal4 = 755537 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER TopMetal1 = 0 um.
#Total wire length on LAYER TopMetal2 = 0 um.
#Total number of vias = 286771
#Up-Via Summary (total 286771):
#           
#-----------------------
# Metal1         141651
# Metal2         104273
# Metal3          40847
#-----------------------
#                286771 
#
#Total number of DRC violations = 215
#Total number of process antenna violations = 11
#Total number of net violated process antenna rule = 8 
#Total number of violations on LAYER Metal1 = 0
#Total number of violations on LAYER Metal2 = 96
#Total number of violations on LAYER Metal3 = 102
#Total number of violations on LAYER Metal4 = 17
#Total number of violations on LAYER Metal5 = 0
#Total number of violations on LAYER TopMetal1 = 0
#Total number of violations on LAYER TopMetal2 = 0
#
#detailRoute Statistics:
#Cpu time = 00:31:51
#Elapsed time = 00:17:00
#Increased memory = 11.37 (MB)
#Total memory = 2484.05 (MB)
#Peak memory = 4356.18 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:32:17
#Elapsed time = 00:17:16
#Increased memory = -334.46 (MB)
#Total memory = 1982.54 (MB)
#Peak memory = 4356.18 (MB)
#Number of warnings = 95
#Total number of warnings = 280
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Sep  8 19:22:06 2025
#
**optDesign ... cpu = 0:36:32, real = 0:19:03, mem = 1954.9M, totSessionCpu=3:00:21 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
New Signature Flow (restoreNanoRouteOptions) ....
Extraction called for design 'croc_chip' of instances=52615 and nets=51289 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design croc_chip.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.4
      Min Width        : 0.16
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.45
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.45
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.45
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.45
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 2
      Min Width        : 1.64
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 3
      Min Width        : 2
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/innovus_temp_79069_ictc-eda-be-9-ldap-1_vantruong_vrGffx/croc_chip_79069_NVoAzo.rcdb.d -maxResLength 200  -basic
RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2918.3M)
Extracted 10.0002% (CPU Time= 0:00:02.5  MEM= 2966.3M)
Extracted 20.0002% (CPU Time= 0:00:03.3  MEM= 2966.3M)
Extracted 30.0002% (CPU Time= 0:00:05.5  MEM= 2970.3M)
Extracted 40.0002% (CPU Time= 0:00:06.0  MEM= 2970.3M)
Extracted 50.0003% (CPU Time= 0:00:06.7  MEM= 2970.3M)
Extracted 60.0003% (CPU Time= 0:00:09.1  MEM= 2970.3M)
Extracted 70.0003% (CPU Time= 0:00:09.5  MEM= 2970.3M)
Extracted 80.0003% (CPU Time= 0:00:10.0  MEM= 2970.3M)
Extracted 90.0003% (CPU Time= 0:00:11.0  MEM= 2970.3M)
Extracted 100% (CPU Time= 0:00:13.2  MEM= 2970.3M)
Number of Extracted Resistors     : 901406
Number of Extracted Ground Cap.   : 924234
Number of Extracted Coupling Cap. : 1992540
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.4fF, relative_c_threshold=1, and total_c_threshold=0fF.
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2947.0M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:16.6  Real Time: 0:00:16.0  MEM: 2951.023M)
**optDesign ... cpu = 0:36:48, real = 0:19:19, mem = 1957.1M, totSessionCpu=3:00:38 **
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: croc_chip
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=2980.02)
Initializing multi-corner resistance tables ...
AAE_INFO: 8 threads acquired from CTE.
Total number of fetched objects 49964
AAE_INFO-618: Total number of nets in the design is 51289,  97.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=3339.61 CPU=0:00:19.3 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=3339.61 CPU=0:00:21.2 REAL=0:00:04.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3339.6M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 3339.6M)
Starting SI iteration 2
Start delay calculation (fullDC) (8 T). (MEM=3015.75)
Glitch Analysis: View func_view_wc -- Total Number of Nets Skipped = 4. 
Glitch Analysis: View func_view_wc -- Total Number of Nets Analyzed = 49964. 
Total number of fetched objects 49964
AAE_INFO-618: Total number of nets in the design is 51289,  20.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=3344.62 CPU=0:00:10.7 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=3344.62 CPU=0:00:10.9 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:44.0 real=0:00:09.0 totSessionCpu=3:01:22 mem=3342.6M)

------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -3.494  | -0.535  |  1.667  | -3.494  |   N/A   |  6.811  | -0.036  |  0.261  |
|           TNS (ns):|-120.378 | -52.690 |  0.000  | -67.688 |   N/A   |  0.000  | -0.085  |  0.000  |
|    Violating Paths:|   417   |   382   |    0    |   35    |   N/A   |    0    |    3    |    0    |
|          All Paths:|  10625  |  10058  |   261   |   35    |   N/A   |    2    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    128 (128)     |   -0.147   |    167 (167)     |
|   max_tran     |      0 (0)       |   0.000    |     41 (92)      |
|   max_fanout   |      3 (3)       |     -6     |    182 (182)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.006%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:37:34, real = 0:19:29, mem = 2251.9M, totSessionCpu=3:01:24 **
Executing marking Critical Nets1
Footprint sg13g2_xor2_1 has at least 2 pins...
Footprint sg13g2_xnor2_1 has at least 3 pins...
Footprint sg13g2_slgcp_1 has at least 4 pins...
Footprint sg13g2_sdfbbp_1 has at least 5 pins...
*** Number of Vt Cells Partition = 1
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:37:34, real = 0:19:29, mem = 2251.9M, totSessionCpu=3:01:24 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:01, real=0:00:00, mem=3044.14M, totSessionCpu=3:01:25).
**optDesign ... cpu = 0:37:36, real = 0:19:29, mem = 2251.9M, totSessionCpu=3:01:25 **

Latch borrow mode reset to max_borrow
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:37:39, real = 0:19:30, mem = 2256.3M, totSessionCpu=3:01:29 **

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 func_view_wc 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | mem2reg | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -3.494  | -0.535  |  1.667  | -3.494  |   N/A   |  6.811  | -0.036  |  0.261  |
|           TNS (ns):|-120.378 | -52.690 |  0.000  | -67.688 |   N/A   |  0.000  | -0.085  |  0.000  |
|    Violating Paths:|   417   |   382   |    0    |   35    |   N/A   |    0    |    3    |    0    |
|          All Paths:|  10625  |  10058  |   261   |   35    |   N/A   |    2    |  1265   |   278   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    128 (128)     |   -0.147   |    167 (167)     |
|   max_tran     |      0 (0)       |   0.000    |     41 (92)      |
|   max_fanout   |      3 (3)       |     -6     |    182 (182)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.006%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:37:43, real = 0:19:33, mem = 2256.3M, totSessionCpu=3:01:33 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
invalid command name "it"

*** Memory Usage v#1 (Current mem = 3038.816M, initial mem = 273.906M) ***
*** Message Summary: 13843 warning(s), 0 error(s)

--- Ending "Innovus" (totcpu=3:21:39, real=10:10:41, mem=3038.8M) ---
