$date
	Thu Jun  6 15:46:11 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module adder $end
$var wire 4 ! A [3:0] $end
$var wire 4 " B [3:0] $end
$var wire 5 # X [4:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1111 #
b1010 "
b101 !
$end
#2001
b1100 "
b10000 #
b100 !
#4001
b10011 #
b1111 "
#6001
b100 "
b110 #
b10 !
#8001
b1111 "
b11011 #
b1100 !
#10001
b1100 "
b10000 #
b100 !
#12001
b11 "
b1000 #
b101 !
#14001
b100 "
b10001 #
b1101 !
#16001
b110 "
b10001 #
b1011 !
#18001
b1001 "
b1101 #
b100 !
#20001
b11 "
b100 #
b1 !
#22002
