INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DSD_lab/halfAdder/halfAdder.srcs/sources_1/new/halfadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfadder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DSD_lab/halfAdder/halfAdder.srcs/sim_1/new/halfadder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfadder_tb
