






set_property PACKAGE_PIN U12 [get_ports LED_R]
set_property PACKAGE_PIN T12 [get_ports LED_B]
set_property IOSTANDARD LVCMOS25 [get_ports LED_B]
set_property IOSTANDARD LVCMOS25 [get_ports LED_R]




set_property PACKAGE_PIN J20 [get_ports {AD9361_RXD_P[1]}]
set_property PACKAGE_PIN F19 [get_ports {AD9361_RXD_P[2]}]

set_property PACKAGE_PIN E17 [get_ports {AD9361_RXD_P[4]}]
set_property PACKAGE_PIN D19 [get_ports {AD9361_RXD_P[5]}]
set_property PACKAGE_PIN E18 [get_ports {AD9361_RXD_P[3]}]
set_property PACKAGE_PIN L19 [get_ports {AD9361_RXD_P[0]}]
set_property PACKAGE_PIN M17 [get_ports {AD9361_TXD_P[0]}]
set_property PACKAGE_PIN U18 [get_ports {AD9361_TXD_P[3]}]
set_property PACKAGE_PIN N18 [get_ports {AD9361_TXD_P[2]}]
set_property PACKAGE_PIN T20 [get_ports {AD9361_TXD_P[1]}]
set_property PACKAGE_PIN V20 [get_ports {AD9361_TXD_P[4]}]
set_property PACKAGE_PIN W18 [get_ports {AD9361_TXD_P[5]}]
set_property PACKAGE_PIN H16 [get_ports CLOCK_26_IN]

set_property PACKAGE_PIN J19 [get_ports AD9361_SPI_CLK]
set_property PACKAGE_PIN B20 [get_ports AD9361_SPI_CS]
set_property PACKAGE_PIN C20 [get_ports AD9361_SPI_SDO]
set_property PACKAGE_PIN B19 [get_ports AD9361_SPI_SDI]
set_property IOSTANDARD LVCMOS25 [get_ports AD9361_SPI_CLK]
set_property IOSTANDARD LVCMOS25 [get_ports AD9361_SPI_CS]
set_property IOSTANDARD LVCMOS25 [get_ports AD9361_SPI_SDI]
set_property IOSTANDARD LVCMOS25 [get_ports AD9361_SPI_SDO]

set_property PACKAGE_PIN K17 [get_ports AD9361_DATA_CLK_P]
set_property PACKAGE_PIN G19 [get_ports AD9361_TX_FRM_P]
set_property PACKAGE_PIN A20 [get_ports AD9361_RESET]
set_property PACKAGE_PIN M19 [get_ports AD9361_FB_CLK_P]
set_property PACKAGE_PIN N20 [get_ports AD9361_RX_FRM_P]
set_property PACKAGE_PIN P18 [get_ports AD9361_TXNRX]
set_property PACKAGE_PIN N17 [get_ports AD9361_ENABLE]
set_property IOSTANDARD LVDS_25 [get_ports AD9361_DATA_CLK_P]
set_property IOSTANDARD LVDS_25 [get_ports AD9361_DATA_CLK_N]
set_property IOSTANDARD LVCMOS25 [get_ports AD9361_ENABLE]
set_property IOSTANDARD LVDS_25 [get_ports AD9361_FB_CLK_P]
set_property IOSTANDARD LVDS_25 [get_ports AD9361_FB_CLK_N]
set_property IOSTANDARD LVCMOS25 [get_ports AD9361_RESET]
set_property IOSTANDARD LVDS_25 [get_ports AD9361_RX_FRM_P]
set_property IOSTANDARD LVDS_25 [get_ports AD9361_RX_FRM_N]
set_property IOSTANDARD LVDS_25 [get_ports AD9361_TX_FRM_P]
set_property IOSTANDARD LVDS_25 [get_ports AD9361_TX_FRM_N]
set_property IOSTANDARD LVCMOS25 [get_ports AD9361_TXNRX]
set_property IOSTANDARD LVCMOS25 [get_ports CLOCK_26_IN]
set_property IOSTANDARD LVDS_25 [get_ports {AD9361_RXD_P[5]}]
set_property IOSTANDARD LVDS_25 [get_ports {AD9361_RXD_N[5]}]
set_property IOSTANDARD LVDS_25 [get_ports {AD9361_RXD_P[4]}]
set_property IOSTANDARD LVDS_25 [get_ports {AD9361_RXD_N[4]}]
set_property IOSTANDARD LVDS_25 [get_ports {AD9361_RXD_P[3]}]
set_property IOSTANDARD LVDS_25 [get_ports {AD9361_RXD_N[3]}]
set_property IOSTANDARD LVDS_25 [get_ports {AD9361_RXD_P[2]}]
set_property IOSTANDARD LVDS_25 [get_ports {AD9361_RXD_N[2]}]
set_property IOSTANDARD LVDS_25 [get_ports {AD9361_RXD_P[1]}]
set_property IOSTANDARD LVDS_25 [get_ports {AD9361_RXD_N[1]}]
set_property IOSTANDARD LVDS_25 [get_ports {AD9361_RXD_P[0]}]
set_property IOSTANDARD LVDS_25 [get_ports {AD9361_RXD_N[0]}]
set_property IOSTANDARD LVDS_25 [get_ports {AD9361_TXD_P[5]}]
set_property IOSTANDARD LVDS_25 [get_ports {AD9361_TXD_N[5]}]
set_property IOSTANDARD LVDS_25 [get_ports {AD9361_TXD_P[4]}]
set_property IOSTANDARD LVDS_25 [get_ports {AD9361_TXD_N[4]}]
set_property IOSTANDARD LVDS_25 [get_ports {AD9361_TXD_P[3]}]
set_property IOSTANDARD LVDS_25 [get_ports {AD9361_TXD_N[3]}]
set_property IOSTANDARD LVDS_25 [get_ports {AD9361_TXD_P[2]}]
set_property IOSTANDARD LVDS_25 [get_ports {AD9361_TXD_N[2]}]
set_property IOSTANDARD LVDS_25 [get_ports {AD9361_TXD_P[1]}]
set_property IOSTANDARD LVDS_25 [get_ports {AD9361_TXD_N[1]}]
set_property IOSTANDARD LVDS_25 [get_ports {AD9361_TXD_P[0]}]
set_property IOSTANDARD LVDS_25 [get_ports {AD9361_TXD_N[0]}]
set_property DRIVE 8 [get_ports AD9361_TXNRX]
set_property DRIVE 8 [get_ports AD9361_RESET]
set_property DRIVE 8 [get_ports AD9361_ENABLE]
set_property DRIVE 4 [get_ports AD9361_SPI_CLK]
set_property DRIVE 4 [get_ports AD9361_SPI_CS]
set_property DRIVE 4 [get_ports AD9361_SPI_SDI]






create_clock -period 10.000 -waveform {0.000 5.000} [get_nets AD9361_DATA_CLK_P]


set_property DIFF_TERM TRUE [get_ports {AD9361_RXD_P[5]}]
set_property DIFF_TERM TRUE [get_ports {AD9361_RXD_N[5]}]
set_property DIFF_TERM TRUE [get_ports {AD9361_RXD_P[4]}]
set_property DIFF_TERM TRUE [get_ports {AD9361_RXD_N[4]}]
set_property DIFF_TERM TRUE [get_ports {AD9361_RXD_P[3]}]
set_property DIFF_TERM TRUE [get_ports {AD9361_RXD_N[3]}]
set_property DIFF_TERM TRUE [get_ports {AD9361_RXD_P[2]}]
set_property DIFF_TERM TRUE [get_ports {AD9361_RXD_N[2]}]
set_property DIFF_TERM TRUE [get_ports {AD9361_RXD_P[1]}]
set_property DIFF_TERM TRUE [get_ports {AD9361_RXD_N[1]}]
set_property DIFF_TERM TRUE [get_ports {AD9361_RXD_P[0]}]
set_property DIFF_TERM TRUE [get_ports {AD9361_RXD_N[0]}]
set_property DIFF_TERM TRUE [get_ports AD9361_DATA_CLK_P]
set_property DIFF_TERM TRUE [get_ports AD9361_DATA_CLK_N]
set_property DIFF_TERM TRUE [get_ports AD9361_RX_FRM_P]
set_property DIFF_TERM TRUE [get_ports AD9361_RX_FRM_N]









set_multicycle_path -setup -start -from [get_pins -hierarchical *fftIn_mCycle*/C] -to [get_pins -hierarchical *fftOut_mCycle*/D] 4
set_multicycle_path -hold -start -from [get_pins -hierarchical *fftIn_mCycle*/C] -to [get_pins -hierarchical *fftOut_mCycle*/D] 3

set_multicycle_path -setup -start -from [get_pins -hierarchical *fftIn_2Cycle*/C] -to [get_pins -hierarchical *fftOut_2Cycle*/D] 2
set_multicycle_path -hold -start -from [get_pins -hierarchical *fftIn_2Cycle*/C] -to [get_pins -hierarchical *fftOut_2Cycle*/D] 1



set_false_path -from [get_pins -filter { NAME =~  "*CLK*" } -of_objects [get_cells -hierarchical -filter { NAME =~  "*ram1_reg_*" }]] -to [get_pins -hierarchical *tmpdata_reg*/D*]
set_false_path -from [get_pins -hierarchical rdRpos*/C] -to [get_pins -filter { NAME =~  "*D*" } -of_objects [get_cells -hierarchical -filter { NAME =~  "*syncRpos*" }]]
set_false_path -from [get_pins -hierarchical wrWpos*/C] -to [get_pins -filter { NAME =~  "*D*" } -of_objects [get_cells -hierarchical -filter { NAME =~  "*syncWpos*" }]]
set_false_path -from [get_pins -hierarchical grey1_reg*/C] -to [get_pins -filter { NAME =~  "*/D*" } -of_objects [get_cells -hierarchical -filter { NAME =~  "*/sync1/*" }]]

set_false_path -to [get_pins -hierarchical *greyCDCSyncAsyncTarget*]




#set_property BEL DSP48E1 [get_cells fft/core/sub1/sub1/core/g_mult.mult/mult/m1/multLower/g6.p_reg]
#set_property LOC DSP48_X0Y24 [get_cells fft/core/sub1/sub1/core/g_mult.mult/mult/m1/multLower/g6.p_reg]
#set_property LOC RAMB36_X0Y3 [get_cells fft/oreorderer/rb/g4.ram/ram1_reg_0]
#set_property LOC RAMB36_X0Y4 [get_cells fft/oreorderer/rb/g4.ram/ram1_reg_2]
#set_property LOC RAMB36_X0Y5 [get_cells fft/oreorderer/rb/g4.ram/ram1_reg_1]
#set_property LOC RAMB36_X0Y6 [get_cells fft/oreorderer/rb/g4.ram/ram1_reg_3]
#set_property LOC RAMB36_X1Y5 [get_cells fft/core/sub1/core/transp/g4.ram/ram1_reg]
#set_property LOC RAMB36_X1Y9 [get_cells {u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram}]
#set_property LOC RAMB36_X0Y1 [get_cells hps/design_1_i/dcfifo2Wrapper_0/U0/fifo/ram/ram1_reg_0]
#set_property LOC RAMB36_X0Y2 [get_cells hps/design_1_i/axiMatrixProcessor_0/U0/adapter/fifo/ram/ram1_reg]
#set_property LOC RAMB36_X0Y0 [get_cells hps/design_1_i/dcfifo2Wrapper_0/U0/fifo/ram/ram1_reg_1]
#set_property BEL DSP48E1 [get_cells fft/core/sub1/sub1/core/g_mult.mult/mult/m2/multLower/g6.p_reg]
#set_property BEL DSP48E1 [get_cells fft/core/sub2/core/g_mult.mult/mult/m3/multUpper/g6.p_reg]
#set_property BEL DSP48E1 [get_cells fft/twMult/ad3_reg]
#set_property BEL DSP48E1 [get_cells fft/core/sub2/core/g_mult.mult/mult/m3/multLower/g5.p_reg]
#set_property BEL DSP48E1 [get_cells fft/twMult/ac3_reg]
#set_property BEL DSP48E1 [get_cells fft/twMult/ac4_reg__0]
#set_property BEL DSP48E1 [get_cells fft/core/sub1/sub1/core/g_mult.mult/mult/m2/multUpper/g6.p_reg]
#set_property BEL DSP48E1 [get_cells fft/core/sub1/sub1/core/g_mult.mult/mult/m4/multUpper/g6.p_reg]
#set_property BEL DSP48E1 [get_cells fft/core/sub2/core/g_mult.mult/mult/m2/multLower/g6.p_reg]
#set_property BEL DSP48E1 [get_cells fft/core/sub2/core/g_mult.mult/mult/m1/multLower/g6.p_reg]
#set_property BEL DSP48E1 [get_cells fft/core/sub2/core/g_mult.mult/mult/m2/multUpper/g6.p_reg]
#set_property BEL DSP48E1 [get_cells fft/twMult/bd3_reg]
#set_property BEL DSP48E1 [get_cells fft/twMult/bd4_reg__0]
#set_property BEL DSP48E1 [get_cells fft/core/sub2/core/g_mult.mult/mult/m4/multUpper/g6.p_reg]
#set_property BEL DSP48E1 [get_cells fft/twAddr_reg]
#set_property BEL DSP48E1 [get_cells fft/twMult/ad4_reg__0]
#set_property BEL DSP48E1 [get_cells fft/core/sub1/sub1/core/g_mult.mult/mult/m4/multLower/g6.p_reg]
#set_property BEL DSP48E1 [get_cells fft/core/sub2/core/g_mult.mult/mult/m1/multUpper/g6.p_reg]
#set_property BEL DSP48E1 [get_cells fft/tw/twg/mult/bd4_reg__0]
#set_property BEL DSP48E1 [get_cells fft/tw/twg/mult/bd3_reg]
#set_property BEL DSP48E1 [get_cells fft/tw/twg/mult/ad4_reg__0]
#set_property BEL DSP48E1 [get_cells fft/core/sub2/core/g_mult.mult/mult/m4/multLower/g6.p_reg]
#set_property BEL DSP48E1 [get_cells fft/tw/twg/mult/ad3_reg]
#set_property LOC DSP48_X0Y22 [get_cells fft/core/sub1/sub1/core/g_mult.mult/mult/m2/multLower/g6.p_reg]
#set_property LOC DSP48_X0Y17 [get_cells fft/core/sub2/core/g_mult.mult/mult/m3/multUpper/g6.p_reg]
#set_property LOC DSP48_X0Y8 [get_cells fft/twMult/ad3_reg]
#set_property LOC DSP48_X0Y16 [get_cells fft/core/sub2/core/g_mult.mult/mult/m3/multLower/g5.p_reg]
#set_property LOC DSP48_X0Y10 [get_cells fft/twMult/ac3_reg]
#set_property LOC DSP48_X0Y11 [get_cells fft/twMult/ac4_reg__0]
#set_property LOC DSP48_X0Y23 [get_cells fft/core/sub1/sub1/core/g_mult.mult/mult/m2/multUpper/g6.p_reg]
#set_property LOC DSP48_X0Y21 [get_cells fft/core/sub1/sub1/core/g_mult.mult/mult/m4/multUpper/g6.p_reg]
#set_property LOC DSP48_X0Y18 [get_cells fft/core/sub2/core/g_mult.mult/mult/m2/multLower/g6.p_reg]
#set_property LOC DSP48_X0Y12 [get_cells fft/core/sub2/core/g_mult.mult/mult/m1/multLower/g6.p_reg]
#set_property LOC DSP48_X0Y19 [get_cells fft/core/sub2/core/g_mult.mult/mult/m2/multUpper/g6.p_reg]
#set_property LOC DSP48_X0Y6 [get_cells fft/twMult/bd3_reg]
#set_property LOC DSP48_X0Y7 [get_cells fft/twMult/bd4_reg__0]
#set_property LOC DSP48_X0Y15 [get_cells fft/core/sub2/core/g_mult.mult/mult/m4/multUpper/g6.p_reg]
#set_property LOC DSP48_X0Y2 [get_cells fft/twAddr_reg]
#set_property LOC DSP48_X0Y9 [get_cells fft/twMult/ad4_reg__0]
#set_property LOC DSP48_X0Y20 [get_cells fft/core/sub1/sub1/core/g_mult.mult/mult/m4/multLower/g6.p_reg]
#set_property LOC DSP48_X0Y13 [get_cells fft/core/sub2/core/g_mult.mult/mult/m1/multUpper/g6.p_reg]
#set_property LOC DSP48_X0Y1 [get_cells fft/tw/twg/mult/bd4_reg__0]
#set_property LOC DSP48_X0Y0 [get_cells fft/tw/twg/mult/bd3_reg]
#set_property LOC DSP48_X0Y5 [get_cells fft/tw/twg/mult/ad4_reg__0]
#set_property LOC DSP48_X0Y14 [get_cells fft/core/sub2/core/g_mult.mult/mult/m4/multLower/g6.p_reg]
#set_property LOC DSP48_X0Y4 [get_cells fft/tw/twg/mult/ad3_reg]
#set_property BEL DSP48E1 [get_cells fft/core/core/g_mult.mult/mult/m1/multLower/g6.p_reg]
#set_property BEL RAMB18E1 [get_cells fft/tw/tw1/data1_reg_1]
#set_property BEL DSP48E1 [get_cells fft/core/core/g_mult.mult/mult/m2/multUpper/g6.p_reg]
#set_property BEL DSP48E1 [get_cells fft/core/core/g_mult.mult/mult/m4/multUpper/g6.p_reg]
#set_property BEL RAMB18E1 [get_cells fft/tw/tw2/data1_reg_1]
#set_property BEL DSP48E1 [get_cells fft/core/core/g_mult.mult/mult/m1/multUpper/g6.p_reg]
#set_property BEL DSP48E1 [get_cells fft/tw/twg/mult/bc3_reg]
#set_property BEL DSP48E1 [get_cells fft/tw/twg/mult/bc4_reg__0]
#set_property BEL DSP48E1 [get_cells fft/core/core/g_mult.mult/mult/m3/multLower/g5.p_reg]
#set_property BEL DSP48E1 [get_cells fft/tw/twg/mult/ac3_reg]
#set_property BEL DSP48E1 [get_cells fft/tw/twg/mult/ac4_reg__0]
#set_property BEL DSP48E1 [get_cells fft/core/core/g_mult.mult/mult/m2/multLower/g6.p_reg]
#set_property BEL DSP48E1 [get_cells fft/core/core/g_mult.mult/mult/m3/multUpper/g6.p_reg]
#set_property BEL DSP48E1 [get_cells fft/core/core/g_mult.mult/mult/m4/multLower/g6.p_reg]
#set_property LOC DSP48_X1Y4 [get_cells fft/core/core/g_mult.mult/mult/m1/multLower/g6.p_reg]
#set_property LOC RAMB18_X1Y0 [get_cells fft/tw/tw1/data1_reg_1]
#set_property LOC DSP48_X1Y9 [get_cells fft/core/core/g_mult.mult/mult/m2/multUpper/g6.p_reg]
#set_property LOC DSP48_X1Y11 [get_cells fft/core/core/g_mult.mult/mult/m4/multUpper/g6.p_reg]
#set_property LOC RAMB18_X1Y1 [get_cells fft/tw/tw2/data1_reg_1]
#set_property LOC RAMB36_X1Y4 [get_cells fft/ireorder/rb/g4.ram/ram1_reg_3]
#set_property LOC DSP48_X1Y5 [get_cells fft/core/core/g_mult.mult/mult/m1/multUpper/g6.p_reg]
#set_property LOC DSP48_X1Y2 [get_cells fft/tw/twg/mult/bc3_reg]
#set_property LOC DSP48_X1Y3 [get_cells fft/tw/twg/mult/bc4_reg__0]
#set_property LOC DSP48_X1Y6 [get_cells fft/core/core/g_mult.mult/mult/m3/multLower/g5.p_reg]
#set_property LOC DSP48_X1Y0 [get_cells fft/tw/twg/mult/ac3_reg]
#set_property LOC DSP48_X1Y1 [get_cells fft/tw/twg/mult/ac4_reg__0]
#set_property LOC DSP48_X1Y8 [get_cells fft/core/core/g_mult.mult/mult/m2/multLower/g6.p_reg]
#set_property LOC RAMB36_X1Y2 [get_cells fft/tw/tw1/data1_reg_0]
#set_property LOC RAMB36_X1Y1 [get_cells fft/tw/tw2/data1_reg_0]
#set_property LOC DSP48_X1Y7 [get_cells fft/core/core/g_mult.mult/mult/m3/multUpper/g6.p_reg]
#set_property LOC DSP48_X1Y10 [get_cells fft/core/core/g_mult.mult/mult/m4/multLower/g6.p_reg]
#set_property LOC RAMB36_X1Y3 [get_cells fft/ireorder/rb/g4.ram/ram1_reg_1]
#set_property BEL DSP48E1 [get_cells fft/core/sub1/sub1/core/g_mult.mult/mult/m3/multLower/g5.p_reg]
#set_property BEL DSP48E1 [get_cells fft/core/sub1/core/g_mult.mult/mult/m4/multUpper/g6.p_reg]
#set_property BEL DSP48E1 [get_cells fft/core/sub1/core/g_mult.mult/mult/m1/multLower/g6.p_reg]
#set_property BEL DSP48E1 [get_cells fft/core/sub1/sub1/core/g_mult.mult/mult/m3/multUpper/g6.p_reg]
#set_property BEL DSP48E1 [get_cells fft/core/sub1/core/g_mult.mult/mult/m2/multUpper/g6.p_reg]
#set_property BEL DSP48E1 [get_cells fft/core/sub1/core/g_mult.mult/mult/m4/multLower/g6.p_reg]
#set_property BEL DSP48E1 [get_cells fft/core/sub1/core/g_mult.mult/mult/m2/multLower/g6.p_reg]
#set_property BEL DSP48E1 [get_cells fft/core/sub1/core/g_mult.mult/mult/m3/multLower/g5.p_reg]
#set_property BEL DSP48E1 [get_cells fft/core/sub1/core/g_mult.mult/mult/m1/multUpper/g6.p_reg]
#set_property BEL DSP48E1 [get_cells fft/twMult/bc3_reg]
#set_property BEL DSP48E1 [get_cells fft/twMult/bc4_reg__0]
#set_property BEL DSP48E1 [get_cells fft/core/sub1/core/g_mult.mult/mult/m3/multUpper/g6.p_reg]
#set_property LOC DSP48_X1Y22 [get_cells fft/core/sub1/sub1/core/g_mult.mult/mult/m3/multLower/g5.p_reg]
#set_property LOC DSP48_X1Y19 [get_cells fft/core/sub1/core/g_mult.mult/mult/m4/multUpper/g6.p_reg]
#set_property LOC DSP48_X1Y16 [get_cells fft/core/sub1/core/g_mult.mult/mult/m1/multLower/g6.p_reg]
#set_property LOC DSP48_X1Y23 [get_cells fft/core/sub1/sub1/core/g_mult.mult/mult/m3/multUpper/g6.p_reg]
#set_property LOC DSP48_X1Y21 [get_cells fft/core/sub1/core/g_mult.mult/mult/m2/multUpper/g6.p_reg]
#set_property LOC DSP48_X1Y18 [get_cells fft/core/sub1/core/g_mult.mult/mult/m4/multLower/g6.p_reg]
#set_property LOC DSP48_X1Y20 [get_cells fft/core/sub1/core/g_mult.mult/mult/m2/multLower/g6.p_reg]
#set_property LOC DSP48_X1Y14 [get_cells fft/core/sub1/core/g_mult.mult/mult/m3/multLower/g5.p_reg]
#set_property LOC DSP48_X1Y17 [get_cells fft/core/sub1/core/g_mult.mult/mult/m1/multUpper/g6.p_reg]
#set_property LOC DSP48_X1Y12 [get_cells fft/twMult/bc3_reg]
#set_property LOC DSP48_X1Y13 [get_cells fft/twMult/bc4_reg__0]
#set_property LOC DSP48_X1Y15 [get_cells fft/core/sub1/core/g_mult.mult/mult/m3/multUpper/g6.p_reg]
#set_property BEL RAMB18E1 [get_cells fft/core/rom/addr1_reg_0]
#set_property BEL RAMB18E1 [get_cells fft/core/rom/addr1_reg_1]
#set_property LOC RAMB36_X2Y1 [get_cells fft/ireorder/rb/g4.ram/ram1_reg_2]
#set_property LOC RAMB36_X2Y2 [get_cells fft/ireorder/rb/g4.ram/ram1_reg_0]
#set_property LOC RAMB36_X2Y4 [get_cells fft/core/core/transp/g4.ram/ram1_reg_1]
#set_property LOC RAMB18_X2Y0 [get_cells fft/core/rom/addr1_reg_0]
#set_property LOC RAMB36_X2Y3 [get_cells fft/core/core/transp/g4.ram/ram1_reg_0]
#set_property LOC RAMB18_X2Y1 [get_cells fft/core/rom/addr1_reg_1]












#connect_debug_port u_ila_0/probe10 [get_nets [list hps/design_1_i/pipeHierarchy/axiPipeRW_0/U0/writer/frameDone]]

#create_debug_core u_ila_0 ila
#set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
#set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
#set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
#set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
#set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
#set_property C_INPUT_PIPE_STAGES 2 [get_debug_cores u_ila_0]
#set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
#set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
#set_property port_width 1 [get_debug_ports u_ila_0/clk]
#connect_debug_port u_ila_0/clk [get_nets [list clkgen/inst/clk_out2]]
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
#set_property port_width 23 [get_debug_ports u_ila_0/probe0]
#connect_debug_port u_ila_0/probe0 [get_nets [list {hps/design_1_i/pipeHierarchy/axiPipeRW_0/U0/writer/currFrameBytes_reg[5]} {hps/design_1_i/pipeHierarchy/axiPipeRW_0/U0/writer/currFrameBytes_reg[6]} {hps/design_1_i/pipeHierarchy/axiPipeRW_0/U0/writer/currFrameBytes_reg[7]} {hps/design_1_i/pipeHierarchy/axiPipeRW_0/U0/writer/currFrameBytes_reg[8]} {hps/design_1_i/pipeHierarchy/axiPipeRW_0/U0/writer/currFrameBytes_reg[9]} {hps/design_1_i/pipeHierarchy/axiPipeRW_0/U0/writer/currFrameBytes_reg[10]} {hps/design_1_i/pipeHierarchy/axiPipeRW_0/U0/writer/currFrameBytes_reg[11]} {hps/design_1_i/pipeHierarchy/axiPipeRW_0/U0/writer/currFrameBytes_reg[12]} {hps/design_1_i/pipeHierarchy/axiPipeRW_0/U0/writer/currFrameBytes_reg[13]} {hps/design_1_i/pipeHierarchy/axiPipeRW_0/U0/writer/currFrameBytes_reg[14]} {hps/design_1_i/pipeHierarchy/axiPipeRW_0/U0/writer/currFrameBytes_reg[15]} {hps/design_1_i/pipeHierarchy/axiPipeRW_0/U0/writer/currFrameBytes_reg[16]} {hps/design_1_i/pipeHierarchy/axiPipeRW_0/U0/writer/currFrameBytes_reg[17]} {hps/design_1_i/pipeHierarchy/axiPipeRW_0/U0/writer/currFrameBytes_reg[18]} {hps/design_1_i/pipeHierarchy/axiPipeRW_0/U0/writer/currFrameBytes_reg[19]} {hps/design_1_i/pipeHierarchy/axiPipeRW_0/U0/writer/currFrameBytes_reg[20]} {hps/design_1_i/pipeHierarchy/axiPipeRW_0/U0/writer/currFrameBytes_reg[21]} {hps/design_1_i/pipeHierarchy/axiPipeRW_0/U0/writer/currFrameBytes_reg[22]} {hps/design_1_i/pipeHierarchy/axiPipeRW_0/U0/writer/currFrameBytes_reg[23]} {hps/design_1_i/pipeHierarchy/axiPipeRW_0/U0/writer/currFrameBytes_reg[24]} {hps/design_1_i/pipeHierarchy/axiPipeRW_0/U0/writer/currFrameBytes_reg[25]} {hps/design_1_i/pipeHierarchy/axiPipeRW_0/U0/writer/currFrameBytes_reg[26]} {hps/design_1_i/pipeHierarchy/axiPipeRW_0/U0/writer/currFrameBytes_reg[27]}]]
#create_debug_port u_ila_0 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
#set_property port_width 24 [get_debug_ports u_ila_0/probe1]
#connect_debug_port u_ila_0/probe1 [get_nets [list {hps/design_1_i/pipeHierarchy/axiPipeRW_0/U0/writer/g3.dcnt/accum[4]} {hps/design_1_i/pipeHierarchy/axiPipeRW_0/U0/writer/g3.dcnt/accum[5]} {hps/design_1_i/pipeHierarchy/axiPipeRW_0/U0/writer/g3.dcnt/accum[6]} {hps/design_1_i/pipeHierarchy/axiPipeRW_0/U0/writer/g3.dcnt/accum[7]} {hps/design_1_i/pipeHierarchy/axiPipeRW_0/U0/writer/g3.dcnt/accum[8]} {hps/design_1_i/pipeHierarchy/axiPipeRW_0/U0/writer/g3.dcnt/accum[9]} {hps/design_1_i/pipeHierarchy/axiPipeRW_0/U0/writer/g3.dcnt/accum[10]} {hps/design_1_i/pipeHierarchy/axiPipeRW_0/U0/writer/g3.dcnt/accum[11]} {hps/design_1_i/pipeHierarchy/axiPipeRW_0/U0/writer/g3.dcnt/accum[12]} {hps/design_1_i/pipeHierarchy/axiPipeRW_0/U0/writer/g3.dcnt/accum[13]} {hps/design_1_i/pipeHierarchy/axiPipeRW_0/U0/writer/g3.dcnt/accum[14]} {hps/design_1_i/pipeHierarchy/axiPipeRW_0/U0/writer/g3.dcnt/accum[15]} {hps/design_1_i/pipeHierarchy/axiPipeRW_0/U0/writer/g3.dcnt/accum[16]} {hps/design_1_i/pipeHierarchy/axiPipeRW_0/U0/writer/g3.dcnt/accum[17]} {hps/design_1_i/pipeHierarchy/axiPipeRW_0/U0/writer/g3.dcnt/accum[18]} {hps/design_1_i/pipeHierarchy/axiPipeRW_0/U0/writer/g3.dcnt/accum[19]} {hps/design_1_i/pipeHierarchy/axiPipeRW_0/U0/writer/g3.dcnt/accum[20]} {hps/design_1_i/pipeHierarchy/axiPipeRW_0/U0/writer/g3.dcnt/accum[21]} {hps/design_1_i/pipeHierarchy/axiPipeRW_0/U0/writer/g3.dcnt/accum[22]} {hps/design_1_i/pipeHierarchy/axiPipeRW_0/U0/writer/g3.dcnt/accum[23]} {hps/design_1_i/pipeHierarchy/axiPipeRW_0/U0/writer/g3.dcnt/accum[24]} {hps/design_1_i/pipeHierarchy/axiPipeRW_0/U0/writer/g3.dcnt/accum[25]} {hps/design_1_i/pipeHierarchy/axiPipeRW_0/U0/writer/g3.dcnt/accum[26]} {hps/design_1_i/pipeHierarchy/axiPipeRW_0/U0/writer/g3.dcnt/accum[27]}]]
#create_debug_port u_ila_0 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
#set_property port_width 1 [get_debug_ports u_ila_0/probe2]
#connect_debug_port u_ila_0/probe2 [get_nets [list hps/design_1_i/pipeHierarchy/axiPipeRW_0/U0/writer/rAddrGen/avalid]]
#create_debug_port u_ila_0 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
#set_property port_width 1 [get_debug_ports u_ila_0/probe3]
#connect_debug_port u_ila_0/probe3 [get_nets [list hps/design_1_i/pipeHierarchy/axiPipeRW_0/U0/inp_tready]]
#create_debug_port u_ila_0 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
#set_property port_width 1 [get_debug_ports u_ila_0/probe4]
#connect_debug_port u_ila_0/probe4 [get_nets [list hps/design_1_i/pipeHierarchy/axiPipeRW_0/U0/inp_tvalid]]
#create_debug_port u_ila_0 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
#set_property port_width 1 [get_debug_ports u_ila_0/probe5]
#connect_debug_port u_ila_0/probe5 [get_nets [list hps/design_1_i/pipeHierarchy/axiPipeRW_0/U0/mm_awready]]
#create_debug_port u_ila_0 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
#set_property port_width 1 [get_debug_ports u_ila_0/probe6]
#connect_debug_port u_ila_0/probe6 [get_nets [list hps/design_1_i/pipeHierarchy/axiPipeRW_0/U0/mm_bvalid]]
#create_debug_port u_ila_0 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
#set_property port_width 1 [get_debug_ports u_ila_0/probe7]
#connect_debug_port u_ila_0/probe7 [get_nets [list hps/design_1_i/pipeHierarchy/axiPipeRW_0/U0/mm_wlast]]
#create_debug_port u_ila_0 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
#set_property port_width 1 [get_debug_ports u_ila_0/probe8]
#connect_debug_port u_ila_0/probe8 [get_nets [list hps/design_1_i/pipeHierarchy/axiPipeRW_0/U0/mm_wready]]
#create_debug_port u_ila_0 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
#set_property port_width 1 [get_debug_ports u_ila_0/probe9]
#connect_debug_port u_ila_0/probe9 [get_nets [list hps/design_1_i/pipeHierarchy/axiPipeRW_0/U0/mm_wvalid]]
#set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
#set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
#set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
#connect_debug_port dbg_hub/clk [get_nets CLOCK_200]

