
Cadence Innovus(TM) Implementation System.
Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v17.11-s080_1, built Fri Aug 4 11:13:11 PDT 2017
Options:	
Date:		Tue Nov 17 21:53:36 2020
Host:		localhost.localdomain (x86_64 w/Linux 3.10.0-957.5.1.el7.x86_64) (1core*2cpus*Westmere E56xx/L56xx/X56xx (Nehalem-C) 4096KB)
OS:		CentOS Linux release 7.6.1810 (Core) 

License:
		invs	Innovus Implementation System	17.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (31 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getDrawView
<CMD> loadWorkspace -name Physical
<CMD> win
<CMD> encMessage warning 0
Suppress "**WARN ..." messages.
<CMD> encMessage debug 0
<CMD> encMessage info 0
**WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
my_rc
Loading view definition file from /home/isa38/Desktop/lab1/innovus/IIR.enc.dat/viewDefinition.tcl
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI221_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI221_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
*** End library_loading (cpu=0.04min, real=0.37min, mem=20.7M, fe_cpu=0.50min, fe_real=5.85min, fe_mem=533.3M) ***
*** Netlist is unique.
Loading preference file /home/isa38/Desktop/lab1/innovus/IIR.enc.dat/gui.pref.tcl ...
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
'set_default_switching_activity' finished successfully.
<CMD> set_power_analysis_mode -reset
<CMD> set_power_analysis_mode -method static -corner max -create_binary_db true -write_static_currents true -honor_negative_energy true -ignore_control_signals true
<CMD> set_power_output_dir -reset
<CMD> set_power_output_dir ./
<CMD> set_default_switching_activity -reset
<CMD> set_default_switching_activity -input_activity 0.2 -period 10.0
'set_default_switching_activity' finished successfully.
<CMD> read_activity_file -reset
<CMD> read_activity_file -format VCD -scope testIIR/UUT -start {} -end {} -block {} ../vcd/design.vcd
'read_activity_file' finished successfully.
<CMD> set_power -reset
<CMD> set_powerup_analysis -reset
<CMD> set_dynamic_power_simulation -reset
<CMD> report_power -rail_analysis_format VS -outfile .//IIR.rpt

Power Net Detected:
    Voltage	    Name
    0.00V	    VSS
    1.10V	    VDD
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: IIR
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Extraction called for design 'IIR' of instances=1730 and nets=739 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design IIR.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: my_rc
extractDetailRC Option : -outfile /tmp/innovus_temp_822_localhost.localdomain_isa38_Peixon/IIR_822_XdCFBy.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 834.5M)
Extracted 10.0342% (CPU Time= 0:00:00.0  MEM= 897.8M)
Extracted 20.0304% (CPU Time= 0:00:00.0  MEM= 898.8M)
Extracted 30.0266% (CPU Time= 0:00:00.0  MEM= 898.8M)
Extracted 40.0228% (CPU Time= 0:00:00.1  MEM= 898.8M)
Extracted 50.038% (CPU Time= 0:00:00.1  MEM= 898.8M)
Extracted 60.0342% (CPU Time= 0:00:00.1  MEM= 898.8M)
Extracted 70.0304% (CPU Time= 0:00:00.1  MEM= 898.8M)
Extracted 80.0266% (CPU Time= 0:00:00.1  MEM= 898.8M)
Extracted 90.0228% (CPU Time= 0:00:00.1  MEM= 899.8M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 899.8M)
Number of Extracted Resistors     : 8503
Number of Extracted Ground Cap.   : 9158
Number of Extracted Coupling Cap. : 11504
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: my_rc
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 883.8M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:05.0  MEM: 887.750M)
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=887.75)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
Total number of fetched objects 776
AAE_INFO-618: Total number of nets in the design is 739,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1134.81 CPU=0:00:00.7 REAL=0:00:06.0)
End delay calculation (fullDC). (MEM=1037.44 CPU=0:00:01.2 REAL=0:00:13.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1037.4M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1037.4M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1045.49)
Glitch Analysis: View MyAnView -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View MyAnView -- Total Number of Nets Analyzed = 776. 
Total number of fetched objects 776
AAE_INFO-618: Total number of nets in the design is 739,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1013.48 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1013.48 CPU=0:00:00.1 REAL=0:00:01.0)

Begin Power Analysis

    0.00V	    VSS
    1.10V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=771.17MB/771.17MB)

Begin Processing Timing Window Data for Power Calculation

MY_CLK(83.3333MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=771.30MB/771.30MB)

Parsing VCD file ../vcd/design.vcd

Starting Reading VCD variables
2020-Nov-17 22:02:37 (2020-Nov-17 21:02:37 GMT)
2020-Nov-17 22:02:37 (2020-Nov-17 21:02:37 GMT): 10%
2020-Nov-17 22:02:37 (2020-Nov-17 21:02:37 GMT): 20%
2020-Nov-17 22:02:37 (2020-Nov-17 21:02:37 GMT): 30%
2020-Nov-17 22:02:37 (2020-Nov-17 21:02:37 GMT): 40%
2020-Nov-17 22:02:37 (2020-Nov-17 21:02:37 GMT): 50%
2020-Nov-17 22:02:37 (2020-Nov-17 21:02:37 GMT): 60%
2020-Nov-17 22:02:37 (2020-Nov-17 21:02:37 GMT): 70%
2020-Nov-17 22:02:37 (2020-Nov-17 21:02:37 GMT): 80%
2020-Nov-17 22:02:37 (2020-Nov-17 21:02:37 GMT): 90%

Finished Reading VCD variables
2020-Nov-17 22:02:37 (2020-Nov-17 21:02:37 GMT)
   
The vcd command required:
   		0.10 user, 0.03 system, and 0.99 real seconds

   Total number of value changes: 287719.

   Total simulation time: 2.026e-06s.

** WARN:  (VOLTUS_POWR-1784): Existing clock frequency 83.3333MHz is being overwritten with 100MHz on clock rooted on net
'CLK'
from VCD file. If intent is to calculate static power using original clock frequency, use the command
'set_switching_activity -clock <clock name> -scale_factor <num>' to scale frequency of this clock.

   With this vcd command,  286982 value changes and 2.026e-06 second
simulation time were counted for power consumption calculation.

  Filename (activity)                    : ../vcd/design.vcd
  Names in file that matched to design   : 737/737
  Annotation coverage for this file      : 737/737 = 100%


  Total annotation coverage for all files of type VCD: 737/737 = 100%
  Percent of VCD annotated nets with zero toggles: 151/737 = 20.4885%

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=797.30MB/797.30MB)

Begin Processing Signal Activity


Starting Levelizing
2020-Nov-17 22:02:38 (2020-Nov-17 21:02:38 GMT)
2020-Nov-17 22:02:38 (2020-Nov-17 21:02:38 GMT): 10%
2020-Nov-17 22:02:38 (2020-Nov-17 21:02:38 GMT): 20%
2020-Nov-17 22:02:38 (2020-Nov-17 21:02:38 GMT): 30%
2020-Nov-17 22:02:38 (2020-Nov-17 21:02:38 GMT): 40%
2020-Nov-17 22:02:38 (2020-Nov-17 21:02:38 GMT): 50%
2020-Nov-17 22:02:38 (2020-Nov-17 21:02:38 GMT): 60%
2020-Nov-17 22:02:38 (2020-Nov-17 21:02:38 GMT): 70%
2020-Nov-17 22:02:38 (2020-Nov-17 21:02:38 GMT): 80%
2020-Nov-17 22:02:38 (2020-Nov-17 21:02:38 GMT): 90%

Finished Levelizing
2020-Nov-17 22:02:38 (2020-Nov-17 21:02:38 GMT)

Starting Activity Propagation
2020-Nov-17 22:02:38 (2020-Nov-17 21:02:38 GMT)

Finished Activity Propagation
2020-Nov-17 22:02:38 (2020-Nov-17 21:02:38 GMT)

Activity annotation summary:
        Primary Inputs : 35/35 = 100%
          Flop outputs : 58/58 = 100%
  Memory/Macro outputs : 0/0 = 0%
      Tristate outputs : 0/0 = 0%
            Total Nets : 737/737 = 100%

Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=797.48MB/797.48MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2020-Nov-17 22:02:39 (2020-Nov-17 21:02:39 GMT)
 ... Calculating switching power
2020-Nov-17 22:02:39 (2020-Nov-17 21:02:39 GMT): 10%
2020-Nov-17 22:02:39 (2020-Nov-17 21:02:39 GMT): 20%
2020-Nov-17 22:02:39 (2020-Nov-17 21:02:39 GMT): 30%
2020-Nov-17 22:02:39 (2020-Nov-17 21:02:39 GMT): 40%
2020-Nov-17 22:02:39 (2020-Nov-17 21:02:39 GMT): 50%
 ... Calculating internal and leakage power
2020-Nov-17 22:02:39 (2020-Nov-17 21:02:39 GMT): 60%
2020-Nov-17 22:02:40 (2020-Nov-17 21:02:40 GMT): 70%
2020-Nov-17 22:02:41 (2020-Nov-17 21:02:41 GMT): 80%
2020-Nov-17 22:02:41 (2020-Nov-17 21:02:41 GMT): 90%

Finished Calculating power
2020-Nov-17 22:02:42 (2020-Nov-17 21:02:42 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:03, mem(process/total)=797.86MB/797.86MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=797.86MB/797.86MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:05, mem(process/total)=797.91MB/797.91MB)

Begin Static Power Report Generation
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.45582449 	   55.6568%
Total Switching Power:       0.34095151 	   41.6307%
Total Leakage Power:         0.02221524 	    2.7125%
Total Power:                 0.81899124
-----------------------------------------------------------------------------------------
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=798.18MB/798.18MB)

Begin Creating Binary Database
Ended Creating Binary Database: (cpu=0:00:00, real=0:00:00,
mem(process/total)=798.20MB/798.20MB)

Output file is .//IIR.rpt.
<CMD> report_power -outfile report_power1711 -sort { total }
Begin Static Power Report Generation
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.45582449 	   55.6568%
Total Switching Power:       0.34095151 	   41.6307%
Total Leakage Power:         0.02221524 	    2.7125%
Total Power:                 0.81899124
-----------------------------------------------------------------------------------------
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=877.48MB/877.48MB)


Output file is .//report_power1711.

*** Memory Usage v#1 (Current mem = 1070.930M, initial mem = 179.684M) ***
*** Message Summary: 24 warning(s), 0 error(s)

--- Ending "Innovus" (totcpu=0:01:32, real=0:35:13, mem=1070.9M) ---
