
BurnerGuineaPig.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002be8  08000194  08000194  00010194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000de4  08002d7c  08002d7c  00012d7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003b60  08003b60  00020034  2**0
                  CONTENTS
  4 .ARM          00000008  08003b60  08003b60  00013b60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003b68  08003b68  00020034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003b68  08003b68  00013b68  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003b6c  08003b6c  00013b6c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000034  20000000  08003b70  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000e8  20000034  08003ba4  00020034  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000011c  08003ba4  0002011c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a210  00000000  00000000  00020064  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001c8a  00000000  00000000  0002a274  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000008e0  00000000  00000000  0002bf00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000007f0  00000000  00000000  0002c7e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016e39  00000000  00000000  0002cfd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000a59c  00000000  00000000  00043e09  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008e5be  00000000  00000000  0004e3a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000dc963  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002228  00000000  00000000  000dc9b4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	; (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	20000034 	.word	0x20000034
 80001b0:	00000000 	.word	0x00000000
 80001b4:	08002d64 	.word	0x08002d64

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	; (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	; (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	; (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000038 	.word	0x20000038
 80001d0:	08002d64 	.word	0x08002d64

080001d4 <__aeabi_uldivmod>:
 80001d4:	b953      	cbnz	r3, 80001ec <__aeabi_uldivmod+0x18>
 80001d6:	b94a      	cbnz	r2, 80001ec <__aeabi_uldivmod+0x18>
 80001d8:	2900      	cmp	r1, #0
 80001da:	bf08      	it	eq
 80001dc:	2800      	cmpeq	r0, #0
 80001de:	bf1c      	itt	ne
 80001e0:	f04f 31ff 	movne.w	r1, #4294967295
 80001e4:	f04f 30ff 	movne.w	r0, #4294967295
 80001e8:	f000 b974 	b.w	80004d4 <__aeabi_idiv0>
 80001ec:	f1ad 0c08 	sub.w	ip, sp, #8
 80001f0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f4:	f000 f806 	bl	8000204 <__udivmoddi4>
 80001f8:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001fc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000200:	b004      	add	sp, #16
 8000202:	4770      	bx	lr

08000204 <__udivmoddi4>:
 8000204:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000208:	9d08      	ldr	r5, [sp, #32]
 800020a:	4604      	mov	r4, r0
 800020c:	468e      	mov	lr, r1
 800020e:	2b00      	cmp	r3, #0
 8000210:	d14d      	bne.n	80002ae <__udivmoddi4+0xaa>
 8000212:	428a      	cmp	r2, r1
 8000214:	4694      	mov	ip, r2
 8000216:	d969      	bls.n	80002ec <__udivmoddi4+0xe8>
 8000218:	fab2 f282 	clz	r2, r2
 800021c:	b152      	cbz	r2, 8000234 <__udivmoddi4+0x30>
 800021e:	fa01 f302 	lsl.w	r3, r1, r2
 8000222:	f1c2 0120 	rsb	r1, r2, #32
 8000226:	fa20 f101 	lsr.w	r1, r0, r1
 800022a:	fa0c fc02 	lsl.w	ip, ip, r2
 800022e:	ea41 0e03 	orr.w	lr, r1, r3
 8000232:	4094      	lsls	r4, r2
 8000234:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000238:	0c21      	lsrs	r1, r4, #16
 800023a:	fbbe f6f8 	udiv	r6, lr, r8
 800023e:	fa1f f78c 	uxth.w	r7, ip
 8000242:	fb08 e316 	mls	r3, r8, r6, lr
 8000246:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800024a:	fb06 f107 	mul.w	r1, r6, r7
 800024e:	4299      	cmp	r1, r3
 8000250:	d90a      	bls.n	8000268 <__udivmoddi4+0x64>
 8000252:	eb1c 0303 	adds.w	r3, ip, r3
 8000256:	f106 30ff 	add.w	r0, r6, #4294967295
 800025a:	f080 811f 	bcs.w	800049c <__udivmoddi4+0x298>
 800025e:	4299      	cmp	r1, r3
 8000260:	f240 811c 	bls.w	800049c <__udivmoddi4+0x298>
 8000264:	3e02      	subs	r6, #2
 8000266:	4463      	add	r3, ip
 8000268:	1a5b      	subs	r3, r3, r1
 800026a:	b2a4      	uxth	r4, r4
 800026c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000270:	fb08 3310 	mls	r3, r8, r0, r3
 8000274:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000278:	fb00 f707 	mul.w	r7, r0, r7
 800027c:	42a7      	cmp	r7, r4
 800027e:	d90a      	bls.n	8000296 <__udivmoddi4+0x92>
 8000280:	eb1c 0404 	adds.w	r4, ip, r4
 8000284:	f100 33ff 	add.w	r3, r0, #4294967295
 8000288:	f080 810a 	bcs.w	80004a0 <__udivmoddi4+0x29c>
 800028c:	42a7      	cmp	r7, r4
 800028e:	f240 8107 	bls.w	80004a0 <__udivmoddi4+0x29c>
 8000292:	4464      	add	r4, ip
 8000294:	3802      	subs	r0, #2
 8000296:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800029a:	1be4      	subs	r4, r4, r7
 800029c:	2600      	movs	r6, #0
 800029e:	b11d      	cbz	r5, 80002a8 <__udivmoddi4+0xa4>
 80002a0:	40d4      	lsrs	r4, r2
 80002a2:	2300      	movs	r3, #0
 80002a4:	e9c5 4300 	strd	r4, r3, [r5]
 80002a8:	4631      	mov	r1, r6
 80002aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ae:	428b      	cmp	r3, r1
 80002b0:	d909      	bls.n	80002c6 <__udivmoddi4+0xc2>
 80002b2:	2d00      	cmp	r5, #0
 80002b4:	f000 80ef 	beq.w	8000496 <__udivmoddi4+0x292>
 80002b8:	2600      	movs	r6, #0
 80002ba:	e9c5 0100 	strd	r0, r1, [r5]
 80002be:	4630      	mov	r0, r6
 80002c0:	4631      	mov	r1, r6
 80002c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002c6:	fab3 f683 	clz	r6, r3
 80002ca:	2e00      	cmp	r6, #0
 80002cc:	d14a      	bne.n	8000364 <__udivmoddi4+0x160>
 80002ce:	428b      	cmp	r3, r1
 80002d0:	d302      	bcc.n	80002d8 <__udivmoddi4+0xd4>
 80002d2:	4282      	cmp	r2, r0
 80002d4:	f200 80f9 	bhi.w	80004ca <__udivmoddi4+0x2c6>
 80002d8:	1a84      	subs	r4, r0, r2
 80002da:	eb61 0303 	sbc.w	r3, r1, r3
 80002de:	2001      	movs	r0, #1
 80002e0:	469e      	mov	lr, r3
 80002e2:	2d00      	cmp	r5, #0
 80002e4:	d0e0      	beq.n	80002a8 <__udivmoddi4+0xa4>
 80002e6:	e9c5 4e00 	strd	r4, lr, [r5]
 80002ea:	e7dd      	b.n	80002a8 <__udivmoddi4+0xa4>
 80002ec:	b902      	cbnz	r2, 80002f0 <__udivmoddi4+0xec>
 80002ee:	deff      	udf	#255	; 0xff
 80002f0:	fab2 f282 	clz	r2, r2
 80002f4:	2a00      	cmp	r2, #0
 80002f6:	f040 8092 	bne.w	800041e <__udivmoddi4+0x21a>
 80002fa:	eba1 010c 	sub.w	r1, r1, ip
 80002fe:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000302:	fa1f fe8c 	uxth.w	lr, ip
 8000306:	2601      	movs	r6, #1
 8000308:	0c20      	lsrs	r0, r4, #16
 800030a:	fbb1 f3f7 	udiv	r3, r1, r7
 800030e:	fb07 1113 	mls	r1, r7, r3, r1
 8000312:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000316:	fb0e f003 	mul.w	r0, lr, r3
 800031a:	4288      	cmp	r0, r1
 800031c:	d908      	bls.n	8000330 <__udivmoddi4+0x12c>
 800031e:	eb1c 0101 	adds.w	r1, ip, r1
 8000322:	f103 38ff 	add.w	r8, r3, #4294967295
 8000326:	d202      	bcs.n	800032e <__udivmoddi4+0x12a>
 8000328:	4288      	cmp	r0, r1
 800032a:	f200 80cb 	bhi.w	80004c4 <__udivmoddi4+0x2c0>
 800032e:	4643      	mov	r3, r8
 8000330:	1a09      	subs	r1, r1, r0
 8000332:	b2a4      	uxth	r4, r4
 8000334:	fbb1 f0f7 	udiv	r0, r1, r7
 8000338:	fb07 1110 	mls	r1, r7, r0, r1
 800033c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000340:	fb0e fe00 	mul.w	lr, lr, r0
 8000344:	45a6      	cmp	lr, r4
 8000346:	d908      	bls.n	800035a <__udivmoddi4+0x156>
 8000348:	eb1c 0404 	adds.w	r4, ip, r4
 800034c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000350:	d202      	bcs.n	8000358 <__udivmoddi4+0x154>
 8000352:	45a6      	cmp	lr, r4
 8000354:	f200 80bb 	bhi.w	80004ce <__udivmoddi4+0x2ca>
 8000358:	4608      	mov	r0, r1
 800035a:	eba4 040e 	sub.w	r4, r4, lr
 800035e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000362:	e79c      	b.n	800029e <__udivmoddi4+0x9a>
 8000364:	f1c6 0720 	rsb	r7, r6, #32
 8000368:	40b3      	lsls	r3, r6
 800036a:	fa22 fc07 	lsr.w	ip, r2, r7
 800036e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000372:	fa20 f407 	lsr.w	r4, r0, r7
 8000376:	fa01 f306 	lsl.w	r3, r1, r6
 800037a:	431c      	orrs	r4, r3
 800037c:	40f9      	lsrs	r1, r7
 800037e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000382:	fa00 f306 	lsl.w	r3, r0, r6
 8000386:	fbb1 f8f9 	udiv	r8, r1, r9
 800038a:	0c20      	lsrs	r0, r4, #16
 800038c:	fa1f fe8c 	uxth.w	lr, ip
 8000390:	fb09 1118 	mls	r1, r9, r8, r1
 8000394:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000398:	fb08 f00e 	mul.w	r0, r8, lr
 800039c:	4288      	cmp	r0, r1
 800039e:	fa02 f206 	lsl.w	r2, r2, r6
 80003a2:	d90b      	bls.n	80003bc <__udivmoddi4+0x1b8>
 80003a4:	eb1c 0101 	adds.w	r1, ip, r1
 80003a8:	f108 3aff 	add.w	sl, r8, #4294967295
 80003ac:	f080 8088 	bcs.w	80004c0 <__udivmoddi4+0x2bc>
 80003b0:	4288      	cmp	r0, r1
 80003b2:	f240 8085 	bls.w	80004c0 <__udivmoddi4+0x2bc>
 80003b6:	f1a8 0802 	sub.w	r8, r8, #2
 80003ba:	4461      	add	r1, ip
 80003bc:	1a09      	subs	r1, r1, r0
 80003be:	b2a4      	uxth	r4, r4
 80003c0:	fbb1 f0f9 	udiv	r0, r1, r9
 80003c4:	fb09 1110 	mls	r1, r9, r0, r1
 80003c8:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80003cc:	fb00 fe0e 	mul.w	lr, r0, lr
 80003d0:	458e      	cmp	lr, r1
 80003d2:	d908      	bls.n	80003e6 <__udivmoddi4+0x1e2>
 80003d4:	eb1c 0101 	adds.w	r1, ip, r1
 80003d8:	f100 34ff 	add.w	r4, r0, #4294967295
 80003dc:	d26c      	bcs.n	80004b8 <__udivmoddi4+0x2b4>
 80003de:	458e      	cmp	lr, r1
 80003e0:	d96a      	bls.n	80004b8 <__udivmoddi4+0x2b4>
 80003e2:	3802      	subs	r0, #2
 80003e4:	4461      	add	r1, ip
 80003e6:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80003ea:	fba0 9402 	umull	r9, r4, r0, r2
 80003ee:	eba1 010e 	sub.w	r1, r1, lr
 80003f2:	42a1      	cmp	r1, r4
 80003f4:	46c8      	mov	r8, r9
 80003f6:	46a6      	mov	lr, r4
 80003f8:	d356      	bcc.n	80004a8 <__udivmoddi4+0x2a4>
 80003fa:	d053      	beq.n	80004a4 <__udivmoddi4+0x2a0>
 80003fc:	b15d      	cbz	r5, 8000416 <__udivmoddi4+0x212>
 80003fe:	ebb3 0208 	subs.w	r2, r3, r8
 8000402:	eb61 010e 	sbc.w	r1, r1, lr
 8000406:	fa01 f707 	lsl.w	r7, r1, r7
 800040a:	fa22 f306 	lsr.w	r3, r2, r6
 800040e:	40f1      	lsrs	r1, r6
 8000410:	431f      	orrs	r7, r3
 8000412:	e9c5 7100 	strd	r7, r1, [r5]
 8000416:	2600      	movs	r6, #0
 8000418:	4631      	mov	r1, r6
 800041a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800041e:	f1c2 0320 	rsb	r3, r2, #32
 8000422:	40d8      	lsrs	r0, r3
 8000424:	fa0c fc02 	lsl.w	ip, ip, r2
 8000428:	fa21 f303 	lsr.w	r3, r1, r3
 800042c:	4091      	lsls	r1, r2
 800042e:	4301      	orrs	r1, r0
 8000430:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000434:	fa1f fe8c 	uxth.w	lr, ip
 8000438:	fbb3 f0f7 	udiv	r0, r3, r7
 800043c:	fb07 3610 	mls	r6, r7, r0, r3
 8000440:	0c0b      	lsrs	r3, r1, #16
 8000442:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000446:	fb00 f60e 	mul.w	r6, r0, lr
 800044a:	429e      	cmp	r6, r3
 800044c:	fa04 f402 	lsl.w	r4, r4, r2
 8000450:	d908      	bls.n	8000464 <__udivmoddi4+0x260>
 8000452:	eb1c 0303 	adds.w	r3, ip, r3
 8000456:	f100 38ff 	add.w	r8, r0, #4294967295
 800045a:	d22f      	bcs.n	80004bc <__udivmoddi4+0x2b8>
 800045c:	429e      	cmp	r6, r3
 800045e:	d92d      	bls.n	80004bc <__udivmoddi4+0x2b8>
 8000460:	3802      	subs	r0, #2
 8000462:	4463      	add	r3, ip
 8000464:	1b9b      	subs	r3, r3, r6
 8000466:	b289      	uxth	r1, r1
 8000468:	fbb3 f6f7 	udiv	r6, r3, r7
 800046c:	fb07 3316 	mls	r3, r7, r6, r3
 8000470:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000474:	fb06 f30e 	mul.w	r3, r6, lr
 8000478:	428b      	cmp	r3, r1
 800047a:	d908      	bls.n	800048e <__udivmoddi4+0x28a>
 800047c:	eb1c 0101 	adds.w	r1, ip, r1
 8000480:	f106 38ff 	add.w	r8, r6, #4294967295
 8000484:	d216      	bcs.n	80004b4 <__udivmoddi4+0x2b0>
 8000486:	428b      	cmp	r3, r1
 8000488:	d914      	bls.n	80004b4 <__udivmoddi4+0x2b0>
 800048a:	3e02      	subs	r6, #2
 800048c:	4461      	add	r1, ip
 800048e:	1ac9      	subs	r1, r1, r3
 8000490:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000494:	e738      	b.n	8000308 <__udivmoddi4+0x104>
 8000496:	462e      	mov	r6, r5
 8000498:	4628      	mov	r0, r5
 800049a:	e705      	b.n	80002a8 <__udivmoddi4+0xa4>
 800049c:	4606      	mov	r6, r0
 800049e:	e6e3      	b.n	8000268 <__udivmoddi4+0x64>
 80004a0:	4618      	mov	r0, r3
 80004a2:	e6f8      	b.n	8000296 <__udivmoddi4+0x92>
 80004a4:	454b      	cmp	r3, r9
 80004a6:	d2a9      	bcs.n	80003fc <__udivmoddi4+0x1f8>
 80004a8:	ebb9 0802 	subs.w	r8, r9, r2
 80004ac:	eb64 0e0c 	sbc.w	lr, r4, ip
 80004b0:	3801      	subs	r0, #1
 80004b2:	e7a3      	b.n	80003fc <__udivmoddi4+0x1f8>
 80004b4:	4646      	mov	r6, r8
 80004b6:	e7ea      	b.n	800048e <__udivmoddi4+0x28a>
 80004b8:	4620      	mov	r0, r4
 80004ba:	e794      	b.n	80003e6 <__udivmoddi4+0x1e2>
 80004bc:	4640      	mov	r0, r8
 80004be:	e7d1      	b.n	8000464 <__udivmoddi4+0x260>
 80004c0:	46d0      	mov	r8, sl
 80004c2:	e77b      	b.n	80003bc <__udivmoddi4+0x1b8>
 80004c4:	3b02      	subs	r3, #2
 80004c6:	4461      	add	r1, ip
 80004c8:	e732      	b.n	8000330 <__udivmoddi4+0x12c>
 80004ca:	4630      	mov	r0, r6
 80004cc:	e709      	b.n	80002e2 <__udivmoddi4+0xde>
 80004ce:	4464      	add	r4, ip
 80004d0:	3802      	subs	r0, #2
 80004d2:	e742      	b.n	800035a <__udivmoddi4+0x156>

080004d4 <__aeabi_idiv0>:
 80004d4:	4770      	bx	lr
 80004d6:	bf00      	nop

080004d8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80004d8:	b480      	push	{r7}
 80004da:	b083      	sub	sp, #12
 80004dc:	af00      	add	r7, sp, #0
 80004de:	4603      	mov	r3, r0
 80004e0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80004e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80004e6:	2b00      	cmp	r3, #0
 80004e8:	db0b      	blt.n	8000502 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80004ea:	79fb      	ldrb	r3, [r7, #7]
 80004ec:	f003 021f 	and.w	r2, r3, #31
 80004f0:	4907      	ldr	r1, [pc, #28]	; (8000510 <__NVIC_EnableIRQ+0x38>)
 80004f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80004f6:	095b      	lsrs	r3, r3, #5
 80004f8:	2001      	movs	r0, #1
 80004fa:	fa00 f202 	lsl.w	r2, r0, r2
 80004fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000502:	bf00      	nop
 8000504:	370c      	adds	r7, #12
 8000506:	46bd      	mov	sp, r7
 8000508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800050c:	4770      	bx	lr
 800050e:	bf00      	nop
 8000510:	e000e100 	.word	0xe000e100

08000514 <OneSecondTimerSetting>:
//void StopMicrosecondTimer()
//{
//	TIM4 -> CR1 &= ~(TIM_CR1_CEN);
//}
void OneSecondTimerSetting()
{
 8000514:	b580      	push	{r7, lr}
 8000516:	af00      	add	r7, sp, #0
	RCC -> APB1ENR |= RCC_APB1ENR_TIM3EN;	//разрешить тактирование таймера 2
 8000518:	4b10      	ldr	r3, [pc, #64]	; (800055c <OneSecondTimerSetting+0x48>)
 800051a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800051c:	4a0f      	ldr	r2, [pc, #60]	; (800055c <OneSecondTimerSetting+0x48>)
 800051e:	f043 0302 	orr.w	r3, r3, #2
 8000522:	6413      	str	r3, [r2, #64]	; 0x40
	TIM3->SMCR &= ~ TIM_SMCR_SMS;			//внутреннее тактирование таймера
 8000524:	4b0e      	ldr	r3, [pc, #56]	; (8000560 <OneSecondTimerSetting+0x4c>)
 8000526:	689b      	ldr	r3, [r3, #8]
 8000528:	4a0d      	ldr	r2, [pc, #52]	; (8000560 <OneSecondTimerSetting+0x4c>)
 800052a:	f023 0307 	bic.w	r3, r3, #7
 800052e:	6093      	str	r3, [r2, #8]
	//TIM3 -> CR1 = TIM_CR1_CEN;				//Устанавливаем режим работы таймера and start.
	TIM3->PSC = 8399;//8399
 8000530:	4b0b      	ldr	r3, [pc, #44]	; (8000560 <OneSecondTimerSetting+0x4c>)
 8000532:	f242 02cf 	movw	r2, #8399	; 0x20cf
 8000536:	629a      	str	r2, [r3, #40]	; 0x28
	TIM3->ARR = 9999;//9999
 8000538:	4b09      	ldr	r3, [pc, #36]	; (8000560 <OneSecondTimerSetting+0x4c>)
 800053a:	f242 720f 	movw	r2, #9999	; 0x270f
 800053e:	62da      	str	r2, [r3, #44]	; 0x2c
	TIM3->DIER |= TIM_DIER_UIE;				//Разрешаем прерыванияв регистре разрешения таймера
 8000540:	4b07      	ldr	r3, [pc, #28]	; (8000560 <OneSecondTimerSetting+0x4c>)
 8000542:	68db      	ldr	r3, [r3, #12]
 8000544:	4a06      	ldr	r2, [pc, #24]	; (8000560 <OneSecondTimerSetting+0x4c>)
 8000546:	f043 0301 	orr.w	r3, r3, #1
 800054a:	60d3      	str	r3, [r2, #12]
	NVIC_EnableIRQ (TIM3_IRQn);			//Разрешаем прерыванияв регистре контроллера прерываний
 800054c:	201d      	movs	r0, #29
 800054e:	f7ff ffc3 	bl	80004d8 <__NVIC_EnableIRQ>
	StopOneSecondTimer();
 8000552:	f000 f827 	bl	80005a4 <StopOneSecondTimer>
}
 8000556:	bf00      	nop
 8000558:	bd80      	pop	{r7, pc}
 800055a:	bf00      	nop
 800055c:	40023800 	.word	0x40023800
 8000560:	40000400 	.word	0x40000400

08000564 <SettingHeatingTime>:
void SettingHeatingTime(uint32_t NewTime)//секундный обратный отсчет
{
 8000564:	b480      	push	{r7}
 8000566:	b083      	sub	sp, #12
 8000568:	af00      	add	r7, sp, #0
 800056a:	6078      	str	r0, [r7, #4]
	countdownHeatingTime = NewTime;
 800056c:	4a04      	ldr	r2, [pc, #16]	; (8000580 <SettingHeatingTime+0x1c>)
 800056e:	687b      	ldr	r3, [r7, #4]
 8000570:	6013      	str	r3, [r2, #0]
}
 8000572:	bf00      	nop
 8000574:	370c      	adds	r7, #12
 8000576:	46bd      	mov	sp, r7
 8000578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800057c:	4770      	bx	lr
 800057e:	bf00      	nop
 8000580:	20000054 	.word	0x20000054

08000584 <StartOneSecondTimer>:
void StartOneSecondTimer()
{
 8000584:	b480      	push	{r7}
 8000586:	af00      	add	r7, sp, #0
	TIM3 -> CR1 |= TIM_CR1_CEN;
 8000588:	4b05      	ldr	r3, [pc, #20]	; (80005a0 <StartOneSecondTimer+0x1c>)
 800058a:	681b      	ldr	r3, [r3, #0]
 800058c:	4a04      	ldr	r2, [pc, #16]	; (80005a0 <StartOneSecondTimer+0x1c>)
 800058e:	f043 0301 	orr.w	r3, r3, #1
 8000592:	6013      	str	r3, [r2, #0]
}
 8000594:	bf00      	nop
 8000596:	46bd      	mov	sp, r7
 8000598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800059c:	4770      	bx	lr
 800059e:	bf00      	nop
 80005a0:	40000400 	.word	0x40000400

080005a4 <StopOneSecondTimer>:
void StopOneSecondTimer()
{
 80005a4:	b480      	push	{r7}
 80005a6:	af00      	add	r7, sp, #0
	TIM3 -> CR1 &= ~(TIM_CR1_CEN);
 80005a8:	4b05      	ldr	r3, [pc, #20]	; (80005c0 <StopOneSecondTimer+0x1c>)
 80005aa:	681b      	ldr	r3, [r3, #0]
 80005ac:	4a04      	ldr	r2, [pc, #16]	; (80005c0 <StopOneSecondTimer+0x1c>)
 80005ae:	f023 0301 	bic.w	r3, r3, #1
 80005b2:	6013      	str	r3, [r2, #0]
}
 80005b4:	bf00      	nop
 80005b6:	46bd      	mov	sp, r7
 80005b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005bc:	4770      	bx	lr
 80005be:	bf00      	nop
 80005c0:	40000400 	.word	0x40000400

080005c4 <FrequencyTimerSetting>:
void FrequencyTimerSetting()
{
 80005c4:	b580      	push	{r7, lr}
 80005c6:	af00      	add	r7, sp, #0
	RCC -> APB1ENR |= RCC_APB1ENR_TIM2EN;	//разрешить тактирование таймера 2
 80005c8:	4b13      	ldr	r3, [pc, #76]	; (8000618 <FrequencyTimerSetting+0x54>)
 80005ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80005cc:	4a12      	ldr	r2, [pc, #72]	; (8000618 <FrequencyTimerSetting+0x54>)
 80005ce:	f043 0301 	orr.w	r3, r3, #1
 80005d2:	6413      	str	r3, [r2, #64]	; 0x40
	TIM2->SMCR &= ~ TIM_SMCR_SMS;			//внутреннее тактирование таймера
 80005d4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80005d8:	689b      	ldr	r3, [r3, #8]
 80005da:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80005de:	f023 0307 	bic.w	r3, r3, #7
 80005e2:	6093      	str	r3, [r2, #8]
	//TIM2 -> CR1 = TIM_CR1_CEN;				//Устанавливаем режим работы таймера and start.
	TIM2->PSC = 8399;//8399
 80005e4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80005e8:	f242 02cf 	movw	r2, #8399	; 0x20cf
 80005ec:	629a      	str	r2, [r3, #40]	; 0x28
	TIM2->ARR = 9999;//9999
 80005ee:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80005f2:	f242 720f 	movw	r2, #9999	; 0x270f
 80005f6:	62da      	str	r2, [r3, #44]	; 0x2c
	TIM2->DIER |= TIM_DIER_UIE;				//Разрешаем прерыванияв регистре разрешения таймера
 80005f8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80005fc:	68db      	ldr	r3, [r3, #12]
 80005fe:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000602:	f043 0301 	orr.w	r3, r3, #1
 8000606:	60d3      	str	r3, [r2, #12]
	NVIC_EnableIRQ (TIM2_IRQn);			//Разрешаем прерыванияв регистре контроллера прерываний
 8000608:	201c      	movs	r0, #28
 800060a:	f7ff ff65 	bl	80004d8 <__NVIC_EnableIRQ>
	StopSignalForHeating();
 800060e:	f000 f815 	bl	800063c <StopSignalForHeating>
}
 8000612:	bf00      	nop
 8000614:	bd80      	pop	{r7, pc}
 8000616:	bf00      	nop
 8000618:	40023800 	.word	0x40023800

0800061c <StartSignalForHeating>:
		return 0;
	}
	//84MGz / 8399 = 100 mcs * 9999 = 1 секунда//функция настройки частоты сигнала выхода
}
void StartSignalForHeating()
{
 800061c:	b480      	push	{r7}
 800061e:	af00      	add	r7, sp, #0
	TIM2 -> CR1 |= TIM_CR1_CEN;
 8000620:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000624:	681b      	ldr	r3, [r3, #0]
 8000626:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800062a:	f043 0301 	orr.w	r3, r3, #1
 800062e:	6013      	str	r3, [r2, #0]
}
 8000630:	bf00      	nop
 8000632:	46bd      	mov	sp, r7
 8000634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000638:	4770      	bx	lr
	...

0800063c <StopSignalForHeating>:
void StopSignalForHeating()
{
 800063c:	b480      	push	{r7}
 800063e:	af00      	add	r7, sp, #0
	TIM2 -> CR1 &= ~(TIM_CR1_CEN);
 8000640:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000644:	681b      	ldr	r3, [r3, #0]
 8000646:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800064a:	f023 0301 	bic.w	r3, r3, #1
 800064e:	6013      	str	r3, [r2, #0]
	GPIOD->ODR &= ~(0b1<<12);//потушить светодиод
 8000650:	4b05      	ldr	r3, [pc, #20]	; (8000668 <StopSignalForHeating+0x2c>)
 8000652:	695b      	ldr	r3, [r3, #20]
 8000654:	4a04      	ldr	r2, [pc, #16]	; (8000668 <StopSignalForHeating+0x2c>)
 8000656:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800065a:	6153      	str	r3, [r2, #20]
	//+gpio v 0
}
 800065c:	bf00      	nop
 800065e:	46bd      	mov	sp, r7
 8000660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000664:	4770      	bx	lr
 8000666:	bf00      	nop
 8000668:	40020c00 	.word	0x40020c00

0800066c <UpTemperature>:

void UpTemperature()
{
 800066c:	b580      	push	{r7, lr}
 800066e:	af00      	add	r7, sp, #0
	if(ARRHighLevelSignal > 64999)
 8000670:	4b27      	ldr	r3, [pc, #156]	; (8000710 <UpTemperature+0xa4>)
 8000672:	881b      	ldrh	r3, [r3, #0]
 8000674:	b29b      	uxth	r3, r3
 8000676:	f64f 52e7 	movw	r2, #64999	; 0xfde7
 800067a:	4293      	cmp	r3, r2
 800067c:	d93e      	bls.n	80006fc <UpTemperature+0x90>
	{
		if(ARRLowLevelSignal < 2)
 800067e:	4b25      	ldr	r3, [pc, #148]	; (8000714 <UpTemperature+0xa8>)
 8000680:	881b      	ldrh	r3, [r3, #0]
 8000682:	b29b      	uxth	r3, r3
 8000684:	2b01      	cmp	r3, #1
 8000686:	d831      	bhi.n	80006ec <UpTemperature+0x80>
		{
			if(PSCHighLevelSignal > 64999)
 8000688:	4b23      	ldr	r3, [pc, #140]	; (8000718 <UpTemperature+0xac>)
 800068a:	881b      	ldrh	r3, [r3, #0]
 800068c:	b29b      	uxth	r3, r3
 800068e:	f64f 52e7 	movw	r2, #64999	; 0xfde7
 8000692:	4293      	cmp	r3, r2
 8000694:	d91a      	bls.n	80006cc <UpTemperature+0x60>
			{
				if(PSCLowLevelSignal < 2)
 8000696:	4b21      	ldr	r3, [pc, #132]	; (800071c <UpTemperature+0xb0>)
 8000698:	881b      	ldrh	r3, [r3, #0]
 800069a:	b29b      	uxth	r3, r3
 800069c:	2b01      	cmp	r3, #1
 800069e:	d805      	bhi.n	80006ac <UpTemperature+0x40>
				{
					//error
					StopSignalForHeating();
 80006a0:	f7ff ffcc 	bl	800063c <StopSignalForHeating>
					ControllerError = ErrorInFrequencySelection;
 80006a4:	4b1e      	ldr	r3, [pc, #120]	; (8000720 <UpTemperature+0xb4>)
 80006a6:	2201      	movs	r2, #1
 80006a8:	701a      	strb	r2, [r3, #0]
	}




}
 80006aa:	e02e      	b.n	800070a <UpTemperature+0x9e>
					PSCLowLevelSignal--;
 80006ac:	4b1b      	ldr	r3, [pc, #108]	; (800071c <UpTemperature+0xb0>)
 80006ae:	881b      	ldrh	r3, [r3, #0]
 80006b0:	b29b      	uxth	r3, r3
 80006b2:	3b01      	subs	r3, #1
 80006b4:	b29a      	uxth	r2, r3
 80006b6:	4b19      	ldr	r3, [pc, #100]	; (800071c <UpTemperature+0xb0>)
 80006b8:	801a      	strh	r2, [r3, #0]
					ARRHighLevelSignal = 9999;
 80006ba:	4b15      	ldr	r3, [pc, #84]	; (8000710 <UpTemperature+0xa4>)
 80006bc:	f242 720f 	movw	r2, #9999	; 0x270f
 80006c0:	801a      	strh	r2, [r3, #0]
					ARRLowLevelSignal = 9999;
 80006c2:	4b14      	ldr	r3, [pc, #80]	; (8000714 <UpTemperature+0xa8>)
 80006c4:	f242 720f 	movw	r2, #9999	; 0x270f
 80006c8:	801a      	strh	r2, [r3, #0]
}
 80006ca:	e01e      	b.n	800070a <UpTemperature+0x9e>
				PSCHighLevelSignal++;
 80006cc:	4b12      	ldr	r3, [pc, #72]	; (8000718 <UpTemperature+0xac>)
 80006ce:	881b      	ldrh	r3, [r3, #0]
 80006d0:	b29b      	uxth	r3, r3
 80006d2:	3301      	adds	r3, #1
 80006d4:	b29a      	uxth	r2, r3
 80006d6:	4b10      	ldr	r3, [pc, #64]	; (8000718 <UpTemperature+0xac>)
 80006d8:	801a      	strh	r2, [r3, #0]
				ARRHighLevelSignal = 9999;
 80006da:	4b0d      	ldr	r3, [pc, #52]	; (8000710 <UpTemperature+0xa4>)
 80006dc:	f242 720f 	movw	r2, #9999	; 0x270f
 80006e0:	801a      	strh	r2, [r3, #0]
				ARRLowLevelSignal = 9999;
 80006e2:	4b0c      	ldr	r3, [pc, #48]	; (8000714 <UpTemperature+0xa8>)
 80006e4:	f242 720f 	movw	r2, #9999	; 0x270f
 80006e8:	801a      	strh	r2, [r3, #0]
}
 80006ea:	e00e      	b.n	800070a <UpTemperature+0x9e>
		ARRLowLevelSignal --;
 80006ec:	4b09      	ldr	r3, [pc, #36]	; (8000714 <UpTemperature+0xa8>)
 80006ee:	881b      	ldrh	r3, [r3, #0]
 80006f0:	b29b      	uxth	r3, r3
 80006f2:	3b01      	subs	r3, #1
 80006f4:	b29a      	uxth	r2, r3
 80006f6:	4b07      	ldr	r3, [pc, #28]	; (8000714 <UpTemperature+0xa8>)
 80006f8:	801a      	strh	r2, [r3, #0]
}
 80006fa:	e006      	b.n	800070a <UpTemperature+0x9e>
		ARRHighLevelSignal++;
 80006fc:	4b04      	ldr	r3, [pc, #16]	; (8000710 <UpTemperature+0xa4>)
 80006fe:	881b      	ldrh	r3, [r3, #0]
 8000700:	b29b      	uxth	r3, r3
 8000702:	3301      	adds	r3, #1
 8000704:	b29a      	uxth	r2, r3
 8000706:	4b02      	ldr	r3, [pc, #8]	; (8000710 <UpTemperature+0xa4>)
 8000708:	801a      	strh	r2, [r3, #0]
}
 800070a:	bf00      	nop
 800070c:	bd80      	pop	{r7, pc}
 800070e:	bf00      	nop
 8000710:	20000000 	.word	0x20000000
 8000714:	20000002 	.word	0x20000002
 8000718:	20000004 	.word	0x20000004
 800071c:	20000006 	.word	0x20000006
 8000720:	20000058 	.word	0x20000058

08000724 <DownTemperature>:
void DownTemperature()
{
 8000724:	b580      	push	{r7, lr}
 8000726:	af00      	add	r7, sp, #0
	if(ARRLowLevelSignal > 64999)
 8000728:	4b27      	ldr	r3, [pc, #156]	; (80007c8 <DownTemperature+0xa4>)
 800072a:	881b      	ldrh	r3, [r3, #0]
 800072c:	b29b      	uxth	r3, r3
 800072e:	f64f 52e7 	movw	r2, #64999	; 0xfde7
 8000732:	4293      	cmp	r3, r2
 8000734:	d93e      	bls.n	80007b4 <DownTemperature+0x90>
		{
			if(ARRHighLevelSignal < 2)
 8000736:	4b25      	ldr	r3, [pc, #148]	; (80007cc <DownTemperature+0xa8>)
 8000738:	881b      	ldrh	r3, [r3, #0]
 800073a:	b29b      	uxth	r3, r3
 800073c:	2b01      	cmp	r3, #1
 800073e:	d831      	bhi.n	80007a4 <DownTemperature+0x80>
			{
				if(PSCLowLevelSignal > 64999)
 8000740:	4b23      	ldr	r3, [pc, #140]	; (80007d0 <DownTemperature+0xac>)
 8000742:	881b      	ldrh	r3, [r3, #0]
 8000744:	b29b      	uxth	r3, r3
 8000746:	f64f 52e7 	movw	r2, #64999	; 0xfde7
 800074a:	4293      	cmp	r3, r2
 800074c:	d91a      	bls.n	8000784 <DownTemperature+0x60>
				{
					if(PSCHighLevelSignal < 2)
 800074e:	4b21      	ldr	r3, [pc, #132]	; (80007d4 <DownTemperature+0xb0>)
 8000750:	881b      	ldrh	r3, [r3, #0]
 8000752:	b29b      	uxth	r3, r3
 8000754:	2b01      	cmp	r3, #1
 8000756:	d805      	bhi.n	8000764 <DownTemperature+0x40>
					{
						//error
						StopSignalForHeating();
 8000758:	f7ff ff70 	bl	800063c <StopSignalForHeating>
						ControllerError = ErrorInFrequencySelection;
 800075c:	4b1e      	ldr	r3, [pc, #120]	; (80007d8 <DownTemperature+0xb4>)
 800075e:	2201      	movs	r2, #1
 8000760:	701a      	strb	r2, [r3, #0]
		}
		else
		{
			ARRLowLevelSignal++;
		}
}
 8000762:	e02e      	b.n	80007c2 <DownTemperature+0x9e>
						PSCHighLevelSignal--;
 8000764:	4b1b      	ldr	r3, [pc, #108]	; (80007d4 <DownTemperature+0xb0>)
 8000766:	881b      	ldrh	r3, [r3, #0]
 8000768:	b29b      	uxth	r3, r3
 800076a:	3b01      	subs	r3, #1
 800076c:	b29a      	uxth	r2, r3
 800076e:	4b19      	ldr	r3, [pc, #100]	; (80007d4 <DownTemperature+0xb0>)
 8000770:	801a      	strh	r2, [r3, #0]
						ARRHighLevelSignal = 9999;
 8000772:	4b16      	ldr	r3, [pc, #88]	; (80007cc <DownTemperature+0xa8>)
 8000774:	f242 720f 	movw	r2, #9999	; 0x270f
 8000778:	801a      	strh	r2, [r3, #0]
						ARRLowLevelSignal = 9999;
 800077a:	4b13      	ldr	r3, [pc, #76]	; (80007c8 <DownTemperature+0xa4>)
 800077c:	f242 720f 	movw	r2, #9999	; 0x270f
 8000780:	801a      	strh	r2, [r3, #0]
}
 8000782:	e01e      	b.n	80007c2 <DownTemperature+0x9e>
					PSCLowLevelSignal++;
 8000784:	4b12      	ldr	r3, [pc, #72]	; (80007d0 <DownTemperature+0xac>)
 8000786:	881b      	ldrh	r3, [r3, #0]
 8000788:	b29b      	uxth	r3, r3
 800078a:	3301      	adds	r3, #1
 800078c:	b29a      	uxth	r2, r3
 800078e:	4b10      	ldr	r3, [pc, #64]	; (80007d0 <DownTemperature+0xac>)
 8000790:	801a      	strh	r2, [r3, #0]
					ARRHighLevelSignal = 9999;
 8000792:	4b0e      	ldr	r3, [pc, #56]	; (80007cc <DownTemperature+0xa8>)
 8000794:	f242 720f 	movw	r2, #9999	; 0x270f
 8000798:	801a      	strh	r2, [r3, #0]
					ARRLowLevelSignal = 9999;
 800079a:	4b0b      	ldr	r3, [pc, #44]	; (80007c8 <DownTemperature+0xa4>)
 800079c:	f242 720f 	movw	r2, #9999	; 0x270f
 80007a0:	801a      	strh	r2, [r3, #0]
}
 80007a2:	e00e      	b.n	80007c2 <DownTemperature+0x9e>
			ARRHighLevelSignal --;
 80007a4:	4b09      	ldr	r3, [pc, #36]	; (80007cc <DownTemperature+0xa8>)
 80007a6:	881b      	ldrh	r3, [r3, #0]
 80007a8:	b29b      	uxth	r3, r3
 80007aa:	3b01      	subs	r3, #1
 80007ac:	b29a      	uxth	r2, r3
 80007ae:	4b07      	ldr	r3, [pc, #28]	; (80007cc <DownTemperature+0xa8>)
 80007b0:	801a      	strh	r2, [r3, #0]
}
 80007b2:	e006      	b.n	80007c2 <DownTemperature+0x9e>
			ARRLowLevelSignal++;
 80007b4:	4b04      	ldr	r3, [pc, #16]	; (80007c8 <DownTemperature+0xa4>)
 80007b6:	881b      	ldrh	r3, [r3, #0]
 80007b8:	b29b      	uxth	r3, r3
 80007ba:	3301      	adds	r3, #1
 80007bc:	b29a      	uxth	r2, r3
 80007be:	4b02      	ldr	r3, [pc, #8]	; (80007c8 <DownTemperature+0xa4>)
 80007c0:	801a      	strh	r2, [r3, #0]
}
 80007c2:	bf00      	nop
 80007c4:	bd80      	pop	{r7, pc}
 80007c6:	bf00      	nop
 80007c8:	20000002 	.word	0x20000002
 80007cc:	20000000 	.word	0x20000000
 80007d0:	20000006 	.word	0x20000006
 80007d4:	20000004 	.word	0x20000004
 80007d8:	20000058 	.word	0x20000058

080007dc <AutoFrequencySetting>:
void AutoFrequencySetting(uint8_t TemperatureIsCorrect)
{
 80007dc:	b580      	push	{r7, lr}
 80007de:	b082      	sub	sp, #8
 80007e0:	af00      	add	r7, sp, #0
 80007e2:	4603      	mov	r3, r0
 80007e4:	71fb      	strb	r3, [r7, #7]
	if(TemperatureIsCorrect == TemperatureIsHigher)
 80007e6:	79fb      	ldrb	r3, [r7, #7]
 80007e8:	2b02      	cmp	r3, #2
 80007ea:	d102      	bne.n	80007f2 <AutoFrequencySetting+0x16>
	{
		DownTemperature();
 80007ec:	f7ff ff9a 	bl	8000724 <DownTemperature>
	}
	else
	{
		UpTemperature();
	}
}
 80007f0:	e001      	b.n	80007f6 <AutoFrequencySetting+0x1a>
		UpTemperature();
 80007f2:	f7ff ff3b 	bl	800066c <UpTemperature>
}
 80007f6:	bf00      	nop
 80007f8:	3708      	adds	r7, #8
 80007fa:	46bd      	mov	sp, r7
 80007fc:	bd80      	pop	{r7, pc}
	...

08000800 <configGPIO>:


void configGPIO()
{
 8000800:	b480      	push	{r7}
 8000802:	af00      	add	r7, sp, #0
	GPIOA->LCKR&= ~(0b1100);
 8000804:	4b46      	ldr	r3, [pc, #280]	; (8000920 <configGPIO+0x120>)
 8000806:	69db      	ldr	r3, [r3, #28]
 8000808:	4a45      	ldr	r2, [pc, #276]	; (8000920 <configGPIO+0x120>)
 800080a:	f023 030c 	bic.w	r3, r3, #12
 800080e:	61d3      	str	r3, [r2, #28]
	GPIOA->MODER &=	~(0b11110000);
 8000810:	4b43      	ldr	r3, [pc, #268]	; (8000920 <configGPIO+0x120>)
 8000812:	681b      	ldr	r3, [r3, #0]
 8000814:	4a42      	ldr	r2, [pc, #264]	; (8000920 <configGPIO+0x120>)
 8000816:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800081a:	6013      	str	r3, [r2, #0]
	GPIOA->PUPDR &= ~(0b11110000);
 800081c:	4b40      	ldr	r3, [pc, #256]	; (8000920 <configGPIO+0x120>)
 800081e:	68db      	ldr	r3, [r3, #12]
 8000820:	4a3f      	ldr	r2, [pc, #252]	; (8000920 <configGPIO+0x120>)
 8000822:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8000826:	60d3      	str	r3, [r2, #12]
	GPIOA->OTYPER &= ~(0b1100);
 8000828:	4b3d      	ldr	r3, [pc, #244]	; (8000920 <configGPIO+0x120>)
 800082a:	685b      	ldr	r3, [r3, #4]
 800082c:	4a3c      	ldr	r2, [pc, #240]	; (8000920 <configGPIO+0x120>)
 800082e:	f023 030c 	bic.w	r3, r3, #12
 8000832:	6053      	str	r3, [r2, #4]
	GPIOA->OSPEEDR &= ~(0b11110000);
 8000834:	4b3a      	ldr	r3, [pc, #232]	; (8000920 <configGPIO+0x120>)
 8000836:	689b      	ldr	r3, [r3, #8]
 8000838:	4a39      	ldr	r2, [pc, #228]	; (8000920 <configGPIO+0x120>)
 800083a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800083e:	6093      	str	r3, [r2, #8]
	////////////////////////////////////////////////////

	RCC->AHB1ENR |= (1000);
 8000840:	4b38      	ldr	r3, [pc, #224]	; (8000924 <configGPIO+0x124>)
 8000842:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000844:	4a37      	ldr	r2, [pc, #220]	; (8000924 <configGPIO+0x124>)
 8000846:	f443 737a 	orr.w	r3, r3, #1000	; 0x3e8
 800084a:	6313      	str	r3, [r2, #48]	; 0x30
	GPIOA->MODER &=	~(0b11);
 800084c:	4b34      	ldr	r3, [pc, #208]	; (8000920 <configGPIO+0x120>)
 800084e:	681b      	ldr	r3, [r3, #0]
 8000850:	4a33      	ldr	r2, [pc, #204]	; (8000920 <configGPIO+0x120>)
 8000852:	f023 0303 	bic.w	r3, r3, #3
 8000856:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= 0b00;
 8000858:	4b31      	ldr	r3, [pc, #196]	; (8000920 <configGPIO+0x120>)
 800085a:	4a31      	ldr	r2, [pc, #196]	; (8000920 <configGPIO+0x120>)
 800085c:	681b      	ldr	r3, [r3, #0]
 800085e:	6013      	str	r3, [r2, #0]
	GPIOA->PUPDR &= ~(0b11);
 8000860:	4b2f      	ldr	r3, [pc, #188]	; (8000920 <configGPIO+0x120>)
 8000862:	68db      	ldr	r3, [r3, #12]
 8000864:	4a2e      	ldr	r2, [pc, #184]	; (8000920 <configGPIO+0x120>)
 8000866:	f023 0303 	bic.w	r3, r3, #3
 800086a:	60d3      	str	r3, [r2, #12]
	GPIOA->PUPDR |= 0b01;
 800086c:	4b2c      	ldr	r3, [pc, #176]	; (8000920 <configGPIO+0x120>)
 800086e:	68db      	ldr	r3, [r3, #12]
 8000870:	4a2b      	ldr	r2, [pc, #172]	; (8000920 <configGPIO+0x120>)
 8000872:	f043 0301 	orr.w	r3, r3, #1
 8000876:	60d3      	str	r3, [r2, #12]

	GPIOD->MODER &= ~(0b11 << 24);
 8000878:	4b2b      	ldr	r3, [pc, #172]	; (8000928 <configGPIO+0x128>)
 800087a:	681b      	ldr	r3, [r3, #0]
 800087c:	4a2a      	ldr	r2, [pc, #168]	; (8000928 <configGPIO+0x128>)
 800087e:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 8000882:	6013      	str	r3, [r2, #0]
	GPIOD->MODER |= 0b01<<24;
 8000884:	4b28      	ldr	r3, [pc, #160]	; (8000928 <configGPIO+0x128>)
 8000886:	681b      	ldr	r3, [r3, #0]
 8000888:	4a27      	ldr	r2, [pc, #156]	; (8000928 <configGPIO+0x128>)
 800088a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800088e:	6013      	str	r3, [r2, #0]
	//GPIOD->MODER |= GPIO_MODER_MODER12_0;
	GPIOD->OTYPER &= ~(0b1<<12);//GPIO_OTYPER_OT_12;
 8000890:	4b25      	ldr	r3, [pc, #148]	; (8000928 <configGPIO+0x128>)
 8000892:	685b      	ldr	r3, [r3, #4]
 8000894:	4a24      	ldr	r2, [pc, #144]	; (8000928 <configGPIO+0x128>)
 8000896:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800089a:	6053      	str	r3, [r2, #4]
	GPIOD->OSPEEDR |= 0b1<<12;//GPIO_OSPEEDER_OSPEEDR12;
 800089c:	4b22      	ldr	r3, [pc, #136]	; (8000928 <configGPIO+0x128>)
 800089e:	689b      	ldr	r3, [r3, #8]
 80008a0:	4a21      	ldr	r2, [pc, #132]	; (8000928 <configGPIO+0x128>)
 80008a2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80008a6:	6093      	str	r3, [r2, #8]

	GPIOD->MODER |= GPIO_MODER_MODER13_0;
 80008a8:	4b1f      	ldr	r3, [pc, #124]	; (8000928 <configGPIO+0x128>)
 80008aa:	681b      	ldr	r3, [r3, #0]
 80008ac:	4a1e      	ldr	r2, [pc, #120]	; (8000928 <configGPIO+0x128>)
 80008ae:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80008b2:	6013      	str	r3, [r2, #0]
	GPIOD->OTYPER &= ~GPIO_OTYPER_OT_13;
 80008b4:	4b1c      	ldr	r3, [pc, #112]	; (8000928 <configGPIO+0x128>)
 80008b6:	685b      	ldr	r3, [r3, #4]
 80008b8:	4a1b      	ldr	r2, [pc, #108]	; (8000928 <configGPIO+0x128>)
 80008ba:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80008be:	6053      	str	r3, [r2, #4]
	GPIOD->OSPEEDR |= GPIO_OSPEEDER_OSPEEDR13;
 80008c0:	4b19      	ldr	r3, [pc, #100]	; (8000928 <configGPIO+0x128>)
 80008c2:	689b      	ldr	r3, [r3, #8]
 80008c4:	4a18      	ldr	r2, [pc, #96]	; (8000928 <configGPIO+0x128>)
 80008c6:	f043 6340 	orr.w	r3, r3, #201326592	; 0xc000000
 80008ca:	6093      	str	r3, [r2, #8]

	GPIOD->MODER |= GPIO_MODER_MODER14_0;
 80008cc:	4b16      	ldr	r3, [pc, #88]	; (8000928 <configGPIO+0x128>)
 80008ce:	681b      	ldr	r3, [r3, #0]
 80008d0:	4a15      	ldr	r2, [pc, #84]	; (8000928 <configGPIO+0x128>)
 80008d2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80008d6:	6013      	str	r3, [r2, #0]
	GPIOD->OTYPER &= ~GPIO_OTYPER_OT_14;
 80008d8:	4b13      	ldr	r3, [pc, #76]	; (8000928 <configGPIO+0x128>)
 80008da:	685b      	ldr	r3, [r3, #4]
 80008dc:	4a12      	ldr	r2, [pc, #72]	; (8000928 <configGPIO+0x128>)
 80008de:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80008e2:	6053      	str	r3, [r2, #4]
	GPIOD->OSPEEDR |= GPIO_OSPEEDER_OSPEEDR14;
 80008e4:	4b10      	ldr	r3, [pc, #64]	; (8000928 <configGPIO+0x128>)
 80008e6:	689b      	ldr	r3, [r3, #8]
 80008e8:	4a0f      	ldr	r2, [pc, #60]	; (8000928 <configGPIO+0x128>)
 80008ea:	f043 5340 	orr.w	r3, r3, #805306368	; 0x30000000
 80008ee:	6093      	str	r3, [r2, #8]

	GPIOD->MODER |= GPIO_MODER_MODER15_0;
 80008f0:	4b0d      	ldr	r3, [pc, #52]	; (8000928 <configGPIO+0x128>)
 80008f2:	681b      	ldr	r3, [r3, #0]
 80008f4:	4a0c      	ldr	r2, [pc, #48]	; (8000928 <configGPIO+0x128>)
 80008f6:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80008fa:	6013      	str	r3, [r2, #0]
	GPIOD->OTYPER &= ~GPIO_OTYPER_OT_15;
 80008fc:	4b0a      	ldr	r3, [pc, #40]	; (8000928 <configGPIO+0x128>)
 80008fe:	685b      	ldr	r3, [r3, #4]
 8000900:	4a09      	ldr	r2, [pc, #36]	; (8000928 <configGPIO+0x128>)
 8000902:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8000906:	6053      	str	r3, [r2, #4]
	GPIOD->OSPEEDR |= GPIO_OSPEEDER_OSPEEDR15;
 8000908:	4b07      	ldr	r3, [pc, #28]	; (8000928 <configGPIO+0x128>)
 800090a:	689b      	ldr	r3, [r3, #8]
 800090c:	4a06      	ldr	r2, [pc, #24]	; (8000928 <configGPIO+0x128>)
 800090e:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8000912:	6093      	str	r3, [r2, #8]
}
 8000914:	bf00      	nop
 8000916:	46bd      	mov	sp, r7
 8000918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800091c:	4770      	bx	lr
 800091e:	bf00      	nop
 8000920:	40020000 	.word	0x40020000
 8000924:	40023800 	.word	0x40023800
 8000928:	40020c00 	.word	0x40020c00

0800092c <__NVIC_EnableIRQ>:
{
 800092c:	b480      	push	{r7}
 800092e:	b083      	sub	sp, #12
 8000930:	af00      	add	r7, sp, #0
 8000932:	4603      	mov	r3, r0
 8000934:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000936:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800093a:	2b00      	cmp	r3, #0
 800093c:	db0b      	blt.n	8000956 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800093e:	79fb      	ldrb	r3, [r7, #7]
 8000940:	f003 021f 	and.w	r2, r3, #31
 8000944:	4907      	ldr	r1, [pc, #28]	; (8000964 <__NVIC_EnableIRQ+0x38>)
 8000946:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800094a:	095b      	lsrs	r3, r3, #5
 800094c:	2001      	movs	r0, #1
 800094e:	fa00 f202 	lsl.w	r2, r0, r2
 8000952:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000956:	bf00      	nop
 8000958:	370c      	adds	r7, #12
 800095a:	46bd      	mov	sp, r7
 800095c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000960:	4770      	bx	lr
 8000962:	bf00      	nop
 8000964:	e000e100 	.word	0xe000e100

08000968 <USARTADD>:
int TIM2ARR = 0;
int TIM2PSC = 0;
uint32_t TimeFromBuffer = 0;
volatile uint16_t TemperatureFromBuffer = 0;
void USARTADD()
{//Включаем тактирование UART1. Он подключен к шине APB1
 8000968:	b580      	push	{r7, lr}
 800096a:	af00      	add	r7, sp, #0
	RCC->APB1ENR |= 0b1<<17; // включаем тактирование UART1
 800096c:	4b45      	ldr	r3, [pc, #276]	; (8000a84 <USARTADD+0x11c>)
 800096e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000970:	4a44      	ldr	r2, [pc, #272]	; (8000a84 <USARTADD+0x11c>)
 8000972:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000976:	6413      	str	r3, [r2, #64]	; 0x40
	//UART1 использует выводы: PA2 (для сигнала TX) и PA3 (сигнал RX). Надо задать конфигурацию для них.
	RCC->AHB1ENR |= 0b1;// разрешаем тактирование порта GPIOA
 8000978:	4b42      	ldr	r3, [pc, #264]	; (8000a84 <USARTADD+0x11c>)
 800097a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800097c:	4a41      	ldr	r2, [pc, #260]	; (8000a84 <USARTADD+0x11c>)
 800097e:	f043 0301 	orr.w	r3, r3, #1
 8000982:	6313      	str	r3, [r2, #48]	; 0x30

	GPIOA->MODER &=	~(0b11110000);
 8000984:	4b40      	ldr	r3, [pc, #256]	; (8000a88 <USARTADD+0x120>)
 8000986:	681b      	ldr	r3, [r3, #0]
 8000988:	4a3f      	ldr	r2, [pc, #252]	; (8000a88 <USARTADD+0x120>)
 800098a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800098e:	6013      	str	r3, [r2, #0]

	GPIOA->MODER |= 0b100000;//PA2
 8000990:	4b3d      	ldr	r3, [pc, #244]	; (8000a88 <USARTADD+0x120>)
 8000992:	681b      	ldr	r3, [r3, #0]
 8000994:	4a3c      	ldr	r2, [pc, #240]	; (8000a88 <USARTADD+0x120>)
 8000996:	f043 0320 	orr.w	r3, r3, #32
 800099a:	6013      	str	r3, [r2, #0]
	GPIOA->OTYPER &= ~(0b100);
 800099c:	4b3a      	ldr	r3, [pc, #232]	; (8000a88 <USARTADD+0x120>)
 800099e:	685b      	ldr	r3, [r3, #4]
 80009a0:	4a39      	ldr	r2, [pc, #228]	; (8000a88 <USARTADD+0x120>)
 80009a2:	f023 0304 	bic.w	r3, r3, #4
 80009a6:	6053      	str	r3, [r2, #4]
	//GPIOA->OTYPER |= 0b100;
	//GPIOA->OTYPER |= 0b100;
	GPIOA->PUPDR &= ~(0b110000);
 80009a8:	4b37      	ldr	r3, [pc, #220]	; (8000a88 <USARTADD+0x120>)
 80009aa:	68db      	ldr	r3, [r3, #12]
 80009ac:	4a36      	ldr	r2, [pc, #216]	; (8000a88 <USARTADD+0x120>)
 80009ae:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80009b2:	60d3      	str	r3, [r2, #12]
	GPIOA->PUPDR |= 0b010000;
 80009b4:	4b34      	ldr	r3, [pc, #208]	; (8000a88 <USARTADD+0x120>)
 80009b6:	68db      	ldr	r3, [r3, #12]
 80009b8:	4a33      	ldr	r2, [pc, #204]	; (8000a88 <USARTADD+0x120>)
 80009ba:	f043 0310 	orr.w	r3, r3, #16
 80009be:	60d3      	str	r3, [r2, #12]
	GPIOA->AFR[0] &= ~(0b111100000000);
 80009c0:	4b31      	ldr	r3, [pc, #196]	; (8000a88 <USARTADD+0x120>)
 80009c2:	6a1b      	ldr	r3, [r3, #32]
 80009c4:	4a30      	ldr	r2, [pc, #192]	; (8000a88 <USARTADD+0x120>)
 80009c6:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80009ca:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |= 0b011100000000;
 80009cc:	4b2e      	ldr	r3, [pc, #184]	; (8000a88 <USARTADD+0x120>)
 80009ce:	6a1b      	ldr	r3, [r3, #32]
 80009d0:	4a2d      	ldr	r2, [pc, #180]	; (8000a88 <USARTADD+0x120>)
 80009d2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80009d6:	6213      	str	r3, [r2, #32]
	GPIOA->OSPEEDR |= 0b110000;
 80009d8:	4b2b      	ldr	r3, [pc, #172]	; (8000a88 <USARTADD+0x120>)
 80009da:	689b      	ldr	r3, [r3, #8]
 80009dc:	4a2a      	ldr	r2, [pc, #168]	; (8000a88 <USARTADD+0x120>)
 80009de:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 80009e2:	6093      	str	r3, [r2, #8]

	GPIOA->MODER |= 0b10000000;//PA3
 80009e4:	4b28      	ldr	r3, [pc, #160]	; (8000a88 <USARTADD+0x120>)
 80009e6:	681b      	ldr	r3, [r3, #0]
 80009e8:	4a27      	ldr	r2, [pc, #156]	; (8000a88 <USARTADD+0x120>)
 80009ea:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80009ee:	6013      	str	r3, [r2, #0]
	GPIOA->OTYPER &= ~(0b1000);
 80009f0:	4b25      	ldr	r3, [pc, #148]	; (8000a88 <USARTADD+0x120>)
 80009f2:	685b      	ldr	r3, [r3, #4]
 80009f4:	4a24      	ldr	r2, [pc, #144]	; (8000a88 <USARTADD+0x120>)
 80009f6:	f023 0308 	bic.w	r3, r3, #8
 80009fa:	6053      	str	r3, [r2, #4]
	GPIOA->PUPDR &= ~(0b11000000);
 80009fc:	4b22      	ldr	r3, [pc, #136]	; (8000a88 <USARTADD+0x120>)
 80009fe:	68db      	ldr	r3, [r3, #12]
 8000a00:	4a21      	ldr	r2, [pc, #132]	; (8000a88 <USARTADD+0x120>)
 8000a02:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8000a06:	60d3      	str	r3, [r2, #12]
	GPIOA->PUPDR |= 0b01000000;//PU//  mb PD?
 8000a08:	4b1f      	ldr	r3, [pc, #124]	; (8000a88 <USARTADD+0x120>)
 8000a0a:	68db      	ldr	r3, [r3, #12]
 8000a0c:	4a1e      	ldr	r2, [pc, #120]	; (8000a88 <USARTADD+0x120>)
 8000a0e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000a12:	60d3      	str	r3, [r2, #12]
	GPIOA->AFR[0] &= ~(0b1111000000000000);
 8000a14:	4b1c      	ldr	r3, [pc, #112]	; (8000a88 <USARTADD+0x120>)
 8000a16:	6a1b      	ldr	r3, [r3, #32]
 8000a18:	4a1b      	ldr	r2, [pc, #108]	; (8000a88 <USARTADD+0x120>)
 8000a1a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8000a1e:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |= 0b0111000000000000;
 8000a20:	4b19      	ldr	r3, [pc, #100]	; (8000a88 <USARTADD+0x120>)
 8000a22:	6a1b      	ldr	r3, [r3, #32]
 8000a24:	4a18      	ldr	r2, [pc, #96]	; (8000a88 <USARTADD+0x120>)
 8000a26:	f443 43e0 	orr.w	r3, r3, #28672	; 0x7000
 8000a2a:	6213      	str	r3, [r2, #32]
	GPIOA->OSPEEDR |= 0b11000000;
 8000a2c:	4b16      	ldr	r3, [pc, #88]	; (8000a88 <USARTADD+0x120>)
 8000a2e:	689b      	ldr	r3, [r3, #8]
 8000a30:	4a15      	ldr	r2, [pc, #84]	; (8000a88 <USARTADD+0x120>)
 8000a32:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8000a36:	6093      	str	r3, [r2, #8]
	//GPIOA->BSRR |= 0b1 << 19;
	//GPIOA->ODR//proverit bez

	//sam usart
	USART2->CR1 = USART_CR1_UE;
 8000a38:	4b14      	ldr	r3, [pc, #80]	; (8000a8c <USARTADD+0x124>)
 8000a3a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000a3e:	60da      	str	r2, [r3, #12]
	USART2->CR1 |= 0b1000;//разрешение отправки сообщений
 8000a40:	4b12      	ldr	r3, [pc, #72]	; (8000a8c <USARTADD+0x124>)
 8000a42:	68db      	ldr	r3, [r3, #12]
 8000a44:	4a11      	ldr	r2, [pc, #68]	; (8000a8c <USARTADD+0x124>)
 8000a46:	f043 0308 	orr.w	r3, r3, #8
 8000a4a:	60d3      	str	r3, [r2, #12]
	USART2->CR1 |= 0b100;//разрешение принятия сообщений
 8000a4c:	4b0f      	ldr	r3, [pc, #60]	; (8000a8c <USARTADD+0x124>)
 8000a4e:	68db      	ldr	r3, [r3, #12]
 8000a50:	4a0e      	ldr	r2, [pc, #56]	; (8000a8c <USARTADD+0x124>)
 8000a52:	f043 0304 	orr.w	r3, r3, #4
 8000a56:	60d3      	str	r3, [r2, #12]
	USART2->CR1 |= 0b100000;//разрешение прерываний
 8000a58:	4b0c      	ldr	r3, [pc, #48]	; (8000a8c <USARTADD+0x124>)
 8000a5a:	68db      	ldr	r3, [r3, #12]
 8000a5c:	4a0b      	ldr	r2, [pc, #44]	; (8000a8c <USARTADD+0x124>)
 8000a5e:	f043 0320 	orr.w	r3, r3, #32
 8000a62:	60d3      	str	r3, [r2, #12]
	USART2->BRR = 4375;//9600 bod скорость передачи берется или из тебляци или расчитывается по формуле
 8000a64:	4b09      	ldr	r3, [pc, #36]	; (8000a8c <USARTADD+0x124>)
 8000a66:	f241 1217 	movw	r2, #4375	; 0x1117
 8000a6a:	609a      	str	r2, [r3, #8]
	USART2->CR2 = 0;
 8000a6c:	4b07      	ldr	r3, [pc, #28]	; (8000a8c <USARTADD+0x124>)
 8000a6e:	2200      	movs	r2, #0
 8000a70:	611a      	str	r2, [r3, #16]
	USART2->CR3 = 0;
 8000a72:	4b06      	ldr	r3, [pc, #24]	; (8000a8c <USARTADD+0x124>)
 8000a74:	2200      	movs	r2, #0
 8000a76:	615a      	str	r2, [r3, #20]
	//USART2->
	NVIC_EnableIRQ (USART2_IRQn);//разрешение прерыwаний усарт
 8000a78:	2026      	movs	r0, #38	; 0x26
 8000a7a:	f7ff ff57 	bl	800092c <__NVIC_EnableIRQ>
}
 8000a7e:	bf00      	nop
 8000a80:	bd80      	pop	{r7, pc}
 8000a82:	bf00      	nop
 8000a84:	40023800 	.word	0x40023800
 8000a88:	40020000 	.word	0x40020000
 8000a8c:	40004400 	.word	0x40004400

08000a90 <ReadStringofDate>:
void ReadStringofDate()		//функция копирования данных в буффер
{
 8000a90:	b480      	push	{r7}
 8000a92:	b083      	sub	sp, #12
 8000a94:	af00      	add	r7, sp, #0
	uint8_t count;
	for(count = 0; count< LenghtTXString; count++)
 8000a96:	2300      	movs	r3, #0
 8000a98:	71fb      	strb	r3, [r7, #7]
 8000a9a:	e008      	b.n	8000aae <ReadStringofDate+0x1e>
	{
		buffStringWithCommand[count]=stringWithCommand[count];
 8000a9c:	79fa      	ldrb	r2, [r7, #7]
 8000a9e:	79fb      	ldrb	r3, [r7, #7]
 8000aa0:	4908      	ldr	r1, [pc, #32]	; (8000ac4 <ReadStringofDate+0x34>)
 8000aa2:	5c89      	ldrb	r1, [r1, r2]
 8000aa4:	4a08      	ldr	r2, [pc, #32]	; (8000ac8 <ReadStringofDate+0x38>)
 8000aa6:	54d1      	strb	r1, [r2, r3]
	for(count = 0; count< LenghtTXString; count++)
 8000aa8:	79fb      	ldrb	r3, [r7, #7]
 8000aaa:	3301      	adds	r3, #1
 8000aac:	71fb      	strb	r3, [r7, #7]
 8000aae:	79fb      	ldrb	r3, [r7, #7]
 8000ab0:	2b1f      	cmp	r3, #31
 8000ab2:	d9f3      	bls.n	8000a9c <ReadStringofDate+0xc>
	}
}
 8000ab4:	bf00      	nop
 8000ab6:	bf00      	nop
 8000ab8:	370c      	adds	r7, #12
 8000aba:	46bd      	mov	sp, r7
 8000abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ac0:	4770      	bx	lr
 8000ac2:	bf00      	nop
 8000ac4:	20000068 	.word	0x20000068
 8000ac8:	20000088 	.word	0x20000088

08000acc <getTXString>:
void getTXString(uint8_t BuffForByte)
{
 8000acc:	b580      	push	{r7, lr}
 8000ace:	b082      	sub	sp, #8
 8000ad0:	af00      	add	r7, sp, #0
 8000ad2:	4603      	mov	r3, r0
 8000ad4:	71fb      	strb	r3, [r7, #7]
	if(counterTXGetByte < LenghtTXString-1)
 8000ad6:	4b17      	ldr	r3, [pc, #92]	; (8000b34 <getTXString+0x68>)
 8000ad8:	781b      	ldrb	r3, [r3, #0]
 8000ada:	2b1e      	cmp	r3, #30
 8000adc:	d806      	bhi.n	8000aec <getTXString+0x20>
	{
		stringWithCommand[counterTXGetByte] = BuffForByte;
 8000ade:	4b15      	ldr	r3, [pc, #84]	; (8000b34 <getTXString+0x68>)
 8000ae0:	781b      	ldrb	r3, [r3, #0]
 8000ae2:	4619      	mov	r1, r3
 8000ae4:	4a14      	ldr	r2, [pc, #80]	; (8000b38 <getTXString+0x6c>)
 8000ae6:	79fb      	ldrb	r3, [r7, #7]
 8000ae8:	5453      	strb	r3, [r2, r1]
 8000aea:	e018      	b.n	8000b1e <getTXString+0x52>
	}
	else if(counterTXGetByte < LenghtTXString)
 8000aec:	4b11      	ldr	r3, [pc, #68]	; (8000b34 <getTXString+0x68>)
 8000aee:	781b      	ldrb	r3, [r3, #0]
 8000af0:	2b1f      	cmp	r3, #31
 8000af2:	d80b      	bhi.n	8000b0c <getTXString+0x40>
	{
		stringWithCommand[counterTXGetByte] = BuffForByte;
 8000af4:	4b0f      	ldr	r3, [pc, #60]	; (8000b34 <getTXString+0x68>)
 8000af6:	781b      	ldrb	r3, [r3, #0]
 8000af8:	4619      	mov	r1, r3
 8000afa:	4a0f      	ldr	r2, [pc, #60]	; (8000b38 <getTXString+0x6c>)
 8000afc:	79fb      	ldrb	r3, [r7, #7]
 8000afe:	5453      	strb	r3, [r2, r1]
		flugOfEndCommand = 1;//флаг конца команды
 8000b00:	4b0e      	ldr	r3, [pc, #56]	; (8000b3c <getTXString+0x70>)
 8000b02:	2201      	movs	r2, #1
 8000b04:	701a      	strb	r2, [r3, #0]
		ReadStringofDate();
 8000b06:	f7ff ffc3 	bl	8000a90 <ReadStringofDate>
 8000b0a:	e008      	b.n	8000b1e <getTXString+0x52>
	}
	else
	{
		counterTXGetByte = 0;
 8000b0c:	4b09      	ldr	r3, [pc, #36]	; (8000b34 <getTXString+0x68>)
 8000b0e:	2200      	movs	r2, #0
 8000b10:	701a      	strb	r2, [r3, #0]
		stringWithCommand[counterTXGetByte] = BuffForByte;
 8000b12:	4b08      	ldr	r3, [pc, #32]	; (8000b34 <getTXString+0x68>)
 8000b14:	781b      	ldrb	r3, [r3, #0]
 8000b16:	4619      	mov	r1, r3
 8000b18:	4a07      	ldr	r2, [pc, #28]	; (8000b38 <getTXString+0x6c>)
 8000b1a:	79fb      	ldrb	r3, [r7, #7]
 8000b1c:	5453      	strb	r3, [r2, r1]
	}
	counterTXGetByte++;
 8000b1e:	4b05      	ldr	r3, [pc, #20]	; (8000b34 <getTXString+0x68>)
 8000b20:	781b      	ldrb	r3, [r3, #0]
 8000b22:	3301      	adds	r3, #1
 8000b24:	b2da      	uxtb	r2, r3
 8000b26:	4b03      	ldr	r3, [pc, #12]	; (8000b34 <getTXString+0x68>)
 8000b28:	701a      	strb	r2, [r3, #0]
}
 8000b2a:	bf00      	nop
 8000b2c:	3708      	adds	r7, #8
 8000b2e:	46bd      	mov	sp, r7
 8000b30:	bd80      	pop	{r7, pc}
 8000b32:	bf00      	nop
 8000b34:	200000a8 	.word	0x200000a8
 8000b38:	20000068 	.word	0x20000068
 8000b3c:	20000064 	.word	0x20000064

08000b40 <ReadComandFromBuffer>:
void ReadComandFromBuffer()//функция определения команды из буффера
{
 8000b40:	b480      	push	{r7}
 8000b42:	af00      	add	r7, sp, #0
	if((buffStringWithCommand[0] - '0') == FlagStartCommand  && (buffStringWithCommand[31] - '0') == FlagEndCommand)
 8000b44:	4b17      	ldr	r3, [pc, #92]	; (8000ba4 <ReadComandFromBuffer+0x64>)
 8000b46:	781b      	ldrb	r3, [r3, #0]
 8000b48:	2b38      	cmp	r3, #56	; 0x38
 8000b4a:	d11b      	bne.n	8000b84 <ReadComandFromBuffer+0x44>
 8000b4c:	4b15      	ldr	r3, [pc, #84]	; (8000ba4 <ReadComandFromBuffer+0x64>)
 8000b4e:	7fdb      	ldrb	r3, [r3, #31]
 8000b50:	2b38      	cmp	r3, #56	; 0x38
 8000b52:	d117      	bne.n	8000b84 <ReadComandFromBuffer+0x44>
	{
		numberCommand = (buffStringWithCommand[1] - '0') * 10;
 8000b54:	4b13      	ldr	r3, [pc, #76]	; (8000ba4 <ReadComandFromBuffer+0x64>)
 8000b56:	785b      	ldrb	r3, [r3, #1]
 8000b58:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8000b5c:	4613      	mov	r3, r2
 8000b5e:	009b      	lsls	r3, r3, #2
 8000b60:	4413      	add	r3, r2
 8000b62:	005b      	lsls	r3, r3, #1
 8000b64:	461a      	mov	r2, r3
 8000b66:	4b10      	ldr	r3, [pc, #64]	; (8000ba8 <ReadComandFromBuffer+0x68>)
 8000b68:	601a      	str	r2, [r3, #0]
		numberCommand += (buffStringWithCommand[2] - '0');
 8000b6a:	4b0e      	ldr	r3, [pc, #56]	; (8000ba4 <ReadComandFromBuffer+0x64>)
 8000b6c:	789b      	ldrb	r3, [r3, #2]
 8000b6e:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8000b72:	4b0d      	ldr	r3, [pc, #52]	; (8000ba8 <ReadComandFromBuffer+0x68>)
 8000b74:	681b      	ldr	r3, [r3, #0]
 8000b76:	4413      	add	r3, r2
 8000b78:	4a0b      	ldr	r2, [pc, #44]	; (8000ba8 <ReadComandFromBuffer+0x68>)
 8000b7a:	6013      	str	r3, [r2, #0]
		commandCheckFlag = CommandIdentified;
 8000b7c:	4b0b      	ldr	r3, [pc, #44]	; (8000bac <ReadComandFromBuffer+0x6c>)
 8000b7e:	2201      	movs	r2, #1
 8000b80:	701a      	strb	r2, [r3, #0]
 8000b82:	e009      	b.n	8000b98 <ReadComandFromBuffer+0x58>
	}
	else
	{
		counterTXGetByte = 0;
 8000b84:	4b0a      	ldr	r3, [pc, #40]	; (8000bb0 <ReadComandFromBuffer+0x70>)
 8000b86:	2200      	movs	r2, #0
 8000b88:	701a      	strb	r2, [r3, #0]
		commandCheckFlag = CommandNotIdentified;
 8000b8a:	4b08      	ldr	r3, [pc, #32]	; (8000bac <ReadComandFromBuffer+0x6c>)
 8000b8c:	2200      	movs	r2, #0
 8000b8e:	701a      	strb	r2, [r3, #0]
		counterTXGetByte = 0;//обнуление счетчика байт если начальный и конечный байт команд не соответствуют
 8000b90:	4b07      	ldr	r3, [pc, #28]	; (8000bb0 <ReadComandFromBuffer+0x70>)
 8000b92:	2200      	movs	r2, #0
 8000b94:	701a      	strb	r2, [r3, #0]
	}
}
 8000b96:	bf00      	nop
 8000b98:	bf00      	nop
 8000b9a:	46bd      	mov	sp, r7
 8000b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba0:	4770      	bx	lr
 8000ba2:	bf00      	nop
 8000ba4:	20000088 	.word	0x20000088
 8000ba8:	200000ac 	.word	0x200000ac
 8000bac:	20000065 	.word	0x20000065
 8000bb0:	200000a8 	.word	0x200000a8

08000bb4 <ReadTimeFromBuffer>:
	TIM2ARR += (buffStringWithCommand[15] - '0') * 10;
	TIM2ARR += (buffStringWithCommand[16] - '0');
}

void ReadTimeFromBuffer()
{
 8000bb4:	b480      	push	{r7}
 8000bb6:	af00      	add	r7, sp, #0
	TimeFromBuffer = (buffStringWithCommand[24] - '0') * 1000000;
 8000bb8:	4b2b      	ldr	r3, [pc, #172]	; (8000c68 <ReadTimeFromBuffer+0xb4>)
 8000bba:	7e1b      	ldrb	r3, [r3, #24]
 8000bbc:	3b30      	subs	r3, #48	; 0x30
 8000bbe:	4a2b      	ldr	r2, [pc, #172]	; (8000c6c <ReadTimeFromBuffer+0xb8>)
 8000bc0:	fb02 f303 	mul.w	r3, r2, r3
 8000bc4:	461a      	mov	r2, r3
 8000bc6:	4b2a      	ldr	r3, [pc, #168]	; (8000c70 <ReadTimeFromBuffer+0xbc>)
 8000bc8:	601a      	str	r2, [r3, #0]
	TimeFromBuffer += (buffStringWithCommand[25] - '0') * 100000;
 8000bca:	4b27      	ldr	r3, [pc, #156]	; (8000c68 <ReadTimeFromBuffer+0xb4>)
 8000bcc:	7e5b      	ldrb	r3, [r3, #25]
 8000bce:	3b30      	subs	r3, #48	; 0x30
 8000bd0:	4a28      	ldr	r2, [pc, #160]	; (8000c74 <ReadTimeFromBuffer+0xc0>)
 8000bd2:	fb02 f303 	mul.w	r3, r2, r3
 8000bd6:	461a      	mov	r2, r3
 8000bd8:	4b25      	ldr	r3, [pc, #148]	; (8000c70 <ReadTimeFromBuffer+0xbc>)
 8000bda:	681b      	ldr	r3, [r3, #0]
 8000bdc:	4413      	add	r3, r2
 8000bde:	4a24      	ldr	r2, [pc, #144]	; (8000c70 <ReadTimeFromBuffer+0xbc>)
 8000be0:	6013      	str	r3, [r2, #0]
	TimeFromBuffer += (buffStringWithCommand[26] - '0') * 10000;
 8000be2:	4b21      	ldr	r3, [pc, #132]	; (8000c68 <ReadTimeFromBuffer+0xb4>)
 8000be4:	7e9b      	ldrb	r3, [r3, #26]
 8000be6:	3b30      	subs	r3, #48	; 0x30
 8000be8:	f242 7210 	movw	r2, #10000	; 0x2710
 8000bec:	fb02 f303 	mul.w	r3, r2, r3
 8000bf0:	461a      	mov	r2, r3
 8000bf2:	4b1f      	ldr	r3, [pc, #124]	; (8000c70 <ReadTimeFromBuffer+0xbc>)
 8000bf4:	681b      	ldr	r3, [r3, #0]
 8000bf6:	4413      	add	r3, r2
 8000bf8:	4a1d      	ldr	r2, [pc, #116]	; (8000c70 <ReadTimeFromBuffer+0xbc>)
 8000bfa:	6013      	str	r3, [r2, #0]
	TimeFromBuffer += (buffStringWithCommand[27] - '0') * 1000;
 8000bfc:	4b1a      	ldr	r3, [pc, #104]	; (8000c68 <ReadTimeFromBuffer+0xb4>)
 8000bfe:	7edb      	ldrb	r3, [r3, #27]
 8000c00:	3b30      	subs	r3, #48	; 0x30
 8000c02:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000c06:	fb02 f303 	mul.w	r3, r2, r3
 8000c0a:	461a      	mov	r2, r3
 8000c0c:	4b18      	ldr	r3, [pc, #96]	; (8000c70 <ReadTimeFromBuffer+0xbc>)
 8000c0e:	681b      	ldr	r3, [r3, #0]
 8000c10:	4413      	add	r3, r2
 8000c12:	4a17      	ldr	r2, [pc, #92]	; (8000c70 <ReadTimeFromBuffer+0xbc>)
 8000c14:	6013      	str	r3, [r2, #0]
	TimeFromBuffer += (buffStringWithCommand[28] - '0') * 100;
 8000c16:	4b14      	ldr	r3, [pc, #80]	; (8000c68 <ReadTimeFromBuffer+0xb4>)
 8000c18:	7f1b      	ldrb	r3, [r3, #28]
 8000c1a:	3b30      	subs	r3, #48	; 0x30
 8000c1c:	2264      	movs	r2, #100	; 0x64
 8000c1e:	fb02 f303 	mul.w	r3, r2, r3
 8000c22:	461a      	mov	r2, r3
 8000c24:	4b12      	ldr	r3, [pc, #72]	; (8000c70 <ReadTimeFromBuffer+0xbc>)
 8000c26:	681b      	ldr	r3, [r3, #0]
 8000c28:	4413      	add	r3, r2
 8000c2a:	4a11      	ldr	r2, [pc, #68]	; (8000c70 <ReadTimeFromBuffer+0xbc>)
 8000c2c:	6013      	str	r3, [r2, #0]
	TimeFromBuffer += (buffStringWithCommand[29] - '0') * 10;
 8000c2e:	4b0e      	ldr	r3, [pc, #56]	; (8000c68 <ReadTimeFromBuffer+0xb4>)
 8000c30:	7f5b      	ldrb	r3, [r3, #29]
 8000c32:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8000c36:	4613      	mov	r3, r2
 8000c38:	009b      	lsls	r3, r3, #2
 8000c3a:	4413      	add	r3, r2
 8000c3c:	005b      	lsls	r3, r3, #1
 8000c3e:	461a      	mov	r2, r3
 8000c40:	4b0b      	ldr	r3, [pc, #44]	; (8000c70 <ReadTimeFromBuffer+0xbc>)
 8000c42:	681b      	ldr	r3, [r3, #0]
 8000c44:	4413      	add	r3, r2
 8000c46:	4a0a      	ldr	r2, [pc, #40]	; (8000c70 <ReadTimeFromBuffer+0xbc>)
 8000c48:	6013      	str	r3, [r2, #0]
	TimeFromBuffer += (buffStringWithCommand[30] - '0');
 8000c4a:	4b07      	ldr	r3, [pc, #28]	; (8000c68 <ReadTimeFromBuffer+0xb4>)
 8000c4c:	7f9b      	ldrb	r3, [r3, #30]
 8000c4e:	461a      	mov	r2, r3
 8000c50:	4b07      	ldr	r3, [pc, #28]	; (8000c70 <ReadTimeFromBuffer+0xbc>)
 8000c52:	681b      	ldr	r3, [r3, #0]
 8000c54:	4413      	add	r3, r2
 8000c56:	3b30      	subs	r3, #48	; 0x30
 8000c58:	4a05      	ldr	r2, [pc, #20]	; (8000c70 <ReadTimeFromBuffer+0xbc>)
 8000c5a:	6013      	str	r3, [r2, #0]
}
 8000c5c:	bf00      	nop
 8000c5e:	46bd      	mov	sp, r7
 8000c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c64:	4770      	bx	lr
 8000c66:	bf00      	nop
 8000c68:	20000088 	.word	0x20000088
 8000c6c:	000f4240 	.word	0x000f4240
 8000c70:	200000b0 	.word	0x200000b0
 8000c74:	000186a0 	.word	0x000186a0

08000c78 <ReadTemperatureFromBuffer>:

void ReadTemperatureFromBuffer()
{
 8000c78:	b480      	push	{r7}
 8000c7a:	af00      	add	r7, sp, #0
	TemperatureFromBuffer = (buffStringWithCommand[17] - '0') * 100;
 8000c7c:	4b18      	ldr	r3, [pc, #96]	; (8000ce0 <ReadTemperatureFromBuffer+0x68>)
 8000c7e:	7c5b      	ldrb	r3, [r3, #17]
 8000c80:	3b30      	subs	r3, #48	; 0x30
 8000c82:	b29b      	uxth	r3, r3
 8000c84:	461a      	mov	r2, r3
 8000c86:	0092      	lsls	r2, r2, #2
 8000c88:	4413      	add	r3, r2
 8000c8a:	461a      	mov	r2, r3
 8000c8c:	0091      	lsls	r1, r2, #2
 8000c8e:	461a      	mov	r2, r3
 8000c90:	460b      	mov	r3, r1
 8000c92:	4413      	add	r3, r2
 8000c94:	009b      	lsls	r3, r3, #2
 8000c96:	b29a      	uxth	r2, r3
 8000c98:	4b12      	ldr	r3, [pc, #72]	; (8000ce4 <ReadTemperatureFromBuffer+0x6c>)
 8000c9a:	801a      	strh	r2, [r3, #0]
	TemperatureFromBuffer += (buffStringWithCommand[18] - '0') * 10;
 8000c9c:	4b10      	ldr	r3, [pc, #64]	; (8000ce0 <ReadTemperatureFromBuffer+0x68>)
 8000c9e:	7c9b      	ldrb	r3, [r3, #18]
 8000ca0:	3b30      	subs	r3, #48	; 0x30
 8000ca2:	b29b      	uxth	r3, r3
 8000ca4:	461a      	mov	r2, r3
 8000ca6:	0092      	lsls	r2, r2, #2
 8000ca8:	4413      	add	r3, r2
 8000caa:	005b      	lsls	r3, r3, #1
 8000cac:	b29a      	uxth	r2, r3
 8000cae:	4b0d      	ldr	r3, [pc, #52]	; (8000ce4 <ReadTemperatureFromBuffer+0x6c>)
 8000cb0:	881b      	ldrh	r3, [r3, #0]
 8000cb2:	b29b      	uxth	r3, r3
 8000cb4:	4413      	add	r3, r2
 8000cb6:	b29a      	uxth	r2, r3
 8000cb8:	4b0a      	ldr	r3, [pc, #40]	; (8000ce4 <ReadTemperatureFromBuffer+0x6c>)
 8000cba:	801a      	strh	r2, [r3, #0]
	TemperatureFromBuffer += (buffStringWithCommand[19] - '0');
 8000cbc:	4b08      	ldr	r3, [pc, #32]	; (8000ce0 <ReadTemperatureFromBuffer+0x68>)
 8000cbe:	7cdb      	ldrb	r3, [r3, #19]
 8000cc0:	b29a      	uxth	r2, r3
 8000cc2:	4b08      	ldr	r3, [pc, #32]	; (8000ce4 <ReadTemperatureFromBuffer+0x6c>)
 8000cc4:	881b      	ldrh	r3, [r3, #0]
 8000cc6:	b29b      	uxth	r3, r3
 8000cc8:	4413      	add	r3, r2
 8000cca:	b29b      	uxth	r3, r3
 8000ccc:	3b30      	subs	r3, #48	; 0x30
 8000cce:	b29a      	uxth	r2, r3
 8000cd0:	4b04      	ldr	r3, [pc, #16]	; (8000ce4 <ReadTemperatureFromBuffer+0x6c>)
 8000cd2:	801a      	strh	r2, [r3, #0]
}
 8000cd4:	bf00      	nop
 8000cd6:	46bd      	mov	sp, r7
 8000cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cdc:	4770      	bx	lr
 8000cde:	bf00      	nop
 8000ce0:	20000088 	.word	0x20000088
 8000ce4:	200000b4 	.word	0x200000b4

08000ce8 <HeatingWithTimer>:
void HeatingWithTimer()
{
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	af00      	add	r7, sp, #0
	//ReadPSCandARRFromBuffer();
	ReadTimeFromBuffer();
 8000cec:	f7ff ff62 	bl	8000bb4 <ReadTimeFromBuffer>
	ReadTemperatureFromBuffer();
 8000cf0:	f7ff ffc2 	bl	8000c78 <ReadTemperatureFromBuffer>


				StartSignalForHeating();////////////исправить нужно чтобы таймер включался как только будет нужная температура
 8000cf4:	f7ff fc92 	bl	800061c <StartSignalForHeating>
				if(TemperatureFromBuffer == SensorTemperature)
 8000cf8:	4b1b      	ldr	r3, [pc, #108]	; (8000d68 <HeatingWithTimer+0x80>)
 8000cfa:	881b      	ldrh	r3, [r3, #0]
 8000cfc:	b29b      	uxth	r3, r3
 8000cfe:	ee07 3a90 	vmov	s15, r3
 8000d02:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000d06:	4b19      	ldr	r3, [pc, #100]	; (8000d6c <HeatingWithTimer+0x84>)
 8000d08:	edd3 7a00 	vldr	s15, [r3]
 8000d0c:	eeb4 7a67 	vcmp.f32	s14, s15
 8000d10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000d14:	d10a      	bne.n	8000d2c <HeatingWithTimer+0x44>
				{
					SettingHeatingTime(TimeFromBuffer);//после того как температура будет нужной
 8000d16:	4b16      	ldr	r3, [pc, #88]	; (8000d70 <HeatingWithTimer+0x88>)
 8000d18:	681b      	ldr	r3, [r3, #0]
 8000d1a:	4618      	mov	r0, r3
 8000d1c:	f7ff fc22 	bl	8000564 <SettingHeatingTime>
					StartOneSecondTimer();//добавить индикациб для пользователе  оповещение о начале экспеимента
 8000d20:	f7ff fc30 	bl	8000584 <StartOneSecondTimer>
					flugOfEndCommand = 0;
 8000d24:	4b13      	ldr	r3, [pc, #76]	; (8000d74 <HeatingWithTimer+0x8c>)
 8000d26:	2200      	movs	r2, #0
 8000d28:	701a      	strb	r2, [r3, #0]





}
 8000d2a:	e01b      	b.n	8000d64 <HeatingWithTimer+0x7c>
					if(TemperatureFromBuffer>SensorTemperature)
 8000d2c:	4b0e      	ldr	r3, [pc, #56]	; (8000d68 <HeatingWithTimer+0x80>)
 8000d2e:	881b      	ldrh	r3, [r3, #0]
 8000d30:	b29b      	uxth	r3, r3
 8000d32:	ee07 3a90 	vmov	s15, r3
 8000d36:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000d3a:	4b0c      	ldr	r3, [pc, #48]	; (8000d6c <HeatingWithTimer+0x84>)
 8000d3c:	edd3 7a00 	vldr	s15, [r3]
 8000d40:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000d44:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000d48:	dd03      	ble.n	8000d52 <HeatingWithTimer+0x6a>
						TemperatureIsCorrect = TemperatureIsHigher;
 8000d4a:	4b0b      	ldr	r3, [pc, #44]	; (8000d78 <HeatingWithTimer+0x90>)
 8000d4c:	2202      	movs	r2, #2
 8000d4e:	701a      	strb	r2, [r3, #0]
 8000d50:	e002      	b.n	8000d58 <HeatingWithTimer+0x70>
						TemperatureIsCorrect = TemperatureIsLower;
 8000d52:	4b09      	ldr	r3, [pc, #36]	; (8000d78 <HeatingWithTimer+0x90>)
 8000d54:	2203      	movs	r2, #3
 8000d56:	701a      	strb	r2, [r3, #0]
					AutoFrequencySetting(TemperatureIsCorrect);
 8000d58:	4b07      	ldr	r3, [pc, #28]	; (8000d78 <HeatingWithTimer+0x90>)
 8000d5a:	781b      	ldrb	r3, [r3, #0]
 8000d5c:	b2db      	uxtb	r3, r3
 8000d5e:	4618      	mov	r0, r3
 8000d60:	f7ff fd3c 	bl	80007dc <AutoFrequencySetting>
}
 8000d64:	bf00      	nop
 8000d66:	bd80      	pop	{r7, pc}
 8000d68:	200000b4 	.word	0x200000b4
 8000d6c:	200000b8 	.word	0x200000b8
 8000d70:	200000b0 	.word	0x200000b0
 8000d74:	20000064 	.word	0x20000064
 8000d78:	20000008 	.word	0x20000008

08000d7c <WaitingForCommands>:

void WaitingForCommands()
{
 8000d7c:	b480      	push	{r7}
 8000d7e:	af00      	add	r7, sp, #0
	if(numberCommand != 0)	//проверка пришла ли команды
 8000d80:	4b06      	ldr	r3, [pc, #24]	; (8000d9c <WaitingForCommands+0x20>)
 8000d82:	681b      	ldr	r3, [r3, #0]
 8000d84:	2b00      	cmp	r3, #0
 8000d86:	d004      	beq.n	8000d92 <WaitingForCommands+0x16>
	{
		state_Control_Device = numberCommand;//если пришла то вызываем соответствующую функцию
 8000d88:	4b04      	ldr	r3, [pc, #16]	; (8000d9c <WaitingForCommands+0x20>)
 8000d8a:	681b      	ldr	r3, [r3, #0]
 8000d8c:	b2da      	uxtb	r2, r3
 8000d8e:	4b04      	ldr	r3, [pc, #16]	; (8000da0 <WaitingForCommands+0x24>)
 8000d90:	701a      	strb	r2, [r3, #0]
	}
}
 8000d92:	bf00      	nop
 8000d94:	46bd      	mov	sp, r7
 8000d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d9a:	4770      	bx	lr
 8000d9c:	200000ac 	.word	0x200000ac
 8000da0:	20000059 	.word	0x20000059

08000da4 <HeatingWithoutTimer>:

void HeatingWithoutTimer()
{
 8000da4:	b480      	push	{r7}
 8000da6:	af00      	add	r7, sp, #0
//		else
//		{
//			//error send error on computer end displey
//		}
//	}
}
 8000da8:	bf00      	nop
 8000daa:	46bd      	mov	sp, r7
 8000dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db0:	4770      	bx	lr

08000db2 <StopHeating>:

void StopHeating()
{
 8000db2:	b580      	push	{r7, lr}
 8000db4:	af00      	add	r7, sp, #0
	StopSignalForHeating();
 8000db6:	f7ff fc41 	bl	800063c <StopSignalForHeating>
}
 8000dba:	bf00      	nop
 8000dbc:	bd80      	pop	{r7, pc}
	...

08000dc0 <CommandControl>:
//void SettingTemperature настройка температуры с передачей параметра коефициента

void CommandControl()
{
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	af00      	add	r7, sp, #0
	switch(numberCommand)
 8000dc4:	4b0f      	ldr	r3, [pc, #60]	; (8000e04 <CommandControl+0x44>)
 8000dc6:	681b      	ldr	r3, [r3, #0]
 8000dc8:	2b03      	cmp	r3, #3
 8000dca:	d817      	bhi.n	8000dfc <CommandControl+0x3c>
 8000dcc:	a201      	add	r2, pc, #4	; (adr r2, 8000dd4 <CommandControl+0x14>)
 8000dce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000dd2:	bf00      	nop
 8000dd4:	08000de5 	.word	0x08000de5
 8000dd8:	08000deb 	.word	0x08000deb
 8000ddc:	08000df1 	.word	0x08000df1
 8000de0:	08000df7 	.word	0x08000df7
	{
	case Waiting_For_Commands:	WaitingForCommands();	break;
 8000de4:	f7ff ffca 	bl	8000d7c <WaitingForCommands>
 8000de8:	e009      	b.n	8000dfe <CommandControl+0x3e>
	case Stop_Heating: 			StopHeating(); 			break;
 8000dea:	f7ff ffe2 	bl	8000db2 <StopHeating>
 8000dee:	e006      	b.n	8000dfe <CommandControl+0x3e>
	case Heating_without_timer: HeatingWithoutTimer();	break;
 8000df0:	f7ff ffd8 	bl	8000da4 <HeatingWithoutTimer>
 8000df4:	e003      	b.n	8000dfe <CommandControl+0x3e>
	case Heating_with_timer: HeatingWithTimer();	break;
 8000df6:	f7ff ff77 	bl	8000ce8 <HeatingWithTimer>
 8000dfa:	e000      	b.n	8000dfe <CommandControl+0x3e>
	default: break;
 8000dfc:	bf00      	nop
	}
}
 8000dfe:	bf00      	nop
 8000e00:	bd80      	pop	{r7, pc}
 8000e02:	bf00      	nop
 8000e04:	200000ac 	.word	0x200000ac

08000e08 <main>:
static void MX_GPIO_Init(void);
static void MX_TIM2_Init(void);
static void MX_SPI1_Init(void);

int main(void)
{
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	af00      	add	r7, sp, #0
  HAL_Init();
 8000e0c:	f000 fdb0 	bl	8001970 <HAL_Init>

  SystemClock_Config();
 8000e10:	f000 f826 	bl	8000e60 <SystemClock_Config>

  MX_GPIO_Init();
 8000e14:	f000 f8c4 	bl	8000fa0 <MX_GPIO_Init>
  configGPIO();
 8000e18:	f7ff fcf2 	bl	8000800 <configGPIO>
 // MX_TIM2_Init();
  MX_SPI1_Init();
 8000e1c:	f000 f88a 	bl	8000f34 <MX_SPI1_Init>
  OneSecondTimerSetting();
 8000e20:	f7ff fb78 	bl	8000514 <OneSecondTimerSetting>
  FrequencyTimerSetting();
 8000e24:	f7ff fbce 	bl	80005c4 <FrequencyTimerSetting>

  ST7735_Init();
 8000e28:	f000 fb0a 	bl	8001440 <ST7735_Init>

  ST7735_FillScreen(ST7735_BLUE);
 8000e2c:	201f      	movs	r0, #31
 8000e2e:	f000 fc27 	bl	8001680 <ST7735_FillScreen>

  USARTADD();
 8000e32:	f7ff fd99 	bl	8000968 <USARTADD>
  //MicrosecondTimer();//настройка микоросекундного таймера для 1-wire интерфейса.
  while (1)
  {
	  //TemperatureReading();
	  ViewParam(stringWithReceivedData[0]);
 8000e36:	4b08      	ldr	r3, [pc, #32]	; (8000e58 <main+0x50>)
 8000e38:	781b      	ldrb	r3, [r3, #0]
 8000e3a:	b2db      	uxtb	r3, r3
 8000e3c:	4618      	mov	r0, r3
 8000e3e:	f000 f939 	bl	80010b4 <ViewParam>
	  if(flugOfEndCommand == 1)
 8000e42:	4b06      	ldr	r3, [pc, #24]	; (8000e5c <main+0x54>)
 8000e44:	781b      	ldrb	r3, [r3, #0]
 8000e46:	b2db      	uxtb	r3, r3
 8000e48:	2b01      	cmp	r3, #1
 8000e4a:	d1f4      	bne.n	8000e36 <main+0x2e>
	  {
		  ReadComandFromBuffer();
 8000e4c:	f7ff fe78 	bl	8000b40 <ReadComandFromBuffer>
		  CommandControl();//вункция выполнения команды
 8000e50:	f7ff ffb6 	bl	8000dc0 <CommandControl>
	  ViewParam(stringWithReceivedData[0]);
 8000e54:	e7ef      	b.n	8000e36 <main+0x2e>
 8000e56:	bf00      	nop
 8000e58:	2000005c 	.word	0x2000005c
 8000e5c:	20000064 	.word	0x20000064

08000e60 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e60:	b580      	push	{r7, lr}
 8000e62:	b094      	sub	sp, #80	; 0x50
 8000e64:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e66:	f107 0320 	add.w	r3, r7, #32
 8000e6a:	2230      	movs	r2, #48	; 0x30
 8000e6c:	2100      	movs	r1, #0
 8000e6e:	4618      	mov	r0, r3
 8000e70:	f001 ff70 	bl	8002d54 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e74:	f107 030c 	add.w	r3, r7, #12
 8000e78:	2200      	movs	r2, #0
 8000e7a:	601a      	str	r2, [r3, #0]
 8000e7c:	605a      	str	r2, [r3, #4]
 8000e7e:	609a      	str	r2, [r3, #8]
 8000e80:	60da      	str	r2, [r3, #12]
 8000e82:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e84:	2300      	movs	r3, #0
 8000e86:	60bb      	str	r3, [r7, #8]
 8000e88:	4b28      	ldr	r3, [pc, #160]	; (8000f2c <SystemClock_Config+0xcc>)
 8000e8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e8c:	4a27      	ldr	r2, [pc, #156]	; (8000f2c <SystemClock_Config+0xcc>)
 8000e8e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000e92:	6413      	str	r3, [r2, #64]	; 0x40
 8000e94:	4b25      	ldr	r3, [pc, #148]	; (8000f2c <SystemClock_Config+0xcc>)
 8000e96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e98:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e9c:	60bb      	str	r3, [r7, #8]
 8000e9e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000ea0:	2300      	movs	r3, #0
 8000ea2:	607b      	str	r3, [r7, #4]
 8000ea4:	4b22      	ldr	r3, [pc, #136]	; (8000f30 <SystemClock_Config+0xd0>)
 8000ea6:	681b      	ldr	r3, [r3, #0]
 8000ea8:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000eac:	4a20      	ldr	r2, [pc, #128]	; (8000f30 <SystemClock_Config+0xd0>)
 8000eae:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000eb2:	6013      	str	r3, [r2, #0]
 8000eb4:	4b1e      	ldr	r3, [pc, #120]	; (8000f30 <SystemClock_Config+0xd0>)
 8000eb6:	681b      	ldr	r3, [r3, #0]
 8000eb8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000ebc:	607b      	str	r3, [r7, #4]
 8000ebe:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000ec0:	2302      	movs	r3, #2
 8000ec2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000ec4:	2301      	movs	r3, #1
 8000ec6:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000ec8:	2310      	movs	r3, #16
 8000eca:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ecc:	2302      	movs	r3, #2
 8000ece:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000ed0:	2300      	movs	r3, #0
 8000ed2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000ed4:	2308      	movs	r3, #8
 8000ed6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 84;
 8000ed8:	2354      	movs	r3, #84	; 0x54
 8000eda:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000edc:	2302      	movs	r3, #2
 8000ede:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000ee0:	2304      	movs	r3, #4
 8000ee2:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ee4:	f107 0320 	add.w	r3, r7, #32
 8000ee8:	4618      	mov	r0, r3
 8000eea:	f001 f85b 	bl	8001fa4 <HAL_RCC_OscConfig>
 8000eee:	4603      	mov	r3, r0
 8000ef0:	2b00      	cmp	r3, #0
 8000ef2:	d001      	beq.n	8000ef8 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000ef4:	f000 f8d8 	bl	80010a8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ef8:	230f      	movs	r3, #15
 8000efa:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000efc:	2302      	movs	r3, #2
 8000efe:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f00:	2300      	movs	r3, #0
 8000f02:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000f04:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000f08:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000f0e:	f107 030c 	add.w	r3, r7, #12
 8000f12:	2102      	movs	r1, #2
 8000f14:	4618      	mov	r0, r3
 8000f16:	f001 fabd 	bl	8002494 <HAL_RCC_ClockConfig>
 8000f1a:	4603      	mov	r3, r0
 8000f1c:	2b00      	cmp	r3, #0
 8000f1e:	d001      	beq.n	8000f24 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8000f20:	f000 f8c2 	bl	80010a8 <Error_Handler>
  }
}
 8000f24:	bf00      	nop
 8000f26:	3750      	adds	r7, #80	; 0x50
 8000f28:	46bd      	mov	sp, r7
 8000f2a:	bd80      	pop	{r7, pc}
 8000f2c:	40023800 	.word	0x40023800
 8000f30:	40007000 	.word	0x40007000

08000f34 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000f34:	b580      	push	{r7, lr}
 8000f36:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000f38:	4b17      	ldr	r3, [pc, #92]	; (8000f98 <MX_SPI1_Init+0x64>)
 8000f3a:	4a18      	ldr	r2, [pc, #96]	; (8000f9c <MX_SPI1_Init+0x68>)
 8000f3c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000f3e:	4b16      	ldr	r3, [pc, #88]	; (8000f98 <MX_SPI1_Init+0x64>)
 8000f40:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000f44:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000f46:	4b14      	ldr	r3, [pc, #80]	; (8000f98 <MX_SPI1_Init+0x64>)
 8000f48:	2200      	movs	r2, #0
 8000f4a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000f4c:	4b12      	ldr	r3, [pc, #72]	; (8000f98 <MX_SPI1_Init+0x64>)
 8000f4e:	2200      	movs	r2, #0
 8000f50:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000f52:	4b11      	ldr	r3, [pc, #68]	; (8000f98 <MX_SPI1_Init+0x64>)
 8000f54:	2200      	movs	r2, #0
 8000f56:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000f58:	4b0f      	ldr	r3, [pc, #60]	; (8000f98 <MX_SPI1_Init+0x64>)
 8000f5a:	2200      	movs	r2, #0
 8000f5c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000f5e:	4b0e      	ldr	r3, [pc, #56]	; (8000f98 <MX_SPI1_Init+0x64>)
 8000f60:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000f64:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000f66:	4b0c      	ldr	r3, [pc, #48]	; (8000f98 <MX_SPI1_Init+0x64>)
 8000f68:	2200      	movs	r2, #0
 8000f6a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000f6c:	4b0a      	ldr	r3, [pc, #40]	; (8000f98 <MX_SPI1_Init+0x64>)
 8000f6e:	2200      	movs	r2, #0
 8000f70:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000f72:	4b09      	ldr	r3, [pc, #36]	; (8000f98 <MX_SPI1_Init+0x64>)
 8000f74:	2200      	movs	r2, #0
 8000f76:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000f78:	4b07      	ldr	r3, [pc, #28]	; (8000f98 <MX_SPI1_Init+0x64>)
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000f7e:	4b06      	ldr	r3, [pc, #24]	; (8000f98 <MX_SPI1_Init+0x64>)
 8000f80:	220a      	movs	r2, #10
 8000f82:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000f84:	4804      	ldr	r0, [pc, #16]	; (8000f98 <MX_SPI1_Init+0x64>)
 8000f86:	f001 fc31 	bl	80027ec <HAL_SPI_Init>
 8000f8a:	4603      	mov	r3, r0
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	d001      	beq.n	8000f94 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000f90:	f000 f88a 	bl	80010a8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000f94:	bf00      	nop
 8000f96:	bd80      	pop	{r7, pc}
 8000f98:	200000bc 	.word	0x200000bc
 8000f9c:	40013000 	.word	0x40013000

08000fa0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	b088      	sub	sp, #32
 8000fa4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fa6:	f107 030c 	add.w	r3, r7, #12
 8000faa:	2200      	movs	r2, #0
 8000fac:	601a      	str	r2, [r3, #0]
 8000fae:	605a      	str	r2, [r3, #4]
 8000fb0:	609a      	str	r2, [r3, #8]
 8000fb2:	60da      	str	r2, [r3, #12]
 8000fb4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	60bb      	str	r3, [r7, #8]
 8000fba:	4b37      	ldr	r3, [pc, #220]	; (8001098 <MX_GPIO_Init+0xf8>)
 8000fbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fbe:	4a36      	ldr	r2, [pc, #216]	; (8001098 <MX_GPIO_Init+0xf8>)
 8000fc0:	f043 0304 	orr.w	r3, r3, #4
 8000fc4:	6313      	str	r3, [r2, #48]	; 0x30
 8000fc6:	4b34      	ldr	r3, [pc, #208]	; (8001098 <MX_GPIO_Init+0xf8>)
 8000fc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fca:	f003 0304 	and.w	r3, r3, #4
 8000fce:	60bb      	str	r3, [r7, #8]
 8000fd0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	607b      	str	r3, [r7, #4]
 8000fd6:	4b30      	ldr	r3, [pc, #192]	; (8001098 <MX_GPIO_Init+0xf8>)
 8000fd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fda:	4a2f      	ldr	r2, [pc, #188]	; (8001098 <MX_GPIO_Init+0xf8>)
 8000fdc:	f043 0301 	orr.w	r3, r3, #1
 8000fe0:	6313      	str	r3, [r2, #48]	; 0x30
 8000fe2:	4b2d      	ldr	r3, [pc, #180]	; (8001098 <MX_GPIO_Init+0xf8>)
 8000fe4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fe6:	f003 0301 	and.w	r3, r3, #1
 8000fea:	607b      	str	r3, [r7, #4]
 8000fec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000fee:	2300      	movs	r3, #0
 8000ff0:	603b      	str	r3, [r7, #0]
 8000ff2:	4b29      	ldr	r3, [pc, #164]	; (8001098 <MX_GPIO_Init+0xf8>)
 8000ff4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ff6:	4a28      	ldr	r2, [pc, #160]	; (8001098 <MX_GPIO_Init+0xf8>)
 8000ff8:	f043 0308 	orr.w	r3, r3, #8
 8000ffc:	6313      	str	r3, [r2, #48]	; 0x30
 8000ffe:	4b26      	ldr	r3, [pc, #152]	; (8001098 <MX_GPIO_Init+0xf8>)
 8001000:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001002:	f003 0308 	and.w	r3, r3, #8
 8001006:	603b      	str	r3, [r7, #0]
 8001008:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, RS_Pin|A0_Pin|CS_Pin, GPIO_PIN_RESET);
 800100a:	2200      	movs	r2, #0
 800100c:	2107      	movs	r1, #7
 800100e:	4823      	ldr	r0, [pc, #140]	; (800109c <MX_GPIO_Init+0xfc>)
 8001010:	f000 ffae 	bl	8001f70 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|GPIO_PIN_13, GPIO_PIN_RESET);
 8001014:	2200      	movs	r2, #0
 8001016:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 800101a:	4821      	ldr	r0, [pc, #132]	; (80010a0 <MX_GPIO_Init+0x100>)
 800101c:	f000 ffa8 	bl	8001f70 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : RS_Pin A0_Pin CS_Pin */
  GPIO_InitStruct.Pin = RS_Pin|A0_Pin|CS_Pin;
 8001020:	2307      	movs	r3, #7
 8001022:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001024:	2301      	movs	r3, #1
 8001026:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001028:	2300      	movs	r3, #0
 800102a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800102c:	2300      	movs	r3, #0
 800102e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001030:	f107 030c 	add.w	r3, r7, #12
 8001034:	4619      	mov	r1, r3
 8001036:	4819      	ldr	r0, [pc, #100]	; (800109c <MX_GPIO_Init+0xfc>)
 8001038:	f000 fe16 	bl	8001c68 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 800103c:	2301      	movs	r3, #1
 800103e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001040:	2300      	movs	r3, #0
 8001042:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001044:	2300      	movs	r3, #0
 8001046:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001048:	f107 030c 	add.w	r3, r7, #12
 800104c:	4619      	mov	r1, r3
 800104e:	4815      	ldr	r0, [pc, #84]	; (80010a4 <MX_GPIO_Init+0x104>)
 8001050:	f000 fe0a 	bl	8001c68 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001054:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001058:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800105a:	2301      	movs	r3, #1
 800105c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800105e:	2300      	movs	r3, #0
 8001060:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001062:	2302      	movs	r3, #2
 8001064:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001066:	f107 030c 	add.w	r3, r7, #12
 800106a:	4619      	mov	r1, r3
 800106c:	480c      	ldr	r0, [pc, #48]	; (80010a0 <MX_GPIO_Init+0x100>)
 800106e:	f000 fdfb 	bl	8001c68 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001072:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001076:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001078:	2301      	movs	r3, #1
 800107a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800107c:	2300      	movs	r3, #0
 800107e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001080:	2300      	movs	r3, #0
 8001082:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001084:	f107 030c 	add.w	r3, r7, #12
 8001088:	4619      	mov	r1, r3
 800108a:	4805      	ldr	r0, [pc, #20]	; (80010a0 <MX_GPIO_Init+0x100>)
 800108c:	f000 fdec 	bl	8001c68 <HAL_GPIO_Init>

}
 8001090:	bf00      	nop
 8001092:	3720      	adds	r7, #32
 8001094:	46bd      	mov	sp, r7
 8001096:	bd80      	pop	{r7, pc}
 8001098:	40023800 	.word	0x40023800
 800109c:	40020800 	.word	0x40020800
 80010a0:	40020c00 	.word	0x40020c00
 80010a4:	40020000 	.word	0x40020000

080010a8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80010a8:	b480      	push	{r7}
 80010aa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80010ac:	b672      	cpsid	i
}
 80010ae:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80010b0:	e7fe      	b.n	80010b0 <Error_Handler+0x8>
	...

080010b4 <ViewParam>:
void IndicationStopHeating()//красный круг
{
	ST7735_FillCircle(50,50,10,ST7735_RED);
}
void ViewParam(volatile char experimentTime)
{
 80010b4:	b580      	push	{r7, lr}
 80010b6:	b08a      	sub	sp, #40	; 0x28
 80010b8:	af04      	add	r7, sp, #16
 80010ba:	4603      	mov	r3, r0
 80010bc:	71fb      	strb	r3, [r7, #7]
	char mau[10];
	mau[0] = experimentTime;
 80010be:	79fb      	ldrb	r3, [r7, #7]
 80010c0:	b2db      	uxtb	r3, r3
 80010c2:	733b      	strb	r3, [r7, #12]
	 //sprintf(mau, "%d",experimentTime);
	 ST7735_DrawString(10,10,hello,sizeof hello,Font_11x18,ST7735_BLACK,ST7735_BLUE);
 80010c4:	231f      	movs	r3, #31
 80010c6:	9303      	str	r3, [sp, #12]
 80010c8:	2300      	movs	r3, #0
 80010ca:	9302      	str	r3, [sp, #8]
 80010cc:	4a17      	ldr	r2, [pc, #92]	; (800112c <ViewParam+0x78>)
 80010ce:	466b      	mov	r3, sp
 80010d0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80010d4:	e883 0003 	stmia.w	r3, {r0, r1}
 80010d8:	2308      	movs	r3, #8
 80010da:	4a15      	ldr	r2, [pc, #84]	; (8001130 <ViewParam+0x7c>)
 80010dc:	210a      	movs	r1, #10
 80010de:	200a      	movs	r0, #10
 80010e0:	f000 f9d2 	bl	8001488 <ST7735_DrawString>
	 ST7735_DrawString(10,30,buffTemp,sizeof buffTemp,Font_11x18,ST7735_BLACK,ST7735_BLUE);
 80010e4:	231f      	movs	r3, #31
 80010e6:	9303      	str	r3, [sp, #12]
 80010e8:	2300      	movs	r3, #0
 80010ea:	9302      	str	r3, [sp, #8]
 80010ec:	4a0f      	ldr	r2, [pc, #60]	; (800112c <ViewParam+0x78>)
 80010ee:	466b      	mov	r3, sp
 80010f0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80010f4:	e883 0003 	stmia.w	r3, {r0, r1}
 80010f8:	2307      	movs	r3, #7
 80010fa:	4a0e      	ldr	r2, [pc, #56]	; (8001134 <ViewParam+0x80>)
 80010fc:	211e      	movs	r1, #30
 80010fe:	200a      	movs	r0, #10
 8001100:	f000 f9c2 	bl	8001488 <ST7735_DrawString>
	 ST7735_DrawString(10,50,mau,1,Font_11x18,ST7735_BLACK,ST7735_BLUE);
 8001104:	f107 020c 	add.w	r2, r7, #12
 8001108:	231f      	movs	r3, #31
 800110a:	9303      	str	r3, [sp, #12]
 800110c:	2300      	movs	r3, #0
 800110e:	9302      	str	r3, [sp, #8]
 8001110:	4906      	ldr	r1, [pc, #24]	; (800112c <ViewParam+0x78>)
 8001112:	466b      	mov	r3, sp
 8001114:	c903      	ldmia	r1, {r0, r1}
 8001116:	e883 0003 	stmia.w	r3, {r0, r1}
 800111a:	2301      	movs	r3, #1
 800111c:	2132      	movs	r1, #50	; 0x32
 800111e:	200a      	movs	r0, #10
 8001120:	f000 f9b2 	bl	8001488 <ST7735_DrawString>
}
 8001124:	bf00      	nop
 8001126:	3718      	adds	r7, #24
 8001128:	46bd      	mov	sp, r7
 800112a:	bd80      	pop	{r7, pc}
 800112c:	2000000c 	.word	0x2000000c
 8001130:	20000018 	.word	0x20000018
 8001134:	20000020 	.word	0x20000020

08001138 <ST7735_GPIO_Init>:
static void ST7735_WriteData(uint8_t* buff, size_t buff_size);
static void ST7735_ExecuteCommandList(const uint8_t *addr);
static void ST7735_SetAddressWindow(uint8_t x0, uint8_t y0, uint8_t x1, uint8_t y1);
static void ST7735_WriteChar(uint16_t x, uint16_t y, char ch, FontDef font, uint16_t color, uint16_t bgcolor);
static void ST7735_GPIO_Init(void)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	b086      	sub	sp, #24
 800113c:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 800113e:	1d3b      	adds	r3, r7, #4
 8001140:	2200      	movs	r2, #0
 8001142:	601a      	str	r2, [r3, #0]
 8001144:	605a      	str	r2, [r3, #4]
 8001146:	609a      	str	r2, [r3, #8]
 8001148:	60da      	str	r2, [r3, #12]
 800114a:	611a      	str	r2, [r3, #16]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800114c:	2300      	movs	r3, #0
 800114e:	603b      	str	r3, [r7, #0]
 8001150:	4b10      	ldr	r3, [pc, #64]	; (8001194 <ST7735_GPIO_Init+0x5c>)
 8001152:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001154:	4a0f      	ldr	r2, [pc, #60]	; (8001194 <ST7735_GPIO_Init+0x5c>)
 8001156:	f043 0301 	orr.w	r3, r3, #1
 800115a:	6313      	str	r3, [r2, #48]	; 0x30
 800115c:	4b0d      	ldr	r3, [pc, #52]	; (8001194 <ST7735_GPIO_Init+0x5c>)
 800115e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001160:	f003 0301 	and.w	r3, r3, #1
 8001164:	603b      	str	r3, [r7, #0]
 8001166:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA, ST7735_RES_Pin|ST7735_DC_Pin|ST7735_CS_Pin, GPIO_PIN_RESET);
 8001168:	2200      	movs	r2, #0
 800116a:	2107      	movs	r1, #7
 800116c:	480a      	ldr	r0, [pc, #40]	; (8001198 <ST7735_GPIO_Init+0x60>)
 800116e:	f000 feff 	bl	8001f70 <HAL_GPIO_WritePin>
//
	/*Configure GPIO pins : ST7735_RES_Pin ST7735_DC_Pin ST7735_CS_Pin ST7735_BL_Pin */
	GPIO_InitStruct.Pin = ST7735_RES_Pin|ST7735_DC_Pin|ST7735_CS_Pin;
 8001172:	2307      	movs	r3, #7
 8001174:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001176:	2301      	movs	r3, #1
 8001178:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800117a:	2300      	movs	r3, #0
 800117c:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800117e:	2300      	movs	r3, #0
 8001180:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001182:	1d3b      	adds	r3, r7, #4
 8001184:	4619      	mov	r1, r3
 8001186:	4804      	ldr	r0, [pc, #16]	; (8001198 <ST7735_GPIO_Init+0x60>)
 8001188:	f000 fd6e 	bl	8001c68 <HAL_GPIO_Init>
}
 800118c:	bf00      	nop
 800118e:	3718      	adds	r7, #24
 8001190:	46bd      	mov	sp, r7
 8001192:	bd80      	pop	{r7, pc}
 8001194:	40023800 	.word	0x40023800
 8001198:	40020000 	.word	0x40020000

0800119c <ST7735_Reset>:

static void ST7735_Reset()
{
 800119c:	b580      	push	{r7, lr}
 800119e:	af00      	add	r7, sp, #0
	TFT_RES_L();
 80011a0:	2200      	movs	r2, #0
 80011a2:	2101      	movs	r1, #1
 80011a4:	4806      	ldr	r0, [pc, #24]	; (80011c0 <ST7735_Reset+0x24>)
 80011a6:	f000 fee3 	bl	8001f70 <HAL_GPIO_WritePin>
	HAL_Delay(20);
 80011aa:	2014      	movs	r0, #20
 80011ac:	f000 fc52 	bl	8001a54 <HAL_Delay>
	TFT_RES_H();
 80011b0:	2201      	movs	r2, #1
 80011b2:	2101      	movs	r1, #1
 80011b4:	4802      	ldr	r0, [pc, #8]	; (80011c0 <ST7735_Reset+0x24>)
 80011b6:	f000 fedb 	bl	8001f70 <HAL_GPIO_WritePin>
}
 80011ba:	bf00      	nop
 80011bc:	bd80      	pop	{r7, pc}
 80011be:	bf00      	nop
 80011c0:	40020800 	.word	0x40020800

080011c4 <ST7735_WriteCommand>:

static void ST7735_WriteCommand(uint8_t cmd)
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	b082      	sub	sp, #8
 80011c8:	af00      	add	r7, sp, #0
 80011ca:	4603      	mov	r3, r0
 80011cc:	71fb      	strb	r3, [r7, #7]
	TFT_DC_C();
 80011ce:	2200      	movs	r2, #0
 80011d0:	2102      	movs	r1, #2
 80011d2:	4807      	ldr	r0, [pc, #28]	; (80011f0 <ST7735_WriteCommand+0x2c>)
 80011d4:	f000 fecc 	bl	8001f70 <HAL_GPIO_WritePin>
#ifdef USE_SPI_DMA
	HAL_SPI_Transmit_DMA(&ST7735_SPI_PORT, &cmd, sizeof(cmd));
	//while(hspi1.State == HAL_SPI_STATE_BUSY_TX);
#else
	HAL_SPI_Transmit(&ST7735_SPI_PORT, &cmd, sizeof(cmd), HAL_MAX_DELAY);
 80011d8:	1df9      	adds	r1, r7, #7
 80011da:	f04f 33ff 	mov.w	r3, #4294967295
 80011de:	2201      	movs	r2, #1
 80011e0:	4804      	ldr	r0, [pc, #16]	; (80011f4 <ST7735_WriteCommand+0x30>)
 80011e2:	f001 fb8c 	bl	80028fe <HAL_SPI_Transmit>
#endif
}
 80011e6:	bf00      	nop
 80011e8:	3708      	adds	r7, #8
 80011ea:	46bd      	mov	sp, r7
 80011ec:	bd80      	pop	{r7, pc}
 80011ee:	bf00      	nop
 80011f0:	40020800 	.word	0x40020800
 80011f4:	200000bc 	.word	0x200000bc

080011f8 <ST7735_WriteData>:

static void ST7735_WriteData(uint8_t* buff, size_t buff_size)
{
 80011f8:	b580      	push	{r7, lr}
 80011fa:	b082      	sub	sp, #8
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	6078      	str	r0, [r7, #4]
 8001200:	6039      	str	r1, [r7, #0]
	TFT_DC_D();
 8001202:	2201      	movs	r2, #1
 8001204:	2102      	movs	r1, #2
 8001206:	4807      	ldr	r0, [pc, #28]	; (8001224 <ST7735_WriteData+0x2c>)
 8001208:	f000 feb2 	bl	8001f70 <HAL_GPIO_WritePin>
#ifdef USE_SPI_DMA
	HAL_SPI_Transmit_DMA(&ST7735_SPI_PORT, buff, buff_size);
	while(hspi1.State == HAL_SPI_STATE_BUSY_TX);
#else
	HAL_SPI_Transmit(&ST7735_SPI_PORT, buff, buff_size, HAL_MAX_DELAY);
 800120c:	683b      	ldr	r3, [r7, #0]
 800120e:	b29a      	uxth	r2, r3
 8001210:	f04f 33ff 	mov.w	r3, #4294967295
 8001214:	6879      	ldr	r1, [r7, #4]
 8001216:	4804      	ldr	r0, [pc, #16]	; (8001228 <ST7735_WriteData+0x30>)
 8001218:	f001 fb71 	bl	80028fe <HAL_SPI_Transmit>
#endif
}
 800121c:	bf00      	nop
 800121e:	3708      	adds	r7, #8
 8001220:	46bd      	mov	sp, r7
 8001222:	bd80      	pop	{r7, pc}
 8001224:	40020800 	.word	0x40020800
 8001228:	200000bc 	.word	0x200000bc

0800122c <ST7735_ExecuteCommandList>:

static void ST7735_ExecuteCommandList(const uint8_t *addr)
{
 800122c:	b580      	push	{r7, lr}
 800122e:	b084      	sub	sp, #16
 8001230:	af00      	add	r7, sp, #0
 8001232:	6078      	str	r0, [r7, #4]
    uint8_t numCommands, numArgs;
    uint16_t ms;

    numCommands = *addr++;
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	1c5a      	adds	r2, r3, #1
 8001238:	607a      	str	r2, [r7, #4]
 800123a:	781b      	ldrb	r3, [r3, #0]
 800123c:	73fb      	strb	r3, [r7, #15]
    while(numCommands--)
 800123e:	e034      	b.n	80012aa <ST7735_ExecuteCommandList+0x7e>
    {
    	uint8_t cmd = *addr++;
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	1c5a      	adds	r2, r3, #1
 8001244:	607a      	str	r2, [r7, #4]
 8001246:	781b      	ldrb	r3, [r3, #0]
 8001248:	72fb      	strb	r3, [r7, #11]
        ST7735_WriteCommand(cmd);
 800124a:	7afb      	ldrb	r3, [r7, #11]
 800124c:	4618      	mov	r0, r3
 800124e:	f7ff ffb9 	bl	80011c4 <ST7735_WriteCommand>

        numArgs = *addr++;
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	1c5a      	adds	r2, r3, #1
 8001256:	607a      	str	r2, [r7, #4]
 8001258:	781b      	ldrb	r3, [r3, #0]
 800125a:	72bb      	strb	r3, [r7, #10]
        // If high bit set, delay follows args
        ms = numArgs & DELAY;
 800125c:	7abb      	ldrb	r3, [r7, #10]
 800125e:	b29b      	uxth	r3, r3
 8001260:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001264:	81bb      	strh	r3, [r7, #12]
        numArgs &= ~DELAY;
 8001266:	7abb      	ldrb	r3, [r7, #10]
 8001268:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800126c:	72bb      	strb	r3, [r7, #10]
        if(numArgs)
 800126e:	7abb      	ldrb	r3, [r7, #10]
 8001270:	2b00      	cmp	r3, #0
 8001272:	d008      	beq.n	8001286 <ST7735_ExecuteCommandList+0x5a>
        {
            ST7735_WriteData((uint8_t*)addr, numArgs);
 8001274:	7abb      	ldrb	r3, [r7, #10]
 8001276:	4619      	mov	r1, r3
 8001278:	6878      	ldr	r0, [r7, #4]
 800127a:	f7ff ffbd 	bl	80011f8 <ST7735_WriteData>
            addr += numArgs;
 800127e:	7abb      	ldrb	r3, [r7, #10]
 8001280:	687a      	ldr	r2, [r7, #4]
 8001282:	4413      	add	r3, r2
 8001284:	607b      	str	r3, [r7, #4]
        }

        if(ms)
 8001286:	89bb      	ldrh	r3, [r7, #12]
 8001288:	2b00      	cmp	r3, #0
 800128a:	d00e      	beq.n	80012aa <ST7735_ExecuteCommandList+0x7e>
        {
            ms = *addr++;
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	1c5a      	adds	r2, r3, #1
 8001290:	607a      	str	r2, [r7, #4]
 8001292:	781b      	ldrb	r3, [r3, #0]
 8001294:	81bb      	strh	r3, [r7, #12]
            if(ms == 255) ms = 500;
 8001296:	89bb      	ldrh	r3, [r7, #12]
 8001298:	2bff      	cmp	r3, #255	; 0xff
 800129a:	d102      	bne.n	80012a2 <ST7735_ExecuteCommandList+0x76>
 800129c:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80012a0:	81bb      	strh	r3, [r7, #12]
            HAL_Delay(ms);
 80012a2:	89bb      	ldrh	r3, [r7, #12]
 80012a4:	4618      	mov	r0, r3
 80012a6:	f000 fbd5 	bl	8001a54 <HAL_Delay>
    while(numCommands--)
 80012aa:	7bfb      	ldrb	r3, [r7, #15]
 80012ac:	1e5a      	subs	r2, r3, #1
 80012ae:	73fa      	strb	r2, [r7, #15]
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d1c5      	bne.n	8001240 <ST7735_ExecuteCommandList+0x14>
        }
    }
}
 80012b4:	bf00      	nop
 80012b6:	bf00      	nop
 80012b8:	3710      	adds	r7, #16
 80012ba:	46bd      	mov	sp, r7
 80012bc:	bd80      	pop	{r7, pc}
	...

080012c0 <ST7735_SetAddressWindow>:

static void ST7735_SetAddressWindow(uint8_t x0, uint8_t y0, uint8_t x1, uint8_t y1)
{
 80012c0:	b590      	push	{r4, r7, lr}
 80012c2:	b085      	sub	sp, #20
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	4604      	mov	r4, r0
 80012c8:	4608      	mov	r0, r1
 80012ca:	4611      	mov	r1, r2
 80012cc:	461a      	mov	r2, r3
 80012ce:	4623      	mov	r3, r4
 80012d0:	71fb      	strb	r3, [r7, #7]
 80012d2:	4603      	mov	r3, r0
 80012d4:	71bb      	strb	r3, [r7, #6]
 80012d6:	460b      	mov	r3, r1
 80012d8:	717b      	strb	r3, [r7, #5]
 80012da:	4613      	mov	r3, r2
 80012dc:	713b      	strb	r3, [r7, #4]
    // column address set
    ST7735_WriteCommand(ST7735_CASET);
 80012de:	202a      	movs	r0, #42	; 0x2a
 80012e0:	f7ff ff70 	bl	80011c4 <ST7735_WriteCommand>
    uint8_t data[] = { 0x00, x0 + _xstart, 0x00, x1 + _xstart };
 80012e4:	2300      	movs	r3, #0
 80012e6:	733b      	strb	r3, [r7, #12]
 80012e8:	4b17      	ldr	r3, [pc, #92]	; (8001348 <ST7735_SetAddressWindow+0x88>)
 80012ea:	781a      	ldrb	r2, [r3, #0]
 80012ec:	79fb      	ldrb	r3, [r7, #7]
 80012ee:	4413      	add	r3, r2
 80012f0:	b2db      	uxtb	r3, r3
 80012f2:	737b      	strb	r3, [r7, #13]
 80012f4:	2300      	movs	r3, #0
 80012f6:	73bb      	strb	r3, [r7, #14]
 80012f8:	4b13      	ldr	r3, [pc, #76]	; (8001348 <ST7735_SetAddressWindow+0x88>)
 80012fa:	781a      	ldrb	r2, [r3, #0]
 80012fc:	797b      	ldrb	r3, [r7, #5]
 80012fe:	4413      	add	r3, r2
 8001300:	b2db      	uxtb	r3, r3
 8001302:	73fb      	strb	r3, [r7, #15]
    ST7735_WriteData(data, sizeof(data));
 8001304:	f107 030c 	add.w	r3, r7, #12
 8001308:	2104      	movs	r1, #4
 800130a:	4618      	mov	r0, r3
 800130c:	f7ff ff74 	bl	80011f8 <ST7735_WriteData>

    // row address set
    ST7735_WriteCommand(ST7735_RASET);
 8001310:	202b      	movs	r0, #43	; 0x2b
 8001312:	f7ff ff57 	bl	80011c4 <ST7735_WriteCommand>
    data[1] = y0 + _ystart;
 8001316:	4b0d      	ldr	r3, [pc, #52]	; (800134c <ST7735_SetAddressWindow+0x8c>)
 8001318:	781a      	ldrb	r2, [r3, #0]
 800131a:	79bb      	ldrb	r3, [r7, #6]
 800131c:	4413      	add	r3, r2
 800131e:	b2db      	uxtb	r3, r3
 8001320:	737b      	strb	r3, [r7, #13]
    data[3] = y1 + _ystart;
 8001322:	4b0a      	ldr	r3, [pc, #40]	; (800134c <ST7735_SetAddressWindow+0x8c>)
 8001324:	781a      	ldrb	r2, [r3, #0]
 8001326:	793b      	ldrb	r3, [r7, #4]
 8001328:	4413      	add	r3, r2
 800132a:	b2db      	uxtb	r3, r3
 800132c:	73fb      	strb	r3, [r7, #15]
    ST7735_WriteData(data, sizeof(data));
 800132e:	f107 030c 	add.w	r3, r7, #12
 8001332:	2104      	movs	r1, #4
 8001334:	4618      	mov	r0, r3
 8001336:	f7ff ff5f 	bl	80011f8 <ST7735_WriteData>

    // write to RAM
    ST7735_WriteCommand(ST7735_RAMWR);
 800133a:	202c      	movs	r0, #44	; 0x2c
 800133c:	f7ff ff42 	bl	80011c4 <ST7735_WriteCommand>
}
 8001340:	bf00      	nop
 8001342:	3714      	adds	r7, #20
 8001344:	46bd      	mov	sp, r7
 8001346:	bd90      	pop	{r4, r7, pc}
 8001348:	20000114 	.word	0x20000114
 800134c:	20000115 	.word	0x20000115

08001350 <ST7735_WriteChar>:


static void ST7735_WriteChar(uint16_t x, uint16_t y, char ch, FontDef font, uint16_t color, uint16_t bgcolor)
{
 8001350:	b082      	sub	sp, #8
 8001352:	b590      	push	{r4, r7, lr}
 8001354:	b089      	sub	sp, #36	; 0x24
 8001356:	af00      	add	r7, sp, #0
 8001358:	637b      	str	r3, [r7, #52]	; 0x34
 800135a:	4603      	mov	r3, r0
 800135c:	80fb      	strh	r3, [r7, #6]
 800135e:	460b      	mov	r3, r1
 8001360:	80bb      	strh	r3, [r7, #4]
 8001362:	4613      	mov	r3, r2
 8001364:	70fb      	strb	r3, [r7, #3]
    uint32_t i, b, j;

    ST7735_SetAddressWindow(x, y, x+font.width-1, y+font.height-1);
 8001366:	88fb      	ldrh	r3, [r7, #6]
 8001368:	b2d8      	uxtb	r0, r3
 800136a:	88bb      	ldrh	r3, [r7, #4]
 800136c:	b2d9      	uxtb	r1, r3
 800136e:	88fb      	ldrh	r3, [r7, #6]
 8001370:	b2da      	uxtb	r2, r3
 8001372:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8001376:	4413      	add	r3, r2
 8001378:	b2db      	uxtb	r3, r3
 800137a:	3b01      	subs	r3, #1
 800137c:	b2dc      	uxtb	r4, r3
 800137e:	88bb      	ldrh	r3, [r7, #4]
 8001380:	b2da      	uxtb	r2, r3
 8001382:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8001386:	4413      	add	r3, r2
 8001388:	b2db      	uxtb	r3, r3
 800138a:	3b01      	subs	r3, #1
 800138c:	b2db      	uxtb	r3, r3
 800138e:	4622      	mov	r2, r4
 8001390:	f7ff ff96 	bl	80012c0 <ST7735_SetAddressWindow>

    for(i = 0; i < font.height; i++)
 8001394:	2300      	movs	r3, #0
 8001396:	61fb      	str	r3, [r7, #28]
 8001398:	e043      	b.n	8001422 <ST7735_WriteChar+0xd2>
    {
        b = font.data[(ch-32) * font.height + i];
 800139a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800139c:	78fb      	ldrb	r3, [r7, #3]
 800139e:	3b20      	subs	r3, #32
 80013a0:	f897 1035 	ldrb.w	r1, [r7, #53]	; 0x35
 80013a4:	fb01 f303 	mul.w	r3, r1, r3
 80013a8:	4619      	mov	r1, r3
 80013aa:	69fb      	ldr	r3, [r7, #28]
 80013ac:	440b      	add	r3, r1
 80013ae:	005b      	lsls	r3, r3, #1
 80013b0:	4413      	add	r3, r2
 80013b2:	881b      	ldrh	r3, [r3, #0]
 80013b4:	617b      	str	r3, [r7, #20]

        for(j = 0; j < font.width; j++)
 80013b6:	2300      	movs	r3, #0
 80013b8:	61bb      	str	r3, [r7, #24]
 80013ba:	e029      	b.n	8001410 <ST7735_WriteChar+0xc0>
        {
            if((b << j) & 0x8000)
 80013bc:	697a      	ldr	r2, [r7, #20]
 80013be:	69bb      	ldr	r3, [r7, #24]
 80013c0:	fa02 f303 	lsl.w	r3, r2, r3
 80013c4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d00e      	beq.n	80013ea <ST7735_WriteChar+0x9a>
            {
                uint8_t data[] = { color >> 8, color & 0xFF };
 80013cc:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80013ce:	0a1b      	lsrs	r3, r3, #8
 80013d0:	b29b      	uxth	r3, r3
 80013d2:	b2db      	uxtb	r3, r3
 80013d4:	743b      	strb	r3, [r7, #16]
 80013d6:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80013d8:	b2db      	uxtb	r3, r3
 80013da:	747b      	strb	r3, [r7, #17]
                ST7735_WriteData(data, sizeof(data));
 80013dc:	f107 0310 	add.w	r3, r7, #16
 80013e0:	2102      	movs	r1, #2
 80013e2:	4618      	mov	r0, r3
 80013e4:	f7ff ff08 	bl	80011f8 <ST7735_WriteData>
 80013e8:	e00f      	b.n	800140a <ST7735_WriteChar+0xba>
            }
            else
            {
                uint8_t data[] = { bgcolor >> 8, bgcolor & 0xFF };//
 80013ea:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 80013ee:	0a1b      	lsrs	r3, r3, #8
 80013f0:	b29b      	uxth	r3, r3
 80013f2:	b2db      	uxtb	r3, r3
 80013f4:	733b      	strb	r3, [r7, #12]
 80013f6:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 80013fa:	b2db      	uxtb	r3, r3
 80013fc:	737b      	strb	r3, [r7, #13]
                ST7735_WriteData(data, sizeof(data));
 80013fe:	f107 030c 	add.w	r3, r7, #12
 8001402:	2102      	movs	r1, #2
 8001404:	4618      	mov	r0, r3
 8001406:	f7ff fef7 	bl	80011f8 <ST7735_WriteData>
        for(j = 0; j < font.width; j++)
 800140a:	69bb      	ldr	r3, [r7, #24]
 800140c:	3301      	adds	r3, #1
 800140e:	61bb      	str	r3, [r7, #24]
 8001410:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8001414:	461a      	mov	r2, r3
 8001416:	69bb      	ldr	r3, [r7, #24]
 8001418:	4293      	cmp	r3, r2
 800141a:	d3cf      	bcc.n	80013bc <ST7735_WriteChar+0x6c>
    for(i = 0; i < font.height; i++)
 800141c:	69fb      	ldr	r3, [r7, #28]
 800141e:	3301      	adds	r3, #1
 8001420:	61fb      	str	r3, [r7, #28]
 8001422:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8001426:	461a      	mov	r2, r3
 8001428:	69fb      	ldr	r3, [r7, #28]
 800142a:	4293      	cmp	r3, r2
 800142c:	d3b5      	bcc.n	800139a <ST7735_WriteChar+0x4a>
            }
        }
    }
}
 800142e:	bf00      	nop
 8001430:	bf00      	nop
 8001432:	3724      	adds	r7, #36	; 0x24
 8001434:	46bd      	mov	sp, r7
 8001436:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 800143a:	b002      	add	sp, #8
 800143c:	4770      	bx	lr
	...

08001440 <ST7735_Init>:

void ST7735_Init()
{
 8001440:	b580      	push	{r7, lr}
 8001442:	af00      	add	r7, sp, #0
	ST7735_GPIO_Init();
 8001444:	f7ff fe78 	bl	8001138 <ST7735_GPIO_Init>
	TFT_CS_L();
 8001448:	2200      	movs	r2, #0
 800144a:	2104      	movs	r1, #4
 800144c:	480a      	ldr	r0, [pc, #40]	; (8001478 <ST7735_Init+0x38>)
 800144e:	f000 fd8f 	bl	8001f70 <HAL_GPIO_WritePin>
    ST7735_Reset();
 8001452:	f7ff fea3 	bl	800119c <ST7735_Reset>
    ST7735_ExecuteCommandList(init_cmds1);
 8001456:	4809      	ldr	r0, [pc, #36]	; (800147c <ST7735_Init+0x3c>)
 8001458:	f7ff fee8 	bl	800122c <ST7735_ExecuteCommandList>
    ST7735_ExecuteCommandList(init_cmds2);
 800145c:	4808      	ldr	r0, [pc, #32]	; (8001480 <ST7735_Init+0x40>)
 800145e:	f7ff fee5 	bl	800122c <ST7735_ExecuteCommandList>
    ST7735_ExecuteCommandList(init_cmds3);
 8001462:	4808      	ldr	r0, [pc, #32]	; (8001484 <ST7735_Init+0x44>)
 8001464:	f7ff fee2 	bl	800122c <ST7735_ExecuteCommandList>
    TFT_CS_H();
 8001468:	2201      	movs	r2, #1
 800146a:	2104      	movs	r1, #4
 800146c:	4802      	ldr	r0, [pc, #8]	; (8001478 <ST7735_Init+0x38>)
 800146e:	f000 fd7f 	bl	8001f70 <HAL_GPIO_WritePin>
}
 8001472:	bf00      	nop
 8001474:	bd80      	pop	{r7, pc}
 8001476:	bf00      	nop
 8001478:	40020800 	.word	0x40020800
 800147c:	08003ad8 	.word	0x08003ad8
 8001480:	08003b14 	.word	0x08003b14
 8001484:	08003b24 	.word	0x08003b24

08001488 <ST7735_DrawString>:
    TFT_CS_H();
}


void ST7735_DrawString(uint16_t x, uint16_t y,const char *str,uint16_t lengthString, FontDef font, uint16_t color, uint16_t bgcolor)
{
 8001488:	b580      	push	{r7, lr}
 800148a:	b088      	sub	sp, #32
 800148c:	af04      	add	r7, sp, #16
 800148e:	60ba      	str	r2, [r7, #8]
 8001490:	461a      	mov	r2, r3
 8001492:	4603      	mov	r3, r0
 8001494:	81fb      	strh	r3, [r7, #14]
 8001496:	460b      	mov	r3, r1
 8001498:	81bb      	strh	r3, [r7, #12]
 800149a:	4613      	mov	r3, r2
 800149c:	80fb      	strh	r3, [r7, #6]

	TFT_CS_L();
 800149e:	2200      	movs	r2, #0
 80014a0:	2104      	movs	r1, #4
 80014a2:	482d      	ldr	r0, [pc, #180]	; (8001558 <ST7735_DrawString+0xd0>)
 80014a4:	f000 fd64 	bl	8001f70 <HAL_GPIO_WritePin>

    while(*str&&(lengthString>0))
 80014a8:	e043      	b.n	8001532 <ST7735_DrawString+0xaa>
    { lengthString--;
 80014aa:	88fb      	ldrh	r3, [r7, #6]
 80014ac:	3b01      	subs	r3, #1
 80014ae:	80fb      	strh	r3, [r7, #6]
        if(x + font.width >= _width)
 80014b0:	89fb      	ldrh	r3, [r7, #14]
 80014b2:	7e3a      	ldrb	r2, [r7, #24]
 80014b4:	4413      	add	r3, r2
 80014b6:	4a29      	ldr	r2, [pc, #164]	; (800155c <ST7735_DrawString+0xd4>)
 80014b8:	f9b2 2000 	ldrsh.w	r2, [r2]
 80014bc:	4293      	cmp	r3, r2
 80014be:	db16      	blt.n	80014ee <ST7735_DrawString+0x66>
        {
            x = 0;
 80014c0:	2300      	movs	r3, #0
 80014c2:	81fb      	strh	r3, [r7, #14]
            y += font.height;
 80014c4:	7e7b      	ldrb	r3, [r7, #25]
 80014c6:	b29a      	uxth	r2, r3
 80014c8:	89bb      	ldrh	r3, [r7, #12]
 80014ca:	4413      	add	r3, r2
 80014cc:	81bb      	strh	r3, [r7, #12]
            if(y + font.height >= _height)
 80014ce:	89bb      	ldrh	r3, [r7, #12]
 80014d0:	7e7a      	ldrb	r2, [r7, #25]
 80014d2:	4413      	add	r3, r2
 80014d4:	4a22      	ldr	r2, [pc, #136]	; (8001560 <ST7735_DrawString+0xd8>)
 80014d6:	f9b2 2000 	ldrsh.w	r2, [r2]
 80014da:	4293      	cmp	r3, r2
 80014dc:	da31      	bge.n	8001542 <ST7735_DrawString+0xba>
            {
                break;
            }

            if(*str == ' ')
 80014de:	68bb      	ldr	r3, [r7, #8]
 80014e0:	781b      	ldrb	r3, [r3, #0]
 80014e2:	2b20      	cmp	r3, #32
 80014e4:	d103      	bne.n	80014ee <ST7735_DrawString+0x66>
            {
                // skip spaces in the beginning of the new line
                str++;
 80014e6:	68bb      	ldr	r3, [r7, #8]
 80014e8:	3301      	adds	r3, #1
 80014ea:	60bb      	str	r3, [r7, #8]
                continue;
 80014ec:	e021      	b.n	8001532 <ST7735_DrawString+0xaa>
            }
        }
        if(*str == ' ')
 80014ee:	68bb      	ldr	r3, [r7, #8]
 80014f0:	781b      	ldrb	r3, [r3, #0]
 80014f2:	2b20      	cmp	r3, #32
 80014f4:	d108      	bne.n	8001508 <ST7735_DrawString+0x80>
		{
        	x += font.width;
 80014f6:	7e3b      	ldrb	r3, [r7, #24]
 80014f8:	b29a      	uxth	r2, r3
 80014fa:	89fb      	ldrh	r3, [r7, #14]
 80014fc:	4413      	add	r3, r2
 80014fe:	81fb      	strh	r3, [r7, #14]
			// skip spaces in the beginning of the new line
			str++;
 8001500:	68bb      	ldr	r3, [r7, #8]
 8001502:	3301      	adds	r3, #1
 8001504:	60bb      	str	r3, [r7, #8]
			continue;
 8001506:	e014      	b.n	8001532 <ST7735_DrawString+0xaa>
		}
        ST7735_WriteChar(x, y, *str, font, color, bgcolor);
 8001508:	68bb      	ldr	r3, [r7, #8]
 800150a:	781a      	ldrb	r2, [r3, #0]
 800150c:	89b9      	ldrh	r1, [r7, #12]
 800150e:	89f8      	ldrh	r0, [r7, #14]
 8001510:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001512:	9302      	str	r3, [sp, #8]
 8001514:	8c3b      	ldrh	r3, [r7, #32]
 8001516:	9301      	str	r3, [sp, #4]
 8001518:	69fb      	ldr	r3, [r7, #28]
 800151a:	9300      	str	r3, [sp, #0]
 800151c:	69bb      	ldr	r3, [r7, #24]
 800151e:	f7ff ff17 	bl	8001350 <ST7735_WriteChar>
        x += font.width;
 8001522:	7e3b      	ldrb	r3, [r7, #24]
 8001524:	b29a      	uxth	r2, r3
 8001526:	89fb      	ldrh	r3, [r7, #14]
 8001528:	4413      	add	r3, r2
 800152a:	81fb      	strh	r3, [r7, #14]
        str++;
 800152c:	68bb      	ldr	r3, [r7, #8]
 800152e:	3301      	adds	r3, #1
 8001530:	60bb      	str	r3, [r7, #8]
    while(*str&&(lengthString>0))
 8001532:	68bb      	ldr	r3, [r7, #8]
 8001534:	781b      	ldrb	r3, [r3, #0]
 8001536:	2b00      	cmp	r3, #0
 8001538:	d004      	beq.n	8001544 <ST7735_DrawString+0xbc>
 800153a:	88fb      	ldrh	r3, [r7, #6]
 800153c:	2b00      	cmp	r3, #0
 800153e:	d1b4      	bne.n	80014aa <ST7735_DrawString+0x22>
 8001540:	e000      	b.n	8001544 <ST7735_DrawString+0xbc>
                break;
 8001542:	bf00      	nop

    }
    TFT_CS_H();
 8001544:	2201      	movs	r2, #1
 8001546:	2104      	movs	r1, #4
 8001548:	4803      	ldr	r0, [pc, #12]	; (8001558 <ST7735_DrawString+0xd0>)
 800154a:	f000 fd11 	bl	8001f70 <HAL_GPIO_WritePin>
}
 800154e:	bf00      	nop
 8001550:	3710      	adds	r7, #16
 8001552:	46bd      	mov	sp, r7
 8001554:	bd80      	pop	{r7, pc}
 8001556:	bf00      	nop
 8001558:	40020800 	.word	0x40020800
 800155c:	20000016 	.word	0x20000016
 8001560:	20000014 	.word	0x20000014

08001564 <ST7735_FillRectangle>:

void ST7735_FillRectangle(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t color)
{
 8001564:	b590      	push	{r4, r7, lr}
 8001566:	b085      	sub	sp, #20
 8001568:	af00      	add	r7, sp, #0
 800156a:	4604      	mov	r4, r0
 800156c:	4608      	mov	r0, r1
 800156e:	4611      	mov	r1, r2
 8001570:	461a      	mov	r2, r3
 8001572:	4623      	mov	r3, r4
 8001574:	80fb      	strh	r3, [r7, #6]
 8001576:	4603      	mov	r3, r0
 8001578:	80bb      	strh	r3, [r7, #4]
 800157a:	460b      	mov	r3, r1
 800157c:	807b      	strh	r3, [r7, #2]
 800157e:	4613      	mov	r3, r2
 8001580:	803b      	strh	r3, [r7, #0]
    // clipping
    if((x >= _width) || (y >= _height)) return;
 8001582:	88fb      	ldrh	r3, [r7, #6]
 8001584:	4a3a      	ldr	r2, [pc, #232]	; (8001670 <ST7735_FillRectangle+0x10c>)
 8001586:	f9b2 2000 	ldrsh.w	r2, [r2]
 800158a:	4293      	cmp	r3, r2
 800158c:	da6c      	bge.n	8001668 <ST7735_FillRectangle+0x104>
 800158e:	88bb      	ldrh	r3, [r7, #4]
 8001590:	4a38      	ldr	r2, [pc, #224]	; (8001674 <ST7735_FillRectangle+0x110>)
 8001592:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001596:	4293      	cmp	r3, r2
 8001598:	da66      	bge.n	8001668 <ST7735_FillRectangle+0x104>
    if((x + w - 1) >= _width) w = _width - x;
 800159a:	88fa      	ldrh	r2, [r7, #6]
 800159c:	887b      	ldrh	r3, [r7, #2]
 800159e:	4413      	add	r3, r2
 80015a0:	4a33      	ldr	r2, [pc, #204]	; (8001670 <ST7735_FillRectangle+0x10c>)
 80015a2:	f9b2 2000 	ldrsh.w	r2, [r2]
 80015a6:	4293      	cmp	r3, r2
 80015a8:	dd06      	ble.n	80015b8 <ST7735_FillRectangle+0x54>
 80015aa:	4b31      	ldr	r3, [pc, #196]	; (8001670 <ST7735_FillRectangle+0x10c>)
 80015ac:	f9b3 3000 	ldrsh.w	r3, [r3]
 80015b0:	b29a      	uxth	r2, r3
 80015b2:	88fb      	ldrh	r3, [r7, #6]
 80015b4:	1ad3      	subs	r3, r2, r3
 80015b6:	807b      	strh	r3, [r7, #2]
    if((y + h - 1) >= _height) h = _height - y;
 80015b8:	88ba      	ldrh	r2, [r7, #4]
 80015ba:	883b      	ldrh	r3, [r7, #0]
 80015bc:	4413      	add	r3, r2
 80015be:	4a2d      	ldr	r2, [pc, #180]	; (8001674 <ST7735_FillRectangle+0x110>)
 80015c0:	f9b2 2000 	ldrsh.w	r2, [r2]
 80015c4:	4293      	cmp	r3, r2
 80015c6:	dd06      	ble.n	80015d6 <ST7735_FillRectangle+0x72>
 80015c8:	4b2a      	ldr	r3, [pc, #168]	; (8001674 <ST7735_FillRectangle+0x110>)
 80015ca:	f9b3 3000 	ldrsh.w	r3, [r3]
 80015ce:	b29a      	uxth	r2, r3
 80015d0:	88bb      	ldrh	r3, [r7, #4]
 80015d2:	1ad3      	subs	r3, r2, r3
 80015d4:	803b      	strh	r3, [r7, #0]

    TFT_CS_L();
 80015d6:	2200      	movs	r2, #0
 80015d8:	2104      	movs	r1, #4
 80015da:	4827      	ldr	r0, [pc, #156]	; (8001678 <ST7735_FillRectangle+0x114>)
 80015dc:	f000 fcc8 	bl	8001f70 <HAL_GPIO_WritePin>
    ST7735_SetAddressWindow(x, y, x+w-1, y+h-1);
 80015e0:	88fb      	ldrh	r3, [r7, #6]
 80015e2:	b2d8      	uxtb	r0, r3
 80015e4:	88bb      	ldrh	r3, [r7, #4]
 80015e6:	b2d9      	uxtb	r1, r3
 80015e8:	88fb      	ldrh	r3, [r7, #6]
 80015ea:	b2da      	uxtb	r2, r3
 80015ec:	887b      	ldrh	r3, [r7, #2]
 80015ee:	b2db      	uxtb	r3, r3
 80015f0:	4413      	add	r3, r2
 80015f2:	b2db      	uxtb	r3, r3
 80015f4:	3b01      	subs	r3, #1
 80015f6:	b2dc      	uxtb	r4, r3
 80015f8:	88bb      	ldrh	r3, [r7, #4]
 80015fa:	b2da      	uxtb	r2, r3
 80015fc:	883b      	ldrh	r3, [r7, #0]
 80015fe:	b2db      	uxtb	r3, r3
 8001600:	4413      	add	r3, r2
 8001602:	b2db      	uxtb	r3, r3
 8001604:	3b01      	subs	r3, #1
 8001606:	b2db      	uxtb	r3, r3
 8001608:	4622      	mov	r2, r4
 800160a:	f7ff fe59 	bl	80012c0 <ST7735_SetAddressWindow>

    uint8_t data[] = { color >> 8, color & 0xFF };
 800160e:	8c3b      	ldrh	r3, [r7, #32]
 8001610:	0a1b      	lsrs	r3, r3, #8
 8001612:	b29b      	uxth	r3, r3
 8001614:	b2db      	uxtb	r3, r3
 8001616:	733b      	strb	r3, [r7, #12]
 8001618:	8c3b      	ldrh	r3, [r7, #32]
 800161a:	b2db      	uxtb	r3, r3
 800161c:	737b      	strb	r3, [r7, #13]
    TFT_DC_D();
 800161e:	2201      	movs	r2, #1
 8001620:	2102      	movs	r1, #2
 8001622:	4815      	ldr	r0, [pc, #84]	; (8001678 <ST7735_FillRectangle+0x114>)
 8001624:	f000 fca4 	bl	8001f70 <HAL_GPIO_WritePin>
    for(y = h; y > 0; y--)
 8001628:	883b      	ldrh	r3, [r7, #0]
 800162a:	80bb      	strh	r3, [r7, #4]
 800162c:	e013      	b.n	8001656 <ST7735_FillRectangle+0xf2>
    {
        for(x = w; x > 0; x--)
 800162e:	887b      	ldrh	r3, [r7, #2]
 8001630:	80fb      	strh	r3, [r7, #6]
 8001632:	e00a      	b.n	800164a <ST7735_FillRectangle+0xe6>
        {
#ifdef USE_SPI_DMA
        	HAL_SPI_Transmit_DMA(&ST7735_SPI_PORT, data, sizeof(data));
        	//while(hspi1.State == HAL_SPI_STATE_BUSY_TX);
#else
        	HAL_SPI_Transmit(&ST7735_SPI_PORT, data, sizeof(data), HAL_MAX_DELAY);
 8001634:	f107 010c 	add.w	r1, r7, #12
 8001638:	f04f 33ff 	mov.w	r3, #4294967295
 800163c:	2202      	movs	r2, #2
 800163e:	480f      	ldr	r0, [pc, #60]	; (800167c <ST7735_FillRectangle+0x118>)
 8001640:	f001 f95d 	bl	80028fe <HAL_SPI_Transmit>
        for(x = w; x > 0; x--)
 8001644:	88fb      	ldrh	r3, [r7, #6]
 8001646:	3b01      	subs	r3, #1
 8001648:	80fb      	strh	r3, [r7, #6]
 800164a:	88fb      	ldrh	r3, [r7, #6]
 800164c:	2b00      	cmp	r3, #0
 800164e:	d1f1      	bne.n	8001634 <ST7735_FillRectangle+0xd0>
    for(y = h; y > 0; y--)
 8001650:	88bb      	ldrh	r3, [r7, #4]
 8001652:	3b01      	subs	r3, #1
 8001654:	80bb      	strh	r3, [r7, #4]
 8001656:	88bb      	ldrh	r3, [r7, #4]
 8001658:	2b00      	cmp	r3, #0
 800165a:	d1e8      	bne.n	800162e <ST7735_FillRectangle+0xca>
#endif
        }
    }
    TFT_CS_H();
 800165c:	2201      	movs	r2, #1
 800165e:	2104      	movs	r1, #4
 8001660:	4805      	ldr	r0, [pc, #20]	; (8001678 <ST7735_FillRectangle+0x114>)
 8001662:	f000 fc85 	bl	8001f70 <HAL_GPIO_WritePin>
 8001666:	e000      	b.n	800166a <ST7735_FillRectangle+0x106>
    if((x >= _width) || (y >= _height)) return;
 8001668:	bf00      	nop
}
 800166a:	3714      	adds	r7, #20
 800166c:	46bd      	mov	sp, r7
 800166e:	bd90      	pop	{r4, r7, pc}
 8001670:	20000016 	.word	0x20000016
 8001674:	20000014 	.word	0x20000014
 8001678:	40020800 	.word	0x40020800
 800167c:	200000bc 	.word	0x200000bc

08001680 <ST7735_FillScreen>:


void ST7735_FillScreen(uint16_t color)
{
 8001680:	b580      	push	{r7, lr}
 8001682:	b084      	sub	sp, #16
 8001684:	af02      	add	r7, sp, #8
 8001686:	4603      	mov	r3, r0
 8001688:	80fb      	strh	r3, [r7, #6]
    ST7735_FillRectangle(0, 0, _width, _height, color);
 800168a:	4b09      	ldr	r3, [pc, #36]	; (80016b0 <ST7735_FillScreen+0x30>)
 800168c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001690:	b29a      	uxth	r2, r3
 8001692:	4b08      	ldr	r3, [pc, #32]	; (80016b4 <ST7735_FillScreen+0x34>)
 8001694:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001698:	b299      	uxth	r1, r3
 800169a:	88fb      	ldrh	r3, [r7, #6]
 800169c:	9300      	str	r3, [sp, #0]
 800169e:	460b      	mov	r3, r1
 80016a0:	2100      	movs	r1, #0
 80016a2:	2000      	movs	r0, #0
 80016a4:	f7ff ff5e 	bl	8001564 <ST7735_FillRectangle>
}
 80016a8:	bf00      	nop
 80016aa:	3708      	adds	r7, #8
 80016ac:	46bd      	mov	sp, r7
 80016ae:	bd80      	pop	{r7, pc}
 80016b0:	20000016 	.word	0x20000016
 80016b4:	20000014 	.word	0x20000014

080016b8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80016b8:	b480      	push	{r7}
 80016ba:	b083      	sub	sp, #12
 80016bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80016be:	2300      	movs	r3, #0
 80016c0:	607b      	str	r3, [r7, #4]
 80016c2:	4b10      	ldr	r3, [pc, #64]	; (8001704 <HAL_MspInit+0x4c>)
 80016c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016c6:	4a0f      	ldr	r2, [pc, #60]	; (8001704 <HAL_MspInit+0x4c>)
 80016c8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80016cc:	6453      	str	r3, [r2, #68]	; 0x44
 80016ce:	4b0d      	ldr	r3, [pc, #52]	; (8001704 <HAL_MspInit+0x4c>)
 80016d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016d2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80016d6:	607b      	str	r3, [r7, #4]
 80016d8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80016da:	2300      	movs	r3, #0
 80016dc:	603b      	str	r3, [r7, #0]
 80016de:	4b09      	ldr	r3, [pc, #36]	; (8001704 <HAL_MspInit+0x4c>)
 80016e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016e2:	4a08      	ldr	r2, [pc, #32]	; (8001704 <HAL_MspInit+0x4c>)
 80016e4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80016e8:	6413      	str	r3, [r2, #64]	; 0x40
 80016ea:	4b06      	ldr	r3, [pc, #24]	; (8001704 <HAL_MspInit+0x4c>)
 80016ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016f2:	603b      	str	r3, [r7, #0]
 80016f4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80016f6:	bf00      	nop
 80016f8:	370c      	adds	r7, #12
 80016fa:	46bd      	mov	sp, r7
 80016fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001700:	4770      	bx	lr
 8001702:	bf00      	nop
 8001704:	40023800 	.word	0x40023800

08001708 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001708:	b580      	push	{r7, lr}
 800170a:	b08a      	sub	sp, #40	; 0x28
 800170c:	af00      	add	r7, sp, #0
 800170e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001710:	f107 0314 	add.w	r3, r7, #20
 8001714:	2200      	movs	r2, #0
 8001716:	601a      	str	r2, [r3, #0]
 8001718:	605a      	str	r2, [r3, #4]
 800171a:	609a      	str	r2, [r3, #8]
 800171c:	60da      	str	r2, [r3, #12]
 800171e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	4a19      	ldr	r2, [pc, #100]	; (800178c <HAL_SPI_MspInit+0x84>)
 8001726:	4293      	cmp	r3, r2
 8001728:	d12b      	bne.n	8001782 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800172a:	2300      	movs	r3, #0
 800172c:	613b      	str	r3, [r7, #16]
 800172e:	4b18      	ldr	r3, [pc, #96]	; (8001790 <HAL_SPI_MspInit+0x88>)
 8001730:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001732:	4a17      	ldr	r2, [pc, #92]	; (8001790 <HAL_SPI_MspInit+0x88>)
 8001734:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001738:	6453      	str	r3, [r2, #68]	; 0x44
 800173a:	4b15      	ldr	r3, [pc, #84]	; (8001790 <HAL_SPI_MspInit+0x88>)
 800173c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800173e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001742:	613b      	str	r3, [r7, #16]
 8001744:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001746:	2300      	movs	r3, #0
 8001748:	60fb      	str	r3, [r7, #12]
 800174a:	4b11      	ldr	r3, [pc, #68]	; (8001790 <HAL_SPI_MspInit+0x88>)
 800174c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800174e:	4a10      	ldr	r2, [pc, #64]	; (8001790 <HAL_SPI_MspInit+0x88>)
 8001750:	f043 0301 	orr.w	r3, r3, #1
 8001754:	6313      	str	r3, [r2, #48]	; 0x30
 8001756:	4b0e      	ldr	r3, [pc, #56]	; (8001790 <HAL_SPI_MspInit+0x88>)
 8001758:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800175a:	f003 0301 	and.w	r3, r3, #1
 800175e:	60fb      	str	r3, [r7, #12]
 8001760:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8001762:	23a0      	movs	r3, #160	; 0xa0
 8001764:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001766:	2302      	movs	r3, #2
 8001768:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800176a:	2300      	movs	r3, #0
 800176c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800176e:	2303      	movs	r3, #3
 8001770:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001772:	2305      	movs	r3, #5
 8001774:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001776:	f107 0314 	add.w	r3, r7, #20
 800177a:	4619      	mov	r1, r3
 800177c:	4805      	ldr	r0, [pc, #20]	; (8001794 <HAL_SPI_MspInit+0x8c>)
 800177e:	f000 fa73 	bl	8001c68 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001782:	bf00      	nop
 8001784:	3728      	adds	r7, #40	; 0x28
 8001786:	46bd      	mov	sp, r7
 8001788:	bd80      	pop	{r7, pc}
 800178a:	bf00      	nop
 800178c:	40013000 	.word	0x40013000
 8001790:	40023800 	.word	0x40023800
 8001794:	40020000 	.word	0x40020000

08001798 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001798:	b480      	push	{r7}
 800179a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800179c:	e7fe      	b.n	800179c <NMI_Handler+0x4>

0800179e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800179e:	b480      	push	{r7}
 80017a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80017a2:	e7fe      	b.n	80017a2 <HardFault_Handler+0x4>

080017a4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80017a4:	b480      	push	{r7}
 80017a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80017a8:	e7fe      	b.n	80017a8 <MemManage_Handler+0x4>

080017aa <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80017aa:	b480      	push	{r7}
 80017ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80017ae:	e7fe      	b.n	80017ae <BusFault_Handler+0x4>

080017b0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80017b0:	b480      	push	{r7}
 80017b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80017b4:	e7fe      	b.n	80017b4 <UsageFault_Handler+0x4>

080017b6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80017b6:	b480      	push	{r7}
 80017b8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80017ba:	bf00      	nop
 80017bc:	46bd      	mov	sp, r7
 80017be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c2:	4770      	bx	lr

080017c4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80017c4:	b480      	push	{r7}
 80017c6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80017c8:	bf00      	nop
 80017ca:	46bd      	mov	sp, r7
 80017cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d0:	4770      	bx	lr

080017d2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80017d2:	b480      	push	{r7}
 80017d4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80017d6:	bf00      	nop
 80017d8:	46bd      	mov	sp, r7
 80017da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017de:	4770      	bx	lr

080017e0 <SysTick_Handler>:
/**
  * @brief This function handles System tick timer.
  */

void SysTick_Handler(void)
{
 80017e0:	b580      	push	{r7, lr}
 80017e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80017e4:	f000 f916 	bl	8001a14 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80017e8:	bf00      	nop
 80017ea:	bd80      	pop	{r7, pc}

080017ec <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80017ec:	b480      	push	{r7}
 80017ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

TIM2->SR &= ~TIM_SR_UIF;
 80017f0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80017f4:	691b      	ldr	r3, [r3, #16]
 80017f6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80017fa:	f023 0301 	bic.w	r3, r3, #1
 80017fe:	6113      	str	r3, [r2, #16]
//TIM2->CR1 = TIM_CR1_CEN;
  /* USER CODE END TIM2_IRQn 0 */
 // HAL_TIM_IRQHandler(&htim2);
  /* USER CODE BEGIN TIM2_IRQn 1 */
  if(offOnDiod==0)
 8001800:	4b1a      	ldr	r3, [pc, #104]	; (800186c <TIM2_IRQHandler+0x80>)
 8001802:	781b      	ldrb	r3, [r3, #0]
 8001804:	b2db      	uxtb	r3, r3
 8001806:	2b00      	cmp	r3, #0
 8001808:	d115      	bne.n	8001836 <TIM2_IRQHandler+0x4a>
  {
	  GPIOD->ODR |= 0b1<<12;
 800180a:	4b19      	ldr	r3, [pc, #100]	; (8001870 <TIM2_IRQHandler+0x84>)
 800180c:	695b      	ldr	r3, [r3, #20]
 800180e:	4a18      	ldr	r2, [pc, #96]	; (8001870 <TIM2_IRQHandler+0x84>)
 8001810:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001814:	6153      	str	r3, [r2, #20]
	  offOnDiod=1;
 8001816:	4b15      	ldr	r3, [pc, #84]	; (800186c <TIM2_IRQHandler+0x80>)
 8001818:	2201      	movs	r2, #1
 800181a:	701a      	strb	r2, [r3, #0]
	  TIM2->PSC = PSCHighLevelSignal;//8399
 800181c:	4b15      	ldr	r3, [pc, #84]	; (8001874 <TIM2_IRQHandler+0x88>)
 800181e:	881b      	ldrh	r3, [r3, #0]
 8001820:	b29a      	uxth	r2, r3
 8001822:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001826:	629a      	str	r2, [r3, #40]	; 0x28
	  TIM2->ARR = ARRHighLevelSignal;
 8001828:	4b13      	ldr	r3, [pc, #76]	; (8001878 <TIM2_IRQHandler+0x8c>)
 800182a:	881b      	ldrh	r3, [r3, #0]
 800182c:	b29a      	uxth	r2, r3
 800182e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001832:	62da      	str	r2, [r3, #44]	; 0x2c
	  offOnDiod=0;
	  TIM2->PSC = PSCLowLevelSignal;//8399
	  TIM2->ARR = ARRLowLevelSignal;
  }
  /* USER CODE END TIM2_IRQn 1 */
}
 8001834:	e014      	b.n	8001860 <TIM2_IRQHandler+0x74>
	  GPIOD->ODR &= ~(0b1<<12);
 8001836:	4b0e      	ldr	r3, [pc, #56]	; (8001870 <TIM2_IRQHandler+0x84>)
 8001838:	695b      	ldr	r3, [r3, #20]
 800183a:	4a0d      	ldr	r2, [pc, #52]	; (8001870 <TIM2_IRQHandler+0x84>)
 800183c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001840:	6153      	str	r3, [r2, #20]
	  offOnDiod=0;
 8001842:	4b0a      	ldr	r3, [pc, #40]	; (800186c <TIM2_IRQHandler+0x80>)
 8001844:	2200      	movs	r2, #0
 8001846:	701a      	strb	r2, [r3, #0]
	  TIM2->PSC = PSCLowLevelSignal;//8399
 8001848:	4b0c      	ldr	r3, [pc, #48]	; (800187c <TIM2_IRQHandler+0x90>)
 800184a:	881b      	ldrh	r3, [r3, #0]
 800184c:	b29a      	uxth	r2, r3
 800184e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001852:	629a      	str	r2, [r3, #40]	; 0x28
	  TIM2->ARR = ARRLowLevelSignal;
 8001854:	4b0a      	ldr	r3, [pc, #40]	; (8001880 <TIM2_IRQHandler+0x94>)
 8001856:	881b      	ldrh	r3, [r3, #0]
 8001858:	b29a      	uxth	r2, r3
 800185a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800185e:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8001860:	bf00      	nop
 8001862:	46bd      	mov	sp, r7
 8001864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001868:	4770      	bx	lr
 800186a:	bf00      	nop
 800186c:	20000050 	.word	0x20000050
 8001870:	40020c00 	.word	0x40020c00
 8001874:	20000004 	.word	0x20000004
 8001878:	20000000 	.word	0x20000000
 800187c:	20000006 	.word	0x20000006
 8001880:	20000002 	.word	0x20000002

08001884 <TIM3_IRQHandler>:

void TIM3_IRQHandler(void)
{
 8001884:	b580      	push	{r7, lr}
 8001886:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

TIM3->SR &= ~TIM_SR_UIF;
 8001888:	4b0c      	ldr	r3, [pc, #48]	; (80018bc <TIM3_IRQHandler+0x38>)
 800188a:	691b      	ldr	r3, [r3, #16]
 800188c:	4a0b      	ldr	r2, [pc, #44]	; (80018bc <TIM3_IRQHandler+0x38>)
 800188e:	f023 0301 	bic.w	r3, r3, #1
 8001892:	6113      	str	r3, [r2, #16]
TIM3->CR1 = TIM_CR1_CEN;
 8001894:	4b09      	ldr	r3, [pc, #36]	; (80018bc <TIM3_IRQHandler+0x38>)
 8001896:	2201      	movs	r2, #1
 8001898:	601a      	str	r2, [r3, #0]
  /* USER CODE END TIM2_IRQn 0 */
 // HAL_TIM_IRQHandler(&htim2);
  /* USER CODE BEGIN TIM2_IRQn 1 */
if(countdownHeatingTime > 0)
 800189a:	4b09      	ldr	r3, [pc, #36]	; (80018c0 <TIM3_IRQHandler+0x3c>)
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d005      	beq.n	80018ae <TIM3_IRQHandler+0x2a>
{
	countdownHeatingTime--;
 80018a2:	4b07      	ldr	r3, [pc, #28]	; (80018c0 <TIM3_IRQHandler+0x3c>)
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	3b01      	subs	r3, #1
 80018a8:	4a05      	ldr	r2, [pc, #20]	; (80018c0 <TIM3_IRQHandler+0x3c>)
 80018aa:	6013      	str	r3, [r2, #0]
{
	StopSignalForHeating();
	StopOneSecondTimer();
	////////////////////////команда оповещения о том что єксперимент закончен//вызвать прерывание усрата?э
}
}
 80018ac:	e003      	b.n	80018b6 <TIM3_IRQHandler+0x32>
	StopSignalForHeating();
 80018ae:	f7fe fec5 	bl	800063c <StopSignalForHeating>
	StopOneSecondTimer();
 80018b2:	f7fe fe77 	bl	80005a4 <StopOneSecondTimer>
}
 80018b6:	bf00      	nop
 80018b8:	bd80      	pop	{r7, pc}
 80018ba:	bf00      	nop
 80018bc:	40000400 	.word	0x40000400
 80018c0:	20000054 	.word	0x20000054

080018c4 <USART2_IRQHandler>:
//}
/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80018c4:	b580      	push	{r7, lr}
 80018c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */
	 // получить данное
	if(USART2->SR || 0b1<<7)
 80018c8:	4b09      	ldr	r3, [pc, #36]	; (80018f0 <USART2_IRQHandler+0x2c>)
 80018ca:	681b      	ldr	r3, [r3, #0]
	{
	stringWithReceivedData[0] = USART2->DR;
 80018cc:	4b08      	ldr	r3, [pc, #32]	; (80018f0 <USART2_IRQHandler+0x2c>)
 80018ce:	685b      	ldr	r3, [r3, #4]
 80018d0:	b2da      	uxtb	r2, r3
 80018d2:	4b08      	ldr	r3, [pc, #32]	; (80018f4 <USART2_IRQHandler+0x30>)
 80018d4:	701a      	strb	r2, [r3, #0]
	}
	getTXString(USART2->DR);////////////////////////прерывание принятия байта скореее всего проверять флаги
 80018d6:	4b06      	ldr	r3, [pc, #24]	; (80018f0 <USART2_IRQHandler+0x2c>)
 80018d8:	685b      	ldr	r3, [r3, #4]
 80018da:	b2db      	uxtb	r3, r3
 80018dc:	4618      	mov	r0, r3
 80018de:	f7ff f8f5 	bl	8000acc <getTXString>
	USART2->DR = stringWithReceivedData[0]; // Сделать отправку отдельой командой почитать как вызвать прерывания для отправки по усарт
 80018e2:	4b04      	ldr	r3, [pc, #16]	; (80018f4 <USART2_IRQHandler+0x30>)
 80018e4:	781b      	ldrb	r3, [r3, #0]
 80018e6:	b2da      	uxtb	r2, r3
 80018e8:	4b01      	ldr	r3, [pc, #4]	; (80018f0 <USART2_IRQHandler+0x2c>)
 80018ea:	605a      	str	r2, [r3, #4]
  /* USER CODE END USART2_IRQn 0 */

  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80018ec:	bf00      	nop
 80018ee:	bd80      	pop	{r7, pc}
 80018f0:	40004400 	.word	0x40004400
 80018f4:	2000005c 	.word	0x2000005c

080018f8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80018f8:	b480      	push	{r7}
 80018fa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80018fc:	4b06      	ldr	r3, [pc, #24]	; (8001918 <SystemInit+0x20>)
 80018fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001902:	4a05      	ldr	r2, [pc, #20]	; (8001918 <SystemInit+0x20>)
 8001904:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001908:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800190c:	bf00      	nop
 800190e:	46bd      	mov	sp, r7
 8001910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001914:	4770      	bx	lr
 8001916:	bf00      	nop
 8001918:	e000ed00 	.word	0xe000ed00

0800191c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800191c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001954 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001920:	480d      	ldr	r0, [pc, #52]	; (8001958 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001922:	490e      	ldr	r1, [pc, #56]	; (800195c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001924:	4a0e      	ldr	r2, [pc, #56]	; (8001960 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001926:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001928:	e002      	b.n	8001930 <LoopCopyDataInit>

0800192a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800192a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800192c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800192e:	3304      	adds	r3, #4

08001930 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001930:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001932:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001934:	d3f9      	bcc.n	800192a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001936:	4a0b      	ldr	r2, [pc, #44]	; (8001964 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001938:	4c0b      	ldr	r4, [pc, #44]	; (8001968 <LoopFillZerobss+0x26>)
  movs r3, #0
 800193a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800193c:	e001      	b.n	8001942 <LoopFillZerobss>

0800193e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800193e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001940:	3204      	adds	r2, #4

08001942 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001942:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001944:	d3fb      	bcc.n	800193e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001946:	f7ff ffd7 	bl	80018f8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800194a:	f001 f9df 	bl	8002d0c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800194e:	f7ff fa5b 	bl	8000e08 <main>
  bx  lr    
 8001952:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001954:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8001958:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800195c:	20000034 	.word	0x20000034
  ldr r2, =_sidata
 8001960:	08003b70 	.word	0x08003b70
  ldr r2, =_sbss
 8001964:	20000034 	.word	0x20000034
  ldr r4, =_ebss
 8001968:	2000011c 	.word	0x2000011c

0800196c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800196c:	e7fe      	b.n	800196c <ADC_IRQHandler>
	...

08001970 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001970:	b580      	push	{r7, lr}
 8001972:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001974:	4b0e      	ldr	r3, [pc, #56]	; (80019b0 <HAL_Init+0x40>)
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	4a0d      	ldr	r2, [pc, #52]	; (80019b0 <HAL_Init+0x40>)
 800197a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800197e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001980:	4b0b      	ldr	r3, [pc, #44]	; (80019b0 <HAL_Init+0x40>)
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	4a0a      	ldr	r2, [pc, #40]	; (80019b0 <HAL_Init+0x40>)
 8001986:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800198a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800198c:	4b08      	ldr	r3, [pc, #32]	; (80019b0 <HAL_Init+0x40>)
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	4a07      	ldr	r2, [pc, #28]	; (80019b0 <HAL_Init+0x40>)
 8001992:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001996:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001998:	2003      	movs	r0, #3
 800199a:	f000 f931 	bl	8001c00 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800199e:	200f      	movs	r0, #15
 80019a0:	f000 f808 	bl	80019b4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80019a4:	f7ff fe88 	bl	80016b8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80019a8:	2300      	movs	r3, #0
}
 80019aa:	4618      	mov	r0, r3
 80019ac:	bd80      	pop	{r7, pc}
 80019ae:	bf00      	nop
 80019b0:	40023c00 	.word	0x40023c00

080019b4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80019b4:	b580      	push	{r7, lr}
 80019b6:	b082      	sub	sp, #8
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80019bc:	4b12      	ldr	r3, [pc, #72]	; (8001a08 <HAL_InitTick+0x54>)
 80019be:	681a      	ldr	r2, [r3, #0]
 80019c0:	4b12      	ldr	r3, [pc, #72]	; (8001a0c <HAL_InitTick+0x58>)
 80019c2:	781b      	ldrb	r3, [r3, #0]
 80019c4:	4619      	mov	r1, r3
 80019c6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80019ca:	fbb3 f3f1 	udiv	r3, r3, r1
 80019ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80019d2:	4618      	mov	r0, r3
 80019d4:	f000 f93b 	bl	8001c4e <HAL_SYSTICK_Config>
 80019d8:	4603      	mov	r3, r0
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d001      	beq.n	80019e2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80019de:	2301      	movs	r3, #1
 80019e0:	e00e      	b.n	8001a00 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	2b0f      	cmp	r3, #15
 80019e6:	d80a      	bhi.n	80019fe <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80019e8:	2200      	movs	r2, #0
 80019ea:	6879      	ldr	r1, [r7, #4]
 80019ec:	f04f 30ff 	mov.w	r0, #4294967295
 80019f0:	f000 f911 	bl	8001c16 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80019f4:	4a06      	ldr	r2, [pc, #24]	; (8001a10 <HAL_InitTick+0x5c>)
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80019fa:	2300      	movs	r3, #0
 80019fc:	e000      	b.n	8001a00 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80019fe:	2301      	movs	r3, #1
}
 8001a00:	4618      	mov	r0, r3
 8001a02:	3708      	adds	r7, #8
 8001a04:	46bd      	mov	sp, r7
 8001a06:	bd80      	pop	{r7, pc}
 8001a08:	20000028 	.word	0x20000028
 8001a0c:	20000030 	.word	0x20000030
 8001a10:	2000002c 	.word	0x2000002c

08001a14 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a14:	b480      	push	{r7}
 8001a16:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001a18:	4b06      	ldr	r3, [pc, #24]	; (8001a34 <HAL_IncTick+0x20>)
 8001a1a:	781b      	ldrb	r3, [r3, #0]
 8001a1c:	461a      	mov	r2, r3
 8001a1e:	4b06      	ldr	r3, [pc, #24]	; (8001a38 <HAL_IncTick+0x24>)
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	4413      	add	r3, r2
 8001a24:	4a04      	ldr	r2, [pc, #16]	; (8001a38 <HAL_IncTick+0x24>)
 8001a26:	6013      	str	r3, [r2, #0]
}
 8001a28:	bf00      	nop
 8001a2a:	46bd      	mov	sp, r7
 8001a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a30:	4770      	bx	lr
 8001a32:	bf00      	nop
 8001a34:	20000030 	.word	0x20000030
 8001a38:	20000118 	.word	0x20000118

08001a3c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a3c:	b480      	push	{r7}
 8001a3e:	af00      	add	r7, sp, #0
  return uwTick;
 8001a40:	4b03      	ldr	r3, [pc, #12]	; (8001a50 <HAL_GetTick+0x14>)
 8001a42:	681b      	ldr	r3, [r3, #0]
}
 8001a44:	4618      	mov	r0, r3
 8001a46:	46bd      	mov	sp, r7
 8001a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a4c:	4770      	bx	lr
 8001a4e:	bf00      	nop
 8001a50:	20000118 	.word	0x20000118

08001a54 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001a54:	b580      	push	{r7, lr}
 8001a56:	b084      	sub	sp, #16
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001a5c:	f7ff ffee 	bl	8001a3c <HAL_GetTick>
 8001a60:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001a66:	68fb      	ldr	r3, [r7, #12]
 8001a68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a6c:	d005      	beq.n	8001a7a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001a6e:	4b0a      	ldr	r3, [pc, #40]	; (8001a98 <HAL_Delay+0x44>)
 8001a70:	781b      	ldrb	r3, [r3, #0]
 8001a72:	461a      	mov	r2, r3
 8001a74:	68fb      	ldr	r3, [r7, #12]
 8001a76:	4413      	add	r3, r2
 8001a78:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001a7a:	bf00      	nop
 8001a7c:	f7ff ffde 	bl	8001a3c <HAL_GetTick>
 8001a80:	4602      	mov	r2, r0
 8001a82:	68bb      	ldr	r3, [r7, #8]
 8001a84:	1ad3      	subs	r3, r2, r3
 8001a86:	68fa      	ldr	r2, [r7, #12]
 8001a88:	429a      	cmp	r2, r3
 8001a8a:	d8f7      	bhi.n	8001a7c <HAL_Delay+0x28>
  {
  }
}
 8001a8c:	bf00      	nop
 8001a8e:	bf00      	nop
 8001a90:	3710      	adds	r7, #16
 8001a92:	46bd      	mov	sp, r7
 8001a94:	bd80      	pop	{r7, pc}
 8001a96:	bf00      	nop
 8001a98:	20000030 	.word	0x20000030

08001a9c <__NVIC_SetPriorityGrouping>:
{
 8001a9c:	b480      	push	{r7}
 8001a9e:	b085      	sub	sp, #20
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	f003 0307 	and.w	r3, r3, #7
 8001aaa:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001aac:	4b0c      	ldr	r3, [pc, #48]	; (8001ae0 <__NVIC_SetPriorityGrouping+0x44>)
 8001aae:	68db      	ldr	r3, [r3, #12]
 8001ab0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001ab2:	68ba      	ldr	r2, [r7, #8]
 8001ab4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001ab8:	4013      	ands	r3, r2
 8001aba:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001abc:	68fb      	ldr	r3, [r7, #12]
 8001abe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ac0:	68bb      	ldr	r3, [r7, #8]
 8001ac2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001ac4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001ac8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001acc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001ace:	4a04      	ldr	r2, [pc, #16]	; (8001ae0 <__NVIC_SetPriorityGrouping+0x44>)
 8001ad0:	68bb      	ldr	r3, [r7, #8]
 8001ad2:	60d3      	str	r3, [r2, #12]
}
 8001ad4:	bf00      	nop
 8001ad6:	3714      	adds	r7, #20
 8001ad8:	46bd      	mov	sp, r7
 8001ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ade:	4770      	bx	lr
 8001ae0:	e000ed00 	.word	0xe000ed00

08001ae4 <__NVIC_GetPriorityGrouping>:
{
 8001ae4:	b480      	push	{r7}
 8001ae6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001ae8:	4b04      	ldr	r3, [pc, #16]	; (8001afc <__NVIC_GetPriorityGrouping+0x18>)
 8001aea:	68db      	ldr	r3, [r3, #12]
 8001aec:	0a1b      	lsrs	r3, r3, #8
 8001aee:	f003 0307 	and.w	r3, r3, #7
}
 8001af2:	4618      	mov	r0, r3
 8001af4:	46bd      	mov	sp, r7
 8001af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001afa:	4770      	bx	lr
 8001afc:	e000ed00 	.word	0xe000ed00

08001b00 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001b00:	b480      	push	{r7}
 8001b02:	b083      	sub	sp, #12
 8001b04:	af00      	add	r7, sp, #0
 8001b06:	4603      	mov	r3, r0
 8001b08:	6039      	str	r1, [r7, #0]
 8001b0a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b0c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	db0a      	blt.n	8001b2a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b14:	683b      	ldr	r3, [r7, #0]
 8001b16:	b2da      	uxtb	r2, r3
 8001b18:	490c      	ldr	r1, [pc, #48]	; (8001b4c <__NVIC_SetPriority+0x4c>)
 8001b1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b1e:	0112      	lsls	r2, r2, #4
 8001b20:	b2d2      	uxtb	r2, r2
 8001b22:	440b      	add	r3, r1
 8001b24:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001b28:	e00a      	b.n	8001b40 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b2a:	683b      	ldr	r3, [r7, #0]
 8001b2c:	b2da      	uxtb	r2, r3
 8001b2e:	4908      	ldr	r1, [pc, #32]	; (8001b50 <__NVIC_SetPriority+0x50>)
 8001b30:	79fb      	ldrb	r3, [r7, #7]
 8001b32:	f003 030f 	and.w	r3, r3, #15
 8001b36:	3b04      	subs	r3, #4
 8001b38:	0112      	lsls	r2, r2, #4
 8001b3a:	b2d2      	uxtb	r2, r2
 8001b3c:	440b      	add	r3, r1
 8001b3e:	761a      	strb	r2, [r3, #24]
}
 8001b40:	bf00      	nop
 8001b42:	370c      	adds	r7, #12
 8001b44:	46bd      	mov	sp, r7
 8001b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b4a:	4770      	bx	lr
 8001b4c:	e000e100 	.word	0xe000e100
 8001b50:	e000ed00 	.word	0xe000ed00

08001b54 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b54:	b480      	push	{r7}
 8001b56:	b089      	sub	sp, #36	; 0x24
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	60f8      	str	r0, [r7, #12]
 8001b5c:	60b9      	str	r1, [r7, #8]
 8001b5e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001b60:	68fb      	ldr	r3, [r7, #12]
 8001b62:	f003 0307 	and.w	r3, r3, #7
 8001b66:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001b68:	69fb      	ldr	r3, [r7, #28]
 8001b6a:	f1c3 0307 	rsb	r3, r3, #7
 8001b6e:	2b04      	cmp	r3, #4
 8001b70:	bf28      	it	cs
 8001b72:	2304      	movcs	r3, #4
 8001b74:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001b76:	69fb      	ldr	r3, [r7, #28]
 8001b78:	3304      	adds	r3, #4
 8001b7a:	2b06      	cmp	r3, #6
 8001b7c:	d902      	bls.n	8001b84 <NVIC_EncodePriority+0x30>
 8001b7e:	69fb      	ldr	r3, [r7, #28]
 8001b80:	3b03      	subs	r3, #3
 8001b82:	e000      	b.n	8001b86 <NVIC_EncodePriority+0x32>
 8001b84:	2300      	movs	r3, #0
 8001b86:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b88:	f04f 32ff 	mov.w	r2, #4294967295
 8001b8c:	69bb      	ldr	r3, [r7, #24]
 8001b8e:	fa02 f303 	lsl.w	r3, r2, r3
 8001b92:	43da      	mvns	r2, r3
 8001b94:	68bb      	ldr	r3, [r7, #8]
 8001b96:	401a      	ands	r2, r3
 8001b98:	697b      	ldr	r3, [r7, #20]
 8001b9a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001b9c:	f04f 31ff 	mov.w	r1, #4294967295
 8001ba0:	697b      	ldr	r3, [r7, #20]
 8001ba2:	fa01 f303 	lsl.w	r3, r1, r3
 8001ba6:	43d9      	mvns	r1, r3
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001bac:	4313      	orrs	r3, r2
         );
}
 8001bae:	4618      	mov	r0, r3
 8001bb0:	3724      	adds	r7, #36	; 0x24
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb8:	4770      	bx	lr
	...

08001bbc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001bbc:	b580      	push	{r7, lr}
 8001bbe:	b082      	sub	sp, #8
 8001bc0:	af00      	add	r7, sp, #0
 8001bc2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	3b01      	subs	r3, #1
 8001bc8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001bcc:	d301      	bcc.n	8001bd2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001bce:	2301      	movs	r3, #1
 8001bd0:	e00f      	b.n	8001bf2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001bd2:	4a0a      	ldr	r2, [pc, #40]	; (8001bfc <SysTick_Config+0x40>)
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	3b01      	subs	r3, #1
 8001bd8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001bda:	210f      	movs	r1, #15
 8001bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8001be0:	f7ff ff8e 	bl	8001b00 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001be4:	4b05      	ldr	r3, [pc, #20]	; (8001bfc <SysTick_Config+0x40>)
 8001be6:	2200      	movs	r2, #0
 8001be8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001bea:	4b04      	ldr	r3, [pc, #16]	; (8001bfc <SysTick_Config+0x40>)
 8001bec:	2207      	movs	r2, #7
 8001bee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001bf0:	2300      	movs	r3, #0
}
 8001bf2:	4618      	mov	r0, r3
 8001bf4:	3708      	adds	r7, #8
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	bd80      	pop	{r7, pc}
 8001bfa:	bf00      	nop
 8001bfc:	e000e010 	.word	0xe000e010

08001c00 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	b082      	sub	sp, #8
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001c08:	6878      	ldr	r0, [r7, #4]
 8001c0a:	f7ff ff47 	bl	8001a9c <__NVIC_SetPriorityGrouping>
}
 8001c0e:	bf00      	nop
 8001c10:	3708      	adds	r7, #8
 8001c12:	46bd      	mov	sp, r7
 8001c14:	bd80      	pop	{r7, pc}

08001c16 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001c16:	b580      	push	{r7, lr}
 8001c18:	b086      	sub	sp, #24
 8001c1a:	af00      	add	r7, sp, #0
 8001c1c:	4603      	mov	r3, r0
 8001c1e:	60b9      	str	r1, [r7, #8]
 8001c20:	607a      	str	r2, [r7, #4]
 8001c22:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001c24:	2300      	movs	r3, #0
 8001c26:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001c28:	f7ff ff5c 	bl	8001ae4 <__NVIC_GetPriorityGrouping>
 8001c2c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001c2e:	687a      	ldr	r2, [r7, #4]
 8001c30:	68b9      	ldr	r1, [r7, #8]
 8001c32:	6978      	ldr	r0, [r7, #20]
 8001c34:	f7ff ff8e 	bl	8001b54 <NVIC_EncodePriority>
 8001c38:	4602      	mov	r2, r0
 8001c3a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c3e:	4611      	mov	r1, r2
 8001c40:	4618      	mov	r0, r3
 8001c42:	f7ff ff5d 	bl	8001b00 <__NVIC_SetPriority>
}
 8001c46:	bf00      	nop
 8001c48:	3718      	adds	r7, #24
 8001c4a:	46bd      	mov	sp, r7
 8001c4c:	bd80      	pop	{r7, pc}

08001c4e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001c4e:	b580      	push	{r7, lr}
 8001c50:	b082      	sub	sp, #8
 8001c52:	af00      	add	r7, sp, #0
 8001c54:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001c56:	6878      	ldr	r0, [r7, #4]
 8001c58:	f7ff ffb0 	bl	8001bbc <SysTick_Config>
 8001c5c:	4603      	mov	r3, r0
}
 8001c5e:	4618      	mov	r0, r3
 8001c60:	3708      	adds	r7, #8
 8001c62:	46bd      	mov	sp, r7
 8001c64:	bd80      	pop	{r7, pc}
	...

08001c68 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001c68:	b480      	push	{r7}
 8001c6a:	b089      	sub	sp, #36	; 0x24
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	6078      	str	r0, [r7, #4]
 8001c70:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001c72:	2300      	movs	r3, #0
 8001c74:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001c76:	2300      	movs	r3, #0
 8001c78:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001c7a:	2300      	movs	r3, #0
 8001c7c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001c7e:	2300      	movs	r3, #0
 8001c80:	61fb      	str	r3, [r7, #28]
 8001c82:	e159      	b.n	8001f38 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001c84:	2201      	movs	r2, #1
 8001c86:	69fb      	ldr	r3, [r7, #28]
 8001c88:	fa02 f303 	lsl.w	r3, r2, r3
 8001c8c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001c8e:	683b      	ldr	r3, [r7, #0]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	697a      	ldr	r2, [r7, #20]
 8001c94:	4013      	ands	r3, r2
 8001c96:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001c98:	693a      	ldr	r2, [r7, #16]
 8001c9a:	697b      	ldr	r3, [r7, #20]
 8001c9c:	429a      	cmp	r2, r3
 8001c9e:	f040 8148 	bne.w	8001f32 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001ca2:	683b      	ldr	r3, [r7, #0]
 8001ca4:	685b      	ldr	r3, [r3, #4]
 8001ca6:	f003 0303 	and.w	r3, r3, #3
 8001caa:	2b01      	cmp	r3, #1
 8001cac:	d005      	beq.n	8001cba <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001cae:	683b      	ldr	r3, [r7, #0]
 8001cb0:	685b      	ldr	r3, [r3, #4]
 8001cb2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001cb6:	2b02      	cmp	r3, #2
 8001cb8:	d130      	bne.n	8001d1c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	689b      	ldr	r3, [r3, #8]
 8001cbe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001cc0:	69fb      	ldr	r3, [r7, #28]
 8001cc2:	005b      	lsls	r3, r3, #1
 8001cc4:	2203      	movs	r2, #3
 8001cc6:	fa02 f303 	lsl.w	r3, r2, r3
 8001cca:	43db      	mvns	r3, r3
 8001ccc:	69ba      	ldr	r2, [r7, #24]
 8001cce:	4013      	ands	r3, r2
 8001cd0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001cd2:	683b      	ldr	r3, [r7, #0]
 8001cd4:	68da      	ldr	r2, [r3, #12]
 8001cd6:	69fb      	ldr	r3, [r7, #28]
 8001cd8:	005b      	lsls	r3, r3, #1
 8001cda:	fa02 f303 	lsl.w	r3, r2, r3
 8001cde:	69ba      	ldr	r2, [r7, #24]
 8001ce0:	4313      	orrs	r3, r2
 8001ce2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	69ba      	ldr	r2, [r7, #24]
 8001ce8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	685b      	ldr	r3, [r3, #4]
 8001cee:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001cf0:	2201      	movs	r2, #1
 8001cf2:	69fb      	ldr	r3, [r7, #28]
 8001cf4:	fa02 f303 	lsl.w	r3, r2, r3
 8001cf8:	43db      	mvns	r3, r3
 8001cfa:	69ba      	ldr	r2, [r7, #24]
 8001cfc:	4013      	ands	r3, r2
 8001cfe:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001d00:	683b      	ldr	r3, [r7, #0]
 8001d02:	685b      	ldr	r3, [r3, #4]
 8001d04:	091b      	lsrs	r3, r3, #4
 8001d06:	f003 0201 	and.w	r2, r3, #1
 8001d0a:	69fb      	ldr	r3, [r7, #28]
 8001d0c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d10:	69ba      	ldr	r2, [r7, #24]
 8001d12:	4313      	orrs	r3, r2
 8001d14:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	69ba      	ldr	r2, [r7, #24]
 8001d1a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001d1c:	683b      	ldr	r3, [r7, #0]
 8001d1e:	685b      	ldr	r3, [r3, #4]
 8001d20:	f003 0303 	and.w	r3, r3, #3
 8001d24:	2b03      	cmp	r3, #3
 8001d26:	d017      	beq.n	8001d58 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	68db      	ldr	r3, [r3, #12]
 8001d2c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001d2e:	69fb      	ldr	r3, [r7, #28]
 8001d30:	005b      	lsls	r3, r3, #1
 8001d32:	2203      	movs	r2, #3
 8001d34:	fa02 f303 	lsl.w	r3, r2, r3
 8001d38:	43db      	mvns	r3, r3
 8001d3a:	69ba      	ldr	r2, [r7, #24]
 8001d3c:	4013      	ands	r3, r2
 8001d3e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001d40:	683b      	ldr	r3, [r7, #0]
 8001d42:	689a      	ldr	r2, [r3, #8]
 8001d44:	69fb      	ldr	r3, [r7, #28]
 8001d46:	005b      	lsls	r3, r3, #1
 8001d48:	fa02 f303 	lsl.w	r3, r2, r3
 8001d4c:	69ba      	ldr	r2, [r7, #24]
 8001d4e:	4313      	orrs	r3, r2
 8001d50:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	69ba      	ldr	r2, [r7, #24]
 8001d56:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001d58:	683b      	ldr	r3, [r7, #0]
 8001d5a:	685b      	ldr	r3, [r3, #4]
 8001d5c:	f003 0303 	and.w	r3, r3, #3
 8001d60:	2b02      	cmp	r3, #2
 8001d62:	d123      	bne.n	8001dac <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001d64:	69fb      	ldr	r3, [r7, #28]
 8001d66:	08da      	lsrs	r2, r3, #3
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	3208      	adds	r2, #8
 8001d6c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001d70:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001d72:	69fb      	ldr	r3, [r7, #28]
 8001d74:	f003 0307 	and.w	r3, r3, #7
 8001d78:	009b      	lsls	r3, r3, #2
 8001d7a:	220f      	movs	r2, #15
 8001d7c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d80:	43db      	mvns	r3, r3
 8001d82:	69ba      	ldr	r2, [r7, #24]
 8001d84:	4013      	ands	r3, r2
 8001d86:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001d88:	683b      	ldr	r3, [r7, #0]
 8001d8a:	691a      	ldr	r2, [r3, #16]
 8001d8c:	69fb      	ldr	r3, [r7, #28]
 8001d8e:	f003 0307 	and.w	r3, r3, #7
 8001d92:	009b      	lsls	r3, r3, #2
 8001d94:	fa02 f303 	lsl.w	r3, r2, r3
 8001d98:	69ba      	ldr	r2, [r7, #24]
 8001d9a:	4313      	orrs	r3, r2
 8001d9c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001d9e:	69fb      	ldr	r3, [r7, #28]
 8001da0:	08da      	lsrs	r2, r3, #3
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	3208      	adds	r2, #8
 8001da6:	69b9      	ldr	r1, [r7, #24]
 8001da8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001db2:	69fb      	ldr	r3, [r7, #28]
 8001db4:	005b      	lsls	r3, r3, #1
 8001db6:	2203      	movs	r2, #3
 8001db8:	fa02 f303 	lsl.w	r3, r2, r3
 8001dbc:	43db      	mvns	r3, r3
 8001dbe:	69ba      	ldr	r2, [r7, #24]
 8001dc0:	4013      	ands	r3, r2
 8001dc2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001dc4:	683b      	ldr	r3, [r7, #0]
 8001dc6:	685b      	ldr	r3, [r3, #4]
 8001dc8:	f003 0203 	and.w	r2, r3, #3
 8001dcc:	69fb      	ldr	r3, [r7, #28]
 8001dce:	005b      	lsls	r3, r3, #1
 8001dd0:	fa02 f303 	lsl.w	r3, r2, r3
 8001dd4:	69ba      	ldr	r2, [r7, #24]
 8001dd6:	4313      	orrs	r3, r2
 8001dd8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	69ba      	ldr	r2, [r7, #24]
 8001dde:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001de0:	683b      	ldr	r3, [r7, #0]
 8001de2:	685b      	ldr	r3, [r3, #4]
 8001de4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	f000 80a2 	beq.w	8001f32 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001dee:	2300      	movs	r3, #0
 8001df0:	60fb      	str	r3, [r7, #12]
 8001df2:	4b57      	ldr	r3, [pc, #348]	; (8001f50 <HAL_GPIO_Init+0x2e8>)
 8001df4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001df6:	4a56      	ldr	r2, [pc, #344]	; (8001f50 <HAL_GPIO_Init+0x2e8>)
 8001df8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001dfc:	6453      	str	r3, [r2, #68]	; 0x44
 8001dfe:	4b54      	ldr	r3, [pc, #336]	; (8001f50 <HAL_GPIO_Init+0x2e8>)
 8001e00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e02:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001e06:	60fb      	str	r3, [r7, #12]
 8001e08:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001e0a:	4a52      	ldr	r2, [pc, #328]	; (8001f54 <HAL_GPIO_Init+0x2ec>)
 8001e0c:	69fb      	ldr	r3, [r7, #28]
 8001e0e:	089b      	lsrs	r3, r3, #2
 8001e10:	3302      	adds	r3, #2
 8001e12:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e16:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001e18:	69fb      	ldr	r3, [r7, #28]
 8001e1a:	f003 0303 	and.w	r3, r3, #3
 8001e1e:	009b      	lsls	r3, r3, #2
 8001e20:	220f      	movs	r2, #15
 8001e22:	fa02 f303 	lsl.w	r3, r2, r3
 8001e26:	43db      	mvns	r3, r3
 8001e28:	69ba      	ldr	r2, [r7, #24]
 8001e2a:	4013      	ands	r3, r2
 8001e2c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	4a49      	ldr	r2, [pc, #292]	; (8001f58 <HAL_GPIO_Init+0x2f0>)
 8001e32:	4293      	cmp	r3, r2
 8001e34:	d019      	beq.n	8001e6a <HAL_GPIO_Init+0x202>
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	4a48      	ldr	r2, [pc, #288]	; (8001f5c <HAL_GPIO_Init+0x2f4>)
 8001e3a:	4293      	cmp	r3, r2
 8001e3c:	d013      	beq.n	8001e66 <HAL_GPIO_Init+0x1fe>
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	4a47      	ldr	r2, [pc, #284]	; (8001f60 <HAL_GPIO_Init+0x2f8>)
 8001e42:	4293      	cmp	r3, r2
 8001e44:	d00d      	beq.n	8001e62 <HAL_GPIO_Init+0x1fa>
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	4a46      	ldr	r2, [pc, #280]	; (8001f64 <HAL_GPIO_Init+0x2fc>)
 8001e4a:	4293      	cmp	r3, r2
 8001e4c:	d007      	beq.n	8001e5e <HAL_GPIO_Init+0x1f6>
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	4a45      	ldr	r2, [pc, #276]	; (8001f68 <HAL_GPIO_Init+0x300>)
 8001e52:	4293      	cmp	r3, r2
 8001e54:	d101      	bne.n	8001e5a <HAL_GPIO_Init+0x1f2>
 8001e56:	2304      	movs	r3, #4
 8001e58:	e008      	b.n	8001e6c <HAL_GPIO_Init+0x204>
 8001e5a:	2307      	movs	r3, #7
 8001e5c:	e006      	b.n	8001e6c <HAL_GPIO_Init+0x204>
 8001e5e:	2303      	movs	r3, #3
 8001e60:	e004      	b.n	8001e6c <HAL_GPIO_Init+0x204>
 8001e62:	2302      	movs	r3, #2
 8001e64:	e002      	b.n	8001e6c <HAL_GPIO_Init+0x204>
 8001e66:	2301      	movs	r3, #1
 8001e68:	e000      	b.n	8001e6c <HAL_GPIO_Init+0x204>
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	69fa      	ldr	r2, [r7, #28]
 8001e6e:	f002 0203 	and.w	r2, r2, #3
 8001e72:	0092      	lsls	r2, r2, #2
 8001e74:	4093      	lsls	r3, r2
 8001e76:	69ba      	ldr	r2, [r7, #24]
 8001e78:	4313      	orrs	r3, r2
 8001e7a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001e7c:	4935      	ldr	r1, [pc, #212]	; (8001f54 <HAL_GPIO_Init+0x2ec>)
 8001e7e:	69fb      	ldr	r3, [r7, #28]
 8001e80:	089b      	lsrs	r3, r3, #2
 8001e82:	3302      	adds	r3, #2
 8001e84:	69ba      	ldr	r2, [r7, #24]
 8001e86:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001e8a:	4b38      	ldr	r3, [pc, #224]	; (8001f6c <HAL_GPIO_Init+0x304>)
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001e90:	693b      	ldr	r3, [r7, #16]
 8001e92:	43db      	mvns	r3, r3
 8001e94:	69ba      	ldr	r2, [r7, #24]
 8001e96:	4013      	ands	r3, r2
 8001e98:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001e9a:	683b      	ldr	r3, [r7, #0]
 8001e9c:	685b      	ldr	r3, [r3, #4]
 8001e9e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d003      	beq.n	8001eae <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001ea6:	69ba      	ldr	r2, [r7, #24]
 8001ea8:	693b      	ldr	r3, [r7, #16]
 8001eaa:	4313      	orrs	r3, r2
 8001eac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001eae:	4a2f      	ldr	r2, [pc, #188]	; (8001f6c <HAL_GPIO_Init+0x304>)
 8001eb0:	69bb      	ldr	r3, [r7, #24]
 8001eb2:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001eb4:	4b2d      	ldr	r3, [pc, #180]	; (8001f6c <HAL_GPIO_Init+0x304>)
 8001eb6:	685b      	ldr	r3, [r3, #4]
 8001eb8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001eba:	693b      	ldr	r3, [r7, #16]
 8001ebc:	43db      	mvns	r3, r3
 8001ebe:	69ba      	ldr	r2, [r7, #24]
 8001ec0:	4013      	ands	r3, r2
 8001ec2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001ec4:	683b      	ldr	r3, [r7, #0]
 8001ec6:	685b      	ldr	r3, [r3, #4]
 8001ec8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d003      	beq.n	8001ed8 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001ed0:	69ba      	ldr	r2, [r7, #24]
 8001ed2:	693b      	ldr	r3, [r7, #16]
 8001ed4:	4313      	orrs	r3, r2
 8001ed6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001ed8:	4a24      	ldr	r2, [pc, #144]	; (8001f6c <HAL_GPIO_Init+0x304>)
 8001eda:	69bb      	ldr	r3, [r7, #24]
 8001edc:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001ede:	4b23      	ldr	r3, [pc, #140]	; (8001f6c <HAL_GPIO_Init+0x304>)
 8001ee0:	689b      	ldr	r3, [r3, #8]
 8001ee2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001ee4:	693b      	ldr	r3, [r7, #16]
 8001ee6:	43db      	mvns	r3, r3
 8001ee8:	69ba      	ldr	r2, [r7, #24]
 8001eea:	4013      	ands	r3, r2
 8001eec:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001eee:	683b      	ldr	r3, [r7, #0]
 8001ef0:	685b      	ldr	r3, [r3, #4]
 8001ef2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d003      	beq.n	8001f02 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001efa:	69ba      	ldr	r2, [r7, #24]
 8001efc:	693b      	ldr	r3, [r7, #16]
 8001efe:	4313      	orrs	r3, r2
 8001f00:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001f02:	4a1a      	ldr	r2, [pc, #104]	; (8001f6c <HAL_GPIO_Init+0x304>)
 8001f04:	69bb      	ldr	r3, [r7, #24]
 8001f06:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001f08:	4b18      	ldr	r3, [pc, #96]	; (8001f6c <HAL_GPIO_Init+0x304>)
 8001f0a:	68db      	ldr	r3, [r3, #12]
 8001f0c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f0e:	693b      	ldr	r3, [r7, #16]
 8001f10:	43db      	mvns	r3, r3
 8001f12:	69ba      	ldr	r2, [r7, #24]
 8001f14:	4013      	ands	r3, r2
 8001f16:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001f18:	683b      	ldr	r3, [r7, #0]
 8001f1a:	685b      	ldr	r3, [r3, #4]
 8001f1c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d003      	beq.n	8001f2c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001f24:	69ba      	ldr	r2, [r7, #24]
 8001f26:	693b      	ldr	r3, [r7, #16]
 8001f28:	4313      	orrs	r3, r2
 8001f2a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001f2c:	4a0f      	ldr	r2, [pc, #60]	; (8001f6c <HAL_GPIO_Init+0x304>)
 8001f2e:	69bb      	ldr	r3, [r7, #24]
 8001f30:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001f32:	69fb      	ldr	r3, [r7, #28]
 8001f34:	3301      	adds	r3, #1
 8001f36:	61fb      	str	r3, [r7, #28]
 8001f38:	69fb      	ldr	r3, [r7, #28]
 8001f3a:	2b0f      	cmp	r3, #15
 8001f3c:	f67f aea2 	bls.w	8001c84 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001f40:	bf00      	nop
 8001f42:	bf00      	nop
 8001f44:	3724      	adds	r7, #36	; 0x24
 8001f46:	46bd      	mov	sp, r7
 8001f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f4c:	4770      	bx	lr
 8001f4e:	bf00      	nop
 8001f50:	40023800 	.word	0x40023800
 8001f54:	40013800 	.word	0x40013800
 8001f58:	40020000 	.word	0x40020000
 8001f5c:	40020400 	.word	0x40020400
 8001f60:	40020800 	.word	0x40020800
 8001f64:	40020c00 	.word	0x40020c00
 8001f68:	40021000 	.word	0x40021000
 8001f6c:	40013c00 	.word	0x40013c00

08001f70 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001f70:	b480      	push	{r7}
 8001f72:	b083      	sub	sp, #12
 8001f74:	af00      	add	r7, sp, #0
 8001f76:	6078      	str	r0, [r7, #4]
 8001f78:	460b      	mov	r3, r1
 8001f7a:	807b      	strh	r3, [r7, #2]
 8001f7c:	4613      	mov	r3, r2
 8001f7e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001f80:	787b      	ldrb	r3, [r7, #1]
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d003      	beq.n	8001f8e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001f86:	887a      	ldrh	r2, [r7, #2]
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001f8c:	e003      	b.n	8001f96 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001f8e:	887b      	ldrh	r3, [r7, #2]
 8001f90:	041a      	lsls	r2, r3, #16
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	619a      	str	r2, [r3, #24]
}
 8001f96:	bf00      	nop
 8001f98:	370c      	adds	r7, #12
 8001f9a:	46bd      	mov	sp, r7
 8001f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa0:	4770      	bx	lr
	...

08001fa4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	b086      	sub	sp, #24
 8001fa8:	af00      	add	r7, sp, #0
 8001faa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d101      	bne.n	8001fb6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001fb2:	2301      	movs	r3, #1
 8001fb4:	e267      	b.n	8002486 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	f003 0301 	and.w	r3, r3, #1
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d075      	beq.n	80020ae <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001fc2:	4b88      	ldr	r3, [pc, #544]	; (80021e4 <HAL_RCC_OscConfig+0x240>)
 8001fc4:	689b      	ldr	r3, [r3, #8]
 8001fc6:	f003 030c 	and.w	r3, r3, #12
 8001fca:	2b04      	cmp	r3, #4
 8001fcc:	d00c      	beq.n	8001fe8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001fce:	4b85      	ldr	r3, [pc, #532]	; (80021e4 <HAL_RCC_OscConfig+0x240>)
 8001fd0:	689b      	ldr	r3, [r3, #8]
 8001fd2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001fd6:	2b08      	cmp	r3, #8
 8001fd8:	d112      	bne.n	8002000 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001fda:	4b82      	ldr	r3, [pc, #520]	; (80021e4 <HAL_RCC_OscConfig+0x240>)
 8001fdc:	685b      	ldr	r3, [r3, #4]
 8001fde:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001fe2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001fe6:	d10b      	bne.n	8002000 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001fe8:	4b7e      	ldr	r3, [pc, #504]	; (80021e4 <HAL_RCC_OscConfig+0x240>)
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d05b      	beq.n	80020ac <HAL_RCC_OscConfig+0x108>
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	685b      	ldr	r3, [r3, #4]
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d157      	bne.n	80020ac <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001ffc:	2301      	movs	r3, #1
 8001ffe:	e242      	b.n	8002486 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	685b      	ldr	r3, [r3, #4]
 8002004:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002008:	d106      	bne.n	8002018 <HAL_RCC_OscConfig+0x74>
 800200a:	4b76      	ldr	r3, [pc, #472]	; (80021e4 <HAL_RCC_OscConfig+0x240>)
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	4a75      	ldr	r2, [pc, #468]	; (80021e4 <HAL_RCC_OscConfig+0x240>)
 8002010:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002014:	6013      	str	r3, [r2, #0]
 8002016:	e01d      	b.n	8002054 <HAL_RCC_OscConfig+0xb0>
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	685b      	ldr	r3, [r3, #4]
 800201c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002020:	d10c      	bne.n	800203c <HAL_RCC_OscConfig+0x98>
 8002022:	4b70      	ldr	r3, [pc, #448]	; (80021e4 <HAL_RCC_OscConfig+0x240>)
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	4a6f      	ldr	r2, [pc, #444]	; (80021e4 <HAL_RCC_OscConfig+0x240>)
 8002028:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800202c:	6013      	str	r3, [r2, #0]
 800202e:	4b6d      	ldr	r3, [pc, #436]	; (80021e4 <HAL_RCC_OscConfig+0x240>)
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	4a6c      	ldr	r2, [pc, #432]	; (80021e4 <HAL_RCC_OscConfig+0x240>)
 8002034:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002038:	6013      	str	r3, [r2, #0]
 800203a:	e00b      	b.n	8002054 <HAL_RCC_OscConfig+0xb0>
 800203c:	4b69      	ldr	r3, [pc, #420]	; (80021e4 <HAL_RCC_OscConfig+0x240>)
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	4a68      	ldr	r2, [pc, #416]	; (80021e4 <HAL_RCC_OscConfig+0x240>)
 8002042:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002046:	6013      	str	r3, [r2, #0]
 8002048:	4b66      	ldr	r3, [pc, #408]	; (80021e4 <HAL_RCC_OscConfig+0x240>)
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	4a65      	ldr	r2, [pc, #404]	; (80021e4 <HAL_RCC_OscConfig+0x240>)
 800204e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002052:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	685b      	ldr	r3, [r3, #4]
 8002058:	2b00      	cmp	r3, #0
 800205a:	d013      	beq.n	8002084 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800205c:	f7ff fcee 	bl	8001a3c <HAL_GetTick>
 8002060:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002062:	e008      	b.n	8002076 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002064:	f7ff fcea 	bl	8001a3c <HAL_GetTick>
 8002068:	4602      	mov	r2, r0
 800206a:	693b      	ldr	r3, [r7, #16]
 800206c:	1ad3      	subs	r3, r2, r3
 800206e:	2b64      	cmp	r3, #100	; 0x64
 8002070:	d901      	bls.n	8002076 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002072:	2303      	movs	r3, #3
 8002074:	e207      	b.n	8002486 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002076:	4b5b      	ldr	r3, [pc, #364]	; (80021e4 <HAL_RCC_OscConfig+0x240>)
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800207e:	2b00      	cmp	r3, #0
 8002080:	d0f0      	beq.n	8002064 <HAL_RCC_OscConfig+0xc0>
 8002082:	e014      	b.n	80020ae <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002084:	f7ff fcda 	bl	8001a3c <HAL_GetTick>
 8002088:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800208a:	e008      	b.n	800209e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800208c:	f7ff fcd6 	bl	8001a3c <HAL_GetTick>
 8002090:	4602      	mov	r2, r0
 8002092:	693b      	ldr	r3, [r7, #16]
 8002094:	1ad3      	subs	r3, r2, r3
 8002096:	2b64      	cmp	r3, #100	; 0x64
 8002098:	d901      	bls.n	800209e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800209a:	2303      	movs	r3, #3
 800209c:	e1f3      	b.n	8002486 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800209e:	4b51      	ldr	r3, [pc, #324]	; (80021e4 <HAL_RCC_OscConfig+0x240>)
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d1f0      	bne.n	800208c <HAL_RCC_OscConfig+0xe8>
 80020aa:	e000      	b.n	80020ae <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80020ac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	f003 0302 	and.w	r3, r3, #2
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d063      	beq.n	8002182 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80020ba:	4b4a      	ldr	r3, [pc, #296]	; (80021e4 <HAL_RCC_OscConfig+0x240>)
 80020bc:	689b      	ldr	r3, [r3, #8]
 80020be:	f003 030c 	and.w	r3, r3, #12
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d00b      	beq.n	80020de <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80020c6:	4b47      	ldr	r3, [pc, #284]	; (80021e4 <HAL_RCC_OscConfig+0x240>)
 80020c8:	689b      	ldr	r3, [r3, #8]
 80020ca:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80020ce:	2b08      	cmp	r3, #8
 80020d0:	d11c      	bne.n	800210c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80020d2:	4b44      	ldr	r3, [pc, #272]	; (80021e4 <HAL_RCC_OscConfig+0x240>)
 80020d4:	685b      	ldr	r3, [r3, #4]
 80020d6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d116      	bne.n	800210c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80020de:	4b41      	ldr	r3, [pc, #260]	; (80021e4 <HAL_RCC_OscConfig+0x240>)
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	f003 0302 	and.w	r3, r3, #2
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d005      	beq.n	80020f6 <HAL_RCC_OscConfig+0x152>
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	68db      	ldr	r3, [r3, #12]
 80020ee:	2b01      	cmp	r3, #1
 80020f0:	d001      	beq.n	80020f6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80020f2:	2301      	movs	r3, #1
 80020f4:	e1c7      	b.n	8002486 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80020f6:	4b3b      	ldr	r3, [pc, #236]	; (80021e4 <HAL_RCC_OscConfig+0x240>)
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	691b      	ldr	r3, [r3, #16]
 8002102:	00db      	lsls	r3, r3, #3
 8002104:	4937      	ldr	r1, [pc, #220]	; (80021e4 <HAL_RCC_OscConfig+0x240>)
 8002106:	4313      	orrs	r3, r2
 8002108:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800210a:	e03a      	b.n	8002182 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	68db      	ldr	r3, [r3, #12]
 8002110:	2b00      	cmp	r3, #0
 8002112:	d020      	beq.n	8002156 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002114:	4b34      	ldr	r3, [pc, #208]	; (80021e8 <HAL_RCC_OscConfig+0x244>)
 8002116:	2201      	movs	r2, #1
 8002118:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800211a:	f7ff fc8f 	bl	8001a3c <HAL_GetTick>
 800211e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002120:	e008      	b.n	8002134 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002122:	f7ff fc8b 	bl	8001a3c <HAL_GetTick>
 8002126:	4602      	mov	r2, r0
 8002128:	693b      	ldr	r3, [r7, #16]
 800212a:	1ad3      	subs	r3, r2, r3
 800212c:	2b02      	cmp	r3, #2
 800212e:	d901      	bls.n	8002134 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002130:	2303      	movs	r3, #3
 8002132:	e1a8      	b.n	8002486 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002134:	4b2b      	ldr	r3, [pc, #172]	; (80021e4 <HAL_RCC_OscConfig+0x240>)
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	f003 0302 	and.w	r3, r3, #2
 800213c:	2b00      	cmp	r3, #0
 800213e:	d0f0      	beq.n	8002122 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002140:	4b28      	ldr	r3, [pc, #160]	; (80021e4 <HAL_RCC_OscConfig+0x240>)
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	691b      	ldr	r3, [r3, #16]
 800214c:	00db      	lsls	r3, r3, #3
 800214e:	4925      	ldr	r1, [pc, #148]	; (80021e4 <HAL_RCC_OscConfig+0x240>)
 8002150:	4313      	orrs	r3, r2
 8002152:	600b      	str	r3, [r1, #0]
 8002154:	e015      	b.n	8002182 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002156:	4b24      	ldr	r3, [pc, #144]	; (80021e8 <HAL_RCC_OscConfig+0x244>)
 8002158:	2200      	movs	r2, #0
 800215a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800215c:	f7ff fc6e 	bl	8001a3c <HAL_GetTick>
 8002160:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002162:	e008      	b.n	8002176 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002164:	f7ff fc6a 	bl	8001a3c <HAL_GetTick>
 8002168:	4602      	mov	r2, r0
 800216a:	693b      	ldr	r3, [r7, #16]
 800216c:	1ad3      	subs	r3, r2, r3
 800216e:	2b02      	cmp	r3, #2
 8002170:	d901      	bls.n	8002176 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002172:	2303      	movs	r3, #3
 8002174:	e187      	b.n	8002486 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002176:	4b1b      	ldr	r3, [pc, #108]	; (80021e4 <HAL_RCC_OscConfig+0x240>)
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	f003 0302 	and.w	r3, r3, #2
 800217e:	2b00      	cmp	r3, #0
 8002180:	d1f0      	bne.n	8002164 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	f003 0308 	and.w	r3, r3, #8
 800218a:	2b00      	cmp	r3, #0
 800218c:	d036      	beq.n	80021fc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	695b      	ldr	r3, [r3, #20]
 8002192:	2b00      	cmp	r3, #0
 8002194:	d016      	beq.n	80021c4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002196:	4b15      	ldr	r3, [pc, #84]	; (80021ec <HAL_RCC_OscConfig+0x248>)
 8002198:	2201      	movs	r2, #1
 800219a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800219c:	f7ff fc4e 	bl	8001a3c <HAL_GetTick>
 80021a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80021a2:	e008      	b.n	80021b6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80021a4:	f7ff fc4a 	bl	8001a3c <HAL_GetTick>
 80021a8:	4602      	mov	r2, r0
 80021aa:	693b      	ldr	r3, [r7, #16]
 80021ac:	1ad3      	subs	r3, r2, r3
 80021ae:	2b02      	cmp	r3, #2
 80021b0:	d901      	bls.n	80021b6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80021b2:	2303      	movs	r3, #3
 80021b4:	e167      	b.n	8002486 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80021b6:	4b0b      	ldr	r3, [pc, #44]	; (80021e4 <HAL_RCC_OscConfig+0x240>)
 80021b8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80021ba:	f003 0302 	and.w	r3, r3, #2
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d0f0      	beq.n	80021a4 <HAL_RCC_OscConfig+0x200>
 80021c2:	e01b      	b.n	80021fc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80021c4:	4b09      	ldr	r3, [pc, #36]	; (80021ec <HAL_RCC_OscConfig+0x248>)
 80021c6:	2200      	movs	r2, #0
 80021c8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80021ca:	f7ff fc37 	bl	8001a3c <HAL_GetTick>
 80021ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80021d0:	e00e      	b.n	80021f0 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80021d2:	f7ff fc33 	bl	8001a3c <HAL_GetTick>
 80021d6:	4602      	mov	r2, r0
 80021d8:	693b      	ldr	r3, [r7, #16]
 80021da:	1ad3      	subs	r3, r2, r3
 80021dc:	2b02      	cmp	r3, #2
 80021de:	d907      	bls.n	80021f0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80021e0:	2303      	movs	r3, #3
 80021e2:	e150      	b.n	8002486 <HAL_RCC_OscConfig+0x4e2>
 80021e4:	40023800 	.word	0x40023800
 80021e8:	42470000 	.word	0x42470000
 80021ec:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80021f0:	4b88      	ldr	r3, [pc, #544]	; (8002414 <HAL_RCC_OscConfig+0x470>)
 80021f2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80021f4:	f003 0302 	and.w	r3, r3, #2
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d1ea      	bne.n	80021d2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	f003 0304 	and.w	r3, r3, #4
 8002204:	2b00      	cmp	r3, #0
 8002206:	f000 8097 	beq.w	8002338 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800220a:	2300      	movs	r3, #0
 800220c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800220e:	4b81      	ldr	r3, [pc, #516]	; (8002414 <HAL_RCC_OscConfig+0x470>)
 8002210:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002212:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002216:	2b00      	cmp	r3, #0
 8002218:	d10f      	bne.n	800223a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800221a:	2300      	movs	r3, #0
 800221c:	60bb      	str	r3, [r7, #8]
 800221e:	4b7d      	ldr	r3, [pc, #500]	; (8002414 <HAL_RCC_OscConfig+0x470>)
 8002220:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002222:	4a7c      	ldr	r2, [pc, #496]	; (8002414 <HAL_RCC_OscConfig+0x470>)
 8002224:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002228:	6413      	str	r3, [r2, #64]	; 0x40
 800222a:	4b7a      	ldr	r3, [pc, #488]	; (8002414 <HAL_RCC_OscConfig+0x470>)
 800222c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800222e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002232:	60bb      	str	r3, [r7, #8]
 8002234:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002236:	2301      	movs	r3, #1
 8002238:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800223a:	4b77      	ldr	r3, [pc, #476]	; (8002418 <HAL_RCC_OscConfig+0x474>)
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002242:	2b00      	cmp	r3, #0
 8002244:	d118      	bne.n	8002278 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002246:	4b74      	ldr	r3, [pc, #464]	; (8002418 <HAL_RCC_OscConfig+0x474>)
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	4a73      	ldr	r2, [pc, #460]	; (8002418 <HAL_RCC_OscConfig+0x474>)
 800224c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002250:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002252:	f7ff fbf3 	bl	8001a3c <HAL_GetTick>
 8002256:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002258:	e008      	b.n	800226c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800225a:	f7ff fbef 	bl	8001a3c <HAL_GetTick>
 800225e:	4602      	mov	r2, r0
 8002260:	693b      	ldr	r3, [r7, #16]
 8002262:	1ad3      	subs	r3, r2, r3
 8002264:	2b02      	cmp	r3, #2
 8002266:	d901      	bls.n	800226c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002268:	2303      	movs	r3, #3
 800226a:	e10c      	b.n	8002486 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800226c:	4b6a      	ldr	r3, [pc, #424]	; (8002418 <HAL_RCC_OscConfig+0x474>)
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002274:	2b00      	cmp	r3, #0
 8002276:	d0f0      	beq.n	800225a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	689b      	ldr	r3, [r3, #8]
 800227c:	2b01      	cmp	r3, #1
 800227e:	d106      	bne.n	800228e <HAL_RCC_OscConfig+0x2ea>
 8002280:	4b64      	ldr	r3, [pc, #400]	; (8002414 <HAL_RCC_OscConfig+0x470>)
 8002282:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002284:	4a63      	ldr	r2, [pc, #396]	; (8002414 <HAL_RCC_OscConfig+0x470>)
 8002286:	f043 0301 	orr.w	r3, r3, #1
 800228a:	6713      	str	r3, [r2, #112]	; 0x70
 800228c:	e01c      	b.n	80022c8 <HAL_RCC_OscConfig+0x324>
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	689b      	ldr	r3, [r3, #8]
 8002292:	2b05      	cmp	r3, #5
 8002294:	d10c      	bne.n	80022b0 <HAL_RCC_OscConfig+0x30c>
 8002296:	4b5f      	ldr	r3, [pc, #380]	; (8002414 <HAL_RCC_OscConfig+0x470>)
 8002298:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800229a:	4a5e      	ldr	r2, [pc, #376]	; (8002414 <HAL_RCC_OscConfig+0x470>)
 800229c:	f043 0304 	orr.w	r3, r3, #4
 80022a0:	6713      	str	r3, [r2, #112]	; 0x70
 80022a2:	4b5c      	ldr	r3, [pc, #368]	; (8002414 <HAL_RCC_OscConfig+0x470>)
 80022a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80022a6:	4a5b      	ldr	r2, [pc, #364]	; (8002414 <HAL_RCC_OscConfig+0x470>)
 80022a8:	f043 0301 	orr.w	r3, r3, #1
 80022ac:	6713      	str	r3, [r2, #112]	; 0x70
 80022ae:	e00b      	b.n	80022c8 <HAL_RCC_OscConfig+0x324>
 80022b0:	4b58      	ldr	r3, [pc, #352]	; (8002414 <HAL_RCC_OscConfig+0x470>)
 80022b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80022b4:	4a57      	ldr	r2, [pc, #348]	; (8002414 <HAL_RCC_OscConfig+0x470>)
 80022b6:	f023 0301 	bic.w	r3, r3, #1
 80022ba:	6713      	str	r3, [r2, #112]	; 0x70
 80022bc:	4b55      	ldr	r3, [pc, #340]	; (8002414 <HAL_RCC_OscConfig+0x470>)
 80022be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80022c0:	4a54      	ldr	r2, [pc, #336]	; (8002414 <HAL_RCC_OscConfig+0x470>)
 80022c2:	f023 0304 	bic.w	r3, r3, #4
 80022c6:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	689b      	ldr	r3, [r3, #8]
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d015      	beq.n	80022fc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80022d0:	f7ff fbb4 	bl	8001a3c <HAL_GetTick>
 80022d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80022d6:	e00a      	b.n	80022ee <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80022d8:	f7ff fbb0 	bl	8001a3c <HAL_GetTick>
 80022dc:	4602      	mov	r2, r0
 80022de:	693b      	ldr	r3, [r7, #16]
 80022e0:	1ad3      	subs	r3, r2, r3
 80022e2:	f241 3288 	movw	r2, #5000	; 0x1388
 80022e6:	4293      	cmp	r3, r2
 80022e8:	d901      	bls.n	80022ee <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80022ea:	2303      	movs	r3, #3
 80022ec:	e0cb      	b.n	8002486 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80022ee:	4b49      	ldr	r3, [pc, #292]	; (8002414 <HAL_RCC_OscConfig+0x470>)
 80022f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80022f2:	f003 0302 	and.w	r3, r3, #2
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d0ee      	beq.n	80022d8 <HAL_RCC_OscConfig+0x334>
 80022fa:	e014      	b.n	8002326 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80022fc:	f7ff fb9e 	bl	8001a3c <HAL_GetTick>
 8002300:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002302:	e00a      	b.n	800231a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002304:	f7ff fb9a 	bl	8001a3c <HAL_GetTick>
 8002308:	4602      	mov	r2, r0
 800230a:	693b      	ldr	r3, [r7, #16]
 800230c:	1ad3      	subs	r3, r2, r3
 800230e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002312:	4293      	cmp	r3, r2
 8002314:	d901      	bls.n	800231a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002316:	2303      	movs	r3, #3
 8002318:	e0b5      	b.n	8002486 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800231a:	4b3e      	ldr	r3, [pc, #248]	; (8002414 <HAL_RCC_OscConfig+0x470>)
 800231c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800231e:	f003 0302 	and.w	r3, r3, #2
 8002322:	2b00      	cmp	r3, #0
 8002324:	d1ee      	bne.n	8002304 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002326:	7dfb      	ldrb	r3, [r7, #23]
 8002328:	2b01      	cmp	r3, #1
 800232a:	d105      	bne.n	8002338 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800232c:	4b39      	ldr	r3, [pc, #228]	; (8002414 <HAL_RCC_OscConfig+0x470>)
 800232e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002330:	4a38      	ldr	r2, [pc, #224]	; (8002414 <HAL_RCC_OscConfig+0x470>)
 8002332:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002336:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	699b      	ldr	r3, [r3, #24]
 800233c:	2b00      	cmp	r3, #0
 800233e:	f000 80a1 	beq.w	8002484 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002342:	4b34      	ldr	r3, [pc, #208]	; (8002414 <HAL_RCC_OscConfig+0x470>)
 8002344:	689b      	ldr	r3, [r3, #8]
 8002346:	f003 030c 	and.w	r3, r3, #12
 800234a:	2b08      	cmp	r3, #8
 800234c:	d05c      	beq.n	8002408 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	699b      	ldr	r3, [r3, #24]
 8002352:	2b02      	cmp	r3, #2
 8002354:	d141      	bne.n	80023da <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002356:	4b31      	ldr	r3, [pc, #196]	; (800241c <HAL_RCC_OscConfig+0x478>)
 8002358:	2200      	movs	r2, #0
 800235a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800235c:	f7ff fb6e 	bl	8001a3c <HAL_GetTick>
 8002360:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002362:	e008      	b.n	8002376 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002364:	f7ff fb6a 	bl	8001a3c <HAL_GetTick>
 8002368:	4602      	mov	r2, r0
 800236a:	693b      	ldr	r3, [r7, #16]
 800236c:	1ad3      	subs	r3, r2, r3
 800236e:	2b02      	cmp	r3, #2
 8002370:	d901      	bls.n	8002376 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002372:	2303      	movs	r3, #3
 8002374:	e087      	b.n	8002486 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002376:	4b27      	ldr	r3, [pc, #156]	; (8002414 <HAL_RCC_OscConfig+0x470>)
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800237e:	2b00      	cmp	r3, #0
 8002380:	d1f0      	bne.n	8002364 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	69da      	ldr	r2, [r3, #28]
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	6a1b      	ldr	r3, [r3, #32]
 800238a:	431a      	orrs	r2, r3
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002390:	019b      	lsls	r3, r3, #6
 8002392:	431a      	orrs	r2, r3
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002398:	085b      	lsrs	r3, r3, #1
 800239a:	3b01      	subs	r3, #1
 800239c:	041b      	lsls	r3, r3, #16
 800239e:	431a      	orrs	r2, r3
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023a4:	061b      	lsls	r3, r3, #24
 80023a6:	491b      	ldr	r1, [pc, #108]	; (8002414 <HAL_RCC_OscConfig+0x470>)
 80023a8:	4313      	orrs	r3, r2
 80023aa:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80023ac:	4b1b      	ldr	r3, [pc, #108]	; (800241c <HAL_RCC_OscConfig+0x478>)
 80023ae:	2201      	movs	r2, #1
 80023b0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023b2:	f7ff fb43 	bl	8001a3c <HAL_GetTick>
 80023b6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80023b8:	e008      	b.n	80023cc <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80023ba:	f7ff fb3f 	bl	8001a3c <HAL_GetTick>
 80023be:	4602      	mov	r2, r0
 80023c0:	693b      	ldr	r3, [r7, #16]
 80023c2:	1ad3      	subs	r3, r2, r3
 80023c4:	2b02      	cmp	r3, #2
 80023c6:	d901      	bls.n	80023cc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80023c8:	2303      	movs	r3, #3
 80023ca:	e05c      	b.n	8002486 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80023cc:	4b11      	ldr	r3, [pc, #68]	; (8002414 <HAL_RCC_OscConfig+0x470>)
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d0f0      	beq.n	80023ba <HAL_RCC_OscConfig+0x416>
 80023d8:	e054      	b.n	8002484 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80023da:	4b10      	ldr	r3, [pc, #64]	; (800241c <HAL_RCC_OscConfig+0x478>)
 80023dc:	2200      	movs	r2, #0
 80023de:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023e0:	f7ff fb2c 	bl	8001a3c <HAL_GetTick>
 80023e4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80023e6:	e008      	b.n	80023fa <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80023e8:	f7ff fb28 	bl	8001a3c <HAL_GetTick>
 80023ec:	4602      	mov	r2, r0
 80023ee:	693b      	ldr	r3, [r7, #16]
 80023f0:	1ad3      	subs	r3, r2, r3
 80023f2:	2b02      	cmp	r3, #2
 80023f4:	d901      	bls.n	80023fa <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80023f6:	2303      	movs	r3, #3
 80023f8:	e045      	b.n	8002486 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80023fa:	4b06      	ldr	r3, [pc, #24]	; (8002414 <HAL_RCC_OscConfig+0x470>)
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002402:	2b00      	cmp	r3, #0
 8002404:	d1f0      	bne.n	80023e8 <HAL_RCC_OscConfig+0x444>
 8002406:	e03d      	b.n	8002484 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	699b      	ldr	r3, [r3, #24]
 800240c:	2b01      	cmp	r3, #1
 800240e:	d107      	bne.n	8002420 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002410:	2301      	movs	r3, #1
 8002412:	e038      	b.n	8002486 <HAL_RCC_OscConfig+0x4e2>
 8002414:	40023800 	.word	0x40023800
 8002418:	40007000 	.word	0x40007000
 800241c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002420:	4b1b      	ldr	r3, [pc, #108]	; (8002490 <HAL_RCC_OscConfig+0x4ec>)
 8002422:	685b      	ldr	r3, [r3, #4]
 8002424:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	699b      	ldr	r3, [r3, #24]
 800242a:	2b01      	cmp	r3, #1
 800242c:	d028      	beq.n	8002480 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002438:	429a      	cmp	r2, r3
 800243a:	d121      	bne.n	8002480 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002446:	429a      	cmp	r2, r3
 8002448:	d11a      	bne.n	8002480 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800244a:	68fa      	ldr	r2, [r7, #12]
 800244c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002450:	4013      	ands	r3, r2
 8002452:	687a      	ldr	r2, [r7, #4]
 8002454:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002456:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002458:	4293      	cmp	r3, r2
 800245a:	d111      	bne.n	8002480 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002466:	085b      	lsrs	r3, r3, #1
 8002468:	3b01      	subs	r3, #1
 800246a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800246c:	429a      	cmp	r2, r3
 800246e:	d107      	bne.n	8002480 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800247a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800247c:	429a      	cmp	r2, r3
 800247e:	d001      	beq.n	8002484 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8002480:	2301      	movs	r3, #1
 8002482:	e000      	b.n	8002486 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002484:	2300      	movs	r3, #0
}
 8002486:	4618      	mov	r0, r3
 8002488:	3718      	adds	r7, #24
 800248a:	46bd      	mov	sp, r7
 800248c:	bd80      	pop	{r7, pc}
 800248e:	bf00      	nop
 8002490:	40023800 	.word	0x40023800

08002494 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002494:	b580      	push	{r7, lr}
 8002496:	b084      	sub	sp, #16
 8002498:	af00      	add	r7, sp, #0
 800249a:	6078      	str	r0, [r7, #4]
 800249c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d101      	bne.n	80024a8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80024a4:	2301      	movs	r3, #1
 80024a6:	e0cc      	b.n	8002642 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80024a8:	4b68      	ldr	r3, [pc, #416]	; (800264c <HAL_RCC_ClockConfig+0x1b8>)
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	f003 0307 	and.w	r3, r3, #7
 80024b0:	683a      	ldr	r2, [r7, #0]
 80024b2:	429a      	cmp	r2, r3
 80024b4:	d90c      	bls.n	80024d0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80024b6:	4b65      	ldr	r3, [pc, #404]	; (800264c <HAL_RCC_ClockConfig+0x1b8>)
 80024b8:	683a      	ldr	r2, [r7, #0]
 80024ba:	b2d2      	uxtb	r2, r2
 80024bc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80024be:	4b63      	ldr	r3, [pc, #396]	; (800264c <HAL_RCC_ClockConfig+0x1b8>)
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	f003 0307 	and.w	r3, r3, #7
 80024c6:	683a      	ldr	r2, [r7, #0]
 80024c8:	429a      	cmp	r2, r3
 80024ca:	d001      	beq.n	80024d0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80024cc:	2301      	movs	r3, #1
 80024ce:	e0b8      	b.n	8002642 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	f003 0302 	and.w	r3, r3, #2
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d020      	beq.n	800251e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	f003 0304 	and.w	r3, r3, #4
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d005      	beq.n	80024f4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80024e8:	4b59      	ldr	r3, [pc, #356]	; (8002650 <HAL_RCC_ClockConfig+0x1bc>)
 80024ea:	689b      	ldr	r3, [r3, #8]
 80024ec:	4a58      	ldr	r2, [pc, #352]	; (8002650 <HAL_RCC_ClockConfig+0x1bc>)
 80024ee:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80024f2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	f003 0308 	and.w	r3, r3, #8
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d005      	beq.n	800250c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002500:	4b53      	ldr	r3, [pc, #332]	; (8002650 <HAL_RCC_ClockConfig+0x1bc>)
 8002502:	689b      	ldr	r3, [r3, #8]
 8002504:	4a52      	ldr	r2, [pc, #328]	; (8002650 <HAL_RCC_ClockConfig+0x1bc>)
 8002506:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800250a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800250c:	4b50      	ldr	r3, [pc, #320]	; (8002650 <HAL_RCC_ClockConfig+0x1bc>)
 800250e:	689b      	ldr	r3, [r3, #8]
 8002510:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	689b      	ldr	r3, [r3, #8]
 8002518:	494d      	ldr	r1, [pc, #308]	; (8002650 <HAL_RCC_ClockConfig+0x1bc>)
 800251a:	4313      	orrs	r3, r2
 800251c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	f003 0301 	and.w	r3, r3, #1
 8002526:	2b00      	cmp	r3, #0
 8002528:	d044      	beq.n	80025b4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	685b      	ldr	r3, [r3, #4]
 800252e:	2b01      	cmp	r3, #1
 8002530:	d107      	bne.n	8002542 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002532:	4b47      	ldr	r3, [pc, #284]	; (8002650 <HAL_RCC_ClockConfig+0x1bc>)
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800253a:	2b00      	cmp	r3, #0
 800253c:	d119      	bne.n	8002572 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800253e:	2301      	movs	r3, #1
 8002540:	e07f      	b.n	8002642 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	685b      	ldr	r3, [r3, #4]
 8002546:	2b02      	cmp	r3, #2
 8002548:	d003      	beq.n	8002552 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800254e:	2b03      	cmp	r3, #3
 8002550:	d107      	bne.n	8002562 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002552:	4b3f      	ldr	r3, [pc, #252]	; (8002650 <HAL_RCC_ClockConfig+0x1bc>)
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800255a:	2b00      	cmp	r3, #0
 800255c:	d109      	bne.n	8002572 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800255e:	2301      	movs	r3, #1
 8002560:	e06f      	b.n	8002642 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002562:	4b3b      	ldr	r3, [pc, #236]	; (8002650 <HAL_RCC_ClockConfig+0x1bc>)
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	f003 0302 	and.w	r3, r3, #2
 800256a:	2b00      	cmp	r3, #0
 800256c:	d101      	bne.n	8002572 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800256e:	2301      	movs	r3, #1
 8002570:	e067      	b.n	8002642 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002572:	4b37      	ldr	r3, [pc, #220]	; (8002650 <HAL_RCC_ClockConfig+0x1bc>)
 8002574:	689b      	ldr	r3, [r3, #8]
 8002576:	f023 0203 	bic.w	r2, r3, #3
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	685b      	ldr	r3, [r3, #4]
 800257e:	4934      	ldr	r1, [pc, #208]	; (8002650 <HAL_RCC_ClockConfig+0x1bc>)
 8002580:	4313      	orrs	r3, r2
 8002582:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002584:	f7ff fa5a 	bl	8001a3c <HAL_GetTick>
 8002588:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800258a:	e00a      	b.n	80025a2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800258c:	f7ff fa56 	bl	8001a3c <HAL_GetTick>
 8002590:	4602      	mov	r2, r0
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	1ad3      	subs	r3, r2, r3
 8002596:	f241 3288 	movw	r2, #5000	; 0x1388
 800259a:	4293      	cmp	r3, r2
 800259c:	d901      	bls.n	80025a2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800259e:	2303      	movs	r3, #3
 80025a0:	e04f      	b.n	8002642 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80025a2:	4b2b      	ldr	r3, [pc, #172]	; (8002650 <HAL_RCC_ClockConfig+0x1bc>)
 80025a4:	689b      	ldr	r3, [r3, #8]
 80025a6:	f003 020c 	and.w	r2, r3, #12
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	685b      	ldr	r3, [r3, #4]
 80025ae:	009b      	lsls	r3, r3, #2
 80025b0:	429a      	cmp	r2, r3
 80025b2:	d1eb      	bne.n	800258c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80025b4:	4b25      	ldr	r3, [pc, #148]	; (800264c <HAL_RCC_ClockConfig+0x1b8>)
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	f003 0307 	and.w	r3, r3, #7
 80025bc:	683a      	ldr	r2, [r7, #0]
 80025be:	429a      	cmp	r2, r3
 80025c0:	d20c      	bcs.n	80025dc <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80025c2:	4b22      	ldr	r3, [pc, #136]	; (800264c <HAL_RCC_ClockConfig+0x1b8>)
 80025c4:	683a      	ldr	r2, [r7, #0]
 80025c6:	b2d2      	uxtb	r2, r2
 80025c8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80025ca:	4b20      	ldr	r3, [pc, #128]	; (800264c <HAL_RCC_ClockConfig+0x1b8>)
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	f003 0307 	and.w	r3, r3, #7
 80025d2:	683a      	ldr	r2, [r7, #0]
 80025d4:	429a      	cmp	r2, r3
 80025d6:	d001      	beq.n	80025dc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80025d8:	2301      	movs	r3, #1
 80025da:	e032      	b.n	8002642 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	f003 0304 	and.w	r3, r3, #4
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d008      	beq.n	80025fa <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80025e8:	4b19      	ldr	r3, [pc, #100]	; (8002650 <HAL_RCC_ClockConfig+0x1bc>)
 80025ea:	689b      	ldr	r3, [r3, #8]
 80025ec:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	68db      	ldr	r3, [r3, #12]
 80025f4:	4916      	ldr	r1, [pc, #88]	; (8002650 <HAL_RCC_ClockConfig+0x1bc>)
 80025f6:	4313      	orrs	r3, r2
 80025f8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	f003 0308 	and.w	r3, r3, #8
 8002602:	2b00      	cmp	r3, #0
 8002604:	d009      	beq.n	800261a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002606:	4b12      	ldr	r3, [pc, #72]	; (8002650 <HAL_RCC_ClockConfig+0x1bc>)
 8002608:	689b      	ldr	r3, [r3, #8]
 800260a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	691b      	ldr	r3, [r3, #16]
 8002612:	00db      	lsls	r3, r3, #3
 8002614:	490e      	ldr	r1, [pc, #56]	; (8002650 <HAL_RCC_ClockConfig+0x1bc>)
 8002616:	4313      	orrs	r3, r2
 8002618:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800261a:	f000 f821 	bl	8002660 <HAL_RCC_GetSysClockFreq>
 800261e:	4602      	mov	r2, r0
 8002620:	4b0b      	ldr	r3, [pc, #44]	; (8002650 <HAL_RCC_ClockConfig+0x1bc>)
 8002622:	689b      	ldr	r3, [r3, #8]
 8002624:	091b      	lsrs	r3, r3, #4
 8002626:	f003 030f 	and.w	r3, r3, #15
 800262a:	490a      	ldr	r1, [pc, #40]	; (8002654 <HAL_RCC_ClockConfig+0x1c0>)
 800262c:	5ccb      	ldrb	r3, [r1, r3]
 800262e:	fa22 f303 	lsr.w	r3, r2, r3
 8002632:	4a09      	ldr	r2, [pc, #36]	; (8002658 <HAL_RCC_ClockConfig+0x1c4>)
 8002634:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002636:	4b09      	ldr	r3, [pc, #36]	; (800265c <HAL_RCC_ClockConfig+0x1c8>)
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	4618      	mov	r0, r3
 800263c:	f7ff f9ba 	bl	80019b4 <HAL_InitTick>

  return HAL_OK;
 8002640:	2300      	movs	r3, #0
}
 8002642:	4618      	mov	r0, r3
 8002644:	3710      	adds	r7, #16
 8002646:	46bd      	mov	sp, r7
 8002648:	bd80      	pop	{r7, pc}
 800264a:	bf00      	nop
 800264c:	40023c00 	.word	0x40023c00
 8002650:	40023800 	.word	0x40023800
 8002654:	08003b50 	.word	0x08003b50
 8002658:	20000028 	.word	0x20000028
 800265c:	2000002c 	.word	0x2000002c

08002660 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002660:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002664:	b090      	sub	sp, #64	; 0x40
 8002666:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002668:	2300      	movs	r3, #0
 800266a:	637b      	str	r3, [r7, #52]	; 0x34
 800266c:	2300      	movs	r3, #0
 800266e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002670:	2300      	movs	r3, #0
 8002672:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8002674:	2300      	movs	r3, #0
 8002676:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002678:	4b59      	ldr	r3, [pc, #356]	; (80027e0 <HAL_RCC_GetSysClockFreq+0x180>)
 800267a:	689b      	ldr	r3, [r3, #8]
 800267c:	f003 030c 	and.w	r3, r3, #12
 8002680:	2b08      	cmp	r3, #8
 8002682:	d00d      	beq.n	80026a0 <HAL_RCC_GetSysClockFreq+0x40>
 8002684:	2b08      	cmp	r3, #8
 8002686:	f200 80a1 	bhi.w	80027cc <HAL_RCC_GetSysClockFreq+0x16c>
 800268a:	2b00      	cmp	r3, #0
 800268c:	d002      	beq.n	8002694 <HAL_RCC_GetSysClockFreq+0x34>
 800268e:	2b04      	cmp	r3, #4
 8002690:	d003      	beq.n	800269a <HAL_RCC_GetSysClockFreq+0x3a>
 8002692:	e09b      	b.n	80027cc <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002694:	4b53      	ldr	r3, [pc, #332]	; (80027e4 <HAL_RCC_GetSysClockFreq+0x184>)
 8002696:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8002698:	e09b      	b.n	80027d2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800269a:	4b53      	ldr	r3, [pc, #332]	; (80027e8 <HAL_RCC_GetSysClockFreq+0x188>)
 800269c:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800269e:	e098      	b.n	80027d2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80026a0:	4b4f      	ldr	r3, [pc, #316]	; (80027e0 <HAL_RCC_GetSysClockFreq+0x180>)
 80026a2:	685b      	ldr	r3, [r3, #4]
 80026a4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80026a8:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80026aa:	4b4d      	ldr	r3, [pc, #308]	; (80027e0 <HAL_RCC_GetSysClockFreq+0x180>)
 80026ac:	685b      	ldr	r3, [r3, #4]
 80026ae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d028      	beq.n	8002708 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80026b6:	4b4a      	ldr	r3, [pc, #296]	; (80027e0 <HAL_RCC_GetSysClockFreq+0x180>)
 80026b8:	685b      	ldr	r3, [r3, #4]
 80026ba:	099b      	lsrs	r3, r3, #6
 80026bc:	2200      	movs	r2, #0
 80026be:	623b      	str	r3, [r7, #32]
 80026c0:	627a      	str	r2, [r7, #36]	; 0x24
 80026c2:	6a3b      	ldr	r3, [r7, #32]
 80026c4:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80026c8:	2100      	movs	r1, #0
 80026ca:	4b47      	ldr	r3, [pc, #284]	; (80027e8 <HAL_RCC_GetSysClockFreq+0x188>)
 80026cc:	fb03 f201 	mul.w	r2, r3, r1
 80026d0:	2300      	movs	r3, #0
 80026d2:	fb00 f303 	mul.w	r3, r0, r3
 80026d6:	4413      	add	r3, r2
 80026d8:	4a43      	ldr	r2, [pc, #268]	; (80027e8 <HAL_RCC_GetSysClockFreq+0x188>)
 80026da:	fba0 1202 	umull	r1, r2, r0, r2
 80026de:	62fa      	str	r2, [r7, #44]	; 0x2c
 80026e0:	460a      	mov	r2, r1
 80026e2:	62ba      	str	r2, [r7, #40]	; 0x28
 80026e4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80026e6:	4413      	add	r3, r2
 80026e8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80026ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80026ec:	2200      	movs	r2, #0
 80026ee:	61bb      	str	r3, [r7, #24]
 80026f0:	61fa      	str	r2, [r7, #28]
 80026f2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80026f6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80026fa:	f7fd fd6b 	bl	80001d4 <__aeabi_uldivmod>
 80026fe:	4602      	mov	r2, r0
 8002700:	460b      	mov	r3, r1
 8002702:	4613      	mov	r3, r2
 8002704:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002706:	e053      	b.n	80027b0 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002708:	4b35      	ldr	r3, [pc, #212]	; (80027e0 <HAL_RCC_GetSysClockFreq+0x180>)
 800270a:	685b      	ldr	r3, [r3, #4]
 800270c:	099b      	lsrs	r3, r3, #6
 800270e:	2200      	movs	r2, #0
 8002710:	613b      	str	r3, [r7, #16]
 8002712:	617a      	str	r2, [r7, #20]
 8002714:	693b      	ldr	r3, [r7, #16]
 8002716:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800271a:	f04f 0b00 	mov.w	fp, #0
 800271e:	4652      	mov	r2, sl
 8002720:	465b      	mov	r3, fp
 8002722:	f04f 0000 	mov.w	r0, #0
 8002726:	f04f 0100 	mov.w	r1, #0
 800272a:	0159      	lsls	r1, r3, #5
 800272c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002730:	0150      	lsls	r0, r2, #5
 8002732:	4602      	mov	r2, r0
 8002734:	460b      	mov	r3, r1
 8002736:	ebb2 080a 	subs.w	r8, r2, sl
 800273a:	eb63 090b 	sbc.w	r9, r3, fp
 800273e:	f04f 0200 	mov.w	r2, #0
 8002742:	f04f 0300 	mov.w	r3, #0
 8002746:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800274a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800274e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8002752:	ebb2 0408 	subs.w	r4, r2, r8
 8002756:	eb63 0509 	sbc.w	r5, r3, r9
 800275a:	f04f 0200 	mov.w	r2, #0
 800275e:	f04f 0300 	mov.w	r3, #0
 8002762:	00eb      	lsls	r3, r5, #3
 8002764:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002768:	00e2      	lsls	r2, r4, #3
 800276a:	4614      	mov	r4, r2
 800276c:	461d      	mov	r5, r3
 800276e:	eb14 030a 	adds.w	r3, r4, sl
 8002772:	603b      	str	r3, [r7, #0]
 8002774:	eb45 030b 	adc.w	r3, r5, fp
 8002778:	607b      	str	r3, [r7, #4]
 800277a:	f04f 0200 	mov.w	r2, #0
 800277e:	f04f 0300 	mov.w	r3, #0
 8002782:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002786:	4629      	mov	r1, r5
 8002788:	028b      	lsls	r3, r1, #10
 800278a:	4621      	mov	r1, r4
 800278c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002790:	4621      	mov	r1, r4
 8002792:	028a      	lsls	r2, r1, #10
 8002794:	4610      	mov	r0, r2
 8002796:	4619      	mov	r1, r3
 8002798:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800279a:	2200      	movs	r2, #0
 800279c:	60bb      	str	r3, [r7, #8]
 800279e:	60fa      	str	r2, [r7, #12]
 80027a0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80027a4:	f7fd fd16 	bl	80001d4 <__aeabi_uldivmod>
 80027a8:	4602      	mov	r2, r0
 80027aa:	460b      	mov	r3, r1
 80027ac:	4613      	mov	r3, r2
 80027ae:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80027b0:	4b0b      	ldr	r3, [pc, #44]	; (80027e0 <HAL_RCC_GetSysClockFreq+0x180>)
 80027b2:	685b      	ldr	r3, [r3, #4]
 80027b4:	0c1b      	lsrs	r3, r3, #16
 80027b6:	f003 0303 	and.w	r3, r3, #3
 80027ba:	3301      	adds	r3, #1
 80027bc:	005b      	lsls	r3, r3, #1
 80027be:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 80027c0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80027c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80027c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80027c8:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80027ca:	e002      	b.n	80027d2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80027cc:	4b05      	ldr	r3, [pc, #20]	; (80027e4 <HAL_RCC_GetSysClockFreq+0x184>)
 80027ce:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80027d0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80027d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 80027d4:	4618      	mov	r0, r3
 80027d6:	3740      	adds	r7, #64	; 0x40
 80027d8:	46bd      	mov	sp, r7
 80027da:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80027de:	bf00      	nop
 80027e0:	40023800 	.word	0x40023800
 80027e4:	00f42400 	.word	0x00f42400
 80027e8:	017d7840 	.word	0x017d7840

080027ec <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80027ec:	b580      	push	{r7, lr}
 80027ee:	b082      	sub	sp, #8
 80027f0:	af00      	add	r7, sp, #0
 80027f2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d101      	bne.n	80027fe <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80027fa:	2301      	movs	r3, #1
 80027fc:	e07b      	b.n	80028f6 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002802:	2b00      	cmp	r3, #0
 8002804:	d108      	bne.n	8002818 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	685b      	ldr	r3, [r3, #4]
 800280a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800280e:	d009      	beq.n	8002824 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	2200      	movs	r2, #0
 8002814:	61da      	str	r2, [r3, #28]
 8002816:	e005      	b.n	8002824 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	2200      	movs	r2, #0
 800281c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	2200      	movs	r2, #0
 8002822:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	2200      	movs	r2, #0
 8002828:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002830:	b2db      	uxtb	r3, r3
 8002832:	2b00      	cmp	r3, #0
 8002834:	d106      	bne.n	8002844 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	2200      	movs	r2, #0
 800283a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800283e:	6878      	ldr	r0, [r7, #4]
 8002840:	f7fe ff62 	bl	8001708 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	2202      	movs	r2, #2
 8002848:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	681a      	ldr	r2, [r3, #0]
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800285a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	685b      	ldr	r3, [r3, #4]
 8002860:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	689b      	ldr	r3, [r3, #8]
 8002868:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800286c:	431a      	orrs	r2, r3
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	68db      	ldr	r3, [r3, #12]
 8002872:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002876:	431a      	orrs	r2, r3
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	691b      	ldr	r3, [r3, #16]
 800287c:	f003 0302 	and.w	r3, r3, #2
 8002880:	431a      	orrs	r2, r3
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	695b      	ldr	r3, [r3, #20]
 8002886:	f003 0301 	and.w	r3, r3, #1
 800288a:	431a      	orrs	r2, r3
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	699b      	ldr	r3, [r3, #24]
 8002890:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002894:	431a      	orrs	r2, r3
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	69db      	ldr	r3, [r3, #28]
 800289a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800289e:	431a      	orrs	r2, r3
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	6a1b      	ldr	r3, [r3, #32]
 80028a4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80028a8:	ea42 0103 	orr.w	r1, r2, r3
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028b0:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	430a      	orrs	r2, r1
 80028ba:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	699b      	ldr	r3, [r3, #24]
 80028c0:	0c1b      	lsrs	r3, r3, #16
 80028c2:	f003 0104 	and.w	r1, r3, #4
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028ca:	f003 0210 	and.w	r2, r3, #16
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	430a      	orrs	r2, r1
 80028d4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	69da      	ldr	r2, [r3, #28]
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80028e4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	2200      	movs	r2, #0
 80028ea:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	2201      	movs	r2, #1
 80028f0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80028f4:	2300      	movs	r3, #0
}
 80028f6:	4618      	mov	r0, r3
 80028f8:	3708      	adds	r7, #8
 80028fa:	46bd      	mov	sp, r7
 80028fc:	bd80      	pop	{r7, pc}

080028fe <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80028fe:	b580      	push	{r7, lr}
 8002900:	b088      	sub	sp, #32
 8002902:	af00      	add	r7, sp, #0
 8002904:	60f8      	str	r0, [r7, #12]
 8002906:	60b9      	str	r1, [r7, #8]
 8002908:	603b      	str	r3, [r7, #0]
 800290a:	4613      	mov	r3, r2
 800290c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800290e:	2300      	movs	r3, #0
 8002910:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002918:	2b01      	cmp	r3, #1
 800291a:	d101      	bne.n	8002920 <HAL_SPI_Transmit+0x22>
 800291c:	2302      	movs	r3, #2
 800291e:	e126      	b.n	8002b6e <HAL_SPI_Transmit+0x270>
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	2201      	movs	r2, #1
 8002924:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002928:	f7ff f888 	bl	8001a3c <HAL_GetTick>
 800292c:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800292e:	88fb      	ldrh	r3, [r7, #6]
 8002930:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002938:	b2db      	uxtb	r3, r3
 800293a:	2b01      	cmp	r3, #1
 800293c:	d002      	beq.n	8002944 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800293e:	2302      	movs	r3, #2
 8002940:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002942:	e10b      	b.n	8002b5c <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8002944:	68bb      	ldr	r3, [r7, #8]
 8002946:	2b00      	cmp	r3, #0
 8002948:	d002      	beq.n	8002950 <HAL_SPI_Transmit+0x52>
 800294a:	88fb      	ldrh	r3, [r7, #6]
 800294c:	2b00      	cmp	r3, #0
 800294e:	d102      	bne.n	8002956 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8002950:	2301      	movs	r3, #1
 8002952:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002954:	e102      	b.n	8002b5c <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	2203      	movs	r2, #3
 800295a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	2200      	movs	r2, #0
 8002962:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	68ba      	ldr	r2, [r7, #8]
 8002968:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	88fa      	ldrh	r2, [r7, #6]
 800296e:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	88fa      	ldrh	r2, [r7, #6]
 8002974:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	2200      	movs	r2, #0
 800297a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	2200      	movs	r2, #0
 8002980:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	2200      	movs	r2, #0
 8002986:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	2200      	movs	r2, #0
 800298c:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	2200      	movs	r2, #0
 8002992:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	689b      	ldr	r3, [r3, #8]
 8002998:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800299c:	d10f      	bne.n	80029be <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	681a      	ldr	r2, [r3, #0]
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80029ac:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	681a      	ldr	r2, [r3, #0]
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80029bc:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80029c8:	2b40      	cmp	r3, #64	; 0x40
 80029ca:	d007      	beq.n	80029dc <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	681a      	ldr	r2, [r3, #0]
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80029da:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	68db      	ldr	r3, [r3, #12]
 80029e0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80029e4:	d14b      	bne.n	8002a7e <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	685b      	ldr	r3, [r3, #4]
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d002      	beq.n	80029f4 <HAL_SPI_Transmit+0xf6>
 80029ee:	8afb      	ldrh	r3, [r7, #22]
 80029f0:	2b01      	cmp	r3, #1
 80029f2:	d13e      	bne.n	8002a72 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029f8:	881a      	ldrh	r2, [r3, #0]
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a04:	1c9a      	adds	r2, r3, #2
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002a0e:	b29b      	uxth	r3, r3
 8002a10:	3b01      	subs	r3, #1
 8002a12:	b29a      	uxth	r2, r3
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8002a18:	e02b      	b.n	8002a72 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	689b      	ldr	r3, [r3, #8]
 8002a20:	f003 0302 	and.w	r3, r3, #2
 8002a24:	2b02      	cmp	r3, #2
 8002a26:	d112      	bne.n	8002a4e <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a2c:	881a      	ldrh	r2, [r3, #0]
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a38:	1c9a      	adds	r2, r3, #2
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002a42:	b29b      	uxth	r3, r3
 8002a44:	3b01      	subs	r3, #1
 8002a46:	b29a      	uxth	r2, r3
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	86da      	strh	r2, [r3, #54]	; 0x36
 8002a4c:	e011      	b.n	8002a72 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002a4e:	f7fe fff5 	bl	8001a3c <HAL_GetTick>
 8002a52:	4602      	mov	r2, r0
 8002a54:	69bb      	ldr	r3, [r7, #24]
 8002a56:	1ad3      	subs	r3, r2, r3
 8002a58:	683a      	ldr	r2, [r7, #0]
 8002a5a:	429a      	cmp	r2, r3
 8002a5c:	d803      	bhi.n	8002a66 <HAL_SPI_Transmit+0x168>
 8002a5e:	683b      	ldr	r3, [r7, #0]
 8002a60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a64:	d102      	bne.n	8002a6c <HAL_SPI_Transmit+0x16e>
 8002a66:	683b      	ldr	r3, [r7, #0]
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d102      	bne.n	8002a72 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8002a6c:	2303      	movs	r3, #3
 8002a6e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8002a70:	e074      	b.n	8002b5c <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002a76:	b29b      	uxth	r3, r3
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d1ce      	bne.n	8002a1a <HAL_SPI_Transmit+0x11c>
 8002a7c:	e04c      	b.n	8002b18 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	685b      	ldr	r3, [r3, #4]
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d002      	beq.n	8002a8c <HAL_SPI_Transmit+0x18e>
 8002a86:	8afb      	ldrh	r3, [r7, #22]
 8002a88:	2b01      	cmp	r3, #1
 8002a8a:	d140      	bne.n	8002b0e <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	330c      	adds	r3, #12
 8002a96:	7812      	ldrb	r2, [r2, #0]
 8002a98:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a9e:	1c5a      	adds	r2, r3, #1
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002aa8:	b29b      	uxth	r3, r3
 8002aaa:	3b01      	subs	r3, #1
 8002aac:	b29a      	uxth	r2, r3
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8002ab2:	e02c      	b.n	8002b0e <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	689b      	ldr	r3, [r3, #8]
 8002aba:	f003 0302 	and.w	r3, r3, #2
 8002abe:	2b02      	cmp	r3, #2
 8002ac0:	d113      	bne.n	8002aea <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	330c      	adds	r3, #12
 8002acc:	7812      	ldrb	r2, [r2, #0]
 8002ace:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ad4:	1c5a      	adds	r2, r3, #1
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002ade:	b29b      	uxth	r3, r3
 8002ae0:	3b01      	subs	r3, #1
 8002ae2:	b29a      	uxth	r2, r3
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	86da      	strh	r2, [r3, #54]	; 0x36
 8002ae8:	e011      	b.n	8002b0e <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002aea:	f7fe ffa7 	bl	8001a3c <HAL_GetTick>
 8002aee:	4602      	mov	r2, r0
 8002af0:	69bb      	ldr	r3, [r7, #24]
 8002af2:	1ad3      	subs	r3, r2, r3
 8002af4:	683a      	ldr	r2, [r7, #0]
 8002af6:	429a      	cmp	r2, r3
 8002af8:	d803      	bhi.n	8002b02 <HAL_SPI_Transmit+0x204>
 8002afa:	683b      	ldr	r3, [r7, #0]
 8002afc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b00:	d102      	bne.n	8002b08 <HAL_SPI_Transmit+0x20a>
 8002b02:	683b      	ldr	r3, [r7, #0]
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d102      	bne.n	8002b0e <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8002b08:	2303      	movs	r3, #3
 8002b0a:	77fb      	strb	r3, [r7, #31]
          goto error;
 8002b0c:	e026      	b.n	8002b5c <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002b12:	b29b      	uxth	r3, r3
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d1cd      	bne.n	8002ab4 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002b18:	69ba      	ldr	r2, [r7, #24]
 8002b1a:	6839      	ldr	r1, [r7, #0]
 8002b1c:	68f8      	ldr	r0, [r7, #12]
 8002b1e:	f000 f8b3 	bl	8002c88 <SPI_EndRxTxTransaction>
 8002b22:	4603      	mov	r3, r0
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d002      	beq.n	8002b2e <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	2220      	movs	r2, #32
 8002b2c:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	689b      	ldr	r3, [r3, #8]
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d10a      	bne.n	8002b4c <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002b36:	2300      	movs	r3, #0
 8002b38:	613b      	str	r3, [r7, #16]
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	68db      	ldr	r3, [r3, #12]
 8002b40:	613b      	str	r3, [r7, #16]
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	689b      	ldr	r3, [r3, #8]
 8002b48:	613b      	str	r3, [r7, #16]
 8002b4a:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d002      	beq.n	8002b5a <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8002b54:	2301      	movs	r3, #1
 8002b56:	77fb      	strb	r3, [r7, #31]
 8002b58:	e000      	b.n	8002b5c <HAL_SPI_Transmit+0x25e>
  }

error:
 8002b5a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	2201      	movs	r2, #1
 8002b60:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	2200      	movs	r2, #0
 8002b68:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8002b6c:	7ffb      	ldrb	r3, [r7, #31]
}
 8002b6e:	4618      	mov	r0, r3
 8002b70:	3720      	adds	r7, #32
 8002b72:	46bd      	mov	sp, r7
 8002b74:	bd80      	pop	{r7, pc}
	...

08002b78 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002b78:	b580      	push	{r7, lr}
 8002b7a:	b088      	sub	sp, #32
 8002b7c:	af00      	add	r7, sp, #0
 8002b7e:	60f8      	str	r0, [r7, #12]
 8002b80:	60b9      	str	r1, [r7, #8]
 8002b82:	603b      	str	r3, [r7, #0]
 8002b84:	4613      	mov	r3, r2
 8002b86:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8002b88:	f7fe ff58 	bl	8001a3c <HAL_GetTick>
 8002b8c:	4602      	mov	r2, r0
 8002b8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b90:	1a9b      	subs	r3, r3, r2
 8002b92:	683a      	ldr	r2, [r7, #0]
 8002b94:	4413      	add	r3, r2
 8002b96:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8002b98:	f7fe ff50 	bl	8001a3c <HAL_GetTick>
 8002b9c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8002b9e:	4b39      	ldr	r3, [pc, #228]	; (8002c84 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	015b      	lsls	r3, r3, #5
 8002ba4:	0d1b      	lsrs	r3, r3, #20
 8002ba6:	69fa      	ldr	r2, [r7, #28]
 8002ba8:	fb02 f303 	mul.w	r3, r2, r3
 8002bac:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002bae:	e054      	b.n	8002c5a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002bb0:	683b      	ldr	r3, [r7, #0]
 8002bb2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002bb6:	d050      	beq.n	8002c5a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002bb8:	f7fe ff40 	bl	8001a3c <HAL_GetTick>
 8002bbc:	4602      	mov	r2, r0
 8002bbe:	69bb      	ldr	r3, [r7, #24]
 8002bc0:	1ad3      	subs	r3, r2, r3
 8002bc2:	69fa      	ldr	r2, [r7, #28]
 8002bc4:	429a      	cmp	r2, r3
 8002bc6:	d902      	bls.n	8002bce <SPI_WaitFlagStateUntilTimeout+0x56>
 8002bc8:	69fb      	ldr	r3, [r7, #28]
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d13d      	bne.n	8002c4a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	685a      	ldr	r2, [r3, #4]
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8002bdc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	685b      	ldr	r3, [r3, #4]
 8002be2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002be6:	d111      	bne.n	8002c0c <SPI_WaitFlagStateUntilTimeout+0x94>
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	689b      	ldr	r3, [r3, #8]
 8002bec:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002bf0:	d004      	beq.n	8002bfc <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	689b      	ldr	r3, [r3, #8]
 8002bf6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002bfa:	d107      	bne.n	8002c0c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	681a      	ldr	r2, [r3, #0]
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002c0a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c10:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002c14:	d10f      	bne.n	8002c36 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	681a      	ldr	r2, [r3, #0]
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002c24:	601a      	str	r2, [r3, #0]
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	681a      	ldr	r2, [r3, #0]
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002c34:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	2201      	movs	r2, #1
 8002c3a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	2200      	movs	r2, #0
 8002c42:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8002c46:	2303      	movs	r3, #3
 8002c48:	e017      	b.n	8002c7a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8002c4a:	697b      	ldr	r3, [r7, #20]
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d101      	bne.n	8002c54 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8002c50:	2300      	movs	r3, #0
 8002c52:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8002c54:	697b      	ldr	r3, [r7, #20]
 8002c56:	3b01      	subs	r3, #1
 8002c58:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	689a      	ldr	r2, [r3, #8]
 8002c60:	68bb      	ldr	r3, [r7, #8]
 8002c62:	4013      	ands	r3, r2
 8002c64:	68ba      	ldr	r2, [r7, #8]
 8002c66:	429a      	cmp	r2, r3
 8002c68:	bf0c      	ite	eq
 8002c6a:	2301      	moveq	r3, #1
 8002c6c:	2300      	movne	r3, #0
 8002c6e:	b2db      	uxtb	r3, r3
 8002c70:	461a      	mov	r2, r3
 8002c72:	79fb      	ldrb	r3, [r7, #7]
 8002c74:	429a      	cmp	r2, r3
 8002c76:	d19b      	bne.n	8002bb0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8002c78:	2300      	movs	r3, #0
}
 8002c7a:	4618      	mov	r0, r3
 8002c7c:	3720      	adds	r7, #32
 8002c7e:	46bd      	mov	sp, r7
 8002c80:	bd80      	pop	{r7, pc}
 8002c82:	bf00      	nop
 8002c84:	20000028 	.word	0x20000028

08002c88 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002c88:	b580      	push	{r7, lr}
 8002c8a:	b088      	sub	sp, #32
 8002c8c:	af02      	add	r7, sp, #8
 8002c8e:	60f8      	str	r0, [r7, #12]
 8002c90:	60b9      	str	r1, [r7, #8]
 8002c92:	607a      	str	r2, [r7, #4]
  /* Timeout in Вµs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8002c94:	4b1b      	ldr	r3, [pc, #108]	; (8002d04 <SPI_EndRxTxTransaction+0x7c>)
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	4a1b      	ldr	r2, [pc, #108]	; (8002d08 <SPI_EndRxTxTransaction+0x80>)
 8002c9a:	fba2 2303 	umull	r2, r3, r2, r3
 8002c9e:	0d5b      	lsrs	r3, r3, #21
 8002ca0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002ca4:	fb02 f303 	mul.w	r3, r2, r3
 8002ca8:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	685b      	ldr	r3, [r3, #4]
 8002cae:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002cb2:	d112      	bne.n	8002cda <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	9300      	str	r3, [sp, #0]
 8002cb8:	68bb      	ldr	r3, [r7, #8]
 8002cba:	2200      	movs	r2, #0
 8002cbc:	2180      	movs	r1, #128	; 0x80
 8002cbe:	68f8      	ldr	r0, [r7, #12]
 8002cc0:	f7ff ff5a 	bl	8002b78 <SPI_WaitFlagStateUntilTimeout>
 8002cc4:	4603      	mov	r3, r0
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d016      	beq.n	8002cf8 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002cce:	f043 0220 	orr.w	r2, r3, #32
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8002cd6:	2303      	movs	r3, #3
 8002cd8:	e00f      	b.n	8002cfa <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8002cda:	697b      	ldr	r3, [r7, #20]
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d00a      	beq.n	8002cf6 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8002ce0:	697b      	ldr	r3, [r7, #20]
 8002ce2:	3b01      	subs	r3, #1
 8002ce4:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	689b      	ldr	r3, [r3, #8]
 8002cec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002cf0:	2b80      	cmp	r3, #128	; 0x80
 8002cf2:	d0f2      	beq.n	8002cda <SPI_EndRxTxTransaction+0x52>
 8002cf4:	e000      	b.n	8002cf8 <SPI_EndRxTxTransaction+0x70>
        break;
 8002cf6:	bf00      	nop
  }

  return HAL_OK;
 8002cf8:	2300      	movs	r3, #0
}
 8002cfa:	4618      	mov	r0, r3
 8002cfc:	3718      	adds	r7, #24
 8002cfe:	46bd      	mov	sp, r7
 8002d00:	bd80      	pop	{r7, pc}
 8002d02:	bf00      	nop
 8002d04:	20000028 	.word	0x20000028
 8002d08:	165e9f81 	.word	0x165e9f81

08002d0c <__libc_init_array>:
 8002d0c:	b570      	push	{r4, r5, r6, lr}
 8002d0e:	4d0d      	ldr	r5, [pc, #52]	; (8002d44 <__libc_init_array+0x38>)
 8002d10:	4c0d      	ldr	r4, [pc, #52]	; (8002d48 <__libc_init_array+0x3c>)
 8002d12:	1b64      	subs	r4, r4, r5
 8002d14:	10a4      	asrs	r4, r4, #2
 8002d16:	2600      	movs	r6, #0
 8002d18:	42a6      	cmp	r6, r4
 8002d1a:	d109      	bne.n	8002d30 <__libc_init_array+0x24>
 8002d1c:	4d0b      	ldr	r5, [pc, #44]	; (8002d4c <__libc_init_array+0x40>)
 8002d1e:	4c0c      	ldr	r4, [pc, #48]	; (8002d50 <__libc_init_array+0x44>)
 8002d20:	f000 f820 	bl	8002d64 <_init>
 8002d24:	1b64      	subs	r4, r4, r5
 8002d26:	10a4      	asrs	r4, r4, #2
 8002d28:	2600      	movs	r6, #0
 8002d2a:	42a6      	cmp	r6, r4
 8002d2c:	d105      	bne.n	8002d3a <__libc_init_array+0x2e>
 8002d2e:	bd70      	pop	{r4, r5, r6, pc}
 8002d30:	f855 3b04 	ldr.w	r3, [r5], #4
 8002d34:	4798      	blx	r3
 8002d36:	3601      	adds	r6, #1
 8002d38:	e7ee      	b.n	8002d18 <__libc_init_array+0xc>
 8002d3a:	f855 3b04 	ldr.w	r3, [r5], #4
 8002d3e:	4798      	blx	r3
 8002d40:	3601      	adds	r6, #1
 8002d42:	e7f2      	b.n	8002d2a <__libc_init_array+0x1e>
 8002d44:	08003b68 	.word	0x08003b68
 8002d48:	08003b68 	.word	0x08003b68
 8002d4c:	08003b68 	.word	0x08003b68
 8002d50:	08003b6c 	.word	0x08003b6c

08002d54 <memset>:
 8002d54:	4402      	add	r2, r0
 8002d56:	4603      	mov	r3, r0
 8002d58:	4293      	cmp	r3, r2
 8002d5a:	d100      	bne.n	8002d5e <memset+0xa>
 8002d5c:	4770      	bx	lr
 8002d5e:	f803 1b01 	strb.w	r1, [r3], #1
 8002d62:	e7f9      	b.n	8002d58 <memset+0x4>

08002d64 <_init>:
 8002d64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d66:	bf00      	nop
 8002d68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002d6a:	bc08      	pop	{r3}
 8002d6c:	469e      	mov	lr, r3
 8002d6e:	4770      	bx	lr

08002d70 <_fini>:
 8002d70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d72:	bf00      	nop
 8002d74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002d76:	bc08      	pop	{r3}
 8002d78:	469e      	mov	lr, r3
 8002d7a:	4770      	bx	lr
