Analysis & Synthesis report for EX_computer1
Tue Oct 24 22:21:32 2017
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. General Register Statistics
 10. Inverted Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Parameter Settings for User Entity Instance: Top-level Entity: |key_out
 13. Elapsed Time Per Partition
 14. Analysis & Synthesis Messages
 15. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Oct 24 22:21:32 2017       ;
; Quartus II 64-Bit Version          ; 13.0.0 Build 156 04/24/2013 SJ Full Version ;
; Revision Name                      ; EX_computer1                                ;
; Top-level Entity Name              ; key_out                                     ;
; Family                             ; Cyclone II                                  ;
; Total logic elements               ; 85                                          ;
;     Total combinational functions  ; 85                                          ;
;     Dedicated logic registers      ; 41                                          ;
; Total registers                    ; 41                                          ;
; Total pins                         ; 56                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C5Q208C8        ;                    ;
; Top-level entity name                                                      ; key_out            ; EX_computer1       ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                        ;
+----------------------------------+-----------------+------------------------+---------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path          ; Library ;
+----------------------------------+-----------------+------------------------+---------------------------------------+---------+
; key_out.v                        ; yes             ; User Verilog HDL File  ; D:/altera/13.0/EX_computer1/key_out.v ;         ;
+----------------------------------+-----------------+------------------------+---------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 85    ;
;                                             ;       ;
; Total combinational functions               ; 85    ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 17    ;
;     -- 3 input functions                    ; 39    ;
;     -- <=2 input functions                  ; 29    ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 33    ;
;     -- arithmetic mode                      ; 52    ;
;                                             ;       ;
; Total registers                             ; 41    ;
;     -- Dedicated logic registers            ; 41    ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 56    ;
; Embedded Multiplier 9-bit elements          ; 0     ;
; Maximum fan-out node                        ; IN_wr ;
; Maximum fan-out                             ; 48    ;
; Total fan-out                               ; 519   ;
; Average fan-out                             ; 2.85  ;
+---------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Library Name ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
; |key_out                   ; 85 (85)           ; 41 (41)      ; 0           ; 0            ; 0       ; 0         ; 56   ; 0            ; |key_out            ;              ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; ALU_OP[5..7]                          ; Merged with ALU_OP[4]                  ;
; ALU_OP[4]                             ; Stuck at GND due to stuck port data_in ;
; OUT_flag[2]                           ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 5 ;                                        ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 41    ;
; Number of registers using Synchronous Clear  ; 30    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 41    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 36    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; OUT_flag[0]                            ; 5       ;
; Total number of inverted registers = 1 ;         ;
+----------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |key_out|ALU_OP[3]         ;
; 10:1               ; 16 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |key_out|temp1[10]         ;
; 10:1               ; 16 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |key_out|temp2[0]          ;
; 10:1               ; 3 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |key_out|OUT_flag[1]       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |key_out ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; s0             ; 0     ; Signed Integer                                 ;
; s1             ; 1     ; Signed Integer                                 ;
; s2             ; 2     ; Signed Integer                                 ;
; s3             ; 3     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Full Version
    Info: Processing started: Tue Oct 24 22:21:30 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off EX_computer1 -c EX_computer1
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file display.v
    Info (12023): Found entity 1: display
Info (12021): Found 1 design units, including 1 entities, in source file bcd.v
    Info (12023): Found entity 1: BCD
Info (12021): Found 1 design units, including 1 entities, in source file key_out.v
    Info (12023): Found entity 1: key_out
Info (12021): Found 1 design units, including 1 entities, in source file keyboard.v
    Info (12023): Found entity 1: keyboard
Info (12021): Found 1 design units, including 1 entities, in source file anti_shake.v
    Info (12023): Found entity 1: anti_shake
Info (12021): Found 1 design units, including 1 entities, in source file cpumodule/io_port/lpm_mux8_1.tdf
    Info (12023): Found entity 1: lpm_mux8_1
Info (12021): Found 1 design units, including 1 entities, in source file cpumodule/io_port/lpm_decode3_8.tdf
    Info (12023): Found entity 1: lpm_decode3_8
Info (12021): Found 1 design units, including 1 entities, in source file cpumodule/io_port/lpm_bustri0.tdf
    Info (12023): Found entity 1: lpm_bustri0
Info (12021): Found 1 design units, including 1 entities, in source file cpumodule/io_port/io_port.bdf
    Info (12023): Found entity 1: IO_PORT
Info (12021): Found 1 design units, including 1 entities, in source file test_computer.bdf
    Info (12023): Found entity 1: test_computer
Info (12021): Found 1 design units, including 1 entities, in source file cpumodule/alu/alu8.bdf
    Info (12023): Found entity 1: alu8
Info (12021): Found 1 design units, including 1 entities, in source file instrconunit.v
    Info (12023): Found entity 1: instrconunit
Info (12021): Found 1 design units, including 1 entities, in source file ctrlunit.v
    Info (12023): Found entity 1: ctrlunit
Info (12021): Found 1 design units, including 1 entities, in source file flag_tb.v
    Info (12023): Found entity 1: Flag_tb
Info (12021): Found 1 design units, including 1 entities, in source file flag.v
    Info (12023): Found entity 1: Flag
Info (12021): Found 2 design units, including 1 entities, in source file cpumodule/alu/zero_detect.vhd
    Info (12022): Found design unit 1: zero_detect-behave
    Info (12023): Found entity 1: zero_detect
Info (12021): Found 2 design units, including 1 entities, in source file cpumodule/alu/zero_convert.vhd
    Info (12022): Found design unit 1: zero_convert-behave
    Info (12023): Found entity 1: zero_convert
Info (12021): Found 2 design units, including 1 entities, in source file cpumodule/alu/muxunit.vhd
    Info (12022): Found design unit 1: muxunit-muxunit_a
    Info (12023): Found entity 1: muxunit
Info (12021): Found 2 design units, including 1 entities, in source file cpumodule/alu/lpm_or_8.vhd
    Info (12022): Found design unit 1: lpm_or_8-SYN
    Info (12023): Found entity 1: lpm_or_8
Info (12021): Found 2 design units, including 1 entities, in source file cpumodule/alu/lpm_compare_8.vhd
    Info (12022): Found design unit 1: lpm_compare_8-SYN
    Info (12023): Found entity 1: lpm_compare_8
Info (12021): Found 2 design units, including 1 entities, in source file cpumodule/alu/lpm_and_8.vhd
    Info (12022): Found design unit 1: lpm_and_8-SYN
    Info (12023): Found entity 1: lpm_and_8
Info (12021): Found 2 design units, including 1 entities, in source file cpumodule/alu/lpm_add_sub_8_c.vhd
    Info (12022): Found design unit 1: lpm_add_sub_8_c-SYN
    Info (12023): Found entity 1: lpm_add_sub_8_C
Info (12021): Found 2 design units, including 1 entities, in source file cpumodule/alu/lpm_add_sub_8.vhd
    Info (12022): Found design unit 1: lpm_add_sub_8-SYN
    Info (12023): Found entity 1: lpm_add_sub_8
Info (12021): Found 2 design units, including 1 entities, in source file cpumodule/rom/lpm_rom_256_16.vhd
    Info (12022): Found design unit 1: lpm_rom_256_16-SYN
    Info (12023): Found entity 1: lpm_rom_256_16
Info (12021): Found 1 design units, including 1 entities, in source file cpumodule_verilog/testbench/lp_ram_tb.v
    Info (12023): Found entity 1: lp_ram_tb
Info (12021): Found 1 design units, including 1 entities, in source file cpumodule_verilog/lpm_ram.v
    Info (12023): Found entity 1: lpm_ram
Info (12021): Found 1 design units, including 1 entities, in source file cpumodule_verilog/reg4_8.v
    Info (12023): Found entity 1: reg4_8
Info (12021): Found 1 design units, including 1 entities, in source file choose_ram.v
    Info (12023): Found entity 1: choose_RAM
Info (12127): Elaborating entity "key_out" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at key_out.v(31): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at key_out.v(43): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at key_out.v(56): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at key_out.v(70): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at key_out.v(77): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at key_out.v(80): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at key_out.v(87): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at key_out.v(102): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at key_out.v(106): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at key_out.v(110): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at key_out.v(127): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at key_out.v(133): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at key_out.v(151): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at key_out.v(152): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at key_out.v(153): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at key_out.v(154): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at key_out.v(155): truncated value with size 32 to match size of target (2)
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register OUT_flag[0] will power up to High
Info (144001): Generated suppressed messages file D:/altera/13.0/EX_computer1/output_files/EX_computer1.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 141 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 0 output pins
    Info (21060): Implemented 48 bidirectional pins
    Info (21061): Implemented 85 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 19 warnings
    Info: Peak virtual memory: 504 megabytes
    Info: Processing ended: Tue Oct 24 22:21:32 2017
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/altera/13.0/EX_computer1/output_files/EX_computer1.map.smsg.


