// Define the cyclone v  M_AXI interface
#define ADDR_WIDTH 30
#define ID_WIDTH 12
#define DATA_WIDTH 64
#define RESET_FROM_MASTER 1
