INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/wang/7020/12_lcd_rgb_char/prj/lcd_rgb_char.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_bindec
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized4
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized5
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized6
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/wang/7020/12_lcd_rgb_char/rtl/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/wang/7020/12_lcd_rgb_char/rtl/lcd_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lcd_display
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/wang/7020/12_lcd_rgb_char/rtl/lcd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lcd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/wang/7020/12_lcd_rgb_char/rtl/lcd_rgb_char.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lcd_rgb_char
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/wang/7020/12_lcd_rgb_char/rtl/rd_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rd_id
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/wang/7020/12_lcd_rgb_char/sim/tb_lcd_rgb_char.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_lcd_rgb_char
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/wang/7020/12_lcd_rgb_char/prj/lcd_rgb_char.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [E:/FPGA/wang/7020/12_lcd_rgb_char/prj/lcd_rgb_char.sim/sim_1/behav/xsim/glbl.v:6]
