<!DOCTYPE  html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>Speedster7t 2D NoC Address Mapping</title><link href="navigation.css" rel="stylesheet" type="text/css"/><link href="document.css" rel="stylesheet" type="text/css"/></head><body><p class="top_nav"><a href="part41.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_2D_Network_on_Chip_User_Guide_UG089.html">Contents</a><span> | </span><a href="part43.htm">Next &gt;</a></p><p class="s4" style="padding-bottom: 3pt;padding-left: 6pt;text-indent: 0pt;text-align: left;"><a name="bookmark83">&zwnj;</a>Chapter - 6: Speedster7t 2D NoC Address Mapping<a name="bookmark96">&zwnj;</a></p><p style="padding-left: 6pt;text-indent: 0pt;line-height: 1pt;text-align: left;"><span><img width="672" height="1" alt="image" src="Image_059.png"/></span></p><p class="toc">&nbsp;</p><div class="toc"><a class="toc0" href="part43.htm">Global Address Map</a><a class="toc1" href="part44.htm">PCIe</a><a class="toc1" href="part45.htm">DDR4</a><a class="toc1" href="part46.htm">GDDR6</a><a class="toc1" href="part47.htm">NAP</a><a class="toc1" href="part48.htm">CSR Space</a><a class="toc1" href="part49.htm">FCU</a><a class="toc0" href="part50.htm">Control and Status Register Space</a><a class="toc0" href="part51.htm">Address Translation</a><a class="toc1" href="part52.htm">DDR4</a><a class="toc1" href="part53.htm">GDDR6</a><a class="toc1" href="part54.htm">NAP</a></div><p class="nav">&nbsp;&nbsp;</p><p class="nav">&nbsp;</p><p class="nav"><a href="part41.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_2D_Network_on_Chip_User_Guide_UG089.html">Contents</a><span> | </span><a href="part43.htm">Next &gt;</a></p><p class="nav">&nbsp;&nbsp;</p></body></html>
