git clone --depth 1 --no-tags https://github.com/masoneh/vHDL.git f:/verilog_sva_gh_scraper/data/full_repos/554442152
git clone --depth 1 --no-tags https://github.com/RS2007/single-cycle-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/552037009
git clone --depth 1 --no-tags https://github.com/hakjung-kim/Avoid-ball-game_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/552220716
git clone --depth 1 --no-tags https://github.com/saramostafa2001/16-Bit_ALU.git f:/verilog_sva_gh_scraper/data/full_repos/548042334
git clone --depth 1 --no-tags https://github.com/MirandaBiel/Processador-MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/548034360
git clone --depth 1 --no-tags https://github.com/Pankaj6198/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/548503065
git clone --depth 1 --no-tags https://github.com/tianrui-wei/verilator-reproduce.git f:/verilog_sva_gh_scraper/data/full_repos/549923538
git clone --depth 1 --no-tags https://github.com/aswaniar/decoder1.git f:/verilog_sva_gh_scraper/data/full_repos/550639205
git clone --depth 1 --no-tags https://github.com/ahmed-elhoseiny/RTL-to-GDS-Implementation-of-Low-Power-Configurable-Multi-Clock-Digital-System.git f:/verilog_sva_gh_scraper/data/full_repos/549877946
git clone --depth 1 --no-tags https://github.com/TinyTapeout/scanchain.git f:/verilog_sva_gh_scraper/data/full_repos/550170935
git clone --depth 1 --no-tags https://github.com/lhardt/DigitalCircuits-Final.git f:/verilog_sva_gh_scraper/data/full_repos/549233953
git clone --depth 1 --no-tags https://github.com/M111nt/ICP_redo.git f:/verilog_sva_gh_scraper/data/full_repos/552880148
git clone --depth 1 --no-tags https://github.com/shorokshomali/TRAFFIC-LIGHT.git f:/verilog_sva_gh_scraper/data/full_repos/552357723
git clone --depth 1 --no-tags https://github.com/hyogyeom/Caculator.git f:/verilog_sva_gh_scraper/data/full_repos/546542673
git clone --depth 1 --no-tags https://github.com/mohamedtareq24/ODE_solver_NIOS_II.git f:/verilog_sva_gh_scraper/data/full_repos/546651972
git clone --depth 1 --no-tags https://github.com/DwarakanathDey/Pass-Transistor-XOR-Gate.git f:/verilog_sva_gh_scraper/data/full_repos/547906305
git clone --depth 1 --no-tags https://github.com/anantharamanan/ECEA_HDLTP.git f:/verilog_sva_gh_scraper/data/full_repos/547880500
git clone --depth 1 --no-tags https://github.com/Srithii29/esim_mxd_soc_ckt.git f:/verilog_sva_gh_scraper/data/full_repos/547736327
git clone --depth 1 --no-tags https://github.com/CalebChen768/8bits-cpu-model.git f:/verilog_sva_gh_scraper/data/full_repos/547185360
git clone --depth 1 --no-tags https://github.com/Theparia/Single-Cycle-MIPS-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/546066033
git clone --depth 1 --no-tags https://github.com/mazaczysko/vga_controller.git f:/verilog_sva_gh_scraper/data/full_repos/545880623
git clone --depth 1 --no-tags https://github.com/jeronimopenha/traversal_project.git f:/verilog_sva_gh_scraper/data/full_repos/547342104
git clone --depth 1 --no-tags https://github.com/whoni159789/TimeClock.git f:/verilog_sva_gh_scraper/data/full_repos/550075601
git clone --depth 1 --no-tags https://github.com/megspham/CS-M152A.git f:/verilog_sva_gh_scraper/data/full_repos/549420135
git clone --depth 1 --no-tags https://github.com/kamex120/caravel_project.git f:/verilog_sva_gh_scraper/data/full_repos/551917700
git clone --depth 1 --no-tags https://github.com/jerahmie/i2c_extender.git f:/verilog_sva_gh_scraper/data/full_repos/552394495
git clone --depth 1 --no-tags https://github.com/e9riffs/caravel_tutorial2.git f:/verilog_sva_gh_scraper/data/full_repos/552655061
git clone --depth 1 --no-tags https://github.com/McLucifer2646/Caravel_iiitb_sd.git f:/verilog_sva_gh_scraper/data/full_repos/555369569
git clone --depth 1 --no-tags https://github.com/LiYiTao/PCSS.git f:/verilog_sva_gh_scraper/data/full_repos/550579981
git clone --depth 1 --no-tags https://github.com/HanaYuki399/AES_steg.git f:/verilog_sva_gh_scraper/data/full_repos/550401305
git clone --depth 1 --no-tags https://github.com/aswaniar/ann2.git f:/verilog_sva_gh_scraper/data/full_repos/553565731
git clone --depth 1 --no-tags https://github.com/Kang9609/Fan_motor_controller.git f:/verilog_sva_gh_scraper/data/full_repos/551333795
git clone --depth 1 --no-tags https://github.com/leb1973/SingleRAM-StaticRAM.git f:/verilog_sva_gh_scraper/data/full_repos/552704114
git clone --depth 1 --no-tags https://github.com/darkitow/microwave-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/552935925
git clone --depth 1 --no-tags https://github.com/ycchu8992/Logic-Design-Laboratory.git f:/verilog_sva_gh_scraper/data/full_repos/552030252
git clone --depth 1 --no-tags https://github.com/Bradygoat1/MIPS-.git f:/verilog_sva_gh_scraper/data/full_repos/552183118
git clone --depth 1 --no-tags https://github.com/CraigBurden/tinytapeout-4bit_pwm.git f:/verilog_sva_gh_scraper/data/full_repos/554209940
git clone --depth 1 --no-tags https://github.com/abhirathsujith/Demux-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/554365381
git clone --depth 1 --no-tags https://github.com/patel-soham/FPGA-distance-measurment-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/555628682
git clone --depth 1 --no-tags https://github.com/Ravi-Prakash99/8-Bit-Counter-Ramp-Type-ADC-using-eSim.git f:/verilog_sva_gh_scraper/data/full_repos/547391429
git clone --depth 1 --no-tags https://github.com/Gianeh/Verilog_Simple_Components.git f:/verilog_sva_gh_scraper/data/full_repos/547869983
git clone --depth 1 --no-tags https://github.com/AdamHsu7086/Image-Display-Control.git f:/verilog_sva_gh_scraper/data/full_repos/549635023
git clone --depth 1 --no-tags https://github.com/316415/MCUtoFPGA_TimerButton_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/547796222
git clone --depth 1 --no-tags https://github.com/YCCDSZXH/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/547773213
git clone --depth 1 --no-tags https://github.com/gednyengs/xgcd_stub.git f:/verilog_sva_gh_scraper/data/full_repos/546342443
git clone --depth 1 --no-tags https://github.com/Cizzorz3/Full_Adder_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/549979712
git clone --depth 1 --no-tags https://github.com/AdamHsu7086/Local-Binary-Patterns.git f:/verilog_sva_gh_scraper/data/full_repos/549639061
git clone --depth 1 --no-tags https://github.com/honghyeonjun/Bcd-to-FND.git f:/verilog_sva_gh_scraper/data/full_repos/546453431
git clone --depth 1 --no-tags https://github.com/LeeDongYeolSTUDY/BCDtoFND.git f:/verilog_sva_gh_scraper/data/full_repos/546453504
git clone --depth 1 --no-tags https://github.com/nishantwill/Evaluate_Expressions-Project.git f:/verilog_sva_gh_scraper/data/full_repos/546515141
git clone --depth 1 --no-tags https://github.com/mahesh437/ECEA_HDLTP.git f:/verilog_sva_gh_scraper/data/full_repos/547497776
git clone --depth 1 --no-tags https://github.com/ting9266/PipedLined-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/547347381
git clone --depth 1 --no-tags https://github.com/arthurafm/circuitos_digitais.git f:/verilog_sva_gh_scraper/data/full_repos/547535220
git clone --depth 1 --no-tags https://github.com/Infermeno/control.v.git f:/verilog_sva_gh_scraper/data/full_repos/547596788
git clone --depth 1 --no-tags https://github.com/das-shounak96/Mix_signal_clock_Divider.git f:/verilog_sva_gh_scraper/data/full_repos/547699369
git clone --depth 1 --no-tags https://github.com/Nalinkumar2002/mixed_soc_marathon_esim_snk.git f:/verilog_sva_gh_scraper/data/full_repos/547868370
git clone --depth 1 --no-tags https://github.com/amisha004/Synchronous_Frequency_divider_with_Ring_Oscillator_as_clock.git f:/verilog_sva_gh_scraper/data/full_repos/547362315
git clone --depth 1 --no-tags https://github.com/Suriya-01/ECEA_HDLTP.git f:/verilog_sva_gh_scraper/data/full_repos/547366047
git clone --depth 1 --no-tags https://github.com/Chigook/FPGA_Gates.git f:/verilog_sva_gh_scraper/data/full_repos/545922131
git clone --depth 1 --no-tags https://github.com/nemo2255/Low-power-configurable-multi-clock-digital-system.git f:/verilog_sva_gh_scraper/data/full_repos/547435016
git clone --depth 1 --no-tags https://github.com/Shubhang1234/MixedSIgnal_Hackathon.git f:/verilog_sva_gh_scraper/data/full_repos/547861677
git clone --depth 1 --no-tags https://github.com/avishekchoudhary/C2C_DAC_eSim_skywater130PDK.git f:/verilog_sva_gh_scraper/data/full_repos/547966142
git clone --depth 1 --no-tags https://github.com/Totashri-Sajjanar/Design-and-analysis-of-First-order-Sigma-Delta-A-to-D-Converter.git f:/verilog_sva_gh_scraper/data/full_repos/547985403
git clone --depth 1 --no-tags https://github.com/RadhaKulkarni26/4-bit-Johnson-Counter-with-Ring-Oscillator-using-SKY130nm-PDK.git f:/verilog_sva_gh_scraper/data/full_repos/547824009
git clone --depth 1 --no-tags https://github.com/Dexray200/MIPS_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/549137927
git clone --depth 1 --no-tags https://github.com/KanishR1/Generic-Parameterized-Mux.git f:/verilog_sva_gh_scraper/data/full_repos/548990159
git clone --depth 1 --no-tags https://github.com/rkram132/project_577B.git f:/verilog_sva_gh_scraper/data/full_repos/554626538
git clone --depth 1 --no-tags https://github.com/sleepwind99/logical_circuit.git f:/verilog_sva_gh_scraper/data/full_repos/554631378
git clone --depth 1 --no-tags https://github.com/naveen473/BLOWFISH_Algorithm.git f:/verilog_sva_gh_scraper/data/full_repos/554622013
git clone --depth 1 --no-tags https://github.com/SanderAZ/ECEM216A.git f:/verilog_sva_gh_scraper/data/full_repos/554418623
git clone --depth 1 --no-tags https://github.com/zhuchi76/Digital_system_design.git f:/verilog_sva_gh_scraper/data/full_repos/552687552
git clone --depth 1 --no-tags https://github.com/Harutopia/SHT20_DS1340Z_driver.git f:/verilog_sva_gh_scraper/data/full_repos/552738657
git clone --depth 1 --no-tags https://github.com/zhangchengkai/CPU.git f:/verilog_sva_gh_scraper/data/full_repos/555384768
git clone --depth 1 --no-tags https://github.com/ninja3011/100DaysOfRTL.git f:/verilog_sva_gh_scraper/data/full_repos/555531400
git clone --depth 1 --no-tags https://github.com/a-int/fpga_mips.git f:/verilog_sva_gh_scraper/data/full_repos/555460658
git clone --depth 1 --no-tags https://github.com/Delta158/virtual_cpu.git f:/verilog_sva_gh_scraper/data/full_repos/556011672
git clone --depth 1 --no-tags https://github.com/gabydelaf/RISC_V_Single_Cycle.git f:/verilog_sva_gh_scraper/data/full_repos/552102053
git clone --depth 1 --no-tags https://github.com/LapinMan/RISC_V_Single_Cycle_Tarea.git f:/verilog_sva_gh_scraper/data/full_repos/552118486
git clone --depth 1 --no-tags https://github.com/ShashiniUpekha/Single-Cycle-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/552290410
git clone --depth 1 --no-tags https://github.com/amarkant23394/GET_TO_GO_PROGRAMS_PROJECTS.git f:/verilog_sva_gh_scraper/data/full_repos/553900887
git clone --depth 1 --no-tags https://github.com/GaoqiangIrvine/user_dv.git f:/verilog_sva_gh_scraper/data/full_repos/553511599
git clone --depth 1 --no-tags https://github.com/lizejia2361/lizejia.git f:/verilog_sva_gh_scraper/data/full_repos/553637400
git clone --depth 1 --no-tags https://github.com/horseface1110/digital-system-.git f:/verilog_sva_gh_scraper/data/full_repos/553488426
git clone --depth 1 --no-tags https://github.com/z-taylcr7/CxkPU.git f:/verilog_sva_gh_scraper/data/full_repos/553552545
git clone --depth 1 --no-tags https://github.com/ksramalakshmi/Johnson_Ring_Counter.git f:/verilog_sva_gh_scraper/data/full_repos/554179445
git clone --depth 1 --no-tags https://github.com/0xLucca/ArqComputadoras-TP2.git f:/verilog_sva_gh_scraper/data/full_repos/552099372
git clone --depth 1 --no-tags https://github.com/shogo1017/caravel_tutorial.git f:/verilog_sva_gh_scraper/data/full_repos/552237902
git clone --depth 1 --no-tags https://github.com/Ryo-Kishida/caravel_user_project.git f:/verilog_sva_gh_scraper/data/full_repos/552239093
git clone --depth 1 --no-tags https://github.com/Dimi-T/Maze-Solver-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/553008977
git clone --depth 1 --no-tags https://github.com/muhammedTarek001/ALU.git f:/verilog_sva_gh_scraper/data/full_repos/549632722
git clone --depth 1 --no-tags https://github.com/Naderatef10/Multi-Clock-Digital-System.git f:/verilog_sva_gh_scraper/data/full_repos/549651551
git clone --depth 1 --no-tags https://github.com/HirushaUthsara/8-bit-single-cycle-processor-with-memory-hierarchy.git f:/verilog_sva_gh_scraper/data/full_repos/550735423
git clone --depth 1 --no-tags https://github.com/kyw6416/FPGA_LightStand.git f:/verilog_sva_gh_scraper/data/full_repos/550756213
git clone --depth 1 --no-tags https://github.com/RanaElGahawy/Single-Cycle-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/550182371
git clone --depth 1 --no-tags https://github.com/PopovArtS/Check_connector.git f:/verilog_sva_gh_scraper/data/full_repos/546796383
git clone --depth 1 --no-tags https://github.com/scarh201/Memory-Sequence-Game.git f:/verilog_sva_gh_scraper/data/full_repos/546822100
git clone --depth 1 --no-tags https://github.com/akashkadambi/Lift-Algorithm.git f:/verilog_sva_gh_scraper/data/full_repos/550014391
git clone --depth 1 --no-tags https://github.com/RaigZ/Verilog-EC.git f:/verilog_sva_gh_scraper/data/full_repos/549686033
git clone --depth 1 --no-tags https://github.com/Code-Jiugae/timer_counter.git f:/verilog_sva_gh_scraper/data/full_repos/550120804
git clone --depth 1 --no-tags https://github.com/learn-cocotb/interfaces-jahagirdar.git f:/verilog_sva_gh_scraper/data/full_repos/549382240
