Chirayu S. Amin , Noel Menezes , Kip Killpack , Florentin Dartu , Umakanta Choudhury , Nagib Hakim , Yehea I. Ismail, Statistical static timing analysis: how simple can we get?, Proceedings of the 42nd annual Design Automation Conference, June 13-17, 2005, Anaheim, California, USA[doi>10.1145/1065579.1065751]
Bptm. http://www-device.eecs.berkeley.edu/~ptm.
Shih-Chieh Chang , Cheng-Tao Hsieh , Kai-Chiang Wu, Re-synthesis for delay variation tolerance, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA[doi>10.1145/996566.996785]
Chunhong Chen , Xiaojian Yang , Majid Sarrafzadeh, Potential slack: an effective metric of combinational circuit performance, Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design, November 05-09, 2000, San Jose, California
Chen, D. and Babcock, J. 2003. Negative bias temperature instability: Road to cross in deep submicron silicon semiconductor manufacturing. J. Appl. Phys. 94, 1, 1--18.
Gammie, G., Wang, A., Chau, M., Gururajarao, S., Pitts, R., Jumel, F., Engel, S., Royannez, P., Lagerquist, R., Mair, H., Vaccani, J., Baldwin, G., Heragu, K., Mandal, R., Clinton, M., Arden, D., and Ko, U. 2008. A 45nm 3.5g baseband-and-multimedia-application processor using adaptive body-bias and ultra-low-power techniques. In Proceedings of the International Solid-State Circuits Conference (ISSCC). IEEE, 258--259.
Khaled R. Heloue , Farid N. Najm, Parameterized timing analysis with general delay models and arbitrary variation sources, Proceedings of the 45th annual Design Automation Conference, June 08-13, 2008, Anaheim, California[doi>10.1145/1391469.1391576]
Khaled R. Heloue , Sari Onaissi , Farid N. Najm, Efficient block-based parameterized timing analysis covering all potentially critical paths, Proceedings of the 2008 IEEE/ACM International Conference on Computer-Aided Design, November 10-13, 2008, San Jose, California
Nikhil Jayakumar , Sandeep Dhar , Sunil P. Khatri, A self-adjusting scheme to determine the optimum RBB by monitoring leakage currents, Proceedings of the 42nd annual Design Automation Conference, June 13-17, 2005, Anaheim, California, USA[doi>10.1145/1065579.1065595]
Keshavarzi, A., Narendra, S., Bloechel, B., Borkar, S., and De, V. 2002. Forward body bias for microprocessors in 130nm technology generation and beyond. In Proceedings of the Symposium on VLSI Circuits Digest of Technical Papers. IEEE, 312--315.
Vishal Khandelwal , Ankur Srivastava, Active mode leakage reduction using fine-grained forward body biasing strategy, Proceedings of the 2004 international symposium on Low power electronics and design, August 09-11, 2004, Newport Beach, California, USA[doi>10.1145/1013235.1013277]
Sarvesh H Kulkarni , Dennis Sylvester , David Blaauw, A statistical framework for post-silicon tuning through body bias clustering, Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design, November 05-09, 2006, San Jose, California[doi>10.1145/1233501.1233511]
S. H. Kulkarni , D. M. Sylvester , D. T. Blaauw, Design-Time Optimization of Post-Silicon Tuned Circuits Using Adaptive Body Bias, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.27 n.3, p.481-494, March 2008[doi>10.1109/TCAD.2008.915529]
Steven M. Martin , Krisztian Flautner , Trevor Mudge , David Blaauw, Combined dynamic voltage scaling and adaptive body biasing for lower power microprocessors under dynamic workloads, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.721-725, November 10-14, 2002, San Jose, California[doi>10.1145/774572.774678]
Cassondra Neau , Kaushik Roy, Optimal body bias selection for leakage improvement and process compensation over different technology generations, Proceedings of the 2003 international symposium on Low power electronics and design, August 25-27, 2003, Seoul, Korea[doi>10.1145/871506.871537]
Yuh-Fang Tsai , N. Vijaykrishnan , Yuan Xie , Mary Jane Irwin, Influence of Leakage Reduction Techniques on Delay/Leakage Uncertainty, Proceedings of the 18th International Conference on VLSI Design held jointly with 4th International Conference on Embedded Systems Design, p.374-379, January 03-07, 2005[doi>10.1109/ICVD.2005.111]
Tschanz, J., Kim, N. S., Dighe, S., Howard, J., Ruhl, G., Vangal, S., Narendra, S., Hoskote, Y., Wilson, H., Lam, C., Shuman, M., Tokunaga, C., Somasekhar, D., Tang, S., Finan, D., Karnik, T., Borkar, N., Kurd, N., and De, V. 2007. Adaptive frequency and biasing techniques for tolerance to dynamic temperature-voltage variations and aging. In Proceedings of the International Solid-State Circuits Conference (ISSCC). IEEE, 292--293.
Feng Wang , Xiaoxia Wu , Yuan Xie, Variability-driven module selection with joint design time optimization and post-silicon tuning, Proceedings of the 2008 Asia and South Pacific Design Automation Conference, January 21-24, 2008, Seoul, Korea
Yang, K., Cheng, K.-T., Wang, L.-C., and Liou, J.-J. UCSB statistical timing simulatorâ€”DSIM. http://addlab.ece.ucsb.edu/downloads/DSIM/dsim.pdf.
Cheng Zhuo , David Blaauw , Dennis Sylvester, Variation-aware gate sizing and clustering for post-silicon optimized circuits, Proceedings of the 13th international symposium on Low power electronics and design, August 11-13, 2008, Bangalore, India[doi>10.1145/1393921.1393949]
