########################################
#  This file was generated by hdlmake  #
#  http://ohwr.org/projects/hdl-make/  #
########################################

TOP_MODULE := bank_reg_tb
PWD := $(shell pwd)

GHDL_OPT := 

#target for performing local simulation
local: sim_pre_cmd simulation sim_post_cmd

VERILOG_SRC := 
VERILOG_OBJ := 
VHDL_SRC := ../test/bank_reg_tb.vhd \
../src/bank_reg.vhd \

VHDL_OBJ := work/bank_reg_tb/.bank_reg_tb_vhd \
work/bank_reg/.bank_reg_vhd \

simulation: $(VERILOG_OBJ) $(VHDL_OBJ)
		ghdl -e $(TOP_MODULE)


work/bank_reg_tb/.bank_reg_tb_vhd: ../test/bank_reg_tb.vhd \
work/bank_reg/.bank_reg_vhd
		ghdl -a $<
		@mkdir -p $(dir $@) && touch $@ 


work/bank_reg/.bank_reg_vhd: ../src/bank_reg.vhd
		ghdl -a $<
		@mkdir -p $(dir $@) && touch $@ 


# USER SIM COMMANDS
sim_pre_cmd:
		
sim_post_cmd:
		ghdl -r bank_reg_tb --stop-time=1000us --vcd=bank_reg_tb.vcd; gtkwave bank_reg_tb.vcd

CLEAN_TARGETS := $(LIBS) *.cf *.o $(TOP_MODULE) work

clean:
		rm -rf $(CLEAN_TARGETS)
mrproper: clean
		rm -rf *.vcd

.PHONY: mrproper clean sim_pre_cmd sim_post_cmd simulation
