<html>
<head>
    <meta charset="utf-8" />
<meta name="description" content="" />
<meta name="viewport" content="width=device-width, initial-scale=1" />
<meta name="robots" content="all,follow">
<meta name="googlebot" content="index,follow,snippet,archive">
<title>Verilog HDL | 1/2顶点</title>
<link rel="shortcut icon" href="https://halftop.github.io/favicon.ico?v=1556849779989">
<link rel="stylesheet" href="https://use.fontawesome.com/releases/v5.8.1/css/all.css" integrity="sha384-50oBUHEmvpQ+1lW4y57PTFmhCaXp0ML5d60M1M7uH2+nqUivzIebhndOJK28anvf" crossorigin="anonymous">
<link rel="stylesheet" href="https://halftop.github.io/styles/main.css" type='text/css' media='all'>

<script src="https://cdn.bootcss.com/highlight.js/9.12.0/highlight.min.js"></script>
<script src="https://cdn.bootcss.com/moment.js/2.23.0/moment.min.js"></script>




</head>
<body class="home blog ct-body standard">
<div id="overflow-container" class="overflow-container">
    <header id="site-header" class="site-header" role="banner">
    <div class='top-navigation top-navigation-important'>
        <div class='container'>
            <div id="menu-secondary" class="menu-container menu-secondary" role="navigation">
                <button id="toggle-secondary-navigation" class="toggle-secondary-navigation"><i class="fa fa-plus"></i></button>
                <div class="menu">
                    <ul id="menu-secondary-items" class="menu-secondary-items">
                        
                        
                            
                        <li id="menu-item" class="menu-item menu-item-type-taxonomy menu-item-object-category menu-item">
                            <a href="https://halftop.github.io/tag/9rG5j0Nww">FPGA</a>
                        </li>
                            
                        
                            
                        <li id="menu-item" class="menu-item menu-item-type-taxonomy menu-item-object-category menu-item">
                            <a href="https://halftop.github.io/tag/ADa051R6R">Verilog HDL</a>
                        </li>
                            
                        
                            
                        <li id="menu-item" class="menu-item menu-item-type-taxonomy menu-item-object-category menu-item">
                            <a href="https://halftop.github.io/tag/bwS6E4Jqc">学习笔记</a>
                        </li>
                            
                        
                            
                        <li id="menu-item" class="menu-item menu-item-type-taxonomy menu-item-object-category menu-item">
                            <a href="https://halftop.github.io/tag/f0tARmjal">IC</a>
                        </li>
                            
                        
                    </ul>
                </div>
            </div>
            <ul class="social-media-icons">
                
                    
                
                    
                
                    
                
                    
                
                    
                
                    
                
                    
                
            </ul>
        </div>
    </div>

    <div class="container">
        <div id="title-info" class="title-info">
            <div id='site-title' class='site-title'>
                <a href="https://halftop.github.io">  1/2顶点 </a>
            </div>
        </div>
        <button id="toggle-navigation" class="toggle-navigation">
            <i class="fa fa-bars"></i>
        </button>
        <div id="menu-primary-tracks" class="menu-primary-tracks"></div>
        <div id="menu-primary" class="menu-container menu-primary" role="navigation">
            <p class="site-description">有输入有输出，才是正确的学习方式。</p>
            <div class="menu">
                <ul id="menu-primary-items" class="menu-primary-items">
                     
                        
                            <li id="menu-item" class='menu-item menu-item-type-post_type menu-item-object-page current-menu-item current_page_item'>
                                <a href="/">首页</a>
                            </li>
                        
                    
                        
                            <li id="menu-item" class='menu-item menu-item-type-post_type menu-item-object-page current-menu-item current_page_item'>
                                <a href="/archives">归档</a>
                            </li>
                        
                    
                        
                            <li id="menu-item" class='menu-item menu-item-type-post_type menu-item-object-page current-menu-item current_page_item'>
                                <a href="/tags">标签</a>
                            </li>
                        
                    
                        
                            <li id="menu-item" class='menu-item menu-item-type-post_type menu-item-object-page current-menu-item current_page_item'>
                                <a href="/post/about">关于</a>
                            </li>
                        
                    
                </ul>
            </div>
        </div>
    </div>


</header>
        <div class="main-content">
            <div class="current-tag-container">
                <h2 class="title">
                    标签：#Verilog HDL
                </h2>
            </div>
        </div>
    <div id="main" class="main" role="main">
  <h1 class="screen-reader-text">Posts</h1>
  
  <div id="loop-container" class="loop-container">
    <div class="post type-post status-publish format-standard   has-post-thumbnail hentry category-design tag-memories
    tag-normal-post tag-standard-2 excerpt zoom full-without-featured
      
      even
       excerpt">
      
      <a class="featured-image-link" href="https://halftop.github.io/post/verilog-day7">
        <div class='featured-image lazy lazy-bg-image' data-background="https://i.loli.net/2019/05/03/5ccb9ecb61930.jpg"></div>
      </a>
      
      <div class="excerpt-container">
        <div class="excerpt-meta">
          <span class="date">  · 2019-05-02 ·</span> <span> / </span>
          <span class="author">
              <a href="https://halftop.github.io" title="Posts by  1/2顶点" rel="author"> 1/2顶点</a>
          </span>
            
                <span> / </span>
                <span class="category">
                        <a href="https://halftop.github.io/tag/9rG5j0Nww">FPGA</a>
                </span>
            
                <span> / </span>
                <span class="category">
                        <a href="https://halftop.github.io/tag/ADa051R6R">Verilog HDL</a>
                </span>
            
                <span> / </span>
                <span class="category">
                        <a href="https://halftop.github.io/tag/bwS6E4Jqc">学习笔记</a>
                </span>
            

        </div>
        <div class='excerpt-header'>
          <h2 class='excerpt-title'>
            <a href="https://halftop.github.io/post/verilog-day7"> Verilog没有葵花宝典——day7（串并转换） </a>
          </h2>
        </div>
        <div class='excerpt-content'>
          <article>
              <h2 id="题目">题目</h2>
<blockquote>
<ol>
<li>复习verilog语法【选做题】</li>
</ol>
<p>文件操作fopen fdisplay fwrite fclose</p>
<p>生成随机数 random</p>
<p>初始化 readmemh readmemb</p>
<p>finish stop</p>
<ol start="2">
<li>用verilog实现串并变换。</li>
</ol>
<p>mode 0 ：串行输入data_in[0]，并行输出data_out[3:0]
mode 1 ：并行输入data_in[3:0]，串行输出data_out[0]
mode 2 ：并行输入data_in[3:0]，并行输出data_out[3:0]，延迟1个时钟周期
mode 3 ：并行输入data_in[3:0]，并行反序输出data_out[3:0]，延迟1个时钟周期并且交换bit</p>
<p>附加要求【选做】
将输入输出的位宽做成参数化</p>
<ol start="3">
<li>记录一下第2题中用到的工具，包括工具版本，操作步骤或命令选项，遇到的错误，提示信息等。比较一下，与昨天的记录有何相同，有何不同。</li>
</ol>
</blockquote>

          </article>
        </div>
      </div>
    </div>
  </div>
  
  <div id="loop-container" class="loop-container">
    <div class="post type-post status-publish format-standard   has-post-thumbnail hentry category-design tag-memories
    tag-normal-post tag-standard-2 excerpt zoom full-without-featured
      
        odd
       excerpt">
      
      <a class="featured-image-link" href="https://halftop.github.io/post/verilog-day6">
        <div class='featured-image lazy lazy-bg-image' data-background="https://i.loli.net/2019/05/03/5ccb9f5ac0190.jpg"></div>
      </a>
      
      <div class="excerpt-container">
        <div class="excerpt-meta">
          <span class="date">  · 2019-04-29 ·</span> <span> / </span>
          <span class="author">
              <a href="https://halftop.github.io" title="Posts by  1/2顶点" rel="author"> 1/2顶点</a>
          </span>
            
                <span> / </span>
                <span class="category">
                        <a href="https://halftop.github.io/tag/f0tARmjal">IC</a>
                </span>
            
                <span> / </span>
                <span class="category">
                        <a href="https://halftop.github.io/tag/9rG5j0Nww">FPGA</a>
                </span>
            
                <span> / </span>
                <span class="category">
                        <a href="https://halftop.github.io/tag/ADa051R6R">Verilog HDL</a>
                </span>
            
                <span> / </span>
                <span class="category">
                        <a href="https://halftop.github.io/tag/bwS6E4Jqc">学习笔记</a>
                </span>
            

        </div>
        <div class='excerpt-header'>
          <h2 class='excerpt-title'>
            <a href="https://halftop.github.io/post/verilog-day6"> Verilog没有葵花宝典——day6（边沿检测） </a>
          </h2>
        </div>
        <div class='excerpt-content'>
          <article>
              <h2 id="题目">题目</h2>
<blockquote>
<ol>
<li>复习verilog语法【选做题】</li>
</ol>
<ul>
<li>reg和wire的区别</li>
<li>阻塞赋值与非阻塞赋值的区别</li>
<li>parameter与define的区别</li>
<li>task与function的区别</li>
</ul>
<ol start="2">
<li>
<p>用verilog实现边沿检测电路：上升沿，下降沿，双沿(上升或下降沿)。</p>
</li>
<li>
<p>记录一下第2题中用到的工具，包括工具版本，操作步骤或命令选项，遇到的错误，提示信息等。</p>
</li>
</ol>
</blockquote>

          </article>
        </div>
      </div>
    </div>
  </div>
  
  <div id="loop-container" class="loop-container">
    <div class="post type-post status-publish format-standard   has-post-thumbnail hentry category-design tag-memories
    tag-normal-post tag-standard-2 excerpt zoom full-without-featured
      
      even
       excerpt">
      
      <a class="featured-image-link" href="https://halftop.github.io/post/verilog99_22to30">
        <div class='featured-image lazy lazy-bg-image' data-background="https://i.loli.net/2019/05/03/5ccba016365b7.jpg"></div>
      </a>
      
      <div class="excerpt-container">
        <div class="excerpt-meta">
          <span class="date">  · 2019-04-27 ·</span> <span> / </span>
          <span class="author">
              <a href="https://halftop.github.io" title="Posts by  1/2顶点" rel="author"> 1/2顶点</a>
          </span>
            
                <span> / </span>
                <span class="category">
                        <a href="https://halftop.github.io/tag/9rG5j0Nww">FPGA</a>
                </span>
            
                <span> / </span>
                <span class="category">
                        <a href="https://halftop.github.io/tag/ADa051R6R">Verilog HDL</a>
                </span>
            
                <span> / </span>
                <span class="category">
                        <a href="https://halftop.github.io/tag/bwS6E4Jqc">学习笔记</a>
                </span>
            

        </div>
        <div class='excerpt-header'>
          <h2 class='excerpt-title'>
            <a href="https://halftop.github.io/post/verilog99_22to30"> Verilog99题——22-30题（时序逻辑基础） </a>
          </h2>
        </div>
        <div class='excerpt-content'>
          <article>
              <h2 id="前言">前言</h2>
<p><a href="https://mp.weixin.qq.com/s/prdZKHbKTFMH80eRnr7mLQ">不忘出芯veriloig99题</a>的22-30题是时序逻辑基础相关。</p>

          </article>
        </div>
      </div>
    </div>
  </div>
  
  <div id="loop-container" class="loop-container">
    <div class="post type-post status-publish format-standard   has-post-thumbnail hentry category-design tag-memories
    tag-normal-post tag-standard-2 excerpt zoom full-without-featured
      
        odd
       excerpt">
      
      <a class="featured-image-link" href="https://halftop.github.io/post/verilog-day5">
        <div class='featured-image lazy lazy-bg-image' data-background="https://i.loli.net/2019/05/03/5ccba0745769c.jpg"></div>
      </a>
      
      <div class="excerpt-container">
        <div class="excerpt-meta">
          <span class="date">  · 2019-04-26 ·</span> <span> / </span>
          <span class="author">
              <a href="https://halftop.github.io" title="Posts by  1/2顶点" rel="author"> 1/2顶点</a>
          </span>
            
                <span> / </span>
                <span class="category">
                        <a href="https://halftop.github.io/tag/f0tARmjal">IC</a>
                </span>
            
                <span> / </span>
                <span class="category">
                        <a href="https://halftop.github.io/tag/9rG5j0Nww">FPGA</a>
                </span>
            
                <span> / </span>
                <span class="category">
                        <a href="https://halftop.github.io/tag/ADa051R6R">Verilog HDL</a>
                </span>
            
                <span> / </span>
                <span class="category">
                        <a href="https://halftop.github.io/tag/bwS6E4Jqc">学习笔记</a>
                </span>
            

        </div>
        <div class='excerpt-header'>
          <h2 class='excerpt-title'>
            <a href="https://halftop.github.io/post/verilog-day5"> Verilog没有葵花宝典——day5（时序逻辑） </a>
          </h2>
        </div>
        <div class='excerpt-content'>
          <article>
              <h2 id="题目">题目</h2>
<blockquote>
<ol>
<li>dff和latch有什么区别。</li>
<li>什么是同步电路和异步电路。</li>
<li>什么是setup time和 hold time。</li>
<li>设计一个101序列检测器。要画出状态转移图，写verilog，并仿真测试。</li>
</ol>
</blockquote>

          </article>
        </div>
      </div>
    </div>
  </div>
  
  <div id="loop-container" class="loop-container">
    <div class="post type-post status-publish format-standard   has-post-thumbnail hentry category-design tag-memories
    tag-normal-post tag-standard-2 excerpt zoom full-without-featured
      
      even
       excerpt">
      
      <a class="featured-image-link" href="https://halftop.github.io/post/verilog-day4">
        <div class='featured-image lazy lazy-bg-image' data-background="https://i.loli.net/2019/04/25/5cc1d3dce9134.jpg"></div>
      </a>
      
      <div class="excerpt-container">
        <div class="excerpt-meta">
          <span class="date">  · 2019-04-25 ·</span> <span> / </span>
          <span class="author">
              <a href="https://halftop.github.io" title="Posts by  1/2顶点" rel="author"> 1/2顶点</a>
          </span>
            
                <span> / </span>
                <span class="category">
                        <a href="https://halftop.github.io/tag/f0tARmjal">IC</a>
                </span>
            
                <span> / </span>
                <span class="category">
                        <a href="https://halftop.github.io/tag/ADa051R6R">Verilog HDL</a>
                </span>
            
                <span> / </span>
                <span class="category">
                        <a href="https://halftop.github.io/tag/bwS6E4Jqc">学习笔记</a>
                </span>
            

        </div>
        <div class='excerpt-header'>
          <h2 class='excerpt-title'>
            <a href="https://halftop.github.io/post/verilog-day4"> Verilog没有葵花宝典——day4（组合逻辑） </a>
          </h2>
        </div>
        <div class='excerpt-content'>
          <article>
              <h2 id="题目">题目</h2>
<blockquote>
<ol>
<li>什么是竞争和冒险？</li>
<li>设计一个2-4译码器。</li>
<li>输入一个8bit数，输出其中1的个数。如果只能使用1bit全加器，最少需要几个？</li>
<li>如果一个标准单元库只有三个cell：2输入mux(o = s ？a ：b;)，TIEH(输出常数1)，TIEL(输出常数0)，如何实现以下功能？
<ol>
<li>反相器inv</li>
<li>缓冲器buffer</li>
<li>两输入与门and2</li>
<li>两输入或门or2</li>
<li>四输入的mux  mux4</li>
<li>一位全加器 fa</li>
</ol>
</li>
</ol>
</blockquote>

          </article>
        </div>
      </div>
    </div>
  </div>
  
  <div id="loop-container" class="loop-container">
    <div class="post type-post status-publish format-standard   has-post-thumbnail hentry category-design tag-memories
    tag-normal-post tag-standard-2 excerpt zoom full-without-featured
      
        odd
       excerpt">
      
      <a class="featured-image-link" href="https://halftop.github.io/post/verilog-day1">
        <div class='featured-image lazy lazy-bg-image' data-background="https://i.loli.net/2019/04/25/5cc1d354629e4.jpg"></div>
      </a>
      
      <div class="excerpt-container">
        <div class="excerpt-meta">
          <span class="date">  · 2019-04-22 ·</span> <span> / </span>
          <span class="author">
              <a href="https://halftop.github.io" title="Posts by  1/2顶点" rel="author"> 1/2顶点</a>
          </span>
            
                <span> / </span>
                <span class="category">
                        <a href="https://halftop.github.io/tag/ADa051R6R">Verilog HDL</a>
                </span>
            
                <span> / </span>
                <span class="category">
                        <a href="https://halftop.github.io/tag/bwS6E4Jqc">学习笔记</a>
                </span>
            

        </div>
        <div class='excerpt-header'>
          <h2 class='excerpt-title'>
            <a href="https://halftop.github.io/post/verilog-day1"> Verilog没有葵花宝典——day1（进制与编码） </a>
          </h2>
        </div>
        <div class='excerpt-content'>
          <article>
              <h2 id="题目">题目</h2>
<blockquote>
<ol>
<li>bit, byte, word, dword, qword的区别。</li>
<li>什么是原码，反码，补码，符号-数值码。以8bit为例，给出各自表示的数值范围。</li>
<li>十进制转换为二进制编码： 127， （-127），127.375，（-127.375）</li>
<li>设计BCD译码器，输入0~9。采用verilog描述并画出门级电路图。</li>
<li>异步FIFO深度为17，如何设计地址格雷码？</li>
</ol>
</blockquote>

          </article>
        </div>
      </div>
    </div>
  </div>
  
  <div id="loop-container" class="loop-container">
    <div class="post type-post status-publish format-standard   has-post-thumbnail hentry category-design tag-memories
    tag-normal-post tag-standard-2 excerpt zoom full-without-featured
      
      even
       excerpt">
      
      <a class="featured-image-link" href="https://halftop.github.io/post/verilog99_12to21">
        <div class='featured-image lazy lazy-bg-image' data-background="https://i.loli.net/2019/05/03/5ccba1c4e9d0a.jpg"></div>
      </a>
      
      <div class="excerpt-container">
        <div class="excerpt-meta">
          <span class="date">  · 2019-04-02 ·</span> <span> / </span>
          <span class="author">
              <a href="https://halftop.github.io" title="Posts by  1/2顶点" rel="author"> 1/2顶点</a>
          </span>
            
                <span> / </span>
                <span class="category">
                        <a href="https://halftop.github.io/tag/9rG5j0Nww">FPGA</a>
                </span>
            
                <span> / </span>
                <span class="category">
                        <a href="https://halftop.github.io/tag/ADa051R6R">Verilog HDL</a>
                </span>
            
                <span> / </span>
                <span class="category">
                        <a href="https://halftop.github.io/tag/bwS6E4Jqc">学习笔记</a>
                </span>
            

        </div>
        <div class='excerpt-header'>
          <h2 class='excerpt-title'>
            <a href="https://halftop.github.io/post/verilog99_12to21"> Verilog99题——12-21题 </a>
          </h2>
        </div>
        <div class='excerpt-content'>
          <article>
              <h2 id="前言">前言</h2>
<p>1-7题是数字电路基础；
8-21题是组合逻辑相关；
这篇把剩下的组合逻辑相关的题目全部写完。</p>

          </article>
        </div>
      </div>
    </div>
  </div>
  
  <div id="loop-container" class="loop-container">
    <div class="post type-post status-publish format-standard   has-post-thumbnail hentry category-design tag-memories
    tag-normal-post tag-standard-2 excerpt zoom full-without-featured
      
        odd
       excerpt">
      
      <a class="featured-image-link" href="https://halftop.github.io/post/verilog99_10">
        <div class='featured-image lazy lazy-bg-image' data-background="https://i.loli.net/2019/05/03/5ccba276b5a36.jpg"></div>
      </a>
      
      <div class="excerpt-container">
        <div class="excerpt-meta">
          <span class="date">  · 2019-03-13 ·</span> <span> / </span>
          <span class="author">
              <a href="https://halftop.github.io" title="Posts by  1/2顶点" rel="author"> 1/2顶点</a>
          </span>
            
                <span> / </span>
                <span class="category">
                        <a href="https://halftop.github.io/tag/ADa051R6R">Verilog HDL</a>
                </span>
            
                <span> / </span>
                <span class="category">
                        <a href="https://halftop.github.io/tag/bwS6E4Jqc">学习笔记</a>
                </span>
            

        </div>
        <div class='excerpt-header'>
          <h2 class='excerpt-title'>
            <a href="https://halftop.github.io/post/verilog99_10"> verilog99题——10题 </a>
          </h2>
        </div>
        <div class='excerpt-content'>
          <article>
              <h2 id="题目">题目</h2>
<p><strong>010.说明代码中w1和 w2对应电路的具体区别:</strong></p>
<pre><code>wire [2:0] val; 
wire w1 = val &gt; 0; 
wire w2 = val &gt;= 0;
</code></pre>

          </article>
        </div>
      </div>
    </div>
  </div>
  
  <div id="loop-container" class="loop-container">
    <div class="post type-post status-publish format-standard   has-post-thumbnail hentry category-design tag-memories
    tag-normal-post tag-standard-2 excerpt zoom full-without-featured
      
      even
       excerpt">
      
      <a class="featured-image-link" href="https://halftop.github.io/post/verilog99_11">
        <div class='featured-image lazy lazy-bg-image' data-background="https://i.loli.net/2019/05/03/5ccba2ee64781.jpg"></div>
      </a>
      
      <div class="excerpt-container">
        <div class="excerpt-meta">
          <span class="date">  · 2019-03-11 ·</span> <span> / </span>
          <span class="author">
              <a href="https://halftop.github.io" title="Posts by  1/2顶点" rel="author"> 1/2顶点</a>
          </span>
            
                <span> / </span>
                <span class="category">
                        <a href="https://halftop.github.io/tag/9rG5j0Nww">FPGA</a>
                </span>
            
                <span> / </span>
                <span class="category">
                        <a href="https://halftop.github.io/tag/ADa051R6R">Verilog HDL</a>
                </span>
            
                <span> / </span>
                <span class="category">
                        <a href="https://halftop.github.io/tag/bwS6E4Jqc">学习笔记</a>
                </span>
            

        </div>
        <div class='excerpt-header'>
          <h2 class='excerpt-title'>
            <a href="https://halftop.github.io/post/verilog99_11"> 通过做verilog99题的第11题学习竞争与冒险 </a>
          </h2>
        </div>
        <div class='excerpt-content'>
          <article>
              <h2 id="题目">题目</h2>
<p><strong>011.什么是竞争和冒险？</strong></p>
<p>注：以下都是知识的搬运和总结，参考文献在最后。</p>

          </article>
        </div>
      </div>
    </div>
  </div>
  
  <div id="loop-container" class="loop-container">
    <div class="post type-post status-publish format-standard   has-post-thumbnail hentry category-design tag-memories
    tag-normal-post tag-standard-2 excerpt zoom full-without-featured
      
        odd
       excerpt">
      
      <a class="featured-image-link" href="https://halftop.github.io/post/verilog99_8">
        <div class='featured-image lazy lazy-bg-image' data-background="https://i.loli.net/2019/05/03/5ccb9ecb61930.jpg"></div>
      </a>
      
      <div class="excerpt-container">
        <div class="excerpt-meta">
          <span class="date">  · 2019-03-10 ·</span> <span> / </span>
          <span class="author">
              <a href="https://halftop.github.io" title="Posts by  1/2顶点" rel="author"> 1/2顶点</a>
          </span>
            
                <span> / </span>
                <span class="category">
                        <a href="https://halftop.github.io/tag/ADa051R6R">Verilog HDL</a>
                </span>
            
                <span> / </span>
                <span class="category">
                        <a href="https://halftop.github.io/tag/bwS6E4Jqc">学习笔记</a>
                </span>
            

        </div>
        <div class='excerpt-header'>
          <h2 class='excerpt-title'>
            <a href="https://halftop.github.io/post/verilog99_8"> verilog99题——8题 </a>
          </h2>
        </div>
        <div class='excerpt-content'>
          <article>
              <h2 id="题目">题目</h2>
<p><strong>008.只用2输入mux，实现与，或，非，异或。2输入mux定义为</strong></p>
<blockquote>
<p>o = s ? a : b;</p>
</blockquote>

          </article>
        </div>
      </div>
    </div>
  </div>
  
</div>

    <nav class="navigation pagination" role="navigation">
    <h2 class="screen-reader-text">Posts navigation</h2>
    <div class="nav-links">
        
        
             <a class="next page-numbers" href="https://halftop.github.io/tag/ADa051R6R//page/2/">下一页</a>
        
    </div>
</nav>

    <footer id="site-footer" class="site-footer" role="contentinfo">
    <h1>
        <a href="https://halftop.github.io"> 1/2顶点 </a>
    </h1>
    <p class="site-description">有输入有输出，才是正确的学习方式。</p>
    <div id="menu-footer" class="menu-container menu-footer" role="navigation">
        <div class="menu">
            <ul id="menu-footer-items" class="menu-footer-items">
            </ul>
        </div>
    </div>
    <ul class="social-media-icons">
        
            
        
            
        
            
        
            
        
            
        
            
        
            
        
    </ul>
    <div class="design-credit">
        <p>Stop learning,do it!</p>
    </div>
</footer>
<script>
    hljs.initHighlightingOnLoad()
</script>
<script src="https://halftop.github.io/media/scripts/lib/jquery.min.js"></script>
<script src="https://halftop.github.io/media/scripts/lib/jquerymigrate.js"></script>
<script src="https://halftop.github.io/media/scripts/lib/production.min.js"></script>
</div>
</body>
</html>