-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity guitar_effects is
generic (
    C_M_AXI_GMEM_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_GMEM_ID_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_GMEM_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_BUSER_WIDTH : INTEGER := 1;
    C_S_AXI_CONTROL_R_ADDR_WIDTH : INTEGER := 8;
    C_S_AXI_CONTROL_R_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_GMEM_USER_VALUE : INTEGER := 0;
    C_M_AXI_GMEM_PROT_VALUE : INTEGER := 0;
    C_M_AXI_GMEM_CACHE_VALUE : INTEGER := 3 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    m_axi_gmem_AWVALID : OUT STD_LOGIC;
    m_axi_gmem_AWREADY : IN STD_LOGIC;
    m_axi_gmem_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ADDR_WIDTH-1 downto 0);
    m_axi_gmem_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_AWUSER_WIDTH-1 downto 0);
    m_axi_gmem_WVALID : OUT STD_LOGIC;
    m_axi_gmem_WREADY : IN STD_LOGIC;
    m_axi_gmem_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_DATA_WIDTH-1 downto 0);
    m_axi_gmem_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_DATA_WIDTH/8-1 downto 0);
    m_axi_gmem_WLAST : OUT STD_LOGIC;
    m_axi_gmem_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_WUSER_WIDTH-1 downto 0);
    m_axi_gmem_ARVALID : OUT STD_LOGIC;
    m_axi_gmem_ARREADY : IN STD_LOGIC;
    m_axi_gmem_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ADDR_WIDTH-1 downto 0);
    m_axi_gmem_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_ARUSER_WIDTH-1 downto 0);
    m_axi_gmem_RVALID : IN STD_LOGIC;
    m_axi_gmem_RREADY : OUT STD_LOGIC;
    m_axi_gmem_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_DATA_WIDTH-1 downto 0);
    m_axi_gmem_RLAST : IN STD_LOGIC;
    m_axi_gmem_RID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_RUSER_WIDTH-1 downto 0);
    m_axi_gmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_BVALID : IN STD_LOGIC;
    m_axi_gmem_BREADY : OUT STD_LOGIC;
    m_axi_gmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_BID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_ID_WIDTH-1 downto 0);
    m_axi_gmem_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_BUSER_WIDTH-1 downto 0);
    INPUT_r_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    INPUT_r_TVALID : IN STD_LOGIC;
    INPUT_r_TREADY : OUT STD_LOGIC;
    INPUT_r_TKEEP : IN STD_LOGIC_VECTOR (3 downto 0);
    INPUT_r_TSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
    INPUT_r_TUSER : IN STD_LOGIC_VECTOR (1 downto 0);
    INPUT_r_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    INPUT_r_TID : IN STD_LOGIC_VECTOR (4 downto 0);
    INPUT_r_TDEST : IN STD_LOGIC_VECTOR (5 downto 0);
    OUTPUT_r_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    OUTPUT_r_TVALID : OUT STD_LOGIC;
    OUTPUT_r_TREADY : IN STD_LOGIC;
    OUTPUT_r_TKEEP : OUT STD_LOGIC_VECTOR (3 downto 0);
    OUTPUT_r_TSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    OUTPUT_r_TUSER : OUT STD_LOGIC_VECTOR (1 downto 0);
    OUTPUT_r_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    OUTPUT_r_TID : OUT STD_LOGIC_VECTOR (4 downto 0);
    OUTPUT_r_TDEST : OUT STD_LOGIC_VECTOR (5 downto 0);
    s_axi_control_r_AWVALID : IN STD_LOGIC;
    s_axi_control_r_AWREADY : OUT STD_LOGIC;
    s_axi_control_r_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_R_ADDR_WIDTH-1 downto 0);
    s_axi_control_r_WVALID : IN STD_LOGIC;
    s_axi_control_r_WREADY : OUT STD_LOGIC;
    s_axi_control_r_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_R_DATA_WIDTH-1 downto 0);
    s_axi_control_r_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_R_DATA_WIDTH/8-1 downto 0);
    s_axi_control_r_ARVALID : IN STD_LOGIC;
    s_axi_control_r_ARREADY : OUT STD_LOGIC;
    s_axi_control_r_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_R_ADDR_WIDTH-1 downto 0);
    s_axi_control_r_RVALID : OUT STD_LOGIC;
    s_axi_control_r_RREADY : IN STD_LOGIC;
    s_axi_control_r_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_R_DATA_WIDTH-1 downto 0);
    s_axi_control_r_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_control_r_BVALID : OUT STD_LOGIC;
    s_axi_control_r_BREADY : IN STD_LOGIC;
    s_axi_control_r_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0) );
end;


architecture behav of guitar_effects is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "guitar_effects_guitar_effects,hls_ip_2022_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.300000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=259,HLS_SYN_DSP=0,HLS_SYN_FF=7578,HLS_SYN_LUT=12499,HLS_VERSION=2022_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000";
    constant ap_ST_fsm_state34 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000";
    constant ap_ST_fsm_state35 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000";
    constant ap_ST_fsm_state36 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000";
    constant ap_ST_fsm_state37 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000";
    constant ap_ST_fsm_state38 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000";
    constant ap_ST_fsm_state39 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000";
    constant ap_ST_fsm_state40 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000";
    constant ap_ST_fsm_state41 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000";
    constant ap_ST_fsm_state42 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000";
    constant ap_ST_fsm_state43 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state44 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state45 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state46 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state47 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state48 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state49 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state50 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state51 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state52 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state53 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state54 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state55 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state56 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state57 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state58 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state59 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state60 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state61 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state62 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state63 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state64 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state65 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state66 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state67 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state68 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state69 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state70 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state71 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state72 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state73 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state74 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state75 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state76 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state77 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state78 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state79 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state80 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state81 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state82 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state83 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state84 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state85 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state86 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state87 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state88 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state89 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state90 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state91 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state92 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state93 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state94 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state95 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state96 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state97 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state98 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state99 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state100 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state101 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state102 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state103 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state104 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state105 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state106 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state107 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state108 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state109 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state110 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state111 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state112 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state113 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state114 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state115 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state116 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state117 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state118 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state119 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state120 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state121 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state122 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state123 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state124 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state125 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state126 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state127 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state128 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state129 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state130 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state131 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state132 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state133 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state134 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state135 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state136 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state137 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state138 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state139 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state140 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state141 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state142 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state143 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state144 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state145 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state146 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state147 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state148 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state149 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state150 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state151 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state152 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state153 : STD_LOGIC_VECTOR (164 downto 0) := "000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state154 : STD_LOGIC_VECTOR (164 downto 0) := "000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state155 : STD_LOGIC_VECTOR (164 downto 0) := "000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state156 : STD_LOGIC_VECTOR (164 downto 0) := "000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state157 : STD_LOGIC_VECTOR (164 downto 0) := "000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state158 : STD_LOGIC_VECTOR (164 downto 0) := "000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state159 : STD_LOGIC_VECTOR (164 downto 0) := "000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state160 : STD_LOGIC_VECTOR (164 downto 0) := "000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state161 : STD_LOGIC_VECTOR (164 downto 0) := "000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state162 : STD_LOGIC_VECTOR (164 downto 0) := "000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state163 : STD_LOGIC_VECTOR (164 downto 0) := "001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state164 : STD_LOGIC_VECTOR (164 downto 0) := "010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state165 : STD_LOGIC_VECTOR (164 downto 0) := "100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_A2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100010";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_A4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100100";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_A3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100011";
    constant ap_const_lv32_3C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111100";
    constant ap_const_lv32_4C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001100";
    constant ap_const_lv32_58 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011000";
    constant ap_const_lv32_68 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101000";
    constant ap_const_lv32_99 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011001";
    constant ap_const_lv32_50 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010000";
    constant ap_const_lv32_6C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101100";
    constant ap_const_lv32_9D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011101";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110100";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv32_51 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010001";
    constant ap_const_lv32_52 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010010";
    constant ap_const_lv32_53 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010011";
    constant ap_const_lv32_6D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101101";
    constant ap_const_lv32_6E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101110";
    constant ap_const_lv32_91 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010001";
    constant ap_const_lv32_92 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010010";
    constant ap_const_lv32_93 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010011";
    constant ap_const_lv32_9E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011110";
    constant ap_const_lv32_9F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011111";
    constant ap_const_lv32_A0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100000";
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant C_M_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_lv32_A1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100001";
    constant ap_const_lv32_35 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110101";
    constant ap_const_lv32_36 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110110";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv32_F000000 : STD_LOGIC_VECTOR (31 downto 0) := "00001111000000000000000000000000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv32_4D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001101";
    constant ap_const_lv32_69 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101001";
    constant ap_const_lv32_9A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011010";
    constant ap_const_lv32_3D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111101";
    constant ap_const_lv32_59 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011001";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_47 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000111";
    constant ap_const_lv32_63 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100011";
    constant ap_const_lv32_94 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010100";
    constant ap_const_lv9_1B9 : STD_LOGIC_VECTOR (8 downto 0) := "110111001";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv17_15888 : STD_LOGIC_VECTOR (16 downto 0) := "10101100010001000";
    constant ap_const_lv17_1 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000001";
    constant ap_const_lv7_64 : STD_LOGIC_VECTOR (6 downto 0) := "1100100";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100110";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_1B9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110111001";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv9_181 : STD_LOGIC_VECTOR (8 downto 0) := "110000001";
    constant ap_const_lv8_7F : STD_LOGIC_VECTOR (7 downto 0) := "01111111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_15888 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000010101100010001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_38 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111000";
    constant ap_const_lv32_39 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111001";
    constant ap_const_lv32_3A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111010";
    constant ap_const_lv32_3B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111011";
    constant ap_const_lv32_54 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010100";
    constant ap_const_lv32_55 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010101";
    constant ap_const_lv32_56 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010110";
    constant ap_const_lv32_57 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010111";
    constant ap_const_lv32_48 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001000";
    constant ap_const_lv32_49 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001001";
    constant ap_const_lv32_4A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001010";
    constant ap_const_lv32_4B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001011";
    constant ap_const_lv32_64 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100100";
    constant ap_const_lv32_65 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100101";
    constant ap_const_lv32_66 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100110";
    constant ap_const_lv32_67 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100111";
    constant ap_const_lv32_95 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010101";
    constant ap_const_lv32_96 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010110";
    constant ap_const_lv32_97 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010111";
    constant ap_const_lv32_98 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";

    signal ap_rst_n_inv : STD_LOGIC;
    signal axilite_out_ap_vld : STD_LOGIC;
    signal control : STD_LOGIC_VECTOR (7 downto 0);
    signal distortion_threshold : STD_LOGIC_VECTOR (31 downto 0);
    signal distortion_clip_factor : STD_LOGIC_VECTOR (7 downto 0);
    signal compression_min_threshold : STD_LOGIC_VECTOR (31 downto 0);
    signal compression_max_threshold : STD_LOGIC_VECTOR (31 downto 0);
    signal compression_zero_threshold : STD_LOGIC_VECTOR (31 downto 0);
    signal delay_mult : STD_LOGIC_VECTOR (31 downto 0);
    signal delay_samples : STD_LOGIC_VECTOR (31 downto 0);
    signal tempo : STD_LOGIC_VECTOR (31 downto 0);
    signal wah_coeffs : STD_LOGIC_VECTOR (63 downto 0);
    signal debug_output_ap_vld : STD_LOGIC;
    signal starting_sample : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem_blk_n_AR : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (164 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal gmem_blk_n_R : STD_LOGIC;
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal INPUT_r_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal OUTPUT_r_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state163 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state163 : signal is "none";
    signal tmp_last_V_reg_1848 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state165 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state165 : signal is "none";
    signal ap_CS_fsm_state164 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state164 : signal is "none";
    signal grp_fu_602_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_608 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state61 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state61 : signal is "none";
    signal ap_CS_fsm_state77 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state77 : signal is "none";
    signal ap_CS_fsm_state89 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state89 : signal is "none";
    signal ap_CS_fsm_state105 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state105 : signal is "none";
    signal ap_CS_fsm_state154 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state154 : signal is "none";
    signal grp_fu_598_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_614 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_594_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_619 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state81 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state81 : signal is "none";
    signal ap_CS_fsm_state109 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state109 : signal is "none";
    signal ap_CS_fsm_state158 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state158 : signal is "none";
    signal wah_coeffs_read_reg_1643 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal delay_samples_read_reg_1649 : STD_LOGIC_VECTOR (31 downto 0);
    signal delay_mult_read_reg_1654 : STD_LOGIC_VECTOR (31 downto 0);
    signal compression_zero_threshold_read_reg_1659 : STD_LOGIC_VECTOR (31 downto 0);
    signal compression_max_threshold_read_reg_1664 : STD_LOGIC_VECTOR (31 downto 0);
    signal compression_min_threshold_read_reg_1670 : STD_LOGIC_VECTOR (31 downto 0);
    signal distortion_clip_factor_read_reg_1677 : STD_LOGIC_VECTOR (7 downto 0);
    signal distortion_threshold_read_reg_1682 : STD_LOGIC_VECTOR (31 downto 0);
    signal control_read_reg_1692 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln23_fu_623_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln23_reg_1705 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_1776 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal icmp_ln83_fu_701_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_reg_1783 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_12_reg_1787 : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem_addr_read_reg_1797 : STD_LOGIC_VECTOR (31 downto 0);
    signal rev_fu_784_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev_reg_1802 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal negative_threshold_fu_789_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal negative_threshold_reg_1807 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv7_i_i_i_fu_794_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal conv7_i_i_i_reg_1812 : STD_LOGIC_VECTOR (39 downto 0);
    signal conv16_i_reg_1818 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_605_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv24_i_reg_1823 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_data_V_1_reg_1828 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_keep_V_reg_1833 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_strb_V_reg_1838 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_user_V_reg_1843 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_id_V_reg_1852 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_dest_V_reg_1857 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln147_fu_829_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln147_reg_1862 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_V_3_fu_834_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_3_reg_1867 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_fu_839_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_reg_1872 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln149_fu_867_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln149_reg_1877 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal grp_fu_875_p2 : STD_LOGIC_VECTOR (39 downto 0);
    signal r_V_12_reg_1892 : STD_LOGIC_VECTOR (39 downto 0);
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal ret_V_cast_reg_1897 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln1049_fu_898_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln1049_reg_1904 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_883_p2 : STD_LOGIC_VECTOR (39 downto 0);
    signal r_V_13_reg_1909 : STD_LOGIC_VECTOR (39 downto 0);
    signal ret_V_3_cast_reg_1914 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln1049_1_fu_912_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln1049_1_reg_1921 : STD_LOGIC_VECTOR (6 downto 0);
    signal result_4_fu_1000_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal result_4_reg_1926 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal trunc_ln76_fu_1012_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln76_reg_1936 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal empty_53_fu_1022_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_53_reg_1941 : STD_LOGIC_VECTOR (31 downto 0);
    signal current_sample_fu_1029_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal current_sample_reg_1947 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln180_fu_1075_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln180_reg_1957 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1069_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal compression_buffer_index_1_reg_1962 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state53 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state53 : signal is "none";
    signal trunc_ln67_fu_1081_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln67_reg_1969 : STD_LOGIC_VECTOR (9 downto 0);
    signal or_ln109_fu_1088_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln109_reg_1974 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state56 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state56 : signal is "none";
    signal current_level_fu_1093_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln188_fu_1100_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln188_reg_1986 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln193_fu_1115_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln193_reg_1990 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_21_reg_1994 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state82 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state82 : signal is "none";
    signal p_Result_22_fu_1155_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_Result_22_reg_1999 : STD_LOGIC_VECTOR (22 downto 0);
    signal isNeg_1_fu_1169_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal isNeg_1_reg_2004 : STD_LOGIC_VECTOR (0 downto 0);
    signal ush_1_fu_1187_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal ush_1_reg_2009 : STD_LOGIC_VECTOR (8 downto 0);
    signal val_1_fu_1249_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal val_1_reg_2014 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state83 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state83 : signal is "none";
    signal delay_buffer_index_load_reg_2020 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state84 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state84 : signal is "none";
    signal p_Result_19_reg_2035 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state110 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state110 : signal is "none";
    signal p_Result_20_fu_1328_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_Result_20_reg_2040 : STD_LOGIC_VECTOR (22 downto 0);
    signal isNeg_fu_1342_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal isNeg_reg_2045 : STD_LOGIC_VECTOR (0 downto 0);
    signal ush_fu_1360_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal ush_reg_2050 : STD_LOGIC_VECTOR (8 downto 0);
    signal val_fu_1422_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal val_reg_2055 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state111 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state111 : signal is "none";
    signal grp_fu_1288_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal srem_ln208_reg_2061 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_CS_fsm_state146 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state146 : signal is "none";
    signal ap_CS_fsm_state147 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state147 : signal is "none";
    signal delay_buffer_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal delay_buffer_load_reg_2071 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state148 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state148 : signal is "none";
    signal data_V_2_fu_1442_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal data_V_2_reg_2076 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state159 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state159 : signal is "none";
    signal p_Result_24_fu_1456_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_Result_24_reg_2081 : STD_LOGIC_VECTOR (22 downto 0);
    signal isNeg_2_fu_1470_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal isNeg_2_reg_2086 : STD_LOGIC_VECTOR (0 downto 0);
    signal ush_2_fu_1488_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal ush_2_reg_2091 : STD_LOGIC_VECTOR (8 downto 0);
    signal val_2_fu_1550_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal val_2_reg_2096 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state160 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state160 : signal is "none";
    signal result_V_10_fu_1557_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal result_V_10_reg_2101 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln114_fu_1563_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state161 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state161 : signal is "none";
    signal output_fu_1582_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal compression_buffer_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal compression_buffer_ce0 : STD_LOGIC;
    signal compression_buffer_we0 : STD_LOGIC;
    signal compression_buffer_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal compression_buffer_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal delay_buffer_address0 : STD_LOGIC_VECTOR (16 downto 0);
    signal delay_buffer_ce0 : STD_LOGIC;
    signal delay_buffer_we0 : STD_LOGIC;
    signal delay_buffer_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal wah_values_buffer_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal wah_values_buffer_ce0 : STD_LOGIC;
    signal wah_values_buffer_we0 : STD_LOGIC;
    signal wah_values_buffer_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal wah_values_buffer_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal control_signals_buffer_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal control_signals_buffer_ce0 : STD_LOGIC;
    signal control_signals_buffer_we0 : STD_LOGIC;
    signal control_signals_buffer_d0 : STD_LOGIC_VECTOR (4 downto 0);
    signal control_signals_buffer_q0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_guitar_effects_Pipeline_LPF_Loop_fu_572_ap_start : STD_LOGIC;
    signal grp_guitar_effects_Pipeline_LPF_Loop_fu_572_ap_done : STD_LOGIC;
    signal grp_guitar_effects_Pipeline_LPF_Loop_fu_572_ap_idle : STD_LOGIC;
    signal grp_guitar_effects_Pipeline_LPF_Loop_fu_572_ap_ready : STD_LOGIC;
    signal grp_guitar_effects_Pipeline_LPF_Loop_fu_572_compression_buffer_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_guitar_effects_Pipeline_LPF_Loop_fu_572_compression_buffer_ce0 : STD_LOGIC;
    signal grp_guitar_effects_Pipeline_LPF_Loop_fu_572_p_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_guitar_effects_Pipeline_LPF_Loop_fu_572_p_out_ap_vld : STD_LOGIC;
    signal grp_guitar_effects_Pipeline_LPF_Loop_fu_572_grp_fu_2119_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_guitar_effects_Pipeline_LPF_Loop_fu_572_grp_fu_2119_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_guitar_effects_Pipeline_LPF_Loop_fu_572_grp_fu_2119_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_guitar_effects_Pipeline_LPF_Loop_fu_572_grp_fu_2119_p_ce : STD_LOGIC;
    signal grp_guitar_effects_Pipeline_LPF_Loop_fu_572_grp_fu_594_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_guitar_effects_Pipeline_LPF_Loop_fu_572_grp_fu_594_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_guitar_effects_Pipeline_LPF_Loop_fu_572_grp_fu_594_p_ce : STD_LOGIC;
    signal grp_guitar_effects_Pipeline_LPF_Loop_fu_572_grp_fu_602_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_guitar_effects_Pipeline_LPF_Loop_fu_572_grp_fu_602_p_ce : STD_LOGIC;
    signal grp_wah_fu_581_ap_start : STD_LOGIC;
    signal grp_wah_fu_581_ap_done : STD_LOGIC;
    signal grp_wah_fu_581_ap_idle : STD_LOGIC;
    signal grp_wah_fu_581_ap_ready : STD_LOGIC;
    signal grp_wah_fu_581_wah_values_buffer_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_wah_fu_581_wah_values_buffer_ce0 : STD_LOGIC;
    signal grp_wah_fu_581_wah_values_buffer_we0 : STD_LOGIC;
    signal grp_wah_fu_581_wah_values_buffer_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_wah_fu_581_m_axi_gmem_AWVALID : STD_LOGIC;
    signal grp_wah_fu_581_m_axi_gmem_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_wah_fu_581_m_axi_gmem_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_wah_fu_581_m_axi_gmem_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_wah_fu_581_m_axi_gmem_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_wah_fu_581_m_axi_gmem_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_wah_fu_581_m_axi_gmem_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_wah_fu_581_m_axi_gmem_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_wah_fu_581_m_axi_gmem_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_wah_fu_581_m_axi_gmem_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_wah_fu_581_m_axi_gmem_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_wah_fu_581_m_axi_gmem_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_wah_fu_581_m_axi_gmem_WVALID : STD_LOGIC;
    signal grp_wah_fu_581_m_axi_gmem_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_wah_fu_581_m_axi_gmem_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_wah_fu_581_m_axi_gmem_WLAST : STD_LOGIC;
    signal grp_wah_fu_581_m_axi_gmem_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_wah_fu_581_m_axi_gmem_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_wah_fu_581_m_axi_gmem_ARVALID : STD_LOGIC;
    signal grp_wah_fu_581_m_axi_gmem_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_wah_fu_581_m_axi_gmem_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_wah_fu_581_m_axi_gmem_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_wah_fu_581_m_axi_gmem_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_wah_fu_581_m_axi_gmem_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_wah_fu_581_m_axi_gmem_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_wah_fu_581_m_axi_gmem_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_wah_fu_581_m_axi_gmem_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_wah_fu_581_m_axi_gmem_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_wah_fu_581_m_axi_gmem_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_wah_fu_581_m_axi_gmem_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_wah_fu_581_m_axi_gmem_RREADY : STD_LOGIC;
    signal grp_wah_fu_581_m_axi_gmem_BREADY : STD_LOGIC;
    signal grp_wah_fu_581_control_signal_buffer_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_wah_fu_581_control_signal_buffer_ce0 : STD_LOGIC;
    signal grp_wah_fu_581_control_signal_buffer_we0 : STD_LOGIC;
    signal grp_wah_fu_581_control_signal_buffer_d0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_wah_fu_581_ap_return_0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_wah_fu_581_ap_return_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_wah_fu_581_grp_fu_2119_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_wah_fu_581_grp_fu_2119_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_wah_fu_581_grp_fu_2119_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_wah_fu_581_grp_fu_2119_p_ce : STD_LOGIC;
    signal grp_wah_fu_581_grp_fu_594_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_wah_fu_581_grp_fu_594_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_wah_fu_581_grp_fu_594_p_ce : STD_LOGIC;
    signal grp_wah_fu_581_grp_fu_602_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_wah_fu_581_grp_fu_602_p_ce : STD_LOGIC;
    signal gmem_AWREADY : STD_LOGIC;
    signal gmem_WREADY : STD_LOGIC;
    signal gmem_ARVALID : STD_LOGIC;
    signal gmem_ARREADY : STD_LOGIC;
    signal gmem_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem_RVALID : STD_LOGIC;
    signal gmem_RREADY : STD_LOGIC;
    signal gmem_RDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem_RFIFONUM : STD_LOGIC_VECTOR (8 downto 0);
    signal gmem_BVALID : STD_LOGIC;
    signal ap_phi_mux_empty_54_phi_fu_501_p8 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_54_reg_498 : STD_LOGIC_VECTOR (31 downto 0);
    signal result_V_12_fu_1273_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_tmp_int_phi_fu_515_p8 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_int_reg_512 : STD_LOGIC_VECTOR (31 downto 0);
    signal result_V_13_fu_1261_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_55_reg_526 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_int_1_reg_537 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln119_fu_1602_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_empty_56_phi_fu_551_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_56_reg_548 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state163 : BOOLEAN;
    signal ap_block_state163_io : BOOLEAN;
    signal ap_block_state163_on_subcall_done : BOOLEAN;
    signal ap_CS_fsm_state162 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state162 : signal is "none";
    signal ap_phi_mux_tmp_int_5_phi_fu_563_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_int_5_reg_559 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_guitar_effects_Pipeline_LPF_Loop_fu_572_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state54 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state54 : signal is "none";
    signal ap_CS_fsm_state55 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state55 : signal is "none";
    signal grp_wah_fu_581_ap_start_reg : STD_LOGIC := '0';
    signal p_cast_fu_635_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal exitcond3146_fu_640_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_cast11_fu_665_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal exitcond3093_fu_670_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln83_fu_695_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln169_fu_1058_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln208_fu_1437_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln211_fu_1589_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln93_fu_773_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_fu_244 : STD_LOGIC_VECTOR (8 downto 0);
    signal empty_46_fu_646_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal empty_47_fu_268 : STD_LOGIC_VECTOR (16 downto 0);
    signal empty_49_fu_676_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal i_fu_272 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln83_fu_707_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal empty_51_fu_276 : STD_LOGIC_VECTOR (31 downto 0);
    signal current_sample_assign_fu_280 : STD_LOGIC_VECTOR (31 downto 0);
    signal delay_buffer_index_fu_284 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1300_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal compression_buffer_index_fu_288 : STD_LOGIC_VECTOR (31 downto 0);
    signal wah_buffer_index_1_fu_292 : STD_LOGIC_VECTOR (31 downto 0);
    signal debug_output_local_0_fu_296 : STD_LOGIC_VECTOR (31 downto 0);
    signal abs_in_1_fu_1050_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_594_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_594_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state78 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state78 : signal is "none";
    signal ap_CS_fsm_state106 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state106 : signal is "none";
    signal ap_CS_fsm_state155 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state155 : signal is "none";
    signal grp_fu_598_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state62 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state62 : signal is "none";
    signal ap_CS_fsm_state90 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state90 : signal is "none";
    signal grp_fu_602_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal ap_CS_fsm_state72 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state72 : signal is "none";
    signal ap_CS_fsm_state100 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state100 : signal is "none";
    signal ap_CS_fsm_state149 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state149 : signal is "none";
    signal trunc_ln4_fu_764_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal icmp_ln149_fu_850_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln149_fu_855_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln147_fu_844_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln149_fu_861_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_875_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_883_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1049_fu_923_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_fu_928_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_s_fu_916_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1048_fu_933_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ret_V_1_fu_940_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1049_1_fu_959_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_2_fu_964_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_9_fu_952_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1048_1_fu_969_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ret_V_3_fu_976_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln147_fu_988_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal result_fu_947_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal result_1_fu_983_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal result_2_fu_992_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln104_fu_1016_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_16_fu_1038_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln165_fu_1045_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1069_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1069_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln193_fu_1105_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln193_1_fu_1110_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal data_V_1_fu_1133_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xs_exp_V_1_fu_1145_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln346_1_fu_1159_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln346_1_fu_1163_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln1512_2_fu_1177_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln1512_1_fu_1183_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal mantissa_1_fu_1195_p4 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln1488_1_fu_1208_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln15_1_fu_1204_p1 : STD_LOGIC_VECTOR (78 downto 0);
    signal zext_ln1488_1_fu_1211_p1 : STD_LOGIC_VECTOR (78 downto 0);
    signal r_V_8_fu_1215_p2 : STD_LOGIC_VECTOR (78 downto 0);
    signal tmp_26_fu_1227_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_V_9_fu_1221_p2 : STD_LOGIC_VECTOR (78 downto 0);
    signal zext_ln818_1_fu_1235_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1_fu_1239_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal result_V_9_fu_1256_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal result_V_6_fu_1268_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1288_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1288_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_1300_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1300_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal data_V_fu_1306_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xs_exp_V_fu_1318_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln346_fu_1332_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln346_fu_1336_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln1512_1_fu_1350_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln1512_fu_1356_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal mantissa_fu_1368_p4 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln1488_fu_1381_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln15_fu_1377_p1 : STD_LOGIC_VECTOR (78 downto 0);
    signal zext_ln1488_fu_1384_p1 : STD_LOGIC_VECTOR (78 downto 0);
    signal r_V_6_fu_1388_p2 : STD_LOGIC_VECTOR (78 downto 0);
    signal tmp_22_fu_1400_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_V_7_fu_1394_p2 : STD_LOGIC_VECTOR (78 downto 0);
    signal zext_ln818_fu_1408_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_s_fu_1412_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln208_fu_1434_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal xs_exp_V_3_fu_1446_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln346_2_fu_1460_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln346_2_fu_1464_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln1512_fu_1478_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln1512_2_fu_1484_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal mantissa_2_fu_1496_p4 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln1488_2_fu_1509_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln15_2_fu_1505_p1 : STD_LOGIC_VECTOR (78 downto 0);
    signal zext_ln1488_2_fu_1512_p1 : STD_LOGIC_VECTOR (78 downto 0);
    signal r_V_10_fu_1516_p2 : STD_LOGIC_VECTOR (78 downto 0);
    signal tmp_30_fu_1528_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_V_11_fu_1522_p2 : STD_LOGIC_VECTOR (78 downto 0);
    signal zext_ln818_2_fu_1536_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_2_fu_1540_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_23_fu_1569_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal result_V_fu_1576_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_594_ce : STD_LOGIC;
    signal grp_fu_602_ce : STD_LOGIC;
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal ap_CS_fsm_state57 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state57 : signal is "none";
    signal ap_CS_fsm_state58 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state58 : signal is "none";
    signal ap_CS_fsm_state59 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state59 : signal is "none";
    signal ap_CS_fsm_state60 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state60 : signal is "none";
    signal ap_CS_fsm_state85 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state85 : signal is "none";
    signal ap_CS_fsm_state86 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state86 : signal is "none";
    signal ap_CS_fsm_state87 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state87 : signal is "none";
    signal ap_CS_fsm_state88 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state88 : signal is "none";
    signal ap_CS_fsm_state73 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state73 : signal is "none";
    signal ap_CS_fsm_state74 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state74 : signal is "none";
    signal ap_CS_fsm_state75 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state75 : signal is "none";
    signal ap_CS_fsm_state76 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state76 : signal is "none";
    signal ap_CS_fsm_state101 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state101 : signal is "none";
    signal ap_CS_fsm_state102 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state102 : signal is "none";
    signal ap_CS_fsm_state103 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state103 : signal is "none";
    signal ap_CS_fsm_state104 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state104 : signal is "none";
    signal ap_CS_fsm_state150 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state150 : signal is "none";
    signal ap_CS_fsm_state151 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state151 : signal is "none";
    signal ap_CS_fsm_state152 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state152 : signal is "none";
    signal ap_CS_fsm_state153 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state153 : signal is "none";
    signal grp_fu_605_ce : STD_LOGIC;
    signal grp_fu_1069_ap_start : STD_LOGIC;
    signal grp_fu_1069_ap_done : STD_LOGIC;
    signal grp_fu_1288_ap_start : STD_LOGIC;
    signal grp_fu_1288_ap_done : STD_LOGIC;
    signal grp_fu_1300_ap_start : STD_LOGIC;
    signal grp_fu_1300_ap_done : STD_LOGIC;
    signal grp_fu_2119_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2119_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2119_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2119_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (164 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ST_fsm_state24_blk : STD_LOGIC;
    signal ap_ST_fsm_state25_blk : STD_LOGIC;
    signal ap_ST_fsm_state26_blk : STD_LOGIC;
    signal ap_ST_fsm_state27_blk : STD_LOGIC;
    signal ap_ST_fsm_state28_blk : STD_LOGIC;
    signal ap_ST_fsm_state29_blk : STD_LOGIC;
    signal ap_ST_fsm_state30_blk : STD_LOGIC;
    signal ap_ST_fsm_state31_blk : STD_LOGIC;
    signal ap_ST_fsm_state32_blk : STD_LOGIC;
    signal ap_ST_fsm_state33_blk : STD_LOGIC;
    signal ap_ST_fsm_state34_blk : STD_LOGIC;
    signal ap_ST_fsm_state35_blk : STD_LOGIC;
    signal ap_ST_fsm_state36_blk : STD_LOGIC;
    signal ap_ST_fsm_state37_blk : STD_LOGIC;
    signal ap_ST_fsm_state38_blk : STD_LOGIC;
    signal ap_ST_fsm_state39_blk : STD_LOGIC;
    signal ap_ST_fsm_state40_blk : STD_LOGIC;
    signal ap_ST_fsm_state41_blk : STD_LOGIC;
    signal ap_ST_fsm_state42_blk : STD_LOGIC;
    signal ap_ST_fsm_state43_blk : STD_LOGIC;
    signal ap_ST_fsm_state44_blk : STD_LOGIC;
    signal ap_ST_fsm_state45_blk : STD_LOGIC;
    signal ap_ST_fsm_state46_blk : STD_LOGIC;
    signal ap_ST_fsm_state47_blk : STD_LOGIC;
    signal ap_ST_fsm_state48_blk : STD_LOGIC;
    signal ap_ST_fsm_state49_blk : STD_LOGIC;
    signal ap_ST_fsm_state50_blk : STD_LOGIC;
    signal ap_ST_fsm_state51_blk : STD_LOGIC;
    signal ap_ST_fsm_state52_blk : STD_LOGIC;
    signal ap_ST_fsm_state53_blk : STD_LOGIC;
    signal ap_ST_fsm_state54_blk : STD_LOGIC;
    signal ap_ST_fsm_state55_blk : STD_LOGIC;
    signal ap_ST_fsm_state56_blk : STD_LOGIC;
    signal ap_ST_fsm_state57_blk : STD_LOGIC;
    signal ap_ST_fsm_state58_blk : STD_LOGIC;
    signal ap_ST_fsm_state59_blk : STD_LOGIC;
    signal ap_ST_fsm_state60_blk : STD_LOGIC;
    signal ap_ST_fsm_state61_blk : STD_LOGIC;
    signal ap_ST_fsm_state62_blk : STD_LOGIC;
    signal ap_ST_fsm_state63_blk : STD_LOGIC;
    signal ap_ST_fsm_state64_blk : STD_LOGIC;
    signal ap_ST_fsm_state65_blk : STD_LOGIC;
    signal ap_ST_fsm_state66_blk : STD_LOGIC;
    signal ap_ST_fsm_state67_blk : STD_LOGIC;
    signal ap_ST_fsm_state68_blk : STD_LOGIC;
    signal ap_ST_fsm_state69_blk : STD_LOGIC;
    signal ap_ST_fsm_state70_blk : STD_LOGIC;
    signal ap_ST_fsm_state71_blk : STD_LOGIC;
    signal ap_ST_fsm_state72_blk : STD_LOGIC;
    signal ap_ST_fsm_state73_blk : STD_LOGIC;
    signal ap_ST_fsm_state74_blk : STD_LOGIC;
    signal ap_ST_fsm_state75_blk : STD_LOGIC;
    signal ap_ST_fsm_state76_blk : STD_LOGIC;
    signal ap_ST_fsm_state77_blk : STD_LOGIC;
    signal ap_ST_fsm_state78_blk : STD_LOGIC;
    signal ap_ST_fsm_state79_blk : STD_LOGIC;
    signal ap_ST_fsm_state80_blk : STD_LOGIC;
    signal ap_ST_fsm_state81_blk : STD_LOGIC;
    signal ap_ST_fsm_state82_blk : STD_LOGIC;
    signal ap_ST_fsm_state83_blk : STD_LOGIC;
    signal ap_ST_fsm_state84_blk : STD_LOGIC;
    signal ap_ST_fsm_state85_blk : STD_LOGIC;
    signal ap_ST_fsm_state86_blk : STD_LOGIC;
    signal ap_ST_fsm_state87_blk : STD_LOGIC;
    signal ap_ST_fsm_state88_blk : STD_LOGIC;
    signal ap_ST_fsm_state89_blk : STD_LOGIC;
    signal ap_ST_fsm_state90_blk : STD_LOGIC;
    signal ap_ST_fsm_state91_blk : STD_LOGIC;
    signal ap_ST_fsm_state92_blk : STD_LOGIC;
    signal ap_ST_fsm_state93_blk : STD_LOGIC;
    signal ap_ST_fsm_state94_blk : STD_LOGIC;
    signal ap_ST_fsm_state95_blk : STD_LOGIC;
    signal ap_ST_fsm_state96_blk : STD_LOGIC;
    signal ap_ST_fsm_state97_blk : STD_LOGIC;
    signal ap_ST_fsm_state98_blk : STD_LOGIC;
    signal ap_ST_fsm_state99_blk : STD_LOGIC;
    signal ap_ST_fsm_state100_blk : STD_LOGIC;
    signal ap_ST_fsm_state101_blk : STD_LOGIC;
    signal ap_ST_fsm_state102_blk : STD_LOGIC;
    signal ap_ST_fsm_state103_blk : STD_LOGIC;
    signal ap_ST_fsm_state104_blk : STD_LOGIC;
    signal ap_ST_fsm_state105_blk : STD_LOGIC;
    signal ap_ST_fsm_state106_blk : STD_LOGIC;
    signal ap_ST_fsm_state107_blk : STD_LOGIC;
    signal ap_ST_fsm_state108_blk : STD_LOGIC;
    signal ap_ST_fsm_state109_blk : STD_LOGIC;
    signal ap_ST_fsm_state110_blk : STD_LOGIC;
    signal ap_ST_fsm_state111_blk : STD_LOGIC;
    signal ap_ST_fsm_state112_blk : STD_LOGIC;
    signal ap_ST_fsm_state113_blk : STD_LOGIC;
    signal ap_ST_fsm_state114_blk : STD_LOGIC;
    signal ap_ST_fsm_state115_blk : STD_LOGIC;
    signal ap_ST_fsm_state116_blk : STD_LOGIC;
    signal ap_ST_fsm_state117_blk : STD_LOGIC;
    signal ap_ST_fsm_state118_blk : STD_LOGIC;
    signal ap_ST_fsm_state119_blk : STD_LOGIC;
    signal ap_ST_fsm_state120_blk : STD_LOGIC;
    signal ap_ST_fsm_state121_blk : STD_LOGIC;
    signal ap_ST_fsm_state122_blk : STD_LOGIC;
    signal ap_ST_fsm_state123_blk : STD_LOGIC;
    signal ap_ST_fsm_state124_blk : STD_LOGIC;
    signal ap_ST_fsm_state125_blk : STD_LOGIC;
    signal ap_ST_fsm_state126_blk : STD_LOGIC;
    signal ap_ST_fsm_state127_blk : STD_LOGIC;
    signal ap_ST_fsm_state128_blk : STD_LOGIC;
    signal ap_ST_fsm_state129_blk : STD_LOGIC;
    signal ap_ST_fsm_state130_blk : STD_LOGIC;
    signal ap_ST_fsm_state131_blk : STD_LOGIC;
    signal ap_ST_fsm_state132_blk : STD_LOGIC;
    signal ap_ST_fsm_state133_blk : STD_LOGIC;
    signal ap_ST_fsm_state134_blk : STD_LOGIC;
    signal ap_ST_fsm_state135_blk : STD_LOGIC;
    signal ap_ST_fsm_state136_blk : STD_LOGIC;
    signal ap_ST_fsm_state137_blk : STD_LOGIC;
    signal ap_ST_fsm_state138_blk : STD_LOGIC;
    signal ap_ST_fsm_state139_blk : STD_LOGIC;
    signal ap_ST_fsm_state140_blk : STD_LOGIC;
    signal ap_ST_fsm_state141_blk : STD_LOGIC;
    signal ap_ST_fsm_state142_blk : STD_LOGIC;
    signal ap_ST_fsm_state143_blk : STD_LOGIC;
    signal ap_ST_fsm_state144_blk : STD_LOGIC;
    signal ap_ST_fsm_state145_blk : STD_LOGIC;
    signal ap_ST_fsm_state146_blk : STD_LOGIC;
    signal ap_ST_fsm_state147_blk : STD_LOGIC;
    signal ap_ST_fsm_state148_blk : STD_LOGIC;
    signal ap_ST_fsm_state149_blk : STD_LOGIC;
    signal ap_ST_fsm_state150_blk : STD_LOGIC;
    signal ap_ST_fsm_state151_blk : STD_LOGIC;
    signal ap_ST_fsm_state152_blk : STD_LOGIC;
    signal ap_ST_fsm_state153_blk : STD_LOGIC;
    signal ap_ST_fsm_state154_blk : STD_LOGIC;
    signal ap_ST_fsm_state155_blk : STD_LOGIC;
    signal ap_ST_fsm_state156_blk : STD_LOGIC;
    signal ap_ST_fsm_state157_blk : STD_LOGIC;
    signal ap_ST_fsm_state158_blk : STD_LOGIC;
    signal ap_ST_fsm_state159_blk : STD_LOGIC;
    signal ap_ST_fsm_state160_blk : STD_LOGIC;
    signal ap_ST_fsm_state161_blk : STD_LOGIC;
    signal ap_ST_fsm_state162_blk : STD_LOGIC;
    signal ap_ST_fsm_state163_blk : STD_LOGIC;
    signal ap_ST_fsm_state164_blk : STD_LOGIC;
    signal ap_ST_fsm_state165_blk : STD_LOGIC;
    signal regslice_both_OUTPUT_r_V_data_V_U_apdone_blk : STD_LOGIC;
    signal ap_block_state165 : BOOLEAN;
    signal regslice_both_INPUT_r_V_data_V_U_apdone_blk : STD_LOGIC;
    signal INPUT_r_TDATA_int_regslice : STD_LOGIC_VECTOR (31 downto 0);
    signal INPUT_r_TVALID_int_regslice : STD_LOGIC;
    signal INPUT_r_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_INPUT_r_V_data_V_U_ack_in : STD_LOGIC;
    signal regslice_both_INPUT_r_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal INPUT_r_TKEEP_int_regslice : STD_LOGIC_VECTOR (3 downto 0);
    signal regslice_both_INPUT_r_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_INPUT_r_V_keep_V_U_ack_in : STD_LOGIC;
    signal regslice_both_INPUT_r_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal INPUT_r_TSTRB_int_regslice : STD_LOGIC_VECTOR (3 downto 0);
    signal regslice_both_INPUT_r_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_INPUT_r_V_strb_V_U_ack_in : STD_LOGIC;
    signal regslice_both_INPUT_r_V_user_V_U_apdone_blk : STD_LOGIC;
    signal INPUT_r_TUSER_int_regslice : STD_LOGIC_VECTOR (1 downto 0);
    signal regslice_both_INPUT_r_V_user_V_U_vld_out : STD_LOGIC;
    signal regslice_both_INPUT_r_V_user_V_U_ack_in : STD_LOGIC;
    signal regslice_both_INPUT_r_V_last_V_U_apdone_blk : STD_LOGIC;
    signal INPUT_r_TLAST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_INPUT_r_V_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_INPUT_r_V_last_V_U_ack_in : STD_LOGIC;
    signal regslice_both_INPUT_r_V_id_V_U_apdone_blk : STD_LOGIC;
    signal INPUT_r_TID_int_regslice : STD_LOGIC_VECTOR (4 downto 0);
    signal regslice_both_INPUT_r_V_id_V_U_vld_out : STD_LOGIC;
    signal regslice_both_INPUT_r_V_id_V_U_ack_in : STD_LOGIC;
    signal regslice_both_INPUT_r_V_dest_V_U_apdone_blk : STD_LOGIC;
    signal INPUT_r_TDEST_int_regslice : STD_LOGIC_VECTOR (5 downto 0);
    signal regslice_both_INPUT_r_V_dest_V_U_vld_out : STD_LOGIC;
    signal regslice_both_INPUT_r_V_dest_V_U_ack_in : STD_LOGIC;
    signal OUTPUT_r_TVALID_int_regslice : STD_LOGIC;
    signal OUTPUT_r_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_OUTPUT_r_V_data_V_U_vld_out : STD_LOGIC;
    signal regslice_both_OUTPUT_r_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_OUTPUT_r_V_keep_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_OUTPUT_r_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_OUTPUT_r_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_OUTPUT_r_V_strb_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_OUTPUT_r_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_OUTPUT_r_V_user_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_OUTPUT_r_V_user_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_OUTPUT_r_V_user_V_U_vld_out : STD_LOGIC;
    signal regslice_both_OUTPUT_r_V_last_V_U_apdone_blk : STD_LOGIC;
    signal OUTPUT_r_TLAST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_OUTPUT_r_V_last_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_OUTPUT_r_V_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_OUTPUT_r_V_id_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_OUTPUT_r_V_id_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_OUTPUT_r_V_id_V_U_vld_out : STD_LOGIC;
    signal regslice_both_OUTPUT_r_V_dest_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_OUTPUT_r_V_dest_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_OUTPUT_r_V_dest_V_U_vld_out : STD_LOGIC;
    signal ap_condition_2835 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component guitar_effects_guitar_effects_Pipeline_LPF_Loop IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        sext_ln67 : IN STD_LOGIC_VECTOR (9 downto 0);
        compression_buffer_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        compression_buffer_ce0 : OUT STD_LOGIC;
        compression_buffer_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out_ap_vld : OUT STD_LOGIC;
        grp_fu_2119_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2119_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2119_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_2119_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2119_p_ce : OUT STD_LOGIC;
        grp_fu_594_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_594_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_594_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_594_p_ce : OUT STD_LOGIC;
        grp_fu_602_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_602_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_602_p_ce : OUT STD_LOGIC );
    end component;


    component guitar_effects_wah IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        input_r : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read : IN STD_LOGIC_VECTOR (30 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (31 downto 0);
        wah_values_buffer_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        wah_values_buffer_ce0 : OUT STD_LOGIC;
        wah_values_buffer_we0 : OUT STD_LOGIC;
        wah_values_buffer_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        wah_values_buffer_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_AWVALID : OUT STD_LOGIC;
        m_axi_gmem_AWREADY : IN STD_LOGIC;
        m_axi_gmem_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WVALID : OUT STD_LOGIC;
        m_axi_gmem_WREADY : IN STD_LOGIC;
        m_axi_gmem_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_WLAST : OUT STD_LOGIC;
        m_axi_gmem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARVALID : OUT STD_LOGIC;
        m_axi_gmem_ARREADY : IN STD_LOGIC;
        m_axi_gmem_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RVALID : IN STD_LOGIC;
        m_axi_gmem_RREADY : OUT STD_LOGIC;
        m_axi_gmem_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_RLAST : IN STD_LOGIC;
        m_axi_gmem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_gmem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BVALID : IN STD_LOGIC;
        m_axi_gmem_BREADY : OUT STD_LOGIC;
        m_axi_gmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        bandpass_coeffs : IN STD_LOGIC_VECTOR (63 downto 0);
        control_signal_buffer_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        control_signal_buffer_ce0 : OUT STD_LOGIC;
        control_signal_buffer_we0 : OUT STD_LOGIC;
        control_signal_buffer_d0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        control_signal_buffer_q0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2119_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2119_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2119_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_2119_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2119_p_ce : OUT STD_LOGIC;
        grp_fu_594_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_594_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_594_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_594_p_ce : OUT STD_LOGIC;
        grp_fu_602_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_602_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_602_p_ce : OUT STD_LOGIC );
    end component;


    component guitar_effects_fmul_32ns_32ns_32_4_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component guitar_effects_fdiv_32ns_32ns_32_16_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component guitar_effects_sitofp_32ns_32_6_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component guitar_effects_mul_32s_8s_40_2_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (39 downto 0) );
    end component;


    component guitar_effects_srem_32ns_10ns_32_36_seq_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        start : IN STD_LOGIC;
        done : OUT STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component guitar_effects_srem_32ns_18ns_17_36_seq_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        start : IN STD_LOGIC;
        done : OUT STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (17 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (16 downto 0) );
    end component;


    component guitar_effects_srem_32ns_18ns_32_36_seq_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        start : IN STD_LOGIC;
        done : OUT STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (17 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component guitar_effects_fadd_32ns_32ns_32_5_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component guitar_effects_compression_buffer_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component guitar_effects_delay_buffer_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (16 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component guitar_effects_wah_values_buffer_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component guitar_effects_control_signals_buffer_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (4 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (4 downto 0) );
    end component;


    component guitar_effects_control_r_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        axilite_out : IN STD_LOGIC_VECTOR (31 downto 0);
        axilite_out_ap_vld : IN STD_LOGIC;
        control : OUT STD_LOGIC_VECTOR (7 downto 0);
        distortion_threshold : OUT STD_LOGIC_VECTOR (31 downto 0);
        distortion_clip_factor : OUT STD_LOGIC_VECTOR (7 downto 0);
        compression_min_threshold : OUT STD_LOGIC_VECTOR (31 downto 0);
        compression_max_threshold : OUT STD_LOGIC_VECTOR (31 downto 0);
        compression_zero_threshold : OUT STD_LOGIC_VECTOR (31 downto 0);
        delay_mult : OUT STD_LOGIC_VECTOR (31 downto 0);
        delay_samples : OUT STD_LOGIC_VECTOR (31 downto 0);
        tempo : OUT STD_LOGIC_VECTOR (31 downto 0);
        wah_coeffs : OUT STD_LOGIC_VECTOR (63 downto 0);
        debug_output : IN STD_LOGIC_VECTOR (31 downto 0);
        debug_output_ap_vld : IN STD_LOGIC;
        starting_sample : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component guitar_effects_gmem_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_MAXREQS : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        USER_RFIFONUM_WIDTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER;
        USER_DW : INTEGER;
        USER_AW : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        I_RFIFONUM : OUT STD_LOGIC_VECTOR (8 downto 0);
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC );
    end component;


    component guitar_effects_regslice_both IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    compression_buffer_U : component guitar_effects_compression_buffer_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 441,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => compression_buffer_address0,
        ce0 => compression_buffer_ce0,
        we0 => compression_buffer_we0,
        d0 => compression_buffer_d0,
        q0 => compression_buffer_q0);

    delay_buffer_U : component guitar_effects_delay_buffer_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 88200,
        AddressWidth => 17)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => delay_buffer_address0,
        ce0 => delay_buffer_ce0,
        we0 => delay_buffer_we0,
        d0 => delay_buffer_d0,
        q0 => delay_buffer_q0);

    wah_values_buffer_U : component guitar_effects_wah_values_buffer_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 100,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => wah_values_buffer_address0,
        ce0 => wah_values_buffer_ce0,
        we0 => wah_values_buffer_we0,
        d0 => wah_values_buffer_d0,
        q0 => wah_values_buffer_q0);

    control_signals_buffer_U : component guitar_effects_control_signals_buffer_RAM_AUTO_1R1W
    generic map (
        DataWidth => 5,
        AddressRange => 100,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => control_signals_buffer_address0,
        ce0 => control_signals_buffer_ce0,
        we0 => control_signals_buffer_we0,
        d0 => control_signals_buffer_d0,
        q0 => control_signals_buffer_q0);

    grp_guitar_effects_Pipeline_LPF_Loop_fu_572 : component guitar_effects_guitar_effects_Pipeline_LPF_Loop
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_guitar_effects_Pipeline_LPF_Loop_fu_572_ap_start,
        ap_done => grp_guitar_effects_Pipeline_LPF_Loop_fu_572_ap_done,
        ap_idle => grp_guitar_effects_Pipeline_LPF_Loop_fu_572_ap_idle,
        ap_ready => grp_guitar_effects_Pipeline_LPF_Loop_fu_572_ap_ready,
        sext_ln67 => trunc_ln67_reg_1969,
        compression_buffer_address0 => grp_guitar_effects_Pipeline_LPF_Loop_fu_572_compression_buffer_address0,
        compression_buffer_ce0 => grp_guitar_effects_Pipeline_LPF_Loop_fu_572_compression_buffer_ce0,
        compression_buffer_q0 => compression_buffer_q0,
        p_out => grp_guitar_effects_Pipeline_LPF_Loop_fu_572_p_out,
        p_out_ap_vld => grp_guitar_effects_Pipeline_LPF_Loop_fu_572_p_out_ap_vld,
        grp_fu_2119_p_din0 => grp_guitar_effects_Pipeline_LPF_Loop_fu_572_grp_fu_2119_p_din0,
        grp_fu_2119_p_din1 => grp_guitar_effects_Pipeline_LPF_Loop_fu_572_grp_fu_2119_p_din1,
        grp_fu_2119_p_opcode => grp_guitar_effects_Pipeline_LPF_Loop_fu_572_grp_fu_2119_p_opcode,
        grp_fu_2119_p_dout0 => grp_fu_2119_p2,
        grp_fu_2119_p_ce => grp_guitar_effects_Pipeline_LPF_Loop_fu_572_grp_fu_2119_p_ce,
        grp_fu_594_p_din0 => grp_guitar_effects_Pipeline_LPF_Loop_fu_572_grp_fu_594_p_din0,
        grp_fu_594_p_din1 => grp_guitar_effects_Pipeline_LPF_Loop_fu_572_grp_fu_594_p_din1,
        grp_fu_594_p_dout0 => grp_fu_594_p2,
        grp_fu_594_p_ce => grp_guitar_effects_Pipeline_LPF_Loop_fu_572_grp_fu_594_p_ce,
        grp_fu_602_p_din0 => grp_guitar_effects_Pipeline_LPF_Loop_fu_572_grp_fu_602_p_din0,
        grp_fu_602_p_dout0 => grp_fu_602_p1,
        grp_fu_602_p_ce => grp_guitar_effects_Pipeline_LPF_Loop_fu_572_grp_fu_602_p_ce);

    grp_wah_fu_581 : component guitar_effects_wah
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_wah_fu_581_ap_start,
        ap_done => grp_wah_fu_581_ap_done,
        ap_idle => grp_wah_fu_581_ap_idle,
        ap_ready => grp_wah_fu_581_ap_ready,
        input_r => tmp_int_1_reg_537,
        p_read => trunc_ln76_reg_1936,
        p_read1 => wah_buffer_index_1_fu_292,
        wah_values_buffer_address0 => grp_wah_fu_581_wah_values_buffer_address0,
        wah_values_buffer_ce0 => grp_wah_fu_581_wah_values_buffer_ce0,
        wah_values_buffer_we0 => grp_wah_fu_581_wah_values_buffer_we0,
        wah_values_buffer_d0 => grp_wah_fu_581_wah_values_buffer_d0,
        wah_values_buffer_q0 => wah_values_buffer_q0,
        m_axi_gmem_AWVALID => grp_wah_fu_581_m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY => ap_const_logic_0,
        m_axi_gmem_AWADDR => grp_wah_fu_581_m_axi_gmem_AWADDR,
        m_axi_gmem_AWID => grp_wah_fu_581_m_axi_gmem_AWID,
        m_axi_gmem_AWLEN => grp_wah_fu_581_m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE => grp_wah_fu_581_m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST => grp_wah_fu_581_m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK => grp_wah_fu_581_m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE => grp_wah_fu_581_m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT => grp_wah_fu_581_m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS => grp_wah_fu_581_m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION => grp_wah_fu_581_m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER => grp_wah_fu_581_m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID => grp_wah_fu_581_m_axi_gmem_WVALID,
        m_axi_gmem_WREADY => ap_const_logic_0,
        m_axi_gmem_WDATA => grp_wah_fu_581_m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB => grp_wah_fu_581_m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST => grp_wah_fu_581_m_axi_gmem_WLAST,
        m_axi_gmem_WID => grp_wah_fu_581_m_axi_gmem_WID,
        m_axi_gmem_WUSER => grp_wah_fu_581_m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID => grp_wah_fu_581_m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY => gmem_ARREADY,
        m_axi_gmem_ARADDR => grp_wah_fu_581_m_axi_gmem_ARADDR,
        m_axi_gmem_ARID => grp_wah_fu_581_m_axi_gmem_ARID,
        m_axi_gmem_ARLEN => grp_wah_fu_581_m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE => grp_wah_fu_581_m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST => grp_wah_fu_581_m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK => grp_wah_fu_581_m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE => grp_wah_fu_581_m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT => grp_wah_fu_581_m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS => grp_wah_fu_581_m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION => grp_wah_fu_581_m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER => grp_wah_fu_581_m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID => gmem_RVALID,
        m_axi_gmem_RREADY => grp_wah_fu_581_m_axi_gmem_RREADY,
        m_axi_gmem_RDATA => gmem_RDATA,
        m_axi_gmem_RLAST => ap_const_logic_0,
        m_axi_gmem_RID => ap_const_lv1_0,
        m_axi_gmem_RFIFONUM => gmem_RFIFONUM,
        m_axi_gmem_RUSER => ap_const_lv1_0,
        m_axi_gmem_RRESP => ap_const_lv2_0,
        m_axi_gmem_BVALID => ap_const_logic_0,
        m_axi_gmem_BREADY => grp_wah_fu_581_m_axi_gmem_BREADY,
        m_axi_gmem_BRESP => ap_const_lv2_0,
        m_axi_gmem_BID => ap_const_lv1_0,
        m_axi_gmem_BUSER => ap_const_lv1_0,
        bandpass_coeffs => wah_coeffs_read_reg_1643,
        control_signal_buffer_address0 => grp_wah_fu_581_control_signal_buffer_address0,
        control_signal_buffer_ce0 => grp_wah_fu_581_control_signal_buffer_ce0,
        control_signal_buffer_we0 => grp_wah_fu_581_control_signal_buffer_we0,
        control_signal_buffer_d0 => grp_wah_fu_581_control_signal_buffer_d0,
        control_signal_buffer_q0 => control_signals_buffer_q0,
        ap_return_0 => grp_wah_fu_581_ap_return_0,
        ap_return_1 => grp_wah_fu_581_ap_return_1,
        grp_fu_2119_p_din0 => grp_wah_fu_581_grp_fu_2119_p_din0,
        grp_fu_2119_p_din1 => grp_wah_fu_581_grp_fu_2119_p_din1,
        grp_fu_2119_p_opcode => grp_wah_fu_581_grp_fu_2119_p_opcode,
        grp_fu_2119_p_dout0 => grp_fu_2119_p2,
        grp_fu_2119_p_ce => grp_wah_fu_581_grp_fu_2119_p_ce,
        grp_fu_594_p_din0 => grp_wah_fu_581_grp_fu_594_p_din0,
        grp_fu_594_p_din1 => grp_wah_fu_581_grp_fu_594_p_din1,
        grp_fu_594_p_dout0 => grp_fu_594_p2,
        grp_fu_594_p_ce => grp_wah_fu_581_grp_fu_594_p_ce,
        grp_fu_602_p_din0 => grp_wah_fu_581_grp_fu_602_p_din0,
        grp_fu_602_p_dout0 => grp_fu_602_p1,
        grp_fu_602_p_ce => grp_wah_fu_581_grp_fu_602_p_ce);

    control_r_s_axi_U : component guitar_effects_control_r_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_R_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_R_DATA_WIDTH)
    port map (
        AWVALID => s_axi_control_r_AWVALID,
        AWREADY => s_axi_control_r_AWREADY,
        AWADDR => s_axi_control_r_AWADDR,
        WVALID => s_axi_control_r_WVALID,
        WREADY => s_axi_control_r_WREADY,
        WDATA => s_axi_control_r_WDATA,
        WSTRB => s_axi_control_r_WSTRB,
        ARVALID => s_axi_control_r_ARVALID,
        ARREADY => s_axi_control_r_ARREADY,
        ARADDR => s_axi_control_r_ARADDR,
        RVALID => s_axi_control_r_RVALID,
        RREADY => s_axi_control_r_RREADY,
        RDATA => s_axi_control_r_RDATA,
        RRESP => s_axi_control_r_RRESP,
        BVALID => s_axi_control_r_BVALID,
        BREADY => s_axi_control_r_BREADY,
        BRESP => s_axi_control_r_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        axilite_out => ap_phi_mux_empty_56_phi_fu_551_p4,
        axilite_out_ap_vld => axilite_out_ap_vld,
        control => control,
        distortion_threshold => distortion_threshold,
        distortion_clip_factor => distortion_clip_factor,
        compression_min_threshold => compression_min_threshold,
        compression_max_threshold => compression_max_threshold,
        compression_zero_threshold => compression_zero_threshold,
        delay_mult => delay_mult,
        delay_samples => delay_samples,
        tempo => tempo,
        wah_coeffs => wah_coeffs,
        debug_output => debug_output_local_0_fu_296,
        debug_output_ap_vld => debug_output_ap_vld,
        starting_sample => starting_sample);

    gmem_m_axi_U : component guitar_effects_gmem_m_axi
    generic map (
        CONSERVATIVE => 1,
        USER_MAXREQS => 5,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        USER_RFIFONUM_WIDTH => 9,
        C_M_AXI_ID_WIDTH => C_M_AXI_GMEM_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_GMEM_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_GMEM_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_GMEM_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_GMEM_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_GMEM_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_GMEM_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_GMEM_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_GMEM_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_GMEM_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_GMEM_CACHE_VALUE,
        USER_DW => 32,
        USER_AW => 64)
    port map (
        AWVALID => m_axi_gmem_AWVALID,
        AWREADY => m_axi_gmem_AWREADY,
        AWADDR => m_axi_gmem_AWADDR,
        AWID => m_axi_gmem_AWID,
        AWLEN => m_axi_gmem_AWLEN,
        AWSIZE => m_axi_gmem_AWSIZE,
        AWBURST => m_axi_gmem_AWBURST,
        AWLOCK => m_axi_gmem_AWLOCK,
        AWCACHE => m_axi_gmem_AWCACHE,
        AWPROT => m_axi_gmem_AWPROT,
        AWQOS => m_axi_gmem_AWQOS,
        AWREGION => m_axi_gmem_AWREGION,
        AWUSER => m_axi_gmem_AWUSER,
        WVALID => m_axi_gmem_WVALID,
        WREADY => m_axi_gmem_WREADY,
        WDATA => m_axi_gmem_WDATA,
        WSTRB => m_axi_gmem_WSTRB,
        WLAST => m_axi_gmem_WLAST,
        WID => m_axi_gmem_WID,
        WUSER => m_axi_gmem_WUSER,
        ARVALID => m_axi_gmem_ARVALID,
        ARREADY => m_axi_gmem_ARREADY,
        ARADDR => m_axi_gmem_ARADDR,
        ARID => m_axi_gmem_ARID,
        ARLEN => m_axi_gmem_ARLEN,
        ARSIZE => m_axi_gmem_ARSIZE,
        ARBURST => m_axi_gmem_ARBURST,
        ARLOCK => m_axi_gmem_ARLOCK,
        ARCACHE => m_axi_gmem_ARCACHE,
        ARPROT => m_axi_gmem_ARPROT,
        ARQOS => m_axi_gmem_ARQOS,
        ARREGION => m_axi_gmem_ARREGION,
        ARUSER => m_axi_gmem_ARUSER,
        RVALID => m_axi_gmem_RVALID,
        RREADY => m_axi_gmem_RREADY,
        RDATA => m_axi_gmem_RDATA,
        RLAST => m_axi_gmem_RLAST,
        RID => m_axi_gmem_RID,
        RUSER => m_axi_gmem_RUSER,
        RRESP => m_axi_gmem_RRESP,
        BVALID => m_axi_gmem_BVALID,
        BREADY => m_axi_gmem_BREADY,
        BRESP => m_axi_gmem_BRESP,
        BID => m_axi_gmem_BID,
        BUSER => m_axi_gmem_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => gmem_ARVALID,
        I_ARREADY => gmem_ARREADY,
        I_ARADDR => gmem_ARADDR,
        I_ARLEN => gmem_ARLEN,
        I_RVALID => gmem_RVALID,
        I_RREADY => gmem_RREADY,
        I_RDATA => gmem_RDATA,
        I_RFIFONUM => gmem_RFIFONUM,
        I_AWVALID => ap_const_logic_0,
        I_AWREADY => gmem_AWREADY,
        I_AWADDR => ap_const_lv64_0,
        I_AWLEN => ap_const_lv32_0,
        I_WVALID => ap_const_logic_0,
        I_WREADY => gmem_WREADY,
        I_WDATA => ap_const_lv32_0,
        I_WSTRB => ap_const_lv4_0,
        I_BVALID => gmem_BVALID,
        I_BREADY => ap_const_logic_0);

    fmul_32ns_32ns_32_4_max_dsp_1_U39 : component guitar_effects_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_594_p0,
        din1 => grp_fu_594_p1,
        ce => grp_fu_594_ce,
        dout => grp_fu_594_p2);

    fdiv_32ns_32ns_32_16_no_dsp_1_U40 : component guitar_effects_fdiv_32ns_32ns_32_16_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 16,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_598_p0,
        din1 => reg_608,
        ce => ap_const_logic_1,
        dout => grp_fu_598_p2);

    sitofp_32ns_32_6_no_dsp_1_U41 : component guitar_effects_sitofp_32ns_32_6_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_602_p0,
        ce => grp_fu_602_ce,
        dout => grp_fu_602_p1);

    sitofp_32ns_32_6_no_dsp_1_U42 : component guitar_effects_sitofp_32ns_32_6_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => compression_min_threshold_read_reg_1670,
        ce => grp_fu_605_ce,
        dout => grp_fu_605_p1);

    mul_32s_8s_40_2_1_U43 : component guitar_effects_mul_32s_8s_40_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 8,
        dout_WIDTH => 40)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => r_V_3_reg_1867,
        din1 => grp_fu_875_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_875_p2);

    mul_32s_8s_40_2_1_U44 : component guitar_effects_mul_32s_8s_40_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 8,
        dout_WIDTH => 40)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => r_V_reg_1872,
        din1 => grp_fu_883_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_883_p2);

    srem_32ns_10ns_32_36_seq_1_U45 : component guitar_effects_srem_32ns_10ns_32_36_seq_1
    generic map (
        ID => 1,
        NUM_STAGE => 36,
        din0_WIDTH => 32,
        din1_WIDTH => 10,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        start => grp_fu_1069_ap_start,
        done => grp_fu_1069_ap_done,
        din0 => grp_fu_1069_p0,
        din1 => grp_fu_1069_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1069_p2);

    srem_32ns_18ns_17_36_seq_1_U46 : component guitar_effects_srem_32ns_18ns_17_36_seq_1
    generic map (
        ID => 1,
        NUM_STAGE => 36,
        din0_WIDTH => 32,
        din1_WIDTH => 18,
        dout_WIDTH => 17)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        start => grp_fu_1288_ap_start,
        done => grp_fu_1288_ap_done,
        din0 => grp_fu_1288_p0,
        din1 => grp_fu_1288_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1288_p2);

    srem_32ns_18ns_32_36_seq_1_U47 : component guitar_effects_srem_32ns_18ns_32_36_seq_1
    generic map (
        ID => 1,
        NUM_STAGE => 36,
        din0_WIDTH => 32,
        din1_WIDTH => 18,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        start => grp_fu_1300_ap_start,
        done => grp_fu_1300_ap_done,
        din0 => grp_fu_1300_p0,
        din1 => grp_fu_1300_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1300_p2);

    fadd_32ns_32ns_32_5_full_dsp_1_U48 : component guitar_effects_fadd_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_2119_p0,
        din1 => grp_fu_2119_p1,
        ce => grp_fu_2119_ce,
        dout => grp_fu_2119_p2);

    regslice_both_INPUT_r_V_data_V_U : component guitar_effects_regslice_both
    generic map (
        DataWidth => 32)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => INPUT_r_TDATA,
        vld_in => INPUT_r_TVALID,
        ack_in => regslice_both_INPUT_r_V_data_V_U_ack_in,
        data_out => INPUT_r_TDATA_int_regslice,
        vld_out => INPUT_r_TVALID_int_regslice,
        ack_out => INPUT_r_TREADY_int_regslice,
        apdone_blk => regslice_both_INPUT_r_V_data_V_U_apdone_blk);

    regslice_both_INPUT_r_V_keep_V_U : component guitar_effects_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => INPUT_r_TKEEP,
        vld_in => INPUT_r_TVALID,
        ack_in => regslice_both_INPUT_r_V_keep_V_U_ack_in,
        data_out => INPUT_r_TKEEP_int_regslice,
        vld_out => regslice_both_INPUT_r_V_keep_V_U_vld_out,
        ack_out => INPUT_r_TREADY_int_regslice,
        apdone_blk => regslice_both_INPUT_r_V_keep_V_U_apdone_blk);

    regslice_both_INPUT_r_V_strb_V_U : component guitar_effects_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => INPUT_r_TSTRB,
        vld_in => INPUT_r_TVALID,
        ack_in => regslice_both_INPUT_r_V_strb_V_U_ack_in,
        data_out => INPUT_r_TSTRB_int_regslice,
        vld_out => regslice_both_INPUT_r_V_strb_V_U_vld_out,
        ack_out => INPUT_r_TREADY_int_regslice,
        apdone_blk => regslice_both_INPUT_r_V_strb_V_U_apdone_blk);

    regslice_both_INPUT_r_V_user_V_U : component guitar_effects_regslice_both
    generic map (
        DataWidth => 2)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => INPUT_r_TUSER,
        vld_in => INPUT_r_TVALID,
        ack_in => regslice_both_INPUT_r_V_user_V_U_ack_in,
        data_out => INPUT_r_TUSER_int_regslice,
        vld_out => regslice_both_INPUT_r_V_user_V_U_vld_out,
        ack_out => INPUT_r_TREADY_int_regslice,
        apdone_blk => regslice_both_INPUT_r_V_user_V_U_apdone_blk);

    regslice_both_INPUT_r_V_last_V_U : component guitar_effects_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => INPUT_r_TLAST,
        vld_in => INPUT_r_TVALID,
        ack_in => regslice_both_INPUT_r_V_last_V_U_ack_in,
        data_out => INPUT_r_TLAST_int_regslice,
        vld_out => regslice_both_INPUT_r_V_last_V_U_vld_out,
        ack_out => INPUT_r_TREADY_int_regslice,
        apdone_blk => regslice_both_INPUT_r_V_last_V_U_apdone_blk);

    regslice_both_INPUT_r_V_id_V_U : component guitar_effects_regslice_both
    generic map (
        DataWidth => 5)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => INPUT_r_TID,
        vld_in => INPUT_r_TVALID,
        ack_in => regslice_both_INPUT_r_V_id_V_U_ack_in,
        data_out => INPUT_r_TID_int_regslice,
        vld_out => regslice_both_INPUT_r_V_id_V_U_vld_out,
        ack_out => INPUT_r_TREADY_int_regslice,
        apdone_blk => regslice_both_INPUT_r_V_id_V_U_apdone_blk);

    regslice_both_INPUT_r_V_dest_V_U : component guitar_effects_regslice_both
    generic map (
        DataWidth => 6)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => INPUT_r_TDEST,
        vld_in => INPUT_r_TVALID,
        ack_in => regslice_both_INPUT_r_V_dest_V_U_ack_in,
        data_out => INPUT_r_TDEST_int_regslice,
        vld_out => regslice_both_INPUT_r_V_dest_V_U_vld_out,
        ack_out => INPUT_r_TREADY_int_regslice,
        apdone_blk => regslice_both_INPUT_r_V_dest_V_U_apdone_blk);

    regslice_both_OUTPUT_r_V_data_V_U : component guitar_effects_regslice_both
    generic map (
        DataWidth => 32)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => ap_phi_mux_tmp_int_5_phi_fu_563_p4,
        vld_in => OUTPUT_r_TVALID_int_regslice,
        ack_in => OUTPUT_r_TREADY_int_regslice,
        data_out => OUTPUT_r_TDATA,
        vld_out => regslice_both_OUTPUT_r_V_data_V_U_vld_out,
        ack_out => OUTPUT_r_TREADY,
        apdone_blk => regslice_both_OUTPUT_r_V_data_V_U_apdone_blk);

    regslice_both_OUTPUT_r_V_keep_V_U : component guitar_effects_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => tmp_keep_V_reg_1833,
        vld_in => OUTPUT_r_TVALID_int_regslice,
        ack_in => regslice_both_OUTPUT_r_V_keep_V_U_ack_in_dummy,
        data_out => OUTPUT_r_TKEEP,
        vld_out => regslice_both_OUTPUT_r_V_keep_V_U_vld_out,
        ack_out => OUTPUT_r_TREADY,
        apdone_blk => regslice_both_OUTPUT_r_V_keep_V_U_apdone_blk);

    regslice_both_OUTPUT_r_V_strb_V_U : component guitar_effects_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => tmp_strb_V_reg_1838,
        vld_in => OUTPUT_r_TVALID_int_regslice,
        ack_in => regslice_both_OUTPUT_r_V_strb_V_U_ack_in_dummy,
        data_out => OUTPUT_r_TSTRB,
        vld_out => regslice_both_OUTPUT_r_V_strb_V_U_vld_out,
        ack_out => OUTPUT_r_TREADY,
        apdone_blk => regslice_both_OUTPUT_r_V_strb_V_U_apdone_blk);

    regslice_both_OUTPUT_r_V_user_V_U : component guitar_effects_regslice_both
    generic map (
        DataWidth => 2)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => tmp_user_V_reg_1843,
        vld_in => OUTPUT_r_TVALID_int_regslice,
        ack_in => regslice_both_OUTPUT_r_V_user_V_U_ack_in_dummy,
        data_out => OUTPUT_r_TUSER,
        vld_out => regslice_both_OUTPUT_r_V_user_V_U_vld_out,
        ack_out => OUTPUT_r_TREADY,
        apdone_blk => regslice_both_OUTPUT_r_V_user_V_U_apdone_blk);

    regslice_both_OUTPUT_r_V_last_V_U : component guitar_effects_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => OUTPUT_r_TLAST_int_regslice,
        vld_in => OUTPUT_r_TVALID_int_regslice,
        ack_in => regslice_both_OUTPUT_r_V_last_V_U_ack_in_dummy,
        data_out => OUTPUT_r_TLAST,
        vld_out => regslice_both_OUTPUT_r_V_last_V_U_vld_out,
        ack_out => OUTPUT_r_TREADY,
        apdone_blk => regslice_both_OUTPUT_r_V_last_V_U_apdone_blk);

    regslice_both_OUTPUT_r_V_id_V_U : component guitar_effects_regslice_both
    generic map (
        DataWidth => 5)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => tmp_id_V_reg_1852,
        vld_in => OUTPUT_r_TVALID_int_regslice,
        ack_in => regslice_both_OUTPUT_r_V_id_V_U_ack_in_dummy,
        data_out => OUTPUT_r_TID,
        vld_out => regslice_both_OUTPUT_r_V_id_V_U_vld_out,
        ack_out => OUTPUT_r_TREADY,
        apdone_blk => regslice_both_OUTPUT_r_V_id_V_U_apdone_blk);

    regslice_both_OUTPUT_r_V_dest_V_U : component guitar_effects_regslice_both
    generic map (
        DataWidth => 6)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => tmp_dest_V_reg_1857,
        vld_in => OUTPUT_r_TVALID_int_regslice,
        ack_in => regslice_both_OUTPUT_r_V_dest_V_U_ack_in_dummy,
        data_out => OUTPUT_r_TDEST,
        vld_out => regslice_both_OUTPUT_r_V_dest_V_U_vld_out,
        ack_out => OUTPUT_r_TREADY,
        apdone_blk => regslice_both_OUTPUT_r_V_dest_V_U_apdone_blk);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_guitar_effects_Pipeline_LPF_Loop_fu_572_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_guitar_effects_Pipeline_LPF_Loop_fu_572_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
                    grp_guitar_effects_Pipeline_LPF_Loop_fu_572_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_guitar_effects_Pipeline_LPF_Loop_fu_572_ap_ready = ap_const_logic_1)) then 
                    grp_guitar_effects_Pipeline_LPF_Loop_fu_572_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_wah_fu_581_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_wah_fu_581_ap_start_reg <= ap_const_logic_0;
            else
                if (((trunc_ln23_reg_1705 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state162))) then 
                    grp_wah_fu_581_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_wah_fu_581_ap_ready = ap_const_logic_1)) then 
                    grp_wah_fu_581_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    compression_buffer_index_fu_288_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln83_fu_701_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                compression_buffer_index_fu_288 <= ap_const_lv32_0;
            elsif ((((icmp_ln188_fu_1100_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln193_fu_1115_p2) and (ap_const_logic_1 = ap_CS_fsm_state56)) or ((icmp_ln188_fu_1100_p2 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln193_fu_1115_p2) and (ap_const_logic_1 = ap_CS_fsm_state56)) or ((icmp_ln188_fu_1100_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state56)))) then 
                compression_buffer_index_fu_288 <= compression_buffer_index_1_reg_1962;
            end if; 
        end if;
    end process;

    current_sample_assign_fu_280_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln83_fu_701_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                current_sample_assign_fu_280 <= ap_const_lv32_0;
            elsif ((not(((ap_const_boolean_1 = ap_block_state163_on_subcall_done) or (ap_const_boolean_1 = ap_block_state163_io) or ((ap_const_logic_0 = OUTPUT_r_TREADY_int_regslice) and (tmp_last_V_reg_1848 = ap_const_lv1_0)) or ((ap_const_logic_0 = OUTPUT_r_TREADY_int_regslice) and (tmp_last_V_reg_1848 = ap_const_lv1_1)))) and (tmp_last_V_reg_1848 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state163))) then 
                current_sample_assign_fu_280 <= current_sample_reg_1947;
            end if; 
        end if;
    end process;

    debug_output_local_0_fu_296_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                debug_output_local_0_fu_296 <= gmem_addr_read_reg_1797;
            elsif (((trunc_ln23_reg_1705 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state162))) then 
                debug_output_local_0_fu_296 <= ap_const_lv32_F000000;
            end if; 
        end if;
    end process;

    delay_buffer_index_fu_284_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln83_fu_701_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                delay_buffer_index_fu_284 <= ap_const_lv32_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state146)) then 
                delay_buffer_index_fu_284 <= grp_fu_1300_p2;
            end if; 
        end if;
    end process;

    empty_47_fu_268_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond3146_fu_640_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                empty_47_fu_268 <= ap_const_lv17_0;
            elsif (((exitcond3093_fu_670_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                empty_47_fu_268 <= empty_49_fu_676_p2;
            end if; 
        end if;
    end process;

    empty_51_fu_276_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln83_fu_701_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                empty_51_fu_276 <= ap_const_lv32_0;
            elsif ((not(((ap_const_boolean_1 = ap_block_state163_on_subcall_done) or (ap_const_boolean_1 = ap_block_state163_io) or ((ap_const_logic_0 = OUTPUT_r_TREADY_int_regslice) and (tmp_last_V_reg_1848 = ap_const_lv1_0)) or ((ap_const_logic_0 = OUTPUT_r_TREADY_int_regslice) and (tmp_last_V_reg_1848 = ap_const_lv1_1)))) and (tmp_last_V_reg_1848 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state163))) then 
                empty_51_fu_276 <= ap_phi_mux_empty_56_phi_fu_551_p4;
            end if; 
        end if;
    end process;

    empty_54_reg_498_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln188_fu_1100_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln193_fu_1115_p2) and (ap_const_logic_1 = ap_CS_fsm_state56))) then 
                empty_54_reg_498 <= or_ln109_fu_1088_p2;
            elsif (((tmp_11_reg_1783 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state18))) then 
                empty_54_reg_498 <= empty_53_fu_1022_p3;
            elsif ((((icmp_ln188_reg_1986 = ap_const_lv1_0) and (tmp_11_reg_1783 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln193_reg_1990) and (ap_const_logic_1 = ap_CS_fsm_state84)) or ((icmp_ln188_reg_1986 = ap_const_lv1_1) and (tmp_11_reg_1783 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state84)))) then 
                empty_54_reg_498 <= or_ln109_reg_1974;
            end if; 
        end if;
    end process;

    empty_55_reg_526_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_12_reg_1787 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state84))) then 
                empty_55_reg_526 <= ap_phi_mux_empty_54_phi_fu_501_p8;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state161)) then 
                empty_55_reg_526 <= or_ln114_fu_1563_p2;
            end if; 
        end if;
    end process;

    empty_56_reg_548_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln23_reg_1705 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state162))) then 
                empty_56_reg_548 <= empty_55_reg_526;
            elsif ((not(((ap_const_boolean_1 = ap_block_state163_on_subcall_done) or (ap_const_boolean_1 = ap_block_state163_io) or ((ap_const_logic_0 = OUTPUT_r_TREADY_int_regslice) and (tmp_last_V_reg_1848 = ap_const_lv1_0)) or ((ap_const_logic_0 = OUTPUT_r_TREADY_int_regslice) and (tmp_last_V_reg_1848 = ap_const_lv1_1)))) and (trunc_ln23_reg_1705 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state163))) then 
                empty_56_reg_548 <= or_ln119_fu_1602_p2;
            end if; 
        end if;
    end process;

    empty_fu_244_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
                empty_fu_244 <= ap_const_lv9_0;
            elsif (((exitcond3146_fu_640_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                empty_fu_244 <= empty_46_fu_646_p2;
            end if; 
        end if;
    end process;

    i_fu_272_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond3093_fu_670_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                i_fu_272 <= ap_const_lv7_0;
            elsif (((icmp_ln83_fu_701_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                i_fu_272 <= add_ln83_fu_707_p2;
            end if; 
        end if;
    end process;

    tmp_int_1_reg_537_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_12_reg_1787 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state84))) then 
                tmp_int_1_reg_537 <= ap_phi_mux_tmp_int_phi_fu_515_p8;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state161)) then 
                tmp_int_1_reg_537 <= output_fu_1582_p2;
            end if; 
        end if;
    end process;

    tmp_int_5_reg_559_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln23_reg_1705 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state162))) then 
                tmp_int_5_reg_559 <= tmp_int_1_reg_537;
            elsif ((not(((ap_const_boolean_1 = ap_block_state163_on_subcall_done) or (ap_const_boolean_1 = ap_block_state163_io) or ((ap_const_logic_0 = OUTPUT_r_TREADY_int_regslice) and (tmp_last_V_reg_1848 = ap_const_lv1_0)) or ((ap_const_logic_0 = OUTPUT_r_TREADY_int_regslice) and (tmp_last_V_reg_1848 = ap_const_lv1_1)))) and (trunc_ln23_reg_1705 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state163))) then 
                tmp_int_5_reg_559 <= grp_wah_fu_581_ap_return_0;
            end if; 
        end if;
    end process;

    tmp_int_reg_512_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((tmp_11_reg_1783 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state18)) or ((icmp_ln188_fu_1100_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln193_fu_1115_p2) and (ap_const_logic_1 = ap_CS_fsm_state56)))) then 
                tmp_int_reg_512 <= result_4_reg_1926;
            elsif (((icmp_ln188_reg_1986 = ap_const_lv1_0) and (tmp_11_reg_1783 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln193_reg_1990) and (ap_const_logic_1 = ap_CS_fsm_state84))) then 
                tmp_int_reg_512 <= result_V_13_fu_1261_p3;
            elsif (((icmp_ln188_reg_1986 = ap_const_lv1_1) and (tmp_11_reg_1783 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state84))) then 
                tmp_int_reg_512 <= result_V_12_fu_1273_p3;
            end if; 
        end if;
    end process;

    wah_buffer_index_1_fu_292_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln83_fu_701_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                wah_buffer_index_1_fu_292 <= ap_const_lv32_0;
            elsif ((not(((ap_const_boolean_1 = ap_block_state163_on_subcall_done) or (ap_const_boolean_1 = ap_block_state163_io) or ((ap_const_logic_0 = OUTPUT_r_TREADY_int_regslice) and (tmp_last_V_reg_1848 = ap_const_lv1_0)) or ((ap_const_logic_0 = OUTPUT_r_TREADY_int_regslice) and (tmp_last_V_reg_1848 = ap_const_lv1_1)))) and (trunc_ln23_reg_1705 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state163))) then 
                wah_buffer_index_1_fu_292 <= grp_wah_fu_581_ap_return_1;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln188_fu_1100_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state56))) then
                and_ln193_reg_1990 <= and_ln193_fu_1115_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state53)) then
                compression_buffer_index_1_reg_1962 <= grp_fu_1069_p2;
                trunc_ln67_reg_1969 <= trunc_ln67_fu_1081_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                compression_max_threshold_read_reg_1664 <= compression_max_threshold;
                compression_min_threshold_read_reg_1670 <= compression_min_threshold;
                compression_zero_threshold_read_reg_1659 <= compression_zero_threshold;
                control_read_reg_1692 <= control;
                delay_mult_read_reg_1654 <= delay_mult;
                delay_samples_read_reg_1649 <= delay_samples;
                distortion_clip_factor_read_reg_1677 <= distortion_clip_factor;
                distortion_threshold_read_reg_1682 <= distortion_threshold;
                trunc_ln23_reg_1705 <= trunc_ln23_fu_623_p1;
                wah_coeffs_read_reg_1643 <= wah_coeffs;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then
                conv16_i_reg_1818 <= grp_fu_602_p1;
                conv24_i_reg_1823 <= grp_fu_605_p1;
                conv7_i_i_i_reg_1812 <= conv7_i_i_i_fu_794_p1;
                negative_threshold_reg_1807 <= negative_threshold_fu_789_p2;
                rev_reg_1802 <= rev_fu_784_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state18)) then
                current_sample_reg_1947 <= current_sample_fu_1029_p2;
                empty_53_reg_1941 <= empty_53_fu_1022_p3;
                trunc_ln76_reg_1936 <= trunc_ln76_fu_1012_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state159)) then
                data_V_2_reg_2076 <= data_V_2_fu_1442_p1;
                isNeg_2_reg_2086 <= add_ln346_2_fu_1464_p2(8 downto 8);
                p_Result_24_reg_2081 <= p_Result_24_fu_1456_p1;
                ush_2_reg_2091 <= ush_2_fu_1488_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_12_reg_1787 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state84))) then
                delay_buffer_index_load_reg_2020 <= delay_buffer_index_fu_284;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state148)) then
                delay_buffer_load_reg_2071 <= delay_buffer_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state12)) then
                gmem_addr_read_reg_1797 <= gmem_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state14)) then
                icmp_ln147_reg_1862 <= icmp_ln147_fu_829_p2;
                or_ln149_reg_1877 <= or_ln149_fu_867_p2;
                r_V_3_reg_1867 <= r_V_3_fu_834_p2;
                r_V_reg_1872 <= r_V_fu_839_p2;
                tmp_data_V_1_reg_1828 <= INPUT_r_TDATA_int_regslice;
                tmp_dest_V_reg_1857 <= INPUT_r_TDEST_int_regslice;
                tmp_id_V_reg_1852 <= INPUT_r_TID_int_regslice;
                tmp_keep_V_reg_1833 <= INPUT_r_TKEEP_int_regslice;
                tmp_last_V_reg_1848 <= INPUT_r_TLAST_int_regslice;
                tmp_strb_V_reg_1838 <= INPUT_r_TSTRB_int_regslice;
                tmp_user_V_reg_1843 <= INPUT_r_TUSER_int_regslice;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_11_reg_1783 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state18))) then
                icmp_ln180_reg_1957 <= icmp_ln180_fu_1075_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state56)) then
                icmp_ln188_reg_1986 <= icmp_ln188_fu_1100_p2;
                    or_ln109_reg_1974(1 downto 0) <= or_ln109_fu_1088_p2(1 downto 0);    or_ln109_reg_1974(31 downto 3) <= or_ln109_fu_1088_p2(31 downto 3);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state82)) then
                isNeg_1_reg_2004 <= add_ln346_1_fu_1163_p2(8 downto 8);
                p_Result_21_reg_1994 <= data_V_1_fu_1133_p1(31 downto 31);
                p_Result_22_reg_1999 <= p_Result_22_fu_1155_p1;
                ush_1_reg_2009 <= ush_1_fu_1187_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state110)) then
                isNeg_reg_2045 <= add_ln346_fu_1336_p2(8 downto 8);
                p_Result_19_reg_2035 <= data_V_fu_1306_p1(31 downto 31);
                p_Result_20_reg_2040 <= p_Result_20_fu_1328_p1;
                ush_reg_2050 <= ush_fu_1360_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_ln149_reg_1877 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state16))) then
                r_V_12_reg_1892 <= grp_fu_875_p2;
                r_V_13_reg_1909 <= grp_fu_883_p2;
                ret_V_3_cast_reg_1914 <= grp_fu_883_p2(38 downto 7);
                ret_V_cast_reg_1897 <= grp_fu_875_p2(38 downto 7);
                trunc_ln1049_1_reg_1921 <= trunc_ln1049_1_fu_912_p1;
                trunc_ln1049_reg_1904 <= trunc_ln1049_fu_898_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state154) or (ap_const_logic_1 = ap_CS_fsm_state105) or (ap_const_logic_1 = ap_CS_fsm_state89) or (ap_const_logic_1 = ap_CS_fsm_state77) or (ap_const_logic_1 = ap_CS_fsm_state61))) then
                reg_608 <= grp_fu_602_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state105) or (ap_const_logic_1 = ap_CS_fsm_state77))) then
                reg_614 <= grp_fu_598_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state158) or (ap_const_logic_1 = ap_CS_fsm_state109) or (ap_const_logic_1 = ap_CS_fsm_state81))) then
                reg_619 <= grp_fu_594_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then
                result_4_reg_1926 <= result_4_fu_1000_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state160)) then
                result_V_10_reg_2101 <= result_V_10_fu_1557_p2;
                val_2_reg_2096 <= val_2_fu_1550_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state146)) then
                srem_ln208_reg_2061 <= grp_fu_1288_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln83_fu_701_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                tmp_11_reg_1783 <= control_read_reg_1692(2 downto 2);
                tmp_12_reg_1787 <= control_read_reg_1692(1 downto 1);
                tmp_reg_1776 <= control_read_reg_1692(3 downto 3);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state83)) then
                val_1_reg_2014 <= val_1_fu_1249_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state111)) then
                val_reg_2055 <= val_fu_1422_p3;
            end if;
        end if;
    end process;
    or_ln109_reg_1974(2) <= '1';

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_CS_fsm_state5, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state163, tmp_last_V_reg_1848, ap_CS_fsm_state165, ap_CS_fsm_state164, ap_CS_fsm_state4, icmp_ln83_fu_701_p2, tmp_11_reg_1783, tmp_12_reg_1787, ap_CS_fsm_state18, ap_CS_fsm_state56, icmp_ln188_fu_1100_p2, and_ln193_fu_1115_p2, ap_CS_fsm_state84, grp_guitar_effects_Pipeline_LPF_Loop_fu_572_ap_done, gmem_ARREADY, gmem_RVALID, ap_block_state163_io, ap_block_state163_on_subcall_done, ap_CS_fsm_state55, ap_CS_fsm_state2, exitcond3146_fu_640_p2, ap_CS_fsm_state3, exitcond3093_fu_670_p2, regslice_both_OUTPUT_r_V_data_V_U_apdone_blk, INPUT_r_TVALID_int_regslice, OUTPUT_r_TREADY_int_regslice)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                ap_NS_fsm <= ap_ST_fsm_state2;
            when ap_ST_fsm_state2 => 
                if (((exitcond3146_fu_640_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                if (((exitcond3093_fu_670_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                if (((icmp_ln83_fu_701_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state5 => 
                if (((gmem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                if (((gmem_RVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state14) and (ap_const_logic_1 = INPUT_r_TVALID_int_regslice))) then
                    ap_NS_fsm <= ap_ST_fsm_state15;
                else
                    ap_NS_fsm <= ap_ST_fsm_state14;
                end if;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                if (((tmp_11_reg_1783 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state18))) then
                    ap_NS_fsm <= ap_ST_fsm_state84;
                else
                    ap_NS_fsm <= ap_ST_fsm_state19;
                end if;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_state27;
            when ap_ST_fsm_state27 => 
                ap_NS_fsm <= ap_ST_fsm_state28;
            when ap_ST_fsm_state28 => 
                ap_NS_fsm <= ap_ST_fsm_state29;
            when ap_ST_fsm_state29 => 
                ap_NS_fsm <= ap_ST_fsm_state30;
            when ap_ST_fsm_state30 => 
                ap_NS_fsm <= ap_ST_fsm_state31;
            when ap_ST_fsm_state31 => 
                ap_NS_fsm <= ap_ST_fsm_state32;
            when ap_ST_fsm_state32 => 
                ap_NS_fsm <= ap_ST_fsm_state33;
            when ap_ST_fsm_state33 => 
                ap_NS_fsm <= ap_ST_fsm_state34;
            when ap_ST_fsm_state34 => 
                ap_NS_fsm <= ap_ST_fsm_state35;
            when ap_ST_fsm_state35 => 
                ap_NS_fsm <= ap_ST_fsm_state36;
            when ap_ST_fsm_state36 => 
                ap_NS_fsm <= ap_ST_fsm_state37;
            when ap_ST_fsm_state37 => 
                ap_NS_fsm <= ap_ST_fsm_state38;
            when ap_ST_fsm_state38 => 
                ap_NS_fsm <= ap_ST_fsm_state39;
            when ap_ST_fsm_state39 => 
                ap_NS_fsm <= ap_ST_fsm_state40;
            when ap_ST_fsm_state40 => 
                ap_NS_fsm <= ap_ST_fsm_state41;
            when ap_ST_fsm_state41 => 
                ap_NS_fsm <= ap_ST_fsm_state42;
            when ap_ST_fsm_state42 => 
                ap_NS_fsm <= ap_ST_fsm_state43;
            when ap_ST_fsm_state43 => 
                ap_NS_fsm <= ap_ST_fsm_state44;
            when ap_ST_fsm_state44 => 
                ap_NS_fsm <= ap_ST_fsm_state45;
            when ap_ST_fsm_state45 => 
                ap_NS_fsm <= ap_ST_fsm_state46;
            when ap_ST_fsm_state46 => 
                ap_NS_fsm <= ap_ST_fsm_state47;
            when ap_ST_fsm_state47 => 
                ap_NS_fsm <= ap_ST_fsm_state48;
            when ap_ST_fsm_state48 => 
                ap_NS_fsm <= ap_ST_fsm_state49;
            when ap_ST_fsm_state49 => 
                ap_NS_fsm <= ap_ST_fsm_state50;
            when ap_ST_fsm_state50 => 
                ap_NS_fsm <= ap_ST_fsm_state51;
            when ap_ST_fsm_state51 => 
                ap_NS_fsm <= ap_ST_fsm_state52;
            when ap_ST_fsm_state52 => 
                ap_NS_fsm <= ap_ST_fsm_state53;
            when ap_ST_fsm_state53 => 
                ap_NS_fsm <= ap_ST_fsm_state54;
            when ap_ST_fsm_state54 => 
                ap_NS_fsm <= ap_ST_fsm_state55;
            when ap_ST_fsm_state55 => 
                if (((grp_guitar_effects_Pipeline_LPF_Loop_fu_572_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state55))) then
                    ap_NS_fsm <= ap_ST_fsm_state56;
                else
                    ap_NS_fsm <= ap_ST_fsm_state55;
                end if;
            when ap_ST_fsm_state56 => 
                if (((icmp_ln188_fu_1100_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln193_fu_1115_p2) and (ap_const_logic_1 = ap_CS_fsm_state56))) then
                    ap_NS_fsm <= ap_ST_fsm_state84;
                elsif (((icmp_ln188_fu_1100_p2 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln193_fu_1115_p2) and (ap_const_logic_1 = ap_CS_fsm_state56))) then
                    ap_NS_fsm <= ap_ST_fsm_state57;
                else
                    ap_NS_fsm <= ap_ST_fsm_state85;
                end if;
            when ap_ST_fsm_state57 => 
                ap_NS_fsm <= ap_ST_fsm_state58;
            when ap_ST_fsm_state58 => 
                ap_NS_fsm <= ap_ST_fsm_state59;
            when ap_ST_fsm_state59 => 
                ap_NS_fsm <= ap_ST_fsm_state60;
            when ap_ST_fsm_state60 => 
                ap_NS_fsm <= ap_ST_fsm_state61;
            when ap_ST_fsm_state61 => 
                ap_NS_fsm <= ap_ST_fsm_state62;
            when ap_ST_fsm_state62 => 
                ap_NS_fsm <= ap_ST_fsm_state63;
            when ap_ST_fsm_state63 => 
                ap_NS_fsm <= ap_ST_fsm_state64;
            when ap_ST_fsm_state64 => 
                ap_NS_fsm <= ap_ST_fsm_state65;
            when ap_ST_fsm_state65 => 
                ap_NS_fsm <= ap_ST_fsm_state66;
            when ap_ST_fsm_state66 => 
                ap_NS_fsm <= ap_ST_fsm_state67;
            when ap_ST_fsm_state67 => 
                ap_NS_fsm <= ap_ST_fsm_state68;
            when ap_ST_fsm_state68 => 
                ap_NS_fsm <= ap_ST_fsm_state69;
            when ap_ST_fsm_state69 => 
                ap_NS_fsm <= ap_ST_fsm_state70;
            when ap_ST_fsm_state70 => 
                ap_NS_fsm <= ap_ST_fsm_state71;
            when ap_ST_fsm_state71 => 
                ap_NS_fsm <= ap_ST_fsm_state72;
            when ap_ST_fsm_state72 => 
                ap_NS_fsm <= ap_ST_fsm_state73;
            when ap_ST_fsm_state73 => 
                ap_NS_fsm <= ap_ST_fsm_state74;
            when ap_ST_fsm_state74 => 
                ap_NS_fsm <= ap_ST_fsm_state75;
            when ap_ST_fsm_state75 => 
                ap_NS_fsm <= ap_ST_fsm_state76;
            when ap_ST_fsm_state76 => 
                ap_NS_fsm <= ap_ST_fsm_state77;
            when ap_ST_fsm_state77 => 
                ap_NS_fsm <= ap_ST_fsm_state78;
            when ap_ST_fsm_state78 => 
                ap_NS_fsm <= ap_ST_fsm_state79;
            when ap_ST_fsm_state79 => 
                ap_NS_fsm <= ap_ST_fsm_state80;
            when ap_ST_fsm_state80 => 
                ap_NS_fsm <= ap_ST_fsm_state81;
            when ap_ST_fsm_state81 => 
                ap_NS_fsm <= ap_ST_fsm_state82;
            when ap_ST_fsm_state82 => 
                ap_NS_fsm <= ap_ST_fsm_state83;
            when ap_ST_fsm_state83 => 
                ap_NS_fsm <= ap_ST_fsm_state84;
            when ap_ST_fsm_state84 => 
                if (((tmp_12_reg_1787 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state84))) then
                    ap_NS_fsm <= ap_ST_fsm_state162;
                else
                    ap_NS_fsm <= ap_ST_fsm_state112;
                end if;
            when ap_ST_fsm_state85 => 
                ap_NS_fsm <= ap_ST_fsm_state86;
            when ap_ST_fsm_state86 => 
                ap_NS_fsm <= ap_ST_fsm_state87;
            when ap_ST_fsm_state87 => 
                ap_NS_fsm <= ap_ST_fsm_state88;
            when ap_ST_fsm_state88 => 
                ap_NS_fsm <= ap_ST_fsm_state89;
            when ap_ST_fsm_state89 => 
                ap_NS_fsm <= ap_ST_fsm_state90;
            when ap_ST_fsm_state90 => 
                ap_NS_fsm <= ap_ST_fsm_state91;
            when ap_ST_fsm_state91 => 
                ap_NS_fsm <= ap_ST_fsm_state92;
            when ap_ST_fsm_state92 => 
                ap_NS_fsm <= ap_ST_fsm_state93;
            when ap_ST_fsm_state93 => 
                ap_NS_fsm <= ap_ST_fsm_state94;
            when ap_ST_fsm_state94 => 
                ap_NS_fsm <= ap_ST_fsm_state95;
            when ap_ST_fsm_state95 => 
                ap_NS_fsm <= ap_ST_fsm_state96;
            when ap_ST_fsm_state96 => 
                ap_NS_fsm <= ap_ST_fsm_state97;
            when ap_ST_fsm_state97 => 
                ap_NS_fsm <= ap_ST_fsm_state98;
            when ap_ST_fsm_state98 => 
                ap_NS_fsm <= ap_ST_fsm_state99;
            when ap_ST_fsm_state99 => 
                ap_NS_fsm <= ap_ST_fsm_state100;
            when ap_ST_fsm_state100 => 
                ap_NS_fsm <= ap_ST_fsm_state101;
            when ap_ST_fsm_state101 => 
                ap_NS_fsm <= ap_ST_fsm_state102;
            when ap_ST_fsm_state102 => 
                ap_NS_fsm <= ap_ST_fsm_state103;
            when ap_ST_fsm_state103 => 
                ap_NS_fsm <= ap_ST_fsm_state104;
            when ap_ST_fsm_state104 => 
                ap_NS_fsm <= ap_ST_fsm_state105;
            when ap_ST_fsm_state105 => 
                ap_NS_fsm <= ap_ST_fsm_state106;
            when ap_ST_fsm_state106 => 
                ap_NS_fsm <= ap_ST_fsm_state107;
            when ap_ST_fsm_state107 => 
                ap_NS_fsm <= ap_ST_fsm_state108;
            when ap_ST_fsm_state108 => 
                ap_NS_fsm <= ap_ST_fsm_state109;
            when ap_ST_fsm_state109 => 
                ap_NS_fsm <= ap_ST_fsm_state110;
            when ap_ST_fsm_state110 => 
                ap_NS_fsm <= ap_ST_fsm_state111;
            when ap_ST_fsm_state111 => 
                ap_NS_fsm <= ap_ST_fsm_state84;
            when ap_ST_fsm_state112 => 
                ap_NS_fsm <= ap_ST_fsm_state113;
            when ap_ST_fsm_state113 => 
                ap_NS_fsm <= ap_ST_fsm_state114;
            when ap_ST_fsm_state114 => 
                ap_NS_fsm <= ap_ST_fsm_state115;
            when ap_ST_fsm_state115 => 
                ap_NS_fsm <= ap_ST_fsm_state116;
            when ap_ST_fsm_state116 => 
                ap_NS_fsm <= ap_ST_fsm_state117;
            when ap_ST_fsm_state117 => 
                ap_NS_fsm <= ap_ST_fsm_state118;
            when ap_ST_fsm_state118 => 
                ap_NS_fsm <= ap_ST_fsm_state119;
            when ap_ST_fsm_state119 => 
                ap_NS_fsm <= ap_ST_fsm_state120;
            when ap_ST_fsm_state120 => 
                ap_NS_fsm <= ap_ST_fsm_state121;
            when ap_ST_fsm_state121 => 
                ap_NS_fsm <= ap_ST_fsm_state122;
            when ap_ST_fsm_state122 => 
                ap_NS_fsm <= ap_ST_fsm_state123;
            when ap_ST_fsm_state123 => 
                ap_NS_fsm <= ap_ST_fsm_state124;
            when ap_ST_fsm_state124 => 
                ap_NS_fsm <= ap_ST_fsm_state125;
            when ap_ST_fsm_state125 => 
                ap_NS_fsm <= ap_ST_fsm_state126;
            when ap_ST_fsm_state126 => 
                ap_NS_fsm <= ap_ST_fsm_state127;
            when ap_ST_fsm_state127 => 
                ap_NS_fsm <= ap_ST_fsm_state128;
            when ap_ST_fsm_state128 => 
                ap_NS_fsm <= ap_ST_fsm_state129;
            when ap_ST_fsm_state129 => 
                ap_NS_fsm <= ap_ST_fsm_state130;
            when ap_ST_fsm_state130 => 
                ap_NS_fsm <= ap_ST_fsm_state131;
            when ap_ST_fsm_state131 => 
                ap_NS_fsm <= ap_ST_fsm_state132;
            when ap_ST_fsm_state132 => 
                ap_NS_fsm <= ap_ST_fsm_state133;
            when ap_ST_fsm_state133 => 
                ap_NS_fsm <= ap_ST_fsm_state134;
            when ap_ST_fsm_state134 => 
                ap_NS_fsm <= ap_ST_fsm_state135;
            when ap_ST_fsm_state135 => 
                ap_NS_fsm <= ap_ST_fsm_state136;
            when ap_ST_fsm_state136 => 
                ap_NS_fsm <= ap_ST_fsm_state137;
            when ap_ST_fsm_state137 => 
                ap_NS_fsm <= ap_ST_fsm_state138;
            when ap_ST_fsm_state138 => 
                ap_NS_fsm <= ap_ST_fsm_state139;
            when ap_ST_fsm_state139 => 
                ap_NS_fsm <= ap_ST_fsm_state140;
            when ap_ST_fsm_state140 => 
                ap_NS_fsm <= ap_ST_fsm_state141;
            when ap_ST_fsm_state141 => 
                ap_NS_fsm <= ap_ST_fsm_state142;
            when ap_ST_fsm_state142 => 
                ap_NS_fsm <= ap_ST_fsm_state143;
            when ap_ST_fsm_state143 => 
                ap_NS_fsm <= ap_ST_fsm_state144;
            when ap_ST_fsm_state144 => 
                ap_NS_fsm <= ap_ST_fsm_state145;
            when ap_ST_fsm_state145 => 
                ap_NS_fsm <= ap_ST_fsm_state146;
            when ap_ST_fsm_state146 => 
                ap_NS_fsm <= ap_ST_fsm_state147;
            when ap_ST_fsm_state147 => 
                ap_NS_fsm <= ap_ST_fsm_state148;
            when ap_ST_fsm_state148 => 
                ap_NS_fsm <= ap_ST_fsm_state149;
            when ap_ST_fsm_state149 => 
                ap_NS_fsm <= ap_ST_fsm_state150;
            when ap_ST_fsm_state150 => 
                ap_NS_fsm <= ap_ST_fsm_state151;
            when ap_ST_fsm_state151 => 
                ap_NS_fsm <= ap_ST_fsm_state152;
            when ap_ST_fsm_state152 => 
                ap_NS_fsm <= ap_ST_fsm_state153;
            when ap_ST_fsm_state153 => 
                ap_NS_fsm <= ap_ST_fsm_state154;
            when ap_ST_fsm_state154 => 
                ap_NS_fsm <= ap_ST_fsm_state155;
            when ap_ST_fsm_state155 => 
                ap_NS_fsm <= ap_ST_fsm_state156;
            when ap_ST_fsm_state156 => 
                ap_NS_fsm <= ap_ST_fsm_state157;
            when ap_ST_fsm_state157 => 
                ap_NS_fsm <= ap_ST_fsm_state158;
            when ap_ST_fsm_state158 => 
                ap_NS_fsm <= ap_ST_fsm_state159;
            when ap_ST_fsm_state159 => 
                ap_NS_fsm <= ap_ST_fsm_state160;
            when ap_ST_fsm_state160 => 
                ap_NS_fsm <= ap_ST_fsm_state161;
            when ap_ST_fsm_state161 => 
                ap_NS_fsm <= ap_ST_fsm_state162;
            when ap_ST_fsm_state162 => 
                ap_NS_fsm <= ap_ST_fsm_state163;
            when ap_ST_fsm_state163 => 
                if ((not(((ap_const_boolean_1 = ap_block_state163_on_subcall_done) or (ap_const_boolean_1 = ap_block_state163_io) or ((ap_const_logic_0 = OUTPUT_r_TREADY_int_regslice) and (tmp_last_V_reg_1848 = ap_const_lv1_0)) or ((ap_const_logic_0 = OUTPUT_r_TREADY_int_regslice) and (tmp_last_V_reg_1848 = ap_const_lv1_1)))) and (tmp_last_V_reg_1848 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state163))) then
                    ap_NS_fsm <= ap_ST_fsm_state165;
                elsif ((not(((ap_const_boolean_1 = ap_block_state163_on_subcall_done) or (ap_const_boolean_1 = ap_block_state163_io) or ((ap_const_logic_0 = OUTPUT_r_TREADY_int_regslice) and (tmp_last_V_reg_1848 = ap_const_lv1_0)) or ((ap_const_logic_0 = OUTPUT_r_TREADY_int_regslice) and (tmp_last_V_reg_1848 = ap_const_lv1_1)))) and (tmp_last_V_reg_1848 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state163))) then
                    ap_NS_fsm <= ap_ST_fsm_state164;
                else
                    ap_NS_fsm <= ap_ST_fsm_state163;
                end if;
            when ap_ST_fsm_state164 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state164) and (ap_const_logic_1 = OUTPUT_r_TREADY_int_regslice))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                else
                    ap_NS_fsm <= ap_ST_fsm_state164;
                end if;
            when ap_ST_fsm_state165 => 
                if ((not(((ap_const_logic_0 = OUTPUT_r_TREADY_int_regslice) or (regslice_both_OUTPUT_r_V_data_V_U_apdone_blk = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state165))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state165;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;

    INPUT_r_TDATA_blk_n_assign_proc : process(ap_CS_fsm_state14, INPUT_r_TVALID_int_regslice)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            INPUT_r_TDATA_blk_n <= INPUT_r_TVALID_int_regslice;
        else 
            INPUT_r_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    INPUT_r_TREADY <= regslice_both_INPUT_r_V_data_V_U_ack_in;

    INPUT_r_TREADY_int_regslice_assign_proc : process(ap_CS_fsm_state14, INPUT_r_TVALID_int_regslice)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) and (ap_const_logic_1 = INPUT_r_TVALID_int_regslice))) then 
            INPUT_r_TREADY_int_regslice <= ap_const_logic_1;
        else 
            INPUT_r_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;


    OUTPUT_r_TDATA_blk_n_assign_proc : process(ap_CS_fsm_state163, tmp_last_V_reg_1848, ap_CS_fsm_state165, ap_CS_fsm_state164, OUTPUT_r_TREADY_int_regslice)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state164) or (ap_const_logic_1 = ap_CS_fsm_state165) or ((tmp_last_V_reg_1848 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state163)) or ((tmp_last_V_reg_1848 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state163)))) then 
            OUTPUT_r_TDATA_blk_n <= OUTPUT_r_TREADY_int_regslice;
        else 
            OUTPUT_r_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    OUTPUT_r_TLAST_int_regslice_assign_proc : process(tmp_last_V_reg_1848, ap_condition_2835)
    begin
        if ((ap_const_boolean_1 = ap_condition_2835)) then
            if ((tmp_last_V_reg_1848 = ap_const_lv1_1)) then 
                OUTPUT_r_TLAST_int_regslice <= ap_const_lv1_1;
            elsif ((tmp_last_V_reg_1848 = ap_const_lv1_0)) then 
                OUTPUT_r_TLAST_int_regslice <= ap_const_lv1_0;
            else 
                OUTPUT_r_TLAST_int_regslice <= "X";
            end if;
        else 
            OUTPUT_r_TLAST_int_regslice <= "X";
        end if; 
    end process;

    OUTPUT_r_TVALID <= regslice_both_OUTPUT_r_V_data_V_U_vld_out;

    OUTPUT_r_TVALID_int_regslice_assign_proc : process(ap_CS_fsm_state163, tmp_last_V_reg_1848, ap_block_state163_io, ap_block_state163_on_subcall_done, OUTPUT_r_TREADY_int_regslice)
    begin
        if (((not(((ap_const_boolean_1 = ap_block_state163_on_subcall_done) or (ap_const_boolean_1 = ap_block_state163_io) or ((ap_const_logic_0 = OUTPUT_r_TREADY_int_regslice) and (tmp_last_V_reg_1848 = ap_const_lv1_0)) or ((ap_const_logic_0 = OUTPUT_r_TREADY_int_regslice) and (tmp_last_V_reg_1848 = ap_const_lv1_1)))) and (tmp_last_V_reg_1848 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state163)) or (not(((ap_const_boolean_1 = ap_block_state163_on_subcall_done) or (ap_const_boolean_1 = ap_block_state163_io) or ((ap_const_logic_0 = OUTPUT_r_TREADY_int_regslice) and (tmp_last_V_reg_1848 = ap_const_lv1_0)) or ((ap_const_logic_0 = OUTPUT_r_TREADY_int_regslice) and (tmp_last_V_reg_1848 = ap_const_lv1_1)))) and (tmp_last_V_reg_1848 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state163)))) then 
            OUTPUT_r_TVALID_int_regslice <= ap_const_logic_1;
        else 
            OUTPUT_r_TVALID_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

    abs_in_1_fu_1050_p3 <= 
        sub_ln165_fu_1045_p2 when (tmp_16_fu_1038_p3(0) = '1') else 
        result_4_reg_1926;
    add_ln346_1_fu_1163_p2 <= std_logic_vector(unsigned(zext_ln346_1_fu_1159_p1) + unsigned(ap_const_lv9_181));
    add_ln346_2_fu_1464_p2 <= std_logic_vector(unsigned(zext_ln346_2_fu_1460_p1) + unsigned(ap_const_lv9_181));
    add_ln346_fu_1336_p2 <= std_logic_vector(unsigned(zext_ln346_fu_1332_p1) + unsigned(ap_const_lv9_181));
    add_ln83_fu_707_p2 <= std_logic_vector(unsigned(i_fu_272) + unsigned(ap_const_lv7_1));
    and_ln147_fu_988_p2 <= (tmp_reg_1776 and icmp_ln147_reg_1862);
    and_ln149_fu_861_p2 <= (xor_ln149_fu_855_p2 and xor_ln147_fu_844_p2);
    and_ln193_fu_1115_p2 <= (icmp_ln193_fu_1105_p2 and icmp_ln193_1_fu_1110_p2);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state100 <= ap_CS_fsm(99);
    ap_CS_fsm_state101 <= ap_CS_fsm(100);
    ap_CS_fsm_state102 <= ap_CS_fsm(101);
    ap_CS_fsm_state103 <= ap_CS_fsm(102);
    ap_CS_fsm_state104 <= ap_CS_fsm(103);
    ap_CS_fsm_state105 <= ap_CS_fsm(104);
    ap_CS_fsm_state106 <= ap_CS_fsm(105);
    ap_CS_fsm_state109 <= ap_CS_fsm(108);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state110 <= ap_CS_fsm(109);
    ap_CS_fsm_state111 <= ap_CS_fsm(110);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state146 <= ap_CS_fsm(145);
    ap_CS_fsm_state147 <= ap_CS_fsm(146);
    ap_CS_fsm_state148 <= ap_CS_fsm(147);
    ap_CS_fsm_state149 <= ap_CS_fsm(148);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state150 <= ap_CS_fsm(149);
    ap_CS_fsm_state151 <= ap_CS_fsm(150);
    ap_CS_fsm_state152 <= ap_CS_fsm(151);
    ap_CS_fsm_state153 <= ap_CS_fsm(152);
    ap_CS_fsm_state154 <= ap_CS_fsm(153);
    ap_CS_fsm_state155 <= ap_CS_fsm(154);
    ap_CS_fsm_state158 <= ap_CS_fsm(157);
    ap_CS_fsm_state159 <= ap_CS_fsm(158);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state160 <= ap_CS_fsm(159);
    ap_CS_fsm_state161 <= ap_CS_fsm(160);
    ap_CS_fsm_state162 <= ap_CS_fsm(161);
    ap_CS_fsm_state163 <= ap_CS_fsm(162);
    ap_CS_fsm_state164 <= ap_CS_fsm(163);
    ap_CS_fsm_state165 <= ap_CS_fsm(164);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state53 <= ap_CS_fsm(52);
    ap_CS_fsm_state54 <= ap_CS_fsm(53);
    ap_CS_fsm_state55 <= ap_CS_fsm(54);
    ap_CS_fsm_state56 <= ap_CS_fsm(55);
    ap_CS_fsm_state57 <= ap_CS_fsm(56);
    ap_CS_fsm_state58 <= ap_CS_fsm(57);
    ap_CS_fsm_state59 <= ap_CS_fsm(58);
    ap_CS_fsm_state60 <= ap_CS_fsm(59);
    ap_CS_fsm_state61 <= ap_CS_fsm(60);
    ap_CS_fsm_state62 <= ap_CS_fsm(61);
    ap_CS_fsm_state72 <= ap_CS_fsm(71);
    ap_CS_fsm_state73 <= ap_CS_fsm(72);
    ap_CS_fsm_state74 <= ap_CS_fsm(73);
    ap_CS_fsm_state75 <= ap_CS_fsm(74);
    ap_CS_fsm_state76 <= ap_CS_fsm(75);
    ap_CS_fsm_state77 <= ap_CS_fsm(76);
    ap_CS_fsm_state78 <= ap_CS_fsm(77);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state81 <= ap_CS_fsm(80);
    ap_CS_fsm_state82 <= ap_CS_fsm(81);
    ap_CS_fsm_state83 <= ap_CS_fsm(82);
    ap_CS_fsm_state84 <= ap_CS_fsm(83);
    ap_CS_fsm_state85 <= ap_CS_fsm(84);
    ap_CS_fsm_state86 <= ap_CS_fsm(85);
    ap_CS_fsm_state87 <= ap_CS_fsm(86);
    ap_CS_fsm_state88 <= ap_CS_fsm(87);
    ap_CS_fsm_state89 <= ap_CS_fsm(88);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_CS_fsm_state90 <= ap_CS_fsm(89);
    ap_ST_fsm_state100_blk <= ap_const_logic_0;
    ap_ST_fsm_state101_blk <= ap_const_logic_0;
    ap_ST_fsm_state102_blk <= ap_const_logic_0;
    ap_ST_fsm_state103_blk <= ap_const_logic_0;
    ap_ST_fsm_state104_blk <= ap_const_logic_0;
    ap_ST_fsm_state105_blk <= ap_const_logic_0;
    ap_ST_fsm_state106_blk <= ap_const_logic_0;
    ap_ST_fsm_state107_blk <= ap_const_logic_0;
    ap_ST_fsm_state108_blk <= ap_const_logic_0;
    ap_ST_fsm_state109_blk <= ap_const_logic_0;
    ap_ST_fsm_state10_blk <= ap_const_logic_0;
    ap_ST_fsm_state110_blk <= ap_const_logic_0;
    ap_ST_fsm_state111_blk <= ap_const_logic_0;
    ap_ST_fsm_state112_blk <= ap_const_logic_0;
    ap_ST_fsm_state113_blk <= ap_const_logic_0;
    ap_ST_fsm_state114_blk <= ap_const_logic_0;
    ap_ST_fsm_state115_blk <= ap_const_logic_0;
    ap_ST_fsm_state116_blk <= ap_const_logic_0;
    ap_ST_fsm_state117_blk <= ap_const_logic_0;
    ap_ST_fsm_state118_blk <= ap_const_logic_0;
    ap_ST_fsm_state119_blk <= ap_const_logic_0;
    ap_ST_fsm_state11_blk <= ap_const_logic_0;
    ap_ST_fsm_state120_blk <= ap_const_logic_0;
    ap_ST_fsm_state121_blk <= ap_const_logic_0;
    ap_ST_fsm_state122_blk <= ap_const_logic_0;
    ap_ST_fsm_state123_blk <= ap_const_logic_0;
    ap_ST_fsm_state124_blk <= ap_const_logic_0;
    ap_ST_fsm_state125_blk <= ap_const_logic_0;
    ap_ST_fsm_state126_blk <= ap_const_logic_0;
    ap_ST_fsm_state127_blk <= ap_const_logic_0;
    ap_ST_fsm_state128_blk <= ap_const_logic_0;
    ap_ST_fsm_state129_blk <= ap_const_logic_0;

    ap_ST_fsm_state12_blk_assign_proc : process(gmem_RVALID)
    begin
        if ((gmem_RVALID = ap_const_logic_0)) then 
            ap_ST_fsm_state12_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state12_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state130_blk <= ap_const_logic_0;
    ap_ST_fsm_state131_blk <= ap_const_logic_0;
    ap_ST_fsm_state132_blk <= ap_const_logic_0;
    ap_ST_fsm_state133_blk <= ap_const_logic_0;
    ap_ST_fsm_state134_blk <= ap_const_logic_0;
    ap_ST_fsm_state135_blk <= ap_const_logic_0;
    ap_ST_fsm_state136_blk <= ap_const_logic_0;
    ap_ST_fsm_state137_blk <= ap_const_logic_0;
    ap_ST_fsm_state138_blk <= ap_const_logic_0;
    ap_ST_fsm_state139_blk <= ap_const_logic_0;
    ap_ST_fsm_state13_blk <= ap_const_logic_0;
    ap_ST_fsm_state140_blk <= ap_const_logic_0;
    ap_ST_fsm_state141_blk <= ap_const_logic_0;
    ap_ST_fsm_state142_blk <= ap_const_logic_0;
    ap_ST_fsm_state143_blk <= ap_const_logic_0;
    ap_ST_fsm_state144_blk <= ap_const_logic_0;
    ap_ST_fsm_state145_blk <= ap_const_logic_0;
    ap_ST_fsm_state146_blk <= ap_const_logic_0;
    ap_ST_fsm_state147_blk <= ap_const_logic_0;
    ap_ST_fsm_state148_blk <= ap_const_logic_0;
    ap_ST_fsm_state149_blk <= ap_const_logic_0;

    ap_ST_fsm_state14_blk_assign_proc : process(INPUT_r_TVALID_int_regslice)
    begin
        if ((ap_const_logic_0 = INPUT_r_TVALID_int_regslice)) then 
            ap_ST_fsm_state14_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state14_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state150_blk <= ap_const_logic_0;
    ap_ST_fsm_state151_blk <= ap_const_logic_0;
    ap_ST_fsm_state152_blk <= ap_const_logic_0;
    ap_ST_fsm_state153_blk <= ap_const_logic_0;
    ap_ST_fsm_state154_blk <= ap_const_logic_0;
    ap_ST_fsm_state155_blk <= ap_const_logic_0;
    ap_ST_fsm_state156_blk <= ap_const_logic_0;
    ap_ST_fsm_state157_blk <= ap_const_logic_0;
    ap_ST_fsm_state158_blk <= ap_const_logic_0;
    ap_ST_fsm_state159_blk <= ap_const_logic_0;
    ap_ST_fsm_state15_blk <= ap_const_logic_0;
    ap_ST_fsm_state160_blk <= ap_const_logic_0;
    ap_ST_fsm_state161_blk <= ap_const_logic_0;
    ap_ST_fsm_state162_blk <= ap_const_logic_0;

    ap_ST_fsm_state163_blk_assign_proc : process(tmp_last_V_reg_1848, ap_block_state163_io, ap_block_state163_on_subcall_done, OUTPUT_r_TREADY_int_regslice)
    begin
        if (((ap_const_boolean_1 = ap_block_state163_on_subcall_done) or (ap_const_boolean_1 = ap_block_state163_io) or ((ap_const_logic_0 = OUTPUT_r_TREADY_int_regslice) and (tmp_last_V_reg_1848 = ap_const_lv1_0)) or ((ap_const_logic_0 = OUTPUT_r_TREADY_int_regslice) and (tmp_last_V_reg_1848 = ap_const_lv1_1)))) then 
            ap_ST_fsm_state163_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state163_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state164_blk_assign_proc : process(OUTPUT_r_TREADY_int_regslice)
    begin
        if ((ap_const_logic_0 = OUTPUT_r_TREADY_int_regslice)) then 
            ap_ST_fsm_state164_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state164_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state165_blk_assign_proc : process(regslice_both_OUTPUT_r_V_data_V_U_apdone_blk, OUTPUT_r_TREADY_int_regslice)
    begin
        if (((ap_const_logic_0 = OUTPUT_r_TREADY_int_regslice) or (regslice_both_OUTPUT_r_V_data_V_U_apdone_blk = ap_const_logic_1))) then 
            ap_ST_fsm_state165_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state165_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state16_blk <= ap_const_logic_0;
    ap_ST_fsm_state17_blk <= ap_const_logic_0;
    ap_ST_fsm_state18_blk <= ap_const_logic_0;
    ap_ST_fsm_state19_blk <= ap_const_logic_0;
    ap_ST_fsm_state1_blk <= ap_const_logic_0;
    ap_ST_fsm_state20_blk <= ap_const_logic_0;
    ap_ST_fsm_state21_blk <= ap_const_logic_0;
    ap_ST_fsm_state22_blk <= ap_const_logic_0;
    ap_ST_fsm_state23_blk <= ap_const_logic_0;
    ap_ST_fsm_state24_blk <= ap_const_logic_0;
    ap_ST_fsm_state25_blk <= ap_const_logic_0;
    ap_ST_fsm_state26_blk <= ap_const_logic_0;
    ap_ST_fsm_state27_blk <= ap_const_logic_0;
    ap_ST_fsm_state28_blk <= ap_const_logic_0;
    ap_ST_fsm_state29_blk <= ap_const_logic_0;
    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state30_blk <= ap_const_logic_0;
    ap_ST_fsm_state31_blk <= ap_const_logic_0;
    ap_ST_fsm_state32_blk <= ap_const_logic_0;
    ap_ST_fsm_state33_blk <= ap_const_logic_0;
    ap_ST_fsm_state34_blk <= ap_const_logic_0;
    ap_ST_fsm_state35_blk <= ap_const_logic_0;
    ap_ST_fsm_state36_blk <= ap_const_logic_0;
    ap_ST_fsm_state37_blk <= ap_const_logic_0;
    ap_ST_fsm_state38_blk <= ap_const_logic_0;
    ap_ST_fsm_state39_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state40_blk <= ap_const_logic_0;
    ap_ST_fsm_state41_blk <= ap_const_logic_0;
    ap_ST_fsm_state42_blk <= ap_const_logic_0;
    ap_ST_fsm_state43_blk <= ap_const_logic_0;
    ap_ST_fsm_state44_blk <= ap_const_logic_0;
    ap_ST_fsm_state45_blk <= ap_const_logic_0;
    ap_ST_fsm_state46_blk <= ap_const_logic_0;
    ap_ST_fsm_state47_blk <= ap_const_logic_0;
    ap_ST_fsm_state48_blk <= ap_const_logic_0;
    ap_ST_fsm_state49_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state50_blk <= ap_const_logic_0;
    ap_ST_fsm_state51_blk <= ap_const_logic_0;
    ap_ST_fsm_state52_blk <= ap_const_logic_0;
    ap_ST_fsm_state53_blk <= ap_const_logic_0;
    ap_ST_fsm_state54_blk <= ap_const_logic_0;

    ap_ST_fsm_state55_blk_assign_proc : process(grp_guitar_effects_Pipeline_LPF_Loop_fu_572_ap_done)
    begin
        if ((grp_guitar_effects_Pipeline_LPF_Loop_fu_572_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state55_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state55_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state56_blk <= ap_const_logic_0;
    ap_ST_fsm_state57_blk <= ap_const_logic_0;
    ap_ST_fsm_state58_blk <= ap_const_logic_0;
    ap_ST_fsm_state59_blk <= ap_const_logic_0;

    ap_ST_fsm_state5_blk_assign_proc : process(gmem_ARREADY)
    begin
        if ((gmem_ARREADY = ap_const_logic_0)) then 
            ap_ST_fsm_state5_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state5_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state60_blk <= ap_const_logic_0;
    ap_ST_fsm_state61_blk <= ap_const_logic_0;
    ap_ST_fsm_state62_blk <= ap_const_logic_0;
    ap_ST_fsm_state63_blk <= ap_const_logic_0;
    ap_ST_fsm_state64_blk <= ap_const_logic_0;
    ap_ST_fsm_state65_blk <= ap_const_logic_0;
    ap_ST_fsm_state66_blk <= ap_const_logic_0;
    ap_ST_fsm_state67_blk <= ap_const_logic_0;
    ap_ST_fsm_state68_blk <= ap_const_logic_0;
    ap_ST_fsm_state69_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state70_blk <= ap_const_logic_0;
    ap_ST_fsm_state71_blk <= ap_const_logic_0;
    ap_ST_fsm_state72_blk <= ap_const_logic_0;
    ap_ST_fsm_state73_blk <= ap_const_logic_0;
    ap_ST_fsm_state74_blk <= ap_const_logic_0;
    ap_ST_fsm_state75_blk <= ap_const_logic_0;
    ap_ST_fsm_state76_blk <= ap_const_logic_0;
    ap_ST_fsm_state77_blk <= ap_const_logic_0;
    ap_ST_fsm_state78_blk <= ap_const_logic_0;
    ap_ST_fsm_state79_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state80_blk <= ap_const_logic_0;
    ap_ST_fsm_state81_blk <= ap_const_logic_0;
    ap_ST_fsm_state82_blk <= ap_const_logic_0;
    ap_ST_fsm_state83_blk <= ap_const_logic_0;
    ap_ST_fsm_state84_blk <= ap_const_logic_0;
    ap_ST_fsm_state85_blk <= ap_const_logic_0;
    ap_ST_fsm_state86_blk <= ap_const_logic_0;
    ap_ST_fsm_state87_blk <= ap_const_logic_0;
    ap_ST_fsm_state88_blk <= ap_const_logic_0;
    ap_ST_fsm_state89_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state90_blk <= ap_const_logic_0;
    ap_ST_fsm_state91_blk <= ap_const_logic_0;
    ap_ST_fsm_state92_blk <= ap_const_logic_0;
    ap_ST_fsm_state93_blk <= ap_const_logic_0;
    ap_ST_fsm_state94_blk <= ap_const_logic_0;
    ap_ST_fsm_state95_blk <= ap_const_logic_0;
    ap_ST_fsm_state96_blk <= ap_const_logic_0;
    ap_ST_fsm_state97_blk <= ap_const_logic_0;
    ap_ST_fsm_state98_blk <= ap_const_logic_0;
    ap_ST_fsm_state99_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state163_assign_proc : process(tmp_last_V_reg_1848, OUTPUT_r_TREADY_int_regslice)
    begin
                ap_block_state163 <= (((ap_const_logic_0 = OUTPUT_r_TREADY_int_regslice) and (tmp_last_V_reg_1848 = ap_const_lv1_0)) or ((ap_const_logic_0 = OUTPUT_r_TREADY_int_regslice) and (tmp_last_V_reg_1848 = ap_const_lv1_1)));
    end process;


    ap_block_state163_io_assign_proc : process(tmp_last_V_reg_1848, OUTPUT_r_TREADY_int_regslice)
    begin
                ap_block_state163_io <= (((ap_const_logic_0 = OUTPUT_r_TREADY_int_regslice) and (tmp_last_V_reg_1848 = ap_const_lv1_0)) or ((ap_const_logic_0 = OUTPUT_r_TREADY_int_regslice) and (tmp_last_V_reg_1848 = ap_const_lv1_1)));
    end process;


    ap_block_state163_on_subcall_done_assign_proc : process(trunc_ln23_reg_1705, grp_wah_fu_581_ap_done)
    begin
                ap_block_state163_on_subcall_done <= ((grp_wah_fu_581_ap_done = ap_const_logic_0) and (trunc_ln23_reg_1705 = ap_const_lv1_1));
    end process;


    ap_block_state165_assign_proc : process(regslice_both_OUTPUT_r_V_data_V_U_apdone_blk, OUTPUT_r_TREADY_int_regslice)
    begin
                ap_block_state165 <= ((ap_const_logic_0 = OUTPUT_r_TREADY_int_regslice) or (regslice_both_OUTPUT_r_V_data_V_U_apdone_blk = ap_const_logic_1));
    end process;


    ap_condition_2835_assign_proc : process(ap_CS_fsm_state163, tmp_last_V_reg_1848, ap_block_state163_on_subcall_done, OUTPUT_r_TREADY_int_regslice)
    begin
                ap_condition_2835 <= (not(((ap_const_boolean_1 = ap_block_state163_on_subcall_done) or ((ap_const_logic_0 = OUTPUT_r_TREADY_int_regslice) and (tmp_last_V_reg_1848 = ap_const_lv1_0)) or ((ap_const_logic_0 = OUTPUT_r_TREADY_int_regslice) and (tmp_last_V_reg_1848 = ap_const_lv1_1)))) and (ap_const_logic_1 = ap_CS_fsm_state163));
    end process;


    ap_phi_mux_empty_54_phi_fu_501_p8_assign_proc : process(tmp_11_reg_1783, or_ln109_reg_1974, icmp_ln188_reg_1986, and_ln193_reg_1990, ap_CS_fsm_state84, empty_54_reg_498)
    begin
        if ((((icmp_ln188_reg_1986 = ap_const_lv1_0) and (tmp_11_reg_1783 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln193_reg_1990) and (ap_const_logic_1 = ap_CS_fsm_state84)) or ((icmp_ln188_reg_1986 = ap_const_lv1_1) and (tmp_11_reg_1783 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state84)))) then 
            ap_phi_mux_empty_54_phi_fu_501_p8 <= or_ln109_reg_1974;
        else 
            ap_phi_mux_empty_54_phi_fu_501_p8 <= empty_54_reg_498;
        end if; 
    end process;


    ap_phi_mux_empty_56_phi_fu_551_p4_assign_proc : process(ap_CS_fsm_state163, trunc_ln23_reg_1705, or_ln119_fu_1602_p2, empty_56_reg_548)
    begin
        if (((trunc_ln23_reg_1705 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state163))) then 
            ap_phi_mux_empty_56_phi_fu_551_p4 <= or_ln119_fu_1602_p2;
        else 
            ap_phi_mux_empty_56_phi_fu_551_p4 <= empty_56_reg_548;
        end if; 
    end process;


    ap_phi_mux_tmp_int_5_phi_fu_563_p4_assign_proc : process(ap_CS_fsm_state163, trunc_ln23_reg_1705, grp_wah_fu_581_ap_return_0, tmp_int_5_reg_559)
    begin
        if (((trunc_ln23_reg_1705 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state163))) then 
            ap_phi_mux_tmp_int_5_phi_fu_563_p4 <= grp_wah_fu_581_ap_return_0;
        else 
            ap_phi_mux_tmp_int_5_phi_fu_563_p4 <= tmp_int_5_reg_559;
        end if; 
    end process;


    ap_phi_mux_tmp_int_phi_fu_515_p8_assign_proc : process(tmp_11_reg_1783, icmp_ln188_reg_1986, and_ln193_reg_1990, ap_CS_fsm_state84, result_V_12_fu_1273_p3, tmp_int_reg_512, result_V_13_fu_1261_p3)
    begin
        if (((tmp_11_reg_1783 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state84))) then
            if (((icmp_ln188_reg_1986 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln193_reg_1990))) then 
                ap_phi_mux_tmp_int_phi_fu_515_p8 <= result_V_13_fu_1261_p3;
            elsif ((icmp_ln188_reg_1986 = ap_const_lv1_1)) then 
                ap_phi_mux_tmp_int_phi_fu_515_p8 <= result_V_12_fu_1273_p3;
            else 
                ap_phi_mux_tmp_int_phi_fu_515_p8 <= tmp_int_reg_512;
            end if;
        else 
            ap_phi_mux_tmp_int_phi_fu_515_p8 <= tmp_int_reg_512;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;


    axilite_out_ap_vld_assign_proc : process(ap_CS_fsm_state163, tmp_last_V_reg_1848, ap_block_state163_io, ap_block_state163_on_subcall_done, OUTPUT_r_TREADY_int_regslice)
    begin
        if ((not(((ap_const_boolean_1 = ap_block_state163_on_subcall_done) or (ap_const_boolean_1 = ap_block_state163_io) or ((ap_const_logic_0 = OUTPUT_r_TREADY_int_regslice) and (tmp_last_V_reg_1848 = ap_const_lv1_0)) or ((ap_const_logic_0 = OUTPUT_r_TREADY_int_regslice) and (tmp_last_V_reg_1848 = ap_const_lv1_1)))) and (tmp_last_V_reg_1848 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state163))) then 
            axilite_out_ap_vld <= ap_const_logic_1;
        else 
            axilite_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    compression_buffer_address0_assign_proc : process(ap_CS_fsm_state18, grp_guitar_effects_Pipeline_LPF_Loop_fu_572_compression_buffer_address0, ap_CS_fsm_state55, p_cast_fu_635_p1, ap_CS_fsm_state2, zext_ln169_fu_1058_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            compression_buffer_address0 <= zext_ln169_fu_1058_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            compression_buffer_address0 <= p_cast_fu_635_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            compression_buffer_address0 <= grp_guitar_effects_Pipeline_LPF_Loop_fu_572_compression_buffer_address0;
        else 
            compression_buffer_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    compression_buffer_ce0_assign_proc : process(ap_CS_fsm_state18, grp_guitar_effects_Pipeline_LPF_Loop_fu_572_compression_buffer_ce0, ap_CS_fsm_state55, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            compression_buffer_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            compression_buffer_ce0 <= grp_guitar_effects_Pipeline_LPF_Loop_fu_572_compression_buffer_ce0;
        else 
            compression_buffer_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    compression_buffer_d0_assign_proc : process(ap_CS_fsm_state18, ap_CS_fsm_state2, abs_in_1_fu_1050_p3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            compression_buffer_d0 <= abs_in_1_fu_1050_p3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            compression_buffer_d0 <= ap_const_lv32_0;
        else 
            compression_buffer_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    compression_buffer_we0_assign_proc : process(tmp_11_reg_1783, ap_CS_fsm_state18, ap_CS_fsm_state2, exitcond3146_fu_640_p2)
    begin
        if ((((exitcond3146_fu_640_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2)) or ((tmp_11_reg_1783 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state18)))) then 
            compression_buffer_we0 <= ap_const_logic_1;
        else 
            compression_buffer_we0 <= ap_const_logic_0;
        end if; 
    end process;


    control_signals_buffer_address0_assign_proc : process(ap_CS_fsm_state163, trunc_ln23_reg_1705, ap_CS_fsm_state4, grp_wah_fu_581_control_signal_buffer_address0, zext_ln83_fu_695_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            control_signals_buffer_address0 <= zext_ln83_fu_695_p1(7 - 1 downto 0);
        elsif (((trunc_ln23_reg_1705 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state163))) then 
            control_signals_buffer_address0 <= grp_wah_fu_581_control_signal_buffer_address0;
        else 
            control_signals_buffer_address0 <= "XXXXXXX";
        end if; 
    end process;


    control_signals_buffer_ce0_assign_proc : process(ap_CS_fsm_state163, trunc_ln23_reg_1705, ap_CS_fsm_state4, grp_wah_fu_581_control_signal_buffer_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            control_signals_buffer_ce0 <= ap_const_logic_1;
        elsif (((trunc_ln23_reg_1705 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state163))) then 
            control_signals_buffer_ce0 <= grp_wah_fu_581_control_signal_buffer_ce0;
        else 
            control_signals_buffer_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    control_signals_buffer_d0_assign_proc : process(ap_CS_fsm_state163, trunc_ln23_reg_1705, ap_CS_fsm_state4, grp_wah_fu_581_control_signal_buffer_d0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            control_signals_buffer_d0 <= ap_const_lv5_0;
        elsif (((trunc_ln23_reg_1705 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state163))) then 
            control_signals_buffer_d0 <= grp_wah_fu_581_control_signal_buffer_d0;
        else 
            control_signals_buffer_d0 <= "XXXXX";
        end if; 
    end process;


    control_signals_buffer_we0_assign_proc : process(ap_CS_fsm_state163, trunc_ln23_reg_1705, ap_CS_fsm_state4, icmp_ln83_fu_701_p2, grp_wah_fu_581_control_signal_buffer_we0)
    begin
        if (((icmp_ln83_fu_701_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            control_signals_buffer_we0 <= ap_const_logic_1;
        elsif (((trunc_ln23_reg_1705 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state163))) then 
            control_signals_buffer_we0 <= grp_wah_fu_581_control_signal_buffer_we0;
        else 
            control_signals_buffer_we0 <= ap_const_logic_0;
        end if; 
    end process;

        conv7_i_i_i_fu_794_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(distortion_clip_factor_read_reg_1677),40));

    current_level_fu_1093_p3 <= 
        compression_min_threshold_read_reg_1670 when (icmp_ln180_reg_1957(0) = '1') else 
        grp_guitar_effects_Pipeline_LPF_Loop_fu_572_p_out;
    current_sample_fu_1029_p2 <= std_logic_vector(unsigned(current_sample_assign_fu_280) + unsigned(ap_const_lv32_1));
    data_V_1_fu_1133_p1 <= reg_619;
    data_V_2_fu_1442_p1 <= reg_619;
    data_V_fu_1306_p1 <= reg_619;

    debug_output_ap_vld_assign_proc : process(ap_CS_fsm_state163, tmp_last_V_reg_1848, ap_block_state163_io, ap_block_state163_on_subcall_done, OUTPUT_r_TREADY_int_regslice)
    begin
        if ((not(((ap_const_boolean_1 = ap_block_state163_on_subcall_done) or (ap_const_boolean_1 = ap_block_state163_io) or ((ap_const_logic_0 = OUTPUT_r_TREADY_int_regslice) and (tmp_last_V_reg_1848 = ap_const_lv1_0)) or ((ap_const_logic_0 = OUTPUT_r_TREADY_int_regslice) and (tmp_last_V_reg_1848 = ap_const_lv1_1)))) and (tmp_last_V_reg_1848 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state163))) then 
            debug_output_ap_vld <= ap_const_logic_1;
        else 
            debug_output_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    delay_buffer_address0_assign_proc : process(ap_CS_fsm_state147, ap_CS_fsm_state161, p_cast11_fu_665_p1, ap_CS_fsm_state3, zext_ln208_fu_1437_p1, zext_ln211_fu_1589_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state161)) then 
            delay_buffer_address0 <= zext_ln211_fu_1589_p1(17 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state147)) then 
            delay_buffer_address0 <= zext_ln208_fu_1437_p1(17 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            delay_buffer_address0 <= p_cast11_fu_665_p1(17 - 1 downto 0);
        else 
            delay_buffer_address0 <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    delay_buffer_ce0_assign_proc : process(ap_CS_fsm_state147, ap_CS_fsm_state161, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state161) or (ap_const_logic_1 = ap_CS_fsm_state147))) then 
            delay_buffer_ce0 <= ap_const_logic_1;
        else 
            delay_buffer_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    delay_buffer_d0_assign_proc : process(ap_CS_fsm_state161, output_fu_1582_p2, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state161)) then 
            delay_buffer_d0 <= output_fu_1582_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            delay_buffer_d0 <= ap_const_lv32_0;
        else 
            delay_buffer_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    delay_buffer_we0_assign_proc : process(ap_CS_fsm_state161, ap_CS_fsm_state3, exitcond3093_fu_670_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state161) or ((exitcond3093_fu_670_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            delay_buffer_we0 <= ap_const_logic_1;
        else 
            delay_buffer_we0 <= ap_const_logic_0;
        end if; 
    end process;

    empty_46_fu_646_p2 <= std_logic_vector(unsigned(empty_fu_244) + unsigned(ap_const_lv9_1));
    empty_49_fu_676_p2 <= std_logic_vector(unsigned(empty_47_fu_268) + unsigned(ap_const_lv17_1));
    empty_53_fu_1022_p3 <= 
        or_ln104_fu_1016_p2 when (tmp_reg_1776(0) = '1') else 
        empty_51_fu_276;
    exitcond3093_fu_670_p2 <= "1" when (empty_47_fu_268 = ap_const_lv17_15888) else "0";
    exitcond3146_fu_640_p2 <= "1" when (empty_fu_244 = ap_const_lv9_1B9) else "0";

    gmem_ARADDR_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state163, trunc_ln23_reg_1705, grp_wah_fu_581_m_axi_gmem_ARADDR, gmem_ARREADY, ap_CS_fsm_state162, sext_ln93_fu_773_p1)
    begin
        if (((gmem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            gmem_ARADDR <= sext_ln93_fu_773_p1;
        elsif ((((trunc_ln23_reg_1705 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state162)) or ((trunc_ln23_reg_1705 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state163)))) then 
            gmem_ARADDR <= grp_wah_fu_581_m_axi_gmem_ARADDR;
        else 
            gmem_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem_ARLEN_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state163, trunc_ln23_reg_1705, grp_wah_fu_581_m_axi_gmem_ARLEN, gmem_ARREADY, ap_CS_fsm_state162)
    begin
        if (((gmem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            gmem_ARLEN <= ap_const_lv32_1;
        elsif ((((trunc_ln23_reg_1705 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state162)) or ((trunc_ln23_reg_1705 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state163)))) then 
            gmem_ARLEN <= grp_wah_fu_581_m_axi_gmem_ARLEN;
        else 
            gmem_ARLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem_ARVALID_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state163, trunc_ln23_reg_1705, grp_wah_fu_581_m_axi_gmem_ARVALID, gmem_ARREADY, ap_CS_fsm_state162)
    begin
        if (((gmem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            gmem_ARVALID <= ap_const_logic_1;
        elsif ((((trunc_ln23_reg_1705 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state162)) or ((trunc_ln23_reg_1705 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state163)))) then 
            gmem_ARVALID <= grp_wah_fu_581_m_axi_gmem_ARVALID;
        else 
            gmem_ARVALID <= ap_const_logic_0;
        end if; 
    end process;


    gmem_RREADY_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state163, trunc_ln23_reg_1705, grp_wah_fu_581_m_axi_gmem_RREADY, gmem_RVALID, ap_CS_fsm_state162)
    begin
        if (((gmem_RVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            gmem_RREADY <= ap_const_logic_1;
        elsif ((((trunc_ln23_reg_1705 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state162)) or ((trunc_ln23_reg_1705 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state163)))) then 
            gmem_RREADY <= grp_wah_fu_581_m_axi_gmem_RREADY;
        else 
            gmem_RREADY <= ap_const_logic_0;
        end if; 
    end process;


    gmem_blk_n_AR_assign_proc : process(m_axi_gmem_ARREADY, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            gmem_blk_n_AR <= m_axi_gmem_ARREADY;
        else 
            gmem_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    gmem_blk_n_R_assign_proc : process(m_axi_gmem_RVALID, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            gmem_blk_n_R <= m_axi_gmem_RVALID;
        else 
            gmem_blk_n_R <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1069_ap_start_assign_proc : process(tmp_11_reg_1783, ap_CS_fsm_state18)
    begin
        if (((tmp_11_reg_1783 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            grp_fu_1069_ap_start <= ap_const_logic_1;
        else 
            grp_fu_1069_ap_start <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1069_p0 <= std_logic_vector(unsigned(compression_buffer_index_fu_288) + unsigned(ap_const_lv32_1));
    grp_fu_1069_p1 <= ap_const_lv32_1B9(10 - 1 downto 0);

    grp_fu_1288_ap_start_assign_proc : process(tmp_12_reg_1787, ap_CS_fsm_state84)
    begin
        if (((tmp_12_reg_1787 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state84))) then 
            grp_fu_1288_ap_start <= ap_const_logic_1;
        else 
            grp_fu_1288_ap_start <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1288_p0 <= std_logic_vector(unsigned(delay_buffer_index_fu_284) - unsigned(delay_samples_read_reg_1649));
    grp_fu_1288_p1 <= ap_const_lv32_15888(18 - 1 downto 0);

    grp_fu_1300_ap_start_assign_proc : process(tmp_12_reg_1787, ap_CS_fsm_state84)
    begin
        if (((tmp_12_reg_1787 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state84))) then 
            grp_fu_1300_ap_start <= ap_const_logic_1;
        else 
            grp_fu_1300_ap_start <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1300_p0 <= std_logic_vector(unsigned(delay_buffer_index_fu_284) + unsigned(ap_const_lv32_1));
    grp_fu_1300_p1 <= ap_const_lv32_15888(18 - 1 downto 0);

    grp_fu_2119_ce_assign_proc : process(ap_CS_fsm_state163, grp_guitar_effects_Pipeline_LPF_Loop_fu_572_grp_fu_2119_p_ce, grp_wah_fu_581_grp_fu_2119_p_ce, ap_CS_fsm_state55)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state163)) then 
            grp_fu_2119_ce <= grp_wah_fu_581_grp_fu_2119_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            grp_fu_2119_ce <= grp_guitar_effects_Pipeline_LPF_Loop_fu_572_grp_fu_2119_p_ce;
        else 
            grp_fu_2119_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2119_p0_assign_proc : process(ap_CS_fsm_state163, grp_guitar_effects_Pipeline_LPF_Loop_fu_572_grp_fu_2119_p_din0, grp_wah_fu_581_grp_fu_2119_p_din0, ap_CS_fsm_state55)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state163)) then 
            grp_fu_2119_p0 <= grp_wah_fu_581_grp_fu_2119_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            grp_fu_2119_p0 <= grp_guitar_effects_Pipeline_LPF_Loop_fu_572_grp_fu_2119_p_din0;
        else 
            grp_fu_2119_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2119_p1_assign_proc : process(ap_CS_fsm_state163, grp_guitar_effects_Pipeline_LPF_Loop_fu_572_grp_fu_2119_p_din1, grp_wah_fu_581_grp_fu_2119_p_din1, ap_CS_fsm_state55)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state163)) then 
            grp_fu_2119_p1 <= grp_wah_fu_581_grp_fu_2119_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            grp_fu_2119_p1 <= grp_guitar_effects_Pipeline_LPF_Loop_fu_572_grp_fu_2119_p_din1;
        else 
            grp_fu_2119_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_594_ce_assign_proc : process(ap_CS_fsm_state163, grp_guitar_effects_Pipeline_LPF_Loop_fu_572_grp_fu_594_p_ce, grp_wah_fu_581_grp_fu_594_p_ce, ap_CS_fsm_state55)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state163)) then 
            grp_fu_594_ce <= grp_wah_fu_581_grp_fu_594_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            grp_fu_594_ce <= grp_guitar_effects_Pipeline_LPF_Loop_fu_572_grp_fu_594_p_ce;
        else 
            grp_fu_594_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_594_p0_assign_proc : process(ap_CS_fsm_state163, reg_608, grp_guitar_effects_Pipeline_LPF_Loop_fu_572_grp_fu_594_p_din0, grp_wah_fu_581_grp_fu_594_p_din0, ap_CS_fsm_state55, ap_CS_fsm_state78, ap_CS_fsm_state106, ap_CS_fsm_state155)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state163)) then 
            grp_fu_594_p0 <= grp_wah_fu_581_grp_fu_594_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            grp_fu_594_p0 <= grp_guitar_effects_Pipeline_LPF_Loop_fu_572_grp_fu_594_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state155) or (ap_const_logic_1 = ap_CS_fsm_state106) or (ap_const_logic_1 = ap_CS_fsm_state78))) then 
            grp_fu_594_p0 <= reg_608;
        else 
            grp_fu_594_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_594_p1_assign_proc : process(ap_CS_fsm_state163, reg_614, delay_mult_read_reg_1654, grp_guitar_effects_Pipeline_LPF_Loop_fu_572_grp_fu_594_p_din1, grp_wah_fu_581_grp_fu_594_p_din1, ap_CS_fsm_state55, ap_CS_fsm_state78, ap_CS_fsm_state106, ap_CS_fsm_state155)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state163)) then 
            grp_fu_594_p1 <= grp_wah_fu_581_grp_fu_594_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            grp_fu_594_p1 <= grp_guitar_effects_Pipeline_LPF_Loop_fu_572_grp_fu_594_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state155)) then 
            grp_fu_594_p1 <= delay_mult_read_reg_1654;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state106) or (ap_const_logic_1 = ap_CS_fsm_state78))) then 
            grp_fu_594_p1 <= reg_614;
        else 
            grp_fu_594_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_598_p0_assign_proc : process(conv16_i_reg_1818, conv24_i_reg_1823, ap_CS_fsm_state62, ap_CS_fsm_state90)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state90)) then 
            grp_fu_598_p0 <= conv16_i_reg_1818;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state62)) then 
            grp_fu_598_p0 <= conv24_i_reg_1823;
        else 
            grp_fu_598_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_602_ce_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state163, ap_CS_fsm_state61, ap_CS_fsm_state77, ap_CS_fsm_state89, ap_CS_fsm_state105, ap_CS_fsm_state154, ap_CS_fsm_state13, ap_CS_fsm_state56, grp_guitar_effects_Pipeline_LPF_Loop_fu_572_grp_fu_602_p_ce, grp_wah_fu_581_grp_fu_602_p_ce, gmem_RVALID, ap_CS_fsm_state55, ap_CS_fsm_state8, ap_CS_fsm_state72, ap_CS_fsm_state100, ap_CS_fsm_state149, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state57, ap_CS_fsm_state58, ap_CS_fsm_state59, ap_CS_fsm_state60, ap_CS_fsm_state85, ap_CS_fsm_state86, ap_CS_fsm_state87, ap_CS_fsm_state88, ap_CS_fsm_state73, ap_CS_fsm_state74, ap_CS_fsm_state75, ap_CS_fsm_state76, ap_CS_fsm_state101, ap_CS_fsm_state102, ap_CS_fsm_state103, ap_CS_fsm_state104, ap_CS_fsm_state150, ap_CS_fsm_state151, ap_CS_fsm_state152, ap_CS_fsm_state153)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state163)) then 
            grp_fu_602_ce <= grp_wah_fu_581_grp_fu_602_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            grp_fu_602_ce <= grp_guitar_effects_Pipeline_LPF_Loop_fu_572_grp_fu_602_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state56) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state154) or (ap_const_logic_1 = ap_CS_fsm_state105) or (ap_const_logic_1 = ap_CS_fsm_state89) or (ap_const_logic_1 = ap_CS_fsm_state77) or (ap_const_logic_1 = ap_CS_fsm_state61) or (ap_const_logic_1 = ap_CS_fsm_state153) or (ap_const_logic_1 = ap_CS_fsm_state152) or (ap_const_logic_1 = ap_CS_fsm_state151) or (ap_const_logic_1 = ap_CS_fsm_state150) or (ap_const_logic_1 = ap_CS_fsm_state104) or (ap_const_logic_1 = ap_CS_fsm_state103) or (ap_const_logic_1 = ap_CS_fsm_state102) or (ap_const_logic_1 = ap_CS_fsm_state101) or (ap_const_logic_1 = ap_CS_fsm_state76) or (ap_const_logic_1 = ap_CS_fsm_state75) or (ap_const_logic_1 = ap_CS_fsm_state74) or (ap_const_logic_1 = ap_CS_fsm_state73) or (ap_const_logic_1 = ap_CS_fsm_state88) or (ap_const_logic_1 = ap_CS_fsm_state87) or (ap_const_logic_1 = ap_CS_fsm_state86) or (ap_const_logic_1 = ap_CS_fsm_state85) or (ap_const_logic_1 = ap_CS_fsm_state60) or (ap_const_logic_1 = ap_CS_fsm_state59) or (ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state57) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state149) or (ap_const_logic_1 = ap_CS_fsm_state100) or (ap_const_logic_1 = ap_CS_fsm_state72) or (ap_const_logic_1 = ap_CS_fsm_state8) or ((gmem_RVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            grp_fu_602_ce <= ap_const_logic_1;
        else 
            grp_fu_602_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_602_p0_assign_proc : process(ap_CS_fsm_state163, compression_max_threshold_read_reg_1664, result_4_reg_1926, ap_CS_fsm_state56, current_level_fu_1093_p3, icmp_ln188_fu_1100_p2, and_ln193_fu_1115_p2, delay_buffer_load_reg_2071, grp_guitar_effects_Pipeline_LPF_Loop_fu_572_grp_fu_602_p_din0, grp_wah_fu_581_grp_fu_602_p_din0, ap_CS_fsm_state55, ap_CS_fsm_state8, ap_CS_fsm_state72, ap_CS_fsm_state100, ap_CS_fsm_state149)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state163)) then 
            grp_fu_602_p0 <= grp_wah_fu_581_grp_fu_602_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            grp_fu_602_p0 <= grp_guitar_effects_Pipeline_LPF_Loop_fu_572_grp_fu_602_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state149)) then 
            grp_fu_602_p0 <= delay_buffer_load_reg_2071;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state100) or (ap_const_logic_1 = ap_CS_fsm_state72))) then 
            grp_fu_602_p0 <= result_4_reg_1926;
        elsif ((((icmp_ln188_fu_1100_p2 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln193_fu_1115_p2) and (ap_const_logic_1 = ap_CS_fsm_state56)) or ((icmp_ln188_fu_1100_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state56)))) then 
            grp_fu_602_p0 <= current_level_fu_1093_p3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_602_p0 <= compression_max_threshold_read_reg_1664;
        else 
            grp_fu_602_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_605_ce_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state13, gmem_RVALID, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or ((gmem_RVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            grp_fu_605_ce <= ap_const_logic_1;
        else 
            grp_fu_605_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_875_p1 <= conv7_i_i_i_reg_1812(8 - 1 downto 0);
    grp_fu_883_p1 <= conv7_i_i_i_reg_1812(8 - 1 downto 0);
    grp_guitar_effects_Pipeline_LPF_Loop_fu_572_ap_start <= grp_guitar_effects_Pipeline_LPF_Loop_fu_572_ap_start_reg;
    grp_wah_fu_581_ap_start <= grp_wah_fu_581_ap_start_reg;
    icmp_ln1049_1_fu_959_p2 <= "1" when (trunc_ln1049_1_reg_1921 = ap_const_lv7_0) else "0";
    icmp_ln1049_fu_923_p2 <= "1" when (trunc_ln1049_reg_1904 = ap_const_lv7_0) else "0";
    icmp_ln147_fu_829_p2 <= "1" when (signed(INPUT_r_TDATA_int_regslice) > signed(distortion_threshold_read_reg_1682)) else "0";
    icmp_ln149_fu_850_p2 <= "1" when (signed(INPUT_r_TDATA_int_regslice) < signed(negative_threshold_reg_1807)) else "0";
    icmp_ln180_fu_1075_p2 <= "1" when (signed(current_sample_assign_fu_280) < signed(ap_const_lv32_1B9)) else "0";
    icmp_ln188_fu_1100_p2 <= "1" when (signed(current_level_fu_1093_p3) > signed(compression_max_threshold_read_reg_1664)) else "0";
    icmp_ln193_1_fu_1110_p2 <= "1" when (signed(current_level_fu_1093_p3) > signed(compression_zero_threshold_read_reg_1659)) else "0";
    icmp_ln193_fu_1105_p2 <= "1" when (signed(current_level_fu_1093_p3) < signed(compression_min_threshold_read_reg_1670)) else "0";
    icmp_ln83_fu_701_p2 <= "1" when (i_fu_272 = ap_const_lv7_64) else "0";
    isNeg_1_fu_1169_p3 <= add_ln346_1_fu_1163_p2(8 downto 8);
    isNeg_2_fu_1470_p3 <= add_ln346_2_fu_1464_p2(8 downto 8);
    isNeg_fu_1342_p3 <= add_ln346_fu_1336_p2(8 downto 8);
    mantissa_1_fu_1195_p4 <= ((ap_const_lv1_1 & p_Result_22_reg_1999) & ap_const_lv1_0);
    mantissa_2_fu_1496_p4 <= ((ap_const_lv1_1 & p_Result_24_reg_2081) & ap_const_lv1_0);
    mantissa_fu_1368_p4 <= ((ap_const_lv1_1 & p_Result_20_reg_2040) & ap_const_lv1_0);
    negative_threshold_fu_789_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(distortion_threshold_read_reg_1682));
    or_ln104_fu_1016_p2 <= (empty_51_fu_276 or ap_const_lv32_8);
    or_ln109_fu_1088_p2 <= (empty_53_reg_1941 or ap_const_lv32_4);
    or_ln114_fu_1563_p2 <= (empty_54_reg_498 or ap_const_lv32_2);
    or_ln119_fu_1602_p2 <= (empty_55_reg_526 or ap_const_lv32_1);
    or_ln149_fu_867_p2 <= (rev_reg_1802 or and_ln149_fu_861_p2);
    output_fu_1582_p2 <= std_logic_vector(unsigned(result_V_fu_1576_p3) + unsigned(tmp_int_reg_512));
    p_Result_20_fu_1328_p1 <= data_V_fu_1306_p1(23 - 1 downto 0);
    p_Result_22_fu_1155_p1 <= data_V_1_fu_1133_p1(23 - 1 downto 0);
    p_Result_23_fu_1569_p3 <= data_V_2_reg_2076(31 downto 31);
    p_Result_24_fu_1456_p1 <= data_V_2_fu_1442_p1(23 - 1 downto 0);
    p_Result_9_fu_952_p3 <= r_V_13_reg_1909(39 downto 39);
    p_Result_s_fu_916_p3 <= r_V_12_reg_1892(39 downto 39);
    p_cast11_fu_665_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_47_fu_268),64));
    p_cast_fu_635_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_fu_244),64));
    r_V_10_fu_1516_p2 <= std_logic_vector(shift_right(unsigned(zext_ln15_2_fu_1505_p1),to_integer(unsigned('0' & zext_ln1488_2_fu_1512_p1(31-1 downto 0)))));
    r_V_11_fu_1522_p2 <= std_logic_vector(shift_left(unsigned(zext_ln15_2_fu_1505_p1),to_integer(unsigned('0' & zext_ln1488_2_fu_1512_p1(31-1 downto 0)))));
    r_V_3_fu_834_p2 <= std_logic_vector(unsigned(INPUT_r_TDATA_int_regslice) - unsigned(distortion_threshold_read_reg_1682));
    r_V_6_fu_1388_p2 <= std_logic_vector(shift_right(unsigned(zext_ln15_fu_1377_p1),to_integer(unsigned('0' & zext_ln1488_fu_1384_p1(31-1 downto 0)))));
    r_V_7_fu_1394_p2 <= std_logic_vector(shift_left(unsigned(zext_ln15_fu_1377_p1),to_integer(unsigned('0' & zext_ln1488_fu_1384_p1(31-1 downto 0)))));
    r_V_8_fu_1215_p2 <= std_logic_vector(shift_right(unsigned(zext_ln15_1_fu_1204_p1),to_integer(unsigned('0' & zext_ln1488_1_fu_1211_p1(31-1 downto 0)))));
    r_V_9_fu_1221_p2 <= std_logic_vector(shift_left(unsigned(zext_ln15_1_fu_1204_p1),to_integer(unsigned('0' & zext_ln1488_1_fu_1211_p1(31-1 downto 0)))));
    r_V_fu_839_p2 <= std_logic_vector(unsigned(INPUT_r_TDATA_int_regslice) + unsigned(distortion_threshold_read_reg_1682));
    result_1_fu_983_p2 <= std_logic_vector(unsigned(ret_V_3_fu_976_p3) - unsigned(distortion_threshold_read_reg_1682));
    result_2_fu_992_p3 <= 
        result_fu_947_p2 when (and_ln147_fu_988_p2(0) = '1') else 
        result_1_fu_983_p2;
    result_4_fu_1000_p3 <= 
        tmp_data_V_1_reg_1828 when (or_ln149_reg_1877(0) = '1') else 
        result_2_fu_992_p3;
    result_V_10_fu_1557_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(val_2_fu_1550_p3));
    result_V_12_fu_1273_p3 <= 
        result_V_6_fu_1268_p2 when (p_Result_19_reg_2035(0) = '1') else 
        val_reg_2055;
    result_V_13_fu_1261_p3 <= 
        result_V_9_fu_1256_p2 when (p_Result_21_reg_1994(0) = '1') else 
        val_1_reg_2014;
    result_V_6_fu_1268_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(val_reg_2055));
    result_V_9_fu_1256_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(val_1_reg_2014));
    result_V_fu_1576_p3 <= 
        result_V_10_reg_2101 when (p_Result_23_fu_1569_p3(0) = '1') else 
        val_2_reg_2096;
    result_fu_947_p2 <= std_logic_vector(unsigned(ret_V_1_fu_940_p3) + unsigned(distortion_threshold_read_reg_1682));
    ret_V_1_fu_940_p3 <= 
        select_ln1048_fu_933_p3 when (p_Result_s_fu_916_p3(0) = '1') else 
        ret_V_cast_reg_1897;
    ret_V_2_fu_964_p2 <= std_logic_vector(unsigned(ret_V_3_cast_reg_1914) + unsigned(ap_const_lv32_1));
    ret_V_3_fu_976_p3 <= 
        select_ln1048_1_fu_969_p3 when (p_Result_9_fu_952_p3(0) = '1') else 
        ret_V_3_cast_reg_1914;
    ret_V_fu_928_p2 <= std_logic_vector(unsigned(ret_V_cast_reg_1897) + unsigned(ap_const_lv32_1));
    rev_fu_784_p2 <= (tmp_reg_1776 xor ap_const_lv1_1);
    select_ln1048_1_fu_969_p3 <= 
        ret_V_3_cast_reg_1914 when (icmp_ln1049_1_fu_959_p2(0) = '1') else 
        ret_V_2_fu_964_p2;
    select_ln1048_fu_933_p3 <= 
        ret_V_cast_reg_1897 when (icmp_ln1049_fu_923_p2(0) = '1') else 
        ret_V_fu_928_p2;
        sext_ln1488_1_fu_1208_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ush_1_reg_2009),32));

        sext_ln1488_2_fu_1509_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ush_2_reg_2091),32));

        sext_ln1488_fu_1381_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ush_reg_2050),32));

        sext_ln1512_1_fu_1183_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln1512_2_fu_1177_p2),9));

        sext_ln1512_2_fu_1484_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln1512_fu_1478_p2),9));

        sext_ln1512_fu_1356_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln1512_1_fu_1350_p2),9));

        sext_ln93_fu_773_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln4_fu_764_p4),64));

    sub_ln1512_1_fu_1350_p2 <= std_logic_vector(unsigned(ap_const_lv8_7F) - unsigned(xs_exp_V_fu_1318_p4));
    sub_ln1512_2_fu_1177_p2 <= std_logic_vector(unsigned(ap_const_lv8_7F) - unsigned(xs_exp_V_1_fu_1145_p4));
    sub_ln1512_fu_1478_p2 <= std_logic_vector(unsigned(ap_const_lv8_7F) - unsigned(xs_exp_V_3_fu_1446_p4));
    sub_ln165_fu_1045_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(result_4_reg_1926));
    tmp_16_fu_1038_p3 <= result_4_reg_1926(31 downto 31);
    tmp_1_fu_1239_p4 <= r_V_9_fu_1221_p2(55 downto 24);
    tmp_22_fu_1400_p3 <= r_V_6_fu_1388_p2(24 downto 24);
    tmp_26_fu_1227_p3 <= r_V_8_fu_1215_p2(24 downto 24);
    tmp_2_fu_1540_p4 <= r_V_11_fu_1522_p2(55 downto 24);
    tmp_30_fu_1528_p3 <= r_V_10_fu_1516_p2(24 downto 24);
    tmp_s_fu_1412_p4 <= r_V_7_fu_1394_p2(55 downto 24);
    trunc_ln1049_1_fu_912_p1 <= grp_fu_883_p2(7 - 1 downto 0);
    trunc_ln1049_fu_898_p1 <= grp_fu_875_p2(7 - 1 downto 0);
    trunc_ln208_fu_1434_p1 <= srem_ln208_reg_2061(17 - 1 downto 0);
    trunc_ln23_fu_623_p1 <= control(1 - 1 downto 0);
    trunc_ln4_fu_764_p4 <= wah_coeffs_read_reg_1643(63 downto 2);
    trunc_ln67_fu_1081_p1 <= grp_fu_1069_p2(10 - 1 downto 0);
    trunc_ln76_fu_1012_p1 <= current_sample_assign_fu_280(31 - 1 downto 0);
    ush_1_fu_1187_p3 <= 
        sext_ln1512_1_fu_1183_p1 when (isNeg_1_fu_1169_p3(0) = '1') else 
        add_ln346_1_fu_1163_p2;
    ush_2_fu_1488_p3 <= 
        sext_ln1512_2_fu_1484_p1 when (isNeg_2_fu_1470_p3(0) = '1') else 
        add_ln346_2_fu_1464_p2;
    ush_fu_1360_p3 <= 
        sext_ln1512_fu_1356_p1 when (isNeg_fu_1342_p3(0) = '1') else 
        add_ln346_fu_1336_p2;
    val_1_fu_1249_p3 <= 
        zext_ln818_1_fu_1235_p1 when (isNeg_1_reg_2004(0) = '1') else 
        tmp_1_fu_1239_p4;
    val_2_fu_1550_p3 <= 
        zext_ln818_2_fu_1536_p1 when (isNeg_2_reg_2086(0) = '1') else 
        tmp_2_fu_1540_p4;
    val_fu_1422_p3 <= 
        zext_ln818_fu_1408_p1 when (isNeg_reg_2045(0) = '1') else 
        tmp_s_fu_1412_p4;

    wah_values_buffer_address0_assign_proc : process(ap_CS_fsm_state163, trunc_ln23_reg_1705, ap_CS_fsm_state4, grp_wah_fu_581_wah_values_buffer_address0, zext_ln83_fu_695_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            wah_values_buffer_address0 <= zext_ln83_fu_695_p1(7 - 1 downto 0);
        elsif (((trunc_ln23_reg_1705 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state163))) then 
            wah_values_buffer_address0 <= grp_wah_fu_581_wah_values_buffer_address0;
        else 
            wah_values_buffer_address0 <= "XXXXXXX";
        end if; 
    end process;


    wah_values_buffer_ce0_assign_proc : process(ap_CS_fsm_state163, trunc_ln23_reg_1705, ap_CS_fsm_state4, grp_wah_fu_581_wah_values_buffer_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            wah_values_buffer_ce0 <= ap_const_logic_1;
        elsif (((trunc_ln23_reg_1705 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state163))) then 
            wah_values_buffer_ce0 <= grp_wah_fu_581_wah_values_buffer_ce0;
        else 
            wah_values_buffer_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    wah_values_buffer_d0_assign_proc : process(ap_CS_fsm_state163, trunc_ln23_reg_1705, ap_CS_fsm_state4, grp_wah_fu_581_wah_values_buffer_d0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            wah_values_buffer_d0 <= ap_const_lv32_0;
        elsif (((trunc_ln23_reg_1705 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state163))) then 
            wah_values_buffer_d0 <= grp_wah_fu_581_wah_values_buffer_d0;
        else 
            wah_values_buffer_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    wah_values_buffer_we0_assign_proc : process(ap_CS_fsm_state163, trunc_ln23_reg_1705, ap_CS_fsm_state4, icmp_ln83_fu_701_p2, grp_wah_fu_581_wah_values_buffer_we0)
    begin
        if (((icmp_ln83_fu_701_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            wah_values_buffer_we0 <= ap_const_logic_1;
        elsif (((trunc_ln23_reg_1705 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state163))) then 
            wah_values_buffer_we0 <= grp_wah_fu_581_wah_values_buffer_we0;
        else 
            wah_values_buffer_we0 <= ap_const_logic_0;
        end if; 
    end process;

    xor_ln147_fu_844_p2 <= (icmp_ln147_fu_829_p2 xor ap_const_lv1_1);
    xor_ln149_fu_855_p2 <= (icmp_ln149_fu_850_p2 xor ap_const_lv1_1);
    xs_exp_V_1_fu_1145_p4 <= data_V_1_fu_1133_p1(30 downto 23);
    xs_exp_V_3_fu_1446_p4 <= data_V_2_fu_1442_p1(30 downto 23);
    xs_exp_V_fu_1318_p4 <= data_V_fu_1306_p1(30 downto 23);
    zext_ln1488_1_fu_1211_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln1488_1_fu_1208_p1),79));
    zext_ln1488_2_fu_1512_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln1488_2_fu_1509_p1),79));
    zext_ln1488_fu_1384_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln1488_fu_1381_p1),79));
    zext_ln15_1_fu_1204_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mantissa_1_fu_1195_p4),79));
    zext_ln15_2_fu_1505_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mantissa_2_fu_1496_p4),79));
    zext_ln15_fu_1377_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mantissa_fu_1368_p4),79));
    zext_ln169_fu_1058_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(compression_buffer_index_fu_288),64));
    zext_ln208_fu_1437_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln208_fu_1434_p1),64));
    zext_ln211_fu_1589_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(delay_buffer_index_load_reg_2020),64));
    zext_ln346_1_fu_1159_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xs_exp_V_1_fu_1145_p4),9));
    zext_ln346_2_fu_1460_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xs_exp_V_3_fu_1446_p4),9));
    zext_ln346_fu_1332_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xs_exp_V_fu_1318_p4),9));
    zext_ln818_1_fu_1235_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_26_fu_1227_p3),32));
    zext_ln818_2_fu_1536_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_30_fu_1528_p3),32));
    zext_ln818_fu_1408_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_22_fu_1400_p3),32));
    zext_ln83_fu_695_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_fu_272),64));
end behav;
