# compile verilog/system verilog design source files
sv xil_defaultlib  --include "C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include" \
"../../../../zysobel.srcs/sources_1/new/shift_reg_3x3_8b.sv" \
"../../../../zysobel.srcs/sim_1/new/RegFile_sim.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
