// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_16 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        p_read15,
        p_read16,
        p_read17,
        p_read18,
        p_read19,
        p_read20,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
input  [17:0] p_read10;
input  [17:0] p_read11;
input  [17:0] p_read12;
input  [17:0] p_read13;
input  [17:0] p_read14;
input  [17:0] p_read15;
input  [17:0] p_read16;
input  [17:0] p_read17;
input  [17:0] p_read18;
input  [17:0] p_read19;
input  [17:0] p_read20;
output  [11:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_396_p2;
reg   [0:0] icmp_ln86_reg_1394;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1394_pp0_iter1_reg;
reg   [0:0] icmp_ln86_reg_1394_pp0_iter2_reg;
reg   [0:0] icmp_ln86_reg_1394_pp0_iter3_reg;
wire   [0:0] icmp_ln86_418_fu_402_p2;
reg   [0:0] icmp_ln86_418_reg_1405;
wire   [0:0] icmp_ln86_419_fu_408_p2;
reg   [0:0] icmp_ln86_419_reg_1410;
reg   [0:0] icmp_ln86_419_reg_1410_pp0_iter1_reg;
reg   [0:0] icmp_ln86_419_reg_1410_pp0_iter2_reg;
wire   [0:0] icmp_ln86_420_fu_414_p2;
reg   [0:0] icmp_ln86_420_reg_1416;
wire   [0:0] icmp_ln86_421_fu_420_p2;
reg   [0:0] icmp_ln86_421_reg_1422;
reg   [0:0] icmp_ln86_421_reg_1422_pp0_iter1_reg;
wire   [0:0] icmp_ln86_422_fu_426_p2;
reg   [0:0] icmp_ln86_422_reg_1428;
reg   [0:0] icmp_ln86_422_reg_1428_pp0_iter1_reg;
reg   [0:0] icmp_ln86_422_reg_1428_pp0_iter2_reg;
reg   [0:0] icmp_ln86_422_reg_1428_pp0_iter3_reg;
wire   [0:0] icmp_ln86_423_fu_432_p2;
reg   [0:0] icmp_ln86_423_reg_1434;
reg   [0:0] icmp_ln86_423_reg_1434_pp0_iter1_reg;
reg   [0:0] icmp_ln86_423_reg_1434_pp0_iter2_reg;
reg   [0:0] icmp_ln86_423_reg_1434_pp0_iter3_reg;
wire   [0:0] icmp_ln86_424_fu_438_p2;
reg   [0:0] icmp_ln86_424_reg_1440;
wire   [0:0] icmp_ln86_425_fu_444_p2;
reg   [0:0] icmp_ln86_425_reg_1446;
reg   [0:0] icmp_ln86_425_reg_1446_pp0_iter1_reg;
wire   [0:0] icmp_ln86_426_fu_450_p2;
reg   [0:0] icmp_ln86_426_reg_1452;
reg   [0:0] icmp_ln86_426_reg_1452_pp0_iter1_reg;
reg   [0:0] icmp_ln86_426_reg_1452_pp0_iter2_reg;
wire   [0:0] icmp_ln86_427_fu_456_p2;
reg   [0:0] icmp_ln86_427_reg_1458;
reg   [0:0] icmp_ln86_427_reg_1458_pp0_iter1_reg;
reg   [0:0] icmp_ln86_427_reg_1458_pp0_iter2_reg;
reg   [0:0] icmp_ln86_427_reg_1458_pp0_iter3_reg;
wire   [0:0] icmp_ln86_428_fu_462_p2;
reg   [0:0] icmp_ln86_428_reg_1464;
reg   [0:0] icmp_ln86_428_reg_1464_pp0_iter1_reg;
reg   [0:0] icmp_ln86_428_reg_1464_pp0_iter2_reg;
reg   [0:0] icmp_ln86_428_reg_1464_pp0_iter3_reg;
wire   [0:0] icmp_ln86_429_fu_468_p2;
reg   [0:0] icmp_ln86_429_reg_1470;
reg   [0:0] icmp_ln86_429_reg_1470_pp0_iter1_reg;
reg   [0:0] icmp_ln86_429_reg_1470_pp0_iter2_reg;
reg   [0:0] icmp_ln86_429_reg_1470_pp0_iter3_reg;
reg   [0:0] icmp_ln86_429_reg_1470_pp0_iter4_reg;
wire   [0:0] icmp_ln86_430_fu_474_p2;
reg   [0:0] icmp_ln86_430_reg_1476;
reg   [0:0] icmp_ln86_430_reg_1476_pp0_iter1_reg;
reg   [0:0] icmp_ln86_430_reg_1476_pp0_iter2_reg;
reg   [0:0] icmp_ln86_430_reg_1476_pp0_iter3_reg;
reg   [0:0] icmp_ln86_430_reg_1476_pp0_iter4_reg;
reg   [0:0] icmp_ln86_430_reg_1476_pp0_iter5_reg;
wire   [0:0] icmp_ln86_431_fu_480_p2;
reg   [0:0] icmp_ln86_431_reg_1482;
reg   [0:0] icmp_ln86_431_reg_1482_pp0_iter1_reg;
reg   [0:0] icmp_ln86_431_reg_1482_pp0_iter2_reg;
reg   [0:0] icmp_ln86_431_reg_1482_pp0_iter3_reg;
reg   [0:0] icmp_ln86_431_reg_1482_pp0_iter4_reg;
reg   [0:0] icmp_ln86_431_reg_1482_pp0_iter5_reg;
reg   [0:0] icmp_ln86_431_reg_1482_pp0_iter6_reg;
wire   [0:0] icmp_ln86_432_fu_486_p2;
reg   [0:0] icmp_ln86_432_reg_1488;
reg   [0:0] icmp_ln86_432_reg_1488_pp0_iter1_reg;
wire   [0:0] icmp_ln86_433_fu_492_p2;
reg   [0:0] icmp_ln86_433_reg_1493;
wire   [0:0] icmp_ln86_434_fu_498_p2;
reg   [0:0] icmp_ln86_434_reg_1498;
reg   [0:0] icmp_ln86_434_reg_1498_pp0_iter1_reg;
wire   [0:0] icmp_ln86_435_fu_504_p2;
reg   [0:0] icmp_ln86_435_reg_1503;
reg   [0:0] icmp_ln86_435_reg_1503_pp0_iter1_reg;
wire   [0:0] icmp_ln86_436_fu_510_p2;
reg   [0:0] icmp_ln86_436_reg_1508;
reg   [0:0] icmp_ln86_436_reg_1508_pp0_iter1_reg;
reg   [0:0] icmp_ln86_436_reg_1508_pp0_iter2_reg;
wire   [0:0] icmp_ln86_437_fu_516_p2;
reg   [0:0] icmp_ln86_437_reg_1513;
reg   [0:0] icmp_ln86_437_reg_1513_pp0_iter1_reg;
reg   [0:0] icmp_ln86_437_reg_1513_pp0_iter2_reg;
wire   [0:0] icmp_ln86_438_fu_522_p2;
reg   [0:0] icmp_ln86_438_reg_1518;
reg   [0:0] icmp_ln86_438_reg_1518_pp0_iter1_reg;
reg   [0:0] icmp_ln86_438_reg_1518_pp0_iter2_reg;
wire   [0:0] icmp_ln86_439_fu_528_p2;
reg   [0:0] icmp_ln86_439_reg_1523;
reg   [0:0] icmp_ln86_439_reg_1523_pp0_iter1_reg;
reg   [0:0] icmp_ln86_439_reg_1523_pp0_iter2_reg;
reg   [0:0] icmp_ln86_439_reg_1523_pp0_iter3_reg;
wire   [0:0] icmp_ln86_440_fu_534_p2;
reg   [0:0] icmp_ln86_440_reg_1528;
reg   [0:0] icmp_ln86_440_reg_1528_pp0_iter1_reg;
reg   [0:0] icmp_ln86_440_reg_1528_pp0_iter2_reg;
reg   [0:0] icmp_ln86_440_reg_1528_pp0_iter3_reg;
wire   [0:0] icmp_ln86_441_fu_540_p2;
reg   [0:0] icmp_ln86_441_reg_1533;
reg   [0:0] icmp_ln86_441_reg_1533_pp0_iter1_reg;
reg   [0:0] icmp_ln86_441_reg_1533_pp0_iter2_reg;
reg   [0:0] icmp_ln86_441_reg_1533_pp0_iter3_reg;
wire   [0:0] icmp_ln86_442_fu_546_p2;
reg   [0:0] icmp_ln86_442_reg_1538;
reg   [0:0] icmp_ln86_442_reg_1538_pp0_iter1_reg;
reg   [0:0] icmp_ln86_442_reg_1538_pp0_iter2_reg;
reg   [0:0] icmp_ln86_442_reg_1538_pp0_iter3_reg;
reg   [0:0] icmp_ln86_442_reg_1538_pp0_iter4_reg;
wire   [0:0] icmp_ln86_443_fu_552_p2;
reg   [0:0] icmp_ln86_443_reg_1543;
reg   [0:0] icmp_ln86_443_reg_1543_pp0_iter1_reg;
reg   [0:0] icmp_ln86_443_reg_1543_pp0_iter2_reg;
reg   [0:0] icmp_ln86_443_reg_1543_pp0_iter3_reg;
reg   [0:0] icmp_ln86_443_reg_1543_pp0_iter4_reg;
wire   [0:0] icmp_ln86_444_fu_558_p2;
reg   [0:0] icmp_ln86_444_reg_1548;
reg   [0:0] icmp_ln86_444_reg_1548_pp0_iter1_reg;
reg   [0:0] icmp_ln86_444_reg_1548_pp0_iter2_reg;
reg   [0:0] icmp_ln86_444_reg_1548_pp0_iter3_reg;
reg   [0:0] icmp_ln86_444_reg_1548_pp0_iter4_reg;
wire   [0:0] icmp_ln86_445_fu_564_p2;
reg   [0:0] icmp_ln86_445_reg_1553;
reg   [0:0] icmp_ln86_445_reg_1553_pp0_iter1_reg;
reg   [0:0] icmp_ln86_445_reg_1553_pp0_iter2_reg;
reg   [0:0] icmp_ln86_445_reg_1553_pp0_iter3_reg;
reg   [0:0] icmp_ln86_445_reg_1553_pp0_iter4_reg;
reg   [0:0] icmp_ln86_445_reg_1553_pp0_iter5_reg;
wire   [0:0] icmp_ln86_446_fu_570_p2;
reg   [0:0] icmp_ln86_446_reg_1558;
reg   [0:0] icmp_ln86_446_reg_1558_pp0_iter1_reg;
reg   [0:0] icmp_ln86_446_reg_1558_pp0_iter2_reg;
reg   [0:0] icmp_ln86_446_reg_1558_pp0_iter3_reg;
reg   [0:0] icmp_ln86_446_reg_1558_pp0_iter4_reg;
reg   [0:0] icmp_ln86_446_reg_1558_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1401_fu_586_p2;
reg   [0:0] icmp_ln86_1401_reg_1563;
reg   [0:0] icmp_ln86_1401_reg_1563_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1401_reg_1563_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1401_reg_1563_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1401_reg_1563_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1401_reg_1563_pp0_iter5_reg;
reg   [0:0] icmp_ln86_1401_reg_1563_pp0_iter6_reg;
wire   [0:0] and_ln102_fu_592_p2;
reg   [0:0] and_ln102_reg_1568;
reg   [0:0] and_ln102_reg_1568_pp0_iter1_reg;
reg   [0:0] and_ln102_reg_1568_pp0_iter2_reg;
wire   [0:0] and_ln104_fu_603_p2;
reg   [0:0] and_ln104_reg_1578;
wire   [0:0] and_ln102_404_fu_608_p2;
reg   [0:0] and_ln102_404_reg_1584;
wire   [0:0] and_ln104_81_fu_617_p2;
reg   [0:0] and_ln104_81_reg_1591;
wire   [0:0] and_ln102_408_fu_622_p2;
reg   [0:0] and_ln102_408_reg_1596;
wire   [0:0] and_ln102_409_fu_632_p2;
reg   [0:0] and_ln102_409_reg_1602;
wire   [0:0] or_ln117_fu_648_p2;
reg   [0:0] or_ln117_reg_1608;
wire   [0:0] xor_ln104_fu_654_p2;
reg   [0:0] xor_ln104_reg_1613;
wire   [0:0] and_ln102_405_fu_659_p2;
reg   [0:0] and_ln102_405_reg_1619;
wire   [0:0] and_ln104_82_fu_668_p2;
reg   [0:0] and_ln104_82_reg_1625;
reg   [0:0] and_ln104_82_reg_1625_pp0_iter3_reg;
wire   [0:0] and_ln102_410_fu_678_p2;
reg   [0:0] and_ln102_410_reg_1631;
wire   [3:0] select_ln117_413_fu_779_p3;
reg   [3:0] select_ln117_413_reg_1636;
wire   [0:0] or_ln117_392_fu_786_p2;
reg   [0:0] or_ln117_392_reg_1641;
wire   [0:0] and_ln102_403_fu_791_p2;
reg   [0:0] and_ln102_403_reg_1647;
wire   [0:0] and_ln104_80_fu_800_p2;
reg   [0:0] and_ln104_80_reg_1653;
wire   [0:0] and_ln102_406_fu_805_p2;
reg   [0:0] and_ln102_406_reg_1659;
wire   [0:0] and_ln102_412_fu_819_p2;
reg   [0:0] and_ln102_412_reg_1665;
wire   [0:0] or_ln117_396_fu_893_p2;
reg   [0:0] or_ln117_396_reg_1671;
wire   [3:0] select_ln117_419_fu_907_p3;
reg   [3:0] select_ln117_419_reg_1676;
wire   [0:0] and_ln104_83_fu_920_p2;
reg   [0:0] and_ln104_83_reg_1681;
wire   [0:0] and_ln102_407_fu_925_p2;
reg   [0:0] and_ln102_407_reg_1686;
reg   [0:0] and_ln102_407_reg_1686_pp0_iter5_reg;
wire   [0:0] and_ln104_84_fu_934_p2;
reg   [0:0] and_ln104_84_reg_1693;
reg   [0:0] and_ln104_84_reg_1693_pp0_iter5_reg;
reg   [0:0] and_ln104_84_reg_1693_pp0_iter6_reg;
wire   [0:0] and_ln102_413_fu_949_p2;
reg   [0:0] and_ln102_413_reg_1699;
wire   [0:0] or_ln117_401_fu_1032_p2;
reg   [0:0] or_ln117_401_reg_1704;
wire   [4:0] select_ln117_425_fu_1044_p3;
reg   [4:0] select_ln117_425_reg_1709;
wire   [0:0] or_ln117_403_fu_1052_p2;
reg   [0:0] or_ln117_403_reg_1714;
wire   [0:0] or_ln117_405_fu_1058_p2;
reg   [0:0] or_ln117_405_reg_1720;
reg   [0:0] or_ln117_405_reg_1720_pp0_iter5_reg;
wire   [0:0] or_ln117_407_fu_1134_p2;
reg   [0:0] or_ln117_407_reg_1728;
wire   [4:0] select_ln117_431_fu_1147_p3;
reg   [4:0] select_ln117_431_reg_1733;
wire   [0:0] or_ln117_411_fu_1209_p2;
reg   [0:0] or_ln117_411_reg_1738;
wire   [4:0] select_ln117_435_fu_1223_p3;
reg   [4:0] select_ln117_435_reg_1743;
wire    ap_block_pp0_stage0;
wire   [16:0] tmp_fu_576_p4;
wire   [0:0] xor_ln104_201_fu_598_p2;
wire   [0:0] xor_ln104_203_fu_612_p2;
wire   [0:0] xor_ln104_207_fu_627_p2;
wire   [0:0] and_ln102_432_fu_637_p2;
wire   [0:0] and_ln102_417_fu_642_p2;
wire   [0:0] xor_ln104_204_fu_663_p2;
wire   [0:0] xor_ln104_208_fu_673_p2;
wire   [0:0] and_ln102_433_fu_691_p2;
wire   [0:0] and_ln102_416_fu_683_p2;
wire   [0:0] xor_ln117_fu_701_p2;
wire   [1:0] zext_ln117_fu_707_p1;
wire   [1:0] select_ln117_fu_711_p3;
wire   [1:0] select_ln117_408_fu_718_p3;
wire   [0:0] and_ln102_418_fu_687_p2;
wire   [2:0] zext_ln117_45_fu_725_p1;
wire   [0:0] or_ln117_388_fu_729_p2;
wire   [2:0] select_ln117_409_fu_734_p3;
wire   [0:0] or_ln117_389_fu_741_p2;
wire   [0:0] and_ln102_419_fu_696_p2;
wire   [2:0] select_ln117_410_fu_745_p3;
wire   [0:0] or_ln117_390_fu_753_p2;
wire   [2:0] select_ln117_411_fu_759_p3;
wire   [2:0] select_ln117_412_fu_767_p3;
wire   [3:0] zext_ln117_46_fu_775_p1;
wire   [0:0] xor_ln104_202_fu_795_p2;
wire   [0:0] xor_ln104_209_fu_810_p2;
wire   [0:0] and_ln102_434_fu_828_p2;
wire   [0:0] and_ln102_411_fu_815_p2;
wire   [0:0] and_ln102_420_fu_824_p2;
wire   [0:0] or_ln117_391_fu_843_p2;
wire   [0:0] and_ln102_421_fu_833_p2;
wire   [3:0] select_ln117_414_fu_848_p3;
wire   [0:0] or_ln117_393_fu_855_p2;
wire   [3:0] select_ln117_415_fu_860_p3;
wire   [0:0] or_ln117_394_fu_867_p2;
wire   [0:0] and_ln102_422_fu_838_p2;
wire   [3:0] select_ln117_416_fu_871_p3;
wire   [0:0] or_ln117_395_fu_879_p2;
wire   [3:0] select_ln117_417_fu_885_p3;
wire   [3:0] select_ln117_418_fu_899_p3;
wire   [0:0] xor_ln104_205_fu_915_p2;
wire   [0:0] xor_ln104_206_fu_929_p2;
wire   [0:0] xor_ln104_210_fu_939_p2;
wire   [0:0] and_ln102_435_fu_954_p2;
wire   [0:0] xor_ln104_211_fu_944_p2;
wire   [0:0] and_ln102_436_fu_968_p2;
wire   [0:0] and_ln102_423_fu_959_p2;
wire   [0:0] or_ln117_397_fu_978_p2;
wire   [3:0] select_ln117_420_fu_983_p3;
wire   [0:0] and_ln102_424_fu_964_p2;
wire   [4:0] zext_ln117_47_fu_990_p1;
wire   [0:0] or_ln117_398_fu_994_p2;
wire   [4:0] select_ln117_421_fu_999_p3;
wire   [0:0] or_ln117_399_fu_1006_p2;
wire   [0:0] and_ln102_425_fu_973_p2;
wire   [4:0] select_ln117_422_fu_1010_p3;
wire   [0:0] or_ln117_400_fu_1018_p2;
wire   [4:0] select_ln117_423_fu_1024_p3;
wire   [4:0] select_ln117_424_fu_1036_p3;
wire   [0:0] xor_ln104_212_fu_1062_p2;
wire   [0:0] and_ln102_437_fu_1075_p2;
wire   [0:0] and_ln102_414_fu_1067_p2;
wire   [0:0] and_ln102_426_fu_1071_p2;
wire   [0:0] or_ln117_402_fu_1090_p2;
wire   [0:0] and_ln102_427_fu_1080_p2;
wire   [4:0] select_ln117_426_fu_1095_p3;
wire   [0:0] or_ln117_404_fu_1102_p2;
wire   [4:0] select_ln117_427_fu_1107_p3;
wire   [0:0] and_ln102_428_fu_1085_p2;
wire   [4:0] select_ln117_428_fu_1114_p3;
wire   [0:0] or_ln117_406_fu_1122_p2;
wire   [4:0] select_ln117_429_fu_1127_p3;
wire   [4:0] select_ln117_430_fu_1139_p3;
wire   [0:0] xor_ln104_213_fu_1155_p2;
wire   [0:0] and_ln102_438_fu_1164_p2;
wire   [0:0] and_ln102_415_fu_1160_p2;
wire   [0:0] and_ln102_429_fu_1169_p2;
wire   [0:0] or_ln117_408_fu_1179_p2;
wire   [0:0] or_ln117_409_fu_1184_p2;
wire   [0:0] and_ln102_430_fu_1174_p2;
wire   [4:0] select_ln117_432_fu_1188_p3;
wire   [0:0] or_ln117_410_fu_1195_p2;
wire   [4:0] select_ln117_433_fu_1201_p3;
wire   [4:0] select_ln117_434_fu_1215_p3;
wire   [0:0] xor_ln104_214_fu_1231_p2;
wire   [0:0] and_ln102_439_fu_1236_p2;
wire   [0:0] and_ln102_431_fu_1241_p2;
wire   [0:0] or_ln117_412_fu_1246_p2;
wire   [11:0] agg_result_fu_1258_p65;
wire   [4:0] agg_result_fu_1258_p66;
wire   [11:0] agg_result_fu_1258_p67;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
reg   [17:0] p_read10_int_reg;
reg   [17:0] p_read11_int_reg;
reg   [17:0] p_read12_int_reg;
reg   [17:0] p_read13_int_reg;
reg   [17:0] p_read14_int_reg;
reg   [17:0] p_read15_int_reg;
reg   [17:0] p_read16_int_reg;
reg   [17:0] p_read17_int_reg;
reg   [17:0] p_read18_int_reg;
reg   [17:0] p_read19_int_reg;
reg   [17:0] p_read20_int_reg;
wire   [4:0] agg_result_fu_1258_p1;
wire   [4:0] agg_result_fu_1258_p3;
wire   [4:0] agg_result_fu_1258_p5;
wire   [4:0] agg_result_fu_1258_p7;
wire   [4:0] agg_result_fu_1258_p9;
wire   [4:0] agg_result_fu_1258_p11;
wire   [4:0] agg_result_fu_1258_p13;
wire   [4:0] agg_result_fu_1258_p15;
wire   [4:0] agg_result_fu_1258_p17;
wire   [4:0] agg_result_fu_1258_p19;
wire   [4:0] agg_result_fu_1258_p21;
wire   [4:0] agg_result_fu_1258_p23;
wire   [4:0] agg_result_fu_1258_p25;
wire   [4:0] agg_result_fu_1258_p27;
wire   [4:0] agg_result_fu_1258_p29;
wire   [4:0] agg_result_fu_1258_p31;
wire  signed [4:0] agg_result_fu_1258_p33;
wire  signed [4:0] agg_result_fu_1258_p35;
wire  signed [4:0] agg_result_fu_1258_p37;
wire  signed [4:0] agg_result_fu_1258_p39;
wire  signed [4:0] agg_result_fu_1258_p41;
wire  signed [4:0] agg_result_fu_1258_p43;
wire  signed [4:0] agg_result_fu_1258_p45;
wire  signed [4:0] agg_result_fu_1258_p47;
wire  signed [4:0] agg_result_fu_1258_p49;
wire  signed [4:0] agg_result_fu_1258_p51;
wire  signed [4:0] agg_result_fu_1258_p53;
wire  signed [4:0] agg_result_fu_1258_p55;
wire  signed [4:0] agg_result_fu_1258_p57;
wire  signed [4:0] agg_result_fu_1258_p59;
wire  signed [4:0] agg_result_fu_1258_p61;
wire  signed [4:0] agg_result_fu_1258_p63;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_65_5_12_1_1_x31 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 12 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 12 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 12 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 12 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 12 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 12 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 12 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 12 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 12 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 12 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 12 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 12 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 12 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 12 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 12 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 12 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 12 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 12 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 12 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 12 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 12 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 12 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 12 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 12 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 12 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 12 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 12 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 12 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 12 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 12 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 12 ),
    .CASE31( 5'h1F ),
    .din31_WIDTH( 12 ),
    .def_WIDTH( 12 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
sparsemux_65_5_12_1_1_x31_U1938(
    .din0(12'd3665),
    .din1(12'd645),
    .din2(12'd1671),
    .din3(12'd3779),
    .din4(12'd2019),
    .din5(12'd3999),
    .din6(12'd3795),
    .din7(12'd1275),
    .din8(12'd3610),
    .din9(12'd321),
    .din10(12'd1762),
    .din11(12'd320),
    .din12(12'd3902),
    .din13(12'd376),
    .din14(12'd3943),
    .din15(12'd3586),
    .din16(12'd3935),
    .din17(12'd721),
    .din18(12'd3455),
    .din19(12'd139),
    .din20(12'd103),
    .din21(12'd1697),
    .din22(12'd4092),
    .din23(12'd532),
    .din24(12'd3449),
    .din25(12'd124),
    .din26(12'd4049),
    .din27(12'd3705),
    .din28(12'd1243),
    .din29(12'd237),
    .din30(12'd3575),
    .din31(12'd3),
    .def(agg_result_fu_1258_p65),
    .sel(agg_result_fu_1258_p66),
    .dout(agg_result_fu_1258_p67)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_403_reg_1647 <= and_ln102_403_fu_791_p2;
        and_ln102_404_reg_1584 <= and_ln102_404_fu_608_p2;
        and_ln102_405_reg_1619 <= and_ln102_405_fu_659_p2;
        and_ln102_406_reg_1659 <= and_ln102_406_fu_805_p2;
        and_ln102_407_reg_1686 <= and_ln102_407_fu_925_p2;
        and_ln102_407_reg_1686_pp0_iter5_reg <= and_ln102_407_reg_1686;
        and_ln102_408_reg_1596 <= and_ln102_408_fu_622_p2;
        and_ln102_409_reg_1602 <= and_ln102_409_fu_632_p2;
        and_ln102_410_reg_1631 <= and_ln102_410_fu_678_p2;
        and_ln102_412_reg_1665 <= and_ln102_412_fu_819_p2;
        and_ln102_413_reg_1699 <= and_ln102_413_fu_949_p2;
        and_ln102_reg_1568 <= and_ln102_fu_592_p2;
        and_ln102_reg_1568_pp0_iter1_reg <= and_ln102_reg_1568;
        and_ln102_reg_1568_pp0_iter2_reg <= and_ln102_reg_1568_pp0_iter1_reg;
        and_ln104_80_reg_1653 <= and_ln104_80_fu_800_p2;
        and_ln104_81_reg_1591 <= and_ln104_81_fu_617_p2;
        and_ln104_82_reg_1625 <= and_ln104_82_fu_668_p2;
        and_ln104_82_reg_1625_pp0_iter3_reg <= and_ln104_82_reg_1625;
        and_ln104_83_reg_1681 <= and_ln104_83_fu_920_p2;
        and_ln104_84_reg_1693 <= and_ln104_84_fu_934_p2;
        and_ln104_84_reg_1693_pp0_iter5_reg <= and_ln104_84_reg_1693;
        and_ln104_84_reg_1693_pp0_iter6_reg <= and_ln104_84_reg_1693_pp0_iter5_reg;
        and_ln104_reg_1578 <= and_ln104_fu_603_p2;
        icmp_ln86_1401_reg_1563 <= icmp_ln86_1401_fu_586_p2;
        icmp_ln86_1401_reg_1563_pp0_iter1_reg <= icmp_ln86_1401_reg_1563;
        icmp_ln86_1401_reg_1563_pp0_iter2_reg <= icmp_ln86_1401_reg_1563_pp0_iter1_reg;
        icmp_ln86_1401_reg_1563_pp0_iter3_reg <= icmp_ln86_1401_reg_1563_pp0_iter2_reg;
        icmp_ln86_1401_reg_1563_pp0_iter4_reg <= icmp_ln86_1401_reg_1563_pp0_iter3_reg;
        icmp_ln86_1401_reg_1563_pp0_iter5_reg <= icmp_ln86_1401_reg_1563_pp0_iter4_reg;
        icmp_ln86_1401_reg_1563_pp0_iter6_reg <= icmp_ln86_1401_reg_1563_pp0_iter5_reg;
        icmp_ln86_418_reg_1405 <= icmp_ln86_418_fu_402_p2;
        icmp_ln86_419_reg_1410 <= icmp_ln86_419_fu_408_p2;
        icmp_ln86_419_reg_1410_pp0_iter1_reg <= icmp_ln86_419_reg_1410;
        icmp_ln86_419_reg_1410_pp0_iter2_reg <= icmp_ln86_419_reg_1410_pp0_iter1_reg;
        icmp_ln86_420_reg_1416 <= icmp_ln86_420_fu_414_p2;
        icmp_ln86_421_reg_1422 <= icmp_ln86_421_fu_420_p2;
        icmp_ln86_421_reg_1422_pp0_iter1_reg <= icmp_ln86_421_reg_1422;
        icmp_ln86_422_reg_1428 <= icmp_ln86_422_fu_426_p2;
        icmp_ln86_422_reg_1428_pp0_iter1_reg <= icmp_ln86_422_reg_1428;
        icmp_ln86_422_reg_1428_pp0_iter2_reg <= icmp_ln86_422_reg_1428_pp0_iter1_reg;
        icmp_ln86_422_reg_1428_pp0_iter3_reg <= icmp_ln86_422_reg_1428_pp0_iter2_reg;
        icmp_ln86_423_reg_1434 <= icmp_ln86_423_fu_432_p2;
        icmp_ln86_423_reg_1434_pp0_iter1_reg <= icmp_ln86_423_reg_1434;
        icmp_ln86_423_reg_1434_pp0_iter2_reg <= icmp_ln86_423_reg_1434_pp0_iter1_reg;
        icmp_ln86_423_reg_1434_pp0_iter3_reg <= icmp_ln86_423_reg_1434_pp0_iter2_reg;
        icmp_ln86_424_reg_1440 <= icmp_ln86_424_fu_438_p2;
        icmp_ln86_425_reg_1446 <= icmp_ln86_425_fu_444_p2;
        icmp_ln86_425_reg_1446_pp0_iter1_reg <= icmp_ln86_425_reg_1446;
        icmp_ln86_426_reg_1452 <= icmp_ln86_426_fu_450_p2;
        icmp_ln86_426_reg_1452_pp0_iter1_reg <= icmp_ln86_426_reg_1452;
        icmp_ln86_426_reg_1452_pp0_iter2_reg <= icmp_ln86_426_reg_1452_pp0_iter1_reg;
        icmp_ln86_427_reg_1458 <= icmp_ln86_427_fu_456_p2;
        icmp_ln86_427_reg_1458_pp0_iter1_reg <= icmp_ln86_427_reg_1458;
        icmp_ln86_427_reg_1458_pp0_iter2_reg <= icmp_ln86_427_reg_1458_pp0_iter1_reg;
        icmp_ln86_427_reg_1458_pp0_iter3_reg <= icmp_ln86_427_reg_1458_pp0_iter2_reg;
        icmp_ln86_428_reg_1464 <= icmp_ln86_428_fu_462_p2;
        icmp_ln86_428_reg_1464_pp0_iter1_reg <= icmp_ln86_428_reg_1464;
        icmp_ln86_428_reg_1464_pp0_iter2_reg <= icmp_ln86_428_reg_1464_pp0_iter1_reg;
        icmp_ln86_428_reg_1464_pp0_iter3_reg <= icmp_ln86_428_reg_1464_pp0_iter2_reg;
        icmp_ln86_429_reg_1470 <= icmp_ln86_429_fu_468_p2;
        icmp_ln86_429_reg_1470_pp0_iter1_reg <= icmp_ln86_429_reg_1470;
        icmp_ln86_429_reg_1470_pp0_iter2_reg <= icmp_ln86_429_reg_1470_pp0_iter1_reg;
        icmp_ln86_429_reg_1470_pp0_iter3_reg <= icmp_ln86_429_reg_1470_pp0_iter2_reg;
        icmp_ln86_429_reg_1470_pp0_iter4_reg <= icmp_ln86_429_reg_1470_pp0_iter3_reg;
        icmp_ln86_430_reg_1476 <= icmp_ln86_430_fu_474_p2;
        icmp_ln86_430_reg_1476_pp0_iter1_reg <= icmp_ln86_430_reg_1476;
        icmp_ln86_430_reg_1476_pp0_iter2_reg <= icmp_ln86_430_reg_1476_pp0_iter1_reg;
        icmp_ln86_430_reg_1476_pp0_iter3_reg <= icmp_ln86_430_reg_1476_pp0_iter2_reg;
        icmp_ln86_430_reg_1476_pp0_iter4_reg <= icmp_ln86_430_reg_1476_pp0_iter3_reg;
        icmp_ln86_430_reg_1476_pp0_iter5_reg <= icmp_ln86_430_reg_1476_pp0_iter4_reg;
        icmp_ln86_431_reg_1482 <= icmp_ln86_431_fu_480_p2;
        icmp_ln86_431_reg_1482_pp0_iter1_reg <= icmp_ln86_431_reg_1482;
        icmp_ln86_431_reg_1482_pp0_iter2_reg <= icmp_ln86_431_reg_1482_pp0_iter1_reg;
        icmp_ln86_431_reg_1482_pp0_iter3_reg <= icmp_ln86_431_reg_1482_pp0_iter2_reg;
        icmp_ln86_431_reg_1482_pp0_iter4_reg <= icmp_ln86_431_reg_1482_pp0_iter3_reg;
        icmp_ln86_431_reg_1482_pp0_iter5_reg <= icmp_ln86_431_reg_1482_pp0_iter4_reg;
        icmp_ln86_431_reg_1482_pp0_iter6_reg <= icmp_ln86_431_reg_1482_pp0_iter5_reg;
        icmp_ln86_432_reg_1488 <= icmp_ln86_432_fu_486_p2;
        icmp_ln86_432_reg_1488_pp0_iter1_reg <= icmp_ln86_432_reg_1488;
        icmp_ln86_433_reg_1493 <= icmp_ln86_433_fu_492_p2;
        icmp_ln86_434_reg_1498 <= icmp_ln86_434_fu_498_p2;
        icmp_ln86_434_reg_1498_pp0_iter1_reg <= icmp_ln86_434_reg_1498;
        icmp_ln86_435_reg_1503 <= icmp_ln86_435_fu_504_p2;
        icmp_ln86_435_reg_1503_pp0_iter1_reg <= icmp_ln86_435_reg_1503;
        icmp_ln86_436_reg_1508 <= icmp_ln86_436_fu_510_p2;
        icmp_ln86_436_reg_1508_pp0_iter1_reg <= icmp_ln86_436_reg_1508;
        icmp_ln86_436_reg_1508_pp0_iter2_reg <= icmp_ln86_436_reg_1508_pp0_iter1_reg;
        icmp_ln86_437_reg_1513 <= icmp_ln86_437_fu_516_p2;
        icmp_ln86_437_reg_1513_pp0_iter1_reg <= icmp_ln86_437_reg_1513;
        icmp_ln86_437_reg_1513_pp0_iter2_reg <= icmp_ln86_437_reg_1513_pp0_iter1_reg;
        icmp_ln86_438_reg_1518 <= icmp_ln86_438_fu_522_p2;
        icmp_ln86_438_reg_1518_pp0_iter1_reg <= icmp_ln86_438_reg_1518;
        icmp_ln86_438_reg_1518_pp0_iter2_reg <= icmp_ln86_438_reg_1518_pp0_iter1_reg;
        icmp_ln86_439_reg_1523 <= icmp_ln86_439_fu_528_p2;
        icmp_ln86_439_reg_1523_pp0_iter1_reg <= icmp_ln86_439_reg_1523;
        icmp_ln86_439_reg_1523_pp0_iter2_reg <= icmp_ln86_439_reg_1523_pp0_iter1_reg;
        icmp_ln86_439_reg_1523_pp0_iter3_reg <= icmp_ln86_439_reg_1523_pp0_iter2_reg;
        icmp_ln86_440_reg_1528 <= icmp_ln86_440_fu_534_p2;
        icmp_ln86_440_reg_1528_pp0_iter1_reg <= icmp_ln86_440_reg_1528;
        icmp_ln86_440_reg_1528_pp0_iter2_reg <= icmp_ln86_440_reg_1528_pp0_iter1_reg;
        icmp_ln86_440_reg_1528_pp0_iter3_reg <= icmp_ln86_440_reg_1528_pp0_iter2_reg;
        icmp_ln86_441_reg_1533 <= icmp_ln86_441_fu_540_p2;
        icmp_ln86_441_reg_1533_pp0_iter1_reg <= icmp_ln86_441_reg_1533;
        icmp_ln86_441_reg_1533_pp0_iter2_reg <= icmp_ln86_441_reg_1533_pp0_iter1_reg;
        icmp_ln86_441_reg_1533_pp0_iter3_reg <= icmp_ln86_441_reg_1533_pp0_iter2_reg;
        icmp_ln86_442_reg_1538 <= icmp_ln86_442_fu_546_p2;
        icmp_ln86_442_reg_1538_pp0_iter1_reg <= icmp_ln86_442_reg_1538;
        icmp_ln86_442_reg_1538_pp0_iter2_reg <= icmp_ln86_442_reg_1538_pp0_iter1_reg;
        icmp_ln86_442_reg_1538_pp0_iter3_reg <= icmp_ln86_442_reg_1538_pp0_iter2_reg;
        icmp_ln86_442_reg_1538_pp0_iter4_reg <= icmp_ln86_442_reg_1538_pp0_iter3_reg;
        icmp_ln86_443_reg_1543 <= icmp_ln86_443_fu_552_p2;
        icmp_ln86_443_reg_1543_pp0_iter1_reg <= icmp_ln86_443_reg_1543;
        icmp_ln86_443_reg_1543_pp0_iter2_reg <= icmp_ln86_443_reg_1543_pp0_iter1_reg;
        icmp_ln86_443_reg_1543_pp0_iter3_reg <= icmp_ln86_443_reg_1543_pp0_iter2_reg;
        icmp_ln86_443_reg_1543_pp0_iter4_reg <= icmp_ln86_443_reg_1543_pp0_iter3_reg;
        icmp_ln86_444_reg_1548 <= icmp_ln86_444_fu_558_p2;
        icmp_ln86_444_reg_1548_pp0_iter1_reg <= icmp_ln86_444_reg_1548;
        icmp_ln86_444_reg_1548_pp0_iter2_reg <= icmp_ln86_444_reg_1548_pp0_iter1_reg;
        icmp_ln86_444_reg_1548_pp0_iter3_reg <= icmp_ln86_444_reg_1548_pp0_iter2_reg;
        icmp_ln86_444_reg_1548_pp0_iter4_reg <= icmp_ln86_444_reg_1548_pp0_iter3_reg;
        icmp_ln86_445_reg_1553 <= icmp_ln86_445_fu_564_p2;
        icmp_ln86_445_reg_1553_pp0_iter1_reg <= icmp_ln86_445_reg_1553;
        icmp_ln86_445_reg_1553_pp0_iter2_reg <= icmp_ln86_445_reg_1553_pp0_iter1_reg;
        icmp_ln86_445_reg_1553_pp0_iter3_reg <= icmp_ln86_445_reg_1553_pp0_iter2_reg;
        icmp_ln86_445_reg_1553_pp0_iter4_reg <= icmp_ln86_445_reg_1553_pp0_iter3_reg;
        icmp_ln86_445_reg_1553_pp0_iter5_reg <= icmp_ln86_445_reg_1553_pp0_iter4_reg;
        icmp_ln86_446_reg_1558 <= icmp_ln86_446_fu_570_p2;
        icmp_ln86_446_reg_1558_pp0_iter1_reg <= icmp_ln86_446_reg_1558;
        icmp_ln86_446_reg_1558_pp0_iter2_reg <= icmp_ln86_446_reg_1558_pp0_iter1_reg;
        icmp_ln86_446_reg_1558_pp0_iter3_reg <= icmp_ln86_446_reg_1558_pp0_iter2_reg;
        icmp_ln86_446_reg_1558_pp0_iter4_reg <= icmp_ln86_446_reg_1558_pp0_iter3_reg;
        icmp_ln86_446_reg_1558_pp0_iter5_reg <= icmp_ln86_446_reg_1558_pp0_iter4_reg;
        icmp_ln86_reg_1394 <= icmp_ln86_fu_396_p2;
        icmp_ln86_reg_1394_pp0_iter1_reg <= icmp_ln86_reg_1394;
        icmp_ln86_reg_1394_pp0_iter2_reg <= icmp_ln86_reg_1394_pp0_iter1_reg;
        icmp_ln86_reg_1394_pp0_iter3_reg <= icmp_ln86_reg_1394_pp0_iter2_reg;
        or_ln117_392_reg_1641 <= or_ln117_392_fu_786_p2;
        or_ln117_396_reg_1671 <= or_ln117_396_fu_893_p2;
        or_ln117_401_reg_1704 <= or_ln117_401_fu_1032_p2;
        or_ln117_403_reg_1714 <= or_ln117_403_fu_1052_p2;
        or_ln117_405_reg_1720 <= or_ln117_405_fu_1058_p2;
        or_ln117_405_reg_1720_pp0_iter5_reg <= or_ln117_405_reg_1720;
        or_ln117_407_reg_1728 <= or_ln117_407_fu_1134_p2;
        or_ln117_411_reg_1738 <= or_ln117_411_fu_1209_p2;
        or_ln117_reg_1608 <= or_ln117_fu_648_p2;
        select_ln117_413_reg_1636 <= select_ln117_413_fu_779_p3;
        select_ln117_419_reg_1676 <= select_ln117_419_fu_907_p3;
        select_ln117_425_reg_1709 <= select_ln117_425_fu_1044_p3;
        select_ln117_431_reg_1733 <= select_ln117_431_fu_1147_p3;
        select_ln117_435_reg_1743 <= select_ln117_435_fu_1223_p3;
        xor_ln104_reg_1613 <= xor_ln104_fu_654_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read10_int_reg <= p_read10;
        p_read11_int_reg <= p_read11;
        p_read12_int_reg <= p_read12;
        p_read13_int_reg <= p_read13;
        p_read14_int_reg <= p_read14;
        p_read15_int_reg <= p_read15;
        p_read16_int_reg <= p_read16;
        p_read17_int_reg <= p_read17;
        p_read18_int_reg <= p_read18;
        p_read19_int_reg <= p_read19;
        p_read1_int_reg <= p_read1;
        p_read20_int_reg <= p_read20;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign agg_result_fu_1258_p65 = 'bx;

assign agg_result_fu_1258_p66 = ((or_ln117_412_fu_1246_p2[0:0] == 1'b1) ? select_ln117_435_reg_1743 : 5'd31);

assign and_ln102_403_fu_791_p2 = (xor_ln104_reg_1613 & icmp_ln86_419_reg_1410_pp0_iter2_reg);

assign and_ln102_404_fu_608_p2 = (icmp_ln86_420_reg_1416 & and_ln102_reg_1568);

assign and_ln102_405_fu_659_p2 = (icmp_ln86_421_reg_1422_pp0_iter1_reg & and_ln104_reg_1578);

assign and_ln102_406_fu_805_p2 = (icmp_ln86_422_reg_1428_pp0_iter2_reg & and_ln102_403_fu_791_p2);

assign and_ln102_407_fu_925_p2 = (icmp_ln86_423_reg_1434_pp0_iter3_reg & and_ln104_80_reg_1653);

assign and_ln102_408_fu_622_p2 = (icmp_ln86_424_reg_1440 & and_ln102_404_fu_608_p2);

assign and_ln102_409_fu_632_p2 = (icmp_ln86_425_reg_1446 & and_ln104_81_fu_617_p2);

assign and_ln102_410_fu_678_p2 = (icmp_ln86_426_reg_1452_pp0_iter1_reg & and_ln102_405_fu_659_p2);

assign and_ln102_411_fu_815_p2 = (icmp_ln86_427_reg_1458_pp0_iter2_reg & and_ln104_82_reg_1625);

assign and_ln102_412_fu_819_p2 = (icmp_ln86_428_reg_1464_pp0_iter2_reg & and_ln102_406_fu_805_p2);

assign and_ln102_413_fu_949_p2 = (icmp_ln86_429_reg_1470_pp0_iter3_reg & and_ln104_83_fu_920_p2);

assign and_ln102_414_fu_1067_p2 = (icmp_ln86_430_reg_1476_pp0_iter4_reg & and_ln102_407_reg_1686);

assign and_ln102_415_fu_1160_p2 = (icmp_ln86_431_reg_1482_pp0_iter5_reg & and_ln104_84_reg_1693_pp0_iter5_reg);

assign and_ln102_416_fu_683_p2 = (icmp_ln86_432_reg_1488_pp0_iter1_reg & and_ln102_408_reg_1596);

assign and_ln102_417_fu_642_p2 = (and_ln102_432_fu_637_p2 & and_ln102_404_fu_608_p2);

assign and_ln102_418_fu_687_p2 = (icmp_ln86_434_reg_1498_pp0_iter1_reg & and_ln102_409_reg_1602);

assign and_ln102_419_fu_696_p2 = (and_ln104_81_reg_1591 & and_ln102_433_fu_691_p2);

assign and_ln102_420_fu_824_p2 = (icmp_ln86_436_reg_1508_pp0_iter2_reg & and_ln102_410_reg_1631);

assign and_ln102_421_fu_833_p2 = (and_ln102_434_fu_828_p2 & and_ln102_405_reg_1619);

assign and_ln102_422_fu_838_p2 = (icmp_ln86_438_reg_1518_pp0_iter2_reg & and_ln102_411_fu_815_p2);

assign and_ln102_423_fu_959_p2 = (and_ln104_82_reg_1625_pp0_iter3_reg & and_ln102_435_fu_954_p2);

assign and_ln102_424_fu_964_p2 = (icmp_ln86_440_reg_1528_pp0_iter3_reg & and_ln102_412_reg_1665);

assign and_ln102_425_fu_973_p2 = (and_ln102_436_fu_968_p2 & and_ln102_406_reg_1659);

assign and_ln102_426_fu_1071_p2 = (icmp_ln86_442_reg_1538_pp0_iter4_reg & and_ln102_413_reg_1699);

assign and_ln102_427_fu_1080_p2 = (and_ln104_83_reg_1681 & and_ln102_437_fu_1075_p2);

assign and_ln102_428_fu_1085_p2 = (icmp_ln86_444_reg_1548_pp0_iter4_reg & and_ln102_414_fu_1067_p2);

assign and_ln102_429_fu_1169_p2 = (and_ln102_438_fu_1164_p2 & and_ln102_407_reg_1686_pp0_iter5_reg);

assign and_ln102_430_fu_1174_p2 = (icmp_ln86_446_reg_1558_pp0_iter5_reg & and_ln102_415_fu_1160_p2);

assign and_ln102_431_fu_1241_p2 = (and_ln104_84_reg_1693_pp0_iter6_reg & and_ln102_439_fu_1236_p2);

assign and_ln102_432_fu_637_p2 = (xor_ln104_207_fu_627_p2 & icmp_ln86_433_reg_1493);

assign and_ln102_433_fu_691_p2 = (xor_ln104_208_fu_673_p2 & icmp_ln86_435_reg_1503_pp0_iter1_reg);

assign and_ln102_434_fu_828_p2 = (xor_ln104_209_fu_810_p2 & icmp_ln86_437_reg_1513_pp0_iter2_reg);

assign and_ln102_435_fu_954_p2 = (xor_ln104_210_fu_939_p2 & icmp_ln86_439_reg_1523_pp0_iter3_reg);

assign and_ln102_436_fu_968_p2 = (xor_ln104_211_fu_944_p2 & icmp_ln86_441_reg_1533_pp0_iter3_reg);

assign and_ln102_437_fu_1075_p2 = (xor_ln104_212_fu_1062_p2 & icmp_ln86_443_reg_1543_pp0_iter4_reg);

assign and_ln102_438_fu_1164_p2 = (xor_ln104_213_fu_1155_p2 & icmp_ln86_445_reg_1553_pp0_iter5_reg);

assign and_ln102_439_fu_1236_p2 = (xor_ln104_214_fu_1231_p2 & icmp_ln86_1401_reg_1563_pp0_iter6_reg);

assign and_ln102_fu_592_p2 = (icmp_ln86_fu_396_p2 & icmp_ln86_418_fu_402_p2);

assign and_ln104_80_fu_800_p2 = (xor_ln104_reg_1613 & xor_ln104_202_fu_795_p2);

assign and_ln104_81_fu_617_p2 = (xor_ln104_203_fu_612_p2 & and_ln102_reg_1568);

assign and_ln104_82_fu_668_p2 = (xor_ln104_204_fu_663_p2 & and_ln104_reg_1578);

assign and_ln104_83_fu_920_p2 = (xor_ln104_205_fu_915_p2 & and_ln102_403_reg_1647);

assign and_ln104_84_fu_934_p2 = (xor_ln104_206_fu_929_p2 & and_ln104_80_reg_1653);

assign and_ln104_fu_603_p2 = (xor_ln104_201_fu_598_p2 & icmp_ln86_reg_1394);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = agg_result_fu_1258_p67;

assign icmp_ln86_1401_fu_586_p2 = (($signed(tmp_fu_576_p4) < $signed(17'd1)) ? 1'b1 : 1'b0);

assign icmp_ln86_418_fu_402_p2 = (($signed(p_read17_int_reg) < $signed(18'd22)) ? 1'b1 : 1'b0);

assign icmp_ln86_419_fu_408_p2 = (($signed(p_read20_int_reg) < $signed(18'd262137)) ? 1'b1 : 1'b0);

assign icmp_ln86_420_fu_414_p2 = (($signed(p_read11_int_reg) < $signed(18'd9)) ? 1'b1 : 1'b0);

assign icmp_ln86_421_fu_420_p2 = (($signed(p_read15_int_reg) < $signed(18'd416)) ? 1'b1 : 1'b0);

assign icmp_ln86_422_fu_426_p2 = (($signed(p_read11_int_reg) < $signed(18'd30)) ? 1'b1 : 1'b0);

assign icmp_ln86_423_fu_432_p2 = (($signed(p_read15_int_reg) < $signed(18'd383)) ? 1'b1 : 1'b0);

assign icmp_ln86_424_fu_438_p2 = (($signed(p_read10_int_reg) < $signed(18'd204)) ? 1'b1 : 1'b0);

assign icmp_ln86_425_fu_444_p2 = (($signed(p_read4_int_reg) < $signed(18'd263)) ? 1'b1 : 1'b0);

assign icmp_ln86_426_fu_450_p2 = (($signed(p_read10_int_reg) < $signed(18'd199)) ? 1'b1 : 1'b0);

assign icmp_ln86_427_fu_456_p2 = (($signed(p_read18_int_reg) < $signed(18'd183)) ? 1'b1 : 1'b0);

assign icmp_ln86_428_fu_462_p2 = (($signed(p_read8_int_reg) < $signed(18'd452)) ? 1'b1 : 1'b0);

assign icmp_ln86_429_fu_468_p2 = (($signed(p_read4_int_reg) < $signed(18'd1487)) ? 1'b1 : 1'b0);

assign icmp_ln86_430_fu_474_p2 = (($signed(p_read1_int_reg) < $signed(18'd260729)) ? 1'b1 : 1'b0);

assign icmp_ln86_431_fu_480_p2 = (($signed(p_read16_int_reg) < $signed(18'd1)) ? 1'b1 : 1'b0);

assign icmp_ln86_432_fu_486_p2 = (($signed(p_read8_int_reg) < $signed(18'd470)) ? 1'b1 : 1'b0);

assign icmp_ln86_433_fu_492_p2 = (($signed(p_read12_int_reg) < $signed(18'd25)) ? 1'b1 : 1'b0);

assign icmp_ln86_434_fu_498_p2 = (($signed(p_read8_int_reg) < $signed(18'd450)) ? 1'b1 : 1'b0);

assign icmp_ln86_435_fu_504_p2 = (($signed(p_read2_int_reg) < $signed(18'd9019)) ? 1'b1 : 1'b0);

assign icmp_ln86_436_fu_510_p2 = (($signed(p_read5_int_reg) < $signed(18'd466)) ? 1'b1 : 1'b0);

assign icmp_ln86_437_fu_516_p2 = (($signed(p_read7_int_reg) < $signed(18'd641)) ? 1'b1 : 1'b0);

assign icmp_ln86_438_fu_522_p2 = (($signed(p_read2_int_reg) < $signed(18'd16595)) ? 1'b1 : 1'b0);

assign icmp_ln86_439_fu_528_p2 = (($signed(p_read6_int_reg) < $signed(18'd839)) ? 1'b1 : 1'b0);

assign icmp_ln86_440_fu_534_p2 = (($signed(p_read3_int_reg) < $signed(18'd9511)) ? 1'b1 : 1'b0);

assign icmp_ln86_441_fu_540_p2 = (($signed(p_read9_int_reg) < $signed(18'd51)) ? 1'b1 : 1'b0);

assign icmp_ln86_442_fu_546_p2 = (($signed(p_read19_int_reg) < $signed(18'd34)) ? 1'b1 : 1'b0);

assign icmp_ln86_443_fu_552_p2 = (($signed(p_read5_int_reg) < $signed(18'd1809)) ? 1'b1 : 1'b0);

assign icmp_ln86_444_fu_558_p2 = (($signed(p_read20_int_reg) < $signed(18'd1)) ? 1'b1 : 1'b0);

assign icmp_ln86_445_fu_564_p2 = (($signed(p_read13_int_reg) < $signed(18'd24814)) ? 1'b1 : 1'b0);

assign icmp_ln86_446_fu_570_p2 = (($signed(p_read7_int_reg) < $signed(18'd446)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_396_p2 = (($signed(p_read10_int_reg) < $signed(18'd243)) ? 1'b1 : 1'b0);

assign or_ln117_388_fu_729_p2 = (and_ln102_418_fu_687_p2 | and_ln102_404_reg_1584);

assign or_ln117_389_fu_741_p2 = (and_ln102_409_reg_1602 | and_ln102_404_reg_1584);

assign or_ln117_390_fu_753_p2 = (or_ln117_389_fu_741_p2 | and_ln102_419_fu_696_p2);

assign or_ln117_391_fu_843_p2 = (and_ln102_reg_1568_pp0_iter2_reg | and_ln102_420_fu_824_p2);

assign or_ln117_392_fu_786_p2 = (and_ln102_reg_1568_pp0_iter1_reg | and_ln102_410_fu_678_p2);

assign or_ln117_393_fu_855_p2 = (or_ln117_392_reg_1641 | and_ln102_421_fu_833_p2);

assign or_ln117_394_fu_867_p2 = (and_ln102_reg_1568_pp0_iter2_reg | and_ln102_405_reg_1619);

assign or_ln117_395_fu_879_p2 = (or_ln117_394_fu_867_p2 | and_ln102_422_fu_838_p2);

assign or_ln117_396_fu_893_p2 = (or_ln117_394_fu_867_p2 | and_ln102_411_fu_815_p2);

assign or_ln117_397_fu_978_p2 = (or_ln117_396_reg_1671 | and_ln102_423_fu_959_p2);

assign or_ln117_398_fu_994_p2 = (icmp_ln86_reg_1394_pp0_iter3_reg | and_ln102_424_fu_964_p2);

assign or_ln117_399_fu_1006_p2 = (icmp_ln86_reg_1394_pp0_iter3_reg | and_ln102_412_reg_1665);

assign or_ln117_400_fu_1018_p2 = (or_ln117_399_fu_1006_p2 | and_ln102_425_fu_973_p2);

assign or_ln117_401_fu_1032_p2 = (icmp_ln86_reg_1394_pp0_iter3_reg | and_ln102_406_reg_1659);

assign or_ln117_402_fu_1090_p2 = (or_ln117_401_reg_1704 | and_ln102_426_fu_1071_p2);

assign or_ln117_403_fu_1052_p2 = (or_ln117_401_fu_1032_p2 | and_ln102_413_fu_949_p2);

assign or_ln117_404_fu_1102_p2 = (or_ln117_403_reg_1714 | and_ln102_427_fu_1080_p2);

assign or_ln117_405_fu_1058_p2 = (icmp_ln86_reg_1394_pp0_iter3_reg | and_ln102_403_reg_1647);

assign or_ln117_406_fu_1122_p2 = (or_ln117_405_reg_1720 | and_ln102_428_fu_1085_p2);

assign or_ln117_407_fu_1134_p2 = (or_ln117_405_reg_1720 | and_ln102_414_fu_1067_p2);

assign or_ln117_408_fu_1179_p2 = (or_ln117_407_reg_1728 | and_ln102_429_fu_1169_p2);

assign or_ln117_409_fu_1184_p2 = (or_ln117_405_reg_1720_pp0_iter5_reg | and_ln102_407_reg_1686_pp0_iter5_reg);

assign or_ln117_410_fu_1195_p2 = (or_ln117_409_fu_1184_p2 | and_ln102_430_fu_1174_p2);

assign or_ln117_411_fu_1209_p2 = (or_ln117_409_fu_1184_p2 | and_ln102_415_fu_1160_p2);

assign or_ln117_412_fu_1246_p2 = (or_ln117_411_reg_1738 | and_ln102_431_fu_1241_p2);

assign or_ln117_fu_648_p2 = (and_ln102_417_fu_642_p2 | and_ln102_408_fu_622_p2);

assign select_ln117_408_fu_718_p3 = ((or_ln117_reg_1608[0:0] == 1'b1) ? select_ln117_fu_711_p3 : 2'd3);

assign select_ln117_409_fu_734_p3 = ((and_ln102_404_reg_1584[0:0] == 1'b1) ? zext_ln117_45_fu_725_p1 : 3'd4);

assign select_ln117_410_fu_745_p3 = ((or_ln117_388_fu_729_p2[0:0] == 1'b1) ? select_ln117_409_fu_734_p3 : 3'd5);

assign select_ln117_411_fu_759_p3 = ((or_ln117_389_fu_741_p2[0:0] == 1'b1) ? select_ln117_410_fu_745_p3 : 3'd6);

assign select_ln117_412_fu_767_p3 = ((or_ln117_390_fu_753_p2[0:0] == 1'b1) ? select_ln117_411_fu_759_p3 : 3'd7);

assign select_ln117_413_fu_779_p3 = ((and_ln102_reg_1568_pp0_iter1_reg[0:0] == 1'b1) ? zext_ln117_46_fu_775_p1 : 4'd8);

assign select_ln117_414_fu_848_p3 = ((or_ln117_391_fu_843_p2[0:0] == 1'b1) ? select_ln117_413_reg_1636 : 4'd9);

assign select_ln117_415_fu_860_p3 = ((or_ln117_392_reg_1641[0:0] == 1'b1) ? select_ln117_414_fu_848_p3 : 4'd10);

assign select_ln117_416_fu_871_p3 = ((or_ln117_393_fu_855_p2[0:0] == 1'b1) ? select_ln117_415_fu_860_p3 : 4'd11);

assign select_ln117_417_fu_885_p3 = ((or_ln117_394_fu_867_p2[0:0] == 1'b1) ? select_ln117_416_fu_871_p3 : 4'd12);

assign select_ln117_418_fu_899_p3 = ((or_ln117_395_fu_879_p2[0:0] == 1'b1) ? select_ln117_417_fu_885_p3 : 4'd13);

assign select_ln117_419_fu_907_p3 = ((or_ln117_396_fu_893_p2[0:0] == 1'b1) ? select_ln117_418_fu_899_p3 : 4'd14);

assign select_ln117_420_fu_983_p3 = ((or_ln117_397_fu_978_p2[0:0] == 1'b1) ? select_ln117_419_reg_1676 : 4'd15);

assign select_ln117_421_fu_999_p3 = ((icmp_ln86_reg_1394_pp0_iter3_reg[0:0] == 1'b1) ? zext_ln117_47_fu_990_p1 : 5'd16);

assign select_ln117_422_fu_1010_p3 = ((or_ln117_398_fu_994_p2[0:0] == 1'b1) ? select_ln117_421_fu_999_p3 : 5'd17);

assign select_ln117_423_fu_1024_p3 = ((or_ln117_399_fu_1006_p2[0:0] == 1'b1) ? select_ln117_422_fu_1010_p3 : 5'd18);

assign select_ln117_424_fu_1036_p3 = ((or_ln117_400_fu_1018_p2[0:0] == 1'b1) ? select_ln117_423_fu_1024_p3 : 5'd19);

assign select_ln117_425_fu_1044_p3 = ((or_ln117_401_fu_1032_p2[0:0] == 1'b1) ? select_ln117_424_fu_1036_p3 : 5'd20);

assign select_ln117_426_fu_1095_p3 = ((or_ln117_402_fu_1090_p2[0:0] == 1'b1) ? select_ln117_425_reg_1709 : 5'd21);

assign select_ln117_427_fu_1107_p3 = ((or_ln117_403_reg_1714[0:0] == 1'b1) ? select_ln117_426_fu_1095_p3 : 5'd22);

assign select_ln117_428_fu_1114_p3 = ((or_ln117_404_fu_1102_p2[0:0] == 1'b1) ? select_ln117_427_fu_1107_p3 : 5'd23);

assign select_ln117_429_fu_1127_p3 = ((or_ln117_405_reg_1720[0:0] == 1'b1) ? select_ln117_428_fu_1114_p3 : 5'd24);

assign select_ln117_430_fu_1139_p3 = ((or_ln117_406_fu_1122_p2[0:0] == 1'b1) ? select_ln117_429_fu_1127_p3 : 5'd25);

assign select_ln117_431_fu_1147_p3 = ((or_ln117_407_fu_1134_p2[0:0] == 1'b1) ? select_ln117_430_fu_1139_p3 : 5'd26);

assign select_ln117_432_fu_1188_p3 = ((or_ln117_408_fu_1179_p2[0:0] == 1'b1) ? select_ln117_431_reg_1733 : 5'd27);

assign select_ln117_433_fu_1201_p3 = ((or_ln117_409_fu_1184_p2[0:0] == 1'b1) ? select_ln117_432_fu_1188_p3 : 5'd28);

assign select_ln117_434_fu_1215_p3 = ((or_ln117_410_fu_1195_p2[0:0] == 1'b1) ? select_ln117_433_fu_1201_p3 : 5'd29);

assign select_ln117_435_fu_1223_p3 = ((or_ln117_411_fu_1209_p2[0:0] == 1'b1) ? select_ln117_434_fu_1215_p3 : 5'd30);

assign select_ln117_fu_711_p3 = ((and_ln102_408_reg_1596[0:0] == 1'b1) ? zext_ln117_fu_707_p1 : 2'd2);

assign tmp_fu_576_p4 = {{p_read14_int_reg[17:1]}};

assign xor_ln104_201_fu_598_p2 = (icmp_ln86_418_reg_1405 ^ 1'd1);

assign xor_ln104_202_fu_795_p2 = (icmp_ln86_419_reg_1410_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_203_fu_612_p2 = (icmp_ln86_420_reg_1416 ^ 1'd1);

assign xor_ln104_204_fu_663_p2 = (icmp_ln86_421_reg_1422_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_205_fu_915_p2 = (icmp_ln86_422_reg_1428_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_206_fu_929_p2 = (icmp_ln86_423_reg_1434_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_207_fu_627_p2 = (icmp_ln86_424_reg_1440 ^ 1'd1);

assign xor_ln104_208_fu_673_p2 = (icmp_ln86_425_reg_1446_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_209_fu_810_p2 = (icmp_ln86_426_reg_1452_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_210_fu_939_p2 = (icmp_ln86_427_reg_1458_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_211_fu_944_p2 = (icmp_ln86_428_reg_1464_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_212_fu_1062_p2 = (icmp_ln86_429_reg_1470_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_213_fu_1155_p2 = (icmp_ln86_430_reg_1476_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_214_fu_1231_p2 = (icmp_ln86_431_reg_1482_pp0_iter6_reg ^ 1'd1);

assign xor_ln104_fu_654_p2 = (icmp_ln86_reg_1394_pp0_iter1_reg ^ 1'd1);

assign xor_ln117_fu_701_p2 = (1'd1 ^ and_ln102_416_fu_683_p2);

assign zext_ln117_45_fu_725_p1 = select_ln117_408_fu_718_p3;

assign zext_ln117_46_fu_775_p1 = select_ln117_412_fu_767_p3;

assign zext_ln117_47_fu_990_p1 = select_ln117_420_fu_983_p3;

assign zext_ln117_fu_707_p1 = xor_ln117_fu_701_p2;

endmodule //conifer_jettag_accelerator_decision_function_16
