#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Jun 20 04:34:21 2022
# Process ID: 6202
# Current directory: /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq
# Command line: vivado
# Log file: /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/vivado.log
# Journal file: /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
open_project: Time (s): cpu = 00:00:41 ; elapsed = 00:01:05 . Memory (MB): peak = 7468.027 ; gain = 150.492 ; free physical = 500585 ; free virtual = 537823
update_compile_order -fileset sources_1
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 09:50:49
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-16:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/21330409X021A
set_property PROGRAM.FILE {/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/system_top_wrapper.bit} [get_hw_devices xcu250_0]
set_property PROBES.FILE {/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/system_top_wrapper.ltx} [get_hw_devices xcu250_0]
set_property FULL_PROBES.FILE {/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/system_top_wrapper.ltx} [get_hw_devices xcu250_0]
current_hw_device [get_hw_devices xcu250_0]
refresh_hw_device [lindex [get_hw_devices xcu250_0] 0]
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 JTAG AXI core(s).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'system_top_i/rv_system/system_ila_0/inst/ila_lib' at location 'uuid_DCAC6CA3A8C35D1BA4885A6CC0496662' from probes file, since it cannot be found on the programmed device.
create_hw_cfgmem -hw_device [get_hw_devices xcu250_0] -mem_dev [lindex [get_cfgmem_parts {mt25qu01g-spi-x1_x2_x4}] 0]
close_hw_manager
open_bd_design {/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.srcs/sources_1/bd/system_top/system_top.bd}
Reading block design file </home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.srcs/sources_1/bd/system_top/system_top.bd>...
Adding component instance block -- xilinx.com:module_ref:NutShell:1.0 - NutShell_0
Adding component instance block -- xilinx.com:ip:c_shift_ram:12.0 - c_shift_ram_0
Adding component instance block -- xilinx.com:ip:c_shift_ram:12.0 - c_shift_ram_1
Adding component instance block -- xilinx.com:ip:system_ila:1.1 - system_ila_0
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_2
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_3
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_4
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_5
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_6
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:ddr4:2.2 - ddr4_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ddr4_0_333M
Adding component instance block -- xilinx.com:ip:jtag_axi:1.2 - jtag_axi_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ddr4_0_333M1
Successfully read diagram <system_top> from block design file </home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.srcs/sources_1/bd/system_top/system_top.bd>
open_bd_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 9485.547 ; gain = 569.023 ; free physical = 464236 ; free virtual = 531623
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 09:50:49
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-16:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/21330409X021A
set_property PROGRAM.FILE {/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/system_top_wrapper.bit} [get_hw_devices xcu250_0]
set_property PROBES.FILE {/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/system_top_wrapper.ltx} [get_hw_devices xcu250_0]
set_property FULL_PROBES.FILE {/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/system_top_wrapper.ltx} [get_hw_devices xcu250_0]
current_hw_device [get_hw_devices xcu250_0]
refresh_hw_device [lindex [get_hw_devices xcu250_0] 0]
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 JTAG AXI core(s).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'system_top_i/rv_system/system_ila_0/inst/ila_lib' at location 'uuid_DCAC6CA3A8C35D1BA4885A6CC0496662' from probes file, since it cannot be found on the programmed device.
create_hw_cfgmem -hw_device [get_hw_devices xcu250_0] -mem_dev [lindex [get_cfgmem_parts {mt25qu01g-spi-x1_x2_x4}] 0]
close_hw_target {localhost:3121/xilinx_tcf/Xilinx/21330409X021A}
INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Xilinx/21330409X021A
open_hw_target {localhost:3121/xilinx_tcf/Xilinx/21330409X02FA}
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/21330409X02FA
set_property PROGRAM.FILE {/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/system_top_wrapper.bit} [get_hw_devices xcu250_0_1]
set_property PROBES.FILE {/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/system_top_wrapper.ltx} [get_hw_devices xcu250_0_1]
set_property FULL_PROBES.FILE {/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/system_top_wrapper.ltx} [get_hw_devices xcu250_0_1]
current_hw_device [get_hw_devices xcu250_0_1]
refresh_hw_device [lindex [get_hw_devices xcu250_0_1] 0]
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 MIG core(s).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'system_top_i/rv_system/system_ila_0/inst/ila_lib' at location 'uuid_DCAC6CA3A8C35D1BA4885A6CC0496662' from probes file, since it cannot be found on the programmed device.
close_hw_target {localhost:3121/xilinx_tcf/Xilinx/21330409X02FA}
INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Xilinx/21330409X02FA
open_hw_target {localhost:3121/xilinx_tcf/Xilinx/2133038CC05DA}
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/2133038CC05DA
set_property PROGRAM.FILE {/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/system_top_wrapper.bit} [get_hw_devices xcu250_0_2]
set_property PROBES.FILE {/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/system_top_wrapper.ltx} [get_hw_devices xcu250_0_2]
set_property FULL_PROBES.FILE {/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/system_top_wrapper.ltx} [get_hw_devices xcu250_0_2]
current_hw_device [get_hw_devices xcu250_0_2]
refresh_hw_device [lindex [get_hw_devices xcu250_0_2] 0]
INFO: [Labtools 27-1434] Device xcu250 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'system_top_i/rv_system/system_ila_0/inst/ila_lib' at location 'uuid_DCAC6CA3A8C35D1BA4885A6CC0496662' from probes file, since it cannot be found on the programmed device.
close_hw_target {localhost:3121/xilinx_tcf/Xilinx/2133038CC05DA}
INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Xilinx/2133038CC05DA
open_hw_target {localhost:3121/xilinx_tcf/Xilinx/21330409X021A}
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/21330409X021A
set_property PROGRAM.FILE {/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/system_top_wrapper.bit} [get_hw_devices xcu250_0]
set_property PROBES.FILE {/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/system_top_wrapper.ltx} [get_hw_devices xcu250_0]
set_property FULL_PROBES.FILE {/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/system_top_wrapper.ltx} [get_hw_devices xcu250_0]
current_hw_device [get_hw_devices xcu250_0]
refresh_hw_device [lindex [get_hw_devices xcu250_0] 0]
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 JTAG AXI core(s).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'system_top_i/rv_system/system_ila_0/inst/ila_lib' at location 'uuid_DCAC6CA3A8C35D1BA4885A6CC0496662' from probes file, since it cannot be found on the programmed device.
close_hw_target {localhost:3121/xilinx_tcf/Xilinx/21330409X021A}
INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Xilinx/21330409X021A
open_hw_target {localhost:3121/xilinx_tcf/Xilinx/21330409E017A}
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/21330409E017A
set_property PROGRAM.FILE {/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/system_top_wrapper.bit} [get_hw_devices xcu250_0_3]
set_property PROBES.FILE {/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/system_top_wrapper.ltx} [get_hw_devices xcu250_0_3]
set_property FULL_PROBES.FILE {/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/system_top_wrapper.ltx} [get_hw_devices xcu250_0_3]
current_hw_device [get_hw_devices xcu250_0_3]
refresh_hw_device [lindex [get_hw_devices xcu250_0_3] 0]
INFO: [Labtools 27-1434] Device xcu250 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'system_top_i/rv_system/system_ila_0/inst/ila_lib' at location 'uuid_DCAC6CA3A8C35D1BA4885A6CC0496662' from probes file, since it cannot be found on the programmed device.
close_hw_target {localhost:3121/xilinx_tcf/Xilinx/21330409E017A}
INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Xilinx/21330409E017A
open_hw_target {localhost:3121/xilinx_tcf/Xilinx/21330409X021A}
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/21330409X021A
set_property PROGRAM.FILE {/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/system_top_wrapper.bit} [get_hw_devices xcu250_0]
set_property PROBES.FILE {/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/system_top_wrapper.ltx} [get_hw_devices xcu250_0]
set_property FULL_PROBES.FILE {/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/system_top_wrapper.ltx} [get_hw_devices xcu250_0]
current_hw_device [get_hw_devices xcu250_0]
refresh_hw_device [lindex [get_hw_devices xcu250_0] 0]
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 JTAG AXI core(s).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'system_top_i/rv_system/system_ila_0/inst/ila_lib' at location 'uuid_DCAC6CA3A8C35D1BA4885A6CC0496662' from probes file, since it cannot be found on the programmed device.
close_hw_manager
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:vio:3.0 vio_0
endgroup
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property -dict [list CONFIG.C_EN_PROBE_IN_ACTIVITY {0} CONFIG.C_NUM_PROBE_IN {0}] [get_bd_cells vio_0]
set_property location {3 301 -446} [get_bd_cells vio_0]
set_property location {3 306 -1106} [get_bd_cells vio_0]
save_bd_design
Wrote  : </home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.srcs/sources_1/bd/system_top/system_top.bd> 
Wrote  : </home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.srcs/sources_1/bd/system_top/ui/bd_9edf8fa5.ui> 
close_project
open_project /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxh-pynq/cxh-pynq.xpr
INFO: [Project 1-313] Project file moved from '/home/chenxuhao/NutShell/fpga/board/pynq/build/cxh-pynq' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'system_top.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
system_top_xlconcat_0_0
system_top_util_vector_logic_0_0
system_top_c_shift_ram_0_0
system_top_system_ila_0_0
system_top_processing_system7_0_0
system_top_uncorerst_0
system_top_auto_pc_2
system_top_xbar_0
system_top_axi_protocol_convert_1_0
system_top_auto_us_0
system_top_axi_interconnect_0_0
system_top_auto_pc_0
system_top_auto_pc_1
system_top_c_shift_ram_1_0
system_top_auto_ds_0
system_top_auto_cc_1
system_top_auto_cc_0
system_top_clk_wiz_0_0
system_top_axi_interconnect_1_0
system_top_axi_interconnect_2_0
system_top_auto_pc_3
system_top_axi_protocol_convert_0_0
system_top_auto_cc_2
system_top_auto_ds_1
system_top_axi_gpio_0_0

open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 11318.852 ; gain = 0.000 ; free physical = 463958 ; free virtual = 531640
update_compile_order -fileset sources_1
open_bd_design {/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxh-pynq/cxh-pynq.srcs/sources_1/bd/system_top/system_top.bd}
Reading block design file </home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxh-pynq/cxh-pynq.srcs/sources_1/bd/system_top/system_top.bd>...
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_1
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_2
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - uncorerst
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:module_ref:NutShell:1.0 - NutShell_0
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - axi_protocol_convert_0
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - axi_protocol_convert_1
Adding component instance block -- xilinx.com:ip:c_shift_ram:12.0 - c_shift_ram_0
Adding component instance block -- xilinx.com:ip:c_shift_ram:12.0 - c_shift_ram_1
Adding component instance block -- xilinx.com:ip:system_ila:1.1 - system_ila_0
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Successfully read diagram <system_top> from block design file </home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxh-pynq/cxh-pynq.srcs/sources_1/bd/system_top/system_top.bd>
open_bd_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:08 . Memory (MB): peak = 11460.066 ; gain = 0.000 ; free physical = 463879 ; free virtual = 531563
close_project
open_project /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 11460.066 ; gain = 0.000 ; free physical = 463869 ; free virtual = 531553
update_compile_order -fileset sources_1
open_bd_design {/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.srcs/sources_1/bd/system_top/system_top.bd}
Reading block design file </home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.srcs/sources_1/bd/system_top/system_top.bd>...
Adding component instance block -- xilinx.com:module_ref:NutShell:1.0 - NutShell_0
Adding component instance block -- xilinx.com:ip:c_shift_ram:12.0 - c_shift_ram_0
Adding component instance block -- xilinx.com:ip:c_shift_ram:12.0 - c_shift_ram_1
Adding component instance block -- xilinx.com:ip:system_ila:1.1 - system_ila_0
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_2
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_3
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_4
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_5
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_6
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:ddr4:2.2 - ddr4_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ddr4_0_333M
Adding component instance block -- xilinx.com:ip:jtag_axi:1.2 - jtag_axi_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ddr4_0_333M1
Adding component instance block -- xilinx.com:ip:vio:3.0 - vio_0
Successfully read diagram <system_top> from block design file </home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.srcs/sources_1/bd/system_top/system_top.bd>
open_bd_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 11489.020 ; gain = 0.000 ; free physical = 463755 ; free virtual = 531439
set_property location {2 77 -1102} [get_bd_cells vio_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 util_vector_logic_0
endgroup
set_property location {4 597 -1131} [get_bd_cells util_vector_logic_0]
delete_bd_objs [get_bd_nets rst_ddr4_0_333M1_peripheral_aresetn]
connect_bd_net [get_bd_pins rst_ddr4_0_333M1/peripheral_aresetn] [get_bd_pins util_vector_logic_0/Op1]
startgroup
set_property -dict [list CONFIG.C_SIZE {1}] [get_bd_cells util_vector_logic_0]
endgroup
connect_bd_net [get_bd_pins vio_0/probe_out0] [get_bd_pins util_vector_logic_0/Op2]
connect_bd_net [get_bd_pins util_vector_logic_0/Res] [get_bd_pins rv_system/corerstn]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_0/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins vio_0/clk]
set_property location {3 575 -1142} [get_bd_cells util_vector_logic_0]
set_property location {3 577 -1144} [get_bd_cells util_vector_logic_0]
save_bd_design
Wrote  : </home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.srcs/sources_1/bd/system_top/system_top.bd> 
Wrote  : </home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.srcs/sources_1/bd/system_top/ui/bd_9edf8fa5.ui> 
validate_bd_design
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /rv_system/c_shift_ram_1 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /rv_system/c_shift_ram_0 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:util_vector_logic:2.0-10] /util_vector_logic_0 IP set output pin Res type to "rst" when Input pin Op1 type is "rst" and Input pin Op2 type is "undef".
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_us/S_AXI(0) and /rv_system/NutShell_0/io_mem(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_us/S_AXI(0) and /rv_system/NutShell_0/io_mem(1)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_us/S_AXI(0) and /rv_system/NutShell_0/io_mem(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_us/S_AXI(0) and /rv_system/NutShell_0/io_mem(1)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/s01_couplers/auto_us/S_AXI(0) and /rv_system/NutShell_0/io_mmio(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/s01_couplers/auto_us/S_AXI(0) and /rv_system/NutShell_0/io_mmio(1)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /axi_interconnect_0/s01_couplers/auto_us/S_AXI(0) and /rv_system/NutShell_0/io_mmio(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /axi_interconnect_0/s01_couplers/auto_us/S_AXI(0) and /rv_system/NutShell_0/io_mmio(1)
validate_bd_design: Time (s): cpu = 00:01:15 ; elapsed = 00:01:53 . Memory (MB): peak = 12355.238 ; gain = 798.242 ; free physical = 462264 ; free virtual = 530038
save_bd_design
Wrote  : </home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.srcs/sources_1/bd/system_top/system_top.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 24
INFO: [BD 41-1662] The design 'system_top.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/rv_system/NutShell_0/io_meip'(2) to pin '/rv_system/io_meip'(3) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/synth/system_top.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/rv_system/NutShell_0/io_meip'(2) to pin '/rv_system/io_meip'(3) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/sim/system_top.v
VHDL Output written to : /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/hdl/system_top_wrapper.v
Exporting to file /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_system_ila_0_0/bd_0/hw_handoff/system_top_system_ila_0_0.hwh
Generated Block Design Tcl file /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_system_ila_0_0/bd_0/hw_handoff/system_top_system_ila_0_0_bd.tcl
Generated Hardware Definition File /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_system_ila_0_0/bd_0/synth/system_top_system_ila_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block rv_system/system_ila_0 .
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'bd_c96b' - hence not re-generating.
INFO: [BD 41-1029] Generation completed for the IP Integrator block vio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_us_0/system_top_auto_us_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_us_1/system_top_auto_us_1_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_us_2/system_top_auto_us_2_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s02_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_cc_0/system_top_auto_cc_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_ds_0/system_top_auto_ds_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_pc_0/system_top_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m01_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_ds_1/system_top_auto_ds_1_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m02_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_pc_1/system_top_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m02_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_cc_1/system_top_auto_cc_1_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m03_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_ds_2/system_top_auto_ds_2_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m03_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_pc_2/system_top_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m03_couplers/auto_pc .
Exporting to file /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/hw_handoff/system_top.hwh
Generated Block Design Tcl file /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/hw_handoff/system_top_bd.tcl
Generated Hardware Definition File /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/synth/system_top.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_cc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_cc_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_ds_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_ds_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_ds_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_pc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_pc_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_pc_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_us_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_us_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_us_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_system_ila_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_util_vector_logic_0_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_vio_0_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_cc_0, cache-ID = 9327452ff92ab4af; cache size = 112.594 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_cc_1, cache-ID = 19d834681fff89a5; cache size = 112.594 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_ds_0, cache-ID = 32671fc0b1d8feef; cache size = 112.594 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_ds_1, cache-ID = 32671fc0b1d8feef; cache size = 112.594 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_ds_2, cache-ID = dd1dbb0c379b91c8; cache size = 112.594 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_us_2, cache-ID = f5a25bd4f3341902; cache size = 112.594 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_pc_0, cache-ID = 70874ac265c40bcc; cache size = 112.594 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_pc_1, cache-ID = 70874ac265c40bcc; cache size = 112.594 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_util_vector_logic_0_1, cache-ID = 2942bc15afc6a810; cache size = 112.594 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_pc_2, cache-ID = 0fdf6a48b2d3567e; cache size = 112.594 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_us_0, cache-ID = 95b99be16876e2a7; cache size = 112.594 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_us_1, cache-ID = 95b99be16876e2a7; cache size = 112.594 MB.
config_ip_cache: Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 12971.535 ; gain = 0.000 ; free physical = 462109 ; free virtual = 530005
[Thu Jun 23 01:22:07 2022] Launched system_top_vio_0_0_synth_1, system_top_system_ila_0_0_synth_1, synth_1...
Run output will be captured here:
system_top_vio_0_0_synth_1: /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/system_top_vio_0_0_synth_1/runme.log
system_top_system_ila_0_0_synth_1: /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/system_top_system_ila_0_0_synth_1/runme.log
synth_1: /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/synth_1/runme.log
[Thu Jun 23 01:22:07 2022] Launched impl_1...
Run output will be captured here: /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:32 ; elapsed = 00:00:44 . Memory (MB): peak = 13096.613 ; gain = 125.078 ; free physical = 462071 ; free virtual = 529966
write_cfgmem  -format mcs -size 128 -interface SPIx4 -loadbit {up 0x01002000 "/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/system_top_wrapper.bit" } -loaddata {up 0x06000000 "/home/chenxuhao/Desktop/hello.elf" } -force -disablebitswap -file "/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/6-23.mcs"
Command: write_cfgmem -format mcs -size 128 -interface SPIx4 -loadbit {up 0x01002000 "/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/system_top_wrapper.bit" } -loaddata {up 0x06000000 "/home/chenxuhao/Desktop/hello.elf" } -force -disablebitswap -file /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/6-23.mcs
Creating config memory files...
Creating bitstream load up from address 0x01002000
Loading bitfile /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/system_top_wrapper.bit
Creating bitstream load up from address 0x06000000
Loading datafile /home/chenxuhao/Desktop/hello.elf
Writing file /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/6-23.mcs
Writing log file /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/6-23.prm
===================================
Configuration Memory information
===================================
File Format        MCS
Interface          SPIX4
Size               128M
Start Address      0x00000000
End Address        0x07FFFFFF

Addr1         Addr2         Date                    File(s)
0x01002000    0x02E970FB    Jun 23 02:03:01 2022    /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/system_top_wrapper.bit
0x06000000    0x060050EF    Jun 23 03:05:59 2022    /home/chenxuhao/Desktop/hello.elf
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_cfgmem completed successfully
write_cfgmem: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 13096.613 ; gain = 0.000 ; free physical = 460997 ; free virtual = 529502
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 09:50:49
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-16:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/21330409X021A
set_property PROGRAM.FILE {/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/system_top_wrapper.bit} [get_hw_devices xcu250_0]
set_property PROBES.FILE {/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/system_top_wrapper.ltx} [get_hw_devices xcu250_0]
set_property FULL_PROBES.FILE {/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/system_top_wrapper.ltx} [get_hw_devices xcu250_0]
current_hw_device [get_hw_devices xcu250_0]
refresh_hw_device [lindex [get_hw_devices xcu250_0] 0]
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 JTAG AXI core(s).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'system_top_i/rv_system/system_ila_0/inst/ila_lib' at location 'uuid_DCAC6CA3A8C35D1BA4885A6CC0496662' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'system_top_i/vio_0' at location 'uuid_FEA0A9BCE2A65F828FF4CBBE55B0EA59' from probes file, since it cannot be found on the programmed device.
create_hw_cfgmem -hw_device [get_hw_devices xcu250_0] -mem_dev [lindex [get_cfgmem_parts {mt25qu01g-spi-x1_x2_x4}] 0]
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xcu250_0] 0]]
set_property PROGRAM.FILES [list "/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/6-23.mcs" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xcu250_0] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xcu250_0] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xcu250_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xcu250_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xcu250_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xcu250_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xcu250_0] 0]]
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xcu250_0] 0]]
set_property PROGRAM.FILES [list "/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/6-23.mcs" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xcu250_0] 0]]
set_property PROGRAM.PRM_FILE {} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xcu250_0] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xcu250_0] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xcu250_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xcu250_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xcu250_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xcu250_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xcu250_0] 0]]
startgroup 
create_hw_bitstream -hw_device [lindex [get_hw_devices xcu250_0] 0] [get_property PROGRAM.HW_CFGMEM_BITFILE [ lindex [get_hw_devices xcu250_0] 0]]; program_hw_devices [lindex [get_hw_devices xcu250_0] 0]; refresh_hw_device [lindex [get_hw_devices xcu250_0] 0];
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 13096.613 ; gain = 0.000 ; free physical = 460914 ; free virtual = 529458
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 SPI core(s).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'system_top_i/rv_system/system_ila_0/inst/ila_lib' at location 'uuid_DCAC6CA3A8C35D1BA4885A6CC0496662' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'system_top_i/vio_0' at location 'uuid_FEA0A9BCE2A65F828FF4CBBE55B0EA59' from probes file, since it cannot be found on the programmed device.
program_hw_cfgmem -hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xcu250_0] 0]]
Mfg ID : 20   Memory Type : bb   Memory Capacity : 21   Device ID 1 : 0   Device ID 2 : 0
Performing Erase Operation...
Erase Operation successful.
Performing Program and Verify Operations...
Program/Verify Operation successful.
INFO: [Labtoolstcl 44-377] Flash programming completed successfully
program_hw_cfgmem: Time (s): cpu = 00:00:23 ; elapsed = 00:12:20 . Memory (MB): peak = 13096.613 ; gain = 0.000 ; free physical = 460840 ; free virtual = 529385
endgroup
set_property PROBES.FILE {/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/system_top_wrapper.ltx} [get_hw_devices xcu250_0]
set_property FULL_PROBES.FILE {/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/system_top_wrapper.ltx} [get_hw_devices xcu250_0]
set_property PROGRAM.FILE {/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/system_top_wrapper.bit} [get_hw_devices xcu250_0]
program_hw_devices [get_hw_devices xcu250_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 13096.613 ; gain = 0.000 ; free physical = 460845 ; free virtual = 529391
refresh_hw_device [lindex [get_hw_devices xcu250_0] 0]
CRITICAL WARNING: [Xicom 50-46] One or more detected MIG version registers have empty values: MIG properties will not be built.
Parameter Map Version: 0, Error Map Version: 0, Calibration Map Version: 0, Warning Map Version: 0
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 JTAG AXI core(s).
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 MIG core(s).
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
INFO: [Labtools 27-1889] Uploading output probe values for VIO core [hw_vio_1]
refresh_hw_device: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 13096.613 ; gain = 0.000 ; free physical = 460819 ; free virtual = 529364
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xcu250_0] -filter {CELL_NAME=~"system_top_i/rv_system/system_ila_0/inst/ila_lib"}]]
reset_hw_vio_activity [get_hw_vios -of_objects [get_hw_devices xcu250_0] -filter {CELL_NAME=~"system_top_i/vio_0"}]
reset_hw_vio_activity [get_hw_vios -of_objects [get_hw_devices xcu250_0] -filter {CELL_NAME=~"system_top_i/vio_0"}]
boot_hw_device  [lindex [get_hw_devices xcu250_0] 0]
INFO: [Labtoolstcl 44-664] Will wait up to 180 seconds for booting to complete.
INFO: [Labtools 27-32] Done pin status: HIGH
refresh_hw_device [lindex [get_hw_devices xcu250_0] 0]
CRITICAL WARNING: [Xicom 50-46] One or more detected MIG version registers have empty values: MIG properties will not be built.
Parameter Map Version: 0, Error Map Version: 0, Calibration Map Version: 0, Warning Map Version: 0
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 JTAG AXI core(s).
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 MIG core(s).
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
refresh_hw_device [lindex [get_hw_devices xcu250_0] 0]
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 JTAG AXI core(s).
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 MIG core(s).
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
boot_hw_device  [lindex [get_hw_devices xcu250_0] 0]
INFO: [Labtoolstcl 44-664] Will wait up to 180 seconds for booting to complete.
INFO: [Labtools 27-32] Done pin status: HIGH
refresh_hw_device [lindex [get_hw_devices xcu250_0] 0]
CRITICAL WARNING: [Xicom 50-46] One or more detected MIG version registers have empty values: MIG properties will not be built.
Parameter Map Version: 0, Error Map Version: 0, Calibration Map Version: 0, Warning Map Version: 0
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 JTAG AXI core(s).
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 MIG core(s).
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
reset_hw_vio_outputs [get_hw_vios -of_objects [get_hw_devices xcu250_0] -filter {CELL_NAME=~"system_top_i/vio_0"}]
boot_hw_device  [lindex [get_hw_devices xcu250_0] 0]
INFO: [Labtoolstcl 44-664] Will wait up to 180 seconds for booting to complete.
INFO: [Labtools 27-32] Done pin status: HIGH
refresh_hw_device [lindex [get_hw_devices xcu250_0] 0]
CRITICAL WARNING: [Xicom 50-46] One or more detected MIG version registers have empty values: MIG properties will not be built.
Parameter Map Version: 0, Error Map Version: 0, Calibration Map Version: 0, Warning Map Version: 0
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 JTAG AXI core(s).
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 MIG core(s).
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
save_wave_config {/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw_manager
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 09:50:49
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-16:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/21330409X021A
set_property PROGRAM.FILE {/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/system_top_wrapper.bit} [get_hw_devices xcu250_0]
set_property PROBES.FILE {/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/system_top_wrapper.ltx} [get_hw_devices xcu250_0]
set_property FULL_PROBES.FILE {/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/system_top_wrapper.ltx} [get_hw_devices xcu250_0]
current_hw_device [get_hw_devices xcu250_0]
refresh_hw_device [lindex [get_hw_devices xcu250_0] 0]
CRITICAL WARNING: [Xicom 50-46] One or more detected MIG version registers have empty values: MIG properties will not be built.
Parameter Map Version: 0, Error Map Version: 0, Calibration Map Version: 0, Warning Map Version: 0
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 JTAG AXI core(s).
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 MIG core(s).
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
create_hw_cfgmem -hw_device [get_hw_devices xcu250_0] -mem_dev [lindex [get_cfgmem_parts {mt25qu01g-spi-x1_x2_x4}] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xcu250_0] -filter {CELL_NAME=~"system_top_i/rv_system/system_ila_0/inst/ila_lib"}]]
commit_hw_vio [get_hw_vios -of_objects [get_hw_devices xcu250_0] -filter {CELL_NAME=~"system_top_i/vio_0"}]
save_wave_config {/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
set_property OUTPUT_VALUE 1 [get_hw_probes system_top_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xcu250_0] -filter {CELL_NAME=~"system_top_i/vio_0"}]]
commit_hw_vio [get_hw_probes {system_top_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xcu250_0] -filter {CELL_NAME=~"system_top_i/vio_0"}]]
set_property OUTPUT_VALUE 0 [get_hw_probes system_top_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xcu250_0] -filter {CELL_NAME=~"system_top_i/vio_0"}]]
commit_hw_vio [get_hw_probes {system_top_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xcu250_0] -filter {CELL_NAME=~"system_top_i/vio_0"}]]
set_property OUTPUT_VALUE 1 [get_hw_probes system_top_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xcu250_0] -filter {CELL_NAME=~"system_top_i/vio_0"}]]
commit_hw_vio [get_hw_probes {system_top_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xcu250_0] -filter {CELL_NAME=~"system_top_i/vio_0"}]]
boot_hw_device  [lindex [get_hw_devices xcu250_0] 0]
INFO: [Labtoolstcl 44-664] Will wait up to 180 seconds for booting to complete.
INFO: [Labtools 27-32] Done pin status: HIGH
refresh_hw_device [lindex [get_hw_devices xcu250_0] 0]
CRITICAL WARNING: [Xicom 50-46] One or more detected MIG version registers have empty values: MIG properties will not be built.
Parameter Map Version: 0, Error Map Version: 0, Calibration Map Version: 0, Warning Map Version: 0
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 JTAG AXI core(s).
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 MIG core(s).
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
WARNING: [Labtools 27-1952] VIO hw_probe OUTPUT_VALUE properties for hw_vio(s) [hw_vio_1] differ from output values in the VIO core(s).
Resolution: 
To synchronize the hw_probes properties and the VIO core outputs choose one of the following alternatives:
  1) Execute the command 'Commit Output Values to VIO Core', to write down the hw_probe values to the core.
  2) Execute the command 'Refresh Input and Output Values from VIO Core', to update the hw_probe properties with the core values.
  3) First restore initial values in the core with the command 'Reset VIO Core Outputs', and then execute the command 'Refresh Input and Output Values from VIO Core'.
set_property OUTPUT_VALUE 0 [get_hw_probes system_top_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xcu250_0] -filter {CELL_NAME=~"system_top_i/vio_0"}]]
commit_hw_vio [get_hw_probes {system_top_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xcu250_0] -filter {CELL_NAME=~"system_top_i/vio_0"}]]
save_wave_config {/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw_manager
set_property location {3 593 -1149} [get_bd_cells util_vector_logic_0]
set_property location {2 245 -1136} [get_bd_cells vio_0]
delete_bd_objs [get_bd_nets proc_sys_reset_0_mb_reset]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {resetn ( FPGA Resetn ) } Manual_Source {Auto}}  [get_bd_pins ddr4_0/sys_rst]
INFO: [board_rule 100-100] set_property CONFIG.RESET_BOARD_INTERFACE resetn [get_bd_cells /ddr4_0]
INFO: [BoardRule 102-10] create_bd_port -dir I resetn -type rst
INFO: [BoardRule 102-7] set_property CONFIG.POLARITY ACTIVE_HIGH /resetn
INFO: [BoardRule 102-11] create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 /resetn_inv_0
INFO: [BoardRule 102-12] set_property -dict CONFIG.C_SIZE 1 CONFIG.C_OPERATION not /resetn_inv_0
INFO: [BoardRule 102-13] connect_bd_net /resetn /resetn_inv_0/Op1
INFO: [BoardRule 102-14] connect_bd_net /resetn_inv_0/Res /ddr4_0/sys_rst
INFO: [BoardRule 102-18] set_property CONFIG.POLARITY ACTIVE_LOW /resetn
apply_bd_automation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 13730.605 ; gain = 0.000 ; free physical = 457829 ; free virtual = 526558
delete_bd_objs [get_bd_nets resetn_1] [get_bd_nets resetn_inv_0_Res] [get_bd_cells resetn_inv_0]
delete_bd_objs [get_bd_ports resetn]
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_ports resetn]'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_nets resetn_1] [get_bd_nets resetn_inv_0_Res] [get_bd_cells resetn_inv_0]'
undo
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {resetn ( FPGA Resetn ) } Manual_Source {Auto}}  [get_bd_pins ddr4_0/sys_rst]'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_nets proc_sys_reset_0_mb_reset]'
save_bd_design
Wrote  : </home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.srcs/sources_1/bd/system_top/system_top.bd> 
Wrote  : </home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.srcs/sources_1/bd/system_top/ui/bd_9edf8fa5.ui> 
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 13783.684 ; gain = 0.000 ; free physical = 457414 ; free virtual = 526169
INFO: [Netlist 29-17] Analyzing 2257 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_top_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/cal_RESET_n[0]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/cal_RESET_n[0]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/sys_clk_in' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 14007.691 ; gain = 83.172 ; free physical = 456587 ; free virtual = 525343
Restored from archive | CPU: 7.250000 secs | Memory: 102.425987 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 14007.691 ; gain = 83.172 ; free physical = 456588 ; free virtual = 525343
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_ddr4_0_0/sw/calibration_0/Debug/calibration_ddr.elf /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_ddr4_0_0/sw/calibration_0/Debug/calibration_ddr.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 14080.148 ; gain = 0.000 ; free physical = 456592 ; free virtual = 525347
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 862 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 124 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 3 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 16 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  IOBUFDS => IOBUFDS (DIFFINBUF, IBUFCTRL, INV, OBUFT(x2)): 18 instances
  IOBUFE3 => IOBUFE3 (IBUFCTRL, INBUF, OBUFT_DCIEN): 72 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 31 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUF(x2)): 1 instance 
  RAM16X1D => RAM32X1D (RAMD32(x2)): 1 instance 
  RAM256X1D => RAM256X1D (MUXF7(x4), MUXF8(x2), RAMD64E(x8)): 6 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 291 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 260 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 20 instances
  SRLC32E => SRL16E: 17 instances

open_run: Time (s): cpu = 00:01:58 ; elapsed = 00:01:20 . Memory (MB): peak = 14574.227 ; gain = 790.543 ; free physical = 456187 ; free virtual = 524944
open_report: Time (s): cpu = 00:00:54 ; elapsed = 00:00:11 . Memory (MB): peak = 16590.754 ; gain = 101.297 ; free physical = 454498 ; free virtual = 523256
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
open_bd_design {/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.srcs/sources_1/bd/system_top/system_top.bd}
open_bd_design {/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.srcs/sources_1/bd/system_top/system_top.bd}
set_property location {4 914 192} [get_bd_cells rv_system]
set_property location {3 634 230} [get_bd_cells util_vector_logic_0]
undo
INFO: [Common 17-17] undo 'set_property location {3 634 230} [get_bd_cells util_vector_logic_0]'
undo
INFO: [Common 17-17] undo 'set_property location {4 914 192} [get_bd_cells rv_system]'
open_bd_design {/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.srcs/sources_1/bd/system_top/system_top.bd}
set_property location {4 906 -810} [get_bd_cells rv_system]
set_property location {4 901 -480} [get_bd_cells rv_system]
set_property location {4 936 100} [get_bd_cells rv_system]
set_property location {3 591 -456} [get_bd_cells util_vector_logic_0]
set_property location {2 273 -499} [get_bd_cells vio_0]
set_property location {2 247 34} [get_bd_cells vio_0]
set_property location {3 576 35} [get_bd_cells util_vector_logic_0]
set_property location {4 898 181} [get_bd_cells rv_system]
set_property location {4 894 196} [get_bd_cells rv_system]
set_property location {4 894 171} [get_bd_cells rv_system]
set_property location {3 577 142} [get_bd_cells util_vector_logic_0]
set_property location {3 572 152} [get_bd_cells util_vector_logic_0]
set_property location {3 569 160} [get_bd_cells util_vector_logic_0]
set_property location {3 568 160} [get_bd_cells util_vector_logic_0]
set_property location {2 239 162} [get_bd_cells vio_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:c_shift_ram:12.0 c_shift_ram_0
endgroup
delete_bd_objs [get_bd_nets util_vector_logic_0_Res]
connect_bd_net [get_bd_pins util_vector_logic_0/Res] [get_bd_pins c_shift_ram_0/D]
startgroup
set_property -dict [list CONFIG.Width.VALUE_SRC USER] [get_bd_cells c_shift_ram_0]
set_property -dict [list CONFIG.Width {1} CONFIG.Depth {1} CONFIG.DefaultData {0} CONFIG.AsyncInitVal {0} CONFIG.SyncInitVal {0}] [get_bd_cells c_shift_ram_0]
endgroup
connect_bd_net [get_bd_pins c_shift_ram_0/Q] [get_bd_pins rv_system/corerstn]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_0/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins c_shift_ram_0/CLK]
delete_bd_objs [get_bd_nets c_shift_ram_0_Q] [get_bd_nets util_vector_logic_0_Res] [get_bd_cells c_shift_ram_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_ds_buf:2.1 util_ds_buf_0
endgroup
delete_bd_objs [get_bd_cells util_ds_buf_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:fifo_generator:13.2 fifo_generator_0
INFO: [xilinx.com:ip:fifo_generator:13.2-5968] /fifo_generator_0Executing the post_config_ip from bd
endgroup
delete_bd_objs [get_bd_cells fifo_generator_0]
delete_bd_objs [get_bd_nets rv_system/util_vector_logic_0_Res]
delete_bd_objs [get_bd_nets rv_system/c_shift_ram_0_Q]
connect_bd_net [get_bd_pins rv_system/c_shift_ram_0/Q] [get_bd_pins rv_system/NutShell_0/reset]
delete_bd_objs [get_bd_nets rv_system/c_shift_ram_1_Q]
connect_bd_net [get_bd_pins rv_system/c_shift_ram_1/Q] [get_bd_pins rv_system/util_vector_logic_0/Op1]
connect_bd_net [get_bd_pins rv_system/util_vector_logic_0/Res] [get_bd_pins rv_system/c_shift_ram_0/D]
connect_bd_net [get_bd_pins util_vector_logic_0/Res] [get_bd_pins rv_system/corerstn]
delete_bd_objs [get_bd_nets rv_system/axi_gpio_0_gpio_io_o] [get_bd_nets rv_system/c_shift_ram_1_Q] [get_bd_cells rv_system/c_shift_ram_1]
connect_bd_net [get_bd_pins rv_system/corerstn] [get_bd_pins rv_system/util_vector_logic_0/Op1]
validate_bd_design
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /rv_system/c_shift_ram_0 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:util_vector_logic:2.0-10] /util_vector_logic_0 IP set output pin Res type to "rst" when Input pin Op1 type is "rst" and Input pin Op2 type is "undef".
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_us/S_AXI(0) and /rv_system/NutShell_0/io_mem(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_us/S_AXI(0) and /rv_system/NutShell_0/io_mem(1)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_us/S_AXI(0) and /rv_system/NutShell_0/io_mem(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_us/S_AXI(0) and /rv_system/NutShell_0/io_mem(1)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/s01_couplers/auto_us/S_AXI(0) and /rv_system/NutShell_0/io_mmio(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/s01_couplers/auto_us/S_AXI(0) and /rv_system/NutShell_0/io_mmio(1)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /axi_interconnect_0/s01_couplers/auto_us/S_AXI(0) and /rv_system/NutShell_0/io_mmio(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /axi_interconnect_0/s01_couplers/auto_us/S_AXI(0) and /rv_system/NutShell_0/io_mmio(1)
validate_bd_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:29 . Memory (MB): peak = 17290.285 ; gain = 0.000 ; free physical = 454047 ; free virtual = 522873
reset_run system_top_ddr4_0_0_synth_1
reset_run system_top_system_ila_0_0_synth_1
reset_run synth_1
save_bd_design
Wrote  : </home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.srcs/sources_1/bd/system_top/system_top.bd> 
Wrote  : </home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.srcs/sources_1/bd/system_top/ui/bd_9edf8fa5.ui> 
launch_runs impl_1 -jobs 24
INFO: [BD 41-1662] The design 'system_top.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : </home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.srcs/sources_1/bd/system_top/ui/bd_9edf8fa5.ui> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/rv_system/NutShell_0/io_meip'(2) to pin '/rv_system/io_meip'(3) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/synth/system_top.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/rv_system/NutShell_0/io_meip'(2) to pin '/rv_system/io_meip'(3) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/sim/system_top.v
VHDL Output written to : /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/hdl/system_top_wrapper.v
Exporting to file /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_system_ila_0_0/bd_0/hw_handoff/system_top_system_ila_0_0.hwh
Generated Block Design Tcl file /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_system_ila_0_0/bd_0/hw_handoff/system_top_system_ila_0_0_bd.tcl
Generated Hardware Definition File /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_system_ila_0_0/bd_0/synth/system_top_system_ila_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block rv_system/system_ila_0 .
Exporting to file /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_ddr4_0_0/bd_0/hw_handoff/system_top_ddr4_0_0_microblaze_mcs.hwh
Generated Block Design Tcl file /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_ddr4_0_0/bd_0/hw_handoff/system_top_ddr4_0_0_microblaze_mcs_bd.tcl
Generated Hardware Definition File /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_ddr4_0_0/bd_0/synth/system_top_ddr4_0_0_microblaze_mcs.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block ddr4_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_us_0/system_top_auto_us_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_us_1/system_top_auto_us_1_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_us_2/system_top_auto_us_2_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s02_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_cc_0/system_top_auto_cc_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_ds_0/system_top_auto_ds_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_pc_0/system_top_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m01_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_ds_1/system_top_auto_ds_1_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m02_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_pc_1/system_top_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m02_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_cc_1/system_top_auto_cc_1_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m03_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_ds_2/system_top_auto_ds_2_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m03_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_pc_2/system_top_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m03_couplers/auto_pc .
Exporting to file /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/hw_handoff/system_top.hwh
Generated Block Design Tcl file /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/hw_handoff/system_top_bd.tcl
Generated Hardware Definition File /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/synth/system_top.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_cc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_cc_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_ds_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_ds_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_ds_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_pc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_pc_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_pc_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_us_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_us_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_us_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_ddr4_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_system_ila_0_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_cc_0, cache-ID = 9327452ff92ab4af; cache size = 125.278 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_cc_1, cache-ID = 19d834681fff89a5; cache size = 125.278 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_us_2, cache-ID = f5a25bd4f3341902; cache size = 125.278 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_ds_0, cache-ID = 32671fc0b1d8feef; cache size = 125.278 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_ds_1, cache-ID = 32671fc0b1d8feef; cache size = 125.278 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_ds_2, cache-ID = dd1dbb0c379b91c8; cache size = 125.278 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_pc_0, cache-ID = 70874ac265c40bcc; cache size = 125.278 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_pc_1, cache-ID = 70874ac265c40bcc; cache size = 125.278 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_pc_2, cache-ID = 0fdf6a48b2d3567e; cache size = 125.278 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_system_ila_0_0, cache-ID = 29f89f0f1eff5fc8; cache size = 125.278 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_us_0, cache-ID = 95b99be16876e2a7; cache size = 125.278 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_us_1, cache-ID = 95b99be16876e2a7; cache size = 125.278 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_ddr4_0_0, cache-ID = eff19c7f9cf26e63; cache size = 125.278 MB.
config_ip_cache: Time (s): cpu = 00:00:14 ; elapsed = 00:00:32 . Memory (MB): peak = 17290.285 ; gain = 0.000 ; free physical = 454150 ; free virtual = 522903
[Fri Jun 24 04:47:01 2022] Launched synth_1...
Run output will be captured here: /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/synth_1/runme.log
[Fri Jun 24 04:47:01 2022] Launched impl_1...
Run output will be captured here: /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:51 ; elapsed = 00:01:20 . Memory (MB): peak = 17290.285 ; gain = 0.000 ; free physical = 454148 ; free virtual = 522901
delete_bd_objs [get_bd_nets util_vector_logic_0_Res]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:c_shift_ram:12.0 c_shift_ram_0
endgroup
connect_bd_net [get_bd_pins util_vector_logic_0/Res] [get_bd_pins c_shift_ram_0/D]
startgroup
set_property -dict [list CONFIG.Width.VALUE_SRC USER] [get_bd_cells c_shift_ram_0]
set_property -dict [list CONFIG.Width {1} CONFIG.Depth {1} CONFIG.DefaultData {0} CONFIG.AsyncInitVal {0} CONFIG.SyncInitVal {0}] [get_bd_cells c_shift_ram_0]
endgroup
connect_bd_net [get_bd_pins c_shift_ram_0/Q] [get_bd_pins rv_system/corerstn]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:c_shift_ram:12.0 rv_system/c_shift_ram_1
endgroup
delete_bd_objs [get_bd_nets rv_system/corerstn_1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:c_shift_ram:12.0 c_shift_ram_1
endgroup
move_bd_cells [get_bd_cells rv_system] [get_bd_cells c_shift_ram_1]
set_property -dict [list CONFIG.Width.VALUE_SRC USER] [get_bd_cells rv_system/c_shift_ram_1]
set_property -dict [list CONFIG.Width {1} CONFIG.Depth {1} CONFIG.DefaultData {0} CONFIG.AsyncInitVal {0} CONFIG.SyncInitVal {0}] [get_bd_cells rv_system/c_shift_ram_1]
connect_bd_net [get_bd_pins rv_system/c_shift_ram_1/Q] [get_bd_pins rv_system/util_vector_logic_0/Op1]
connect_bd_net [get_bd_pins rv_system/corerstn] [get_bd_pins rv_system/c_shift_ram_1/D]
set_property location {3.5 805 -271} [get_bd_cells c_shift_ram_0]
set_property location {5 1090 -209} [get_bd_cells rv_system]
set_property location {4 779 126} [get_bd_cells c_shift_ram_0]
set_property location {5 1125 156} [get_bd_cells rv_system]
set_property location {4 802 145} [get_bd_cells c_shift_ram_0]
delete_bd_objs [get_bd_cells rv_system/c_shift_ram_2]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_0/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins c_shift_ram_0/CLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_0/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins rv_system/c_shift_ram_1/CLK]
endgroup
save_bd_design
Wrote  : </home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.srcs/sources_1/bd/system_top/system_top.bd> 
Wrote  : </home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.srcs/sources_1/bd/system_top/ui/bd_9edf8fa5.ui> 
reset_run impl_1
launch_runs impl_1 -jobs 24
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /rv_system/c_shift_ram_0 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /rv_system/c_shift_ram_0 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:util_vector_logic:2.0-10] /util_vector_logic_0 IP set output pin Res type to "rst" when Input pin Op1 type is "rst" and Input pin Op2 type is "undef".
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /c_shift_ram_0 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /c_shift_ram_0 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /rv_system/c_shift_ram_1 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /rv_system/c_shift_ram_1 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_us/S_AXI(0) and /rv_system/NutShell_0/io_mem(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_us/S_AXI(0) and /rv_system/NutShell_0/io_mem(1)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_us/S_AXI(0) and /rv_system/NutShell_0/io_mem(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_us/S_AXI(0) and /rv_system/NutShell_0/io_mem(1)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/s01_couplers/auto_us/S_AXI(0) and /rv_system/NutShell_0/io_mmio(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/s01_couplers/auto_us/S_AXI(0) and /rv_system/NutShell_0/io_mmio(1)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /axi_interconnect_0/s01_couplers/auto_us/S_AXI(0) and /rv_system/NutShell_0/io_mmio(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /axi_interconnect_0/s01_couplers/auto_us/S_AXI(0) and /rv_system/NutShell_0/io_mmio(1)
Wrote  : </home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.srcs/sources_1/bd/system_top/system_top.bd> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/rv_system/NutShell_0/io_meip'(2) to pin '/rv_system/io_meip'(3) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/synth/system_top.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/rv_system/NutShell_0/io_meip'(2) to pin '/rv_system/io_meip'(3) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/sim/system_top.v
VHDL Output written to : /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/hdl/system_top_wrapper.v
Exporting to file /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_system_ila_0_0/bd_0/hw_handoff/system_top_system_ila_0_0.hwh
Generated Block Design Tcl file /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_system_ila_0_0/bd_0/hw_handoff/system_top_system_ila_0_0_bd.tcl
Generated Hardware Definition File /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_system_ila_0_0/bd_0/synth/system_top_system_ila_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block rv_system/system_ila_0 .
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'bd_c96b' - hence not re-generating.
INFO: [BD 41-1029] Generation completed for the IP Integrator block rv_system/c_shift_ram_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block c_shift_ram_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_us_0/system_top_auto_us_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_us_1/system_top_auto_us_1_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_us_2/system_top_auto_us_2_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s02_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_cc_0/system_top_auto_cc_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_ds_0/system_top_auto_ds_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_pc_0/system_top_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m01_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_ds_1/system_top_auto_ds_1_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m02_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_pc_1/system_top_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m02_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_cc_1/system_top_auto_cc_1_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m03_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_ds_2/system_top_auto_ds_2_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m03_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_pc_2/system_top_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m03_couplers/auto_pc .
Exporting to file /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/hw_handoff/system_top.hwh
Generated Block Design Tcl file /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/hw_handoff/system_top_bd.tcl
Generated Hardware Definition File /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/synth/system_top.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_cc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_cc_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_ds_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_ds_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_ds_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_pc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_pc_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_pc_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_us_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_us_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_us_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_c_shift_ram_0_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_c_shift_ram_1_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_system_ila_0_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_cc_0, cache-ID = 9327452ff92ab4af; cache size = 125.278 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_us_2, cache-ID = f5a25bd4f3341902; cache size = 125.278 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_cc_1, cache-ID = 19d834681fff89a5; cache size = 125.278 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_c_shift_ram_1_0, cache-ID = 868645c974172d2a; cache size = 125.278 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_ds_0, cache-ID = 32671fc0b1d8feef; cache size = 125.278 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_ds_1, cache-ID = 32671fc0b1d8feef; cache size = 125.278 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_c_shift_ram_0_1, cache-ID = 868645c974172d2a; cache size = 125.278 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_ds_2, cache-ID = dd1dbb0c379b91c8; cache size = 125.278 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_pc_0, cache-ID = 70874ac265c40bcc; cache size = 125.278 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_pc_1, cache-ID = 70874ac265c40bcc; cache size = 125.278 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_pc_2, cache-ID = 0fdf6a48b2d3567e; cache size = 125.278 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_system_ila_0_0, cache-ID = 29f89f0f1eff5fc8; cache size = 125.278 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_us_0, cache-ID = 95b99be16876e2a7; cache size = 125.278 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_us_1, cache-ID = 95b99be16876e2a7; cache size = 125.278 MB.
config_ip_cache: Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 17537.555 ; gain = 0.000 ; free physical = 450560 ; free virtual = 519946
[Fri Jun 24 10:17:29 2022] Launched impl_1...
Run output will be captured here: /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:01:07 ; elapsed = 00:01:10 . Memory (MB): peak = 17554.551 ; gain = 16.996 ; free physical = 450534 ; free virtual = 519920
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.srcs/sources_1/bd/system_top/system_top.bd]
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 17554.551 ; gain = 0.000 ; free physical = 451282 ; free virtual = 520872
INFO: [Netlist 29-17] Analyzing 2257 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_top_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/cal_RESET_n[0]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/cal_RESET_n[0]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/sys_clk_in' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 17554.551 ; gain = 0.000 ; free physical = 450788 ; free virtual = 520378
Restored from archive | CPU: 8.200000 secs | Memory: 118.122284 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 17554.551 ; gain = 0.000 ; free physical = 450790 ; free virtual = 520380
Generating merged BMM file for the design top 'system_top_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_ddr4_0_0/sw/calibration_0/Debug/calibration_ddr.elf 
refresh_design: Time (s): cpu = 00:01:28 ; elapsed = 00:01:07 . Memory (MB): peak = 17554.551 ; gain = 0.000 ; free physical = 450517 ; free virtual = 520107
open_report: Time (s): cpu = 00:00:41 ; elapsed = 00:00:11 . Memory (MB): peak = 18324.746 ; gain = 770.195 ; free physical = 449450 ; free virtual = 519040
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
reset_run synth_1
launch_runs impl_1 -jobs 24
[Fri Jun 24 11:20:04 2022] Launched synth_1...
Run output will be captured here: /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/synth_1/runme.log
[Fri Jun 24 11:20:04 2022] Launched impl_1...
Run output will be captured here: /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/runme.log
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.srcs/sources_1/bd/system_top/system_top.bd]
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 18324.746 ; gain = 0.000 ; free physical = 227768 ; free virtual = 514051
INFO: [Netlist 29-17] Analyzing 2257 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_top_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/cal_RESET_n[0]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/cal_RESET_n[0]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/sys_clk_in' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 18324.746 ; gain = 0.000 ; free physical = 227341 ; free virtual = 513649
Restored from archive | CPU: 7.960000 secs | Memory: 122.828827 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 18324.746 ; gain = 0.000 ; free physical = 227342 ; free virtual = 513650
Generating merged BMM file for the design top 'system_top_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_ddr4_0_0/sw/calibration_0/Debug/calibration_ddr.elf 
refresh_design: Time (s): cpu = 00:01:25 ; elapsed = 00:01:08 . Memory (MB): peak = 18324.746 ; gain = 0.000 ; free physical = 227061 ; free virtual = 513382
open_report: Time (s): cpu = 00:00:36 ; elapsed = 00:00:11 . Memory (MB): peak = 19429.559 ; gain = 1104.812 ; free physical = 225997 ; free virtual = 512330
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
launch_runs impl_1 -to_step write_bitstream -jobs 24
[Sat Jun 25 01:26:04 2022] Launched impl_1...
Run output will be captured here: /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/runme.log
write_cfgmem  -format mcs -size 128 -interface SPIx4 -loadbit {up 0x01002000 "/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/system_top_wrapper.bit" } -loaddata {up 0x03000000 "/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/hello.elf" } -force -disablebitswap -file "/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/6-25.mcs"
Command: write_cfgmem -format mcs -size 128 -interface SPIx4 -loadbit {up 0x01002000 "/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/system_top_wrapper.bit" } -loaddata {up 0x03000000 "/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/hello.elf" } -force -disablebitswap -file /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/6-25.mcs
Creating config memory files...
Creating bitstream load up from address 0x01002000
Loading bitfile /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/system_top_wrapper.bit
Creating bitstream load up from address 0x03000000
Loading datafile /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/hello.elf
Writing file /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/6-25.mcs
Writing log file /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/6-25.prm
===================================
Configuration Memory information
===================================
File Format        MCS
Interface          SPIX4
Size               128M
Start Address      0x00000000
End Address        0x07FFFFFF

Addr1         Addr2         Date                    File(s)
0x01002000    0x02E7D55F    Jun 25 01:30:57 2022    /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/system_top_wrapper.bit
0x03000000    0x030050EF    Jun 23 03:05:59 2022    /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/hello.elf
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_cfgmem completed successfully
write_cfgmem: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 19429.559 ; gain = 0.000 ; free physical = 225261 ; free virtual = 512337
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtools 27-3366] Cannot support older hw_server version 2019.1
ERROR: [Common 17-39] 'connect_hw_server' failed due to earlier errors.
close_hw_manager
open_bd_design {/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.srcs/sources_1/bd/system_top/system_top.bd}
delete_bd_objs [get_bd_nets rst_ddr4_0_333M1_peripheral_aresetn] [get_bd_nets axi_gpio_0_gpio_io_o] [get_bd_cells rst_ddr4_0_333M1]
connect_bd_net [get_bd_pins axi_gpio_0/ip2intc_irpt] [get_bd_pins rst_ddr4_0_333M/dcm_locked]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins axi_gpio_0/ip2intc_irpt] [get_bd_pins rst_ddr4_0_333M/dcm_locked]'
startgroup
connect_bd_net [get_bd_pins axi_gpio_0/gpio_io_o] [get_bd_pins util_vector_logic_0/Op1]
connect_bd_net [get_bd_pins axi_gpio_0/gpio_io_o] [get_bd_pins rst_ddr4_0_333M/dcm_locked]
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins axi_gpio_0/gpio_io_o] [get_bd_pins rst_ddr4_0_333M/dcm_locked]'
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins axi_gpio_0/gpio_io_o] [get_bd_pins util_vector_logic_0/Op1]'
INFO: [Common 17-17] undo 'startgroup'
connect_bd_net [get_bd_pins axi_gpio_0/ip2intc_irpt] [get_bd_pins util_vector_logic_0/Op1]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins axi_gpio_0/ip2intc_irpt] [get_bd_pins util_vector_logic_0/Op1]'
connect_bd_net [get_bd_pins axi_gpio_0/gpio_io_o] [get_bd_pins util_vector_logic_0/Op1]
save_bd_design
Wrote  : </home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.srcs/sources_1/bd/system_top/system_top.bd> 
Wrote  : </home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.srcs/sources_1/bd/system_top/ui/bd_9edf8fa5.ui> 
reset_run impl_1
launch_runs impl_1 -jobs 24
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /rv_system/c_shift_ram_0 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /rv_system/c_shift_ram_0 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:util_vector_logic:2.0-10] /util_vector_logic_0 IP set output pin Res type to "rst" when Input pin Op1 type is "rst" and Input pin Op2 type is "undef".
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /c_shift_ram_0 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /c_shift_ram_0 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /rv_system/c_shift_ram_1 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /rv_system/c_shift_ram_1 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_us/S_AXI(0) and /rv_system/NutShell_0/io_mem(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_us/S_AXI(0) and /rv_system/NutShell_0/io_mem(1)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_us/S_AXI(0) and /rv_system/NutShell_0/io_mem(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_us/S_AXI(0) and /rv_system/NutShell_0/io_mem(1)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/s01_couplers/auto_us/S_AXI(0) and /rv_system/NutShell_0/io_mmio(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/s01_couplers/auto_us/S_AXI(0) and /rv_system/NutShell_0/io_mmio(1)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /axi_interconnect_0/s01_couplers/auto_us/S_AXI(0) and /rv_system/NutShell_0/io_mmio(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /axi_interconnect_0/s01_couplers/auto_us/S_AXI(0) and /rv_system/NutShell_0/io_mmio(1)
Wrote  : </home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.srcs/sources_1/bd/system_top/system_top.bd> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/rv_system/NutShell_0/io_meip'(2) to pin '/rv_system/io_meip'(3) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/synth/system_top.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/rv_system/NutShell_0/io_meip'(2) to pin '/rv_system/io_meip'(3) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/sim/system_top.v
VHDL Output written to : /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/hdl/system_top_wrapper.v
Exporting to file /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_system_ila_0_0/bd_0/hw_handoff/system_top_system_ila_0_0.hwh
Generated Block Design Tcl file /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_system_ila_0_0/bd_0/hw_handoff/system_top_system_ila_0_0_bd.tcl
Generated Hardware Definition File /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_system_ila_0_0/bd_0/synth/system_top_system_ila_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block rv_system/system_ila_0 .
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'bd_c96b' - hence not re-generating.
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_us_0/system_top_auto_us_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_us_1/system_top_auto_us_1_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_us_2/system_top_auto_us_2_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s02_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_cc_0/system_top_auto_cc_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_ds_0/system_top_auto_ds_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_pc_0/system_top_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m01_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_ds_1/system_top_auto_ds_1_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m02_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_pc_1/system_top_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m02_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_cc_1/system_top_auto_cc_1_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m03_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_ds_2/system_top_auto_ds_2_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m03_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_pc_2/system_top_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m03_couplers/auto_pc .
Exporting to file /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/hw_handoff/system_top.hwh
Generated Block Design Tcl file /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/hw_handoff/system_top_bd.tcl
Generated Hardware Definition File /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/synth/system_top.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_cc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_cc_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_ds_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_ds_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_ds_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_pc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_pc_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_pc_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_us_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_us_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_us_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_system_ila_0_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_cc_0, cache-ID = 9327452ff92ab4af; cache size = 125.278 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_system_ila_0_0, cache-ID = 29f89f0f1eff5fc8; cache size = 125.278 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_cc_1, cache-ID = 19d834681fff89a5; cache size = 125.278 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_us_2, cache-ID = f5a25bd4f3341902; cache size = 125.278 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_ds_0, cache-ID = 32671fc0b1d8feef; cache size = 125.278 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_ds_1, cache-ID = 32671fc0b1d8feef; cache size = 125.278 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_ds_2, cache-ID = dd1dbb0c379b91c8; cache size = 125.278 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_pc_0, cache-ID = 70874ac265c40bcc; cache size = 125.278 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_pc_1, cache-ID = 70874ac265c40bcc; cache size = 125.278 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_pc_2, cache-ID = 0fdf6a48b2d3567e; cache size = 125.278 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_us_0, cache-ID = 95b99be16876e2a7; cache size = 125.278 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_us_1, cache-ID = 95b99be16876e2a7; cache size = 125.278 MB.
config_ip_cache: Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 19966.809 ; gain = 0.000 ; free physical = 224254 ; free virtual = 512174
[Sat Jun 25 01:55:50 2022] Launched impl_1...
Run output will be captured here: /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:01:12 ; elapsed = 00:01:09 . Memory (MB): peak = 19978.684 ; gain = 11.875 ; free physical = 223955 ; free virtual = 511887
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_1
endgroup
connect_bd_net [get_bd_pins ddr4_0/c0_ddr4_ui_clk] [get_bd_pins proc_sys_reset_1/slowest_sync_clk]
connect_bd_net [get_bd_pins ddr4_0/c0_ddr4_ui_clk_sync_rst] [get_bd_pins proc_sys_reset_1/ext_reset_in]
connect_bd_net [get_bd_pins proc_sys_reset_1/peripheral_aresetn] [get_bd_pins proc_sys_reset_1/dcm_locked]
delete_bd_objs [get_bd_nets proc_sys_reset_1_peripheral_aresetn]
export_ip_user_files -of_objects  [get_files /home/chenxuhao/NutShell_U250/alveo-u250-xdc.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 /home/chenxuhao/NutShell_U250/alveo-u250-xdc.xdc
reset_run synth_1
save_bd_design
Wrote  : </home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.srcs/sources_1/bd/system_top/system_top.bd> 
Wrote  : </home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.srcs/sources_1/bd/system_top/ui/bd_9edf8fa5.ui> 
launch_runs impl_1 -jobs 24
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /rv_system/c_shift_ram_0 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /rv_system/c_shift_ram_0 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:util_vector_logic:2.0-10] /util_vector_logic_0 IP set output pin Res type to "rst" when Input pin Op1 type is "rst" and Input pin Op2 type is "undef".
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /c_shift_ram_0 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /c_shift_ram_0 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /rv_system/c_shift_ram_1 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /rv_system/c_shift_ram_1 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_us/S_AXI(0) and /rv_system/NutShell_0/io_mem(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_us/S_AXI(0) and /rv_system/NutShell_0/io_mem(1)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_us/S_AXI(0) and /rv_system/NutShell_0/io_mem(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_us/S_AXI(0) and /rv_system/NutShell_0/io_mem(1)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/s01_couplers/auto_us/S_AXI(0) and /rv_system/NutShell_0/io_mmio(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/s01_couplers/auto_us/S_AXI(0) and /rv_system/NutShell_0/io_mmio(1)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /axi_interconnect_0/s01_couplers/auto_us/S_AXI(0) and /rv_system/NutShell_0/io_mmio(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /axi_interconnect_0/s01_couplers/auto_us/S_AXI(0) and /rv_system/NutShell_0/io_mmio(1)
Wrote  : </home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.srcs/sources_1/bd/system_top/system_top.bd> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/rv_system/NutShell_0/io_meip'(2) to pin '/rv_system/io_meip'(3) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/synth/system_top.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/rv_system/NutShell_0/io_meip'(2) to pin '/rv_system/io_meip'(3) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/sim/system_top.v
VHDL Output written to : /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/hdl/system_top_wrapper.v
Exporting to file /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_system_ila_0_0/bd_0/hw_handoff/system_top_system_ila_0_0.hwh
Generated Block Design Tcl file /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_system_ila_0_0/bd_0/hw_handoff/system_top_system_ila_0_0_bd.tcl
Generated Hardware Definition File /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_system_ila_0_0/bd_0/synth/system_top_system_ila_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block rv_system/system_ila_0 .
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'bd_c96b' - hence not re-generating.
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_1 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_us_0/system_top_auto_us_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_us_1/system_top_auto_us_1_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_us_2/system_top_auto_us_2_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s02_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_cc_0/system_top_auto_cc_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_ds_0/system_top_auto_ds_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_pc_0/system_top_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m01_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_ds_1/system_top_auto_ds_1_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m02_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_pc_1/system_top_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m02_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_cc_1/system_top_auto_cc_1_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m03_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_ds_2/system_top_auto_ds_2_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m03_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_pc_2/system_top_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m03_couplers/auto_pc .
Exporting to file /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/hw_handoff/system_top.hwh
Generated Block Design Tcl file /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/hw_handoff/system_top_bd.tcl
Generated Hardware Definition File /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/synth/system_top.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_cc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_cc_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_ds_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_ds_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_ds_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_pc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_pc_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_pc_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_us_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_us_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_us_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_proc_sys_reset_1_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_system_ila_0_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_cc_0, cache-ID = 9327452ff92ab4af; cache size = 125.278 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_cc_1, cache-ID = 19d834681fff89a5; cache size = 125.278 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_system_ila_0_0, cache-ID = 29f89f0f1eff5fc8; cache size = 125.278 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_ds_0, cache-ID = 32671fc0b1d8feef; cache size = 125.278 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_ds_1, cache-ID = 32671fc0b1d8feef; cache size = 125.278 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_ds_2, cache-ID = dd1dbb0c379b91c8; cache size = 125.278 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_pc_0, cache-ID = 70874ac265c40bcc; cache size = 125.278 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_us_2, cache-ID = f5a25bd4f3341902; cache size = 125.278 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_pc_1, cache-ID = 70874ac265c40bcc; cache size = 125.278 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_pc_2, cache-ID = 0fdf6a48b2d3567e; cache size = 125.278 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_proc_sys_reset_1_0, cache-ID = e6d2b60713116077; cache size = 125.278 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_us_0, cache-ID = 95b99be16876e2a7; cache size = 125.278 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_us_1, cache-ID = 95b99be16876e2a7; cache size = 125.278 MB.
config_ip_cache: Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 20114.918 ; gain = 0.000 ; free physical = 223628 ; free virtual = 512177
[Sat Jun 25 02:07:32 2022] Launched synth_1...
Run output will be captured here: /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/synth_1/runme.log
[Sat Jun 25 02:07:32 2022] Launched impl_1...
Run output will be captured here: /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:01:12 ; elapsed = 00:01:10 . Memory (MB): peak = 20161.809 ; gain = 46.891 ; free physical = 223299 ; free virtual = 511860
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.srcs/sources_1/bd/system_top/system_top.bd]
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 20161.809 ; gain = 0.000 ; free physical = 222241 ; free virtual = 512813
INFO: [Netlist 29-17] Analyzing 2257 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_top_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/cal_RESET_n[0]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/cal_RESET_n[0]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/sys_clk_in' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 20161.809 ; gain = 0.000 ; free physical = 221843 ; free virtual = 512440
Restored from archive | CPU: 7.790000 secs | Memory: 115.907928 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 20161.809 ; gain = 0.000 ; free physical = 221844 ; free virtual = 512442
Generating merged BMM file for the design top 'system_top_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_ddr4_0_0/sw/calibration_0/Debug/calibration_ddr.elf 
refresh_design: Time (s): cpu = 00:01:17 ; elapsed = 00:01:05 . Memory (MB): peak = 20161.809 ; gain = 0.000 ; free physical = 221631 ; free virtual = 512240
open_report: Time (s): cpu = 00:00:41 ; elapsed = 00:00:11 . Memory (MB): peak = 20785.812 ; gain = 624.004 ; free physical = 220553 ; free virtual = 511174
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
launch_runs impl_1 -to_step write_bitstream -jobs 24
[Sat Jun 25 02:49:43 2022] Launched impl_1...
Run output will be captured here: /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/runme.log
write_cfgmem  -format mcs -size 128 -interface SPIx4 -loadbit {up 0x01002000 "/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/system_top_wrapper.bit" } -loaddata {up 0x03000000 "/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/hello.elf" } -force -disablebitswap -file "/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/6-25.mcs"
Command: write_cfgmem -format mcs -size 128 -interface SPIx4 -loadbit {up 0x01002000 "/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/system_top_wrapper.bit" } -loaddata {up 0x03000000 "/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/hello.elf" } -force -disablebitswap -file /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/6-25.mcs
Creating config memory files...
Creating bitstream load up from address 0x01002000
Loading bitfile /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/system_top_wrapper.bit
ERROR: [Writecfgmem 68-20] SPI_BUSWIDTH property is set to "1" on bitfile /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/system_top_wrapper.bit. This property has to be set to "4" to generate a configuration memory file for the SPIX4 interface. Please ensure that a valid value has been set for the property BITSTREAM.Config.SPI_buswidth and rerun this command.
0 Infos, 0 Warnings, 0 Critical Warnings and 1 Errors encountered.
write_cfgmem failed
write_cfgmem: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 20950.887 ; gain = 165.074 ; free physical = 218404 ; free virtual = 511074
ERROR: [Common 17-39] 'write_cfgmem' failed due to earlier errors.
write_cfgmem  -format mcs -size 128 -interface SPIx1 -loadbit {up 0x01002000 "/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/system_top_wrapper.bit" } -loaddata {up 0x03000000 "/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/hello.elf" } -force -disablebitswap -file "/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/6-25.mcs"
Command: write_cfgmem -format mcs -size 128 -interface SPIx1 -loadbit {up 0x01002000 "/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/system_top_wrapper.bit" } -loaddata {up 0x03000000 "/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/hello.elf" } -force -disablebitswap -file /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/6-25.mcs
Creating config memory files...
Creating bitstream load up from address 0x01002000
Loading bitfile /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/system_top_wrapper.bit
Creating bitstream load up from address 0x03000000
Loading datafile /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/hello.elf
ERROR: [Writecfgmem 68-3] Bitstream at address 0x03000000 conflicts with bitstream at address 0x01002000.
0 Infos, 0 Warnings, 0 Critical Warnings and 1 Errors encountered.
write_cfgmem failed
write_cfgmem: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 20950.891 ; gain = 0.004 ; free physical = 218380 ; free virtual = 511078
ERROR: [Common 17-39] 'write_cfgmem' failed due to earlier errors.
write_cfgmem  -format mcs -size 128 -interface SPIx1 -loadbit {up 0x01002000 "/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/system_top_wrapper.bit" } -loaddata {up 0x07000000 "/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/hello.elf" } -force -disablebitswap -file "/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/6-25.mcs"
Command: write_cfgmem -format mcs -size 128 -interface SPIx1 -loadbit {up 0x01002000 "/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/system_top_wrapper.bit" } -loaddata {up 0x07000000 "/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/hello.elf" } -force -disablebitswap -file /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/6-25.mcs
Creating config memory files...
Creating bitstream load up from address 0x01002000
Loading bitfile /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/system_top_wrapper.bit
Creating bitstream load up from address 0x07000000
Loading datafile /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/hello.elf
ERROR: [Writecfgmem 68-3] Bitstream at address 0x07000000 conflicts with bitstream at address 0x01002000.
0 Infos, 0 Warnings, 0 Critical Warnings and 1 Errors encountered.
write_cfgmem failed
write_cfgmem: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 20950.891 ; gain = 0.000 ; free physical = 218341 ; free virtual = 511081
ERROR: [Common 17-39] 'write_cfgmem' failed due to earlier errors.
write_cfgmem  -format mcs -size 128 -interface SPIx1 -loadbit {up 0x01002000 "/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/system_top_wrapper.bit" } -loaddata {up 0x07F00000 "/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/hello.elf" } -force -disablebitswap -file "/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/6-25.mcs"
Command: write_cfgmem -format mcs -size 128 -interface SPIx1 -loadbit {up 0x01002000 "/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/system_top_wrapper.bit" } -loaddata {up 0x07F00000 "/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/hello.elf" } -force -disablebitswap -file /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/6-25.mcs
Creating config memory files...
Creating bitstream load up from address 0x01002000
Loading bitfile /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/system_top_wrapper.bit
Creating bitstream load up from address 0x07F00000
Loading datafile /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/hello.elf
Writing file /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/6-25.mcs
Writing log file /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/6-25.prm
===================================
Configuration Memory information
===================================
File Format        MCS
Interface          SPIX1
Size               128M
Start Address      0x00000000
End Address        0x07FFFFFF

Addr1         Addr2         Date                    File(s)
0x01002000    0x07C139E7    Jun 25 02:54:13 2022    /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/system_top_wrapper.bit
0x07F00000    0x07F050EF    Jun 23 03:05:59 2022    /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/hello.elf
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_cfgmem completed successfully
write_cfgmem: Time (s): cpu = 00:00:25 ; elapsed = 00:00:24 . Memory (MB): peak = 20950.891 ; gain = 0.000 ; free physical = 217973 ; free virtual = 511068
open_bd_design {/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.srcs/sources_1/bd/system_top/system_top.bd}
delete_bd_objs [get_bd_cells proc_sys_reset_1]
save_bd_design
Wrote  : </home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.srcs/sources_1/bd/system_top/system_top.bd> 
Wrote  : </home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.srcs/sources_1/bd/system_top/ui/bd_9edf8fa5.ui> 
reset_run impl_1
launch_runs impl_1 -jobs 24
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /rv_system/c_shift_ram_0 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /rv_system/c_shift_ram_0 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:util_vector_logic:2.0-10] /util_vector_logic_0 IP set output pin Res type to "rst" when Input pin Op1 type is "rst" and Input pin Op2 type is "undef".
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /c_shift_ram_0 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /c_shift_ram_0 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /rv_system/c_shift_ram_1 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /rv_system/c_shift_ram_1 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_us/S_AXI(0) and /rv_system/NutShell_0/io_mem(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_us/S_AXI(0) and /rv_system/NutShell_0/io_mem(1)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_us/S_AXI(0) and /rv_system/NutShell_0/io_mem(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_us/S_AXI(0) and /rv_system/NutShell_0/io_mem(1)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/s01_couplers/auto_us/S_AXI(0) and /rv_system/NutShell_0/io_mmio(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/s01_couplers/auto_us/S_AXI(0) and /rv_system/NutShell_0/io_mmio(1)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /axi_interconnect_0/s01_couplers/auto_us/S_AXI(0) and /rv_system/NutShell_0/io_mmio(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /axi_interconnect_0/s01_couplers/auto_us/S_AXI(0) and /rv_system/NutShell_0/io_mmio(1)
Wrote  : </home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.srcs/sources_1/bd/system_top/system_top.bd> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/rv_system/NutShell_0/io_meip'(2) to pin '/rv_system/io_meip'(3) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/synth/system_top.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/rv_system/NutShell_0/io_meip'(2) to pin '/rv_system/io_meip'(3) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/sim/system_top.v
VHDL Output written to : /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/hdl/system_top_wrapper.v
Exporting to file /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_system_ila_0_0/bd_0/hw_handoff/system_top_system_ila_0_0.hwh
Generated Block Design Tcl file /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_system_ila_0_0/bd_0/hw_handoff/system_top_system_ila_0_0_bd.tcl
Generated Hardware Definition File /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_system_ila_0_0/bd_0/synth/system_top_system_ila_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block rv_system/system_ila_0 .
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'bd_c96b' - hence not re-generating.
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_us_0/system_top_auto_us_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_us_1/system_top_auto_us_1_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_us_2/system_top_auto_us_2_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s02_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_cc_0/system_top_auto_cc_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_ds_0/system_top_auto_ds_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_pc_0/system_top_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m01_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_ds_1/system_top_auto_ds_1_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m02_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_pc_1/system_top_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m02_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_cc_1/system_top_auto_cc_1_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m03_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_ds_2/system_top_auto_ds_2_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m03_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_pc_2/system_top_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m03_couplers/auto_pc .
Exporting to file /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/hw_handoff/system_top.hwh
Generated Block Design Tcl file /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/hw_handoff/system_top_bd.tcl
Generated Hardware Definition File /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/synth/system_top.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_cc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_cc_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_ds_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_ds_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_ds_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_pc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_pc_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_pc_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_us_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_us_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_us_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_system_ila_0_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_cc_0, cache-ID = 9327452ff92ab4af; cache size = 125.278 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_cc_1, cache-ID = 19d834681fff89a5; cache size = 125.278 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_us_2, cache-ID = f5a25bd4f3341902; cache size = 125.278 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_ds_0, cache-ID = 32671fc0b1d8feef; cache size = 125.278 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_ds_1, cache-ID = 32671fc0b1d8feef; cache size = 125.278 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_ds_2, cache-ID = dd1dbb0c379b91c8; cache size = 125.278 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_pc_0, cache-ID = 70874ac265c40bcc; cache size = 125.278 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_pc_1, cache-ID = 70874ac265c40bcc; cache size = 125.278 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_pc_2, cache-ID = 0fdf6a48b2d3567e; cache size = 125.278 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_system_ila_0_0, cache-ID = 29f89f0f1eff5fc8; cache size = 125.278 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_us_0, cache-ID = 95b99be16876e2a7; cache size = 125.278 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_us_1, cache-ID = 95b99be16876e2a7; cache size = 125.278 MB.
config_ip_cache: Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 21546.207 ; gain = 0.000 ; free physical = 209780 ; free virtual = 510657
[Sat Jun 25 05:43:51 2022] Launched impl_1...
Run output will be captured here: /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:01:03 ; elapsed = 00:01:10 . Memory (MB): peak = 21551.082 ; gain = 4.875 ; free physical = 209442 ; free virtual = 510331
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_1
endgroup
set_property location {8 2411 -87} [get_bd_cells proc_sys_reset_1]
connect_bd_net [get_bd_pins ddr4_0/c0_ddr4_ui_clk] [get_bd_pins proc_sys_reset_1/slowest_sync_clk]
connect_bd_net [get_bd_pins ddr4_0/c0_ddr4_ui_clk_sync_rst] [get_bd_pins proc_sys_reset_1/ext_reset_in]
connect_bd_net [get_bd_pins proc_sys_reset_1/peripheral_aresetn] [get_bd_pins proc_sys_reset_1/dcm_locked]
delete_bd_objs [get_bd_nets proc_sys_reset_1_peripheral_aresetn]
delete_bd_objs [get_bd_nets c_shift_ram_0_Q] [get_bd_nets util_vector_logic_0_Res] [get_bd_cells c_shift_ram_0]
delete_bd_objs [get_bd_nets axi_gpio_0_gpio_io_o] [get_bd_nets vio_0_probe_out0] [get_bd_cells util_vector_logic_0]
delete_bd_objs [get_bd_cells vio_0]
connect_bd_net [get_bd_pins proc_sys_reset_1/peripheral_aresetn] [get_bd_pins rv_system/corerstn]
open_bd_design {/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.srcs/sources_1/bd/system_top/system_top.bd}
delete_bd_objs [get_bd_intf_nets ddr4_0_C0_DDR4]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {ddr4_sdram_c0 ( DDR4 SDRAM C0 ) } Manual_Source {Auto}}  [get_bd_intf_pins ddr4_0/C0_DDR4]
INFO: [board_rule 100-100] set_property CONFIG.C0_DDR4_BOARD_INTERFACE ddr4_sdram_c0 [get_bd_cells /ddr4_0]
INFO: [BoardRule 102-8] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:ddr4_rtl:1.0 ddr4_sdram_c0_0
INFO: [BoardRule 102-9] connect_bd_intf_net /ddr4_sdram_c0_0 /ddr4_0/C0_DDR4
connect_bd_net [get_bd_pins axi_gpio_0/gpio_io_o] [get_bd_pins proc_sys_reset_1/aux_reset_in]
reset_run synth_1
save_bd_design
Wrote  : </home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.srcs/sources_1/bd/system_top/system_top.bd> 
Wrote  : </home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.srcs/sources_1/bd/system_top/ui/bd_9edf8fa5.ui> 
launch_runs impl_1 -jobs 24
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /rv_system/c_shift_ram_0 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /rv_system/c_shift_ram_0 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /rv_system/c_shift_ram_1 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /rv_system/c_shift_ram_1 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_us/S_AXI(0) and /rv_system/NutShell_0/io_mem(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_us/S_AXI(0) and /rv_system/NutShell_0/io_mem(1)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_us/S_AXI(0) and /rv_system/NutShell_0/io_mem(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_us/S_AXI(0) and /rv_system/NutShell_0/io_mem(1)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/s01_couplers/auto_us/S_AXI(0) and /rv_system/NutShell_0/io_mmio(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/s01_couplers/auto_us/S_AXI(0) and /rv_system/NutShell_0/io_mmio(1)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /axi_interconnect_0/s01_couplers/auto_us/S_AXI(0) and /rv_system/NutShell_0/io_mmio(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /axi_interconnect_0/s01_couplers/auto_us/S_AXI(0) and /rv_system/NutShell_0/io_mmio(1)
Wrote  : </home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.srcs/sources_1/bd/system_top/system_top.bd> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/rv_system/NutShell_0/io_meip'(2) to pin '/rv_system/io_meip'(3) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/synth/system_top.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/rv_system/NutShell_0/io_meip'(2) to pin '/rv_system/io_meip'(3) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/sim/system_top.v
VHDL Output written to : /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/hdl/system_top_wrapper.v
Exporting to file /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_system_ila_0_0/bd_0/hw_handoff/system_top_system_ila_0_0.hwh
Generated Block Design Tcl file /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_system_ila_0_0/bd_0/hw_handoff/system_top_system_ila_0_0_bd.tcl
Generated Hardware Definition File /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_system_ila_0_0/bd_0/synth/system_top_system_ila_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block rv_system/system_ila_0 .
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'bd_c96b' - hence not re-generating.
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_1 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_us_0/system_top_auto_us_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_us_1/system_top_auto_us_1_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_us_2/system_top_auto_us_2_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s02_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_cc_0/system_top_auto_cc_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_ds_0/system_top_auto_ds_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_pc_0/system_top_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m01_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_ds_1/system_top_auto_ds_1_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m02_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_pc_1/system_top_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m02_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_cc_1/system_top_auto_cc_1_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m03_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_ds_2/system_top_auto_ds_2_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m03_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_pc_2/system_top_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m03_couplers/auto_pc .
Exporting to file /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/hw_handoff/system_top.hwh
Generated Block Design Tcl file /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/hw_handoff/system_top_bd.tcl
Generated Hardware Definition File /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/synth/system_top.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_cc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_cc_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_ds_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_ds_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_ds_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_pc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_pc_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_pc_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_us_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_us_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_us_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_proc_sys_reset_1_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_system_ila_0_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_cc_0, cache-ID = 9327452ff92ab4af; cache size = 125.278 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_cc_1, cache-ID = 19d834681fff89a5; cache size = 125.278 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_us_2, cache-ID = f5a25bd4f3341902; cache size = 125.278 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_ds_0, cache-ID = 32671fc0b1d8feef; cache size = 125.278 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_ds_1, cache-ID = 32671fc0b1d8feef; cache size = 125.278 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_proc_sys_reset_1_0, cache-ID = e6d2b60713116077; cache size = 125.278 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_ds_2, cache-ID = dd1dbb0c379b91c8; cache size = 125.278 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_pc_0, cache-ID = 70874ac265c40bcc; cache size = 125.278 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_system_ila_0_0, cache-ID = 29f89f0f1eff5fc8; cache size = 125.278 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_pc_1, cache-ID = 70874ac265c40bcc; cache size = 125.278 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_pc_2, cache-ID = 0fdf6a48b2d3567e; cache size = 125.278 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_us_0, cache-ID = 95b99be16876e2a7; cache size = 125.278 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_us_1, cache-ID = 95b99be16876e2a7; cache size = 125.278 MB.
config_ip_cache: Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 21722.387 ; gain = 0.000 ; free physical = 209488 ; free virtual = 510637
launch_runs: Time (s): cpu = 00:01:06 ; elapsed = 00:01:04 . Memory (MB): peak = 21722.387 ; gain = 0.000 ; free physical = 209483 ; free virtual = 510632
INFO: [Common 17-344] 'launch_runs' was cancelled
close_project
open_project /home/chenxuhao/NutShell_U250_copy/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.xpr
INFO: [Project 1-313] Project file moved from '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:30 . Memory (MB): peak = 21723.258 ; gain = 0.000 ; free physical = 210385 ; free virtual = 511685
update_compile_order -fileset sources_1
open_bd_design {/home/chenxuhao/NutShell_U250_copy/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.srcs/sources_1/bd/system_top/system_top.bd}
Reading block design file </home/chenxuhao/NutShell_U250_copy/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.srcs/sources_1/bd/system_top/system_top.bd>...
Adding component instance block -- xilinx.com:module_ref:NutShell:1.0 - NutShell_0
Adding component instance block -- xilinx.com:ip:c_shift_ram:12.0 - c_shift_ram_0
Adding component instance block -- xilinx.com:ip:c_shift_ram:12.0 - c_shift_ram_1
Adding component instance block -- xilinx.com:ip:system_ila:1.1 - system_ila_0
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_2
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_3
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_4
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_5
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_6
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:ddr4:2.2 - ddr4_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ddr4_0_333M
Adding component instance block -- xilinx.com:ip:jtag_axi:1.2 - jtag_axi_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ddr4_0_333M1
Successfully read diagram <system_top> from block design file </home/chenxuhao/NutShell_U250_copy/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.srcs/sources_1/bd/system_top/system_top.bd>
open_bd_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 21723.258 ; gain = 0.000 ; free physical = 210340 ; free virtual = 511642
write_cfgmem  -format mcs -size 128 -interface SPIx1 -loadbit {up 0x01002000 "/home/chenxuhao/NutShell_U250_copy/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/system_top_wrapper.bit" } -loaddata {up 0x07F00000 "/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/hello.elf" } -force -disablebitswap -file "/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/6-25copy.mcs"
Command: write_cfgmem -format mcs -size 128 -interface SPIx1 -loadbit {up 0x01002000 "/home/chenxuhao/NutShell_U250_copy/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/system_top_wrapper.bit" } -loaddata {up 0x07F00000 "/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/hello.elf" } -force -disablebitswap -file /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/6-25copy.mcs
Creating config memory files...
Creating bitstream load up from address 0x01002000
Loading bitfile /home/chenxuhao/NutShell_U250_copy/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/system_top_wrapper.bit
Creating bitstream load up from address 0x07F00000
Loading datafile /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/hello.elf
Writing file /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/6-25copy.mcs
Writing log file /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/6-25copy.prm
===================================
Configuration Memory information
===================================
File Format        MCS
Interface          SPIX1
Size               128M
Start Address      0x00000000
End Address        0x07FFFFFF

Addr1         Addr2         Date                    File(s)
0x01002000    0x07C139E7    May 23 00:36:34 2022    /home/chenxuhao/NutShell_U250_copy/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/system_top_wrapper.bit
0x07F00000    0x07F050EF    Jun 23 03:05:59 2022    /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/hello.elf
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_cfgmem completed successfully
write_cfgmem: Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 21723.258 ; gain = 0.000 ; free physical = 209951 ; free virtual = 511659
close_project
open_project /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 21723.258 ; gain = 0.000 ; free physical = 51643 ; free virtual = 507268
update_compile_order -fileset sources_1
open_bd_design {/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.srcs/sources_1/bd/system_top/system_top.bd}
Reading block design file </home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.srcs/sources_1/bd/system_top/system_top.bd>...
Adding component instance block -- xilinx.com:module_ref:NutShell:1.0 - NutShell_0
Adding component instance block -- xilinx.com:ip:c_shift_ram:12.0 - c_shift_ram_0
Adding component instance block -- xilinx.com:ip:system_ila:1.1 - system_ila_0
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_2
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_3
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_4
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_5
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_6
Adding component instance block -- xilinx.com:ip:c_shift_ram:12.0 - c_shift_ram_1
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:ddr4:2.2 - ddr4_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ddr4_0_333M
Adding component instance block -- xilinx.com:ip:jtag_axi:1.2 - jtag_axi_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_1
Successfully read diagram <system_top> from block design file </home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.srcs/sources_1/bd/system_top/system_top.bd>
open_bd_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 21723.258 ; gain = 0.000 ; free physical = 51612 ; free virtual = 507237
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:vio:3.0 rv_system/vio_0
endgroup
move_bd_cells [get_bd_cells /] [get_bd_cells rv_system/vio_0]
set_property location {4 845 159} [get_bd_cells vio_0]
set_property location {3 520 120} [get_bd_cells vio_0]
set_property location {3.5 967 140} [get_bd_cells vio_0]
set_property location {3 517 88} [get_bd_cells vio_0]
delete_bd_objs [get_bd_intf_ports ddr4_sdram_c0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 util_vector_logic_0
endgroup
connect_bd_net [get_bd_pins vio_0/probe_out0] [get_bd_pins util_vector_logic_0/Op2]
delete_bd_objs [get_bd_nets proc_sys_reset_1_peripheral_aresetn]
connect_bd_net [get_bd_pins proc_sys_reset_1/peripheral_aresetn] [get_bd_pins util_vector_logic_0/Op1]
connect_bd_net [get_bd_pins util_vector_logic_0/Res] [get_bd_pins rv_system/corerstn]
startgroup
set_property -dict [list CONFIG.C_SIZE {1} CONFIG.C_OPERATION {or} CONFIG.LOGO_FILE {data/sym_orgate.png}] [get_bd_cells util_vector_logic_0]
endgroup
startgroup
set_property -dict [list CONFIG.C_EN_PROBE_IN_ACTIVITY {0} CONFIG.C_NUM_PROBE_IN {0}] [get_bd_cells vio_0]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_0/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins vio_0/clk]
save_bd_design
Wrote  : </home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.srcs/sources_1/bd/system_top/system_top.bd> 
Wrote  : </home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.srcs/sources_1/bd/system_top/ui/bd_9edf8fa5.ui> 
launch_runs impl_1 -jobs 24
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /rv_system/c_shift_ram_1 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /rv_system/c_shift_ram_1 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:util_vector_logic:2.0-10] /util_vector_logic_0 IP set output pin Res type to "rst" when Input pin Op1 type is "rst" and Input pin Op2 type is "undef".
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /rv_system/c_shift_ram_0 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /rv_system/c_shift_ram_0 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_us/S_AXI(0) and /rv_system/NutShell_0/io_mem(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_us/S_AXI(0) and /rv_system/NutShell_0/io_mem(1)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_us/S_AXI(0) and /rv_system/NutShell_0/io_mem(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_us/S_AXI(0) and /rv_system/NutShell_0/io_mem(1)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/s01_couplers/auto_us/S_AXI(0) and /rv_system/NutShell_0/io_mmio(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/s01_couplers/auto_us/S_AXI(0) and /rv_system/NutShell_0/io_mmio(1)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /axi_interconnect_0/s01_couplers/auto_us/S_AXI(0) and /rv_system/NutShell_0/io_mmio(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /axi_interconnect_0/s01_couplers/auto_us/S_AXI(0) and /rv_system/NutShell_0/io_mmio(1)
Wrote  : </home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.srcs/sources_1/bd/system_top/system_top.bd> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/rv_system/NutShell_0/io_meip'(2) to pin '/rv_system/io_meip'(3) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/synth/system_top.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/rv_system/NutShell_0/io_meip'(2) to pin '/rv_system/io_meip'(3) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/sim/system_top.v
VHDL Output written to : /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/hdl/system_top_wrapper.v
Exporting to file /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_system_ila_0_0/bd_0/hw_handoff/system_top_system_ila_0_0.hwh
Generated Block Design Tcl file /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_system_ila_0_0/bd_0/hw_handoff/system_top_system_ila_0_0_bd.tcl
Generated Hardware Definition File /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_system_ila_0_0/bd_0/synth/system_top_system_ila_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block rv_system/system_ila_0 .
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'bd_c96b' - hence not re-generating.
INFO: [BD 41-1029] Generation completed for the IP Integrator block vio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_us_0/system_top_auto_us_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_us_1/system_top_auto_us_1_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_us_2/system_top_auto_us_2_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s02_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_cc_0/system_top_auto_cc_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_ds_0/system_top_auto_ds_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_pc_0/system_top_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m01_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_ds_1/system_top_auto_ds_1_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m02_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_pc_1/system_top_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m02_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_cc_1/system_top_auto_cc_1_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m03_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_ds_2/system_top_auto_ds_2_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m03_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_pc_2/system_top_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m03_couplers/auto_pc .
Exporting to file /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/hw_handoff/system_top.hwh
Generated Block Design Tcl file /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/hw_handoff/system_top_bd.tcl
Generated Hardware Definition File /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/synth/system_top.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_cc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_cc_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_ds_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_ds_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_ds_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_pc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_pc_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_pc_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_us_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_us_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_us_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_system_ila_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_util_vector_logic_0_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_vio_0_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_cc_0, cache-ID = 9327452ff92ab4af; cache size = 125.278 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_cc_1, cache-ID = 19d834681fff89a5; cache size = 125.278 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_us_2, cache-ID = f5a25bd4f3341902; cache size = 125.278 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_ds_0, cache-ID = 32671fc0b1d8feef; cache size = 125.278 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_ds_1, cache-ID = 32671fc0b1d8feef; cache size = 125.278 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_ds_2, cache-ID = dd1dbb0c379b91c8; cache size = 125.278 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_pc_0, cache-ID = 70874ac265c40bcc; cache size = 125.278 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_pc_1, cache-ID = 70874ac265c40bcc; cache size = 125.278 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_pc_2, cache-ID = 0fdf6a48b2d3567e; cache size = 125.278 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_us_0, cache-ID = 95b99be16876e2a7; cache size = 125.278 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_system_ila_0_0, cache-ID = 29f89f0f1eff5fc8; cache size = 125.278 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_us_1, cache-ID = 95b99be16876e2a7; cache size = 125.278 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_vio_0_0, cache-ID = 422ee4de924e66da; cache size = 125.278 MB.
config_ip_cache: Time (s): cpu = 00:00:10 ; elapsed = 00:00:22 . Memory (MB): peak = 21723.258 ; gain = 0.000 ; free physical = 51561 ; free virtual = 507190
[Sun Jun 26 08:23:20 2022] Launched system_top_util_vector_logic_0_1_synth_1, synth_1...
Run output will be captured here:
system_top_util_vector_logic_0_1_synth_1: /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/system_top_util_vector_logic_0_1_synth_1/runme.log
synth_1: /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/synth_1/runme.log
[Sun Jun 26 08:23:20 2022] Launched impl_1...
Run output will be captured here: /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:01:09 ; elapsed = 00:01:15 . Memory (MB): peak = 21723.258 ; gain = 0.000 ; free physical = 51537 ; free virtual = 507166
delete_bd_objs [get_bd_nets proc_sys_reset_1_peripheral_aresetn]
delete_bd_objs [get_bd_nets axi_gpio_0_gpio_io_o] [get_bd_cells proc_sys_reset_1]
delete_bd_objs [get_bd_nets vio_0_probe_out0] [get_bd_nets util_vector_logic_0_Res] [get_bd_cells util_vector_logic_0]
delete_bd_objs: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 21723.258 ; gain = 0.000 ; free physical = 49566 ; free virtual = 506982
connect_bd_net [get_bd_pins vio_0/probe_out0] [get_bd_pins rv_system/corerstn]
add_files -fileset constrs_1 -norecurse /home/chenxuhao/NutShell_U250/alveo-u250-xdc.xdc
reset_run synth_1
save_bd_design
Wrote  : </home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.srcs/sources_1/bd/system_top/system_top.bd> 
Wrote  : </home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.srcs/sources_1/bd/system_top/ui/bd_9edf8fa5.ui> 
launch_runs impl_1 -jobs 24
INFO: [Common 17-365] Interrupt caught but 'launch_runs' cannot be canceled. Please wait for command to finish.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /rv_system/c_shift_ram_1 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /rv_system/c_shift_ram_1 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /rv_system/c_shift_ram_0 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /rv_system/c_shift_ram_0 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_us/S_AXI(0) and /rv_system/NutShell_0/io_mem(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_us/S_AXI(0) and /rv_system/NutShell_0/io_mem(1)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_us/S_AXI(0) and /rv_system/NutShell_0/io_mem(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_us/S_AXI(0) and /rv_system/NutShell_0/io_mem(1)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/s01_couplers/auto_us/S_AXI(0) and /rv_system/NutShell_0/io_mmio(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/s01_couplers/auto_us/S_AXI(0) and /rv_system/NutShell_0/io_mmio(1)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /axi_interconnect_0/s01_couplers/auto_us/S_AXI(0) and /rv_system/NutShell_0/io_mmio(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /axi_interconnect_0/s01_couplers/auto_us/S_AXI(0) and /rv_system/NutShell_0/io_mmio(1)
Wrote  : </home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.srcs/sources_1/bd/system_top/system_top.bd> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/rv_system/NutShell_0/io_meip'(2) to pin '/rv_system/io_meip'(3) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/synth/system_top.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/rv_system/NutShell_0/io_meip'(2) to pin '/rv_system/io_meip'(3) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/sim/system_top.v
VHDL Output written to : /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/hdl/system_top_wrapper.v
INFO: [BD 41-1171] User-interrupt detected : Generation halted successfully for IP Integrator design /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.srcs/sources_1/bd/system_top/system_top.bd
INFO: [Common 17-681] Processing pending cancel.
launch_runs impl_1 -jobs 48
INFO: [BD 41-1662] The design 'system_top.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : </home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.srcs/sources_1/bd/system_top/system_top.bd> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/rv_system/NutShell_0/io_meip'(2) to pin '/rv_system/io_meip'(3) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/synth/system_top.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/rv_system/NutShell_0/io_meip'(2) to pin '/rv_system/io_meip'(3) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/sim/system_top.v
VHDL Output written to : /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/hdl/system_top_wrapper.v
Exporting to file /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_system_ila_0_0/bd_0/hw_handoff/system_top_system_ila_0_0.hwh
Generated Block Design Tcl file /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_system_ila_0_0/bd_0/hw_handoff/system_top_system_ila_0_0_bd.tcl
Generated Hardware Definition File /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_system_ila_0_0/bd_0/synth/system_top_system_ila_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block rv_system/system_ila_0 .
Exporting to file /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_ddr4_0_0/bd_0/hw_handoff/system_top_ddr4_0_0_microblaze_mcs.hwh
Generated Block Design Tcl file /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_ddr4_0_0/bd_0/hw_handoff/system_top_ddr4_0_0_microblaze_mcs_bd.tcl
Generated Hardware Definition File /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_ddr4_0_0/bd_0/synth/system_top_ddr4_0_0_microblaze_mcs.hwdef
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_us_0/system_top_auto_us_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_us_1/system_top_auto_us_1_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_us_2/system_top_auto_us_2_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s02_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_cc_0/system_top_auto_cc_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_ds_0/system_top_auto_ds_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_pc_0/system_top_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m01_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_ds_1/system_top_auto_ds_1_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m02_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_pc_1/system_top_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m02_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_cc_1/system_top_auto_cc_1_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m03_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_ds_2/system_top_auto_ds_2_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m03_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_pc_2/system_top_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m03_couplers/auto_pc .
Exporting to file /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/hw_handoff/system_top.hwh
Generated Block Design Tcl file /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/hw_handoff/system_top_bd.tcl
Generated Hardware Definition File /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/synth/system_top.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_cc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_cc_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_ds_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_ds_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_ds_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_pc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_pc_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_pc_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_us_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_us_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_us_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_axi_gpio_0_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_axi_uartlite_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_c_shift_ram_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_c_shift_ram_1_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_clk_wiz_0_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_ddr4_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_jtag_axi_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_proc_sys_reset_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_rst_ddr4_0_333M_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_system_ila_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_util_vector_logic_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_vio_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_xbar_1
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_cc_0, cache-ID = 9327452ff92ab4af; cache size = 125.297 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_c_shift_ram_0_0, cache-ID = 868645c974172d2a; cache size = 125.297 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_xbar_1, cache-ID = 163d1ad51845e251; cache size = 125.297 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_cc_1, cache-ID = 19d834681fff89a5; cache size = 125.297 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_axi_gpio_0_1, cache-ID = 883a85483beedb7d; cache size = 125.297 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_vio_0_0, cache-ID = 422ee4de924e66da; cache size = 125.297 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_ds_0, cache-ID = 32671fc0b1d8feef; cache size = 125.297 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_jtag_axi_0_0, cache-ID = 65a921f97be73816; cache size = 125.297 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_ds_1, cache-ID = 32671fc0b1d8feef; cache size = 125.297 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_ddr4_0_0, cache-ID = eff19c7f9cf26e63; cache size = 125.297 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_ds_2, cache-ID = dd1dbb0c379b91c8; cache size = 125.297 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_us_2, cache-ID = f5a25bd4f3341902; cache size = 125.297 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_rst_ddr4_0_333M_0, cache-ID = e6d2b60713116077; cache size = 125.297 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_pc_0, cache-ID = 70874ac265c40bcc; cache size = 125.297 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_axi_uartlite_0_0, cache-ID = 977f09b3dd8e1217; cache size = 125.297 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_util_vector_logic_0_0, cache-ID = 465a44c2e6c4c570; cache size = 125.297 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_pc_1, cache-ID = 70874ac265c40bcc; cache size = 125.297 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_clk_wiz_0_1, cache-ID = 0c9b3ec6a0b45180; cache size = 125.297 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_pc_2, cache-ID = 0fdf6a48b2d3567e; cache size = 125.297 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_system_ila_0_0, cache-ID = 29f89f0f1eff5fc8; cache size = 125.297 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_us_0, cache-ID = 95b99be16876e2a7; cache size = 125.297 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_c_shift_ram_1_0, cache-ID = 868645c974172d2a; cache size = 125.297 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_us_1, cache-ID = 95b99be16876e2a7; cache size = 125.297 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_proc_sys_reset_0_0, cache-ID = 0b0e2875b98bc891; cache size = 125.297 MB.
config_ip_cache: Time (s): cpu = 00:00:19 ; elapsed = 00:00:39 . Memory (MB): peak = 21723.258 ; gain = 0.000 ; free physical = 49771 ; free virtual = 506977
INFO: [Common 17-344] 'config_ip_cache' was cancelled
1
INFO: [Common 17-344] 'launch_runs' was cancelled
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins xlconcat_0/In2]
save_bd_design
Wrote  : </home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.srcs/sources_1/bd/system_top/system_top.bd> 
Wrote  : </home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.srcs/sources_1/bd/system_top/ui/bd_9edf8fa5.ui> 
launch_runs impl_1 -jobs 48
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /rv_system/c_shift_ram_1 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /rv_system/c_shift_ram_1 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /rv_system/c_shift_ram_0 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /rv_system/c_shift_ram_0 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_us/S_AXI(0) and /rv_system/NutShell_0/io_mem(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_us/S_AXI(0) and /rv_system/NutShell_0/io_mem(1)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_us/S_AXI(0) and /rv_system/NutShell_0/io_mem(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_us/S_AXI(0) and /rv_system/NutShell_0/io_mem(1)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/s01_couplers/auto_us/S_AXI(0) and /rv_system/NutShell_0/io_mmio(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/s01_couplers/auto_us/S_AXI(0) and /rv_system/NutShell_0/io_mmio(1)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /axi_interconnect_0/s01_couplers/auto_us/S_AXI(0) and /rv_system/NutShell_0/io_mmio(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /axi_interconnect_0/s01_couplers/auto_us/S_AXI(0) and /rv_system/NutShell_0/io_mmio(1)
Wrote  : </home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.srcs/sources_1/bd/system_top/system_top.bd> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/rv_system/NutShell_0/io_meip'(2) to pin '/rv_system/io_meip'(3) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/synth/system_top.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/rv_system/NutShell_0/io_meip'(2) to pin '/rv_system/io_meip'(3) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/sim/system_top.v
VHDL Output written to : /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/hdl/system_top_wrapper.v
Exporting to file /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_system_ila_0_0/bd_0/hw_handoff/system_top_system_ila_0_0.hwh
Generated Block Design Tcl file /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_system_ila_0_0/bd_0/hw_handoff/system_top_system_ila_0_0_bd.tcl
Generated Hardware Definition File /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_system_ila_0_0/bd_0/synth/system_top_system_ila_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block rv_system/system_ila_0 .
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'bd_c96b' - hence not re-generating.
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_us_0/system_top_auto_us_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_us_1/system_top_auto_us_1_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_us_2/system_top_auto_us_2_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s02_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_cc_0/system_top_auto_cc_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_ds_0/system_top_auto_ds_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_pc_0/system_top_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m01_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_ds_1/system_top_auto_ds_1_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m02_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_pc_1/system_top_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m02_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_cc_1/system_top_auto_cc_1_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m03_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_ds_2/system_top_auto_ds_2_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m03_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_pc_2/system_top_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m03_couplers/auto_pc .
Exporting to file /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/hw_handoff/system_top.hwh
Generated Block Design Tcl file /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/hw_handoff/system_top_bd.tcl
Generated Hardware Definition File /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/synth/system_top.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_cc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_cc_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_ds_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_ds_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_ds_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_pc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_pc_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_pc_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_us_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_us_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_us_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_system_ila_0_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_cc_0, cache-ID = 9327452ff92ab4af; cache size = 125.297 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_system_ila_0_0, cache-ID = 29f89f0f1eff5fc8; cache size = 125.297 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_cc_1, cache-ID = 19d834681fff89a5; cache size = 125.297 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_us_2, cache-ID = f5a25bd4f3341902; cache size = 125.297 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_ds_0, cache-ID = 32671fc0b1d8feef; cache size = 125.297 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_ds_1, cache-ID = 32671fc0b1d8feef; cache size = 125.297 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_ds_2, cache-ID = dd1dbb0c379b91c8; cache size = 125.297 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_pc_0, cache-ID = 70874ac265c40bcc; cache size = 125.297 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_pc_1, cache-ID = 70874ac265c40bcc; cache size = 125.297 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_pc_2, cache-ID = 0fdf6a48b2d3567e; cache size = 125.297 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_us_0, cache-ID = 95b99be16876e2a7; cache size = 125.297 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_us_1, cache-ID = 95b99be16876e2a7; cache size = 125.297 MB.
config_ip_cache: Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 21731.332 ; gain = 0.000 ; free physical = 49777 ; free virtual = 506985
[Mon Jun 27 05:48:50 2022] Launched system_top_NutShell_0_0_synth_1, synth_1...
Run output will be captured here:
system_top_NutShell_0_0_synth_1: /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/system_top_NutShell_0_0_synth_1/runme.log
synth_1: /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/synth_1/runme.log
[Mon Jun 27 05:48:50 2022] Launched impl_1...
Run output will be captured here: /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:01:10 ; elapsed = 00:01:09 . Memory (MB): peak = 21745.316 ; gain = 22.059 ; free physical = 49471 ; free virtual = 506678
delete_bd_objs [get_bd_nets xlconstant_0_dout] [get_bd_cells xlconstant_0]
startgroup
set_property -dict [list CONFIG.NUM_PORTS {2} CONFIG.dout_width {2}] [get_bd_cells xlconcat_0]
CRITICAL WARNING: [BD 41-737] Cannot set the parameter dout_width on /xlconcat_0. It is read-only.
endgroup
delete_bd_objs [get_bd_nets xlconcat_0_dout]
delete_bd_objs [get_bd_nets rv_system/io_meip_1]
connect_bd_net [get_bd_pins rv_system/io_meip] [get_bd_pins rv_system/NutShell_0/io_meip]
startgroup
connect_bd_net [get_bd_pins xlconcat_0/dout] [get_bd_pins rv_system/io_meip]
endgroup
set_property location {2 182 174} [get_bd_cells vio_0]
set_property location {3 542 341} [get_bd_cells xlconcat_0]
set_property location {3.5 873 314} [get_bd_cells rv_system]
set_property location {4 845 595} [get_bd_cells jtag_axi_0]
set_property location {4.5 1267 446} [get_bd_cells axi_interconnect_0]
set_property location {5.5 1777 451} [get_bd_cells ddr4_0]
set_property location {6 1815 687} [get_bd_cells axi_gpio_0]
set_property location {6 1776 871} [get_bd_cells axi_uartlite_0]
set_property location {6.5 2158 497} [get_bd_cells rst_ddr4_0_333M]
save_bd_design
Wrote  : </home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.srcs/sources_1/bd/system_top/system_top.bd> 
Wrote  : </home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.srcs/sources_1/bd/system_top/ui/bd_9edf8fa5.ui> 
reset_run impl_1
launch_runs impl_1 -jobs 48
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /rv_system/c_shift_ram_1 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /rv_system/c_shift_ram_1 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /rv_system/c_shift_ram_0 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /rv_system/c_shift_ram_0 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_us/S_AXI(0) and /rv_system/NutShell_0/io_mem(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_us/S_AXI(0) and /rv_system/NutShell_0/io_mem(1)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_us/S_AXI(0) and /rv_system/NutShell_0/io_mem(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_us/S_AXI(0) and /rv_system/NutShell_0/io_mem(1)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/s01_couplers/auto_us/S_AXI(0) and /rv_system/NutShell_0/io_mmio(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/s01_couplers/auto_us/S_AXI(0) and /rv_system/NutShell_0/io_mmio(1)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /axi_interconnect_0/s01_couplers/auto_us/S_AXI(0) and /rv_system/NutShell_0/io_mmio(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /axi_interconnect_0/s01_couplers/auto_us/S_AXI(0) and /rv_system/NutShell_0/io_mmio(1)
Wrote  : </home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.srcs/sources_1/bd/system_top/system_top.bd> 
VHDL Output written to : /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/synth/system_top.v
VHDL Output written to : /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/sim/system_top.v
VHDL Output written to : /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/hdl/system_top_wrapper.v
Exporting to file /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_system_ila_0_0/bd_0/hw_handoff/system_top_system_ila_0_0.hwh
Generated Block Design Tcl file /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_system_ila_0_0/bd_0/hw_handoff/system_top_system_ila_0_0_bd.tcl
Generated Hardware Definition File /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_system_ila_0_0/bd_0/synth/system_top_system_ila_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block rv_system/system_ila_0 .
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'bd_c96b' - hence not re-generating.
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_us_0/system_top_auto_us_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_us_1/system_top_auto_us_1_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_us_2/system_top_auto_us_2_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s02_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_cc_0/system_top_auto_cc_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_ds_0/system_top_auto_ds_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_pc_0/system_top_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m01_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_ds_1/system_top_auto_ds_1_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m02_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_pc_1/system_top_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m02_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_cc_1/system_top_auto_cc_1_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m03_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_ds_2/system_top_auto_ds_2_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m03_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_pc_2/system_top_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m03_couplers/auto_pc .
Exporting to file /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/hw_handoff/system_top.hwh
Generated Block Design Tcl file /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/hw_handoff/system_top_bd.tcl
Generated Hardware Definition File /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/synth/system_top.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_cc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_cc_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_ds_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_ds_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_ds_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_pc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_pc_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_pc_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_us_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_us_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_us_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_system_ila_0_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_cc_0, cache-ID = 9327452ff92ab4af; cache size = 125.297 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_us_2, cache-ID = f5a25bd4f3341902; cache size = 125.297 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_cc_1, cache-ID = 19d834681fff89a5; cache size = 125.297 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_system_ila_0_0, cache-ID = 29f89f0f1eff5fc8; cache size = 125.297 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_ds_0, cache-ID = 32671fc0b1d8feef; cache size = 125.297 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_ds_1, cache-ID = 32671fc0b1d8feef; cache size = 125.297 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_ds_2, cache-ID = dd1dbb0c379b91c8; cache size = 125.297 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_pc_0, cache-ID = 70874ac265c40bcc; cache size = 125.297 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_pc_1, cache-ID = 70874ac265c40bcc; cache size = 125.297 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_pc_2, cache-ID = 0fdf6a48b2d3567e; cache size = 125.297 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_us_0, cache-ID = 95b99be16876e2a7; cache size = 125.297 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_us_1, cache-ID = 95b99be16876e2a7; cache size = 125.297 MB.
config_ip_cache: Time (s): cpu = 00:00:10 ; elapsed = 00:00:22 . Memory (MB): peak = 21892.613 ; gain = 0.000 ; free physical = 47395 ; free virtual = 504645
[Mon Jun 27 05:55:29 2022] Launched system_top_NutShell_0_0_synth_1, synth_1...
Run output will be captured here:
system_top_NutShell_0_0_synth_1: /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/system_top_NutShell_0_0_synth_1/runme.log
synth_1: /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/synth_1/runme.log
[Mon Jun 27 05:55:29 2022] Launched impl_1...
Run output will be captured here: /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:01:01 ; elapsed = 00:01:10 . Memory (MB): peak = 21892.613 ; gain = 0.000 ; free physical = 49439 ; free virtual = 506655
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 22001.477 ; gain = 0.000 ; free physical = 49269 ; free virtual = 506735
INFO: [Netlist 29-17] Analyzing 2257 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_top_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/cal_RESET_n[0]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/cal_RESET_n[0]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_top_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/sys_clk_in' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 22001.477 ; gain = 0.000 ; free physical = 48786 ; free virtual = 506252
Restored from archive | CPU: 7.750000 secs | Memory: 116.904449 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 22001.477 ; gain = 0.000 ; free physical = 48788 ; free virtual = 506254
Generating merged BMM file for the design top 'system_top_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_ddr4_0_0/sw/calibration_0/Debug/calibration_ddr.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 22001.477 ; gain = 0.000 ; free physical = 48784 ; free virtual = 506250
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 862 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 124 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 3 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 16 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  IOBUFDS => IOBUFDS (DIFFINBUF, IBUFCTRL, INV, OBUFT(x2)): 18 instances
  IOBUFE3 => IOBUFE3 (IBUFCTRL, INBUF, OBUFT_DCIEN): 72 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 31 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUF(x2)): 1 instance 
  RAM16X1D => RAM32X1D (RAMD32(x2)): 1 instance 
  RAM256X1D => RAM256X1D (MUXF7(x4), MUXF8(x2), RAMD64E(x8)): 6 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 291 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 260 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 20 instances
  SRLC32E => SRL16E: 17 instances

open_run: Time (s): cpu = 00:01:14 ; elapsed = 00:01:05 . Memory (MB): peak = 22001.477 ; gain = 0.000 ; free physical = 48565 ; free virtual = 506031
open_report: Time (s): cpu = 00:00:47 ; elapsed = 00:00:11 . Memory (MB): peak = 22138.223 ; gain = 136.746 ; free physical = 47511 ; free virtual = 504977
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
launch_runs impl_1 -to_step write_bitstream -jobs 48
[Mon Jun 27 06:35:04 2022] Launched impl_1...
Run output will be captured here: /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/runme.log
write_cfgmem  -format mcs -size 128 -interface SPIx4 -loadbit {up 0x01002000 "/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/system_top_wrapper.bit" } -force -disablebitswap -file "/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/6-27.mcs"
Command: write_cfgmem -format mcs -size 128 -interface SPIx4 -loadbit {up 0x01002000 "/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/system_top_wrapper.bit" } -force -disablebitswap -file /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/6-27.mcs
Creating config memory files...
Creating bitstream load up from address 0x01002000
Loading bitfile /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/system_top_wrapper.bit
Writing file /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/6-27.mcs
Writing log file /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/6-27.prm
===================================
Configuration Memory information
===================================
File Format        MCS
Interface          SPIX4
Size               128M
Start Address      0x00000000
End Address        0x07FFFFFF

Addr1         Addr2         Date                    File(s)
0x01002000    0x02FAE0D3    Jun 27 06:41:52 2022    /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/system_top_wrapper.bit
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_cfgmem completed successfully
write_cfgmem: Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 22138.223 ; gain = 0.000 ; free physical = 47394 ; free virtual = 504982
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 09:50:49
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-16:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/21330409X021A
set_property PROGRAM.FILE {/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/system_top_wrapper.bit} [get_hw_devices xcu250_0]
set_property PROBES.FILE {/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/system_top_wrapper.ltx} [get_hw_devices xcu250_0]
set_property FULL_PROBES.FILE {/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/system_top_wrapper.ltx} [get_hw_devices xcu250_0]
current_hw_device [get_hw_devices xcu250_0]
refresh_hw_device [lindex [get_hw_devices xcu250_0] 0]
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 MIG core(s).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'system_top_i/rv_system/system_ila_0/inst/ila_lib' at location 'uuid_DCAC6CA3A8C35D1BA4885A6CC0496662' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'system_top_i/vio_0' at location 'uuid_FEA0A9BCE2A65F828FF4CBBE55B0EA59' from probes file, since it cannot be found on the programmed device.
create_hw_cfgmem -hw_device [get_hw_devices xcu250_0] -mem_dev [lindex [get_cfgmem_parts {mt25qu01g-spi-x1_x2_x4}] 0]
set_property PROBES.FILE {/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/system_top_wrapper.ltx} [get_hw_devices xcu250_0]
set_property FULL_PROBES.FILE {/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/system_top_wrapper.ltx} [get_hw_devices xcu250_0]
set_property PROGRAM.FILE {/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/system_top_wrapper.bit} [get_hw_devices xcu250_0]
program_hw_devices [get_hw_devices xcu250_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 22138.223 ; gain = 0.000 ; free physical = 47311 ; free virtual = 504937
refresh_hw_device [lindex [get_hw_devices xcu250_0] 0]
CRITICAL WARNING: [Xicom 50-46] One or more detected MIG version registers have empty values: MIG properties will not be built.
Parameter Map Version: 0, Error Map Version: 0, Calibration Map Version: 0, Warning Map Version: 0
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 JTAG AXI core(s).
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 MIG core(s).
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xcu250_0] -filter {CELL_NAME=~"system_top_i/rv_system/system_ila_0/inst/ila_lib"}]]
boot_hw_device  [lindex [get_hw_devices xcu250_0] 0]
INFO: [Labtoolstcl 44-664] Will wait up to 180 seconds for booting to complete.
INFO: [Labtools 27-32] Done pin status: HIGH
boot_hw_device: Time (s): cpu = 00:00:08 ; elapsed = 00:01:32 . Memory (MB): peak = 22498.355 ; gain = 0.000 ; free physical = 47313 ; free virtual = 504939
refresh_hw_device [lindex [get_hw_devices xcu250_0] 0]
CRITICAL WARNING: [Xicom 50-46] One or more detected MIG version registers have empty values: MIG properties will not be built.
Parameter Map Version: 0, Error Map Version: 0, Calibration Map Version: 0, Warning Map Version: 0
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 JTAG AXI core(s).
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 MIG core(s).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'system_top_i/vio_0' at location 'uuid_FEA0A9BCE2A65F828FF4CBBE55B0EA59' from probes file, since it cannot be found on the programmed device.
delete_hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [get_hw_devices xcu250_0 ]]
set_property PROBES.FILE {/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/system_top_wrapper.ltx} [get_hw_devices xcu250_0]
set_property FULL_PROBES.FILE {/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/system_top_wrapper.ltx} [get_hw_devices xcu250_0]
set_property PROGRAM.FILE {/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/system_top_wrapper.bit} [get_hw_devices xcu250_0]
program_hw_devices [get_hw_devices xcu250_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 22498.355 ; gain = 0.000 ; free physical = 47223 ; free virtual = 504859
refresh_hw_device [lindex [get_hw_devices xcu250_0] 0]
CRITICAL WARNING: [Xicom 50-46] One or more detected MIG version registers have empty values: MIG properties will not be built.
Parameter Map Version: 0, Error Map Version: 0, Calibration Map Version: 0, Warning Map Version: 0
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 JTAG AXI core(s).
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 MIG core(s).
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
save_wave_config {/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
set_property OUTPUT_VALUE 1 [get_hw_probes system_top_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xcu250_0] -filter {CELL_NAME=~"system_top_i/vio_0"}]]
commit_hw_vio [get_hw_probes {system_top_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xcu250_0] -filter {CELL_NAME=~"system_top_i/vio_0"}]]
set_property OUTPUT_VALUE 0 [get_hw_probes system_top_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xcu250_0] -filter {CELL_NAME=~"system_top_i/vio_0"}]]
commit_hw_vio [get_hw_probes {system_top_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xcu250_0] -filter {CELL_NAME=~"system_top_i/vio_0"}]]
boot_hw_device  [lindex [get_hw_devices xcu250_0] 0]
INFO: [Labtoolstcl 44-664] Will wait up to 180 seconds for booting to complete.
INFO: [Labtools 27-32] Done pin status: HIGH
boot_hw_device: Time (s): cpu = 00:00:04 ; elapsed = 00:01:32 . Memory (MB): peak = 22498.355 ; gain = 0.000 ; free physical = 47224 ; free virtual = 504861
refresh_hw_device [lindex [get_hw_devices xcu250_0] 0]
CRITICAL WARNING: [Xicom 50-46] One or more detected MIG version registers have empty values: MIG properties will not be built.
Parameter Map Version: 0, Error Map Version: 0, Calibration Map Version: 0, Warning Map Version: 0
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 JTAG AXI core(s).
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 MIG core(s).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'system_top_i/vio_0' at location 'uuid_FEA0A9BCE2A65F828FF4CBBE55B0EA59' from probes file, since it cannot be found on the programmed device.
close_hw_manager
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-16:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/21330409X021A
set_property PROGRAM.FILE {/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/system_top_wrapper.bit} [get_hw_devices xcu250_0]
set_property PROBES.FILE {/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/system_top_wrapper.ltx} [get_hw_devices xcu250_0]
set_property FULL_PROBES.FILE {/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/system_top_wrapper.ltx} [get_hw_devices xcu250_0]
current_hw_device [get_hw_devices xcu250_0]
refresh_hw_device [lindex [get_hw_devices xcu250_0] 0]
CRITICAL WARNING: [Xicom 50-46] One or more detected MIG version registers have empty values: MIG properties will not be built.
Parameter Map Version: 0, Error Map Version: 0, Calibration Map Version: 0, Warning Map Version: 0
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 JTAG AXI core(s).
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 MIG core(s).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'system_top_i/vio_0' at location 'uuid_FEA0A9BCE2A65F828FF4CBBE55B0EA59' from probes file, since it cannot be found on the programmed device.
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xcu250_0] -filter {CELL_NAME=~"system_top_i/rv_system/system_ila_0/inst/ila_lib"}]]
refresh_hw_device [lindex [get_hw_devices xcu250_0] 0]
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 JTAG AXI core(s).
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 MIG core(s).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'system_top_i/vio_0' at location 'uuid_FEA0A9BCE2A65F828FF4CBBE55B0EA59' from probes file, since it cannot be found on the programmed device.
refresh_hw_device [lindex [get_hw_devices xcu250_0] 0]
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 JTAG AXI core(s).
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 MIG core(s).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'system_top_i/vio_0' at location 'uuid_FEA0A9BCE2A65F828FF4CBBE55B0EA59' from probes file, since it cannot be found on the programmed device.
save_wave_config {/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw_target {localhost:3121/xilinx_tcf/Xilinx/21330409X021A}
INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Xilinx/21330409X021A
open_hw_target {localhost:3121/xilinx_tcf/Xilinx/21330409X02FA}
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/21330409X02FA
set_property PROGRAM.FILE {/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/system_top_wrapper.bit} [get_hw_devices xcu250_0_1]
set_property PROBES.FILE {/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/system_top_wrapper.ltx} [get_hw_devices xcu250_0_1]
set_property FULL_PROBES.FILE {/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/system_top_wrapper.ltx} [get_hw_devices xcu250_0_1]
current_hw_device [get_hw_devices xcu250_0_1]
refresh_hw_device [lindex [get_hw_devices xcu250_0_1] 0]
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 MIG core(s).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'system_top_i/rv_system/system_ila_0/inst/ila_lib' at location 'uuid_DCAC6CA3A8C35D1BA4885A6CC0496662' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'system_top_i/vio_0' at location 'uuid_FEA0A9BCE2A65F828FF4CBBE55B0EA59' from probes file, since it cannot be found on the programmed device.
open_bd_design {/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.srcs/sources_1/bd/system_top/system_top.bd}
set_property PROBES.FILE {/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/system_top_wrapper.ltx} [get_hw_devices xcu250_0_1]
set_property FULL_PROBES.FILE {/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/system_top_wrapper.ltx} [get_hw_devices xcu250_0_1]
set_property PROGRAM.FILE {/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/system_top_wrapper.bit} [get_hw_devices xcu250_0_1]
program_hw_devices [get_hw_devices xcu250_0_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 22511.234 ; gain = 0.000 ; free physical = 34462 ; free virtual = 502184
refresh_hw_device [lindex [get_hw_devices xcu250_0_1] 0]
CRITICAL WARNING: [Xicom 50-46] One or more detected MIG version registers have empty values: MIG properties will not be built.
Parameter Map Version: 0, Error Map Version: 0, Calibration Map Version: 0, Warning Map Version: 0
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 JTAG AXI core(s).
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 MIG core(s).
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xcu250_0_1] -filter {CELL_NAME=~"system_top_i/rv_system/system_ila_0/inst/ila_lib"}]]
boot_hw_device  [lindex [get_hw_devices xcu250_0_1] 0]
INFO: [Labtoolstcl 44-664] Will wait up to 180 seconds for booting to complete.
INFO: [Labtools 27-32] Done pin status: HIGH
boot_hw_device: Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 22512.371 ; gain = 0.000 ; free physical = 34466 ; free virtual = 502189
refresh_hw_device [lindex [get_hw_devices xcu250_0_1] 0]
WARNING: [Labtools 27-3089] Calibration is still in-progress.
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 MIG core(s).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'system_top_i/rv_system/system_ila_0/inst/ila_lib' at location 'uuid_DCAC6CA3A8C35D1BA4885A6CC0496662' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'system_top_i/vio_0' at location 'uuid_FEA0A9BCE2A65F828FF4CBBE55B0EA59' from probes file, since it cannot be found on the programmed device.
INFO: [Labtools 27-3143] Calibration status change detected, refreshing MIG_1
boot_hw_device  [lindex [get_hw_devices xcu250_0_1] 0]
INFO: [Labtoolstcl 44-664] Will wait up to 180 seconds for booting to complete.
INFO: [Labtools 27-32] Done pin status: HIGH
boot_hw_device: Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 22512.371 ; gain = 0.000 ; free physical = 34466 ; free virtual = 502188
refresh_hw_device [lindex [get_hw_devices xcu250_0_1] 0]
WARNING: [Labtools 27-3089] Calibration is still in-progress.
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 MIG core(s).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'system_top_i/rv_system/system_ila_0/inst/ila_lib' at location 'uuid_DCAC6CA3A8C35D1BA4885A6CC0496662' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'system_top_i/vio_0' at location 'uuid_FEA0A9BCE2A65F828FF4CBBE55B0EA59' from probes file, since it cannot be found on the programmed device.
INFO: [Labtools 27-3143] Calibration status change detected, refreshing MIG_1
refresh_hw_device [lindex [get_hw_devices xcu250_0_1] 0]
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 MIG core(s).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'system_top_i/rv_system/system_ila_0/inst/ila_lib' at location 'uuid_DCAC6CA3A8C35D1BA4885A6CC0496662' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'system_top_i/vio_0' at location 'uuid_FEA0A9BCE2A65F828FF4CBBE55B0EA59' from probes file, since it cannot be found on the programmed device.
set_property PROBES.FILE {/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/system_top_wrapper.ltx} [get_hw_devices xcu250_0_1]
set_property FULL_PROBES.FILE {/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/system_top_wrapper.ltx} [get_hw_devices xcu250_0_1]
set_property PROGRAM.FILE {/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/system_top_wrapper.bit} [get_hw_devices xcu250_0_1]
program_hw_devices [get_hw_devices xcu250_0_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 22512.371 ; gain = 0.000 ; free physical = 34459 ; free virtual = 502182
refresh_hw_device [lindex [get_hw_devices xcu250_0_1] 0]
CRITICAL WARNING: [Xicom 50-46] One or more detected MIG version registers have empty values: MIG properties will not be built.
Parameter Map Version: 0, Error Map Version: 0, Calibration Map Version: 0, Warning Map Version: 0
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 JTAG AXI core(s).
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 MIG core(s).
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
boot_hw_device  [lindex [get_hw_devices xcu250_0_1] 0]
INFO: [Labtoolstcl 44-664] Will wait up to 180 seconds for booting to complete.
INFO: [Labtools 27-32] Done pin status: HIGH
boot_hw_device: Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 22512.371 ; gain = 0.000 ; free physical = 34536 ; free virtual = 502260
refresh_hw_device [lindex [get_hw_devices xcu250_0_1] 0]
WARNING: [Labtools 27-3089] Calibration is still in-progress.
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 MIG core(s).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'system_top_i/rv_system/system_ila_0/inst/ila_lib' at location 'uuid_DCAC6CA3A8C35D1BA4885A6CC0496662' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'system_top_i/vio_0' at location 'uuid_FEA0A9BCE2A65F828FF4CBBE55B0EA59' from probes file, since it cannot be found on the programmed device.
INFO: [Labtools 27-3143] Calibration status change detected, refreshing MIG_1
save_wave_config {/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw_target {localhost:3121/xilinx_tcf/Xilinx/21330409X02FA}
INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Xilinx/21330409X02FA
open_hw_target {localhost:3121/xilinx_tcf/Xilinx/21330409X021A}
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/21330409X021A
set_property PROGRAM.FILE {/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/system_top_wrapper.bit} [get_hw_devices xcu250_0]
set_property PROBES.FILE {/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/system_top_wrapper.ltx} [get_hw_devices xcu250_0]
set_property FULL_PROBES.FILE {/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/system_top_wrapper.ltx} [get_hw_devices xcu250_0]
current_hw_device [get_hw_devices xcu250_0]
refresh_hw_device [lindex [get_hw_devices xcu250_0] 0]
CRITICAL WARNING: [Xicom 50-46] One or more detected MIG version registers have empty values: MIG properties will not be built.
Parameter Map Version: 0, Error Map Version: 0, Calibration Map Version: 0, Warning Map Version: 0
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 JTAG AXI core(s).
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 MIG core(s).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'system_top_i/vio_0' at location 'uuid_FEA0A9BCE2A65F828FF4CBBE55B0EA59' from probes file, since it cannot be found on the programmed device.
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xcu250_0] -filter {CELL_NAME=~"system_top_i/rv_system/system_ila_0/inst/ila_lib"}]]
save_wave_config {/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw_target {localhost:3121/xilinx_tcf/Xilinx/21330409X021A}
INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Xilinx/21330409X021A
open_hw_target {localhost:3121/xilinx_tcf/Xilinx/21330409X02FA}
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/21330409X02FA
set_property PROGRAM.FILE {/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/system_top_wrapper.bit} [get_hw_devices xcu250_0_1]
set_property PROBES.FILE {/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/system_top_wrapper.ltx} [get_hw_devices xcu250_0_1]
set_property FULL_PROBES.FILE {/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/system_top_wrapper.ltx} [get_hw_devices xcu250_0_1]
current_hw_device [get_hw_devices xcu250_0_1]
refresh_hw_device [lindex [get_hw_devices xcu250_0_1] 0]
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 MIG core(s).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'system_top_i/rv_system/system_ila_0/inst/ila_lib' at location 'uuid_DCAC6CA3A8C35D1BA4885A6CC0496662' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'system_top_i/vio_0' at location 'uuid_FEA0A9BCE2A65F828FF4CBBE55B0EA59' from probes file, since it cannot be found on the programmed device.
close_hw_target {localhost:3121/xilinx_tcf/Xilinx/21330409X02FA}
INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Xilinx/21330409X02FA
open_hw_target {localhost:3121/xilinx_tcf/Xilinx/21330409X021A}
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/21330409X021A
set_property PROGRAM.FILE {/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/system_top_wrapper.bit} [get_hw_devices xcu250_0]
set_property PROBES.FILE {/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/system_top_wrapper.ltx} [get_hw_devices xcu250_0]
set_property FULL_PROBES.FILE {/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/system_top_wrapper.ltx} [get_hw_devices xcu250_0]
current_hw_device [get_hw_devices xcu250_0]
refresh_hw_device [lindex [get_hw_devices xcu250_0] 0]
CRITICAL WARNING: [Xicom 50-46] One or more detected MIG version registers have empty values: MIG properties will not be built.
Parameter Map Version: 0, Error Map Version: 0, Calibration Map Version: 0, Warning Map Version: 0
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 JTAG AXI core(s).
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 MIG core(s).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'system_top_i/vio_0' at location 'uuid_FEA0A9BCE2A65F828FF4CBBE55B0EA59' from probes file, since it cannot be found on the programmed device.
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xcu250_0] -filter {CELL_NAME=~"system_top_i/rv_system/system_ila_0/inst/ila_lib"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcu250_0] -filter {CELL_NAME=~"system_top_i/rv_system/system_ila_0/inst/ila_lib"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Jun-29 13:08:30
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcu250_0] -filter {CELL_NAME=~"system_top_i/rv_system/system_ila_0/inst/ila_lib"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcu250_0] -filter {CELL_NAME=~"system_top_i/rv_system/system_ila_0/inst/ila_lib"}]
ERROR: [Labtools 27-2215] Slow clock or no clock connected for ILA [hw_ila_1].
refresh_hw_device [lindex [get_hw_devices xcu250_0] 0]
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 JTAG AXI core(s).
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 MIG core(s).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'system_top_i/vio_0' at location 'uuid_FEA0A9BCE2A65F828FF4CBBE55B0EA59' from probes file, since it cannot be found on the programmed device.
set_property PROBES.FILE {/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/system_top_wrapper.ltx} [get_hw_devices xcu250_0]
set_property FULL_PROBES.FILE {/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/system_top_wrapper.ltx} [get_hw_devices xcu250_0]
set_property PROGRAM.FILE {/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/system_top_wrapper.bit} [get_hw_devices xcu250_0]
program_hw_devices [get_hw_devices xcu250_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 22513.242 ; gain = 0.000 ; free physical = 34517 ; free virtual = 502250
refresh_hw_device [lindex [get_hw_devices xcu250_0] 0]
CRITICAL WARNING: [Xicom 50-46] One or more detected MIG version registers have empty values: MIG properties will not be built.
Parameter Map Version: 0, Error Map Version: 0, Calibration Map Version: 0, Warning Map Version: 0
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 JTAG AXI core(s).
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 MIG core(s).
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
boot_hw_device  [lindex [get_hw_devices xcu250_0] 0]
INFO: [Labtoolstcl 44-664] Will wait up to 180 seconds for booting to complete.
INFO: [Labtools 27-32] Done pin status: HIGH
boot_hw_device: Time (s): cpu = 00:00:07 ; elapsed = 00:01:32 . Memory (MB): peak = 22521.242 ; gain = 0.000 ; free physical = 34519 ; free virtual = 502252
refresh_hw_device [lindex [get_hw_devices xcu250_0] 0]
CRITICAL WARNING: [Xicom 50-46] One or more detected MIG version registers have empty values: MIG properties will not be built.
Parameter Map Version: 0, Error Map Version: 0, Calibration Map Version: 0, Warning Map Version: 0
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 JTAG AXI core(s).
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 MIG core(s).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'system_top_i/vio_0' at location 'uuid_FEA0A9BCE2A65F828FF4CBBE55B0EA59' from probes file, since it cannot be found on the programmed device.
save_wave_config {/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw_target {localhost:3121/xilinx_tcf/Xilinx/21330409X021A}
INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Xilinx/21330409X021A
open_hw_target {localhost:3121/xilinx_tcf/Xilinx/21330409X02FA}
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/21330409X02FA
set_property PROGRAM.FILE {/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/system_top_wrapper.bit} [get_hw_devices xcu250_0_1]
set_property PROBES.FILE {/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/system_top_wrapper.ltx} [get_hw_devices xcu250_0_1]
set_property FULL_PROBES.FILE {/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/system_top_wrapper.ltx} [get_hw_devices xcu250_0_1]
current_hw_device [get_hw_devices xcu250_0_1]
refresh_hw_device [lindex [get_hw_devices xcu250_0_1] 0]
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 MIG core(s).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'system_top_i/rv_system/system_ila_0/inst/ila_lib' at location 'uuid_DCAC6CA3A8C35D1BA4885A6CC0496662' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'system_top_i/vio_0' at location 'uuid_FEA0A9BCE2A65F828FF4CBBE55B0EA59' from probes file, since it cannot be found on the programmed device.
open_bd_design {/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.srcs/sources_1/bd/system_top/system_top.bd}
open_bd_design {/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.srcs/sources_1/bd/system_top/system_top.bd}
set_property PROBES.FILE {/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/system_top_wrapper.ltx} [get_hw_devices xcu250_0_1]
set_property FULL_PROBES.FILE {/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/system_top_wrapper.ltx} [get_hw_devices xcu250_0_1]
set_property PROGRAM.FILE {/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/system_top_wrapper.bit} [get_hw_devices xcu250_0_1]
program_hw_devices [get_hw_devices xcu250_0_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 22521.242 ; gain = 0.000 ; free physical = 34149 ; free virtual = 502108
refresh_hw_device [lindex [get_hw_devices xcu250_0_1] 0]
CRITICAL WARNING: [Xicom 50-46] One or more detected MIG version registers have empty values: MIG properties will not be built.
Parameter Map Version: 0, Error Map Version: 0, Calibration Map Version: 0, Warning Map Version: 0
ERROR: [Xicom 50-38] xicom: Device:0, user chain number:1, slave index:2. Reading intermittently wrong data from core. Try slower target speed. Make sure design meets timing requirements.
ERROR: [Xicom 50-38] xicom: Device:0, user chain number:1, slave index:2, is not a valid CseXsdb Slave core.
ERROR: [Labtools 27-3176] hw_server failed during internal command.
Resolution: Check that the hw_server is running and the hardware connectivity to the target
close_hw_target {localhost:3121/xilinx_tcf/Xilinx/21330409X02FA}
INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Xilinx/21330409X02FA
open_hw_target {localhost:3121/xilinx_tcf/Xilinx/21330409X02FA}
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/21330409X02FA
set_property PROGRAM.FILE {/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/system_top_wrapper.bit} [get_hw_devices xcu250_0_1]
set_property PROBES.FILE {/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/system_top_wrapper.ltx} [get_hw_devices xcu250_0_1]
set_property FULL_PROBES.FILE {/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/system_top_wrapper.ltx} [get_hw_devices xcu250_0_1]
current_hw_device [get_hw_devices xcu250_0_1]
refresh_hw_device [lindex [get_hw_devices xcu250_0_1] 0]
CRITICAL WARNING: [Xicom 50-46] One or more detected MIG version registers have empty values: MIG properties will not be built.
Parameter Map Version: 0, Error Map Version: 0, Calibration Map Version: 0, Warning Map Version: 0
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 JTAG AXI core(s).
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 MIG core(s).
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xcu250_0_1] -filter {CELL_NAME=~"system_top_i/rv_system/system_ila_0/inst/ila_lib"}]]
boot_hw_device  [lindex [get_hw_devices xcu250_0_1] 0]
INFO: [Labtoolstcl 44-664] Will wait up to 180 seconds for booting to complete.
INFO: [Labtools 27-32] Done pin status: HIGH
boot_hw_device: Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 22521.242 ; gain = 0.000 ; free physical = 34158 ; free virtual = 502118
refresh_hw_device [lindex [get_hw_devices xcu250_0_1] 0]
WARNING: [Labtools 27-3089] Calibration is still in-progress.
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 MIG core(s).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'system_top_i/rv_system/system_ila_0/inst/ila_lib' at location 'uuid_DCAC6CA3A8C35D1BA4885A6CC0496662' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'system_top_i/vio_0' at location 'uuid_FEA0A9BCE2A65F828FF4CBBE55B0EA59' from probes file, since it cannot be found on the programmed device.
INFO: [Labtools 27-3143] Calibration status change detected, refreshing MIG_1
set_property PROBES.FILE {/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/system_top_wrapper.ltx} [get_hw_devices xcu250_0_1]
set_property FULL_PROBES.FILE {/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/system_top_wrapper.ltx} [get_hw_devices xcu250_0_1]
set_property PROGRAM.FILE {/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/system_top_wrapper.bit} [get_hw_devices xcu250_0_1]
program_hw_devices [get_hw_devices xcu250_0_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 22521.242 ; gain = 0.000 ; free physical = 34158 ; free virtual = 502118
refresh_hw_device [lindex [get_hw_devices xcu250_0_1] 0]
ERROR: [Xicom 50-38] xicom: Device:0, user chain number:1, slave index:0. Reading intermittently wrong data from core. Try slower target speed. Make sure design meets timing requirements.
ERROR: [Xicom 50-38] xicom: Device:0, user chain number:1, slave index:0, is not a valid CseXsdb Slave core.
ERROR: [Labtools 27-3176] hw_server failed during internal command.
Resolution: Check that the hw_server is running and the hardware connectivity to the target
save_wave_config {/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw_target {localhost:3121/xilinx_tcf/Xilinx/21330409X02FA}
INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Xilinx/21330409X02FA
open_hw_target {localhost:3121/xilinx_tcf/Xilinx/21330409X021A}
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/21330409X021A
set_property PROGRAM.FILE {/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/system_top_wrapper.bit} [get_hw_devices xcu250_0]
set_property PROBES.FILE {/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/system_top_wrapper.ltx} [get_hw_devices xcu250_0]
set_property FULL_PROBES.FILE {/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/system_top_wrapper.ltx} [get_hw_devices xcu250_0]
current_hw_device [get_hw_devices xcu250_0]
refresh_hw_device [lindex [get_hw_devices xcu250_0] 0]
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 MIG core(s).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'system_top_i/rv_system/system_ila_0/inst/ila_lib' at location 'uuid_DCAC6CA3A8C35D1BA4885A6CC0496662' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'system_top_i/vio_0' at location 'uuid_FEA0A9BCE2A65F828FF4CBBE55B0EA59' from probes file, since it cannot be found on the programmed device.
open_bd_design {/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.srcs/sources_1/bd/system_top/system_top.bd}
close_project
open_project /home/chenxuhao/NutShell_U250_copy/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.xpr
INFO: [Project 1-313] Project file moved from '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 22521.242 ; gain = 0.000 ; free physical = 34804 ; free virtual = 503118
update_compile_order -fileset sources_1
write_cfgmem  -format mcs -size 128 -interface SPIx1 -loadbit {up 0x01002000 "/home/chenxuhao/NutShell_U250_copy/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/system_top_wrapper.bit" } -force -disablebitswap -file "/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/6-30copy.mcs"
Command: write_cfgmem -format mcs -size 128 -interface SPIx1 -loadbit {up 0x01002000 "/home/chenxuhao/NutShell_U250_copy/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/system_top_wrapper.bit" } -force -disablebitswap -file /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/6-30copy.mcs
Creating config memory files...
Creating bitstream load up from address 0x01002000
Loading bitfile /home/chenxuhao/NutShell_U250_copy/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/system_top_wrapper.bit
Writing file /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/6-30copy.mcs
Writing log file /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/6-30copy.prm
===================================
Configuration Memory information
===================================
File Format        MCS
Interface          SPIX1
Size               128M
Start Address      0x00000000
End Address        0x07FFFFFF

Addr1         Addr2         Date                    File(s)
0x01002000    0x07C139E7    May 23 00:36:34 2022    /home/chenxuhao/NutShell_U250_copy/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/system_top_wrapper.bit
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_cfgmem completed successfully
write_cfgmem: Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 22521.242 ; gain = 0.000 ; free physical = 34510 ; free virtual = 503126
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-16:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/21330409X021A
set_property PROGRAM.FILE {/home/chenxuhao/NutShell_U250_copy/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/system_top_wrapper.bit} [get_hw_devices xcu250_0]
set_property PROBES.FILE {/home/chenxuhao/NutShell_U250_copy/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/system_top_wrapper.ltx} [get_hw_devices xcu250_0]
set_property FULL_PROBES.FILE {/home/chenxuhao/NutShell_U250_copy/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/system_top_wrapper.ltx} [get_hw_devices xcu250_0]
current_hw_device [get_hw_devices xcu250_0]
refresh_hw_device [lindex [get_hw_devices xcu250_0] 0]
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 MIG core(s).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'system_top_i/rv_system/system_ila_0/inst/ila_lib' at location 'uuid_DCAC6CA3A8C35D1BA4885A6CC0496662' from probes file, since it cannot be found on the programmed device.
create_hw_cfgmem -hw_device [lindex [get_hw_devices xcu250_0] 0] [lindex [get_cfgmem_parts {mt25qu01g-spi-x1_x2_x4}] 0]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xcu250_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xcu250_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xcu250_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xcu250_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xcu250_0] 0]]
refresh_hw_device [lindex [get_hw_devices xcu250_0] 0]
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 MIG core(s).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'system_top_i/rv_system/system_ila_0/inst/ila_lib' at location 'uuid_DCAC6CA3A8C35D1BA4885A6CC0496662' from probes file, since it cannot be found on the programmed device.
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xcu250_0] 0]]
set_property PROGRAM.FILES [list "/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/6-30copy.mcs" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xcu250_0] 0]]
set_property PROGRAM.PRM_FILE {} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xcu250_0] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xcu250_0] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xcu250_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xcu250_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xcu250_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xcu250_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xcu250_0] 0]]
startgroup 
create_hw_bitstream -hw_device [lindex [get_hw_devices xcu250_0] 0] [get_property PROGRAM.HW_CFGMEM_BITFILE [ lindex [get_hw_devices xcu250_0] 0]]; program_hw_devices [lindex [get_hw_devices xcu250_0] 0]; refresh_hw_device [lindex [get_hw_devices xcu250_0] 0];
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 22521.242 ; gain = 0.000 ; free physical = 34436 ; free virtual = 503092
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 SPI core(s).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'system_top_i/rv_system/system_ila_0/inst/ila_lib' at location 'uuid_DCAC6CA3A8C35D1BA4885A6CC0496662' from probes file, since it cannot be found on the programmed device.
program_hw_cfgmem -hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xcu250_0] 0]]
Mfg ID : 20   Memory Type : bb   Memory Capacity : 21   Device ID 1 : 0   Device ID 2 : 0
Performing Erase Operation...
Erase Operation successful.
Performing Program and Verify Operations...
Program/Verify Operation successful.
INFO: [Labtoolstcl 44-377] Flash programming completed successfully
program_hw_cfgmem: Time (s): cpu = 00:01:40 ; elapsed = 00:43:21 . Memory (MB): peak = 22521.242 ; gain = 0.000 ; free physical = 34264 ; free virtual = 502921
endgroup
set_property PROBES.FILE {/home/chenxuhao/NutShell_U250_copy/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/system_top_wrapper.ltx} [get_hw_devices xcu250_0]
set_property FULL_PROBES.FILE {/home/chenxuhao/NutShell_U250_copy/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/system_top_wrapper.ltx} [get_hw_devices xcu250_0]
set_property PROGRAM.FILE {/home/chenxuhao/NutShell_U250_copy/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/system_top_wrapper.bit} [get_hw_devices xcu250_0]
program_hw_devices [get_hw_devices xcu250_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:01:13 ; elapsed = 00:01:10 . Memory (MB): peak = 22521.242 ; gain = 0.000 ; free physical = 34282 ; free virtual = 502942
refresh_hw_device [lindex [get_hw_devices xcu250_0] 0]
CRITICAL WARNING: [Xicom 50-46] One or more detected MIG version registers have empty values: MIG properties will not be built.
Parameter Map Version: 0, Error Map Version: 0, Calibration Map Version: 0, Warning Map Version: 0
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 JTAG AXI core(s).
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 MIG core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xcu250_0] -filter {CELL_NAME=~"system_top_i/rv_system/system_ila_0/inst/ila_lib"}]]
boot_hw_device  [lindex [get_hw_devices xcu250_0] 0]
INFO: [Labtoolstcl 44-664] Will wait up to 180 seconds for booting to complete.
INFO: [Labtools 27-32] Done pin status: HIGH
boot_hw_device: Time (s): cpu = 00:00:03 ; elapsed = 00:01:32 . Memory (MB): peak = 22756.348 ; gain = 0.000 ; free physical = 34283 ; free virtual = 502943
refresh_hw_device [lindex [get_hw_devices xcu250_0] 0]
CRITICAL WARNING: [Xicom 50-46] One or more detected MIG version registers have empty values: MIG properties will not be built.
Parameter Map Version: 0, Error Map Version: 0, Calibration Map Version: 0, Warning Map Version: 0
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 JTAG AXI core(s).
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 MIG core(s).
open_bd_design {/home/chenxuhao/NutShell_U250_copy/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.srcs/sources_1/bd/system_top/system_top.bd}
Reading block design file </home/chenxuhao/NutShell_U250_copy/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.srcs/sources_1/bd/system_top/system_top.bd>...
Adding component instance block -- xilinx.com:module_ref:NutShell:1.0 - NutShell_0
Adding component instance block -- xilinx.com:ip:c_shift_ram:12.0 - c_shift_ram_0
Adding component instance block -- xilinx.com:ip:c_shift_ram:12.0 - c_shift_ram_1
Adding component instance block -- xilinx.com:ip:system_ila:1.1 - system_ila_0
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_2
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_3
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_4
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_5
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_6
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:ddr4:2.2 - ddr4_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ddr4_0_333M
Adding component instance block -- xilinx.com:ip:jtag_axi:1.2 - jtag_axi_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ddr4_0_333M1
Successfully read diagram <system_top> from block design file </home/chenxuhao/NutShell_U250_copy/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.srcs/sources_1/bd/system_top/system_top.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 22761.219 ; gain = 0.000 ; free physical = 34275 ; free virtual = 502936
set_property location {4 678 -550} [get_bd_cells rv_system]
set_property location {4 692 -100} [get_bd_cells rv_system]
set_property PROBES.FILE {/home/chenxuhao/NutShell_U250_copy/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/system_top_wrapper.ltx} [get_hw_devices xcu250_0]
set_property FULL_PROBES.FILE {/home/chenxuhao/NutShell_U250_copy/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/system_top_wrapper.ltx} [get_hw_devices xcu250_0]
set_property PROGRAM.FILE {/home/chenxuhao/NutShell_U250_copy/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/system_top_wrapper.bit} [get_hw_devices xcu250_0]
program_hw_devices [get_hw_devices xcu250_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:01:15 ; elapsed = 00:01:11 . Memory (MB): peak = 22761.219 ; gain = 0.000 ; free physical = 34278 ; free virtual = 502938
refresh_hw_device [lindex [get_hw_devices xcu250_0] 0]
CRITICAL WARNING: [Xicom 50-46] One or more detected MIG version registers have empty values: MIG properties will not be built.
Parameter Map Version: 0, Error Map Version: 0, Calibration Map Version: 0, Warning Map Version: 0
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 JTAG AXI core(s).
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 MIG core(s).
boot_hw_device  [lindex [get_hw_devices xcu250_0] 0]
INFO: [Labtoolstcl 44-664] Will wait up to 180 seconds for booting to complete.
INFO: [Labtools 27-32] Done pin status: HIGH
boot_hw_device: Time (s): cpu = 00:00:08 ; elapsed = 00:01:32 . Memory (MB): peak = 22761.219 ; gain = 0.000 ; free physical = 34269 ; free virtual = 502930
refresh_hw_device [lindex [get_hw_devices xcu250_0] 0]
CRITICAL WARNING: [Xicom 50-46] One or more detected MIG version registers have empty values: MIG properties will not be built.
Parameter Map Version: 0, Error Map Version: 0, Calibration Map Version: 0, Warning Map Version: 0
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 JTAG AXI core(s).
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 MIG core(s).
open_bd_design {/home/chenxuhao/NutShell_U250_copy/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.srcs/sources_1/bd/system_top/system_top.bd}
open_bd_design {/home/chenxuhao/NutShell_U250_copy/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.srcs/sources_1/bd/system_top/system_top.bd}
delete_bd_objs [get_bd_nets ddr4_0_c0_ddr4_ui_clk]
connect_bd_net [get_bd_pins ddr4_0/c0_ddr4_ui_clk] [get_bd_pins rst_ddr4_0_333M/slowest_sync_clk]
connect_bd_net [get_bd_pins ddr4_0/c0_ddr4_ui_clk] [get_bd_pins rst_ddr4_0_333M1/slowest_sync_clk]
connect_bd_net [get_bd_pins ddr4_0/c0_ddr4_ui_clk] [get_bd_pins axi_interconnect_0/M00_ACLK]
connect_bd_net [get_bd_pins ddr4_0/c0_ddr4_ui_clk] [get_bd_pins axi_interconnect_0/M03_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Clk {Auto} Manual_Source {Auto}}  [get_bd_pins clk_wiz_0/clk_in1]
ERROR: [BD 41-2168] Errors found in procedure apply_rule:


INFO: [BD 5-145] Automation rule xilinx.com:bd_rule:board was not applied to object clk_in1
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:board -config { Clk {Auto} Manual_Source {Auto}}  [get_bd_pins clk_wiz_0/clk_in1]'
ERROR: [Common 17-39] 'apply_bd_automation' failed due to earlier errors.
delete_bd_objs [get_bd_nets clk_wiz_0_locked]
connect_bd_net [get_bd_pins clk_wiz_0/locked] [get_bd_pins proc_sys_reset_0/ext_reset_in]
startgroup
set_property -dict [list CONFIG.CLK_IN1_BOARD_INTERFACE {default_300mhz_clk0} CONFIG.PRIM_SOURCE {Differential_clock_capable_pin}] [get_bd_cells clk_wiz_0]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {default_300mhz_clk0 ( 300 MHz System differential clock0 ) } Manual_Source {Auto}}  [get_bd_intf_pins clk_wiz_0/CLK_IN1_D]
INFO: [board_rule 100-100] set_property CONFIG.CLK_IN1_BOARD_INTERFACE default_300mhz_clk0 [get_bd_cells /clk_wiz_0]
INFO: [BoardRule 102-8] create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:diff_clock_rtl:1.0 default_300mhz_clk0_0
INFO: [BoardRule 102-4] set_property CONFIG.FREQ_HZ 100000000 /default_300mhz_clk0_0
INFO: [BoardRule 102-9] connect_bd_intf_net /default_300mhz_clk0_0 /clk_wiz_0/CLK_IN1_D
INFO: [BoardRule 102-16] set_property CONFIG.FREQ_HZ 300000000 /default_300mhz_clk0_0
save_bd_design
Wrote  : </home/chenxuhao/NutShell_U250_copy/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.srcs/sources_1/bd/system_top/system_top.bd> 
Wrote  : </home/chenxuhao/NutShell_U250_copy/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.srcs/sources_1/bd/system_top/ui/bd_9edf8fa5.ui> 
save_wave_config {/home/chenxuhao/NutShell_U250_copy/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw_manager
close_project
****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/chenxuhao/NutShell_U250_copy/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/chenxuhao/NutShell_U250_copy/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.hw/webtalk/usage_statistics_ext_labtool.xml' has been successfully sent to Xilinx on Thu Jun 30 09:25:08 2022. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Jun 30 09:25:08 2022...
close_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 22990.496 ; gain = 0.000 ; free physical = 84781 ; free virtual = 503025
open_project /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 22990.496 ; gain = 0.000 ; free physical = 84753 ; free virtual = 502997
update_compile_order -fileset sources_1
open_bd_design {/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.srcs/sources_1/bd/system_top/system_top.bd}
Reading block design file </home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.srcs/sources_1/bd/system_top/system_top.bd>...
Adding component instance block -- xilinx.com:module_ref:NutShell:1.0 - NutShell_0
Adding component instance block -- xilinx.com:ip:c_shift_ram:12.0 - c_shift_ram_0
Adding component instance block -- xilinx.com:ip:system_ila:1.1 - system_ila_0
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_2
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_3
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_4
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_5
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_6
Adding component instance block -- xilinx.com:ip:c_shift_ram:12.0 - c_shift_ram_1
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:ddr4:2.2 - ddr4_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ddr4_0_333M
Adding component instance block -- xilinx.com:ip:jtag_axi:1.2 - jtag_axi_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:vio:3.0 - vio_0
Successfully read diagram <system_top> from block design file </home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.srcs/sources_1/bd/system_top/system_top.bd>
open_bd_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 22990.496 ; gain = 0.000 ; free physical = 84713 ; free virtual = 502957
startgroup
set_property -dict [list CONFIG.CLK_IN1_BOARD_INTERFACE {default_300mhz_clk0} CONFIG.PRIM_SOURCE {Differential_clock_capable_pin}] [get_bd_cells clk_wiz_0]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {default_300mhz_clk0 ( 300 MHz System differential clock0 ) } Manual_Source {Auto}}  [get_bd_intf_pins clk_wiz_0/CLK_IN1_D]
INFO: [board_rule 100-100] set_property CONFIG.CLK_IN1_BOARD_INTERFACE default_300mhz_clk0 [get_bd_cells /clk_wiz_0]
INFO: [BoardRule 102-8] create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:diff_clock_rtl:1.0 default_300mhz_clk0_0
INFO: [BoardRule 102-4] set_property CONFIG.FREQ_HZ 100000000 /default_300mhz_clk0_0
INFO: [BoardRule 102-9] connect_bd_intf_net /default_300mhz_clk0_0 /clk_wiz_0/CLK_IN1_D
INFO: [BoardRule 102-16] set_property CONFIG.FREQ_HZ 300000000 /default_300mhz_clk0_0
reset_run system_top_clk_wiz_0_1_synth_1
reset_run synth_1
save_bd_design
Wrote  : </home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.srcs/sources_1/bd/system_top/system_top.bd> 
Wrote  : </home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.srcs/sources_1/bd/system_top/ui/bd_9edf8fa5.ui> 
launch_runs impl_1 -jobs 48
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /rv_system/c_shift_ram_1 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /rv_system/c_shift_ram_1 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /rv_system/c_shift_ram_0 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /rv_system/c_shift_ram_0 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_us/S_AXI(0) and /rv_system/NutShell_0/io_mem(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_us/S_AXI(0) and /rv_system/NutShell_0/io_mem(1)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_us/S_AXI(0) and /rv_system/NutShell_0/io_mem(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_us/S_AXI(0) and /rv_system/NutShell_0/io_mem(1)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/s01_couplers/auto_us/S_AXI(0) and /rv_system/NutShell_0/io_mmio(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/s01_couplers/auto_us/S_AXI(0) and /rv_system/NutShell_0/io_mmio(1)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /axi_interconnect_0/s01_couplers/auto_us/S_AXI(0) and /rv_system/NutShell_0/io_mmio(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /axi_interconnect_0/s01_couplers/auto_us/S_AXI(0) and /rv_system/NutShell_0/io_mmio(1)
WARNING: [BD 41-1771] Block interface /clk_wiz_0/CLK_IN1_D has associated board param 'CLK_IN1_BOARD_INTERFACE', which is set to board part interface 'default_300mhz_clk0'. This interface is connected to an external interface /default_300mhz_clk0_0, whose name 'default_300mhz_clk0_0' does not match with the board interface name 'default_300mhz_clk0'.
This is a visual-only issue - this interface /clk_wiz_0/CLK_IN1_D will be connected to board interface 'default_300mhz_clk0'. If desired, please change the name of this port /default_300mhz_clk0_0 manually.
Wrote  : </home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.srcs/sources_1/bd/system_top/system_top.bd> 
VHDL Output written to : /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/synth/system_top.v
VHDL Output written to : /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/sim/system_top.v
VHDL Output written to : /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/hdl/system_top_wrapper.v
Exporting to file /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_system_ila_0_0/bd_0/hw_handoff/system_top_system_ila_0_0.hwh
Generated Block Design Tcl file /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_system_ila_0_0/bd_0/hw_handoff/system_top_system_ila_0_0_bd.tcl
Generated Hardware Definition File /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_system_ila_0_0/bd_0/synth/system_top_system_ila_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block rv_system/system_ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'bd_c96b' - hence not re-generating.
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_us_0/system_top_auto_us_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_us_1/system_top_auto_us_1_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_us_2/system_top_auto_us_2_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s02_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_cc_0/system_top_auto_cc_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_ds_0/system_top_auto_ds_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_pc_0/system_top_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m01_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_ds_1/system_top_auto_ds_1_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m02_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_pc_1/system_top_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m02_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_cc_1/system_top_auto_cc_1_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m03_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_ds_2/system_top_auto_ds_2_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m03_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_pc_2/system_top_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m03_couplers/auto_pc .
Exporting to file /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/hw_handoff/system_top.hwh
Generated Block Design Tcl file /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/hw_handoff/system_top_bd.tcl
Generated Hardware Definition File /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/synth/system_top.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_cc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_cc_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_ds_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_ds_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_ds_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_pc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_pc_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_pc_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_us_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_us_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_us_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_clk_wiz_0_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_system_ila_0_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_cc_0, cache-ID = 9327452ff92ab4af; cache size = 125.297 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_us_2, cache-ID = f5a25bd4f3341902; cache size = 125.297 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_cc_1, cache-ID = 19d834681fff89a5; cache size = 125.297 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_ds_0, cache-ID = 32671fc0b1d8feef; cache size = 125.297 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_ds_1, cache-ID = 32671fc0b1d8feef; cache size = 125.297 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_ds_2, cache-ID = dd1dbb0c379b91c8; cache size = 125.297 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_pc_0, cache-ID = 70874ac265c40bcc; cache size = 125.297 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_pc_1, cache-ID = 70874ac265c40bcc; cache size = 125.297 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_pc_2, cache-ID = 0fdf6a48b2d3567e; cache size = 125.297 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_us_0, cache-ID = 95b99be16876e2a7; cache size = 125.297 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_system_ila_0_0, cache-ID = 29f89f0f1eff5fc8; cache size = 125.297 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_us_1, cache-ID = 95b99be16876e2a7; cache size = 125.297 MB.
config_ip_cache: Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 22993.570 ; gain = 0.000 ; free physical = 84943 ; free virtual = 502955
[Thu Jun 30 09:29:00 2022] Launched system_top_clk_wiz_0_1_synth_1, synth_1...
Run output will be captured here:
system_top_clk_wiz_0_1_synth_1: /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/system_top_clk_wiz_0_1_synth_1/runme.log
synth_1: /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/synth_1/runme.log
[Thu Jun 30 09:29:00 2022] Launched impl_1...
Run output will be captured here: /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:01:16 ; elapsed = 00:01:18 . Memory (MB): peak = 22993.570 ; gain = 0.000 ; free physical = 84942 ; free virtual = 502955
delete_bd_objs [get_bd_intf_nets default_300mhz_clk0_0_1]
delete_bd_objs [get_bd_intf_ports default_300mhz_clk0_0]
startgroup
set_property -dict [list CONFIG.CLK_IN1_BOARD_INTERFACE {default_300mhz_clk1}] [get_bd_cells clk_wiz_0]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {default_300mhz_clk1 ( 300 MHz System differential clock1 ) } Manual_Source {Auto}}  [get_bd_intf_pins clk_wiz_0/CLK_IN1_D]
INFO: [board_rule 100-100] set_property CONFIG.CLK_IN1_BOARD_INTERFACE default_300mhz_clk1 [get_bd_cells /clk_wiz_0]
INFO: [BoardRule 102-8] create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:diff_clock_rtl:1.0 default_300mhz_clk1
INFO: [BoardRule 102-4] set_property CONFIG.FREQ_HZ 300000000 /default_300mhz_clk1
INFO: [BoardRule 102-9] connect_bd_intf_net /default_300mhz_clk1 /clk_wiz_0/CLK_IN1_D
INFO: [BoardRule 102-16] set_property CONFIG.FREQ_HZ 300000000 /default_300mhz_clk1
validate_bd_design
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /rv_system/c_shift_ram_1 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /rv_system/c_shift_ram_0 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_us/S_AXI(0) and /rv_system/NutShell_0/io_mem(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_us/S_AXI(0) and /rv_system/NutShell_0/io_mem(1)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_us/S_AXI(0) and /rv_system/NutShell_0/io_mem(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_us/S_AXI(0) and /rv_system/NutShell_0/io_mem(1)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/s01_couplers/auto_us/S_AXI(0) and /rv_system/NutShell_0/io_mmio(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/s01_couplers/auto_us/S_AXI(0) and /rv_system/NutShell_0/io_mmio(1)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /axi_interconnect_0/s01_couplers/auto_us/S_AXI(0) and /rv_system/NutShell_0/io_mmio(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /axi_interconnect_0/s01_couplers/auto_us/S_AXI(0) and /rv_system/NutShell_0/io_mmio(1)
validate_bd_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:31 . Memory (MB): peak = 23147.656 ; gain = 0.000 ; free physical = 85342 ; free virtual = 503313
save_bd_design
Wrote  : </home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.srcs/sources_1/bd/system_top/system_top.bd> 
Wrote  : </home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.srcs/sources_1/bd/system_top/ui/bd_9edf8fa5.ui> 
reset_run synth_1
reset_run system_top_clk_wiz_0_1_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 48
INFO: [BD 41-1662] The design 'system_top.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/synth/system_top.v
VHDL Output written to : /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/sim/system_top.v
VHDL Output written to : /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/hdl/system_top_wrapper.v
Exporting to file /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_system_ila_0_0/bd_0/hw_handoff/system_top_system_ila_0_0.hwh
Generated Block Design Tcl file /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_system_ila_0_0/bd_0/hw_handoff/system_top_system_ila_0_0_bd.tcl
Generated Hardware Definition File /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_system_ila_0_0/bd_0/synth/system_top_system_ila_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block rv_system/system_ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'bd_c96b' - hence not re-generating.
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_us_0/system_top_auto_us_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_us_1/system_top_auto_us_1_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_us_2/system_top_auto_us_2_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s02_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_cc_0/system_top_auto_cc_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_ds_0/system_top_auto_ds_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_pc_0/system_top_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m01_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_ds_1/system_top_auto_ds_1_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m02_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_pc_1/system_top_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m02_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_cc_1/system_top_auto_cc_1_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m03_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_ds_2/system_top_auto_ds_2_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m03_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/ip/system_top_auto_pc_2/system_top_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m03_couplers/auto_pc .
Exporting to file /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/hw_handoff/system_top.hwh
Generated Block Design Tcl file /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/hw_handoff/system_top_bd.tcl
Generated Hardware Definition File /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.gen/sources_1/bd/system_top/synth/system_top.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_cc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_cc_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_ds_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_ds_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_ds_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_pc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_pc_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_pc_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_us_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_us_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_auto_us_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_clk_wiz_0_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_top_system_ila_0_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_cc_0, cache-ID = 9327452ff92ab4af; cache size = 125.363 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_us_2, cache-ID = f5a25bd4f3341902; cache size = 125.363 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_cc_1, cache-ID = 19d834681fff89a5; cache size = 125.363 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_ds_0, cache-ID = 32671fc0b1d8feef; cache size = 125.363 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_ds_1, cache-ID = 32671fc0b1d8feef; cache size = 125.363 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_ds_2, cache-ID = dd1dbb0c379b91c8; cache size = 125.363 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_system_ila_0_0, cache-ID = 29f89f0f1eff5fc8; cache size = 125.363 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_pc_0, cache-ID = 70874ac265c40bcc; cache size = 125.363 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_pc_1, cache-ID = 70874ac265c40bcc; cache size = 125.363 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_pc_2, cache-ID = 0fdf6a48b2d3567e; cache size = 125.363 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_us_0, cache-ID = 95b99be16876e2a7; cache size = 125.363 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_top_auto_us_1, cache-ID = 95b99be16876e2a7; cache size = 125.363 MB.
config_ip_cache: Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 23147.656 ; gain = 0.000 ; free physical = 85248 ; free virtual = 503285
[Thu Jun 30 10:29:13 2022] Launched system_top_clk_wiz_0_1_synth_1, synth_1...
Run output will be captured here:
system_top_clk_wiz_0_1_synth_1: /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/system_top_clk_wiz_0_1_synth_1/runme.log
synth_1: /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/synth_1/runme.log
[Thu Jun 30 10:29:14 2022] Launched impl_1...
Run output will be captured here: /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:36 ; elapsed = 00:00:45 . Memory (MB): peak = 23169.508 ; gain = 21.852 ; free physical = 84852 ; free virtual = 502889
write_cfgmem  -format mcs -size 128 -interface SPIx4 -loadbit {up 0x01002000 "/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/system_top_wrapper.bit" } -force -disablebitswap -file "/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/6-30.mcs"
Command: write_cfgmem -format mcs -size 128 -interface SPIx4 -loadbit {up 0x01002000 "/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/system_top_wrapper.bit" } -force -disablebitswap -file /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/6-30.mcs
Creating config memory files...
Creating bitstream load up from address 0x01002000
Loading bitfile /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/system_top_wrapper.bit
Writing file /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/6-30.mcs
Writing log file /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/6-30.prm
===================================
Configuration Memory information
===================================
File Format        MCS
Interface          SPIX4
Size               128M
Start Address      0x00000000
End Address        0x07FFFFFF

Addr1         Addr2         Date                    File(s)
0x01002000    0x02E13143    Jun 30 11:01:01 2022    /home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/system_top_wrapper.bit
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_cfgmem completed successfully
write_cfgmem: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 23169.508 ; gain = 0.000 ; free physical = 84817 ; free virtual = 503296
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-16:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/21330409X021A
set_property PROGRAM.FILE {/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/system_top_wrapper.bit} [get_hw_devices xcu250_0]
set_property PROBES.FILE {/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/system_top_wrapper.ltx} [get_hw_devices xcu250_0]
set_property FULL_PROBES.FILE {/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/system_top_wrapper.ltx} [get_hw_devices xcu250_0]
current_hw_device [get_hw_devices xcu250_0]
refresh_hw_device [lindex [get_hw_devices xcu250_0] 0]
CRITICAL WARNING: [Xicom 50-46] One or more detected MIG version registers have empty values: MIG properties will not be built.
Parameter Map Version: 0, Error Map Version: 0, Calibration Map Version: 0, Warning Map Version: 0
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 JTAG AXI core(s).
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 MIG core(s).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'system_top_i/vio_0' at location 'uuid_FEA0A9BCE2A65F828FF4CBBE55B0EA59' from probes file, since it cannot be found on the programmed device.
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xcu250_0] -filter {CELL_NAME=~"system_top_i/rv_system/system_ila_0/inst/ila_lib"}]]
set_property PROBES.FILE {/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/system_top_wrapper.ltx} [get_hw_devices xcu250_0]
set_property FULL_PROBES.FILE {/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/system_top_wrapper.ltx} [get_hw_devices xcu250_0]
set_property PROGRAM.FILE {/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.runs/impl_1/system_top_wrapper.bit} [get_hw_devices xcu250_0]
program_hw_devices [get_hw_devices xcu250_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 23174.512 ; gain = 0.000 ; free physical = 84737 ; free virtual = 503255
refresh_hw_device [lindex [get_hw_devices xcu250_0] 0]
WARNING: [Labtools 27-3089] Calibration is still in-progress.
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 JTAG AXI core(s).
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 MIG core(s).
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
INFO: [Labtools 27-3143] Calibration status change detected, refreshing MIG_1
refresh_hw_device [lindex [get_hw_devices xcu250_0] 0]
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 JTAG AXI core(s).
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 MIG core(s).
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
create_hw_cfgmem -hw_device [lindex [get_hw_devices xcu250_0] 0] [lindex [get_cfgmem_parts {mt25qu01g-spi-x1_x2_x4}] 0]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xcu250_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xcu250_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xcu250_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xcu250_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xcu250_0] 0]]
refresh_hw_device [lindex [get_hw_devices xcu250_0] 0]
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 JTAG AXI core(s).
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 MIG core(s).
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xcu250_0] 0]]
set_property PROGRAM.FILES [list "/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/6-30.mcs" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xcu250_0] 0]]
set_property PROGRAM.PRM_FILE {} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xcu250_0] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xcu250_0] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xcu250_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xcu250_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xcu250_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xcu250_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xcu250_0] 0]]
startgroup 
create_hw_bitstream -hw_device [lindex [get_hw_devices xcu250_0] 0] [get_property PROGRAM.HW_CFGMEM_BITFILE [ lindex [get_hw_devices xcu250_0] 0]]; program_hw_devices [lindex [get_hw_devices xcu250_0] 0]; refresh_hw_device [lindex [get_hw_devices xcu250_0] 0];
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 23187.520 ; gain = 0.000 ; free physical = 84737 ; free virtual = 503255
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 SPI core(s).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'system_top_i/rv_system/system_ila_0/inst/ila_lib' at location 'uuid_DCAC6CA3A8C35D1BA4885A6CC0496662' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'system_top_i/vio_0' at location 'uuid_FEA0A9BCE2A65F828FF4CBBE55B0EA59' from probes file, since it cannot be found on the programmed device.
program_hw_cfgmem -hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xcu250_0] 0]]
Mfg ID : 20   Memory Type : bb   Memory Capacity : 21   Device ID 1 : 0   Device ID 2 : 0
Performing Erase Operation...
Erase Operation successful.
Performing Program and Verify Operations...
Program/Verify Operation successful.
INFO: [Labtoolstcl 44-377] Flash programming completed successfully
program_hw_cfgmem: Time (s): cpu = 00:00:38 ; elapsed = 00:12:05 . Memory (MB): peak = 23187.520 ; gain = 0.000 ; free physical = 84717 ; free virtual = 503235
endgroup
boot_hw_device  [lindex [get_hw_devices xcu250_0] 0]
INFO: [Labtoolstcl 44-664] Will wait up to 180 seconds for booting to complete.
INFO: [Labtools 27-32] Done pin status: HIGH
refresh_hw_device [lindex [get_hw_devices xcu250_0] 0]
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 JTAG AXI core(s).
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 MIG core(s).
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
boot_hw_device  [lindex [get_hw_devices xcu250_0] 0]
INFO: [Labtoolstcl 44-664] Will wait up to 180 seconds for booting to complete.
INFO: [Labtools 27-32] Done pin status: HIGH
refresh_hw_device [lindex [get_hw_devices xcu250_0] 0]
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 JTAG AXI core(s).
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 MIG core(s).
INFO: [Labtools 27-2302] Device xcu250 (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
save_wave_config {/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
set_property OUTPUT_VALUE 1 [get_hw_probes system_top_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xcu250_0] -filter {CELL_NAME=~"system_top_i/vio_0"}]]
commit_hw_vio [get_hw_probes {system_top_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xcu250_0] -filter {CELL_NAME=~"system_top_i/vio_0"}]]
set_property OUTPUT_VALUE 0 [get_hw_probes system_top_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xcu250_0] -filter {CELL_NAME=~"system_top_i/vio_0"}]]
commit_hw_vio [get_hw_probes {system_top_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xcu250_0] -filter {CELL_NAME=~"system_top_i/vio_0"}]]
save_wave_config {/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
save_wave_config {/home/chenxuhao/NutShell_U250/fpga/board/pynq/build/cxhU250-pynq/cxhU250-pynq.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jul  4 08:30:42 2022...
