This folder contains essential HLS files associated with the lane detection IP (LDW7ns IP). 
 
Further details about the lane detection IP (LDW7ns IP): 
Video input/output resolution: 1280*720.
IP processes data in stream manner.

Further details about this overlay(ReducedEdgeDec overlay):
This overlay is built from adding custom IP into the base overlay realised by Xilinx. 
In this implementation, data is bypassed from the ARM processor to achieve suitable frame rate.
