Running in Lattice mode

                               Synplify Pro (R) 

               Version U-2023.03L-SP1 for linux64 - Aug 10, 2023 

                    Copyright (c) 1988 - 2023 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Starting:    /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/linux_a_64/mbin/synbatch
Install:     /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase
Hostname:    user-HP-ProBook-450-G5
Date:        Wed Aug  7 16:20:21 2024
Version:     U-2023.03L-SP1

Arguments:   -product synplify_base -batch OneBitSDR_impl1_synplify.tcl
ProductType: synplify_pro




log file: "/home/user/SDR-HLS/1.RTLImplementation/3.lattice/Version2/systemverilog/impl1/OneBitSDR_impl1.srr"
Running: impl1 in foreground

Running proj_1|impl1

Running Flow: compile (Compile) on proj_1|impl1
# Wed Aug  7 16:20:22 2024

Running Flow: compile_flow (Compile Process) on proj_1|impl1
# Wed Aug  7 16:20:22 2024

Running: compiler (Compile Input) on proj_1|impl1
# Wed Aug  7 16:20:22 2024
Process ID: 113335
Copied /home/user/SDR-HLS/1.RTLImplementation/3.lattice/Version2/systemverilog/impl1/synwork/OneBitSDR_impl1_comp.srs to /home/user/SDR-HLS/1.RTLImplementation/3.lattice/Version2/systemverilog/impl1/OneBitSDR_impl1.srs

compiler completed
# Wed Aug  7 16:20:25 2024

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on proj_1|impl1
# Wed Aug  7 16:20:25 2024
Process ID: 113403

multi_srs_gen completed
# Wed Aug  7 16:20:25 2024

Return Code: 0
Run Time:00h:00m:00s
Copied /home/user/SDR-HLS/1.RTLImplementation/3.lattice/Version2/systemverilog/impl1/synwork/OneBitSDR_impl1_mult.srs to /home/user/SDR-HLS/1.RTLImplementation/3.lattice/Version2/systemverilog/impl1/OneBitSDR_impl1.srs
Copied /home/user/SDR-HLS/1.RTLImpleme2Opening object source file /home/user/SDR-HLS/1.RTLImplementation/3.lattice/Version2/systemverilog/impl1/impl1.srr
Object has no source file cross probe information
exit status=2
mpile Process on proj_1|impl1

Running: premap (Premap) on proj_1|impl1
# Wed Aug  7 16:20:25 2024
Process ID: 113418

premap completed with warnings
# Wed Aug  7 16:20:26 2024

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on proj_1|impl1

Running Flow: map (Map) on proj_1|impl1
# Wed Aug  7 16:20:27 2024
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on proj_1|impl1
# Wed Aug  7 16:20:27 2024
Process ID: 113441
Copied /home/user/SDR-HLS/1.RTLImplementation/3.lattice/Version2/systemverilog/impl1/synwork/OneBitSDR_impl1_m.srm to /home/user/SDR-HLS/1.RTLImplementation/3.lattice/Version2/systemverilog/impl1/OneBitSDR_impl1.srm

fpga_mapper completed with warnings
# Wed Aug  7 16:20:46 2024

Return Code: 1
Run Time:00h:00m:19s
Complete: Map on proj_1|impl1
Copied /home/user/SDR-HLS/1.RTLImplementation/3.lattice/Version2/systemverilog/impl1/OneBitSDR_impl1.srr to /home/user/SDR-HLS/1.RTLImplementation/3.lattice/Version2/systemverilog/impl1/OneBitSDR_impl1.srf
Complete: Logic Synthesis on proj_1|impl1
TCL script complete: "OneBitSDR_impl1_synplify.tcl"
exit status=0
exit status=0
Save changes for project:
/home/user/SDR-HLS/1.RTLImplementation/3.lattice/Version2/systemverilog/impl1/proj_1.prj
batch mode default:no
