
Cadence Innovus(TM) Implementation System.
Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v20.15-s105_1, built Tue Jul 27 14:15:35 PDT 2021
Options:	
Date:		Sat Dec  3 21:19:33 2022
Host:		lab1-23.eng.utah.edu (x86_64 w/Linux 4.18.0-372.19.1.el8_6.x86_64) (8cores*16cpus*Intel(R) Core(TM) i7-10700 CPU @ 2.90GHz 16384KB)
OS:		Red Hat Enterprise Linux release 8.6 (Ootpa)

License:
		invs	Innovus Implementation System	20.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (128 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
<CMD> set init_lef_file {/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/tech.lef /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/sclib_tsmc180.lef /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/padlib_tsmc180.lef /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1.vclef /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1_ant.lef}
<CMD> set init_mmmc_file /home/u1174481/VLSI/VSLI_Project/tsmc_template/innovus/CONF/16bitcpu.view
<CMD> set init_gnd_net VSS
<CMD> set init_verilog ../design_compiler/HDL/GATE/sixteenbitcpu_top_pads.v
<CMD> set init_pwr_net VDD
<CMD> init_design
#% Begin Load MMMC data ... (date=12/03 21:20:23, mem=826.8M)
#% End Load MMMC data ... (date=12/03 21:20:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=827.2M, current mem=827.2M)
wc bc

Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/tech.lef ...

Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/sclib_tsmc180.lef ...
Set DBUPerIGU to M2 pitch 1120.

Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/padlib_tsmc180.lef ...

Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1.vclef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1.vclef at line 12.
WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1.vclef at line 1034.

Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1_ant.lef ...
**WARN: (IMPLF-58):	MACRO 'rf2hsm1wm1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1_ant.lef at line 81.
**WARN: (IMPLF-61):	1 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-61' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[0]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[1]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[2]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[3]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[4]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[5]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[6]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[7]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'DataOut' in macro 'pad_out' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'pad' in macro 'pad_out' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'pad' in macro 'pad_out' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'DataIn' in macro 'pad_in' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'pad' in macro 'pad_in' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'pad' in macro 'pad_in' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'DataIn' in macro 'pad_bidirhe' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'DataOut' in macro 'pad_bidirhe' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'EN' in macro 'pad_bidirhe' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'pad' in macro 'pad_bidirhe' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'pad' in macro 'pad_bidirhe' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'Z' in macro 'XOR2X1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'B' in macro 'XOR2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'A' in macro 'XOR2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'Z' in macro 'TIE1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Z' in macro 'TIE0' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Z' in macro 'OR2X1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'B' in macro 'OR2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'A' in macro 'OR2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'Z' in macro 'NOR2X1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'B' in macro 'NOR2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'A' in macro 'NOR2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'A' in macro 'NAND3X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'Z' in macro 'NAND3X1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'C' in macro 'NAND3X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'B' in macro 'NAND3X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'Z' in macro 'NAND2X1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'B' in macro 'NAND2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'A' in macro 'NAND2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPLF-200):	Pin 'S' in macro 'MUX2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'B' in macro 'MUX2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'A' in macro 'MUX2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.

viaInitial starts at Sat Dec  3 21:20:23 2022
viaInitial ends at Sat Dec  3 21:20:23 2022

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from /home/u1174481/VLSI/VSLI_Project/tsmc_template/innovus/CONF/16bitcpu.view
Reading wc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ss_nldm.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ss_nldm.lib)
Read 21 cells in library 'sclib_tsmc180_ss' 
Reading wc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ss_nldm.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'pad_vdd'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ss_nldm.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'pad_gnd'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ss_nldm.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'pad_ana'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ss_nldm.lib)
Read 6 cells in library 'padlib_tsmc180_ss' 
Reading wc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1_slow_syn.lib' ...
Read 1 cells in library 'USERLIB' 
Reading bc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ff_nldm.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ff_nldm.lib)
Read 21 cells in library 'sclib_tsmc180_ff' 
Reading bc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ff_nldm.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'pad_vdd'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ff_nldm.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'pad_gnd'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ff_nldm.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'pad_ana'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ff_nldm.lib)
Read 6 cells in library 'padlib_tsmc180_ff' 
Reading bc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1_fast@-40C_syn.lib' ...
Read 1 cells in library 'USERLIB' 
*** End library_loading (cpu=0.00min, real=0.00min, mem=19.9M, fe_cpu=0.23min, fe_real=0.83min, fe_mem=800.0M) ***
#% Begin Load netlist data ... (date=12/03 21:20:23, mem=841.7M)
*** Begin netlist parsing (mem=800.0M) ***
Pin 'pad' of cell 'pad_ana' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'rf2hsm1wm1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'rf2hsm1wm1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
Created 28 new cells from 6 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../design_compiler/HDL/GATE/sixteenbitcpu_top_pads.v'
**WARN: (IMPVL-209):	In Verilog file '../design_compiler/HDL/GATE/sixteenbitcpu_top_pads.v', check line 22 near the text ) for the issue: 'width-mismatched port connection'.  Update the text accordingly.
Type 'man IMPVL-209' for more detail.
**WARN: (IMPVL-357):	Signal port (pad) is connected by a bus.  The extra upper bus bits will be ignored.
**WARN: (IMPVL-209):	In Verilog file '../design_compiler/HDL/GATE/sixteenbitcpu_top_pads.v', check line 23 near the text ) for the issue: 'width-mismatched port connection'.  Update the text accordingly.
Type 'man IMPVL-209' for more detail.
**WARN: (IMPVL-357):	Signal port (pad) is connected by a bus.  The extra upper bus bits will be ignored.
**WARN: (IMPVL-209):	In Verilog file '../design_compiler/HDL/GATE/sixteenbitcpu_top_pads.v', check line 24 near the text ) for the issue: 'width-mismatched port connection'.  Update the text accordingly.
Type 'man IMPVL-209' for more detail.
**WARN: (IMPVL-357):	Signal port (pad) is connected by a bus.  The extra upper bus bits will be ignored.
**WARN: (IMPVL-209):	In Verilog file '../design_compiler/HDL/GATE/sixteenbitcpu_top_pads.v', check line 38 near the text ) for the issue: 'width-mismatched port connection'.  Update the text accordingly.
Type 'man IMPVL-209' for more detail.
**WARN: (IMPVL-352):	Bus port (memdata) is connected by a signal (mem_in_pad).  The extra upper bus bits will be floating.
**WARN: (IMPVL-209):	In Verilog file '../design_compiler/HDL/GATE/sixteenbitcpu_top_pads.v', check line 38 near the text ) for the issue: 'width-mismatched port connection'.  Update the text accordingly.
Type 'man IMPVL-209' for more detail.
**WARN: (IMPVL-352):	Bus port (adr) is connected by a signal (addr_pad).  The extra upper bus bits will be floating.
**WARN: (IMPVL-209):	In Verilog file '../design_compiler/HDL/GATE/sixteenbitcpu_top_pads.v', check line 38 near the text ) for the issue: 'width-mismatched port connection'.  Update the text accordingly.
Type 'man IMPVL-209' for more detail.
**WARN: (IMPVL-352):	Bus port (memOut) is connected by a signal (mem_out_pad).  The extra upper bus bits will be floating.

*** Memory Usage v#1 (Current mem = 799.977M, initial mem = 290.191M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=800.0M) ***
#% End Load netlist data ... (date=12/03 21:20:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=848.2M, current mem=848.2M)
Ignoring unreferenced cell pad_bidirhe_buffered.
Warning: The top level cell is ambiguous.
Setting top level cell to be sixteenbitcpu_top_pads.
Hooked 56 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell sixteenbitcpu_top_pads ...
**WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
Type 'man IMPECO-560' for more detail.
*** Netlist is NOT unique.
** info: there are 100 modules.
** info: there are 4346 stdCell insts.
** info: there are 13 Pad insts.

*** Memory Usage v#1 (Current mem = 844.891M, initial mem = 290.191M) ***
Initializing I/O assignment ...
Adjusting Core to Left to: 0.3200. Core to Bottom to: 0.3200.
**WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Start create_tracks
Generated pitch 1.12 in METAL6 is different from 0.9 defined in technology file in preferred direction.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Pre-connect netlist-defined P/G connections...
  Updated 0 instances.
Extraction setup Started 
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File /research/ece/lnis-teaching/Designkits/tsmc180nm/pdk/captable/t018lo_1p6m_typical.captable ...
Reading Capacitance Table File /research/ece/lnis-teaching/Designkits/tsmc180nm/pdk/captable/t018lo_1p6m_typical.captable ...
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: wc
    RC-Corner Name        : wc
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/research/ece/lnis-teaching/Designkits/tsmc180nm/pdk/captable/t018lo_1p6m_typical.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: bc
    RC-Corner Name        : bc
    RC-Corner Index       : 1
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/research/ece/lnis-teaching/Designkits/tsmc180nm/pdk/captable/t018lo_1p6m_typical.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file '../design_compiler/SDC/16bitcpu_mapped.sdc' ...
Current (total cpu=0:00:14.0, real=0:00:51.0, peak res=1106.8M, current mem=1106.8M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../design_compiler/SDC/16bitcpu_mapped.sdc, Line 8).

INFO (CTE): Reading of timing constraints file ../design_compiler/SDC/16bitcpu_mapped.sdc completed, with 1 WARNING
WARNING (CTE-25): Line: 9 of File ../design_compiler/SDC/16bitcpu_mapped.sdc : Skipped unsupported command: set_max_area


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1113.6M, current mem=1113.6M)
Current (total cpu=0:00:14.1, real=0:00:51.0, peak res=1113.6M, current mem=1113.6M)
Total number of combinational cells: 17
Total number of sequential cells: 4
Total number of tristate cells: 0
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX1
Total number of usable buffers: 1
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INVX2 INVX1 INVX16 INVX32 INVX4 INVX8
Total number of usable inverters: 6
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
**WARN: (IMPSYC-2):	Timing information is not defined for cell pad_corner; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
Type 'man IMPSYC-2' for more detail.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-58             1  MACRO '%s' has been found in the databas...
WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
WARNING   IMPLF-200           40  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPLF-201           34  Pin '%s' in macro '%s' has no ANTENNADIF...
WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
WARNING   IMPSYC-2             1  Timing information is not defined for ce...
WARNING   IMPVL-209            6  In Verilog file '%s', check line %d near...
WARNING   IMPVL-159            2  Pin '%s' of cell '%s' is defined in LEF ...
WARNING   IMPVL-352            3  Bus port (%s) is connected by a signal (...
WARNING   IMPVL-357            3  Signal port (%s) is connected by a bus. ...
WARNING   IMPECO-560           1  The netlist is not unique, because the m...
WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
WARNING   TECHLIB-302          8  No function defined for cell '%s'. The c...
*** Message Summary: 103 warning(s), 0 error(s)

<CMD> zoomBox -365.26200 -413.44500 1443.86200 1206.10700
<CMD> setDrawView fplan
<CMD> setDrawView ameba
<CMD> setDrawView place
<CMD> setDrawView fplan
<CMD> setDrawView ameba
<CMD> setDrawView fplan
<CMD> setDrawView ameba
<CMD> setDrawView fplan
<CMD> setDrawView ameba
<CMD> setDrawView fplan
<CMD> zoomBox -365.26200 -225.27750 3526.81200 1656.39850
<CMD> zoomBox -365.26200 -37.11000 3526.81200 1844.56600
<CMD> zoomBox -365.26200 -789.78000 3526.81200 1091.89600
<CMD> zoomBox -523.03200 -919.05250 4055.87850 1294.68400
<CMD> zoomBox -456.55800 -575.98600 2851.70500 1023.43900
<CMD> zoomBox -441.34050 -432.75400 2370.68400 926.75750
<CMD> saveDesign 16bitcpu_importdesign.enc
#% Begin save design ... (date=12/03 21:22:42, mem=1283.6M)
% Begin Save ccopt configuration ... (date=12/03 21:22:42, mem=1286.7M)
% End Save ccopt configuration ... (date=12/03 21:22:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=1287.7M, current mem=1287.7M)
% Begin Save netlist data ... (date=12/03 21:22:42, mem=1287.7M)
Writing Binary DB to 16bitcpu_importdesign.enc.dat/sixteenbitcpu_top_pads.v.bin in single-threaded mode...
% End Save netlist data ... (date=12/03 21:22:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=1288.6M, current mem=1288.6M)
Saving symbol-table file ...
Saving congestion map file 16bitcpu_importdesign.enc.dat/sixteenbitcpu_top_pads.route.congmap.gz ...
% Begin Save AAE data ... (date=12/03 21:22:42, mem=1289.3M)
Saving AAE Data ...
% End Save AAE data ... (date=12/03 21:22:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=1289.3M, current mem=1289.3M)
Saving preference file 16bitcpu_importdesign.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=12/03 21:22:42, mem=1292.8M)
Saving floorplan file ...
% End Save floorplan data ... (date=12/03 21:22:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=1294.5M, current mem=1294.5M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=12/03 21:22:42, mem=1294.5M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=12/03 21:22:43, total cpu=0:00:00.0, real=0:00:01.0, peak res=1295.2M, current mem=1295.2M)
% Begin Save routing data ... (date=12/03 21:22:43, mem=1295.2M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1337.1M) ***
% End Save routing data ... (date=12/03 21:22:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=1295.5M, current mem=1295.5M)
Saving property file 16bitcpu_importdesign.enc.dat/sixteenbitcpu_top_pads.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1340.1M) ***
% Begin Save power constraints data ... (date=12/03 21:22:43, mem=1297.0M)
% End Save power constraints data ... (date=12/03 21:22:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=1297.0M, current mem=1297.0M)
wc bc
Generated self-contained design 16bitcpu_importdesign.enc.dat
#% End save design ... (date=12/03 21:22:43, total cpu=0:00:00.3, real=0:00:01.0, peak res=1322.4M, current mem=1299.0M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setDrawView ameba
<CMD> setDrawView ameba
<CMD> setDrawView fplan
<CMD> setDrawView ameba
<CMD> setDrawView fplan
<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site core7T -r 1 0.7 20 20 20 20
Adjusting Core to Left to: 20.4800. Core to Bottom to: 20.4800.
**WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Start create_tracks
Generated pitch 1.12 in METAL6 is different from 0.9 defined in technology file in preferred direction.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> setDrawView ameba
<CMD> setDrawView fplan
<CMD> setPreference MinFPModuleSize 1
<CMD> clearGlobalNets
Pre-connect netlist-defined P/G connections...
  Updated 0 instances.
<CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename * -hierarchicalInstance {}
<CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename * -hierarchicalInstance {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer METAL6 -stacked_via_bottom_layer METAL1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top METAL5 bottom METAL5 left METAL4 right METAL4} -width {top 4 bottom 4 left 4 right 4} -spacing {top 4 bottom 4 left 4 right 4} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1388.4M)
Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| METAL4 |        4       |       NA       |
|  VIA45 |        8       |        0       |
| METAL5 |        4       |       NA       |
+--------+----------------+----------------+
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer METAL6 -stacked_via_bottom_layer METAL1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {VDD VSS} -layer METAL4 -direction vertical -width 2 -spacing 2 -number_of_sets 2 -start_from left -start_offset 50 -stop_offset 50 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit METAL6 -padcore_ring_bottom_layer_limit METAL1 -block_ring_top_layer_limit METAL6 -block_ring_bottom_layer_limit METAL1 -use_wire_group 0 -snap_wire_center_to_grid None

Initialize fgc environment(mem: 1393.5M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1393.5M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1393.5M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1393.5M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1393.5M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
addStripe created 4 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| METAL4 |        4       |       NA       |
|  VIA45 |        8       |        0       |
+--------+----------------+----------------+
<CMD> setSrouteMode -viaConnectToShape { noshape }
<CMD> sroute -connect { blockPin corePin } -layerChangeRange { METAL1(1) METAL6(6) } -blockPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -allowJogging 1 -crossoverViaLayerRange { METAL1(1) METAL6(6) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { METAL1(1) METAL6(6) }
*** Begin SPECIAL ROUTE on Sat Dec  3 21:30:09 2022 ***
SPECIAL ROUTE ran on directory: /home/u1174481/VLSI/VSLI_Project/tsmc_template/innovus
SPECIAL ROUTE ran on machine: lab1-23.eng.utah.edu (Linux 4.18.0-372.19.1.el8_6.x86_64 x86_64 2.90Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteConnectPadPin set to false
srouteConnectStripe set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 6
srouteFollowCorePinEnd set to 3
srouteFollowPadPin set to false
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 6
srouteTopTargetLayerLimit set to 6
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2586.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 13 layers, 6 routing layers, 1 overlap layer
Read in 32 macros, 22 used
Read in 30 components
  17 core components: 17 unplaced, 0 placed, 0 fixed
  9 pad components: 0 unplaced, 9 placed, 0 fixed
  4 other components: 0 unplaced, 4 placed, 0 fixed
Read in 52 logical pins
Read in 52 nets
Read in 2 special nets, 2 routed
Read in 60 terminals
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of Block ports routed: 0
  Number of Core ports routed: 156
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 78
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2597.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 234 wires.
ViaGen created 468 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| METAL1 |       234      |       NA       |
|  VIA12 |       156      |        0       |
|  VIA23 |       156      |        0       |
|  VIA34 |       156      |        0       |
+--------+----------------+----------------+
<CMD> saveDesign DBS/16bitcpu_fplan_power.en
#% Begin save design ... (date=12/03 21:30:50, mem=1345.0M)
% Begin Save ccopt configuration ... (date=12/03 21:30:50, mem=1345.0M)
% End Save ccopt configuration ... (date=12/03 21:30:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=1345.2M, current mem=1345.2M)
% Begin Save netlist data ... (date=12/03 21:30:50, mem=1345.2M)
Writing Binary DB to DBS/16bitcpu_fplan_power.en.dat/sixteenbitcpu_top_pads.v.bin in single-threaded mode...
% End Save netlist data ... (date=12/03 21:30:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=1345.3M, current mem=1345.3M)
Saving symbol-table file ...
Saving congestion map file DBS/16bitcpu_fplan_power.en.dat/sixteenbitcpu_top_pads.route.congmap.gz ...
% Begin Save AAE data ... (date=12/03 21:30:50, mem=1345.3M)
Saving AAE Data ...
% End Save AAE data ... (date=12/03 21:30:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=1345.3M, current mem=1345.3M)
Saving preference file DBS/16bitcpu_fplan_power.en.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=12/03 21:30:51, mem=1345.6M)
Saving floorplan file ...
% End Save floorplan data ... (date=12/03 21:30:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=1345.7M, current mem=1345.7M)
Saving PG file DBS/16bitcpu_fplan_power.en.dat/sixteenbitcpu_top_pads.pg.gz, version#2, (Created by Innovus v20.15-s105_1 on Sat Dec  3 21:30:51 2022)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1393.5M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=12/03 21:30:51, mem=1345.9M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=12/03 21:30:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=1345.9M, current mem=1345.9M)
% Begin Save routing data ... (date=12/03 21:30:51, mem=1345.9M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1393.5M) ***
% End Save routing data ... (date=12/03 21:30:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=1345.9M, current mem=1345.9M)
Saving property file DBS/16bitcpu_fplan_power.en.dat/sixteenbitcpu_top_pads.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1396.5M) ***
% Begin Save power constraints data ... (date=12/03 21:30:51, mem=1345.9M)
% End Save power constraints data ... (date=12/03 21:30:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=1345.9M, current mem=1345.9M)
wc bc
Generated self-contained design 16bitcpu_fplan_power.en.dat
#% End save design ... (date=12/03 21:30:52, total cpu=0:00:00.3, real=0:00:02.0, peak res=1376.2M, current mem=1347.0M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
<CMD> setNanoRouteMode -quiet -timingEngine {}
<CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {BUFX1 INVX8 INVX4 INVX32 INVX2 INVX16 INVX1} -maxAllowedDelay 1
<CMD> setPlaceMode -reset
<CMD> setPlaceMode -congEffort auto -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 1 -moduleAwareSpare 0 -preserveRouting 1 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
<CMD> setPlaceMode -fp false
<CMD> place_design
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
AAE DB initialization (MEM=1448.2 CPU=0:00:00.0 REAL=0:00:00.0) 

*summary: 61 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.4) ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.4150751 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: sixteenbitcpu_top_pads
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1467.28)
Total number of fetched objects 4316
End delay calculation. (MEM=1497.88 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1497.88 CPU=0:00:00.3 REAL=0:00:00.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
**INFO: Pre-place timing setting for timing analysis already disabled
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#7 (mem=1480.4M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.0 mem=1488.4M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.0 mem=1488.4M) ***
No user-set net weight.
Net fanout histogram:
2		: 3243 (75.5%) nets
3		: 391 (9.1%) nets
4     -	14	: 541 (12.6%) nets
15    -	39	: 115 (2.7%) nets
40    -	79	: 5 (0.1%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 1 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
#std cell=4306 (0 fixed + 4306 movable) #buf cell=0 #inv cell=236 #block=0 (0 floating + 0 preplaced)
#ioInst=13 #net=4296 #term=13194 #term/net=3.07, #fixedIo=13, #floatIo=0, #fixedPin=7, #floatPin=0
stdCell: 4306 single + 0 double + 0 multi
Total standard cell length = 16.5682 (mm), area = 0.0649 (mm^2)
Estimated cell power/ground rail width = 0.551 um
Average module density = 0.696.
Density for the design = 0.696.
       = stdcell_area 29586 sites (64947 um^2) / alloc_area 42504 sites (93305 um^2).
Pin Density = 0.3104.
            = total # of pins 13194 / total area 42504.
Identified 5 spare or floating instances, with no clusters.
=== lastAutoLevel = 8 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 5.122e+03 (2.43e+03 2.69e+03)
              Est.  stn bbox = 6.635e+03 (3.08e+03 3.55e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1477.9M
Iteration  2: Total net bbox = 5.122e+03 (2.43e+03 2.69e+03)
              Est.  stn bbox = 6.635e+03 (3.08e+03 3.55e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1477.9M
Iteration  3: Total net bbox = 3.694e+03 (1.79e+03 1.91e+03)
              Est.  stn bbox = 5.451e+03 (2.57e+03 2.88e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1487.6M
Active setup views:
    wc
Iteration  4: Total net bbox = 7.288e+04 (2.29e+04 5.00e+04)
              Est.  stn bbox = 8.679e+04 (2.69e+04 5.98e+04)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 1487.6M
Iteration  5: Total net bbox = 8.311e+04 (3.33e+04 4.99e+04)
              Est.  stn bbox = 1.031e+05 (4.15e+04 6.16e+04)
              cpu = 0:00:00.4 real = 0:00:01.0 mem = 1487.6M
Iteration  6: Total net bbox = 8.661e+04 (3.57e+04 5.10e+04)
              Est.  stn bbox = 1.095e+05 (4.53e+04 6.42e+04)
              cpu = 0:00:00.9 real = 0:00:01.0 mem = 1487.9M
Iteration  7: Total net bbox = 8.945e+04 (3.82e+04 5.12e+04)
              Est.  stn bbox = 1.124e+05 (4.79e+04 6.45e+04)
              cpu = 0:00:00.1 real = 0:00:01.0 mem = 1487.9M
Iteration  8: Total net bbox = 8.945e+04 (3.82e+04 5.12e+04)
              Est.  stn bbox = 1.124e+05 (4.79e+04 6.45e+04)
              cpu = 0:00:00.5 real = 0:00:00.0 mem = 1487.9M
Iteration  9: Total net bbox = 9.211e+04 (3.96e+04 5.25e+04)
              Est.  stn bbox = 1.157e+05 (4.96e+04 6.62e+04)
              cpu = 0:00:00.9 real = 0:00:02.0 mem = 1488.5M
Iteration 10: Total net bbox = 9.211e+04 (3.96e+04 5.25e+04)
              Est.  stn bbox = 1.157e+05 (4.96e+04 6.62e+04)
              cpu = 0:00:00.5 real = 0:00:00.0 mem = 1488.5M
Iteration 11: Total net bbox = 1.001e+05 (4.39e+04 5.62e+04)
              Est.  stn bbox = 1.235e+05 (5.38e+04 6.98e+04)
              cpu = 0:00:02.9 real = 0:00:03.0 mem = 1488.5M
Iteration 12: Total net bbox = 1.001e+05 (4.39e+04 5.62e+04)
              Est.  stn bbox = 1.235e+05 (5.38e+04 6.98e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1488.5M
*** cost = 1.001e+05 (4.39e+04 5.62e+04) (cpu for global=0:00:06.9) real=0:00:09.0***
Info: 1 clock gating cells identified, 0 (on average) moved 0/5
Solver runtime cpu: 0:00:05.4 real: 0:00:05.5
Core Placement runtime cpu: 0:00:05.7 real: 0:00:07.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:01:22 mem=1488.5M) ***
Total net bbox length = 1.001e+05 (4.385e+04 5.623e+04) (ext = 4.753e+02)
Move report: Detail placement moves 4306 insts, mean move: 2.37 um, max move: 18.59 um 
	Max move on inst (cpu/datapath/dataToStore/U36): (417.40, 458.40) --> (423.36, 445.76)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1496.5MB
Summary Report:
Instances move: 4306 (out of 4306 movable)
Instances flipped: 0
Mean displacement: 2.37 um
Max displacement: 18.59 um (Instance: cpu/datapath/dataToStore/U36) (417.403, 458.398) -> (423.36, 445.76)
	Length: 5 sites, height: 1 rows, site name: core7T, cell type: NAND2X1
Total net bbox length = 9.633e+04 (3.983e+04 5.650e+04) (ext = 4.760e+02)
Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1496.5MB
*** Finished refinePlace (0:01:22 mem=1496.5M) ***
*** End of Placement (cpu=0:00:07.5, real=0:00:11.0, mem=1492.5M) ***
default core: bins with density > 0.750 = 12.50 % ( 8 / 64 )
Density distribution unevenness ratio = 3.196%
*** Free Virtual Timing Model ...(mem=1492.5M)
Starting IO pin assignment...
The design is not routed. Using placement based method for pin assignment.
Completed IO pin assignment.
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.4150751 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: sixteenbitcpu_top_pads
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1484.74)
Total number of fetched objects 4316
End delay calculation. (MEM=1543.95 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1543.95 CPU=0:00:00.3 REAL=0:00:00.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] METAL1 has no routable track
[NR-eGR] METAL2 has single uniform track structure
[NR-eGR] METAL3 has single uniform track structure
[NR-eGR] METAL4 has single uniform track structure
[NR-eGR] METAL5 has single uniform track structure
[NR-eGR] METAL6 has single uniform track structure
[NR-eGR] Read 824 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 14393
[NR-eGR] #PG Blockages       : 824
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=4296  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 4289 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 4289 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.03% V. EstWL: 1.128529e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  METAL1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL2  (2)        59( 0.42%)         1( 0.01%)   ( 0.42%) 
[NR-eGR]  METAL3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL4  (4)         2( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  METAL5  (5)         2( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  METAL6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total               63( 0.08%)         1( 0.00%)   ( 0.08%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.01% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.01% V
Early Global Route congestion estimation runtime: 0.30 seconds, mem = 1542.4M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1542.44 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1542.44 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1542.44 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1542.44 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1542.44 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1542.44 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 13173
[NR-eGR] METAL2  (2V) length: 3.433294e+04um, number of vias: 17165
[NR-eGR] METAL3  (3H) length: 4.485712e+04um, number of vias: 3076
[NR-eGR] METAL4  (4V) length: 3.149566e+04um, number of vias: 450
[NR-eGR] METAL5  (5H) length: 5.707240e+03um, number of vias: 108
[NR-eGR] METAL6  (6V) length: 3.553240e+03um, number of vias: 0
[NR-eGR] Total length: 1.199462e+05um, number of vias: 33972
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 3.616720e+03um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.11 seconds, mem = 1488.4M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.1, real=0:00:01.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 9, real = 0: 0:13, mem = 1485.4M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
*** Message Summary: 4 warning(s), 0 error(s)

<CMD> setDrawView fplan
<CMD> setDrawView ameba
<CMD> setDrawView place
<CMD> setDrawView ameba
<CMD> setDrawView place
<CMD> setDrawView place
<CMD> setDrawView place
<CMD> setDrawView ameba
<CMD> setDrawView fplan
<CMD> setDrawView ameba
<CMD> setDrawView place
<CMD> setDrawView ameba
<CMD> selectInst pad_in0
<CMD> zoomBox -129.55700 340.11000 687.04050 734.90500
<CMD> setDrawView place
<CMD> deselectAll
<CMD> selectInst pad_in1
<CMD> deselectAll
<CMD> selectInst pad_in0
<CMD> deselectAll
<CMD> selectInst pad_in1
<CMD> zoomBox 93.70850 445.75100 519.97850 651.83700
<CMD> zoomBox 172.44400 478.54050 480.42400 627.43750
<CMD> zoomBox 203.22350 490.59650 465.00650 617.15900
<CMD> zoomBox 251.62400 509.55500 440.76250 600.99650
<CMD> zoomBox 123.21400 451.96300 485.54450 627.13650
<CMD> zoomBox -47.94650 374.37300 542.04900 659.61450
<CMD> zoomBox -356.10750 233.26500 604.60300 697.73350
<CMD> deselectAll
<CMD> selectInst pad_in2
<CMD> zoomBox 62.51350 396.18450 564.01100 638.64050
<CMD> zoomBox 225.07450 462.27950 533.05750 611.17800
<CMD> deselectAll
<CMD> selectInst pad_in1
<CMD> zoomBox 293.59100 519.00550 454.36050 596.73150
<CMD> zoomBox 314.67650 536.46950 430.83300 592.62700
<CMD> zoomBox 347.02700 552.83500 407.66250 582.15000
<CMD> zoomBox 366.31550 563.46300 393.22050 576.47050
<CMD> zoomBox 367.76200 565.02550 390.63100 576.08200
<CMD> zoomBox 368.99100 566.35400 388.43000 575.75200
<CMD> zoomBox 371.67900 569.25700 383.61750 575.02900
<CMD> zoomBox 369.52750 565.09150 392.40000 576.14950
<CMD> zoomBox 366.70950 559.62100 403.95450 577.62750
<CMD> zoomBox 363.28650 546.16100 434.63600 580.65600
<CMD> zoomBox 362.50400 528.12250 478.68600 584.29250
<CMD> zoomBox 362.85900 540.82950 446.80050 581.41200
<CMD> zoomBox 349.62650 553.31250 420.97600 587.80750
<CMD> zoomBox 343.05650 566.31850 380.30250 584.32550
<CMD> pan -34.81050 205.53850
<CMD> fit
<CMD> zoomBox -628.72150 -40.44400 1211.68150 849.32400
<CMD> zoomBox -312.87950 153.95200 1016.81250 796.80950
<CMD> deselectAll
<CMD> selectInst pad_in2
<CMD> deselectAll
<CMD> selectInst pad_in2
<CMD> zoomBox 143.97850 392.59950 733.97000 677.83900
<CMD> zoomBox 347.85000 482.73300 609.63300 609.29550
<CMD> zoomBox -63.50050 254.48450 897.20500 718.95050
<CMD> zoomBox -403.82250 57.21950 1160.52550 813.52500
<CMD> deselectAll
<CMD> selectInst pad_out0/pad_out0
<CMD> zoomBox -45.83750 334.30150 648.27200 669.87800
<CMD> zoomBox 107.34100 448.96550 415.32200 597.86300
<CMD> zoomBox -36.61750 324.51100 657.49550 660.08950
<CMD> zoomBox -130.34800 250.40350 830.36350 714.87250
<CMD> deselectAll
<CMD> selectInst pad_in4
<CMD> zoomBox -177.75300 224.50900 952.49550 770.94300
<CMD> zoomBox -233.52400 194.04450 1096.18050 836.90850
<CMD> zoomBox -299.13700 158.06350 1265.22150 914.37400
<CMD> zoomBox -229.00900 180.07550 1100.69600 822.93950
<CMD> zoomBox -37.63800 234.69750 656.47750 570.27700
<CMD> zoomBox -67.69000 213.77900 748.91650 608.57850
<CMD> deselectAll
<CMD> selectInst pad_in3
<CMD> zoomBox 36.75500 222.69150 730.87050 558.27100
<CMD> zoomBox 125.53350 230.39250 715.53150 515.63500
<CMD> zoomBox 431.34000 324.36850 653.85900 431.94850
<CMD> zoomBox 458.54800 336.08950 647.69050 427.53300
<CMD> zoomBox 481.13600 347.57100 641.90700 425.29800
<CMD> pan 103.27150 -72.59650
<CMD> zoomBox 520.56400 351.76500 657.21950 417.83300
<CMD> fit
<CMD> deselectAll
<CMD> selectInst pad_out1/pad_out0
<CMD> deselectAll
<CMD> selectInst pad_vdd0
<CMD> deselectAll
<CMD> selectInst pad_gnd0
<CMD> zoomBox -196.48450 40.11600 933.75300 586.54450
<CMD> zoomBox 7.20300 77.27000 823.79950 472.06450
<CMD> deselectAll
<CMD> selectInst pad_gnd0
<CMD> deselectAll
<CMD> selectInst pad_vdd0
<CMD> zoomBox -67.40600 56.21300 893.29600 520.67750
<CMD> zoomBox -161.29850 38.16850 968.93950 584.59750
<CMD> zoomBox -271.76000 17.05950 1057.93250 659.91750
<CMD> zoomBox -121.12000 40.08750 1009.11850 586.51650
<CMD> zoomBox 6.34600 56.19500 967.04850 520.65950
<CMD> zoomBox 106.43150 14.42750 923.02850 409.22250
<CMD> pan 674.11850 336.47550
<CMD> zoomBox 402.35850 64.71550 828.62750 270.80100
<CMD> zoomBox 342.23750 44.50650 932.22950 329.74600
<CMD> fit
<CMD> deselectAll
<CMD> selectInst pad_out0/pad_out0
<CMD> deselectAll
<CMD> selectInst pad_out1/pad_out0
<CMD> deselectAll
<CMD> selectInst pad_out1/pad_out0
<CMD> zoomBox -490.27600 -5.58350 1074.06650 750.71900
<CMD> deselectAll
<CMD> selectInst pad_out0/pad_out0
<CMD> zoomBox -167.43700 255.65500 649.16000 650.45000
<CMD> zoomBox -95.18050 302.35300 598.92700 637.92850
<CMD> zoomBox 61.84050 404.37300 488.10950 610.45850
<CMD> zoomBox 99.13550 428.67250 461.46450 603.84550
<CMD> zoomBox 176.72200 494.41100 365.86050 585.85250
<CMD> zoomBox 192.61350 512.49500 329.26700 578.56200
<CMD> zoomBox 204.08300 525.55050 302.81550 573.28400
<CMD> zoomBox 218.49550 541.82900 270.03450 566.74600
<CMD> deselectAll
<CMD> zoomBox 196.59650 519.63850 312.75550 575.79700
<CMD> selectInst pad_out0/pad_out0
<CMD> zoomBox 166.95750 485.17800 389.48300 592.76100
<CMD> zoomBox 177.63550 492.14300 366.78200 583.58850
<CMD> zoomBox 194.42650 503.09500 331.08500 569.16450
<CMD> zoomBox 200.98350 507.37200 317.14450 563.53150
<CMD> zoomBox 194.63550 503.02100 331.29550 569.09100
<CMD> zoomBox 155.95750 476.45850 417.75600 603.02850
<CMD> zoomBox 82.00700 423.69850 583.53100 666.16700
<CMD> zoomBox -16.73700 356.00400 799.91400 750.82500
<CMD> zoomBox -112.55250 287.62400 1017.76100 834.08950
<CMD> zoomBox -245.16850 192.86150 1319.27950 949.21500
<CMD> fit
<CMD> setDrawView ameba
<CMD> setDrawView fplan
<CMD> setDrawView ameba
<CMD> checkPlace RPT/16bitcpu.checkPlace.rpt
Begin checking placement ... (start mem=1496.0M, init mem=1496.0M)
IO instance overlap:4
*info: Placed = 4306          
*info: Unplaced = 0           
Placement Density:69.61%(64947/93305)
Placement Density (including fixed std cells):69.61%(64947/93305)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1496.0M)
<CMD> setDrawView place
<CMD> fit
<CMD> setDesignMode -process 180
##  Process: 180           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 180nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	For postRoute effortLevel low extraction, the coupling_c_th value will be used only when the -capFilterMode parameter of the setExtractRCMode command is set to relAndCoup or relOrCoup. Default value of -capFilterMode parameter in postRoute extraction effortLevel low is relOnly.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 1 -prefix sixteenbitcpu_top_pads_preCTS -outDir RPT
AAE DB initialization (MEM=1467.43 CPU=0:00:00.0 REAL=0:00:00.0) 
*** timeDesign #1 [begin] : totSession cpu/real = 0:01:57.0/0:17:01.9 (0.1), mem = 1467.4M
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1457.4M)
Extraction called for design 'sixteenbitcpu_top_pads' of instances=4319 and nets=4408 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design sixteenbitcpu_top_pads.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1457.430M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: sixteenbitcpu_top_pads
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1473.77)
Total number of fetched objects 4316
End delay calculation. (MEM=1566.12 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1566.12 CPU=0:00:00.4 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:01:58 mem=1558.1M)
**WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
**WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
**WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
**WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
**WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
**WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
**WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
**WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.255  |  1.255  | 16.847  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   333   |   333   |   318   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |    52 (1166)     |   -3.195   |    52 (1166)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.608%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------------
Reported timing to dir RPT
Total CPU time: 0.78 sec
Total Real time: 2.0 sec
Total Memory Usage: 1532.378906 Mbytes
*** timeDesign #1 [finish] : cpu/real = 0:00:00.8/0:00:01.5 (0.5), totSession cpu/real = 0:01:57.7/0:17:03.4 (0.1), mem = 1532.4M
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -preCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1427.5M, totSessionCpu=0:02:04 **
Executing: place_opt_design -opt
**INFO: User settings:
setDesignMode -process                              180
setExtractRCMode -coupling_c_th                     3
setExtractRCMode -engine                            preRoute
setExtractRCMode -relative_c_th                     0.03
setExtractRCMode -total_c_th                        5
setUsefulSkewMode -maxAllowedDelay                  1
setUsefulSkewMode -maxSkew                          false
setUsefulSkewMode -noBoundary                       false
setUsefulSkewMode -useCells                         {BUFX1 INVX1 INVX16 INVX2 INVX32 INVX4 INVX8}
setDelayCalMode -enable_high_fanout                 true
setDelayCalMode -eng_copyNetPropToNewNet            true
setDelayCalMode -engine                             aae
setDelayCalMode -ignoreNetLoad                      false
setDelayCalMode -socv_accuracy_mode                 low
setOptMode -fixCap                                  true
setOptMode -fixFanoutLoad                           false
setOptMode -fixTran                                 true
setPlaceMode -place_design_floorplan_mode           false
setPlaceMode -place_detail_check_route              false
setPlaceMode -place_detail_preserve_routing         true
setPlaceMode -place_detail_remove_affected_routing  false
setPlaceMode -place_detail_swap_eeq_cells           false
setPlaceMode -place_global_clock_gate_aware         true
setPlaceMode -place_global_cong_effort              auto
setPlaceMode -place_global_ignore_scan              true
setPlaceMode -place_global_ignore_spare             false
setPlaceMode -place_global_module_aware_spare       false
setPlaceMode -place_global_place_io_pins            true
setPlaceMode -place_global_reorder_scan             true
setPlaceMode -powerDriven                           false
setPlaceMode -timingDriven                          true
setAnalysisMode -analysisType                       bcwc
setAnalysisMode -checkType                          setup
setAnalysisMode -clkSrcPath                         true
setAnalysisMode -clockPropagation                   forcedIdeal
setAnalysisMode -virtualIPO                         false
setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
setRouteMode -earlyGlobalRoutePartitionPinGuide     true

*** place_opt_design #1 [begin] : totSession cpu/real = 0:02:03.8/0:18:11.1 (0.1), mem = 1532.6M
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
*** GlobalPlace #1 [begin] : totSession cpu/real = 0:02:03.8/0:18:11.2 (0.1), mem = 1532.6M
*** GlobalPlace #1 [finish] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:03.8/0:18:11.2 (0.1), mem = 1532.6M
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1428.8M, totSessionCpu=0:02:04 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
**WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
Type 'man IMPECO-560' for more detail.
*** InitOpt #1 [begin] : totSession cpu/real = 0:02:03.8/0:18:11.2 (0.1), mem = 1532.6M
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1434.6M, totSessionCpu=0:02:04 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1554.60 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] METAL1 has no routable track
[NR-eGR] METAL2 has single uniform track structure
[NR-eGR] METAL3 has single uniform track structure
[NR-eGR] METAL4 has single uniform track structure
[NR-eGR] METAL5 has single uniform track structure
[NR-eGR] METAL6 has single uniform track structure
[NR-eGR] Read 824 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 14393
[NR-eGR] #PG Blockages       : 824
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=4296  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 4289 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 4289 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.03% V. EstWL: 1.134448e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  METAL1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL2  (2)        59( 0.42%)         1( 0.01%)   ( 0.42%) 
[NR-eGR]  METAL3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL4  (4)         1( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  METAL5  (5)         1( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  METAL6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total               61( 0.08%)         1( 0.00%)   ( 0.08%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.01% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.01% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1564.04 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1564.04 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1564.04 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1564.04 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1564.04 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1564.04 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 13173
[NR-eGR] METAL2  (2V) length: 3.448936e+04um, number of vias: 17185
[NR-eGR] METAL3  (3H) length: 4.528972e+04um, number of vias: 3080
[NR-eGR] METAL4  (4V) length: 3.179940e+04um, number of vias: 440
[NR-eGR] METAL5  (5H) length: 5.495280e+03um, number of vias: 105
[NR-eGR] METAL6  (6V) length: 3.542085e+03um, number of vias: 0
[NR-eGR] Total length: 1.206158e+05um, number of vias: 33983
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 3.740480e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.13 sec, Real: 0.46 sec, Curr Mem: 1540.52 MB )
Extraction called for design 'sixteenbitcpu_top_pads' of instances=4319 and nets=4408 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design sixteenbitcpu_top_pads.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1538.520M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: sixteenbitcpu_top_pads
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1544.56)
Total number of fetched objects 4316
End delay calculation. (MEM=1573.52 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1573.52 CPU=0:00:00.4 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:02:05 mem=1573.5M)
**WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
**WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  1.220  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   333   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |    52 (1164)     |   -3.064   |    52 (1164)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.608%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1441.3M, totSessionCpu=0:02:05 **
*** InitOpt #1 [finish] : cpu/real = 0:00:00.9/0:00:01.5 (0.6), totSession cpu/real = 0:02:04.7/0:18:12.7 (0.1), mem = 1545.8M
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1545.8M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1545.8M) ***
The useful skew maximum allowed delay set by user is: 1
*** SimplifyNetlist #1 [begin] : totSession cpu/real = 0:02:04.8/0:18:12.9 (0.1), mem = 1545.8M
Info: 8 multi-instantiated hierarchical instance nets excluded from IPO operation.
Info: 0 don't touch net , 15 undriven nets excluded from IPO operation.
Info: 7 io nets excluded
**WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
Type 'man IMPECO-560' for more detail.
**WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
Type 'man IMPOPT-3115' for more detail.
*Info: 2 ununiquified hinsts
Info: 2 clock nets excluded from IPO operation.

Footprint cell information for calculating maxBufDist
*info: There are 1 candidate Buffer cell
*info: There are 6 candidate Inverter cell


Netlist preparation processing... 
Removed 107 instances
**WARN: (IMPOPT-7098):	WARNING: addr[15] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: addr[14] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: addr[13] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: addr[12] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: addr[11] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: addr[10] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: addr[9] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: addr[8] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: addr[7] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: addr[6] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: addr[5] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: addr[4] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: addr[3] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: addr[2] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: addr[1] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: mem_out[15] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: mem_out[14] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: mem_out[13] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: mem_out[12] is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: mem_out[11] is an undriven net with 1 fanouts.
**WARN: (EMS-27):	Message (IMPOPT-7098) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #1 [finish] : cpu/real = 0:00:00.8/0:00:00.9 (0.8), totSession cpu/real = 0:02:05.6/0:18:13.8 (0.1), mem = 1615.9M
**WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
**WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
**WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
**WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] : totSession cpu/real = 0:02:05.6/0:18:13.9 (0.1), mem = 1615.9M
Info: 8 multi-instantiated hierarchical instance nets excluded from IPO operation.
Info: 0 don't touch net , 15 undriven nets excluded from IPO operation.
Info: 7 io nets excluded
**WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
Type 'man IMPECO-560' for more detail.
**WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
Type 'man IMPOPT-3115' for more detail.
*Info: 2 ununiquified hinsts
Info: 2 clock nets excluded from IPO operation.
*** DrvOpt #1 [finish] : cpu/real = 0:00:00.2/0:00:00.3 (0.7), totSession cpu/real = 0:02:05.8/0:18:14.2 (0.1), mem = 1613.9M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Begin: Processing multi-driver nets
*** DrvOpt #2 [begin] : totSession cpu/real = 0:02:05.8/0:18:14.2 (0.1), mem = 1613.9M
Info: 8 multi-instantiated hierarchical instance nets excluded from IPO operation.
Info: 0 don't touch net , 15 undriven nets excluded from IPO operation.
Info: 7 io nets excluded
**WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
Type 'man IMPECO-560' for more detail.
**WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
Type 'man IMPOPT-3115' for more detail.
*Info: 2 ununiquified hinsts
Info: 2 clock nets excluded from IPO operation.
*** Starting multi-driver net buffering ***
*summary: 2 non-ignored multi-driver nets.
*       : 2 unbuffered.
*       : 0 bufferable.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=1633.0M) ***
*** DrvOpt #2 [finish] : cpu/real = 0:00:00.2/0:00:00.2 (0.8), totSession cpu/real = 0:02:06.0/0:18:14.4 (0.1), mem = 1613.9M
End: Processing multi-driver nets
*** DrvOpt #3 [begin] : totSession cpu/real = 0:02:06.0/0:18:14.4 (0.1), mem = 1613.9M
Info: 8 multi-instantiated hierarchical instance nets excluded from IPO operation.
Info: 0 don't touch net , 15 undriven nets excluded from IPO operation.
Info: 7 io nets excluded
**WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
Type 'man IMPECO-560' for more detail.
**WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
Type 'man IMPOPT-3115' for more detail.
*Info: 2 ununiquified hinsts
Info: 2 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    67|  1394|    -3.39|     0|     0|     0.00|     0|     0|     0|     0|     1.22|     0.00|       0|       0|       0| 68.24%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     3.76|     0.00|      31|      77|       0| 69.20%| 0:00:01.0|  1688.7M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     3.76|     0.00|       0|       0|       0| 69.20%| 0:00:00.0|  1688.7M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.5 real=0:00:01.0 mem=1688.7M) ***

*** DrvOpt #3 [finish] : cpu/real = 0:00:00.7/0:00:00.8 (0.8), totSession cpu/real = 0:02:06.7/0:18:15.2 (0.1), mem = 1627.6M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:03, real = 0:00:04, mem = 1509.1M, totSessionCpu=0:02:07 **

Active setup views:
 wc
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 8 multi-instantiated hierarchical instance nets excluded from IPO operation.
Info: 0 don't touch net , 15 undriven nets excluded from IPO operation.
Info: 7 io nets excluded
**WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
Type 'man IMPECO-560' for more detail.
**WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
Type 'man IMPOPT-3115' for more detail.
*Info: 2 ununiquified hinsts
Info: 2 clock nets excluded from IPO operation.
*** GlobalOpt #1 [begin] : totSession cpu/real = 0:02:06.7/0:18:15.3 (0.1), mem = 1627.6M
*info: 7 io nets excluded
*info: 2 clock nets excluded
*info: 2 multi-driver nets excluded.
*info: 185 no-driver nets excluded.
**WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
Type 'man IMPECO-560' for more detail.
**WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
Type 'man IMPOPT-3213' for more detail.
**WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
Type 'man IMPECO-560' for more detail.
**WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
Type 'man IMPOPT-3115' for more detail.
*Info: 2 ununiquified hinsts
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+----------+---------+----------------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|               End Point                |
+--------+--------+---------+------------+--------+----------+---------+----------------------------------------+
|   0.000|   0.000|   69.20%|   0:00:00.0| 1650.7M|        wc|       NA| NA                                     |
+--------+--------+---------+------------+--------+----------+---------+----------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:01.0 mem=1650.7M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:01.0 mem=1650.7M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #1 [finish] : cpu/real = 0:00:00.2/0:00:00.6 (0.4), totSession cpu/real = 0:02:06.9/0:18:15.9 (0.1), mem = 1629.6M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 8 multi-instantiated hierarchical instance nets excluded from IPO operation.
Info: 0 don't touch net , 15 undriven nets excluded from IPO operation.
Info: 7 io nets excluded
**WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
Type 'man IMPECO-560' for more detail.
**WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
Type 'man IMPOPT-3115' for more detail.
*Info: 2 ununiquified hinsts
Info: 2 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] : totSession cpu/real = 0:02:07.0/0:18:16.0 (0.1), mem = 1648.7M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 69.20
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   69.20%|        -|   0.000|   0.000|   0:00:00.0| 1650.7M|
|   69.20%|        0|   0.000|   0.000|   0:00:00.0| 1651.7M|
|   69.07%|       13|   0.000|   0.000|   0:00:00.0| 1694.4M|
|   69.03%|       17|   0.000|   0.000|   0:00:00.0| 1694.4M|
|   69.03%|        0|   0.000|   0.000|   0:00:00.0| 1694.4M|
|   69.03%|        0|   0.000|   0.000|   0:00:00.0| 1694.4M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 69.03
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:00.5) (real = 0:00:00.0) **
*** AreaOpt #1 [finish] : cpu/real = 0:00:00.5/0:00:00.7 (0.8), totSession cpu/real = 0:02:07.5/0:18:16.7 (0.1), mem = 1694.4M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=1633.27M, totSessionCpu=0:02:07).
*** IncrReplace #1 [begin] : totSession cpu/real = 0:02:07.5/0:18:16.7 (0.1), mem = 1633.3M

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  wc
[NR-eGR] Track table information for default rule: 
[NR-eGR] METAL1 has no routable track
[NR-eGR] METAL2 has single uniform track structure
[NR-eGR] METAL3 has single uniform track structure
[NR-eGR] METAL4 has single uniform track structure
[NR-eGR] METAL5 has single uniform track structure
[NR-eGR] METAL6 has single uniform track structure
[NR-eGR] Read 824 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 14384
[NR-eGR] #PG Blockages       : 824
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=4318  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 4311 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 4311 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.02% H + 0.03% V. EstWL: 1.120140e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  METAL1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL2  (2)        72( 0.51%)         2( 0.01%)   ( 0.52%) 
[NR-eGR]  METAL3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL4  (4)         2( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  METAL5  (5)         2( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  METAL6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total               76( 0.10%)         2( 0.00%)   ( 0.10%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.01% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.01% V
Early Global Route congestion estimation runtime: 0.34 seconds, mem = 1637.2M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:00.2, real=0:00:00.0)***
Iteration  6: Total net bbox = 8.682e+04 (3.65e+04 5.03e+04)
              Est.  stn bbox = 1.055e+05 (4.49e+04 6.05e+04)
              cpu = 0:00:00.5 real = 0:00:01.0 mem = 1641.9M
Iteration  7: Total net bbox = 8.970e+04 (3.79e+04 5.18e+04)
              Est.  stn bbox = 1.088e+05 (4.66e+04 6.22e+04)
              cpu = 0:00:00.8 real = 0:00:00.0 mem = 1636.9M
Iteration  8: Total net bbox = 9.273e+04 (3.95e+04 5.32e+04)
              Est.  stn bbox = 1.118e+05 (4.82e+04 6.36e+04)
              cpu = 0:00:01.1 real = 0:00:01.0 mem = 1633.9M
Iteration  9: Total net bbox = 9.831e+04 (4.26e+04 5.57e+04)
              Est.  stn bbox = 1.171e+05 (5.12e+04 6.59e+04)
              cpu = 0:00:02.4 real = 0:00:02.0 mem = 1633.9M
Iteration 10: Total net bbox = 9.826e+04 (4.30e+04 5.53e+04)
              Est.  stn bbox = 1.169e+05 (5.15e+04 6.54e+04)
              cpu = 0:00:01.0 real = 0:00:01.0 mem = 1633.9M
Move report: Timing Driven Placement moves 4293 insts, mean move: 13.99 um, max move: 161.98 um 
	Max move on inst (cpu/datapath/shifterUnit/FE_OFC73_src1_14): (439.04, 445.76) --> (469.51, 314.25)

Finished Incremental Placement (cpu=0:00:06.1, real=0:00:06.0, mem=1633.9M)
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:02:14 mem=1633.9M) ***
Total net bbox length = 9.995e+04 (4.453e+04 5.542e+04) (ext = 4.719e+02)
Move report: Detail placement moves 4293 insts, mean move: 1.76 um, max move: 16.31 um 
	Max move on inst (cpu/datapath/regFile/U1391): (354.41, 326.07) --> (339.92, 324.24)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1633.9MB
Summary Report:
Instances move: 4293 (out of 4293 movable)
Instances flipped: 0
Mean displacement: 1.76 um
Max displacement: 16.31 um (Instance: cpu/datapath/regFile/U1391) (354.408, 326.065) -> (339.92, 324.24)
	Length: 6 sites, height: 1 rows, site name: core7T, cell type: AND2X1
Total net bbox length = 9.611e+04 (4.035e+04 5.575e+04) (ext = 4.886e+02)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1633.9MB
*** Finished refinePlace (0:02:14 mem=1633.9M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] METAL1 has no routable track
[NR-eGR] METAL2 has single uniform track structure
[NR-eGR] METAL3 has single uniform track structure
[NR-eGR] METAL4 has single uniform track structure
[NR-eGR] METAL5 has single uniform track structure
[NR-eGR] METAL6 has single uniform track structure
[NR-eGR] Read 824 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 14384
[NR-eGR] #PG Blockages       : 824
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=4318  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 4311 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 4311 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.00% V. EstWL: 1.100226e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  METAL1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL2  (2)        49( 0.34%)         0( 0.00%)   ( 0.34%) 
[NR-eGR]  METAL3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL4  (4)         1( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  METAL5  (5)         2( 0.01%)         1( 0.01%)   ( 0.02%) 
[NR-eGR]  METAL6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total               52( 0.07%)         1( 0.00%)   ( 0.07%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.01% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.01% H + 0.00% V
Early Global Route congestion estimation runtime: 0.37 seconds, mem = 1633.9M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] Started Export DB wires ( Curr Mem: 1633.86 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1633.86 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1633.86 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1633.86 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1633.86 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1633.86 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 13081
[NR-eGR] METAL2  (2V) length: 3.223051e+04um, number of vias: 17008
[NR-eGR] METAL3  (3H) length: 4.365732e+04um, number of vias: 3219
[NR-eGR] METAL4  (4V) length: 3.070467e+04um, number of vias: 475
[NR-eGR] METAL5  (5H) length: 5.593280e+03um, number of vias: 115
[NR-eGR] METAL6  (6V) length: 4.825475e+03um, number of vias: 0
[NR-eGR] Total length: 1.170112e+05um, number of vias: 33898
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 3.712200e+03um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.12 seconds, mem = 1633.9M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:06.5, real=0:00:08.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1631.9M)
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Extraction called for design 'sixteenbitcpu_top_pads' of instances=4306 and nets=4505 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design sixteenbitcpu_top_pads.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1637.875M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:00:10, real = 0:00:13, mem = 1492.7M, totSessionCpu=0:02:14 **
#################################################################################
# Design Stage: PreRoute
# Design Name: sixteenbitcpu_top_pads
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1631.89)
Total number of fetched objects 4303
End delay calculation. (MEM=1651.84 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1651.84 CPU=0:00:00.4 REAL=0:00:00.0)
*** IncrReplace #1 [finish] : cpu/real = 0:00:07.2/0:00:08.2 (0.9), totSession cpu/real = 0:02:14.7/0:18:24.9 (0.1), mem = 1651.8M
**WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
**WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
**WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
**WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 8 multi-instantiated hierarchical instance nets excluded from IPO operation.
Info: 0 don't touch net , 15 undriven nets excluded from IPO operation.
Info: 7 io nets excluded
**WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
Type 'man IMPECO-560' for more detail.
**WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
Type 'man IMPOPT-3115' for more detail.
*Info: 2 ununiquified hinsts
Info: 2 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] : totSession cpu/real = 0:02:14.8/0:18:25.1 (0.1), mem = 1686.9M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 69.03
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   69.03%|        -|   0.000|   0.000|   0:00:00.0| 1702.9M|
|   69.03%|        0|   0.000|   0.000|   0:00:00.0| 1702.9M|
|   68.99%|        3|   0.000|   0.000|   0:00:00.0| 1702.9M|
|   68.99%|        0|   0.000|   0.000|   0:00:00.0| 1702.9M|
|   68.99%|        0|   0.000|   0.000|   0:00:00.0| 1702.9M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 68.99
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:00.3) (real = 0:00:00.0) **
*** Starting refinePlace (0:02:15 mem=1697.9M) ***
Total net bbox length = 9.589e+04 (4.034e+04 5.555e+04) (ext = 4.886e+02)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1697.9MB
Summary Report:
Instances move: 0 (out of 4290 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 9.589e+04 (4.034e+04 5.555e+04) (ext = 4.886e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1697.9MB
*** Finished refinePlace (0:02:15 mem=1697.9M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1697.9M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1697.9M) ***
*** AreaOpt #2 [finish] : cpu/real = 0:00:00.4/0:00:00.7 (0.6), totSession cpu/real = 0:02:15.3/0:18:25.8 (0.1), mem = 1697.9M
End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=1636.84M, totSessionCpu=0:02:15).
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #4 [begin] : totSession cpu/real = 0:02:15.3/0:18:25.9 (0.1), mem = 1636.8M
Info: 8 multi-instantiated hierarchical instance nets excluded from IPO operation.
Info: 0 don't touch net , 15 undriven nets excluded from IPO operation.
Info: 7 io nets excluded
**WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
Type 'man IMPECO-560' for more detail.
**WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
Type 'man IMPOPT-3115' for more detail.
*Info: 2 ununiquified hinsts
Info: 2 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     1|    10|    -0.10|     0|     0|     0.00|     0|     0|     0|     0|     4.01|     0.00|       0|       0|       0| 68.99%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     4.01|     0.00|       1|       0|       0| 69.01%| 0:00:00.0|  1701.1M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     4.01|     0.00|       0|       0|       0| 69.01%| 0:00:00.0|  1701.1M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1701.1M) ***

*** DrvOpt #4 [finish] : cpu/real = 0:00:00.2/0:00:00.3 (0.7), totSession cpu/real = 0:02:15.5/0:18:26.2 (0.1), mem = 1637.0M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:02:15 mem=1637.0M) ***

Starting Small incrNP...
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1637.0M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 5 insts, mean move: 2.69 um, max move: 5.04 um 
	Max move on inst (cpu/datapath/pc_ALU/U43): (497.28, 359.52) --> (498.40, 363.44)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1641.1MB
Summary Report:
Instances move: 5 (out of 4291 movable)
Instances flipped: 0
Mean displacement: 2.69 um
Max displacement: 5.04 um (Instance: cpu/datapath/pc_ALU/U43) (497.28, 359.52) -> (498.4, 363.44)
	Length: 5 sites, height: 1 rows, site name: core7T, cell type: NAND2X1
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1641.1MB
*** Finished refinePlace (0:02:16 mem=1641.1M) ***

Active setup views:
 wc
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'sixteenbitcpu_top_pads' of instances=4304 and nets=4503 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design sixteenbitcpu_top_pads.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1623.559M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: sixteenbitcpu_top_pads
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1625.57)
Total number of fetched objects 4301
End delay calculation. (MEM=1652.79 CPU=0:00:00.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1652.79 CPU=0:00:00.4 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:01.0 totSessionCpu=0:02:16 mem=1652.8M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] METAL1 has no routable track
[NR-eGR] METAL2 has single uniform track structure
[NR-eGR] METAL3 has single uniform track structure
[NR-eGR] METAL4 has single uniform track structure
[NR-eGR] METAL5 has single uniform track structure
[NR-eGR] METAL6 has single uniform track structure
[NR-eGR] Read 824 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 14384
[NR-eGR] #PG Blockages       : 824
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=4316  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 4309 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 4309 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.00% V. EstWL: 1.098227e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  METAL1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL2  (2)        50( 0.35%)   ( 0.35%) 
[NR-eGR]  METAL3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL4  (4)         1( 0.01%)   ( 0.01%) 
[NR-eGR]  METAL5  (5)         3( 0.02%)   ( 0.02%) 
[NR-eGR]  METAL6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total               54( 0.07%)   ( 0.07%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.06 sec, Real: 0.32 sec, Curr Mem: 1660.79 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:12, real = 0:00:16, mem = 1526.4M, totSessionCpu=0:02:16 **
**WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
**WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
**WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
**WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
**WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
**WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
**WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
**WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.015  |  4.015  | 16.949  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   330   |   330   |   315   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.005%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:13, real = 0:00:17, mem = 1526.1M, totSessionCpu=0:02:16 **
*** Finished optDesign ***
**place_opt_design ... cpu = 0:00:13, real = 0:00:17, mem = 1576.1M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPECO-560          20  The netlist is not unique, because the m...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPOPT-3115          9  Netlist is not uniquified, optimization ...
WARNING   IMPOPT-3213         10  The netlist contains multi-instanciated ...
WARNING   IMPOPT-7098         45  WARNING: %s is an undriven net with %d f...
*** Message Summary: 85 warning(s), 0 error(s)

*** place_opt_design #1 [finish] : cpu/real = 0:00:12.7/0:00:17.2 (0.7), totSession cpu/real = 0:02:16.5/0:18:28.3 (0.1), mem = 1576.1M
<CMD> saveDesign DBS/16bitcpu_place.enc
#% Begin save design ... (date=12/03 21:42:12, mem=1467.7M)
% Begin Save ccopt configuration ... (date=12/03 21:42:12, mem=1467.7M)
% End Save ccopt configuration ... (date=12/03 21:42:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=1467.8M, current mem=1467.8M)
% Begin Save netlist data ... (date=12/03 21:42:12, mem=1467.8M)
Writing Binary DB to DBS/16bitcpu_place.enc.dat.tmp/sixteenbitcpu_top_pads.v.bin in single-threaded mode...
% End Save netlist data ... (date=12/03 21:42:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=1467.8M, current mem=1467.8M)
Saving symbol-table file ...
Saving congestion map file DBS/16bitcpu_place.enc.dat.tmp/sixteenbitcpu_top_pads.route.congmap.gz ...
% Begin Save AAE data ... (date=12/03 21:42:12, mem=1467.8M)
Saving AAE Data ...
% End Save AAE data ... (date=12/03 21:42:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=1467.8M, current mem=1467.8M)
Saving preference file DBS/16bitcpu_place.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=12/03 21:42:12, mem=1467.9M)
Saving floorplan file ...
% End Save floorplan data ... (date=12/03 21:42:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=1467.9M, current mem=1467.9M)
Saving PG file DBS/16bitcpu_place.enc.dat.tmp/sixteenbitcpu_top_pads.pg.gz, version#2, (Created by Innovus v20.15-s105_1 on Sat Dec  3 21:42:12 2022)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1576.8M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=12/03 21:42:12, mem=1467.9M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=12/03 21:42:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=1467.9M, current mem=1467.9M)
% Begin Save routing data ... (date=12/03 21:42:12, mem=1467.9M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1576.8M) ***
% End Save routing data ... (date=12/03 21:42:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=1467.9M, current mem=1467.9M)
Saving property file DBS/16bitcpu_place.enc.dat.tmp/sixteenbitcpu_top_pads.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1579.8M) ***
Saving rc congestion map DBS/16bitcpu_place.enc.dat.tmp/sixteenbitcpu_top_pads.congmap.gz ...
% Begin Save power constraints data ... (date=12/03 21:42:13, mem=1467.9M)
% End Save power constraints data ... (date=12/03 21:42:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=1467.9M, current mem=1467.9M)
wc bc
Generated self-contained design 16bitcpu_place.enc.dat.tmp
#% End save design ... (date=12/03 21:42:13, total cpu=0:00:00.3, real=0:00:01.0, peak res=1468.2M, current mem=1468.2M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setLayerPreference cellBlkgObj -isVisible 1
<CMD> setLayerPreference cellBlkgObj -isVisible 0
<CMD> setLayerPreference layoutObj -isVisible 1
<CMD> setLayerPreference layoutObj -isVisible 0
<CMD> setLayerPreference cellBlkgObj -isVisible 1
<CMD> setLayerPreference cellBlkgObj -isVisible 0
<CMD> setLayerPreference node_cell -isVisible 1
<CMD> setLayerPreference node_cell -isVisible 0
<CMD> setLayerPreference node_cell -isVisible 1
<CMD> setLayerPreference node_cell -isVisible 0
<CMD> setLayerPreference node_net -isVisible 0
<CMD> setLayerPreference node_floorplan -isVisible 1
<CMD> setLayerPreference node_floorplan -isVisible 0
<CMD> setLayerPreference node_floorplan -isVisible 1
<CMD> setLayerPreference node_cell -isVisible 1
<CMD> setLayerPreference node_net -isVisible 1
<CMD> ccopt_design -cts
#% Begin ccopt_design (date=12/03 21:47:30, mem=1470.9M)
Turning off fast DC mode.
*** ccopt_design #1 [begin] : totSession cpu/real = 0:03:06.3/0:27:56.2 (0.1), mem = 1576.6M
Runtime...
**INFO: User's settings:
setNanoRouteMode -droutePostRouteSpreadWire         1
setNanoRouteMode -extractThirdPartyCompatible       false
setNanoRouteMode -grouteExpTdStdDelay               40.9
setNanoRouteMode -timingEngine                      {}
setDesignMode -process                              180
setExtractRCMode -coupling_c_th                     3
setExtractRCMode -engine                            preRoute
setExtractRCMode -relative_c_th                     0.03
setExtractRCMode -total_c_th                        5
setDelayCalMode -enable_high_fanout                 true
setDelayCalMode -eng_copyNetPropToNewNet            true
setDelayCalMode -engine                             aae
setDelayCalMode -ignoreNetLoad                      false
setDelayCalMode -socv_accuracy_mode                 low
setPlaceMode -place_design_floorplan_mode           false
setPlaceMode -place_detail_check_route              false
setPlaceMode -place_detail_preserve_routing         true
setPlaceMode -place_detail_remove_affected_routing  false
setPlaceMode -place_detail_swap_eeq_cells           false
setPlaceMode -place_global_clock_gate_aware         true
setPlaceMode -place_global_cong_effort              auto
setPlaceMode -place_global_ignore_scan              true
setPlaceMode -place_global_ignore_spare             false
setPlaceMode -place_global_module_aware_spare       false
setPlaceMode -place_global_place_io_pins            true
setPlaceMode -place_global_reorder_scan             true
setPlaceMode -powerDriven                           false
setPlaceMode -timingDriven                          true
setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
setRouteMode -earlyGlobalRoutePartitionPinGuide     true

(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): constraint
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for clk...
  clock_tree clk contains 330 sinks and 0 clock gates.
  Extraction for clk complete.
Extracting original clock gating for clk done.
The skew group clk/constraint was created. It contains 330 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=1578.6M, init mem=1578.6M)
IO instance overlap:4
*info: Placed = 4291          
*info: Unplaced = 0           
Placement Density:69.01%(64385/93305)
Placement Density (including fixed std cells):69.01%(64385/93305)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1578.6M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.1)
Innovus will update I/O latencies
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:00.0 real=0:00:00.1)
CCOpt::Phase::Initialization done. (took cpu=0:00:00.0 real=0:00:00.1)
**WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
Type 'man IMPECO-560' for more detail.
**ERROR: (IMPCCOPT-4255):	Netlist must be uniquified before running 'ccopt_engine'.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPECO-560           1  The netlist is not unique, because the m...
ERROR     IMPCCOPT-4255        1  Netlist must be uniquified before runnin...
*** Message Summary: 1 warning(s), 1 error(s)

*** ccopt_design #1 [finish] : cpu/real = 0:00:00.2/0:00:00.4 (0.5), totSession cpu/real = 0:03:06.5/0:27:56.6 (0.1), mem = 1578.6M
#% End ccopt_design (date=12/03 21:47:30, total cpu=0:00:00.2, real=0:00:00.0, peak res=1470.9M, current mem=1446.7M)

<CMD> saveDesign DBS/16bitcpu_cts.enc
#% Begin save design ... (date=12/03 21:48:48, mem=1447.1M)
% Begin Save ccopt configuration ... (date=12/03 21:48:48, mem=1447.1M)
% End Save ccopt configuration ... (date=12/03 21:48:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=1447.3M, current mem=1447.3M)
% Begin Save netlist data ... (date=12/03 21:48:48, mem=1447.3M)
Writing Binary DB to DBS/16bitcpu_cts.enc.dat/sixteenbitcpu_top_pads.v.bin in single-threaded mode...
% End Save netlist data ... (date=12/03 21:48:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=1447.4M, current mem=1447.4M)
Saving symbol-table file ...
Saving congestion map file DBS/16bitcpu_cts.enc.dat/sixteenbitcpu_top_pads.route.congmap.gz ...
% Begin Save AAE data ... (date=12/03 21:48:48, mem=1447.4M)
Saving AAE Data ...
% End Save AAE data ... (date=12/03 21:48:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=1447.4M, current mem=1447.4M)
Saving preference file DBS/16bitcpu_cts.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=12/03 21:48:49, mem=1447.4M)
Saving floorplan file ...
% End Save floorplan data ... (date=12/03 21:48:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=1447.4M, current mem=1447.4M)
Saving PG file DBS/16bitcpu_cts.enc.dat/sixteenbitcpu_top_pads.pg.gz, version#2, (Created by Innovus v20.15-s105_1 on Sat Dec  3 21:48:49 2022)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1568.3M) ***
Saving Drc markers ...
... 4 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
% Begin Save placement data ... (date=12/03 21:48:49, mem=1447.4M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=12/03 21:48:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=1447.4M, current mem=1447.4M)
% Begin Save routing data ... (date=12/03 21:48:49, mem=1447.4M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1568.3M) ***
% End Save routing data ... (date=12/03 21:48:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=1447.4M, current mem=1447.4M)
Saving property file DBS/16bitcpu_cts.enc.dat/sixteenbitcpu_top_pads.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1571.3M) ***
Saving rc congestion map DBS/16bitcpu_cts.enc.dat/sixteenbitcpu_top_pads.congmap.gz ...
% Begin Save power constraints data ... (date=12/03 21:48:49, mem=1447.4M)
% End Save power constraints data ... (date=12/03 21:48:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=1447.4M, current mem=1447.4M)
wc bc
Generated self-contained design 16bitcpu_cts.enc.dat
#% End save design ... (date=12/03 21:48:50, total cpu=0:00:00.3, real=0:00:02.0, peak res=1447.5M, current mem=1447.5M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setNanoRouteMode -quiet -routeInsertAntennaDiode 1
<CMD> setNanoRouteMode -quiet -routeAntennaCellName ANTENNA
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
<CMD> setNanoRouteMode -quiet -routeWithSiDriven 1
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 6
#WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer 1
#WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
<CMD> setNanoRouteMode -quiet -drouteEndIteration 1
**WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
Running Native NanoRoute ...
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1449.03 (MB), peak = 1546.11 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -drouteEndIteration                            1
setNanoRouteMode -droutePostRouteSpreadWire                     1
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           40.9
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeAntennaCellName                          ANTENNA
setNanoRouteMode -routeBottomRoutingLayer                       1
setNanoRouteMode -routeInsertAntennaDiode                       true
setNanoRouteMode -routeTopRoutingLayer                          6
setNanoRouteMode -routeWithSiDriven                             true
setNanoRouteMode -routeWithTimingDriven                         true
setNanoRouteMode -timingEngine                                  {}
setDesignMode -process                                          180
setExtractRCMode -coupling_c_th                                 3
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 0.03
setExtractRCMode -total_c_th                                    5
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -eng_copyNetPropToNewNet                        true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setDelayCalMode -socv_accuracy_mode                             low
setSIMode -separate_delta_delay_on_data                         true

#wc has no qx tech file defined
#No active RC corner or QRC tech file is missing.
#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1563.5M, init mem=1563.5M)
IO instance overlap:4
*info: Placed = 4291          
*info: Unplaced = 0           
Placement Density:69.01%(64385/93305)
Placement Density (including fixed std cells):69.01%(64385/93305)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1563.5M)
#WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1563.5M) ***

globalDetailRoute

#Start globalDetailRoute on Sat Dec  3 21:49:35 2022
#
#Generating timing data, please wait...
#4321 total nets, 4309 already routed, 4309 will ignore in trialRoute
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
#Dump tif for version 2.1
Total number of fetched objects 4301
End delay calculation. (MEM=1606.29 CPU=0:00:00.3 REAL=0:00:00.0)
#Generating timing data took: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1449.16 (MB), peak = 1546.11 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/r of net r because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/w_a of net w_a because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/w_b of net w_b because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in[0] of net mem_in[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/addr[0] of net addr[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_out[0] of net mem_out[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#num needed restored net=0
#need_extraction net=0 (total=4503)
#WARNING (NRDB-733) PIN addr[0] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
#WARNING (NRDB-733) PIN clk in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
#WARNING (NRDB-733) PIN mem_in[0] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
#WARNING (NRDB-733) PIN mem_out[0] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
#WARNING (NRDB-733) PIN r in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
#WARNING (NRDB-733) PIN w_a in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
#WARNING (NRDB-733) PIN w_b in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
#Start reading timing information from file .timing_file_4150751.tif.gz ...
#Read in timing information for 52 ports, 4304 instances from timing file .timing_file_4150751.tif.gz.
#NanoRoute Version 20.15-s105_1 NR210726-1341/20_15-UB
#Total number of trivial nets (e.g. < 2 pins) = 194 (skipped).
#Total number of routable nets = 4309.
#Total number of nets in the design = 4503.
#4309 routable nets do not have any wires.
#4309 nets will be global routed.
#Start routing data preparation on Sat Dec  3 21:49:36 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 4501 nets.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# METAL1       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.48500
# METAL2       V   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
# METAL3       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
# METAL4       V   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
# METAL5       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
# METAL6       V   Track-Pitch = 1.12000    Line-2-Via Pitch = 0.95000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1459.70 (MB), peak = 1546.11 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer METAL3's pitch = 0.56000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1463.06 (MB), peak = 1546.11 (MB)
#
#Finished routing data preparation on Sat Dec  3 21:49:36 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 10.12 (MB)
#Total memory = 1463.06 (MB)
#Peak memory = 1546.11 (MB)
#
#
#Start global routing on Sat Dec  3 21:49:36 2022
#
#
#Start global routing initialization on Sat Dec  3 21:49:36 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Sat Dec  3 21:49:36 2022
#
#Start routing resource analysis on Sat Dec  3 21:49:36 2022
#
#Routing resource analysis is done on Sat Dec  3 21:49:37 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  METAL1         H         371        1073        6624    70.38%
#  METAL2         V         423         618        6624    51.40%
#  METAL3         H         781         663        6624    40.96%
#  METAL4         V         462         579        6624    51.04%
#  METAL5         H         641         803        6624    52.22%
#  METAL6         V         241         279        6624    51.21%
#  --------------------------------------------------------------
#  Total                   2920      57.40%       39744    52.87%
#
#
#
#
#Global routing data preparation is done on Sat Dec  3 21:49:37 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1463.81 (MB), peak = 1546.11 (MB)
#
#
#Global routing initialization is done on Sat Dec  3 21:49:37 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1467.73 (MB), peak = 1546.11 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1472.16 (MB), peak = 1546.11 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:01, memory = 1474.03 (MB), peak = 1546.11 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1473.58 (MB), peak = 1546.11 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 194 (skipped).
#Total number of routable nets = 4309.
#Total number of nets in the design = 4503.
#
#4309 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default            4309  
#-----------------------------
#        Total            4309  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default            4309  
#-----------------------------
#        Total            4309  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)         (5-6)           (7)   OverCon
#  --------------------------------------------------------------------------
#  METAL1        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  METAL2       87(2.67%)     56(1.72%)     12(0.37%)      1(0.03%)   (4.79%)
#  METAL3        1(0.02%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.02%)
#  METAL4        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  METAL5        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  METAL6        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total     88(0.46%)     56(0.29%)     12(0.06%)      1(0.01%)   (0.82%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 7
#  Overflow after GR: 0.01% H + 0.82% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   METAL1(H)    |              2.00 |              2.00 |   250.88   486.07   282.24   501.75 |
[hotspot] |   METAL2(V)    |              5.00 |             35.00 |   266.56   470.39   313.60   517.44 |
[hotspot] |   METAL3(H)    |              1.00 |              2.00 |   250.88   658.56   266.56   674.24 |
[hotspot] |   METAL4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   METAL5(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   METAL6(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     | (METAL2)     5.00 | (METAL2)    35.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              1.00 |              2.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 1.00/2.00 (area is in unit of 4 std-cell row bins)
[hotspot] top 2 congestion hotspot bounding boxes and scores of all layers hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |   250.88   658.56   266.56   674.24 |        1.00   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  2  |   548.79   658.56   564.48   674.24 |        1.00   |
[hotspot] +-----+-------------------------------------+---------------+
#Complete Global Routing.
#Total wire length = 107428 um.
#Total half perimeter of net bounding box = 105408 um.
#Total wire length on LAYER METAL1 = 76 um.
#Total wire length on LAYER METAL2 = 24620 um.
#Total wire length on LAYER METAL3 = 40219 um.
#Total wire length on LAYER METAL4 = 35969 um.
#Total wire length on LAYER METAL5 = 5922 um.
#Total wire length on LAYER METAL6 = 622 um.
#Total number of vias = 21249
#Up-Via Summary (total 21249):
#           
#-----------------------
# METAL1          11837
# METAL2           6763
# METAL3           2410
# METAL4            225
# METAL5             14
#-----------------------
#                 21249 
#
#Max overcon = 7 tracks.
#Total overcon = 0.82%.
#Worst layer Gcell overcon rate = 0.02%.
#
#Global routing statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 10.57 (MB)
#Total memory = 1473.64 (MB)
#Peak memory = 1546.11 (MB)
#
#Finished global routing on Sat Dec  3 21:49:38 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1472.95 (MB), peak = 1546.11 (MB)
#Start Track Assignment.
#Done with 4152 horizontal wires in 3 hboxes and 4461 vertical wires in 3 hboxes.
#Done with 863 horizontal wires in 3 hboxes and 783 vertical wires in 3 hboxes.
#Done with 3 horizontal wires in 3 hboxes and 3 vertical wires in 3 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# METAL1        67.23 	  0.00%  	  0.00% 	  0.00%
# METAL2     24234.56 	  0.21%  	  0.00% 	  0.19%
# METAL3     38987.48 	  0.09%  	  0.00% 	  0.00%
# METAL4     35724.64 	  0.02%  	  0.00% 	  0.00%
# METAL5      5958.12 	  0.00%  	  0.00% 	  0.00%
# METAL6       625.80 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All      105597.84  	  0.09% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total wire length = 104542 um.
#Total half perimeter of net bounding box = 105408 um.
#Total wire length on LAYER METAL1 = 66 um.
#Total wire length on LAYER METAL2 = 23744 um.
#Total wire length on LAYER METAL3 = 38559 um.
#Total wire length on LAYER METAL4 = 35623 um.
#Total wire length on LAYER METAL5 = 5927 um.
#Total wire length on LAYER METAL6 = 623 um.
#Total number of vias = 21249
#Up-Via Summary (total 21249):
#           
#-----------------------
# METAL1          11837
# METAL2           6763
# METAL3           2410
# METAL4            225
# METAL5             14
#-----------------------
#                 21249 
#
#cpu time = 00:00:00, elapsed time = 00:00:01, memory = 1472.94 (MB), peak = 1546.11 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:02
#Increased memory = 20.41 (MB)
#Total memory = 1472.94 (MB)
#Peak memory = 1546.11 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 130
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   Totals
#	METAL1       80       27        7      114
#	METAL2        9        7        0       16
#	Totals       89       34        7      130
#cpu time = 00:00:14, elapsed time = 00:00:14, memory = 1482.76 (MB), peak = 1654.94 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1480.20 (MB), peak = 1654.94 (MB)
#Complete Detail Routing.
#Total wire length = 116149 um.
#Total half perimeter of net bounding box = 105408 um.
#Total wire length on LAYER METAL1 = 2734 um.
#Total wire length on LAYER METAL2 = 38324 um.
#Total wire length on LAYER METAL3 = 39895 um.
#Total wire length on LAYER METAL4 = 29596 um.
#Total wire length on LAYER METAL5 = 4919 um.
#Total wire length on LAYER METAL6 = 682 um.
#Total number of vias = 24523
#Up-Via Summary (total 24523):
#           
#-----------------------
# METAL1          13069
# METAL2           9048
# METAL3           2188
# METAL4            200
# METAL5             18
#-----------------------
#                 24523 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:15
#Elapsed time = 00:00:16
#Increased memory = 4.60 (MB)
#Total memory = 1477.54 (MB)
#Peak memory = 1654.94 (MB)
#WARNING (NRDB-106) Diffusion area of diode 'ANTENNA' is not defined. Please change your LEF file.
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1478.45 (MB), peak = 1654.94 (MB)
#CELL_VIEW sixteenbitcpu_top_pads,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Sat Dec  3 21:49:55 2022
#
#WARNING (NRDB-106) Diffusion area of diode 'ANTENNA' is not defined. Please change your LEF file.
#
#Start Post Route Wire Spread.
#Done with 464 horizontal wires in 6 hboxes and 532 vertical wires in 5 hboxes.
#Complete Post Route Wire Spread.
#
#Total wire length = 117258 um.
#Total half perimeter of net bounding box = 105408 um.
#Total wire length on LAYER METAL1 = 2736 um.
#Total wire length on LAYER METAL2 = 38413 um.
#Total wire length on LAYER METAL3 = 40359 um.
#Total wire length on LAYER METAL4 = 30135 um.
#Total wire length on LAYER METAL5 = 4934 um.
#Total wire length on LAYER METAL6 = 682 um.
#Total number of vias = 24523
#Up-Via Summary (total 24523):
#           
#-----------------------
# METAL1          13069
# METAL2           9048
# METAL3           2188
# METAL4            200
# METAL5             18
#-----------------------
#                 24523 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1477.12 (MB), peak = 1654.94 (MB)
#CELL_VIEW sixteenbitcpu_top_pads,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#WARNING (NRDB-106) Diffusion area of diode 'ANTENNA' is not defined. Please change your LEF file.
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1477.12 (MB), peak = 1654.94 (MB)
#CELL_VIEW sixteenbitcpu_top_pads,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#Post Route wire spread is done.
#Total wire length = 117258 um.
#Total half perimeter of net bounding box = 105408 um.
#Total wire length on LAYER METAL1 = 2736 um.
#Total wire length on LAYER METAL2 = 38413 um.
#Total wire length on LAYER METAL3 = 40359 um.
#Total wire length on LAYER METAL4 = 30135 um.
#Total wire length on LAYER METAL5 = 4934 um.
#Total wire length on LAYER METAL6 = 682 um.
#Total number of vias = 24523
#Up-Via Summary (total 24523):
#           
#-----------------------
# METAL1          13069
# METAL2           9048
# METAL3           2188
# METAL4            200
# METAL5             18
#-----------------------
#                 24523 
#
#detailRoute Statistics:
#Cpu time = 00:00:17
#Elapsed time = 00:00:18
#Increased memory = 1.52 (MB)
#Total memory = 1474.46 (MB)
#Peak memory = 1654.94 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:20
#Elapsed time = 00:00:21
#Increased memory = 30.49 (MB)
#Total memory = 1480.20 (MB)
#Peak memory = 1654.94 (MB)
#Number of warnings = 18
#Total number of warnings = 29
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Dec  3 21:49:56 2022
#
#Default setup view is reset to wc.
#Default setup view is reset to wc.
#routeDesign: cpu time = 00:00:20, elapsed time = 00:00:21, memory = 1455.86 (MB), peak = 1654.94 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPPSP-1003          4  Found use of '%s'. This will continue to...
*** Message Summary: 4 warning(s), 0 error(s)

<CMD> zoomBox -1029.12450 -253.82200 1518.14700 977.69100
<CMD> zoomBox -770.87450 -170.41900 1394.30650 876.36700
<CMD> zoomBox -555.07250 -98.35500 1285.33150 791.41350
<CMD> zoomBox -490.00050 -20.16850 1074.34350 736.13500
<CMD> zoomBox -680.57100 -104.33150 1159.83450 785.43750
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> timeDesign -postRoute
Switching SI Aware to true by default in postroute mode   
*** timeDesign #2 [begin] : totSession cpu/real = 0:03:42.2/0:31:23.0 (0.1), mem = 1546.5M
 Reset EOS DB
Ignoring AAE DB Resetting ...
Extraction called for design 'sixteenbitcpu_top_pads' of instances=4304 and nets=4503 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design sixteenbitcpu_top_pads.
RC Extraction called in multi-corner(2) mode.
Process corner(s) are loaded.
 Corner: wc
 Corner: bc
extractDetailRC Option : -outfile /tmp/innovus_temp_4150751_lab1-23.eng.utah.edu_u1174481_NpZs3t/sixteenbitcpu_top_pads_4150751_7osVkz.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1536.5M)
Extracted 10.0053% (CPU Time= 0:00:00.1  MEM= 1595.3M)
Extracted 20.0047% (CPU Time= 0:00:00.1  MEM= 1595.3M)
Extracted 30.0041% (CPU Time= 0:00:00.1  MEM= 1595.3M)
Extracted 40.0035% (CPU Time= 0:00:00.1  MEM= 1595.3M)
Extracted 50.0058% (CPU Time= 0:00:00.1  MEM= 1595.3M)
Extracted 60.0053% (CPU Time= 0:00:00.1  MEM= 1595.3M)
Extracted 70.0047% (CPU Time= 0:00:00.1  MEM= 1595.3M)
Extracted 80.0041% (CPU Time= 0:00:00.2  MEM= 1595.3M)
Extracted 90.0035% (CPU Time= 0:00:00.2  MEM= 1595.3M)
Extracted 100% (CPU Time= 0:00:00.3  MEM= 1595.3M)
Number of Extracted Resistors     : 61505
Number of Extracted Ground Cap.   : 63031
Number of Extracted Coupling Cap. : 118016
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: wc
 Corner: bc
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1579.3M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1579.348M)
Starting delay calculation for Setup views
AAE DB initialization (MEM=1596.43 CPU=0:00:00.0 REAL=0:00:00.0) 
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: sixteenbitcpu_top_pads
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1596.43)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Total number of fetched objects 4301
AAE_INFO-618: Total number of nets in the design is 4503,  96.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=1660.35 CPU=0:00:00.6 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1660.35 CPU=0:00:00.7 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1652.3M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1652.3M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=1606.46)
Glitch Analysis: View wc -- Total Number of Nets Skipped = 94. 
Glitch Analysis: View wc -- Total Number of Nets Analyzed = 4301. 
Total number of fetched objects 4301
AAE_INFO-618: Total number of nets in the design is 4503,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1649.14 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1649.14 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:03:44 mem=1649.1M)
**WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
**WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
**WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
**WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
**WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
**WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
**WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
**WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.231  |  4.231  | 17.057  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   330   |   330   |   315   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.005%
Total number of glitch violations: 0
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 1.78 sec
Total Real time: 2.0 sec
Total Memory Usage: 1621.414062 Mbytes
Reset AAE Options
*** timeDesign #2 [finish] : cpu/real = 0:00:01.8/0:00:02.7 (0.6), totSession cpu/real = 0:03:44.0/0:31:25.7 (0.1), mem = 1621.4M
<CMD> timeDesign -postRoute -hold
*** timeDesign #3 [begin] : totSession cpu/real = 0:03:44.0/0:31:25.8 (0.1), mem = 1621.4M
 Reset EOS DB
Ignoring AAE DB Resetting ...
Extraction called for design 'sixteenbitcpu_top_pads' of instances=4304 and nets=4503 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design sixteenbitcpu_top_pads.
RC Extraction called in multi-corner(2) mode.
Process corner(s) are loaded.
 Corner: wc
 Corner: bc
extractDetailRC Option : -outfile /tmp/innovus_temp_4150751_lab1-23.eng.utah.edu_u1174481_NpZs3t/sixteenbitcpu_top_pads_4150751_7osVkz.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1619.4M)
Extracted 10.0053% (CPU Time= 0:00:00.1  MEM= 1686.3M)
Extracted 20.0047% (CPU Time= 0:00:00.1  MEM= 1686.3M)
Extracted 30.0041% (CPU Time= 0:00:00.1  MEM= 1686.3M)
Extracted 40.0035% (CPU Time= 0:00:00.1  MEM= 1686.3M)
Extracted 50.0058% (CPU Time= 0:00:00.1  MEM= 1686.3M)
Extracted 60.0053% (CPU Time= 0:00:00.1  MEM= 1686.3M)
Extracted 70.0047% (CPU Time= 0:00:00.2  MEM= 1686.3M)
Extracted 80.0041% (CPU Time= 0:00:00.2  MEM= 1686.3M)
Extracted 90.0035% (CPU Time= 0:00:00.2  MEM= 1686.3M)
Extracted 100% (CPU Time= 0:00:00.3  MEM= 1686.3M)
Number of Extracted Resistors     : 61505
Number of Extracted Ground Cap.   : 63031
Number of Extracted Coupling Cap. : 118016
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: wc
 Corner: bc
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1663.0M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 1667.043M)
Starting delay calculation for Hold views
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: sixteenbitcpu_top_pads
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1612.1)
*** Calculating scaling factor for bc libraries using the default operating condition of each library.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Total number of fetched objects 4301
AAE_INFO-618: Total number of nets in the design is 4503,  97.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=1639.4 CPU=0:00:00.6 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1639.4 CPU=0:00:00.7 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1639.4M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1639.4M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=1603.52)
Glitch Analysis: View bc -- Total Number of Nets Skipped = 150. 
Glitch Analysis: View bc -- Total Number of Nets Analyzed = 4301. 
Total number of fetched objects 4301
AAE_INFO-618: Total number of nets in the design is 4503,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1643.69 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1643.69 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=0:03:45 mem=1643.7M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 bc 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.142  |  0.142  |  0.154  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   330   |   330   |   315   |
+--------------------+---------+---------+---------+

Density: 69.005%
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 1.57 sec
Total Real time: 2.0 sec
Total Memory Usage: 1579.964844 Mbytes
Reset AAE Options
*** timeDesign #3 [finish] : cpu/real = 0:00:01.6/0:00:01.9 (0.8), totSession cpu/real = 0:03:45.6/0:31:27.7 (0.1), mem = 1580.0M
<CMD> optDesign -postRoute -setup -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1471.4M, totSessionCpu=0:03:47 **
**INFO: User settings:
setNanoRouteMode -drouteEndIteration                            1
setNanoRouteMode -droutePostRouteSpreadWire                     1
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           40.9
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
setNanoRouteMode -routeAntennaCellName                          ANTENNA
setNanoRouteMode -routeBottomRoutingLayer                       1
setNanoRouteMode -routeInsertAntennaDiode                       true
setNanoRouteMode -routeTopRoutingLayer                          6
setNanoRouteMode -routeWithSiDriven                             true
setNanoRouteMode -routeWithTimingDriven                         true
setNanoRouteMode -timingEngine                                  {}
setDesignMode -process                                          180
setExtractRCMode -coupled                                       true
setExtractRCMode -coupling_c_th                                 3
setExtractRCMode -engine                                        postRoute
setExtractRCMode -relative_c_th                                 0.03
setExtractRCMode -total_c_th                                    5
setUsefulSkewMode -maxAllowedDelay                              1
setUsefulSkewMode -maxSkew                                      false
setUsefulSkewMode -noBoundary                                   false
setUsefulSkewMode -useCells                                     {BUFX1 INVX1 INVX16 INVX2 INVX32 INVX4 INVX8}
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -eng_copyNetPropToNewNet                        true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setDelayCalMode -SIAware                                        true
setDelayCalMode -socv_accuracy_mode                             low
setOptMode -activeHoldViews                                     { bc }
setOptMode -activeSetupViews                                    { wc }
setOptMode -autoSetupViews                                      { wc}
setOptMode -autoTDGRSetupViews                                  { wc}
setOptMode -drcMargin                                           0
setOptMode -fixCap                                              true
setOptMode -fixDrc                                              true
setOptMode -fixFanoutLoad                                       false
setOptMode -fixTran                                             true
setOptMode -optimizeFF                                          true
setOptMode -preserveAllSequential                               false
setOptMode -setupTargetSlack                                    0
setSIMode -separate_delta_delay_on_data                         true
setPlaceMode -place_design_floorplan_mode                       false
setPlaceMode -place_detail_check_route                          false
setPlaceMode -place_detail_preserve_routing                     true
setPlaceMode -place_detail_remove_affected_routing              false
setPlaceMode -place_detail_swap_eeq_cells                       false
setPlaceMode -place_global_clock_gate_aware                     true
setPlaceMode -place_global_cong_effort                          auto
setPlaceMode -place_global_ignore_scan                          true
setPlaceMode -place_global_ignore_spare                         false
setPlaceMode -place_global_module_aware_spare                   false
setPlaceMode -place_global_place_io_pins                        true
setPlaceMode -place_global_reorder_scan                         true
setPlaceMode -powerDriven                                       false
setPlaceMode -timingDriven                                      true
setAnalysisMode -analysisType                                   onChipVariation
setAnalysisMode -checkType                                      setup
setAnalysisMode -clkSrcPath                                     true
setAnalysisMode -clockPropagation                               sdcControl
setAnalysisMode -skew                                           true
setAnalysisMode -usefulSkew                                     true
setAnalysisMode -virtualIPO                                     false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
**WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
Type 'man IMPECO-560' for more detail.
*** optDesign #1 [begin] : totSession cpu/real = 0:03:46.9/0:31:42.0 (0.1), mem = 1589.5M
*** InitOpt #2 [begin] : totSession cpu/real = 0:03:46.9/0:31:42.0 (0.1), mem = 1589.5M
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 1492.5M, totSessionCpu=0:03:47 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=1611.5M, init mem=1611.5M)
IO instance overlap:4
*info: Placed = 4291          
*info: Unplaced = 0           
Placement Density:69.01%(64385/93305)
Placement Density (including fixed std cells):69.01%(64385/93305)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1611.5M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
*** InitOpt #2 [finish] : cpu/real = 0:00:00.2/0:00:00.4 (0.5), totSession cpu/real = 0:03:47.1/0:31:42.4 (0.1), mem = 1611.5M
** INFO : this run is activating 'postRoute' automaton
**INFO: flowCheckPoint #1 InitialSummary
Extraction called for design 'sixteenbitcpu_top_pads' of instances=4304 and nets=4503 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design sixteenbitcpu_top_pads.
RC Extraction called in multi-corner(2) mode.
Process corner(s) are loaded.
 Corner: wc
 Corner: bc
extractDetailRC Option : -outfile /tmp/innovus_temp_4150751_lab1-23.eng.utah.edu_u1174481_NpZs3t/sixteenbitcpu_top_pads_4150751_7osVkz.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1603.5M)
Extracted 10.0053% (CPU Time= 0:00:00.1  MEM= 1670.4M)
Extracted 20.0047% (CPU Time= 0:00:00.1  MEM= 1670.4M)
Extracted 30.0041% (CPU Time= 0:00:00.1  MEM= 1670.4M)
Extracted 40.0035% (CPU Time= 0:00:00.1  MEM= 1670.4M)
Extracted 50.0058% (CPU Time= 0:00:00.1  MEM= 1670.4M)
Extracted 60.0053% (CPU Time= 0:00:00.1  MEM= 1670.4M)
Extracted 70.0047% (CPU Time= 0:00:00.2  MEM= 1670.4M)
Extracted 80.0041% (CPU Time= 0:00:00.2  MEM= 1670.4M)
Extracted 90.0035% (CPU Time= 0:00:00.2  MEM= 1670.4M)
Extracted 100% (CPU Time= 0:00:00.3  MEM= 1670.4M)
Number of Extracted Resistors     : 61505
Number of Extracted Ground Cap.   : 63031
Number of Extracted Coupling Cap. : 118016
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: wc
 Corner: bc
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1646.4M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 1650.402M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*** BuildHoldData #1 [begin] : totSession cpu/real = 0:03:47.6/0:31:43.1 (0.1), mem = 1650.4M
Starting delay calculation for Hold views
AAE DB initialization (MEM=1619.79 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PostRoute
# Design Name: sixteenbitcpu_top_pads
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1619.79)
*** Calculating scaling factor for bc libraries using the default operating condition of each library.
Total number of fetched objects 4301
End delay calculation. (MEM=1691.82 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1691.82 CPU=0:00:00.4 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:03:48 mem=1683.8M)
Done building cte hold timing graph (HoldAware) cpu=0:00:00.6 real=0:00:00.0 totSessionCpu=0:03:48 mem=1683.8M ***
Starting delay calculation for Setup views
AAE DB initialization (MEM=1650.74 CPU=0:00:00.0 REAL=0:00:00.0) 
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: sixteenbitcpu_top_pads
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1650.74)
*** Calculating scaling factor for wc libraries using the default operating condition of each library.
Total number of fetched objects 4301
AAE_INFO-618: Total number of nets in the design is 4503,  96.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=1683.71 CPU=0:00:00.6 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1683.71 CPU=0:00:00.6 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1675.7M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1675.7M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=1610.82)
Glitch Analysis: View wc -- Total Number of Nets Skipped = 94. 
Glitch Analysis: View wc -- Total Number of Nets Analyzed = 4301. 
Total number of fetched objects 4301
AAE_INFO-618: Total number of nets in the design is 4503,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1655.52 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1655.52 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.9 real=0:00:00.0 totSessionCpu=0:03:49 mem=1655.5M)
**WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
**WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.

------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.231  |  4.231  | 17.057  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   330   |   330   |   315   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.005%
Total number of glitch violations: 0
------------------------------------------------------------------
*** BuildHoldData #1 [finish] : cpu/real = 0:00:01.7/0:00:01.9 (0.9), totSession cpu/real = 0:03:49.3/0:31:45.0 (0.1), mem = 1670.8M
**optDesign ... cpu = 0:00:03, real = 0:00:04, mem = 1530.9M, totSessionCpu=0:03:49 **
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
**INFO: flowCheckPoint #2 OptimizationPass1
Glitch fixing enabled
*** ClockDrv #1 [begin] : totSession cpu/real = 0:03:49.4/0:31:45.1 (0.1), mem = 1638.3M
**WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
Type 'man IMPECO-560' for more detail.
**ERROR: (IMPCCOPT-4255):	Netlist must be uniquified before running 'ccopt_pro'.
ERROR: '' while running ccopt_pro
*** ClockDrv #1 [finish] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:49.4/0:31:45.1 (0.1), mem = 1638.3M
**INFO: Start fixing DRV (Mem = 1638.32M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
*** DrvOpt #5 [begin] : totSession cpu/real = 0:03:49.4/0:31:45.1 (0.1), mem = 1638.3M
Info: 8 multi-instantiated hierarchical instance nets excluded from IPO operation.
Info: 0 don't touch net , 15 undriven nets excluded from IPO operation.
Info: 7 io nets excluded
**WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
Type 'man IMPECO-560' for more detail.
**WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
Type 'man IMPOPT-3115' for more detail.
*Info: 2 ununiquified hinsts
Info: 2 clock nets excluded from IPO operation.
DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     4.23|     0.00|       0|       0|       0| 69.01%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     4.23|     0.00|       0|       0|       0| 69.01%| 0:00:00.0|  1779.6M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:01.0 mem=1779.6M) ***

*** DrvOpt #5 [finish] : cpu/real = 0:00:00.8/0:00:00.9 (0.9), totSession cpu/real = 0:03:50.2/0:31:46.0 (0.1), mem = 1712.6M
drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:03, real = 0:00:05, mem = 1596.0M, totSessionCpu=0:03:50 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:01, Mem = 1712.57M).
**WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
**WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.

------------------------------------------------------------------
     SI Timing Summary (cpu=0.01min real=0.02min mem=1712.6M)
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.231  |  4.231  | 17.057  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   330   |   330   |   315   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.005%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:05, mem = 1596.1M, totSessionCpu=0:03:50 **
**WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
**WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0ns)
**INFO: flowCheckPoint #3 OptimizationHold
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:03:50 mem=1703.0M ***
*** BuildHoldData #2 [begin] : totSession cpu/real = 0:03:50.3/0:31:46.4 (0.1), mem = 1703.0M
Running 'saveTimingGraph -compress -file /tmp/innovus_temp_4150751_lab1-23.eng.utah.edu_u1174481_NpZs3t/opt_timing_graph_31nlEi/timingGraph.tgz -dir /tmp/innovus_temp_4150751_lab1-23.eng.utah.edu_u1174481_NpZs3t/opt_timing_graph_31nlEi -prefix timingGraph'
Done saveTimingGraph
Latch borrow mode reset to max_borrow
Starting delay calculation for Hold views
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: sixteenbitcpu_top_pads
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1713.84)
*** Calculating scaling factor for bc libraries using the default operating condition of each library.
Total number of fetched objects 4301
AAE_INFO-618: Total number of nets in the design is 4503,  97.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=1713.26 CPU=0:00:00.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1713.26 CPU=0:00:00.6 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1713.3M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1713.3M)

Executing IPO callback for view pruning ..

Active hold views:
 bc
  Dominating endpoints: 0
  Dominating TNS: -0.000

Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=1695.64)
Glitch Analysis: View bc -- Total Number of Nets Skipped = 150. 
Glitch Analysis: View bc -- Total Number of Nets Analyzed = 4301. 
Total number of fetched objects 4301
AAE_INFO-618: Total number of nets in the design is 4503,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1702.54 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1702.54 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=0:03:51 mem=1702.5M)
Done building cte hold timing graph (fixHold) cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:03:51 mem=1702.5M ***
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:01.2 real=0:00:01.0 totSessionCpu=0:03:52 mem=1717.8M ***
Running 'restoreTimingGraph -file /tmp/innovus_temp_4150751_lab1-23.eng.utah.edu_u1174481_NpZs3t/opt_timing_graph_31nlEi/timingGraph.tgz -dir /tmp/innovus_temp_4150751_lab1-23.eng.utah.edu_u1174481_NpZs3t/opt_timing_graph_31nlEi -prefix timingGraph'
Done restoreTimingGraph
Done building cte setup timing graph (fixHold) cpu=0:00:01.4 real=0:00:01.0 totSessionCpu=0:03:52 mem=1771.7M ***
Setting latch borrow mode to budget during optimization.

*Info: minBufDelay = 113.9 ps, libStdDelay = 40.9 ps, minBufSize = 43904000 (5.0)
*Info: worst delay setup view: wc
**WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
**WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.

------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 wc
Hold views included:
 bc

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.231  |  4.231  | 17.057  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   330   |   330   |   315   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.142  |  0.142  |  0.154  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   330   |   330   |   315   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.005%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:07, mem = 1654.8M, totSessionCpu=0:03:52 **
*** BuildHoldData #2 [finish] : cpu/real = 0:00:01.5/0:00:01.8 (0.8), totSession cpu/real = 0:03:51.9/0:31:48.2 (0.1), mem = 1766.7M
*** HoldOpt #1 [begin] : totSession cpu/real = 0:03:51.9/0:31:48.2 (0.1), mem = 1766.7M
*info: Run optDesign holdfix with 1 thread.
Info: 8 multi-instantiated hierarchical instance nets excluded from IPO operation.
Info: 0 don't touch net , 15 undriven nets excluded from IPO operation.
Info: 7 io nets excluded
**WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
Type 'man IMPECO-560' for more detail.
**WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
Type 'man IMPOPT-3115' for more detail.
*Info: 2 ununiquified hinsts
Info: 2 clock nets excluded from IPO operation.
*** Hold timing is met. Hold fixing is not needed 
**INFO: total 0 insts, 0 nets marked don't touch
**INFO: total 0 insts, 0 nets marked don't touch DB property
**INFO: total 0 insts, 0 nets unmarked don't touch

*** HoldOpt #1 [finish] : cpu/real = 0:00:00.0/0:00:00.1 (0.1), totSession cpu/real = 0:03:51.9/0:31:48.3 (0.1), mem = 1767.7M
**INFO: flowCheckPoint #4 OptimizationPreEco
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:00:05, real = 0:00:07, mem = 1650.7M, totSessionCpu=0:03:52 **
**WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
**WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=1767.71M, totSessionCpu=0:03:52).
**optDesign ... cpu = 0:00:05, real = 0:00:07, mem = 1654.7M, totSessionCpu=0:03:52 **

**WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
**WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
Skipping post route harden opt
Default Rule : ""
Non Default Rules :
Worst Slack : 4.231 ns

Start Layer Assignment ...
WNS(4.231ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)

Select 0 cadidates out of 4503.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : 4.231 ns

Start Layer Assignment ...
WNS(4.231ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)

Select 0 cadidates out of 4503.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)
**WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
**WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.

------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.231  |  4.231  | 17.057  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   330   |   330   |   315   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.005%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:08, mem = 1602.3M, totSessionCpu=0:03:53 **
**INFO: flowCheckPoint #5 GlobalDetailRoute
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:03:53 mem=1720.4M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1720.4MB
Summary Report:
Instances move: 0 (out of 4291 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1720.4MB
*** Finished refinePlace (0:03:53 mem=1720.4M) ***
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
Existing Dirty Nets : 0
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 0
*** EcoRoute #1 [begin] : totSession cpu/real = 0:03:52.7/0:31:49.5 (0.1), mem = 1720.4M

globalDetailRoute

#Start globalDetailRoute on Sat Dec  3 21:51:23 2022
#
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/r of net r because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/w_a of net w_a because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/w_b of net w_b because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in[0] of net mem_in[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/addr[0] of net addr[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_out[0] of net mem_out[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#num needed restored net=0
#need_extraction net=0 (total=4503)
#WARNING (NRDB-733) PIN addr[0] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
#WARNING (NRDB-733) PIN clk in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
#WARNING (NRDB-733) PIN mem_in[0] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
#WARNING (NRDB-733) PIN mem_out[0] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
#WARNING (NRDB-733) PIN r in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
#WARNING (NRDB-733) PIN w_a in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
#WARNING (NRDB-733) PIN w_b in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
#Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
#NanoRoute Version 20.15-s105_1 NR210726-1341/20_15-UB
#Skip comparing routing design signature in db-snapshot flow
#Total number of trivial nets (e.g. < 2 pins) = 194 (skipped).
#Total number of routable nets = 4309.
#Total number of nets in the design = 4503.
#4309 routable nets have routed wires.
#No nets have been global routed.
#Start routing data preparation on Sat Dec  3 21:51:23 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 4501 nets.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Initial pin access analysis.
#Detail pin access analysis.
# METAL1       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.48500
# METAL2       V   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
# METAL3       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
# METAL4       V   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
# METAL5       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
# METAL6       V   Track-Pitch = 1.12000    Line-2-Via Pitch = 0.95000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1600.93 (MB), peak = 1684.23 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer METAL3's pitch = 0.56000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1603.42 (MB), peak = 1684.23 (MB)
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Sat Dec  3 21:51:23 2022
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.36 (MB)
#Total memory = 1603.42 (MB)
#Peak memory = 1684.23 (MB)
#
#
#Start global routing on Sat Dec  3 21:51:23 2022
#
#
#Start global routing initialization on Sat Dec  3 21:51:23 2022
#
#WARNING (NRGR-22) Design is already detail routed.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.53 (MB)
#Total memory = 1603.59 (MB)
#Peak memory = 1684.23 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1606.21 (MB), peak = 1684.23 (MB)
#Complete Detail Routing.
#Total wire length = 117258 um.
#Total half perimeter of net bounding box = 105408 um.
#Total wire length on LAYER METAL1 = 2736 um.
#Total wire length on LAYER METAL2 = 38413 um.
#Total wire length on LAYER METAL3 = 40359 um.
#Total wire length on LAYER METAL4 = 30135 um.
#Total wire length on LAYER METAL5 = 4934 um.
#Total wire length on LAYER METAL6 = 682 um.
#Total number of vias = 24523
#Up-Via Summary (total 24523):
#           
#-----------------------
# METAL1          13069
# METAL2           9048
# METAL3           2188
# METAL4            200
# METAL5             18
#-----------------------
#                 24523 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = -0.04 (MB)
#Total memory = 1603.55 (MB)
#Peak memory = 1684.23 (MB)
#WARNING (NRDB-106) Diffusion area of diode 'ANTENNA' is not defined. Please change your LEF file.
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Sat Dec  3 21:51:24 2022
#
#WARNING (NRDB-106) Diffusion area of diode 'ANTENNA' is not defined. Please change your LEF file.
#
#Start Post Route Wire Spread.
#Done with 47 horizontal wires in 6 hboxes and 37 vertical wires in 5 hboxes.
#Complete Post Route Wire Spread.
#
#Total wire length = 117293 um.
#Total half perimeter of net bounding box = 105408 um.
#Total wire length on LAYER METAL1 = 2736 um.
#Total wire length on LAYER METAL2 = 38418 um.
#Total wire length on LAYER METAL3 = 40373 um.
#Total wire length on LAYER METAL4 = 30150 um.
#Total wire length on LAYER METAL5 = 4934 um.
#Total wire length on LAYER METAL6 = 682 um.
#Total number of vias = 24523
#Up-Via Summary (total 24523):
#           
#-----------------------
# METAL1          13069
# METAL2           9048
# METAL3           2188
# METAL4            200
# METAL5             18
#-----------------------
#                 24523 
#
#WARNING (NRDB-106) Diffusion area of diode 'ANTENNA' is not defined. Please change your LEF file.
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1606.50 (MB), peak = 1684.23 (MB)
#CELL_VIEW sixteenbitcpu_top_pads,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#Post Route wire spread is done.
#Total wire length = 117293 um.
#Total half perimeter of net bounding box = 105408 um.
#Total wire length on LAYER METAL1 = 2736 um.
#Total wire length on LAYER METAL2 = 38418 um.
#Total wire length on LAYER METAL3 = 40373 um.
#Total wire length on LAYER METAL4 = 30150 um.
#Total wire length on LAYER METAL5 = 4934 um.
#Total wire length on LAYER METAL6 = 682 um.
#Total number of vias = 24523
#Up-Via Summary (total 24523):
#           
#-----------------------
# METAL1          13069
# METAL2           9048
# METAL3           2188
# METAL4            200
# METAL5             18
#-----------------------
#                 24523 
#
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:01
#Increased memory = 0.03 (MB)
#Total memory = 1603.62 (MB)
#Peak memory = 1684.23 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = -2.43 (MB)
#Total memory = 1600.07 (MB)
#Peak memory = 1684.23 (MB)
#Number of warnings = 18
#Total number of warnings = 47
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Dec  3 21:51:24 2022
#
*** EcoRoute #1 [finish] : cpu/real = 0:00:00.7/0:00:01.4 (0.5), totSession cpu/real = 0:03:53.4/0:31:50.9 (0.1), mem = 1723.2M
**optDesign ... cpu = 0:00:07, real = 0:00:10, mem = 1600.4M, totSessionCpu=0:03:53 **
New Signature Flow (restoreNanoRouteOptions) ....
Extraction called for design 'sixteenbitcpu_top_pads' of instances=4304 and nets=4503 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design sixteenbitcpu_top_pads.
RC Extraction called in multi-corner(2) mode.
Process corner(s) are loaded.
 Corner: wc
 Corner: bc
extractDetailRC Option : -outfile /tmp/innovus_temp_4150751_lab1-23.eng.utah.edu_u1174481_NpZs3t/sixteenbitcpu_top_pads_4150751_7osVkz.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1723.2M)
Extracted 10.0046% (CPU Time= 0:00:00.1  MEM= 1782.0M)
Extracted 20.0035% (CPU Time= 0:00:00.1  MEM= 1782.0M)
Extracted 30.0052% (CPU Time= 0:00:00.1  MEM= 1782.0M)
Extracted 40.0041% (CPU Time= 0:00:00.1  MEM= 1782.0M)
Extracted 50.0058% (CPU Time= 0:00:00.1  MEM= 1782.0M)
Extracted 60.0046% (CPU Time= 0:00:00.1  MEM= 1782.0M)
Extracted 70.0035% (CPU Time= 0:00:00.2  MEM= 1782.0M)
Extracted 80.0052% (CPU Time= 0:00:00.2  MEM= 1782.0M)
Extracted 90.0041% (CPU Time= 0:00:00.2  MEM= 1782.0M)
Extracted 100% (CPU Time= 0:00:00.3  MEM= 1782.0M)
Number of Extracted Resistors     : 61667
Number of Extracted Ground Cap.   : 63193
Number of Extracted Coupling Cap. : 118448
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: wc
 Corner: bc
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1746.8M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:00.0  MEM: 1754.785M)
**optDesign ... cpu = 0:00:07, real = 0:00:10, mem = 1558.2M, totSessionCpu=0:03:54 **
Starting delay calculation for Setup views
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: sixteenbitcpu_top_pads
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1702.07)
*** Calculating scaling factor for wc libraries using the default operating condition of each library.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Total number of fetched objects 4301
AAE_INFO-618: Total number of nets in the design is 4503,  96.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=1700.76 CPU=0:00:00.6 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1700.76 CPU=0:00:00.7 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1700.8M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1700.8M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=1632.88)
Glitch Analysis: View wc -- Total Number of Nets Skipped = 98. 
Glitch Analysis: View wc -- Total Number of Nets Analyzed = 4301. 
Total number of fetched objects 4301
AAE_INFO-618: Total number of nets in the design is 4503,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1676.57 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1676.57 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:03:55 mem=1676.6M)
**WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
**WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.

------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.231  |  4.231  | 17.057  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   330   |   330   |   315   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.005%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:08, real = 0:00:12, mem = 1544.4M, totSessionCpu=0:03:55 **
Executing marking Critical Nets1
**INFO: flowCheckPoint #6 OptimizationRecovery
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:00:08, real = 0:00:12, mem = 1544.4M, totSessionCpu=0:03:55 **
**WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
**WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=1649.83M, totSessionCpu=0:03:55).
**optDesign ... cpu = 0:00:08, real = 0:00:12, mem = 1544.4M, totSessionCpu=0:03:55 **

Latch borrow mode reset to max_borrow
**INFO: flowCheckPoint #7 FinalSummary
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:08, real = 0:00:12, mem = 1544.4M, totSessionCpu=0:03:55 **
Running 'saveTimingGraph -compress -file /tmp/innovus_temp_4150751_lab1-23.eng.utah.edu_u1174481_NpZs3t/opt_timing_graph_JK7LJB/timingGraph.tgz -dir /tmp/innovus_temp_4150751_lab1-23.eng.utah.edu_u1174481_NpZs3t/opt_timing_graph_JK7LJB -prefix timingGraph'
Done saveTimingGraph
Starting delay calculation for Hold views
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: sixteenbitcpu_top_pads
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1660.62)
*** Calculating scaling factor for bc libraries using the default operating condition of each library.
Total number of fetched objects 4301
AAE_INFO-618: Total number of nets in the design is 4503,  97.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=1676.05 CPU=0:00:00.6 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1676.05 CPU=0:00:00.6 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1676.1M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1676.1M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=1629.17)
Glitch Analysis: View bc -- Total Number of Nets Skipped = 154. 
Glitch Analysis: View bc -- Total Number of Nets Analyzed = 4301. 
Total number of fetched objects 4301
AAE_INFO-618: Total number of nets in the design is 4503,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1668.33 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1668.33 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=0:03:56 mem=1668.3M)
Running 'restoreTimingGraph -file /tmp/innovus_temp_4150751_lab1-23.eng.utah.edu_u1174481_NpZs3t/opt_timing_graph_JK7LJB/timingGraph.tgz -dir /tmp/innovus_temp_4150751_lab1-23.eng.utah.edu_u1174481_NpZs3t/opt_timing_graph_JK7LJB -prefix timingGraph'
Done restoreTimingGraph
**WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
**WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
**WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
**WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
**WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
**WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
**WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
**WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.

------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 wc 
Hold views included:
 bc

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.231  |  4.231  | 17.057  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   330   |   330   |   315   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.142  |  0.142  |  0.154  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   330   |   330   |   315   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.005%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:10, real = 0:00:14, mem = 1611.0M, totSessionCpu=0:03:57 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
*** optDesign #1 [finish] : cpu/real = 0:00:10.0/0:00:13.6 (0.7), totSession cpu/real = 0:03:56.8/0:31:55.6 (0.1), mem = 1711.3M
<CMD> saveDesign DBS/16bitcpu_route.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=12/03 21:51:55, mem=1610.6M)
% Begin Save ccopt configuration ... (date=12/03 21:51:55, mem=1610.6M)
% End Save ccopt configuration ... (date=12/03 21:51:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=1610.9M, current mem=1610.9M)
% Begin Save netlist data ... (date=12/03 21:51:55, mem=1610.9M)
Writing Binary DB to DBS/16bitcpu_route.enc.dat/sixteenbitcpu_top_pads.v.bin in single-threaded mode...
% End Save netlist data ... (date=12/03 21:51:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=1610.9M, current mem=1610.9M)
Saving symbol-table file ...
Saving congestion map file DBS/16bitcpu_route.enc.dat/sixteenbitcpu_top_pads.route.congmap.gz ...
% Begin Save AAE data ... (date=12/03 21:51:55, mem=1611.1M)
Saving AAE Data ...
% End Save AAE data ... (date=12/03 21:51:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=1611.1M, current mem=1611.1M)
Saving preference file DBS/16bitcpu_route.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=12/03 21:51:56, mem=1611.3M)
Saving floorplan file ...
% End Save floorplan data ... (date=12/03 21:51:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=1611.3M, current mem=1611.3M)
Saving PG file DBS/16bitcpu_route.enc.dat/sixteenbitcpu_top_pads.pg.gz, version#2, (Created by Innovus v20.15-s105_1 on Sat Dec  3 21:51:56 2022)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1712.0M) ***
Saving Drc markers ...
... 4 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
% Begin Save placement data ... (date=12/03 21:51:56, mem=1611.3M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=12/03 21:51:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=1611.4M, current mem=1611.4M)
% Begin Save routing data ... (date=12/03 21:51:56, mem=1611.4M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1712.0M) ***
% End Save routing data ... (date=12/03 21:51:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=1611.5M, current mem=1611.5M)
Saving property file DBS/16bitcpu_route.enc.dat/sixteenbitcpu_top_pads.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1715.0M) ***
#Saving pin access data to file DBS/16bitcpu_route.enc.dat/sixteenbitcpu_top_pads.apa ...
#
% Begin Save power constraints data ... (date=12/03 21:51:56, mem=1611.5M)
% End Save power constraints data ... (date=12/03 21:51:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=1611.5M, current mem=1611.5M)
wc bc
Generated self-contained design 16bitcpu_route.enc.dat
#% End save design ... (date=12/03 21:51:57, total cpu=0:00:00.3, real=0:00:02.0, peak res=1611.8M, current mem=1611.8M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> getFillerMode -quiet
<CMD> addFiller -cell FILL1 FILL16 FILL2 FILL32 FILL4 FILL8 -prefix FILLER
**WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
Type 'man IMPSP-5217' for more detail.
*INFO: Adding fillers to top-module.
*INFO:   Added 33 filler insts (cell FILL32 / prefix FILLER).
*INFO:   Added 42 filler insts (cell FILL16 / prefix FILLER).
*INFO:   Added 204 filler insts (cell FILL8 / prefix FILLER).
*INFO:   Added 655 filler insts (cell FILL4 / prefix FILLER).
*INFO:   Added 2776 filler insts (cell FILL2 / prefix FILLER).
*INFO:   Added 1642 filler insts (cell FILL1 / prefix FILLER).
*INFO: Total 5352 filler insts added - prefix FILLER (CPU: 0:00:00.2).
For 5352 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
<CMD> zoomBox -758.68950 -191.82400 1406.49350 854.96300
<CMD> zoomBox -850.36400 -294.75700 1696.91050 936.75750
<CMD> zoomBox -659.20350 -170.45700 1505.98000 876.33050
<CMD> setDrawView ameba
<CMD> setDrawView fplan
<CMD> setDrawView ameba
<CMD> setDrawView place
<CMD> zoomBox -201.57350 245.76800 759.13150 710.23400
<CMD> zoomBox -62.73100 353.63900 527.26200 638.87900
<CMD> zoomBox 1.45850 391.90650 427.72850 597.99250
<CMD> zoomBox -216.75050 293.71550 743.95450 758.18150
<CMD> zoomBox -366.74300 219.82850 962.95250 862.68800
<CMD> zoomBox -479.90700 172.98250 1084.44150 929.28800
<CMD> zoomBox -147.55550 238.54350 982.68600 784.97400
<CMD> pan 677.43550 747.76850
<CMD> zoomBox 197.52850 267.86150 891.63900 603.43850
<CMD> zoomBox 120.66600 204.37850 1081.37250 668.84500
<CMD> zoomBox 97.93150 171.85750 1228.17500 718.28900
<CMD> saveDesign DBS/16bitcpu_filler.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=12/03 21:53:55, mem=1617.8M)
% Begin Save ccopt configuration ... (date=12/03 21:53:55, mem=1617.8M)
% End Save ccopt configuration ... (date=12/03 21:53:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=1617.9M, current mem=1617.9M)
% Begin Save netlist data ... (date=12/03 21:53:55, mem=1617.9M)
Writing Binary DB to DBS/16bitcpu_filler.enc.dat/sixteenbitcpu_top_pads.v.bin in single-threaded mode...
% End Save netlist data ... (date=12/03 21:53:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=1617.9M, current mem=1617.9M)
Saving symbol-table file ...
Saving congestion map file DBS/16bitcpu_filler.enc.dat/sixteenbitcpu_top_pads.route.congmap.gz ...
% Begin Save AAE data ... (date=12/03 21:53:55, mem=1617.9M)
Saving AAE Data ...
% End Save AAE data ... (date=12/03 21:53:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=1617.9M, current mem=1617.9M)
Saving preference file DBS/16bitcpu_filler.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=12/03 21:53:56, mem=1617.9M)
Saving floorplan file ...
% End Save floorplan data ... (date=12/03 21:53:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=1617.9M, current mem=1617.9M)
Saving PG file DBS/16bitcpu_filler.enc.dat/sixteenbitcpu_top_pads.pg.gz, version#2, (Created by Innovus v20.15-s105_1 on Sat Dec  3 21:53:56 2022)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1736.1M) ***
Saving Drc markers ...
... 4 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
% Begin Save placement data ... (date=12/03 21:53:56, mem=1618.0M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=12/03 21:53:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=1618.0M, current mem=1618.0M)
% Begin Save routing data ... (date=12/03 21:53:56, mem=1618.0M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1736.1M) ***
% End Save routing data ... (date=12/03 21:53:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=1618.0M, current mem=1618.0M)
Saving property file DBS/16bitcpu_filler.enc.dat/sixteenbitcpu_top_pads.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1739.1M) ***
#Saving pin access data to file DBS/16bitcpu_filler.enc.dat/sixteenbitcpu_top_pads.apa ...
#
% Begin Save power constraints data ... (date=12/03 21:53:56, mem=1618.0M)
% End Save power constraints data ... (date=12/03 21:53:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=1618.0M, current mem=1618.0M)
wc bc
Generated self-contained design 16bitcpu_filler.enc.dat
#% End save design ... (date=12/03 21:53:57, total cpu=0:00:00.4, real=0:00:02.0, peak res=1618.2M, current mem=1618.2M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> verifyConnectivity -type all -noAntenna -report RPT/16bitcpu.conn.rpt -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Sat Dec  3 21:55:02 2022

Design Name: sixteenbitcpu_top_pads
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (582.9600, 808.8800)
Error Limit = 1000; Warning Limit = 50
Check all nets
Net VDD: has an unconnected terminal, has special routes with opens, has regular routing with opens.
Net VSS: has an unconnected terminal, has special routes with opens, has regular routing with opens.

Begin Summary 
    18 Problem(s) (IMPVFC-96): Terminal(s) are not connected.
    2 Problem(s) (IMPVFC-200): Special Wires: Pieces of the net are not connected together.
    2 Problem(s) (IMPVFC-92): Pieces of the net are not connected together.
    22 total info(s) created.
End Summary

End Time: Sat Dec  3 21:55:02 2022
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 22 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.2  MEM: 0.000M)

<CMD> fit
<CMD> selectMarker 233.2000 679.7800 269.3500 714.5800 2 3 21
<CMD> deselectAll
<CMD> zoomBox -256.84650 208.60500 703.85650 673.07000
<CMD> zoomBox -83.39700 347.06450 418.09600 589.51800
<CMD> zoomBox -12.88050 405.47900 295.09900 554.37600
<CMD> selectMarker 94.3000 485.6800 129.1000 521.8300 2 3 21
<CMD> deselectAll
<CMD> selectMarker 94.3000 485.6800 129.1000 521.8300 2 3 21
<CMD> deselectAll
<CMD> selectMarker 94.3000 485.6800 129.1000 521.8300 2 3 21
<CMD> zoomBox -60.60950 367.77950 365.66050 573.86550
<CMD> zoomBox -60.60950 326.56250 365.66050 532.64850
<CMD> zoomBox -60.60950 305.95400 365.66050 512.04000
<CMD> zoomBox -219.90100 184.26850 596.69800 579.06450
<CMD> zoomBox -754.39800 -94.54400 1086.01350 795.22800
<CMD> zoomBox -1971.35550 -527.57200 1554.29550 1176.95200
<CMD> zoomBox -1576.70750 -380.33450 1420.09600 1068.51100
<CMD> zoomBox -1241.25700 -255.18250 1306.02650 976.33650
<CMD> zoomBox -1019.07850 -137.54500 1146.11350 909.24650
<CMD> zoomBox -770.27050 -43.80250 1070.14300 845.97050
<CMD> zoomBox -1005.79900 -120.94500 1159.39400 925.84700
<CMD> zoomBox -795.66000 -72.90200 1044.75450 816.87150
<CMD> deselectAll
<CMD> setDrawView ameba
<CMD> setDrawView ameba
<CMD> setDrawView place
<CMD> zoomBox -674.80800 238.58450 285.90050 703.05200

--------------------------------------------------------------------------------
Exiting Innovus on Sat Dec  3 22:24:08 2022
  Total CPU time:     0:06:53
  Total real time:    1:04:36
  Peak memory (main): 1654.86MB


*** Memory Usage v#1 (Current mem = 1753.398M, initial mem = 290.191M) ***
*** Message Summary: 251 warning(s), 2 error(s)

--- Ending "Innovus" (totcpu=0:06:48, real=1:04:35, mem=1753.4M) ---
