Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date              : Sun Jun 22 11:10:20 2025
| Host              : Hadi running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file TopModule_timing_summary_routed.rpt -pb TopModule_timing_summary_routed.pb -rpx TopModule_timing_summary_routed.rpx -warn_on_violation
| Design            : TopModule
| Device            : xczu4eg-fbvb900
| Speed File        : -3  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 113 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.282        0.000                      0                 2643        0.003        0.000                      0                 2643        0.147        0.000                       0                   817  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 0.770}        1.539           649.773         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.282        0.000                      0                 2643        0.003        0.000                      0                 2643        0.147        0.000                       0                   817  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.282ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.003ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.282ns  (required time - arrival time)
  Source:                 NoiseFilter/InvDivMult/DSP48E2_inst/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@0.770ns period=1.539ns})
  Destination:            NoiseFilter/pixelOut_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.770ns period=1.539ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.539ns  (clk rise@1.539ns - clk rise@0.000ns)
  Data Path Delay:        1.117ns  (logic 0.518ns (46.374%)  route 0.599ns (53.626%))
  Logic Levels:           5  (CARRY8=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.200ns = ( 2.739 - 1.539 ) 
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.710ns (routing 0.001ns, distribution 0.709ns)
  Clock Net Delay (Destination): 0.568ns (routing 0.001ns, distribution 0.567ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG6                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG6                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.533     0.533 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.533    clk_IBUF_inst/OUT
    AG6                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.533 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.314     0.847    clk_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.875 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=856, routed)         0.710     1.585    NoiseFilter/InvDivMult/DSP48E2_inst/CLK
    DSP48E2_X7Y58        DSP_OUTPUT                                   r  NoiseFilter/InvDivMult/DSP48E2_inst/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y58        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[1])
                                                      0.194     1.779 f  NoiseFilter/InvDivMult/DSP48E2_inst/DSP_OUTPUT_INST/P[1]
                         net (fo=2, routed)           0.289     2.068    NoiseFilter/InvDivMult/pixelOut_x[1]
    SLICE_X28Y146        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.090     2.158 r  NoiseFilter/InvDivMult/pixelOut0_carry_i_16/O
                         net (fo=1, routed)           0.016     2.174    NoiseFilter/InvDivMult_n_34
    SLICE_X28Y146        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.173     2.347 r  NoiseFilter/pixelOut0_carry/CO[7]
                         net (fo=1, routed)           0.023     2.370    NoiseFilter/pixelOut0_carry_n_0
    SLICE_X28Y147        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.012     2.382 r  NoiseFilter/pixelOut0_carry__0/CO[7]
                         net (fo=1, routed)           0.023     2.405    NoiseFilter/pixelOut0_carry__0_n_0
    SLICE_X28Y148        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.018     2.423 r  NoiseFilter/pixelOut0_carry__1/CO[7]
                         net (fo=8, routed)           0.200     2.623    NoiseFilter/pixelOut0_carry__1_n_0
    SLICE_X27Y149        LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.031     2.654 r  NoiseFilter/pixelOut[5]_i_1/O
                         net (fo=1, routed)           0.048     2.702    NoiseFilter/pixelOut[5]_i_1_n_0
    SLICE_X27Y149        FDRE                                         r  NoiseFilter/pixelOut_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.539     1.539 r  
    AG6                                               0.000     1.539 r  clk (IN)
                         net (fo=0)                   0.000     1.539    clk_IBUF_inst/I
    AG6                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.329     1.868 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.868    clk_IBUF_inst/OUT
    AG6                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.868 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.279     2.147    clk_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.171 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=856, routed)         0.568     2.739    NoiseFilter/clk_IBUF_BUFG
    SLICE_X27Y149        FDRE                                         r  NoiseFilter/pixelOut_reg[5]/C
                         clock pessimism              0.258     2.997    
                         clock uncertainty           -0.035     2.961    
    SLICE_X27Y149        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.023     2.984    NoiseFilter/pixelOut_reg[5]
  -------------------------------------------------------------------
                         required time                          2.984    
                         arrival time                          -2.702    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (required time - arrival time)
  Source:                 NoiseFilter/InvDivMult/DSP48E2_inst/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@0.770ns period=1.539ns})
  Destination:            NoiseFilter/pixelOut_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.770ns period=1.539ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.539ns  (clk rise@1.539ns - clk rise@0.000ns)
  Data Path Delay:        1.117ns  (logic 0.518ns (46.374%)  route 0.599ns (53.626%))
  Logic Levels:           5  (CARRY8=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.200ns = ( 2.739 - 1.539 ) 
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.710ns (routing 0.001ns, distribution 0.709ns)
  Clock Net Delay (Destination): 0.568ns (routing 0.001ns, distribution 0.567ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG6                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG6                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.533     0.533 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.533    clk_IBUF_inst/OUT
    AG6                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.533 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.314     0.847    clk_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.875 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=856, routed)         0.710     1.585    NoiseFilter/InvDivMult/DSP48E2_inst/CLK
    DSP48E2_X7Y58        DSP_OUTPUT                                   r  NoiseFilter/InvDivMult/DSP48E2_inst/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y58        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[1])
                                                      0.194     1.779 f  NoiseFilter/InvDivMult/DSP48E2_inst/DSP_OUTPUT_INST/P[1]
                         net (fo=2, routed)           0.289     2.068    NoiseFilter/InvDivMult/pixelOut_x[1]
    SLICE_X28Y146        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.090     2.158 r  NoiseFilter/InvDivMult/pixelOut0_carry_i_16/O
                         net (fo=1, routed)           0.016     2.174    NoiseFilter/InvDivMult_n_34
    SLICE_X28Y146        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.173     2.347 r  NoiseFilter/pixelOut0_carry/CO[7]
                         net (fo=1, routed)           0.023     2.370    NoiseFilter/pixelOut0_carry_n_0
    SLICE_X28Y147        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.012     2.382 r  NoiseFilter/pixelOut0_carry__0/CO[7]
                         net (fo=1, routed)           0.023     2.405    NoiseFilter/pixelOut0_carry__0_n_0
    SLICE_X28Y148        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.018     2.423 r  NoiseFilter/pixelOut0_carry__1/CO[7]
                         net (fo=8, routed)           0.198     2.621    NoiseFilter/pixelOut0_carry__1_n_0
    SLICE_X27Y149        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.031     2.652 r  NoiseFilter/pixelOut[7]_i_1/O
                         net (fo=1, routed)           0.050     2.702    NoiseFilter/pixelOut[7]_i_1_n_0
    SLICE_X27Y149        FDRE                                         r  NoiseFilter/pixelOut_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.539     1.539 r  
    AG6                                               0.000     1.539 r  clk (IN)
                         net (fo=0)                   0.000     1.539    clk_IBUF_inst/I
    AG6                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.329     1.868 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.868    clk_IBUF_inst/OUT
    AG6                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.868 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.279     2.147    clk_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.171 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=856, routed)         0.568     2.739    NoiseFilter/clk_IBUF_BUFG
    SLICE_X27Y149        FDRE                                         r  NoiseFilter/pixelOut_reg[7]/C
                         clock pessimism              0.258     2.997    
                         clock uncertainty           -0.035     2.961    
    SLICE_X27Y149        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.023     2.984    NoiseFilter/pixelOut_reg[7]
  -------------------------------------------------------------------
                         required time                          2.984    
                         arrival time                          -2.702    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.291ns  (required time - arrival time)
  Source:                 NoiseFilter/InvDivMult/DSP48E2_inst/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@0.770ns period=1.539ns})
  Destination:            NoiseFilter/pixelOut_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.770ns period=1.539ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.539ns  (clk rise@1.539ns - clk rise@0.000ns)
  Data Path Delay:        1.167ns  (logic 0.601ns (51.500%)  route 0.566ns (48.500%))
  Logic Levels:           5  (CARRY8=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.213ns = ( 2.752 - 1.539 ) 
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.710ns (routing 0.001ns, distribution 0.709ns)
  Clock Net Delay (Destination): 0.581ns (routing 0.001ns, distribution 0.580ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG6                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG6                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.533     0.533 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.533    clk_IBUF_inst/OUT
    AG6                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.533 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.314     0.847    clk_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.875 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=856, routed)         0.710     1.585    NoiseFilter/InvDivMult/DSP48E2_inst/CLK
    DSP48E2_X7Y58        DSP_OUTPUT                                   r  NoiseFilter/InvDivMult/DSP48E2_inst/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y58        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[1])
                                                      0.194     1.779 f  NoiseFilter/InvDivMult/DSP48E2_inst/DSP_OUTPUT_INST/P[1]
                         net (fo=2, routed)           0.289     2.068    NoiseFilter/InvDivMult/pixelOut_x[1]
    SLICE_X28Y146        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.090     2.158 r  NoiseFilter/InvDivMult/pixelOut0_carry_i_16/O
                         net (fo=1, routed)           0.016     2.174    NoiseFilter/InvDivMult_n_34
    SLICE_X28Y146        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.173     2.347 r  NoiseFilter/pixelOut0_carry/CO[7]
                         net (fo=1, routed)           0.023     2.370    NoiseFilter/pixelOut0_carry_n_0
    SLICE_X28Y147        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.012     2.382 r  NoiseFilter/pixelOut0_carry__0/CO[7]
                         net (fo=1, routed)           0.023     2.405    NoiseFilter/pixelOut0_carry__0_n_0
    SLICE_X28Y148        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.018     2.423 r  NoiseFilter/pixelOut0_carry__1/CO[7]
                         net (fo=8, routed)           0.161     2.584    NoiseFilter/pixelOut0_carry__1_n_0
    SLICE_X28Y149        LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.114     2.698 r  NoiseFilter/pixelOut[6]_i_1/O
                         net (fo=1, routed)           0.054     2.752    NoiseFilter/pixelOut[6]_i_1_n_0
    SLICE_X28Y149        FDRE                                         r  NoiseFilter/pixelOut_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.539     1.539 r  
    AG6                                               0.000     1.539 r  clk (IN)
                         net (fo=0)                   0.000     1.539    clk_IBUF_inst/I
    AG6                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.329     1.868 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.868    clk_IBUF_inst/OUT
    AG6                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.868 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.279     2.147    clk_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.171 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=856, routed)         0.581     2.752    NoiseFilter/clk_IBUF_BUFG
    SLICE_X28Y149        FDRE                                         r  NoiseFilter/pixelOut_reg[6]/C
                         clock pessimism              0.303     3.055    
                         clock uncertainty           -0.035     3.020    
    SLICE_X28Y149        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.023     3.043    NoiseFilter/pixelOut_reg[6]
  -------------------------------------------------------------------
                         required time                          3.043    
                         arrival time                          -2.752    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.322ns  (required time - arrival time)
  Source:                 NoiseFilter/InvDivMult/DSP48E2_inst/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@0.770ns period=1.539ns})
  Destination:            NoiseFilter/pixelOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.770ns period=1.539ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.539ns  (clk rise@1.539ns - clk rise@0.000ns)
  Data Path Delay:        1.138ns  (logic 0.577ns (50.703%)  route 0.561ns (49.297%))
  Logic Levels:           5  (CARRY8=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.215ns = ( 2.754 - 1.539 ) 
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.710ns (routing 0.001ns, distribution 0.709ns)
  Clock Net Delay (Destination): 0.583ns (routing 0.001ns, distribution 0.582ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG6                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG6                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.533     0.533 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.533    clk_IBUF_inst/OUT
    AG6                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.533 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.314     0.847    clk_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.875 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=856, routed)         0.710     1.585    NoiseFilter/InvDivMult/DSP48E2_inst/CLK
    DSP48E2_X7Y58        DSP_OUTPUT                                   r  NoiseFilter/InvDivMult/DSP48E2_inst/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y58        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[1])
                                                      0.194     1.779 f  NoiseFilter/InvDivMult/DSP48E2_inst/DSP_OUTPUT_INST/P[1]
                         net (fo=2, routed)           0.289     2.068    NoiseFilter/InvDivMult/pixelOut_x[1]
    SLICE_X28Y146        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.090     2.158 r  NoiseFilter/InvDivMult/pixelOut0_carry_i_16/O
                         net (fo=1, routed)           0.016     2.174    NoiseFilter/InvDivMult_n_34
    SLICE_X28Y146        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.173     2.347 r  NoiseFilter/pixelOut0_carry/CO[7]
                         net (fo=1, routed)           0.023     2.370    NoiseFilter/pixelOut0_carry_n_0
    SLICE_X28Y147        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.012     2.382 r  NoiseFilter/pixelOut0_carry__0/CO[7]
                         net (fo=1, routed)           0.023     2.405    NoiseFilter/pixelOut0_carry__0_n_0
    SLICE_X28Y148        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.018     2.423 r  NoiseFilter/pixelOut0_carry__1/CO[7]
                         net (fo=8, routed)           0.157     2.580    NoiseFilter/pixelOut0_carry__1_n_0
    SLICE_X28Y149        LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.090     2.670 r  NoiseFilter/pixelOut[2]_i_1/O
                         net (fo=1, routed)           0.053     2.723    NoiseFilter/pixelOut[2]_i_1_n_0
    SLICE_X28Y149        FDRE                                         r  NoiseFilter/pixelOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.539     1.539 r  
    AG6                                               0.000     1.539 r  clk (IN)
                         net (fo=0)                   0.000     1.539    clk_IBUF_inst/I
    AG6                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.329     1.868 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.868    clk_IBUF_inst/OUT
    AG6                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.868 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.279     2.147    clk_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.171 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=856, routed)         0.583     2.754    NoiseFilter/clk_IBUF_BUFG
    SLICE_X28Y149        FDRE                                         r  NoiseFilter/pixelOut_reg[2]/C
                         clock pessimism              0.303     3.057    
                         clock uncertainty           -0.035     3.022    
    SLICE_X28Y149        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.023     3.045    NoiseFilter/pixelOut_reg[2]
  -------------------------------------------------------------------
                         required time                          3.045    
                         arrival time                          -2.723    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.342ns  (required time - arrival time)
  Source:                 NoiseFilter/InvDivMult/DSP48E2_inst/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@0.770ns period=1.539ns})
  Destination:            NoiseFilter/pixelOut_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.770ns period=1.539ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.539ns  (clk rise@1.539ns - clk rise@0.000ns)
  Data Path Delay:        1.119ns  (logic 0.587ns (52.458%)  route 0.532ns (47.542%))
  Logic Levels:           5  (CARRY8=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.215ns = ( 2.754 - 1.539 ) 
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.710ns (routing 0.001ns, distribution 0.709ns)
  Clock Net Delay (Destination): 0.583ns (routing 0.001ns, distribution 0.582ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG6                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG6                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.533     0.533 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.533    clk_IBUF_inst/OUT
    AG6                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.533 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.314     0.847    clk_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.875 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=856, routed)         0.710     1.585    NoiseFilter/InvDivMult/DSP48E2_inst/CLK
    DSP48E2_X7Y58        DSP_OUTPUT                                   r  NoiseFilter/InvDivMult/DSP48E2_inst/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y58        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[1])
                                                      0.194     1.779 f  NoiseFilter/InvDivMult/DSP48E2_inst/DSP_OUTPUT_INST/P[1]
                         net (fo=2, routed)           0.289     2.068    NoiseFilter/InvDivMult/pixelOut_x[1]
    SLICE_X28Y146        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.090     2.158 r  NoiseFilter/InvDivMult/pixelOut0_carry_i_16/O
                         net (fo=1, routed)           0.016     2.174    NoiseFilter/InvDivMult_n_34
    SLICE_X28Y146        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.173     2.347 r  NoiseFilter/pixelOut0_carry/CO[7]
                         net (fo=1, routed)           0.023     2.370    NoiseFilter/pixelOut0_carry_n_0
    SLICE_X28Y147        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.012     2.382 r  NoiseFilter/pixelOut0_carry__0/CO[7]
                         net (fo=1, routed)           0.023     2.405    NoiseFilter/pixelOut0_carry__0_n_0
    SLICE_X28Y148        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.018     2.423 r  NoiseFilter/pixelOut0_carry__1/CO[7]
                         net (fo=8, routed)           0.157     2.580    NoiseFilter/pixelOut0_carry__1_n_0
    SLICE_X28Y149        LUT3 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.100     2.680 r  NoiseFilter/pixelOut[0]_i_1/O
                         net (fo=1, routed)           0.024     2.704    NoiseFilter/pixelOut[0]_i_1_n_0
    SLICE_X28Y149        FDRE                                         r  NoiseFilter/pixelOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.539     1.539 r  
    AG6                                               0.000     1.539 r  clk (IN)
                         net (fo=0)                   0.000     1.539    clk_IBUF_inst/I
    AG6                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.329     1.868 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.868    clk_IBUF_inst/OUT
    AG6                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.868 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.279     2.147    clk_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.171 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=856, routed)         0.583     2.754    NoiseFilter/clk_IBUF_BUFG
    SLICE_X28Y149        FDRE                                         r  NoiseFilter/pixelOut_reg[0]/C
                         clock pessimism              0.303     3.057    
                         clock uncertainty           -0.035     3.022    
    SLICE_X28Y149        FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.024     3.046    NoiseFilter/pixelOut_reg[0]
  -------------------------------------------------------------------
                         required time                          3.046    
                         arrival time                          -2.704    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.367ns  (required time - arrival time)
  Source:                 NoiseFilter/InvDivMult/DSP48E2_inst/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@0.770ns period=1.539ns})
  Destination:            NoiseFilter/pixelOut_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.770ns period=1.539ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.539ns  (clk rise@1.539ns - clk rise@0.000ns)
  Data Path Delay:        1.093ns  (logic 0.518ns (47.392%)  route 0.575ns (52.607%))
  Logic Levels:           5  (CARRY8=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.215ns = ( 2.754 - 1.539 ) 
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.710ns (routing 0.001ns, distribution 0.709ns)
  Clock Net Delay (Destination): 0.583ns (routing 0.001ns, distribution 0.582ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG6                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG6                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.533     0.533 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.533    clk_IBUF_inst/OUT
    AG6                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.533 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.314     0.847    clk_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.875 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=856, routed)         0.710     1.585    NoiseFilter/InvDivMult/DSP48E2_inst/CLK
    DSP48E2_X7Y58        DSP_OUTPUT                                   r  NoiseFilter/InvDivMult/DSP48E2_inst/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y58        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[1])
                                                      0.194     1.779 f  NoiseFilter/InvDivMult/DSP48E2_inst/DSP_OUTPUT_INST/P[1]
                         net (fo=2, routed)           0.289     2.068    NoiseFilter/InvDivMult/pixelOut_x[1]
    SLICE_X28Y146        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.090     2.158 r  NoiseFilter/InvDivMult/pixelOut0_carry_i_16/O
                         net (fo=1, routed)           0.016     2.174    NoiseFilter/InvDivMult_n_34
    SLICE_X28Y146        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.173     2.347 r  NoiseFilter/pixelOut0_carry/CO[7]
                         net (fo=1, routed)           0.023     2.370    NoiseFilter/pixelOut0_carry_n_0
    SLICE_X28Y147        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.012     2.382 r  NoiseFilter/pixelOut0_carry__0/CO[7]
                         net (fo=1, routed)           0.023     2.405    NoiseFilter/pixelOut0_carry__0_n_0
    SLICE_X28Y148        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.018     2.423 r  NoiseFilter/pixelOut0_carry__1/CO[7]
                         net (fo=8, routed)           0.153     2.576    NoiseFilter/pixelOut0_carry__1_n_0
    SLICE_X28Y149        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.031     2.607 r  NoiseFilter/pixelOut[4]_i_1/O
                         net (fo=1, routed)           0.071     2.678    NoiseFilter/pixelOut[4]_i_1_n_0
    SLICE_X28Y149        FDRE                                         r  NoiseFilter/pixelOut_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.539     1.539 r  
    AG6                                               0.000     1.539 r  clk (IN)
                         net (fo=0)                   0.000     1.539    clk_IBUF_inst/I
    AG6                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.329     1.868 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.868    clk_IBUF_inst/OUT
    AG6                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.868 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.279     2.147    clk_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.171 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=856, routed)         0.583     2.754    NoiseFilter/clk_IBUF_BUFG
    SLICE_X28Y149        FDRE                                         r  NoiseFilter/pixelOut_reg[4]/C
                         clock pessimism              0.303     3.057    
                         clock uncertainty           -0.035     3.022    
    SLICE_X28Y149        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.023     3.045    NoiseFilter/pixelOut_reg[4]
  -------------------------------------------------------------------
                         required time                          3.045    
                         arrival time                          -2.678    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.373ns  (required time - arrival time)
  Source:                 NoiseFilter/InvDivMult/DSP48E2_inst/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@0.770ns period=1.539ns})
  Destination:            NoiseFilter/pixelOut_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.770ns period=1.539ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.539ns  (clk rise@1.539ns - clk rise@0.000ns)
  Data Path Delay:        1.087ns  (logic 0.518ns (47.654%)  route 0.569ns (52.346%))
  Logic Levels:           5  (CARRY8=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.215ns = ( 2.754 - 1.539 ) 
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.710ns (routing 0.001ns, distribution 0.709ns)
  Clock Net Delay (Destination): 0.583ns (routing 0.001ns, distribution 0.582ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG6                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG6                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.533     0.533 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.533    clk_IBUF_inst/OUT
    AG6                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.533 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.314     0.847    clk_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.875 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=856, routed)         0.710     1.585    NoiseFilter/InvDivMult/DSP48E2_inst/CLK
    DSP48E2_X7Y58        DSP_OUTPUT                                   r  NoiseFilter/InvDivMult/DSP48E2_inst/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y58        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[1])
                                                      0.194     1.779 f  NoiseFilter/InvDivMult/DSP48E2_inst/DSP_OUTPUT_INST/P[1]
                         net (fo=2, routed)           0.289     2.068    NoiseFilter/InvDivMult/pixelOut_x[1]
    SLICE_X28Y146        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.090     2.158 r  NoiseFilter/InvDivMult/pixelOut0_carry_i_16/O
                         net (fo=1, routed)           0.016     2.174    NoiseFilter/InvDivMult_n_34
    SLICE_X28Y146        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.173     2.347 r  NoiseFilter/pixelOut0_carry/CO[7]
                         net (fo=1, routed)           0.023     2.370    NoiseFilter/pixelOut0_carry_n_0
    SLICE_X28Y147        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.012     2.382 r  NoiseFilter/pixelOut0_carry__0/CO[7]
                         net (fo=1, routed)           0.023     2.405    NoiseFilter/pixelOut0_carry__0_n_0
    SLICE_X28Y148        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.018     2.423 r  NoiseFilter/pixelOut0_carry__1/CO[7]
                         net (fo=8, routed)           0.153     2.576    NoiseFilter/pixelOut0_carry__1_n_0
    SLICE_X28Y149        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.031     2.607 r  NoiseFilter/pixelOut[3]_i_1/O
                         net (fo=1, routed)           0.065     2.672    NoiseFilter/pixelOut[3]_i_1_n_0
    SLICE_X28Y149        FDRE                                         r  NoiseFilter/pixelOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.539     1.539 r  
    AG6                                               0.000     1.539 r  clk (IN)
                         net (fo=0)                   0.000     1.539    clk_IBUF_inst/I
    AG6                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.329     1.868 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.868    clk_IBUF_inst/OUT
    AG6                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.868 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.279     2.147    clk_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.171 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=856, routed)         0.583     2.754    NoiseFilter/clk_IBUF_BUFG
    SLICE_X28Y149        FDRE                                         r  NoiseFilter/pixelOut_reg[3]/C
                         clock pessimism              0.303     3.057    
                         clock uncertainty           -0.035     3.022    
    SLICE_X28Y149        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.023     3.045    NoiseFilter/pixelOut_reg[3]
  -------------------------------------------------------------------
                         required time                          3.045    
                         arrival time                          -2.672    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.385ns  (required time - arrival time)
  Source:                 NoiseFilter/InvDivMult/DSP48E2_inst/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@0.770ns period=1.539ns})
  Destination:            NoiseFilter/pixelOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.770ns period=1.539ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.539ns  (clk rise@1.539ns - clk rise@0.000ns)
  Data Path Delay:        1.075ns  (logic 0.518ns (48.186%)  route 0.557ns (51.814%))
  Logic Levels:           5  (CARRY8=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.215ns = ( 2.754 - 1.539 ) 
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.710ns (routing 0.001ns, distribution 0.709ns)
  Clock Net Delay (Destination): 0.583ns (routing 0.001ns, distribution 0.582ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG6                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG6                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.533     0.533 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.533    clk_IBUF_inst/OUT
    AG6                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.533 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.314     0.847    clk_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.875 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=856, routed)         0.710     1.585    NoiseFilter/InvDivMult/DSP48E2_inst/CLK
    DSP48E2_X7Y58        DSP_OUTPUT                                   r  NoiseFilter/InvDivMult/DSP48E2_inst/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y58        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[1])
                                                      0.194     1.779 f  NoiseFilter/InvDivMult/DSP48E2_inst/DSP_OUTPUT_INST/P[1]
                         net (fo=2, routed)           0.289     2.068    NoiseFilter/InvDivMult/pixelOut_x[1]
    SLICE_X28Y146        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.090     2.158 r  NoiseFilter/InvDivMult/pixelOut0_carry_i_16/O
                         net (fo=1, routed)           0.016     2.174    NoiseFilter/InvDivMult_n_34
    SLICE_X28Y146        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.173     2.347 r  NoiseFilter/pixelOut0_carry/CO[7]
                         net (fo=1, routed)           0.023     2.370    NoiseFilter/pixelOut0_carry_n_0
    SLICE_X28Y147        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.012     2.382 r  NoiseFilter/pixelOut0_carry__0/CO[7]
                         net (fo=1, routed)           0.023     2.405    NoiseFilter/pixelOut0_carry__0_n_0
    SLICE_X28Y148        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.018     2.423 r  NoiseFilter/pixelOut0_carry__1/CO[7]
                         net (fo=8, routed)           0.147     2.570    NoiseFilter/pixelOut0_carry__1_n_0
    SLICE_X28Y149        LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.031     2.601 r  NoiseFilter/pixelOut[1]_i_1/O
                         net (fo=1, routed)           0.059     2.660    NoiseFilter/pixelOut[1]_i_1_n_0
    SLICE_X28Y149        FDRE                                         r  NoiseFilter/pixelOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.539     1.539 r  
    AG6                                               0.000     1.539 r  clk (IN)
                         net (fo=0)                   0.000     1.539    clk_IBUF_inst/I
    AG6                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.329     1.868 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.868    clk_IBUF_inst/OUT
    AG6                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.868 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.279     2.147    clk_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.171 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=856, routed)         0.583     2.754    NoiseFilter/clk_IBUF_BUFG
    SLICE_X28Y149        FDRE                                         r  NoiseFilter/pixelOut_reg[1]/C
                         clock pessimism              0.303     3.057    
                         clock uncertainty           -0.035     3.022    
    SLICE_X28Y149        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.023     3.045    NoiseFilter/pixelOut_reg[1]
  -------------------------------------------------------------------
                         required time                          3.045    
                         arrival time                          -2.660    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.408ns  (required time - arrival time)
  Source:                 NoiseFilter/coefMultGen1[1].coefMultGen2[2].coefMult/DSP48E2_inst/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@0.770ns period=1.539ns})
  Destination:            NoiseFilter/stage1_reg[1][19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.770ns period=1.539ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.539ns  (clk rise@1.539ns - clk rise@0.000ns)
  Data Path Delay:        1.036ns  (logic 0.589ns (56.853%)  route 0.447ns (43.147%))
  Logic Levels:           4  (CARRY8=3 LUT2=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.235ns = ( 2.774 - 1.539 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.745ns (routing 0.001ns, distribution 0.744ns)
  Clock Net Delay (Destination): 0.603ns (routing 0.001ns, distribution 0.602ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG6                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG6                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.533     0.533 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.533    clk_IBUF_inst/OUT
    AG6                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.533 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.314     0.847    clk_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.875 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=856, routed)         0.745     1.620    NoiseFilter/coefMultGen1[1].coefMultGen2[2].coefMult/DSP48E2_inst/CLK
    DSP48E2_X8Y54        DSP_OUTPUT                                   r  NoiseFilter/coefMultGen1[1].coefMultGen2[2].coefMult/DSP48E2_inst/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y54        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[0])
                                                      0.196     1.816 r  NoiseFilter/coefMultGen1[1].coefMultGen2[2].coefMult/DSP48E2_inst/DSP_OUTPUT_INST/P[0]
                         net (fo=1, routed)           0.360     2.176    NoiseFilter/multOut[1][2]_1[0]
    SLICE_X31Y135        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.136     2.312 r  NoiseFilter/stage1[1][7]_i_9/O
                         net (fo=1, routed)           0.016     2.328    NoiseFilter/stage1[1][7]_i_9_n_0
    SLICE_X31Y135        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.173     2.501 r  NoiseFilter/stage1_reg[1][7]_i_1/CO[7]
                         net (fo=1, routed)           0.023     2.524    NoiseFilter/stage1_reg[1][7]_i_1_n_0
    SLICE_X31Y136        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.012     2.536 r  NoiseFilter/stage1_reg[1][15]_i_1/CO[7]
                         net (fo=1, routed)           0.023     2.559    NoiseFilter/stage1_reg[1][15]_i_1_n_0
    SLICE_X31Y137        CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.072     2.631 r  NoiseFilter/stage1_reg[1][19]_i_1/O[3]
                         net (fo=1, routed)           0.025     2.656    NoiseFilter/stage1_reg[1][19]_i_1_n_12
    SLICE_X31Y137        FDRE                                         r  NoiseFilter/stage1_reg[1][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.539     1.539 r  
    AG6                                               0.000     1.539 r  clk (IN)
                         net (fo=0)                   0.000     1.539    clk_IBUF_inst/I
    AG6                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.329     1.868 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.868    clk_IBUF_inst/OUT
    AG6                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.868 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.279     2.147    clk_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.171 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=856, routed)         0.603     2.774    NoiseFilter/clk_IBUF_BUFG
    SLICE_X31Y137        FDRE                                         r  NoiseFilter/stage1_reg[1][19]/C
                         clock pessimism              0.302     3.076    
                         clock uncertainty           -0.035     3.041    
    SLICE_X31Y137        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.023     3.064    NoiseFilter/stage1_reg[1][19]
  -------------------------------------------------------------------
                         required time                          3.064    
                         arrival time                          -2.656    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.409ns  (required time - arrival time)
  Source:                 bffrEdge/rdDataRdy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.770ns period=1.539ns})
  Destination:            bffrEdge/memory_reg_bram_0/WEA[1]
                            (rising edge-triggered cell RAMB18E2 clocked by clk  {rise@0.000ns fall@0.770ns period=1.539ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.539ns  (clk rise@1.539ns - clk rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.066ns (9.442%)  route 0.633ns (90.558%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.251ns = ( 2.790 - 1.539 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.680ns (routing 0.001ns, distribution 0.679ns)
  Clock Net Delay (Destination): 0.619ns (routing 0.001ns, distribution 0.618ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG6                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG6                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.533     0.533 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.533    clk_IBUF_inst/OUT
    AG6                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.533 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.314     0.847    clk_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.875 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=856, routed)         0.680     1.555    bffrEdge/CLK
    SLICE_X25Y147        FDRE                                         r  bffrEdge/rdDataRdy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y147        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.066     1.621 r  bffrEdge/rdDataRdy_reg/Q
                         net (fo=75, routed)          0.633     2.254    bffrEdge/WEA[0]
    RAMB18_X0Y58         RAMB18E2                                     r  bffrEdge/memory_reg_bram_0/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.539     1.539 r  
    AG6                                               0.000     1.539 r  clk (IN)
                         net (fo=0)                   0.000     1.539    clk_IBUF_inst/I
    AG6                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.329     1.868 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.868    clk_IBUF_inst/OUT
    AG6                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.868 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.279     2.147    clk_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.171 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=856, routed)         0.619     2.790    bffrEdge/CLK
    RAMB18_X0Y58         RAMB18E2                                     r  bffrEdge/memory_reg_bram_0/CLKARDCLK
                         clock pessimism              0.260     3.049    
                         clock uncertainty           -0.035     3.014    
    RAMB18_X0Y58         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_WEA[1])
                                                     -0.351     2.663    bffrEdge/memory_reg_bram_0
  -------------------------------------------------------------------
                         required time                          2.663    
                         arrival time                          -2.254    
  -------------------------------------------------------------------
                         slack                                  0.409    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.003ns  (arrival time - required time)
  Source:                 noiseFilterOut_r2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.770ns period=1.539ns})
  Destination:            bffrEdge/memory_reg_bram_0/DINADIN[13]
                            (rising edge-triggered cell RAMB18E2 clocked by clk  {rise@0.000ns fall@0.770ns period=1.539ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.052ns (34.211%)  route 0.100ns (65.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.661ns
    Source Clock Delay      (SCD):    1.217ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Net Delay (Source):      0.585ns (routing 0.001ns, distribution 0.584ns)
  Clock Net Delay (Destination): 0.786ns (routing 0.001ns, distribution 0.785ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG6                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG6                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.329     0.329 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.329    clk_IBUF_inst/OUT
    AG6                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.329 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.279     0.608    clk_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.632 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=856, routed)         0.585     1.217    clk_IBUF_BUFG
    SLICE_X25Y146        FDRE                                         r  noiseFilterOut_r2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y146        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.052     1.269 r  noiseFilterOut_r2_reg[5]/Q
                         net (fo=2, routed)           0.100     1.369    bffrEdge/memory_reg_bram_0_1[5]
    RAMB18_X0Y58         RAMB18E2                                     r  bffrEdge/memory_reg_bram_0/DINADIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AG6                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG6                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.533     0.533 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.533    clk_IBUF_inst/OUT
    AG6                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.533 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.314     0.847    clk_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.875 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=856, routed)         0.786     1.661    bffrEdge/CLK
    RAMB18_X0Y58         RAMB18E2                                     r  bffrEdge/memory_reg_bram_0/CLKARDCLK
                         clock pessimism             -0.260     1.401    
    RAMB18_X0Y58         RAMB18E2 (Hold_RAMB18E2_L_RAMB180_CLKARDCLK_DINADIN[13])
                                                     -0.035     1.366    bffrEdge/memory_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -1.366    
                         arrival time                           1.369    
  -------------------------------------------------------------------
                         slack                                  0.003    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 edgeDetector/stagex1_reg[3][4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.770ns period=1.539ns})
  Destination:            edgeDetector/stagex2_reg[2][4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.770ns period=1.539ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.054ns (29.670%)  route 0.128ns (70.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.575ns
    Source Clock Delay      (SCD):    1.214ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Net Delay (Source):      0.582ns (routing 0.001ns, distribution 0.581ns)
  Clock Net Delay (Destination): 0.700ns (routing 0.001ns, distribution 0.699ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG6                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG6                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.329     0.329 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.329    clk_IBUF_inst/OUT
    AG6                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.329 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.279     0.608    clk_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.632 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=856, routed)         0.582     1.214    edgeDetector/CLK
    SLICE_X27Y145        FDRE                                         r  edgeDetector/stagex1_reg[3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y145        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.054     1.268 r  edgeDetector/stagex1_reg[3][4]/Q
                         net (fo=1, routed)           0.128     1.396    edgeDetector/stagex1_reg[3][4]
    SLICE_X29Y145        FDRE                                         r  edgeDetector/stagex2_reg[2][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AG6                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG6                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.533     0.533 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.533    clk_IBUF_inst/OUT
    AG6                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.533 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.314     0.847    clk_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.875 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=856, routed)         0.700     1.575    edgeDetector/CLK
    SLICE_X29Y145        FDRE                                         r  edgeDetector/stagex2_reg[2][4]/C
                         clock pessimism             -0.257     1.317    
    SLICE_X29Y145        FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.047     1.364    edgeDetector/stagex2_reg[2][4]
  -------------------------------------------------------------------
                         required time                         -1.364    
                         arrival time                           1.396    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 edgeDetectorInput_reg[2][3][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.770ns period=1.539ns})
  Destination:            edgeDetectorInput_reg[2][2][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.770ns period=1.539ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.039ns (37.143%)  route 0.066ns (62.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.162ns
    Source Clock Delay      (SCD):    0.869ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Net Delay (Source):      0.425ns (routing 0.000ns, distribution 0.425ns)
  Clock Net Delay (Destination): 0.489ns (routing 0.001ns, distribution 0.488ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG6                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG6                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.233     0.233 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.233    clk_IBUF_inst/OUT
    AG6                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.233 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.427    clk_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.444 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=856, routed)         0.425     0.869    clk_IBUF_BUFG
    SLICE_X25Y144        FDRE                                         r  edgeDetectorInput_reg[2][3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y144        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     0.908 r  edgeDetectorInput_reg[2][3][0]/Q
                         net (fo=2, routed)           0.066     0.974    edgeDetectorInput_reg[2][3]__0[0]
    SLICE_X25Y143        FDRE                                         r  edgeDetectorInput_reg[2][2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AG6                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG6                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.419     0.419 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.419    clk_IBUF_inst/OUT
    AG6                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.419 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.654    clk_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.673 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=856, routed)         0.489     1.162    clk_IBUF_BUFG
    SLICE_X25Y143        FDRE                                         r  edgeDetectorInput_reg[2][2][0]/C
                         clock pessimism             -0.269     0.892    
    SLICE_X25Y143        FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.047     0.939    edgeDetectorInput_reg[2][2][0]
  -------------------------------------------------------------------
                         required time                         -0.939    
                         arrival time                           0.974    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 NoiseFilter/stage1_reg[5][7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.770ns period=1.539ns})
  Destination:            NoiseFilter/stage2_reg[3][7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.770ns period=1.539ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.037ns (36.634%)  route 0.064ns (63.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.159ns
    Source Clock Delay      (SCD):    0.869ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Net Delay (Source):      0.425ns (routing 0.000ns, distribution 0.425ns)
  Clock Net Delay (Destination): 0.486ns (routing 0.001ns, distribution 0.485ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG6                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG6                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.233     0.233 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.233    clk_IBUF_inst/OUT
    AG6                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.233 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.427    clk_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.444 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=856, routed)         0.425     0.869    NoiseFilter/clk_IBUF_BUFG
    SLICE_X32Y145        FDRE                                         r  NoiseFilter/stage1_reg[5][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y145        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.906 r  NoiseFilter/stage1_reg[5][7]/Q
                         net (fo=1, routed)           0.064     0.970    NoiseFilter/stage1_reg[5][7]
    SLICE_X32Y144        FDRE                                         r  NoiseFilter/stage2_reg[3][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AG6                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG6                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.419     0.419 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.419    clk_IBUF_inst/OUT
    AG6                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.419 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.654    clk_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.673 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=856, routed)         0.486     1.159    NoiseFilter/clk_IBUF_BUFG
    SLICE_X32Y144        FDRE                                         r  NoiseFilter/stage2_reg[3][7]/C
                         clock pessimism             -0.271     0.888    
    SLICE_X32Y144        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     0.935    NoiseFilter/stage2_reg[3][7]
  -------------------------------------------------------------------
                         required time                         -0.935    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 bffrNoiseRowCnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.770ns period=1.539ns})
  Destination:            bffrNoiseRowCnt_r1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.770ns period=1.539ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.102ns  (logic 0.039ns (38.235%)  route 0.063ns (61.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.163ns
    Source Clock Delay      (SCD):    0.873ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Net Delay (Source):      0.429ns (routing 0.000ns, distribution 0.429ns)
  Clock Net Delay (Destination): 0.490ns (routing 0.001ns, distribution 0.489ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG6                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG6                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.233     0.233 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.233    clk_IBUF_inst/OUT
    AG6                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.233 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.427    clk_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.444 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=856, routed)         0.429     0.873    clk_IBUF_BUFG
    SLICE_X28Y138        FDRE                                         r  bffrNoiseRowCnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y138        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.912 r  bffrNoiseRowCnt_reg[6]/Q
                         net (fo=3, routed)           0.063     0.975    bffrNoiseRowCnt_reg_n_0_[6]
    SLICE_X28Y137        FDRE                                         r  bffrNoiseRowCnt_r1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AG6                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG6                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.419     0.419 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.419    clk_IBUF_inst/OUT
    AG6                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.419 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.654    clk_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.673 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=856, routed)         0.490     1.163    clk_IBUF_BUFG
    SLICE_X28Y137        FDRE                                         r  bffrNoiseRowCnt_r1_reg[6]/C
                         clock pessimism             -0.271     0.892    
    SLICE_X28Y137        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     0.939    bffrNoiseRowCnt_r1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.939    
                         arrival time                           0.975    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 noiseFilterInput_reg[3][2][5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.770ns period=1.539ns})
  Destination:            noiseFilterInput_reg[3][1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.770ns period=1.539ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.039ns (37.143%)  route 0.066ns (62.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.168ns
    Source Clock Delay      (SCD):    0.875ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Net Delay (Source):      0.431ns (routing 0.000ns, distribution 0.431ns)
  Clock Net Delay (Destination): 0.495ns (routing 0.001ns, distribution 0.494ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG6                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG6                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.233     0.233 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.233    clk_IBUF_inst/OUT
    AG6                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.233 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.427    clk_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.444 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=856, routed)         0.431     0.875    clk_IBUF_BUFG
    SLICE_X31Y143        FDRE                                         r  noiseFilterInput_reg[3][2][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y143        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     0.914 r  noiseFilterInput_reg[3][2][5]/Q
                         net (fo=2, routed)           0.066     0.980    noiseFilterInput_reg_n_0_[3][2][5]
    SLICE_X31Y141        FDRE                                         r  noiseFilterInput_reg[3][1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AG6                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG6                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.419     0.419 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.419    clk_IBUF_inst/OUT
    AG6                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.419 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.654    clk_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.673 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=856, routed)         0.495     1.168    clk_IBUF_BUFG
    SLICE_X31Y141        FDRE                                         r  noiseFilterInput_reg[3][1][5]/C
                         clock pessimism             -0.272     0.896    
    SLICE_X31Y141        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     0.943    noiseFilterInput_reg[3][1][5]
  -------------------------------------------------------------------
                         required time                         -0.943    
                         arrival time                           0.980    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 NoiseFilter/stage3_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.770ns period=1.539ns})
  Destination:            NoiseFilter/stage4_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.770ns period=1.539ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.071ns (51.825%)  route 0.066ns (48.175%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.166ns
    Source Clock Delay      (SCD):    0.872ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Net Delay (Source):      0.428ns (routing 0.000ns, distribution 0.428ns)
  Clock Net Delay (Destination): 0.493ns (routing 0.001ns, distribution 0.492ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG6                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG6                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.233     0.233 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.233    clk_IBUF_inst/OUT
    AG6                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.233 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.427    clk_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.444 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=856, routed)         0.428     0.872    NoiseFilter/clk_IBUF_BUFG
    SLICE_X31Y144        FDRE                                         r  NoiseFilter/stage3_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y144        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     0.911 r  NoiseFilter/stage3_reg[2][7]/Q
                         net (fo=1, routed)           0.051     0.962    NoiseFilter/stage3_reg[2][7]
    SLICE_X30Y144        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.015     0.977 r  NoiseFilter/stage4[7]_i_2/O
                         net (fo=1, routed)           0.008     0.985    NoiseFilter/stage4[7]_i_2_n_0
    SLICE_X30Y144        CARRY8 (Prop_CARRY8_SLICEL_S[7]_O[7])
                                                      0.017     1.002 r  NoiseFilter/stage4_reg[7]_i_1/O[7]
                         net (fo=1, routed)           0.007     1.009    NoiseFilter/stage4_reg[7]_i_1_n_8
    SLICE_X30Y144        FDRE                                         r  NoiseFilter/stage4_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AG6                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG6                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.419     0.419 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.419    clk_IBUF_inst/OUT
    AG6                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.419 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.654    clk_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.673 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=856, routed)         0.493     1.166    NoiseFilter/clk_IBUF_BUFG
    SLICE_X30Y144        FDRE                                         r  NoiseFilter/stage4_reg[7]/C
                         clock pessimism             -0.240     0.926    
    SLICE_X30Y144        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     0.972    NoiseFilter/stage4_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.972    
                         arrival time                           1.009    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 pixelIn_r2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.770ns period=1.539ns})
  Destination:            bffrNoise/memory_reg_bram_0/DINADIN[15]
                            (rising edge-triggered cell RAMB18E2 clocked by clk  {rise@0.000ns fall@0.770ns period=1.539ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.040ns (26.846%)  route 0.109ns (73.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    0.872ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Net Delay (Source):      0.428ns (routing 0.000ns, distribution 0.428ns)
  Clock Net Delay (Destination): 0.570ns (routing 0.001ns, distribution 0.569ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG6                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG6                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.233     0.233 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.233    clk_IBUF_inst/OUT
    AG6                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.233 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.427    clk_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.444 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=856, routed)         0.428     0.872    clk_IBUF_BUFG
    SLICE_X30Y138        FDRE                                         r  pixelIn_r2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y138        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     0.912 r  pixelIn_r2_reg[7]/Q
                         net (fo=2, routed)           0.109     1.021    bffrNoise/memory_reg_bram_0_1[7]
    RAMB18_X0Y54         RAMB18E2                                     r  bffrNoise/memory_reg_bram_0/DINADIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AG6                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG6                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.419     0.419 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.419    clk_IBUF_inst/OUT
    AG6                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.419 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.654    clk_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.673 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=856, routed)         0.570     1.243    bffrNoise/CLK
    RAMB18_X0Y54         RAMB18E2                                     r  bffrNoise/memory_reg_bram_0/CLKARDCLK
                         clock pessimism             -0.241     1.001    
    RAMB18_X0Y54         RAMB18E2 (Hold_RAMB18E2_L_RAMB180_CLKARDCLK_DINADIN[15])
                                                     -0.020     0.981    bffrNoise/memory_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -0.981    
                         arrival time                           1.021    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 noiseFilterInput_reg[3][2][6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.770ns period=1.539ns})
  Destination:            noiseFilterInput_reg[3][1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.770ns period=1.539ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.037ns (34.259%)  route 0.071ns (65.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.168ns
    Source Clock Delay      (SCD):    0.875ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Net Delay (Source):      0.431ns (routing 0.000ns, distribution 0.431ns)
  Clock Net Delay (Destination): 0.495ns (routing 0.001ns, distribution 0.494ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG6                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG6                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.233     0.233 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.233    clk_IBUF_inst/OUT
    AG6                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.233 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.427    clk_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.444 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=856, routed)         0.431     0.875    clk_IBUF_BUFG
    SLICE_X31Y143        FDRE                                         r  noiseFilterInput_reg[3][2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y143        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.912 r  noiseFilterInput_reg[3][2][6]/Q
                         net (fo=2, routed)           0.071     0.983    noiseFilterInput_reg_n_0_[3][2][6]
    SLICE_X31Y141        FDRE                                         r  noiseFilterInput_reg[3][1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AG6                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG6                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.419     0.419 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.419    clk_IBUF_inst/OUT
    AG6                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.419 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.654    clk_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.673 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=856, routed)         0.495     1.168    clk_IBUF_BUFG
    SLICE_X31Y141        FDRE                                         r  noiseFilterInput_reg[3][1][6]/C
                         clock pessimism             -0.272     0.896    
    SLICE_X31Y141        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     0.943    noiseFilterInput_reg[3][1][6]
  -------------------------------------------------------------------
                         required time                         -0.943    
                         arrival time                           0.983    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 noiseFilterOut_r2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.770ns period=1.539ns})
  Destination:            edgeDetectorInput_reg[3][3][2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.770ns period=1.539ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.104ns  (logic 0.039ns (37.500%)  route 0.065ns (62.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.154ns
    Source Clock Delay      (SCD):    0.868ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Net Delay (Source):      0.424ns (routing 0.000ns, distribution 0.424ns)
  Clock Net Delay (Destination): 0.481ns (routing 0.001ns, distribution 0.480ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG6                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG6                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.233     0.233 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.233    clk_IBUF_inst/OUT
    AG6                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.233 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.427    clk_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.444 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=856, routed)         0.424     0.868    clk_IBUF_BUFG
    SLICE_X25Y146        FDRE                                         r  noiseFilterOut_r2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y146        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.907 r  noiseFilterOut_r2_reg[2]/Q
                         net (fo=2, routed)           0.065     0.972    noiseFilterOut_r2[2]
    SLICE_X25Y145        FDRE                                         r  edgeDetectorInput_reg[3][3][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AG6                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG6                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.419     0.419 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.419    clk_IBUF_inst/OUT
    AG6                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.419 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.654    clk_IBUF
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.673 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=856, routed)         0.481     1.154    clk_IBUF_BUFG
    SLICE_X25Y145        FDRE                                         r  edgeDetectorInput_reg[3][3][2]/C
                         clock pessimism             -0.270     0.884    
    SLICE_X25Y145        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     0.931    edgeDetectorInput_reg[3][3][2]
  -------------------------------------------------------------------
                         required time                         -0.931    
                         arrival time                           0.972    
  -------------------------------------------------------------------
                         slack                                  0.041    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 0.770 }
Period(ns):         1.539
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.392         1.539       0.147      RAMB18_X0Y58   bffrEdge/memory_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.392         1.539       0.147      RAMB18_X0Y54   bffrNoise/memory_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.212         1.539       0.327      RAMB18_X0Y58   bffrEdge/memory_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.212         1.539       0.327      RAMB18_X0Y54   bffrNoise/memory_reg_bram_0/CLKBWRCLK
Min Period        n/a     BUFGCE/I            n/a            1.122         1.539       0.417      BUFGCE_X0Y68   clk_IBUF_BUFG_inst/I
Min Period        n/a     SRL16E/CLK          n/a            0.936         1.539       0.603      SLICE_X25Y142  NoiseFilter/InvDivMult/outputRdy_reg_srl12/CLK
Min Period        n/a     FDRE/C              n/a            0.550         1.539       0.989      SLICE_X25Y144  NoiseFilter/stage2_reg[3][11]/C
Min Period        n/a     FDRE/C              n/a            0.550         1.539       0.989      SLICE_X32Y146  NoiseFilter/stage2_reg[3][12]/C
Min Period        n/a     FDRE/C              n/a            0.550         1.539       0.989      SLICE_X32Y144  NoiseFilter/stage2_reg[3][13]/C
Min Period        n/a     FDRE/C              n/a            0.550         1.539       0.989      SLICE_X31Y147  NoiseFilter/stage2_reg[3][14]/C
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.495         0.769       0.274      RAMB18_X0Y58   bffrEdge/memory_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.495         0.769       0.274      RAMB18_X0Y54   bffrNoise/memory_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.495         0.769       0.274      RAMB18_X0Y54   bffrNoise/memory_reg_bram_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.495         0.769       0.274      RAMB18_X0Y58   bffrEdge/memory_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.495         0.769       0.274      RAMB18_X0Y58   bffrEdge/memory_reg_bram_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.495         0.769       0.274      RAMB18_X0Y54   bffrNoise/memory_reg_bram_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.495         0.770       0.275      RAMB18_X0Y58   bffrEdge/memory_reg_bram_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.495         0.770       0.275      RAMB18_X0Y54   bffrNoise/memory_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.468         0.769       0.301      SLICE_X25Y142  NoiseFilter/InvDivMult/outputRdy_reg_srl12/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.468         0.770       0.302      SLICE_X25Y142  NoiseFilter/InvDivMult/outputRdy_reg_srl12/CLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.495         0.770       0.275      RAMB18_X0Y58   bffrEdge/memory_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.495         0.770       0.275      RAMB18_X0Y54   bffrNoise/memory_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.495         0.770       0.275      RAMB18_X0Y54   bffrNoise/memory_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.495         0.770       0.275      RAMB18_X0Y58   bffrEdge/memory_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.495         0.770       0.275      RAMB18_X0Y58   bffrEdge/memory_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.495         0.770       0.275      RAMB18_X0Y54   bffrNoise/memory_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.495         0.770       0.275      RAMB18_X0Y58   bffrEdge/memory_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.495         0.770       0.275      RAMB18_X0Y54   bffrNoise/memory_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.468         0.770       0.301      SLICE_X25Y142  NoiseFilter/InvDivMult/outputRdy_reg_srl12/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.468         0.770       0.301      SLICE_X25Y142  NoiseFilter/InvDivMult/outputRdy_reg_srl12/CLK



