# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 623 \
    name sum_out5_0_0 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out5_0_0 \
    op interface \
    ports { sum_out5_0_0_dout { I 32 vector } sum_out5_0_0_empty_n { I 1 bit } sum_out5_0_0_read { O 1 bit } sum_out5_0_0_num_data_valid { I 3 vector } sum_out5_0_0_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 624 \
    name sum_out5_0_1 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out5_0_1 \
    op interface \
    ports { sum_out5_0_1_dout { I 32 vector } sum_out5_0_1_empty_n { I 1 bit } sum_out5_0_1_read { O 1 bit } sum_out5_0_1_num_data_valid { I 3 vector } sum_out5_0_1_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 625 \
    name sum_out5_0_2 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out5_0_2 \
    op interface \
    ports { sum_out5_0_2_dout { I 32 vector } sum_out5_0_2_empty_n { I 1 bit } sum_out5_0_2_read { O 1 bit } sum_out5_0_2_num_data_valid { I 3 vector } sum_out5_0_2_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 626 \
    name sum_out5_0_3 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out5_0_3 \
    op interface \
    ports { sum_out5_0_3_dout { I 32 vector } sum_out5_0_3_empty_n { I 1 bit } sum_out5_0_3_read { O 1 bit } sum_out5_0_3_num_data_valid { I 3 vector } sum_out5_0_3_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 627 \
    name sum_out5_0_4 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out5_0_4 \
    op interface \
    ports { sum_out5_0_4_dout { I 32 vector } sum_out5_0_4_empty_n { I 1 bit } sum_out5_0_4_read { O 1 bit } sum_out5_0_4_num_data_valid { I 3 vector } sum_out5_0_4_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 628 \
    name sum_out5_0_5 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out5_0_5 \
    op interface \
    ports { sum_out5_0_5_dout { I 32 vector } sum_out5_0_5_empty_n { I 1 bit } sum_out5_0_5_read { O 1 bit } sum_out5_0_5_num_data_valid { I 3 vector } sum_out5_0_5_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 629 \
    name sum_out5_0_6 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out5_0_6 \
    op interface \
    ports { sum_out5_0_6_dout { I 32 vector } sum_out5_0_6_empty_n { I 1 bit } sum_out5_0_6_read { O 1 bit } sum_out5_0_6_num_data_valid { I 3 vector } sum_out5_0_6_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 630 \
    name sum_out5_0_7 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out5_0_7 \
    op interface \
    ports { sum_out5_0_7_dout { I 32 vector } sum_out5_0_7_empty_n { I 1 bit } sum_out5_0_7_read { O 1 bit } sum_out5_0_7_num_data_valid { I 3 vector } sum_out5_0_7_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 631 \
    name sum_out5_0_8 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out5_0_8 \
    op interface \
    ports { sum_out5_0_8_dout { I 32 vector } sum_out5_0_8_empty_n { I 1 bit } sum_out5_0_8_read { O 1 bit } sum_out5_0_8_num_data_valid { I 3 vector } sum_out5_0_8_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 632 \
    name sum_out5_0_9 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out5_0_9 \
    op interface \
    ports { sum_out5_0_9_dout { I 32 vector } sum_out5_0_9_empty_n { I 1 bit } sum_out5_0_9_read { O 1 bit } sum_out5_0_9_num_data_valid { I 3 vector } sum_out5_0_9_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 633 \
    name sum_out5_1_0 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out5_1_0 \
    op interface \
    ports { sum_out5_1_0_dout { I 32 vector } sum_out5_1_0_empty_n { I 1 bit } sum_out5_1_0_read { O 1 bit } sum_out5_1_0_num_data_valid { I 3 vector } sum_out5_1_0_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 634 \
    name sum_out5_1_1 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out5_1_1 \
    op interface \
    ports { sum_out5_1_1_dout { I 32 vector } sum_out5_1_1_empty_n { I 1 bit } sum_out5_1_1_read { O 1 bit } sum_out5_1_1_num_data_valid { I 3 vector } sum_out5_1_1_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 635 \
    name sum_out5_1_2 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out5_1_2 \
    op interface \
    ports { sum_out5_1_2_dout { I 32 vector } sum_out5_1_2_empty_n { I 1 bit } sum_out5_1_2_read { O 1 bit } sum_out5_1_2_num_data_valid { I 3 vector } sum_out5_1_2_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 636 \
    name sum_out5_1_3 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out5_1_3 \
    op interface \
    ports { sum_out5_1_3_dout { I 32 vector } sum_out5_1_3_empty_n { I 1 bit } sum_out5_1_3_read { O 1 bit } sum_out5_1_3_num_data_valid { I 3 vector } sum_out5_1_3_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 637 \
    name sum_out5_1_4 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out5_1_4 \
    op interface \
    ports { sum_out5_1_4_dout { I 32 vector } sum_out5_1_4_empty_n { I 1 bit } sum_out5_1_4_read { O 1 bit } sum_out5_1_4_num_data_valid { I 3 vector } sum_out5_1_4_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 638 \
    name sum_out5_1_5 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out5_1_5 \
    op interface \
    ports { sum_out5_1_5_dout { I 32 vector } sum_out5_1_5_empty_n { I 1 bit } sum_out5_1_5_read { O 1 bit } sum_out5_1_5_num_data_valid { I 3 vector } sum_out5_1_5_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 639 \
    name sum_out5_1_6 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out5_1_6 \
    op interface \
    ports { sum_out5_1_6_dout { I 32 vector } sum_out5_1_6_empty_n { I 1 bit } sum_out5_1_6_read { O 1 bit } sum_out5_1_6_num_data_valid { I 3 vector } sum_out5_1_6_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 640 \
    name sum_out5_1_7 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out5_1_7 \
    op interface \
    ports { sum_out5_1_7_dout { I 32 vector } sum_out5_1_7_empty_n { I 1 bit } sum_out5_1_7_read { O 1 bit } sum_out5_1_7_num_data_valid { I 3 vector } sum_out5_1_7_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 641 \
    name sum_out5_1_8 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out5_1_8 \
    op interface \
    ports { sum_out5_1_8_dout { I 32 vector } sum_out5_1_8_empty_n { I 1 bit } sum_out5_1_8_read { O 1 bit } sum_out5_1_8_num_data_valid { I 3 vector } sum_out5_1_8_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 642 \
    name sum_out5_1_9 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out5_1_9 \
    op interface \
    ports { sum_out5_1_9_dout { I 32 vector } sum_out5_1_9_empty_n { I 1 bit } sum_out5_1_9_read { O 1 bit } sum_out5_1_9_num_data_valid { I 3 vector } sum_out5_1_9_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 643 \
    name sum_out5_2_0 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out5_2_0 \
    op interface \
    ports { sum_out5_2_0_dout { I 32 vector } sum_out5_2_0_empty_n { I 1 bit } sum_out5_2_0_read { O 1 bit } sum_out5_2_0_num_data_valid { I 3 vector } sum_out5_2_0_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 644 \
    name sum_out5_2_1 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out5_2_1 \
    op interface \
    ports { sum_out5_2_1_dout { I 32 vector } sum_out5_2_1_empty_n { I 1 bit } sum_out5_2_1_read { O 1 bit } sum_out5_2_1_num_data_valid { I 3 vector } sum_out5_2_1_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 645 \
    name sum_out5_2_2 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out5_2_2 \
    op interface \
    ports { sum_out5_2_2_dout { I 32 vector } sum_out5_2_2_empty_n { I 1 bit } sum_out5_2_2_read { O 1 bit } sum_out5_2_2_num_data_valid { I 3 vector } sum_out5_2_2_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 646 \
    name sum_out5_2_3 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out5_2_3 \
    op interface \
    ports { sum_out5_2_3_dout { I 32 vector } sum_out5_2_3_empty_n { I 1 bit } sum_out5_2_3_read { O 1 bit } sum_out5_2_3_num_data_valid { I 3 vector } sum_out5_2_3_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 647 \
    name sum_out5_2_4 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out5_2_4 \
    op interface \
    ports { sum_out5_2_4_dout { I 32 vector } sum_out5_2_4_empty_n { I 1 bit } sum_out5_2_4_read { O 1 bit } sum_out5_2_4_num_data_valid { I 3 vector } sum_out5_2_4_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 648 \
    name sum_out5_2_5 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out5_2_5 \
    op interface \
    ports { sum_out5_2_5_dout { I 32 vector } sum_out5_2_5_empty_n { I 1 bit } sum_out5_2_5_read { O 1 bit } sum_out5_2_5_num_data_valid { I 3 vector } sum_out5_2_5_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 649 \
    name sum_out5_2_6 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out5_2_6 \
    op interface \
    ports { sum_out5_2_6_dout { I 32 vector } sum_out5_2_6_empty_n { I 1 bit } sum_out5_2_6_read { O 1 bit } sum_out5_2_6_num_data_valid { I 3 vector } sum_out5_2_6_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 650 \
    name sum_out5_2_7 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out5_2_7 \
    op interface \
    ports { sum_out5_2_7_dout { I 32 vector } sum_out5_2_7_empty_n { I 1 bit } sum_out5_2_7_read { O 1 bit } sum_out5_2_7_num_data_valid { I 3 vector } sum_out5_2_7_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 651 \
    name sum_out5_2_8 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out5_2_8 \
    op interface \
    ports { sum_out5_2_8_dout { I 32 vector } sum_out5_2_8_empty_n { I 1 bit } sum_out5_2_8_read { O 1 bit } sum_out5_2_8_num_data_valid { I 3 vector } sum_out5_2_8_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 652 \
    name sum_out5_2_9 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out5_2_9 \
    op interface \
    ports { sum_out5_2_9_dout { I 32 vector } sum_out5_2_9_empty_n { I 1 bit } sum_out5_2_9_read { O 1 bit } sum_out5_2_9_num_data_valid { I 3 vector } sum_out5_2_9_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 653 \
    name sum_out5_3_0 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out5_3_0 \
    op interface \
    ports { sum_out5_3_0_dout { I 32 vector } sum_out5_3_0_empty_n { I 1 bit } sum_out5_3_0_read { O 1 bit } sum_out5_3_0_num_data_valid { I 3 vector } sum_out5_3_0_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 654 \
    name sum_out5_3_1 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out5_3_1 \
    op interface \
    ports { sum_out5_3_1_dout { I 32 vector } sum_out5_3_1_empty_n { I 1 bit } sum_out5_3_1_read { O 1 bit } sum_out5_3_1_num_data_valid { I 3 vector } sum_out5_3_1_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 655 \
    name sum_out5_3_2 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out5_3_2 \
    op interface \
    ports { sum_out5_3_2_dout { I 32 vector } sum_out5_3_2_empty_n { I 1 bit } sum_out5_3_2_read { O 1 bit } sum_out5_3_2_num_data_valid { I 3 vector } sum_out5_3_2_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 656 \
    name sum_out5_3_3 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out5_3_3 \
    op interface \
    ports { sum_out5_3_3_dout { I 32 vector } sum_out5_3_3_empty_n { I 1 bit } sum_out5_3_3_read { O 1 bit } sum_out5_3_3_num_data_valid { I 3 vector } sum_out5_3_3_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 657 \
    name sum_out5_3_4 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out5_3_4 \
    op interface \
    ports { sum_out5_3_4_dout { I 32 vector } sum_out5_3_4_empty_n { I 1 bit } sum_out5_3_4_read { O 1 bit } sum_out5_3_4_num_data_valid { I 3 vector } sum_out5_3_4_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 658 \
    name sum_out5_3_5 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out5_3_5 \
    op interface \
    ports { sum_out5_3_5_dout { I 32 vector } sum_out5_3_5_empty_n { I 1 bit } sum_out5_3_5_read { O 1 bit } sum_out5_3_5_num_data_valid { I 3 vector } sum_out5_3_5_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 659 \
    name sum_out5_3_6 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out5_3_6 \
    op interface \
    ports { sum_out5_3_6_dout { I 32 vector } sum_out5_3_6_empty_n { I 1 bit } sum_out5_3_6_read { O 1 bit } sum_out5_3_6_num_data_valid { I 3 vector } sum_out5_3_6_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 660 \
    name sum_out5_3_7 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out5_3_7 \
    op interface \
    ports { sum_out5_3_7_dout { I 32 vector } sum_out5_3_7_empty_n { I 1 bit } sum_out5_3_7_read { O 1 bit } sum_out5_3_7_num_data_valid { I 3 vector } sum_out5_3_7_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 661 \
    name sum_out5_3_8 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out5_3_8 \
    op interface \
    ports { sum_out5_3_8_dout { I 32 vector } sum_out5_3_8_empty_n { I 1 bit } sum_out5_3_8_read { O 1 bit } sum_out5_3_8_num_data_valid { I 3 vector } sum_out5_3_8_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 662 \
    name sum_out5_3_9 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out5_3_9 \
    op interface \
    ports { sum_out5_3_9_dout { I 32 vector } sum_out5_3_9_empty_n { I 1 bit } sum_out5_3_9_read { O 1 bit } sum_out5_3_9_num_data_valid { I 3 vector } sum_out5_3_9_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 663 \
    name sum_out5_4_0 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out5_4_0 \
    op interface \
    ports { sum_out5_4_0_dout { I 32 vector } sum_out5_4_0_empty_n { I 1 bit } sum_out5_4_0_read { O 1 bit } sum_out5_4_0_num_data_valid { I 3 vector } sum_out5_4_0_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 664 \
    name sum_out5_4_1 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out5_4_1 \
    op interface \
    ports { sum_out5_4_1_dout { I 32 vector } sum_out5_4_1_empty_n { I 1 bit } sum_out5_4_1_read { O 1 bit } sum_out5_4_1_num_data_valid { I 3 vector } sum_out5_4_1_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 665 \
    name sum_out5_4_2 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out5_4_2 \
    op interface \
    ports { sum_out5_4_2_dout { I 32 vector } sum_out5_4_2_empty_n { I 1 bit } sum_out5_4_2_read { O 1 bit } sum_out5_4_2_num_data_valid { I 3 vector } sum_out5_4_2_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 666 \
    name sum_out5_4_3 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out5_4_3 \
    op interface \
    ports { sum_out5_4_3_dout { I 32 vector } sum_out5_4_3_empty_n { I 1 bit } sum_out5_4_3_read { O 1 bit } sum_out5_4_3_num_data_valid { I 3 vector } sum_out5_4_3_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 667 \
    name sum_out5_4_4 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out5_4_4 \
    op interface \
    ports { sum_out5_4_4_dout { I 32 vector } sum_out5_4_4_empty_n { I 1 bit } sum_out5_4_4_read { O 1 bit } sum_out5_4_4_num_data_valid { I 3 vector } sum_out5_4_4_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 668 \
    name sum_out5_4_5 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out5_4_5 \
    op interface \
    ports { sum_out5_4_5_dout { I 32 vector } sum_out5_4_5_empty_n { I 1 bit } sum_out5_4_5_read { O 1 bit } sum_out5_4_5_num_data_valid { I 3 vector } sum_out5_4_5_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 669 \
    name sum_out5_4_6 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out5_4_6 \
    op interface \
    ports { sum_out5_4_6_dout { I 32 vector } sum_out5_4_6_empty_n { I 1 bit } sum_out5_4_6_read { O 1 bit } sum_out5_4_6_num_data_valid { I 3 vector } sum_out5_4_6_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 670 \
    name sum_out5_4_7 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out5_4_7 \
    op interface \
    ports { sum_out5_4_7_dout { I 32 vector } sum_out5_4_7_empty_n { I 1 bit } sum_out5_4_7_read { O 1 bit } sum_out5_4_7_num_data_valid { I 3 vector } sum_out5_4_7_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 671 \
    name sum_out5_4_8 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out5_4_8 \
    op interface \
    ports { sum_out5_4_8_dout { I 32 vector } sum_out5_4_8_empty_n { I 1 bit } sum_out5_4_8_read { O 1 bit } sum_out5_4_8_num_data_valid { I 3 vector } sum_out5_4_8_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 672 \
    name sum_out5_4_9 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out5_4_9 \
    op interface \
    ports { sum_out5_4_9_dout { I 32 vector } sum_out5_4_9_empty_n { I 1 bit } sum_out5_4_9_read { O 1 bit } sum_out5_4_9_num_data_valid { I 3 vector } sum_out5_4_9_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 673 \
    name sum_out5_5_0 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out5_5_0 \
    op interface \
    ports { sum_out5_5_0_dout { I 32 vector } sum_out5_5_0_empty_n { I 1 bit } sum_out5_5_0_read { O 1 bit } sum_out5_5_0_num_data_valid { I 3 vector } sum_out5_5_0_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 674 \
    name sum_out5_5_1 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out5_5_1 \
    op interface \
    ports { sum_out5_5_1_dout { I 32 vector } sum_out5_5_1_empty_n { I 1 bit } sum_out5_5_1_read { O 1 bit } sum_out5_5_1_num_data_valid { I 3 vector } sum_out5_5_1_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 675 \
    name sum_out5_5_2 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out5_5_2 \
    op interface \
    ports { sum_out5_5_2_dout { I 32 vector } sum_out5_5_2_empty_n { I 1 bit } sum_out5_5_2_read { O 1 bit } sum_out5_5_2_num_data_valid { I 3 vector } sum_out5_5_2_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 676 \
    name sum_out5_5_3 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out5_5_3 \
    op interface \
    ports { sum_out5_5_3_dout { I 32 vector } sum_out5_5_3_empty_n { I 1 bit } sum_out5_5_3_read { O 1 bit } sum_out5_5_3_num_data_valid { I 3 vector } sum_out5_5_3_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 677 \
    name sum_out5_5_4 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out5_5_4 \
    op interface \
    ports { sum_out5_5_4_dout { I 32 vector } sum_out5_5_4_empty_n { I 1 bit } sum_out5_5_4_read { O 1 bit } sum_out5_5_4_num_data_valid { I 3 vector } sum_out5_5_4_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 678 \
    name sum_out5_5_5 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out5_5_5 \
    op interface \
    ports { sum_out5_5_5_dout { I 32 vector } sum_out5_5_5_empty_n { I 1 bit } sum_out5_5_5_read { O 1 bit } sum_out5_5_5_num_data_valid { I 3 vector } sum_out5_5_5_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 679 \
    name sum_out5_5_6 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out5_5_6 \
    op interface \
    ports { sum_out5_5_6_dout { I 32 vector } sum_out5_5_6_empty_n { I 1 bit } sum_out5_5_6_read { O 1 bit } sum_out5_5_6_num_data_valid { I 3 vector } sum_out5_5_6_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 680 \
    name sum_out5_5_7 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out5_5_7 \
    op interface \
    ports { sum_out5_5_7_dout { I 32 vector } sum_out5_5_7_empty_n { I 1 bit } sum_out5_5_7_read { O 1 bit } sum_out5_5_7_num_data_valid { I 3 vector } sum_out5_5_7_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 681 \
    name sum_out5_5_8 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out5_5_8 \
    op interface \
    ports { sum_out5_5_8_dout { I 32 vector } sum_out5_5_8_empty_n { I 1 bit } sum_out5_5_8_read { O 1 bit } sum_out5_5_8_num_data_valid { I 3 vector } sum_out5_5_8_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 682 \
    name sum_out5_5_9 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out5_5_9 \
    op interface \
    ports { sum_out5_5_9_dout { I 32 vector } sum_out5_5_9_empty_n { I 1 bit } sum_out5_5_9_read { O 1 bit } sum_out5_5_9_num_data_valid { I 3 vector } sum_out5_5_9_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 683 \
    name sum_out5_6_0 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out5_6_0 \
    op interface \
    ports { sum_out5_6_0_dout { I 32 vector } sum_out5_6_0_empty_n { I 1 bit } sum_out5_6_0_read { O 1 bit } sum_out5_6_0_num_data_valid { I 3 vector } sum_out5_6_0_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 684 \
    name sum_out5_6_1 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out5_6_1 \
    op interface \
    ports { sum_out5_6_1_dout { I 32 vector } sum_out5_6_1_empty_n { I 1 bit } sum_out5_6_1_read { O 1 bit } sum_out5_6_1_num_data_valid { I 3 vector } sum_out5_6_1_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 685 \
    name sum_out5_6_2 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out5_6_2 \
    op interface \
    ports { sum_out5_6_2_dout { I 32 vector } sum_out5_6_2_empty_n { I 1 bit } sum_out5_6_2_read { O 1 bit } sum_out5_6_2_num_data_valid { I 3 vector } sum_out5_6_2_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 686 \
    name sum_out5_6_3 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out5_6_3 \
    op interface \
    ports { sum_out5_6_3_dout { I 32 vector } sum_out5_6_3_empty_n { I 1 bit } sum_out5_6_3_read { O 1 bit } sum_out5_6_3_num_data_valid { I 3 vector } sum_out5_6_3_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 687 \
    name sum_out5_6_4 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out5_6_4 \
    op interface \
    ports { sum_out5_6_4_dout { I 32 vector } sum_out5_6_4_empty_n { I 1 bit } sum_out5_6_4_read { O 1 bit } sum_out5_6_4_num_data_valid { I 3 vector } sum_out5_6_4_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 688 \
    name sum_out5_6_5 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out5_6_5 \
    op interface \
    ports { sum_out5_6_5_dout { I 32 vector } sum_out5_6_5_empty_n { I 1 bit } sum_out5_6_5_read { O 1 bit } sum_out5_6_5_num_data_valid { I 3 vector } sum_out5_6_5_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 689 \
    name sum_out5_6_6 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out5_6_6 \
    op interface \
    ports { sum_out5_6_6_dout { I 32 vector } sum_out5_6_6_empty_n { I 1 bit } sum_out5_6_6_read { O 1 bit } sum_out5_6_6_num_data_valid { I 3 vector } sum_out5_6_6_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 690 \
    name sum_out5_6_7 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out5_6_7 \
    op interface \
    ports { sum_out5_6_7_dout { I 32 vector } sum_out5_6_7_empty_n { I 1 bit } sum_out5_6_7_read { O 1 bit } sum_out5_6_7_num_data_valid { I 3 vector } sum_out5_6_7_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 691 \
    name sum_out5_6_8 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out5_6_8 \
    op interface \
    ports { sum_out5_6_8_dout { I 32 vector } sum_out5_6_8_empty_n { I 1 bit } sum_out5_6_8_read { O 1 bit } sum_out5_6_8_num_data_valid { I 3 vector } sum_out5_6_8_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 692 \
    name sum_out5_6_9 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out5_6_9 \
    op interface \
    ports { sum_out5_6_9_dout { I 32 vector } sum_out5_6_9_empty_n { I 1 bit } sum_out5_6_9_read { O 1 bit } sum_out5_6_9_num_data_valid { I 3 vector } sum_out5_6_9_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 693 \
    name sum_out5_7_0 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out5_7_0 \
    op interface \
    ports { sum_out5_7_0_dout { I 32 vector } sum_out5_7_0_empty_n { I 1 bit } sum_out5_7_0_read { O 1 bit } sum_out5_7_0_num_data_valid { I 3 vector } sum_out5_7_0_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 694 \
    name sum_out5_7_1 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out5_7_1 \
    op interface \
    ports { sum_out5_7_1_dout { I 32 vector } sum_out5_7_1_empty_n { I 1 bit } sum_out5_7_1_read { O 1 bit } sum_out5_7_1_num_data_valid { I 3 vector } sum_out5_7_1_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 695 \
    name sum_out5_7_2 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out5_7_2 \
    op interface \
    ports { sum_out5_7_2_dout { I 32 vector } sum_out5_7_2_empty_n { I 1 bit } sum_out5_7_2_read { O 1 bit } sum_out5_7_2_num_data_valid { I 3 vector } sum_out5_7_2_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 696 \
    name sum_out5_7_3 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out5_7_3 \
    op interface \
    ports { sum_out5_7_3_dout { I 32 vector } sum_out5_7_3_empty_n { I 1 bit } sum_out5_7_3_read { O 1 bit } sum_out5_7_3_num_data_valid { I 3 vector } sum_out5_7_3_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 697 \
    name sum_out5_7_4 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out5_7_4 \
    op interface \
    ports { sum_out5_7_4_dout { I 32 vector } sum_out5_7_4_empty_n { I 1 bit } sum_out5_7_4_read { O 1 bit } sum_out5_7_4_num_data_valid { I 3 vector } sum_out5_7_4_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 698 \
    name sum_out5_7_5 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out5_7_5 \
    op interface \
    ports { sum_out5_7_5_dout { I 32 vector } sum_out5_7_5_empty_n { I 1 bit } sum_out5_7_5_read { O 1 bit } sum_out5_7_5_num_data_valid { I 3 vector } sum_out5_7_5_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 699 \
    name sum_out5_7_6 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out5_7_6 \
    op interface \
    ports { sum_out5_7_6_dout { I 32 vector } sum_out5_7_6_empty_n { I 1 bit } sum_out5_7_6_read { O 1 bit } sum_out5_7_6_num_data_valid { I 3 vector } sum_out5_7_6_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 700 \
    name sum_out5_7_7 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out5_7_7 \
    op interface \
    ports { sum_out5_7_7_dout { I 32 vector } sum_out5_7_7_empty_n { I 1 bit } sum_out5_7_7_read { O 1 bit } sum_out5_7_7_num_data_valid { I 3 vector } sum_out5_7_7_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 701 \
    name sum_out5_7_8 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out5_7_8 \
    op interface \
    ports { sum_out5_7_8_dout { I 32 vector } sum_out5_7_8_empty_n { I 1 bit } sum_out5_7_8_read { O 1 bit } sum_out5_7_8_num_data_valid { I 3 vector } sum_out5_7_8_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 702 \
    name sum_out5_7_9 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out5_7_9 \
    op interface \
    ports { sum_out5_7_9_dout { I 32 vector } sum_out5_7_9_empty_n { I 1 bit } sum_out5_7_9_read { O 1 bit } sum_out5_7_9_num_data_valid { I 3 vector } sum_out5_7_9_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 703 \
    name sum_out5_8_0 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out5_8_0 \
    op interface \
    ports { sum_out5_8_0_dout { I 32 vector } sum_out5_8_0_empty_n { I 1 bit } sum_out5_8_0_read { O 1 bit } sum_out5_8_0_num_data_valid { I 3 vector } sum_out5_8_0_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 704 \
    name sum_out5_8_1 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out5_8_1 \
    op interface \
    ports { sum_out5_8_1_dout { I 32 vector } sum_out5_8_1_empty_n { I 1 bit } sum_out5_8_1_read { O 1 bit } sum_out5_8_1_num_data_valid { I 3 vector } sum_out5_8_1_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 705 \
    name sum_out5_8_2 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out5_8_2 \
    op interface \
    ports { sum_out5_8_2_dout { I 32 vector } sum_out5_8_2_empty_n { I 1 bit } sum_out5_8_2_read { O 1 bit } sum_out5_8_2_num_data_valid { I 3 vector } sum_out5_8_2_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 706 \
    name sum_out5_8_3 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out5_8_3 \
    op interface \
    ports { sum_out5_8_3_dout { I 32 vector } sum_out5_8_3_empty_n { I 1 bit } sum_out5_8_3_read { O 1 bit } sum_out5_8_3_num_data_valid { I 3 vector } sum_out5_8_3_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 707 \
    name sum_out5_8_4 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out5_8_4 \
    op interface \
    ports { sum_out5_8_4_dout { I 32 vector } sum_out5_8_4_empty_n { I 1 bit } sum_out5_8_4_read { O 1 bit } sum_out5_8_4_num_data_valid { I 3 vector } sum_out5_8_4_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 708 \
    name sum_out5_8_5 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out5_8_5 \
    op interface \
    ports { sum_out5_8_5_dout { I 32 vector } sum_out5_8_5_empty_n { I 1 bit } sum_out5_8_5_read { O 1 bit } sum_out5_8_5_num_data_valid { I 3 vector } sum_out5_8_5_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 709 \
    name sum_out5_8_6 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out5_8_6 \
    op interface \
    ports { sum_out5_8_6_dout { I 32 vector } sum_out5_8_6_empty_n { I 1 bit } sum_out5_8_6_read { O 1 bit } sum_out5_8_6_num_data_valid { I 3 vector } sum_out5_8_6_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 710 \
    name sum_out5_8_7 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out5_8_7 \
    op interface \
    ports { sum_out5_8_7_dout { I 32 vector } sum_out5_8_7_empty_n { I 1 bit } sum_out5_8_7_read { O 1 bit } sum_out5_8_7_num_data_valid { I 3 vector } sum_out5_8_7_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 711 \
    name sum_out5_8_8 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out5_8_8 \
    op interface \
    ports { sum_out5_8_8_dout { I 32 vector } sum_out5_8_8_empty_n { I 1 bit } sum_out5_8_8_read { O 1 bit } sum_out5_8_8_num_data_valid { I 3 vector } sum_out5_8_8_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 712 \
    name sum_out5_8_9 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_out5_8_9 \
    op interface \
    ports { sum_out5_8_9_dout { I 32 vector } sum_out5_8_9_empty_n { I 1 bit } sum_out5_8_9_read { O 1 bit } sum_out5_8_9_num_data_valid { I 3 vector } sum_out5_8_9_fifo_cap { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 713 \
    name conv_out5_0_0 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_conv_out5_0_0 \
    op interface \
    ports { conv_out5_0_0_din { O 32 vector } conv_out5_0_0_full_n { I 1 bit } conv_out5_0_0_write { O 1 bit } conv_out5_0_0_num_data_valid { I 32 vector } conv_out5_0_0_fifo_cap { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 714 \
    name conv_out5_0_1 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_conv_out5_0_1 \
    op interface \
    ports { conv_out5_0_1_din { O 32 vector } conv_out5_0_1_full_n { I 1 bit } conv_out5_0_1_write { O 1 bit } conv_out5_0_1_num_data_valid { I 32 vector } conv_out5_0_1_fifo_cap { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 715 \
    name conv_out5_0_2 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_conv_out5_0_2 \
    op interface \
    ports { conv_out5_0_2_din { O 32 vector } conv_out5_0_2_full_n { I 1 bit } conv_out5_0_2_write { O 1 bit } conv_out5_0_2_num_data_valid { I 32 vector } conv_out5_0_2_fifo_cap { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 716 \
    name conv_out5_0_3 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_conv_out5_0_3 \
    op interface \
    ports { conv_out5_0_3_din { O 32 vector } conv_out5_0_3_full_n { I 1 bit } conv_out5_0_3_write { O 1 bit } conv_out5_0_3_num_data_valid { I 32 vector } conv_out5_0_3_fifo_cap { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 717 \
    name conv_out5_0_4 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_conv_out5_0_4 \
    op interface \
    ports { conv_out5_0_4_din { O 32 vector } conv_out5_0_4_full_n { I 1 bit } conv_out5_0_4_write { O 1 bit } conv_out5_0_4_num_data_valid { I 32 vector } conv_out5_0_4_fifo_cap { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 718 \
    name conv_out5_1_0 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_conv_out5_1_0 \
    op interface \
    ports { conv_out5_1_0_din { O 32 vector } conv_out5_1_0_full_n { I 1 bit } conv_out5_1_0_write { O 1 bit } conv_out5_1_0_num_data_valid { I 32 vector } conv_out5_1_0_fifo_cap { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 719 \
    name conv_out5_1_1 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_conv_out5_1_1 \
    op interface \
    ports { conv_out5_1_1_din { O 32 vector } conv_out5_1_1_full_n { I 1 bit } conv_out5_1_1_write { O 1 bit } conv_out5_1_1_num_data_valid { I 32 vector } conv_out5_1_1_fifo_cap { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 720 \
    name conv_out5_1_2 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_conv_out5_1_2 \
    op interface \
    ports { conv_out5_1_2_din { O 32 vector } conv_out5_1_2_full_n { I 1 bit } conv_out5_1_2_write { O 1 bit } conv_out5_1_2_num_data_valid { I 32 vector } conv_out5_1_2_fifo_cap { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 721 \
    name conv_out5_1_3 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_conv_out5_1_3 \
    op interface \
    ports { conv_out5_1_3_din { O 32 vector } conv_out5_1_3_full_n { I 1 bit } conv_out5_1_3_write { O 1 bit } conv_out5_1_3_num_data_valid { I 32 vector } conv_out5_1_3_fifo_cap { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 722 \
    name conv_out5_1_4 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_conv_out5_1_4 \
    op interface \
    ports { conv_out5_1_4_din { O 32 vector } conv_out5_1_4_full_n { I 1 bit } conv_out5_1_4_write { O 1 bit } conv_out5_1_4_num_data_valid { I 32 vector } conv_out5_1_4_fifo_cap { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } ap_continue { I 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


