---
title: something
layout: default
modal-id: 4
date: 2014-07-15
img: game.png
alt: image-alt
project-date: April 2014
client: Start Bootstrap
category: Web Development
description:  The working of a superscalar processor was simulated using two similar but different architecture. One, using a Reorder Buffer and another using a Physical Register file and an active list with a free list. The IPC of the simulation was studied when perfect cache and perfect branch prediction were turned off.  The github repositories for these projects are linked here:
---
