
M5.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ad68  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000e34  0800af08  0800af08  0000bf08  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bd3c  0800bd3c  0000d1d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800bd3c  0800bd3c  0000cd3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bd44  0800bd44  0000d1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bd44  0800bd44  0000cd44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800bd48  0800bd48  0000cd48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800bd4c  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003cc  200001d4  0800bf20  0000d1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200005a0  0800bf20  0000d5a0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014511  00000000  00000000  0000d204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002cc5  00000000  00000000  00021715  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000013e8  00000000  00000000  000243e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f94  00000000  00000000  000257c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a2e3  00000000  00000000  0002675c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000187f5  00000000  00000000  00040a3f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a0774  00000000  00000000  00059234  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000f99a8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006c34  00000000  00000000  000f99ec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006a  00000000  00000000  00100620  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001d4 	.word	0x200001d4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800aef0 	.word	0x0800aef0

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001d8 	.word	0x200001d8
 80001dc:	0800aef0 	.word	0x0800aef0

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b9be 	b.w	800102c <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f83c 	bl	8000d34 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__aeabi_d2lz>:
 8000cc8:	b538      	push	{r3, r4, r5, lr}
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2300      	movs	r3, #0
 8000cce:	4604      	mov	r4, r0
 8000cd0:	460d      	mov	r5, r1
 8000cd2:	f7ff ff0b 	bl	8000aec <__aeabi_dcmplt>
 8000cd6:	b928      	cbnz	r0, 8000ce4 <__aeabi_d2lz+0x1c>
 8000cd8:	4620      	mov	r0, r4
 8000cda:	4629      	mov	r1, r5
 8000cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce0:	f000 b80a 	b.w	8000cf8 <__aeabi_d2ulz>
 8000ce4:	4620      	mov	r0, r4
 8000ce6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cea:	f000 f805 	bl	8000cf8 <__aeabi_d2ulz>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	bd38      	pop	{r3, r4, r5, pc}
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_d2ulz>:
 8000cf8:	b5d0      	push	{r4, r6, r7, lr}
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	@ (8000d2c <__aeabi_d2ulz+0x34>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4606      	mov	r6, r0
 8000d00:	460f      	mov	r7, r1
 8000d02:	f7ff fc81 	bl	8000608 <__aeabi_dmul>
 8000d06:	f7ff ff57 	bl	8000bb8 <__aeabi_d2uiz>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	f7ff fc02 	bl	8000514 <__aeabi_ui2d>
 8000d10:	4b07      	ldr	r3, [pc, #28]	@ (8000d30 <__aeabi_d2ulz+0x38>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	f7ff fc78 	bl	8000608 <__aeabi_dmul>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	4639      	mov	r1, r7
 8000d20:	f7ff faba 	bl	8000298 <__aeabi_dsub>
 8000d24:	f7ff ff48 	bl	8000bb8 <__aeabi_d2uiz>
 8000d28:	4621      	mov	r1, r4
 8000d2a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d2c:	3df00000 	.word	0x3df00000
 8000d30:	41f00000 	.word	0x41f00000

08000d34 <__udivmoddi4>:
 8000d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d38:	9d08      	ldr	r5, [sp, #32]
 8000d3a:	468e      	mov	lr, r1
 8000d3c:	4604      	mov	r4, r0
 8000d3e:	4688      	mov	r8, r1
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d14a      	bne.n	8000dda <__udivmoddi4+0xa6>
 8000d44:	428a      	cmp	r2, r1
 8000d46:	4617      	mov	r7, r2
 8000d48:	d962      	bls.n	8000e10 <__udivmoddi4+0xdc>
 8000d4a:	fab2 f682 	clz	r6, r2
 8000d4e:	b14e      	cbz	r6, 8000d64 <__udivmoddi4+0x30>
 8000d50:	f1c6 0320 	rsb	r3, r6, #32
 8000d54:	fa01 f806 	lsl.w	r8, r1, r6
 8000d58:	fa20 f303 	lsr.w	r3, r0, r3
 8000d5c:	40b7      	lsls	r7, r6
 8000d5e:	ea43 0808 	orr.w	r8, r3, r8
 8000d62:	40b4      	lsls	r4, r6
 8000d64:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d68:	fa1f fc87 	uxth.w	ip, r7
 8000d6c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d70:	0c23      	lsrs	r3, r4, #16
 8000d72:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d76:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d7a:	fb01 f20c 	mul.w	r2, r1, ip
 8000d7e:	429a      	cmp	r2, r3
 8000d80:	d909      	bls.n	8000d96 <__udivmoddi4+0x62>
 8000d82:	18fb      	adds	r3, r7, r3
 8000d84:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d88:	f080 80ea 	bcs.w	8000f60 <__udivmoddi4+0x22c>
 8000d8c:	429a      	cmp	r2, r3
 8000d8e:	f240 80e7 	bls.w	8000f60 <__udivmoddi4+0x22c>
 8000d92:	3902      	subs	r1, #2
 8000d94:	443b      	add	r3, r7
 8000d96:	1a9a      	subs	r2, r3, r2
 8000d98:	b2a3      	uxth	r3, r4
 8000d9a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d9e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000da2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000da6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000daa:	459c      	cmp	ip, r3
 8000dac:	d909      	bls.n	8000dc2 <__udivmoddi4+0x8e>
 8000dae:	18fb      	adds	r3, r7, r3
 8000db0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000db4:	f080 80d6 	bcs.w	8000f64 <__udivmoddi4+0x230>
 8000db8:	459c      	cmp	ip, r3
 8000dba:	f240 80d3 	bls.w	8000f64 <__udivmoddi4+0x230>
 8000dbe:	443b      	add	r3, r7
 8000dc0:	3802      	subs	r0, #2
 8000dc2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000dc6:	eba3 030c 	sub.w	r3, r3, ip
 8000dca:	2100      	movs	r1, #0
 8000dcc:	b11d      	cbz	r5, 8000dd6 <__udivmoddi4+0xa2>
 8000dce:	40f3      	lsrs	r3, r6
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	e9c5 3200 	strd	r3, r2, [r5]
 8000dd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dda:	428b      	cmp	r3, r1
 8000ddc:	d905      	bls.n	8000dea <__udivmoddi4+0xb6>
 8000dde:	b10d      	cbz	r5, 8000de4 <__udivmoddi4+0xb0>
 8000de0:	e9c5 0100 	strd	r0, r1, [r5]
 8000de4:	2100      	movs	r1, #0
 8000de6:	4608      	mov	r0, r1
 8000de8:	e7f5      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000dea:	fab3 f183 	clz	r1, r3
 8000dee:	2900      	cmp	r1, #0
 8000df0:	d146      	bne.n	8000e80 <__udivmoddi4+0x14c>
 8000df2:	4573      	cmp	r3, lr
 8000df4:	d302      	bcc.n	8000dfc <__udivmoddi4+0xc8>
 8000df6:	4282      	cmp	r2, r0
 8000df8:	f200 8105 	bhi.w	8001006 <__udivmoddi4+0x2d2>
 8000dfc:	1a84      	subs	r4, r0, r2
 8000dfe:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e02:	2001      	movs	r0, #1
 8000e04:	4690      	mov	r8, r2
 8000e06:	2d00      	cmp	r5, #0
 8000e08:	d0e5      	beq.n	8000dd6 <__udivmoddi4+0xa2>
 8000e0a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e0e:	e7e2      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000e10:	2a00      	cmp	r2, #0
 8000e12:	f000 8090 	beq.w	8000f36 <__udivmoddi4+0x202>
 8000e16:	fab2 f682 	clz	r6, r2
 8000e1a:	2e00      	cmp	r6, #0
 8000e1c:	f040 80a4 	bne.w	8000f68 <__udivmoddi4+0x234>
 8000e20:	1a8a      	subs	r2, r1, r2
 8000e22:	0c03      	lsrs	r3, r0, #16
 8000e24:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e28:	b280      	uxth	r0, r0
 8000e2a:	b2bc      	uxth	r4, r7
 8000e2c:	2101      	movs	r1, #1
 8000e2e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e32:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e36:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e3a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e3e:	429a      	cmp	r2, r3
 8000e40:	d907      	bls.n	8000e52 <__udivmoddi4+0x11e>
 8000e42:	18fb      	adds	r3, r7, r3
 8000e44:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e48:	d202      	bcs.n	8000e50 <__udivmoddi4+0x11c>
 8000e4a:	429a      	cmp	r2, r3
 8000e4c:	f200 80e0 	bhi.w	8001010 <__udivmoddi4+0x2dc>
 8000e50:	46c4      	mov	ip, r8
 8000e52:	1a9b      	subs	r3, r3, r2
 8000e54:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e58:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e5c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e60:	fb02 f404 	mul.w	r4, r2, r4
 8000e64:	429c      	cmp	r4, r3
 8000e66:	d907      	bls.n	8000e78 <__udivmoddi4+0x144>
 8000e68:	18fb      	adds	r3, r7, r3
 8000e6a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e6e:	d202      	bcs.n	8000e76 <__udivmoddi4+0x142>
 8000e70:	429c      	cmp	r4, r3
 8000e72:	f200 80ca 	bhi.w	800100a <__udivmoddi4+0x2d6>
 8000e76:	4602      	mov	r2, r0
 8000e78:	1b1b      	subs	r3, r3, r4
 8000e7a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e7e:	e7a5      	b.n	8000dcc <__udivmoddi4+0x98>
 8000e80:	f1c1 0620 	rsb	r6, r1, #32
 8000e84:	408b      	lsls	r3, r1
 8000e86:	fa22 f706 	lsr.w	r7, r2, r6
 8000e8a:	431f      	orrs	r7, r3
 8000e8c:	fa0e f401 	lsl.w	r4, lr, r1
 8000e90:	fa20 f306 	lsr.w	r3, r0, r6
 8000e94:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e98:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e9c:	4323      	orrs	r3, r4
 8000e9e:	fa00 f801 	lsl.w	r8, r0, r1
 8000ea2:	fa1f fc87 	uxth.w	ip, r7
 8000ea6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eaa:	0c1c      	lsrs	r4, r3, #16
 8000eac:	fb09 ee10 	mls	lr, r9, r0, lr
 8000eb0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000eb4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000eb8:	45a6      	cmp	lr, r4
 8000eba:	fa02 f201 	lsl.w	r2, r2, r1
 8000ebe:	d909      	bls.n	8000ed4 <__udivmoddi4+0x1a0>
 8000ec0:	193c      	adds	r4, r7, r4
 8000ec2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000ec6:	f080 809c 	bcs.w	8001002 <__udivmoddi4+0x2ce>
 8000eca:	45a6      	cmp	lr, r4
 8000ecc:	f240 8099 	bls.w	8001002 <__udivmoddi4+0x2ce>
 8000ed0:	3802      	subs	r0, #2
 8000ed2:	443c      	add	r4, r7
 8000ed4:	eba4 040e 	sub.w	r4, r4, lr
 8000ed8:	fa1f fe83 	uxth.w	lr, r3
 8000edc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ee0:	fb09 4413 	mls	r4, r9, r3, r4
 8000ee4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ee8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000eec:	45a4      	cmp	ip, r4
 8000eee:	d908      	bls.n	8000f02 <__udivmoddi4+0x1ce>
 8000ef0:	193c      	adds	r4, r7, r4
 8000ef2:	f103 3eff 	add.w	lr, r3, #4294967295
 8000ef6:	f080 8082 	bcs.w	8000ffe <__udivmoddi4+0x2ca>
 8000efa:	45a4      	cmp	ip, r4
 8000efc:	d97f      	bls.n	8000ffe <__udivmoddi4+0x2ca>
 8000efe:	3b02      	subs	r3, #2
 8000f00:	443c      	add	r4, r7
 8000f02:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f06:	eba4 040c 	sub.w	r4, r4, ip
 8000f0a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f0e:	4564      	cmp	r4, ip
 8000f10:	4673      	mov	r3, lr
 8000f12:	46e1      	mov	r9, ip
 8000f14:	d362      	bcc.n	8000fdc <__udivmoddi4+0x2a8>
 8000f16:	d05f      	beq.n	8000fd8 <__udivmoddi4+0x2a4>
 8000f18:	b15d      	cbz	r5, 8000f32 <__udivmoddi4+0x1fe>
 8000f1a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f1e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f22:	fa04 f606 	lsl.w	r6, r4, r6
 8000f26:	fa22 f301 	lsr.w	r3, r2, r1
 8000f2a:	431e      	orrs	r6, r3
 8000f2c:	40cc      	lsrs	r4, r1
 8000f2e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f32:	2100      	movs	r1, #0
 8000f34:	e74f      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000f36:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f3a:	0c01      	lsrs	r1, r0, #16
 8000f3c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f40:	b280      	uxth	r0, r0
 8000f42:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f46:	463b      	mov	r3, r7
 8000f48:	4638      	mov	r0, r7
 8000f4a:	463c      	mov	r4, r7
 8000f4c:	46b8      	mov	r8, r7
 8000f4e:	46be      	mov	lr, r7
 8000f50:	2620      	movs	r6, #32
 8000f52:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f56:	eba2 0208 	sub.w	r2, r2, r8
 8000f5a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f5e:	e766      	b.n	8000e2e <__udivmoddi4+0xfa>
 8000f60:	4601      	mov	r1, r0
 8000f62:	e718      	b.n	8000d96 <__udivmoddi4+0x62>
 8000f64:	4610      	mov	r0, r2
 8000f66:	e72c      	b.n	8000dc2 <__udivmoddi4+0x8e>
 8000f68:	f1c6 0220 	rsb	r2, r6, #32
 8000f6c:	fa2e f302 	lsr.w	r3, lr, r2
 8000f70:	40b7      	lsls	r7, r6
 8000f72:	40b1      	lsls	r1, r6
 8000f74:	fa20 f202 	lsr.w	r2, r0, r2
 8000f78:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f7c:	430a      	orrs	r2, r1
 8000f7e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f82:	b2bc      	uxth	r4, r7
 8000f84:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f88:	0c11      	lsrs	r1, r2, #16
 8000f8a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f8e:	fb08 f904 	mul.w	r9, r8, r4
 8000f92:	40b0      	lsls	r0, r6
 8000f94:	4589      	cmp	r9, r1
 8000f96:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f9a:	b280      	uxth	r0, r0
 8000f9c:	d93e      	bls.n	800101c <__udivmoddi4+0x2e8>
 8000f9e:	1879      	adds	r1, r7, r1
 8000fa0:	f108 3cff 	add.w	ip, r8, #4294967295
 8000fa4:	d201      	bcs.n	8000faa <__udivmoddi4+0x276>
 8000fa6:	4589      	cmp	r9, r1
 8000fa8:	d81f      	bhi.n	8000fea <__udivmoddi4+0x2b6>
 8000faa:	eba1 0109 	sub.w	r1, r1, r9
 8000fae:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fb2:	fb09 f804 	mul.w	r8, r9, r4
 8000fb6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000fba:	b292      	uxth	r2, r2
 8000fbc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fc0:	4542      	cmp	r2, r8
 8000fc2:	d229      	bcs.n	8001018 <__udivmoddi4+0x2e4>
 8000fc4:	18ba      	adds	r2, r7, r2
 8000fc6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000fca:	d2c4      	bcs.n	8000f56 <__udivmoddi4+0x222>
 8000fcc:	4542      	cmp	r2, r8
 8000fce:	d2c2      	bcs.n	8000f56 <__udivmoddi4+0x222>
 8000fd0:	f1a9 0102 	sub.w	r1, r9, #2
 8000fd4:	443a      	add	r2, r7
 8000fd6:	e7be      	b.n	8000f56 <__udivmoddi4+0x222>
 8000fd8:	45f0      	cmp	r8, lr
 8000fda:	d29d      	bcs.n	8000f18 <__udivmoddi4+0x1e4>
 8000fdc:	ebbe 0302 	subs.w	r3, lr, r2
 8000fe0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000fe4:	3801      	subs	r0, #1
 8000fe6:	46e1      	mov	r9, ip
 8000fe8:	e796      	b.n	8000f18 <__udivmoddi4+0x1e4>
 8000fea:	eba7 0909 	sub.w	r9, r7, r9
 8000fee:	4449      	add	r1, r9
 8000ff0:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ff4:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ff8:	fb09 f804 	mul.w	r8, r9, r4
 8000ffc:	e7db      	b.n	8000fb6 <__udivmoddi4+0x282>
 8000ffe:	4673      	mov	r3, lr
 8001000:	e77f      	b.n	8000f02 <__udivmoddi4+0x1ce>
 8001002:	4650      	mov	r0, sl
 8001004:	e766      	b.n	8000ed4 <__udivmoddi4+0x1a0>
 8001006:	4608      	mov	r0, r1
 8001008:	e6fd      	b.n	8000e06 <__udivmoddi4+0xd2>
 800100a:	443b      	add	r3, r7
 800100c:	3a02      	subs	r2, #2
 800100e:	e733      	b.n	8000e78 <__udivmoddi4+0x144>
 8001010:	f1ac 0c02 	sub.w	ip, ip, #2
 8001014:	443b      	add	r3, r7
 8001016:	e71c      	b.n	8000e52 <__udivmoddi4+0x11e>
 8001018:	4649      	mov	r1, r9
 800101a:	e79c      	b.n	8000f56 <__udivmoddi4+0x222>
 800101c:	eba1 0109 	sub.w	r1, r1, r9
 8001020:	46c4      	mov	ip, r8
 8001022:	fbb1 f9fe 	udiv	r9, r1, lr
 8001026:	fb09 f804 	mul.w	r8, r9, r4
 800102a:	e7c4      	b.n	8000fb6 <__udivmoddi4+0x282>

0800102c <__aeabi_idiv0>:
 800102c:	4770      	bx	lr
 800102e:	bf00      	nop

08001030 <set_display_mode>:
* There is deliberate delay in switching between modes to allow the RS-232 cable 
* to be plugged into the header without causing problems. 
*******************************************************************************/

void set_display_mode(void)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	af00      	add	r7, sp, #0
  UART_direct_msg_put((const unsigned char *)"\r\nSelect Mode");
 8001034:	4809      	ldr	r0, [pc, #36]	@ (800105c <set_display_mode+0x2c>)
 8001036:	f000 fd29 	bl	8001a8c <UART_direct_msg_put>
  UART_direct_msg_put((const unsigned char *)"\r\n Hit NOR - Normal");
 800103a:	4809      	ldr	r0, [pc, #36]	@ (8001060 <set_display_mode+0x30>)
 800103c:	f000 fd26 	bl	8001a8c <UART_direct_msg_put>
  UART_direct_msg_put((const unsigned char *)"\r\n Hit QUI - Quiet");
 8001040:	4808      	ldr	r0, [pc, #32]	@ (8001064 <set_display_mode+0x34>)
 8001042:	f000 fd23 	bl	8001a8c <UART_direct_msg_put>
  UART_direct_msg_put((const unsigned char *)"\r\n Hit DEB - Debug" );
 8001046:	4808      	ldr	r0, [pc, #32]	@ (8001068 <set_display_mode+0x38>)
 8001048:	f000 fd20 	bl	8001a8c <UART_direct_msg_put>
  UART_direct_msg_put((const unsigned char *)"\r\n Hit V - Version#\r\n");
 800104c:	4807      	ldr	r0, [pc, #28]	@ (800106c <set_display_mode+0x3c>)
 800104e:	f000 fd1d 	bl	8001a8c <UART_direct_msg_put>
  UART_direct_msg_put((const unsigned char *)"\r\nSelect:  ");
 8001052:	4807      	ldr	r0, [pc, #28]	@ (8001070 <set_display_mode+0x40>)
 8001054:	f000 fd1a 	bl	8001a8c <UART_direct_msg_put>
  
}
 8001058:	bf00      	nop
 800105a:	bd80      	pop	{r7, pc}
 800105c:	0800af08 	.word	0x0800af08
 8001060:	0800af18 	.word	0x0800af18
 8001064:	0800af2c 	.word	0x0800af2c
 8001068:	0800af40 	.word	0x0800af40
 800106c:	0800af54 	.word	0x0800af54
 8001070:	0800af6c 	.word	0x0800af6c

08001074 <chk_UART_msg>:
///           message processing
//*****************************************************************************/
/****************      ECEN 5803 add code as indicated   **********************/
  // Improve behavior of this function
void chk_UART_msg(void)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	b082      	sub	sp, #8
 8001078:	af00      	add	r7, sp, #0
   uchar8_t j;
   while( UART_input() )      // becomes true only when a byte has been received
 800107a:	e05d      	b.n	8001138 <chk_UART_msg+0xc4>
   {                                    // skip if no characters pending
      j = UART_get();                 // get next character
 800107c:	f000 fd4c 	bl	8001b18 <UART_get>
 8001080:	4603      	mov	r3, r0
 8001082:	71fb      	strb	r3, [r7, #7]

      if( j == '\r' )          // on a enter (return) key press
 8001084:	79fb      	ldrb	r3, [r7, #7]
 8001086:	2b0d      	cmp	r3, #13
 8001088:	d105      	bne.n	8001096 <chk_UART_msg+0x22>
      {                // complete message (all messages end in carriage return)
         UART_msg_put((const unsigned char *)"->");
 800108a:	4830      	ldr	r0, [pc, #192]	@ (800114c <chk_UART_msg+0xd8>)
 800108c:	f000 fd80 	bl	8001b90 <UART_msg_put>
         UART_msg_process();
 8001090:	f000 f868 	bl	8001164 <UART_msg_process>
 8001094:	e050      	b.n	8001138 <chk_UART_msg+0xc4>
      }
      else 
      {
         if ((j != 0x02) )         // if not ^B
 8001096:	79fb      	ldrb	r3, [r7, #7]
 8001098:	2b02      	cmp	r3, #2
 800109a:	d003      	beq.n	80010a4 <chk_UART_msg+0x30>
         {                             // if not command, then   
            UART_put(j);              // echo the character   
 800109c:	79fb      	ldrb	r3, [r7, #7]
 800109e:	4618      	mov	r0, r3
 80010a0:	f000 fd1a 	bl	8001ad8 <UART_put>
         }
         else
         {
           ;
         }
         if( j == '\b' ) 
 80010a4:	79fb      	ldrb	r3, [r7, #7]
 80010a6:	2b08      	cmp	r3, #8
 80010a8:	d10d      	bne.n	80010c6 <chk_UART_msg+0x52>
         {                             // backspace editor
            if( msg_buf_idx != 0) 
 80010aa:	4b29      	ldr	r3, [pc, #164]	@ (8001150 <chk_UART_msg+0xdc>)
 80010ac:	781b      	ldrb	r3, [r3, #0]
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d042      	beq.n	8001138 <chk_UART_msg+0xc4>
            {                       // if not 1st character then destructive 
               UART_msg_put((const unsigned char *)" \b");// backspace
 80010b2:	4828      	ldr	r0, [pc, #160]	@ (8001154 <chk_UART_msg+0xe0>)
 80010b4:	f000 fd6c 	bl	8001b90 <UART_msg_put>
               msg_buf_idx--;
 80010b8:	4b25      	ldr	r3, [pc, #148]	@ (8001150 <chk_UART_msg+0xdc>)
 80010ba:	781b      	ldrb	r3, [r3, #0]
 80010bc:	3b01      	subs	r3, #1
 80010be:	b2da      	uxtb	r2, r3
 80010c0:	4b23      	ldr	r3, [pc, #140]	@ (8001150 <chk_UART_msg+0xdc>)
 80010c2:	701a      	strb	r2, [r3, #0]
 80010c4:	e038      	b.n	8001138 <chk_UART_msg+0xc4>
            }
         }
         else if( msg_buf_idx >= MSG_BUF_SIZE )  
 80010c6:	4b22      	ldr	r3, [pc, #136]	@ (8001150 <chk_UART_msg+0xdc>)
 80010c8:	781b      	ldrb	r3, [r3, #0]
 80010ca:	2b09      	cmp	r3, #9
 80010cc:	d906      	bls.n	80010dc <chk_UART_msg+0x68>
         {                                // check message length too large
            UART_msg_put((const unsigned char *)"\r\nToo Long!");
 80010ce:	4822      	ldr	r0, [pc, #136]	@ (8001158 <chk_UART_msg+0xe4>)
 80010d0:	f000 fd5e 	bl	8001b90 <UART_msg_put>
            msg_buf_idx = 0;
 80010d4:	4b1e      	ldr	r3, [pc, #120]	@ (8001150 <chk_UART_msg+0xdc>)
 80010d6:	2200      	movs	r2, #0
 80010d8:	701a      	strb	r2, [r3, #0]
 80010da:	e02d      	b.n	8001138 <chk_UART_msg+0xc4>
         }
         else if ((display_mode == QUIET) && (msg_buf[0] != 0x02) && 
 80010dc:	4b1f      	ldr	r3, [pc, #124]	@ (800115c <chk_UART_msg+0xe8>)
 80010de:	781b      	ldrb	r3, [r3, #0]
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d117      	bne.n	8001114 <chk_UART_msg+0xa0>
 80010e4:	4b1e      	ldr	r3, [pc, #120]	@ (8001160 <chk_UART_msg+0xec>)
 80010e6:	781b      	ldrb	r3, [r3, #0]
 80010e8:	2b02      	cmp	r3, #2
 80010ea:	d013      	beq.n	8001114 <chk_UART_msg+0xa0>
                  (msg_buf[0] != 'D') && (msg_buf[0] != 'N') && 
 80010ec:	4b1c      	ldr	r3, [pc, #112]	@ (8001160 <chk_UART_msg+0xec>)
 80010ee:	781b      	ldrb	r3, [r3, #0]
         else if ((display_mode == QUIET) && (msg_buf[0] != 0x02) && 
 80010f0:	2b44      	cmp	r3, #68	@ 0x44
 80010f2:	d00f      	beq.n	8001114 <chk_UART_msg+0xa0>
                  (msg_buf[0] != 'D') && (msg_buf[0] != 'N') && 
 80010f4:	4b1a      	ldr	r3, [pc, #104]	@ (8001160 <chk_UART_msg+0xec>)
 80010f6:	781b      	ldrb	r3, [r3, #0]
 80010f8:	2b4e      	cmp	r3, #78	@ 0x4e
 80010fa:	d00b      	beq.n	8001114 <chk_UART_msg+0xa0>
                  (msg_buf[0] != 'V') &&
 80010fc:	4b18      	ldr	r3, [pc, #96]	@ (8001160 <chk_UART_msg+0xec>)
 80010fe:	781b      	ldrb	r3, [r3, #0]
                  (msg_buf[0] != 'D') && (msg_buf[0] != 'N') && 
 8001100:	2b56      	cmp	r3, #86	@ 0x56
 8001102:	d007      	beq.n	8001114 <chk_UART_msg+0xa0>
                  (msg_buf_idx != 0))
 8001104:	4b12      	ldr	r3, [pc, #72]	@ (8001150 <chk_UART_msg+0xdc>)
 8001106:	781b      	ldrb	r3, [r3, #0]
                  (msg_buf[0] != 'V') &&
 8001108:	2b00      	cmp	r3, #0
 800110a:	d003      	beq.n	8001114 <chk_UART_msg+0xa0>
         {                          // if first character is bad in Quiet mode
            msg_buf_idx = 0;        // then start over
 800110c:	4b10      	ldr	r3, [pc, #64]	@ (8001150 <chk_UART_msg+0xdc>)
 800110e:	2200      	movs	r2, #0
 8001110:	701a      	strb	r2, [r3, #0]
 8001112:	e011      	b.n	8001138 <chk_UART_msg+0xc4>
         }
         else {                        // not complete message, store character
 
            msg_buf[msg_buf_idx] = j;
 8001114:	4b0e      	ldr	r3, [pc, #56]	@ (8001150 <chk_UART_msg+0xdc>)
 8001116:	781b      	ldrb	r3, [r3, #0]
 8001118:	4619      	mov	r1, r3
 800111a:	4a11      	ldr	r2, [pc, #68]	@ (8001160 <chk_UART_msg+0xec>)
 800111c:	79fb      	ldrb	r3, [r7, #7]
 800111e:	5453      	strb	r3, [r2, r1]
            msg_buf_idx++;
 8001120:	4b0b      	ldr	r3, [pc, #44]	@ (8001150 <chk_UART_msg+0xdc>)
 8001122:	781b      	ldrb	r3, [r3, #0]
 8001124:	3301      	adds	r3, #1
 8001126:	b2da      	uxtb	r2, r3
 8001128:	4b09      	ldr	r3, [pc, #36]	@ (8001150 <chk_UART_msg+0xdc>)
 800112a:	701a      	strb	r2, [r3, #0]
            if (msg_buf_idx > 2)
 800112c:	4b08      	ldr	r3, [pc, #32]	@ (8001150 <chk_UART_msg+0xdc>)
 800112e:	781b      	ldrb	r3, [r3, #0]
 8001130:	2b02      	cmp	r3, #2
 8001132:	d901      	bls.n	8001138 <chk_UART_msg+0xc4>
            {
               UART_msg_process();
 8001134:	f000 f816 	bl	8001164 <UART_msg_process>
   while( UART_input() )      // becomes true only when a byte has been received
 8001138:	f000 fd16 	bl	8001b68 <UART_input>
 800113c:	4603      	mov	r3, r0
 800113e:	2b00      	cmp	r3, #0
 8001140:	d19c      	bne.n	800107c <chk_UART_msg+0x8>
            }
         }
      }
   }
}
 8001142:	bf00      	nop
 8001144:	bf00      	nop
 8001146:	3708      	adds	r7, #8
 8001148:	46bd      	mov	sp, r7
 800114a:	bd80      	pop	{r7, pc}
 800114c:	0800af78 	.word	0x0800af78
 8001150:	2000027a 	.word	0x2000027a
 8001154:	0800af7c 	.word	0x0800af7c
 8001158:	0800af80 	.word	0x0800af80
 800115c:	20000228 	.word	0x20000228
 8001160:	20000270 	.word	0x20000270

08001164 <UART_msg_process>:
//*****************************************************************************/
///  \fn void UART_msg_process(void) 
///UART Input Message Processing
//*****************************************************************************/
void UART_msg_process(void)
{
 8001164:	b580      	push	{r7, lr}
 8001166:	b09a      	sub	sp, #104	@ 0x68
 8001168:	af00      	add	r7, sp, #0
   uchar8_t chr,err=0;
 800116a:	2300      	movs	r3, #0
 800116c:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67


   if( (chr = msg_buf[0]) <= 0x60 ) 
 8001170:	4bab      	ldr	r3, [pc, #684]	@ (8001420 <UART_msg_process+0x2bc>)
 8001172:	781b      	ldrb	r3, [r3, #0]
 8001174:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
 8001178:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 800117c:	2b60      	cmp	r3, #96	@ 0x60
 800117e:	f200 812d 	bhi.w	80013dc <UART_msg_process+0x278>
   {      // Upper Case
      switch( chr ) 
 8001182:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 8001186:	2b56      	cmp	r3, #86	@ 0x56
 8001188:	f300 8124 	bgt.w	80013d4 <UART_msg_process+0x270>
 800118c:	2b44      	cmp	r3, #68	@ 0x44
 800118e:	da05      	bge.n	800119c <UART_msg_process+0x38>
 8001190:	2b01      	cmp	r3, #1
 8001192:	f000 80ad 	beq.w	80012f0 <UART_msg_process+0x18c>
 8001196:	2b02      	cmp	r3, #2
 8001198:	d048      	beq.n	800122c <UART_msg_process+0xc8>
 800119a:	e11b      	b.n	80013d4 <UART_msg_process+0x270>
 800119c:	3b44      	subs	r3, #68	@ 0x44
 800119e:	2b12      	cmp	r3, #18
 80011a0:	f200 8118 	bhi.w	80013d4 <UART_msg_process+0x270>
 80011a4:	a201      	add	r2, pc, #4	@ (adr r2, 80011ac <UART_msg_process+0x48>)
 80011a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80011aa:	bf00      	nop
 80011ac:	080011f9 	.word	0x080011f9
 80011b0:	080013d5 	.word	0x080013d5
 80011b4:	080013d5 	.word	0x080013d5
 80011b8:	080013d5 	.word	0x080013d5
 80011bc:	080013d5 	.word	0x080013d5
 80011c0:	080013d5 	.word	0x080013d5
 80011c4:	080013d5 	.word	0x080013d5
 80011c8:	080013d5 	.word	0x080013d5
 80011cc:	080013d5 	.word	0x080013d5
 80011d0:	080013d5 	.word	0x080013d5
 80011d4:	080012c3 	.word	0x080012c3
 80011d8:	080013d5 	.word	0x080013d5
 80011dc:	080013d5 	.word	0x080013d5
 80011e0:	08001381 	.word	0x08001381
 80011e4:	080013d5 	.word	0x080013d5
 80011e8:	080013d5 	.word	0x080013d5
 80011ec:	080013d5 	.word	0x080013d5
 80011f0:	080013d5 	.word	0x080013d5
 80011f4:	080013b5 	.word	0x080013b5
      {
         case 'D':
            if((msg_buf[1] == 'E') && (msg_buf[2] == 'B') && (msg_buf_idx == 3))
 80011f8:	4b89      	ldr	r3, [pc, #548]	@ (8001420 <UART_msg_process+0x2bc>)
 80011fa:	785b      	ldrb	r3, [r3, #1]
 80011fc:	2b45      	cmp	r3, #69	@ 0x45
 80011fe:	d111      	bne.n	8001224 <UART_msg_process+0xc0>
 8001200:	4b87      	ldr	r3, [pc, #540]	@ (8001420 <UART_msg_process+0x2bc>)
 8001202:	789b      	ldrb	r3, [r3, #2]
 8001204:	2b42      	cmp	r3, #66	@ 0x42
 8001206:	d10d      	bne.n	8001224 <UART_msg_process+0xc0>
 8001208:	4b86      	ldr	r3, [pc, #536]	@ (8001424 <UART_msg_process+0x2c0>)
 800120a:	781b      	ldrb	r3, [r3, #0]
 800120c:	2b03      	cmp	r3, #3
 800120e:	d109      	bne.n	8001224 <UART_msg_process+0xc0>
            {
               display_mode = DEBUG_MODE;
 8001210:	4b85      	ldr	r3, [pc, #532]	@ (8001428 <UART_msg_process+0x2c4>)
 8001212:	2202      	movs	r2, #2
 8001214:	701a      	strb	r2, [r3, #0]
               UART_msg_put((const unsigned char *)"\r\nMode=DEBUG_MODE\n");
 8001216:	4885      	ldr	r0, [pc, #532]	@ (800142c <UART_msg_process+0x2c8>)
 8001218:	f000 fcba 	bl	8001b90 <UART_msg_put>
               display_timer = 0;
 800121c:	4b84      	ldr	r3, [pc, #528]	@ (8001430 <UART_msg_process+0x2cc>)
 800121e:	2200      	movs	r2, #0
 8001220:	701a      	strb	r2, [r3, #0]
            }
            else
               err = 1;
            break;
 8001222:	e0e2      	b.n	80013ea <UART_msg_process+0x286>
               err = 1;
 8001224:	2301      	movs	r3, #1
 8001226:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
            break;
 800122a:	e0de      	b.n	80013ea <UART_msg_process+0x286>
      case(DEBUG_MODE):
            {
               if (display_flag == 1)
 800122c:	4b81      	ldr	r3, [pc, #516]	@ (8001434 <UART_msg_process+0x2d0>)
 800122e:	781b      	ldrb	r3, [r3, #0]
 8001230:	2b01      	cmp	r3, #1
 8001232:	f040 80d7 	bne.w	80013e4 <UART_msg_process+0x280>
               {
                  extern float freq_hz;
                  extern float flow_gpm;
                  extern float temp_c;

                  UART_msg_put((const unsigned char *)"\r\nDEBUG ");
 8001236:	4880      	ldr	r0, [pc, #512]	@ (8001438 <UART_msg_process+0x2d4>)
 8001238:	f000 fcaa 	bl	8001b90 <UART_msg_put>

                  // --- Flow output ---
                  UART_msg_put((const unsigned char *)" Flow: ");
 800123c:	487f      	ldr	r0, [pc, #508]	@ (800143c <UART_msg_process+0x2d8>)
 800123e:	f000 fca7 	bl	8001b90 <UART_msg_put>
                  char flow_buf[16];
                  sprintf(flow_buf, "%.2f", flow_gpm);
 8001242:	4b7f      	ldr	r3, [pc, #508]	@ (8001440 <UART_msg_process+0x2dc>)
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	4618      	mov	r0, r3
 8001248:	f7ff f986 	bl	8000558 <__aeabi_f2d>
 800124c:	4602      	mov	r2, r0
 800124e:	460b      	mov	r3, r1
 8001250:	f107 0054 	add.w	r0, r7, #84	@ 0x54
 8001254:	497b      	ldr	r1, [pc, #492]	@ (8001444 <UART_msg_process+0x2e0>)
 8001256:	f005 fe21 	bl	8006e9c <siprintf>
                  UART_msg_put((const unsigned char *)flow_buf);
 800125a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800125e:	4618      	mov	r0, r3
 8001260:	f000 fc96 	bl	8001b90 <UART_msg_put>

                  // --- Temperature output ---
                  UART_msg_put((const unsigned char *)" Temp: ");
 8001264:	4878      	ldr	r0, [pc, #480]	@ (8001448 <UART_msg_process+0x2e4>)
 8001266:	f000 fc93 	bl	8001b90 <UART_msg_put>
                  char temp_buf[16];
                  sprintf(temp_buf, "%.2f", temp_c);
 800126a:	4b78      	ldr	r3, [pc, #480]	@ (800144c <UART_msg_process+0x2e8>)
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	4618      	mov	r0, r3
 8001270:	f7ff f972 	bl	8000558 <__aeabi_f2d>
 8001274:	4602      	mov	r2, r0
 8001276:	460b      	mov	r3, r1
 8001278:	f107 0044 	add.w	r0, r7, #68	@ 0x44
 800127c:	4971      	ldr	r1, [pc, #452]	@ (8001444 <UART_msg_process+0x2e0>)
 800127e:	f005 fe0d 	bl	8006e9c <siprintf>
                  UART_msg_put((const unsigned char *)temp_buf);
 8001282:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8001286:	4618      	mov	r0, r3
 8001288:	f000 fc82 	bl	8001b90 <UART_msg_put>

                  // --- Frequency output ---
                  UART_msg_put((const unsigned char *)" Freq: ");
 800128c:	4870      	ldr	r0, [pc, #448]	@ (8001450 <UART_msg_process+0x2ec>)
 800128e:	f000 fc7f 	bl	8001b90 <UART_msg_put>
                  char freq_buf[16];
                  sprintf(freq_buf, "%.2f", freq_hz);
 8001292:	4b70      	ldr	r3, [pc, #448]	@ (8001454 <UART_msg_process+0x2f0>)
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	4618      	mov	r0, r3
 8001298:	f7ff f95e 	bl	8000558 <__aeabi_f2d>
 800129c:	4602      	mov	r2, r0
 800129e:	460b      	mov	r3, r1
 80012a0:	f107 0034 	add.w	r0, r7, #52	@ 0x34
 80012a4:	4967      	ldr	r1, [pc, #412]	@ (8001444 <UART_msg_process+0x2e0>)
 80012a6:	f005 fdf9 	bl	8006e9c <siprintf>
                  UART_msg_put((const unsigned char *)freq_buf);
 80012aa:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80012ae:	4618      	mov	r0, r3
 80012b0:	f000 fc6e 	bl	8001b90 <UART_msg_put>

                  UART_msg_put((const unsigned char *)"\r\n");
 80012b4:	4868      	ldr	r0, [pc, #416]	@ (8001458 <UART_msg_process+0x2f4>)
 80012b6:	f000 fc6b 	bl	8001b90 <UART_msg_put>

                  display_flag = 0;
 80012ba:	4b5e      	ldr	r3, [pc, #376]	@ (8001434 <UART_msg_process+0x2d0>)
 80012bc:	2200      	movs	r2, #0
 80012be:	701a      	strb	r2, [r3, #0]
               }
            }
            break;
 80012c0:	e090      	b.n	80013e4 <UART_msg_process+0x280>

         case 'N':
            if((msg_buf[1] == 'O') && (msg_buf[2] == 'R') && (msg_buf_idx == 3))
 80012c2:	4b57      	ldr	r3, [pc, #348]	@ (8001420 <UART_msg_process+0x2bc>)
 80012c4:	785b      	ldrb	r3, [r3, #1]
 80012c6:	2b4f      	cmp	r3, #79	@ 0x4f
 80012c8:	d10e      	bne.n	80012e8 <UART_msg_process+0x184>
 80012ca:	4b55      	ldr	r3, [pc, #340]	@ (8001420 <UART_msg_process+0x2bc>)
 80012cc:	789b      	ldrb	r3, [r3, #2]
 80012ce:	2b52      	cmp	r3, #82	@ 0x52
 80012d0:	d10a      	bne.n	80012e8 <UART_msg_process+0x184>
 80012d2:	4b54      	ldr	r3, [pc, #336]	@ (8001424 <UART_msg_process+0x2c0>)
 80012d4:	781b      	ldrb	r3, [r3, #0]
 80012d6:	2b03      	cmp	r3, #3
 80012d8:	d106      	bne.n	80012e8 <UART_msg_process+0x184>
            {
               display_mode = NORMAL;
 80012da:	4b53      	ldr	r3, [pc, #332]	@ (8001428 <UART_msg_process+0x2c4>)
 80012dc:	2201      	movs	r2, #1
 80012de:	701a      	strb	r2, [r3, #0]
               UART_msg_put((const unsigned char *)"\r\nMode=NORMAL\n");
 80012e0:	485e      	ldr	r0, [pc, #376]	@ (800145c <UART_msg_process+0x2f8>)
 80012e2:	f000 fc55 	bl	8001b90 <UART_msg_put>
               //display_timer = 0;
            }
            else
               err = 1;
            break;
 80012e6:	e080      	b.n	80013ea <UART_msg_process+0x286>
               err = 1;
 80012e8:	2301      	movs	r3, #1
 80012ea:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
            break;
 80012ee:	e07c      	b.n	80013ea <UART_msg_process+0x286>
         case(NORMAL):
               {
                  if (display_flag == 1)
 80012f0:	4b50      	ldr	r3, [pc, #320]	@ (8001434 <UART_msg_process+0x2d0>)
 80012f2:	781b      	ldrb	r3, [r3, #0]
 80012f4:	2b01      	cmp	r3, #1
 80012f6:	d177      	bne.n	80013e8 <UART_msg_process+0x284>
                  {
                     extern float freq_hz;
                     extern float flow_gpm;
                     extern float temp_c;

                     UART_msg_put((const unsigned char *)"\r\nNORMAL ");
 80012f8:	4859      	ldr	r0, [pc, #356]	@ (8001460 <UART_msg_process+0x2fc>)
 80012fa:	f000 fc49 	bl	8001b90 <UART_msg_put>

                     // --- Flow output ---
                     UART_msg_put((const unsigned char *)" Flow: ");
 80012fe:	484f      	ldr	r0, [pc, #316]	@ (800143c <UART_msg_process+0x2d8>)
 8001300:	f000 fc46 	bl	8001b90 <UART_msg_put>
                     char flow_buf[16];
                     sprintf(flow_buf, "%.2f", flow_gpm);
 8001304:	4b4e      	ldr	r3, [pc, #312]	@ (8001440 <UART_msg_process+0x2dc>)
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	4618      	mov	r0, r3
 800130a:	f7ff f925 	bl	8000558 <__aeabi_f2d>
 800130e:	4602      	mov	r2, r0
 8001310:	460b      	mov	r3, r1
 8001312:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8001316:	494b      	ldr	r1, [pc, #300]	@ (8001444 <UART_msg_process+0x2e0>)
 8001318:	f005 fdc0 	bl	8006e9c <siprintf>
                     UART_msg_put((const unsigned char *)flow_buf);
 800131c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001320:	4618      	mov	r0, r3
 8001322:	f000 fc35 	bl	8001b90 <UART_msg_put>

                     // --- Temperature output ---
                     UART_msg_put((const unsigned char *)" Temp: ");
 8001326:	4848      	ldr	r0, [pc, #288]	@ (8001448 <UART_msg_process+0x2e4>)
 8001328:	f000 fc32 	bl	8001b90 <UART_msg_put>
                     char temp_buf[16];
                     sprintf(temp_buf, "%.2f", temp_c);
 800132c:	4b47      	ldr	r3, [pc, #284]	@ (800144c <UART_msg_process+0x2e8>)
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	4618      	mov	r0, r3
 8001332:	f7ff f911 	bl	8000558 <__aeabi_f2d>
 8001336:	4602      	mov	r2, r0
 8001338:	460b      	mov	r3, r1
 800133a:	f107 0014 	add.w	r0, r7, #20
 800133e:	4941      	ldr	r1, [pc, #260]	@ (8001444 <UART_msg_process+0x2e0>)
 8001340:	f005 fdac 	bl	8006e9c <siprintf>
                     UART_msg_put((const unsigned char *)temp_buf);
 8001344:	f107 0314 	add.w	r3, r7, #20
 8001348:	4618      	mov	r0, r3
 800134a:	f000 fc21 	bl	8001b90 <UART_msg_put>

                     // --- Frequency output ---
                     UART_msg_put((const unsigned char *)" Freq: ");
 800134e:	4840      	ldr	r0, [pc, #256]	@ (8001450 <UART_msg_process+0x2ec>)
 8001350:	f000 fc1e 	bl	8001b90 <UART_msg_put>
                     char freq_buf[16];
                     sprintf(freq_buf, "%.2f", freq_hz);
 8001354:	4b3f      	ldr	r3, [pc, #252]	@ (8001454 <UART_msg_process+0x2f0>)
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	4618      	mov	r0, r3
 800135a:	f7ff f8fd 	bl	8000558 <__aeabi_f2d>
 800135e:	4602      	mov	r2, r0
 8001360:	460b      	mov	r3, r1
 8001362:	1d38      	adds	r0, r7, #4
 8001364:	4937      	ldr	r1, [pc, #220]	@ (8001444 <UART_msg_process+0x2e0>)
 8001366:	f005 fd99 	bl	8006e9c <siprintf>
                     UART_msg_put((const unsigned char *)freq_buf);
 800136a:	1d3b      	adds	r3, r7, #4
 800136c:	4618      	mov	r0, r3
 800136e:	f000 fc0f 	bl	8001b90 <UART_msg_put>

                     UART_msg_put((const unsigned char *)"\r\n");
 8001372:	4839      	ldr	r0, [pc, #228]	@ (8001458 <UART_msg_process+0x2f4>)
 8001374:	f000 fc0c 	bl	8001b90 <UART_msg_put>

                     display_flag = 0;
 8001378:	4b2e      	ldr	r3, [pc, #184]	@ (8001434 <UART_msg_process+0x2d0>)
 800137a:	2200      	movs	r2, #0
 800137c:	701a      	strb	r2, [r3, #0]
                  }
               }
               break;
 800137e:	e033      	b.n	80013e8 <UART_msg_process+0x284>

         case 'Q':
            if((msg_buf[1] == 'U') && (msg_buf[2] == 'I') && (msg_buf_idx == 3)) 
 8001380:	4b27      	ldr	r3, [pc, #156]	@ (8001420 <UART_msg_process+0x2bc>)
 8001382:	785b      	ldrb	r3, [r3, #1]
 8001384:	2b55      	cmp	r3, #85	@ 0x55
 8001386:	d111      	bne.n	80013ac <UART_msg_process+0x248>
 8001388:	4b25      	ldr	r3, [pc, #148]	@ (8001420 <UART_msg_process+0x2bc>)
 800138a:	789b      	ldrb	r3, [r3, #2]
 800138c:	2b49      	cmp	r3, #73	@ 0x49
 800138e:	d10d      	bne.n	80013ac <UART_msg_process+0x248>
 8001390:	4b24      	ldr	r3, [pc, #144]	@ (8001424 <UART_msg_process+0x2c0>)
 8001392:	781b      	ldrb	r3, [r3, #0]
 8001394:	2b03      	cmp	r3, #3
 8001396:	d109      	bne.n	80013ac <UART_msg_process+0x248>
            {
               display_mode = QUIET;
 8001398:	4b23      	ldr	r3, [pc, #140]	@ (8001428 <UART_msg_process+0x2c4>)
 800139a:	2200      	movs	r2, #0
 800139c:	701a      	strb	r2, [r3, #0]
               UART_msg_put((const unsigned char *)"\r\nMode=QUIET\n");
 800139e:	4831      	ldr	r0, [pc, #196]	@ (8001464 <UART_msg_process+0x300>)
 80013a0:	f000 fbf6 	bl	8001b90 <UART_msg_put>
               display_timer = 0;
 80013a4:	4b22      	ldr	r3, [pc, #136]	@ (8001430 <UART_msg_process+0x2cc>)
 80013a6:	2200      	movs	r2, #0
 80013a8:	701a      	strb	r2, [r3, #0]
            }
            else
               err = 1;
            break;
 80013aa:	e01e      	b.n	80013ea <UART_msg_process+0x286>
               err = 1;
 80013ac:	2301      	movs	r3, #1
 80013ae:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
            break;
 80013b2:	e01a      	b.n	80013ea <UART_msg_process+0x286>

         case 'V':
            display_mode = VERSION_MODE;
 80013b4:	4b1c      	ldr	r3, [pc, #112]	@ (8001428 <UART_msg_process+0x2c4>)
 80013b6:	2203      	movs	r2, #3
 80013b8:	701a      	strb	r2, [r3, #0]
            UART_msg_put((const unsigned char *)"\r\n");
 80013ba:	4827      	ldr	r0, [pc, #156]	@ (8001458 <UART_msg_process+0x2f4>)
 80013bc:	f000 fbe8 	bl	8001b90 <UART_msg_put>
            UART_msg_put((const unsigned char *) CODE_VERSION );
 80013c0:	4829      	ldr	r0, [pc, #164]	@ (8001468 <UART_msg_process+0x304>)
 80013c2:	f000 fbe5 	bl	8001b90 <UART_msg_put>
            UART_msg_put((const unsigned char *)"\r\nSelect  ");
 80013c6:	4829      	ldr	r0, [pc, #164]	@ (800146c <UART_msg_process+0x308>)
 80013c8:	f000 fbe2 	bl	8001b90 <UART_msg_put>
            display_timer = 0;
 80013cc:	4b18      	ldr	r3, [pc, #96]	@ (8001430 <UART_msg_process+0x2cc>)
 80013ce:	2200      	movs	r2, #0
 80013d0:	701a      	strb	r2, [r3, #0]
            break;
 80013d2:	e00a      	b.n	80013ea <UART_msg_process+0x286>
/****************      ECEN 5803 add code as indicated   **********************/
//  Add other message types here
				 
				 
         default:
            err = 1;
 80013d4:	2301      	movs	r3, #1
 80013d6:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 80013da:	e006      	b.n	80013ea <UART_msg_process+0x286>
   else 
   {                                 // Lower Case
      switch( chr ) 
      {
        default:
         err = 1;
 80013dc:	2301      	movs	r3, #1
 80013de:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 80013e2:	e002      	b.n	80013ea <UART_msg_process+0x286>
            break;
 80013e4:	bf00      	nop
 80013e6:	e000      	b.n	80013ea <UART_msg_process+0x286>
               break;
 80013e8:	bf00      	nop
      }
   }

   if( err == 1 )
 80013ea:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80013ee:	2b01      	cmp	r3, #1
 80013f0:	d103      	bne.n	80013fa <UART_msg_process+0x296>
   {
      UART_msg_put((const unsigned char *)"\n\rEntry Error!");
 80013f2:	481f      	ldr	r0, [pc, #124]	@ (8001470 <UART_msg_process+0x30c>)
 80013f4:	f000 fbcc 	bl	8001b90 <UART_msg_put>
 80013f8:	e00a      	b.n	8001410 <UART_msg_process+0x2ac>
   }   
   else if( err == 2 )
 80013fa:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80013fe:	2b02      	cmp	r3, #2
 8001400:	d103      	bne.n	800140a <UART_msg_process+0x2a6>
   {
      UART_msg_put((const unsigned char *)"\n\rNot in DEBUG Mode!");
 8001402:	481c      	ldr	r0, [pc, #112]	@ (8001474 <UART_msg_process+0x310>)
 8001404:	f000 fbc4 	bl	8001b90 <UART_msg_put>
 8001408:	e002      	b.n	8001410 <UART_msg_process+0x2ac>
   }   
   else
   {
    msg_buf_idx = 0;          // put index to start of buffer for next message
 800140a:	4b06      	ldr	r3, [pc, #24]	@ (8001424 <UART_msg_process+0x2c0>)
 800140c:	2200      	movs	r2, #0
 800140e:	701a      	strb	r2, [r3, #0]
      ;
   }
   msg_buf_idx = 0;          // put index to start of buffer for next message
 8001410:	4b04      	ldr	r3, [pc, #16]	@ (8001424 <UART_msg_process+0x2c0>)
 8001412:	2200      	movs	r2, #0
 8001414:	701a      	strb	r2, [r3, #0]


}
 8001416:	bf00      	nop
 8001418:	3768      	adds	r7, #104	@ 0x68
 800141a:	46bd      	mov	sp, r7
 800141c:	bd80      	pop	{r7, pc}
 800141e:	bf00      	nop
 8001420:	20000270 	.word	0x20000270
 8001424:	2000027a 	.word	0x2000027a
 8001428:	20000228 	.word	0x20000228
 800142c:	0800af8c 	.word	0x0800af8c
 8001430:	200001fa 	.word	0x200001fa
 8001434:	200001fb 	.word	0x200001fb
 8001438:	0800afa0 	.word	0x0800afa0
 800143c:	0800afac 	.word	0x0800afac
 8001440:	08001c21 	.word	0x08001c21
 8001444:	0800afb4 	.word	0x0800afb4
 8001448:	0800afbc 	.word	0x0800afbc
 800144c:	20000224 	.word	0x20000224
 8001450:	0800afc4 	.word	0x0800afc4
 8001454:	2000021c 	.word	0x2000021c
 8001458:	0800afcc 	.word	0x0800afcc
 800145c:	0800afd0 	.word	0x0800afd0
 8001460:	0800afe0 	.word	0x0800afe0
 8001464:	0800afec 	.word	0x0800afec
 8001468:	0800affc 	.word	0x0800affc
 800146c:	0800b00c 	.word	0x0800b00c
 8001470:	0800b018 	.word	0x0800b018
 8001474:	0800b028 	.word	0x0800b028

08001478 <monitor>:

/*******************************************************************************
*   \fn  DEBUG and DIAGNOSTIC Mode UART Operation
*******************************************************************************/
void monitor(void)
{
 8001478:	b580      	push	{r7, lr}
 800147a:	af00      	add	r7, sp, #0

/**********************************/
/*     Spew outputs               */
/**********************************/

   switch(display_mode)
 800147c:	4b25      	ldr	r3, [pc, #148]	@ (8001514 <monitor+0x9c>)
 800147e:	781b      	ldrb	r3, [r3, #0]
 8001480:	2b03      	cmp	r3, #3
 8001482:	d83e      	bhi.n	8001502 <monitor+0x8a>
 8001484:	a201      	add	r2, pc, #4	@ (adr r2, 800148c <monitor+0x14>)
 8001486:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800148a:	bf00      	nop
 800148c:	0800149d 	.word	0x0800149d
 8001490:	080014b3 	.word	0x080014b3
 8001494:	080014db 	.word	0x080014db
 8001498:	080014ab 	.word	0x080014ab
   {
      case(QUIET):
         {
             UART_msg_put((const unsigned char *)"\r\n ");
 800149c:	481e      	ldr	r0, [pc, #120]	@ (8001518 <monitor+0xa0>)
 800149e:	f000 fb77 	bl	8001b90 <UART_msg_put>
             display_flag = 0;
 80014a2:	4b1e      	ldr	r3, [pc, #120]	@ (800151c <monitor+0xa4>)
 80014a4:	2200      	movs	r2, #0
 80014a6:	701a      	strb	r2, [r3, #0]
         }  
         break;
 80014a8:	e032      	b.n	8001510 <monitor+0x98>
      case(VERSION_MODE):
         {
             display_flag = 0;
 80014aa:	4b1c      	ldr	r3, [pc, #112]	@ (800151c <monitor+0xa4>)
 80014ac:	2200      	movs	r2, #0
 80014ae:	701a      	strb	r2, [r3, #0]
         }  
         break;         
 80014b0:	e02e      	b.n	8001510 <monitor+0x98>
      case(NORMAL):
         {
            if (display_flag == 1)
 80014b2:	4b1a      	ldr	r3, [pc, #104]	@ (800151c <monitor+0xa4>)
 80014b4:	781b      	ldrb	r3, [r3, #0]
 80014b6:	2b01      	cmp	r3, #1
 80014b8:	d127      	bne.n	800150a <monitor+0x92>
            {
               UART_msg_put((const unsigned char *)"\r\nNORMAL ");
 80014ba:	4819      	ldr	r0, [pc, #100]	@ (8001520 <monitor+0xa8>)
 80014bc:	f000 fb68 	bl	8001b90 <UART_msg_put>
               UART_msg_put((const unsigned char *)" Flow: ");
 80014c0:	4818      	ldr	r0, [pc, #96]	@ (8001524 <monitor+0xac>)
 80014c2:	f000 fb65 	bl	8001b90 <UART_msg_put>
               // ECEN 5803 add code as indicated
               //  add flow data output here, use UART_hex_put or similar for 
               // numbers
               UART_msg_put((const unsigned char *)" Temp: ");
 80014c6:	4818      	ldr	r0, [pc, #96]	@ (8001528 <monitor+0xb0>)
 80014c8:	f000 fb62 	bl	8001b90 <UART_msg_put>
               //  add flow data output here, use UART_hex_put or similar for 
               // numbers
               UART_msg_put((const unsigned char *)" Freq: ");
 80014cc:	4817      	ldr	r0, [pc, #92]	@ (800152c <monitor+0xb4>)
 80014ce:	f000 fb5f 	bl	8001b90 <UART_msg_put>
               //  add flow data output here, use UART_hex_put or similar for 
               // numbers
               display_flag = 0;
 80014d2:	4b12      	ldr	r3, [pc, #72]	@ (800151c <monitor+0xa4>)
 80014d4:	2200      	movs	r2, #0
 80014d6:	701a      	strb	r2, [r3, #0]
            }
         }  
         break;
 80014d8:	e017      	b.n	800150a <monitor+0x92>
      case(DEBUG_MODE):
         {
            if (display_flag == 1)
 80014da:	4b10      	ldr	r3, [pc, #64]	@ (800151c <monitor+0xa4>)
 80014dc:	781b      	ldrb	r3, [r3, #0]
 80014de:	2b01      	cmp	r3, #1
 80014e0:	d115      	bne.n	800150e <monitor+0x96>
            {
               UART_msg_put((const unsigned char *)"\r\nDEBUG ");
 80014e2:	4813      	ldr	r0, [pc, #76]	@ (8001530 <monitor+0xb8>)
 80014e4:	f000 fb54 	bl	8001b90 <UART_msg_put>
               UART_msg_put((const unsigned char *)" Flow: ");
 80014e8:	480e      	ldr	r0, [pc, #56]	@ (8001524 <monitor+0xac>)
 80014ea:	f000 fb51 	bl	8001b90 <UART_msg_put>
               // ECEN 5803 add code as indicated               
               //  add flow data output here, use UART_hex_put or similar for 
               // numbers
               UART_msg_put((const unsigned char *)" Temp: ");
 80014ee:	480e      	ldr	r0, [pc, #56]	@ (8001528 <monitor+0xb0>)
 80014f0:	f000 fb4e 	bl	8001b90 <UART_msg_put>
               //  add flow data output here, use UART_hex_put or similar for 
               // numbers
               UART_msg_put((const unsigned char *)" Freq: ");
 80014f4:	480d      	ldr	r0, [pc, #52]	@ (800152c <monitor+0xb4>)
 80014f6:	f000 fb4b 	bl	8001b90 <UART_msg_put>
               //  Create a command to read 16 words from the current stack 
               // and display it in reverse chronological order.
              
              
               // clear flag to ISR      
               display_flag = 0;
 80014fa:	4b08      	ldr	r3, [pc, #32]	@ (800151c <monitor+0xa4>)
 80014fc:	2200      	movs	r2, #0
 80014fe:	701a      	strb	r2, [r3, #0]
             }   
         }  
         break;
 8001500:	e005      	b.n	800150e <monitor+0x96>

      default:
      {
         UART_msg_put((const unsigned char *)"Mode Error");
 8001502:	480c      	ldr	r0, [pc, #48]	@ (8001534 <monitor+0xbc>)
 8001504:	f000 fb44 	bl	8001b90 <UART_msg_put>
      }  
   }
}  
 8001508:	e002      	b.n	8001510 <monitor+0x98>
         break;
 800150a:	bf00      	nop
 800150c:	e000      	b.n	8001510 <monitor+0x98>
         break;
 800150e:	bf00      	nop
}  
 8001510:	bf00      	nop
 8001512:	bd80      	pop	{r7, pc}
 8001514:	20000228 	.word	0x20000228
 8001518:	0800b040 	.word	0x0800b040
 800151c:	200001fb 	.word	0x200001fb
 8001520:	0800afe0 	.word	0x0800afe0
 8001524:	0800afac 	.word	0x0800afac
 8001528:	0800afbc 	.word	0x0800afbc
 800152c:	0800afc4 	.word	0x0800afc4
 8001530:	0800afa0 	.word	0x0800afa0
 8001534:	0800b044 	.word	0x0800b044

08001538 <init_spi>:

/*This function is used to  initialize LCD
 * No parameter
 * No return type
 */
void init_spi(void) {
 8001538:	b580      	push	{r7, lr}
 800153a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_SET); // CS is high
 800153c:	2201      	movs	r2, #1
 800153e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001542:	4802      	ldr	r0, [pc, #8]	@ (800154c <init_spi+0x14>)
 8001544:	f002 fb4a 	bl	8003bdc <HAL_GPIO_WritePin>
}
 8001548:	bf00      	nop
 800154a:	bd80      	pop	{r7, pc}
 800154c:	40020400 	.word	0x40020400

08001550 <write_spi>:

/*This function is used to perform a SPI transfer
 * Data is the parameter
 * No return type
 */
void write_spi(uint8_t data) {
 8001550:	b580      	push	{r7, lr}
 8001552:	b082      	sub	sp, #8
 8001554:	af00      	add	r7, sp, #0
 8001556:	4603      	mov	r3, r0
 8001558:	71fb      	strb	r3, [r7, #7]
	HAL_SPI_Transmit(LCD_SPI, &data, 1, HAL_MAX_DELAY); //transfer data over SPI
 800155a:	1df9      	adds	r1, r7, #7
 800155c:	f04f 33ff 	mov.w	r3, #4294967295
 8001560:	2201      	movs	r2, #1
 8001562:	4803      	ldr	r0, [pc, #12]	@ (8001570 <write_spi+0x20>)
 8001564:	f003 f9d3 	bl	800490e <HAL_SPI_Transmit>

}
 8001568:	bf00      	nop
 800156a:	3708      	adds	r7, #8
 800156c:	46bd      	mov	sp, r7
 800156e:	bd80      	pop	{r7, pc}
 8001570:	20000318 	.word	0x20000318

08001574 <write_4bit>:

/*This function is used to send a nibble(4bits) and mode(command or data)
 * Nibble and mode are the parameters
 * No return type
 */
void write_4bit(uint8_t nibble, uint8_t mode) {
 8001574:	b580      	push	{r7, lr}
 8001576:	b084      	sub	sp, #16
 8001578:	af00      	add	r7, sp, #0
 800157a:	4603      	mov	r3, r0
 800157c:	460a      	mov	r2, r1
 800157e:	71fb      	strb	r3, [r7, #7]
 8001580:	4613      	mov	r3, r2
 8001582:	71bb      	strb	r3, [r7, #6]
	uint8_t data;
	HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_RESET); //CS low
 8001584:	2200      	movs	r2, #0
 8001586:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800158a:	4817      	ldr	r0, [pc, #92]	@ (80015e8 <write_4bit+0x74>)
 800158c:	f002 fb26 	bl	8003bdc <HAL_GPIO_WritePin>
	data = nibble | ENABLE | mode; //4bit nibble + enable bit + mode
 8001590:	79fa      	ldrb	r2, [r7, #7]
 8001592:	79bb      	ldrb	r3, [r7, #6]
 8001594:	4313      	orrs	r3, r2
 8001596:	b2db      	uxtb	r3, r3
 8001598:	f043 0308 	orr.w	r3, r3, #8
 800159c:	73fb      	strb	r3, [r7, #15]
	write_spi(data); //send data
 800159e:	7bfb      	ldrb	r3, [r7, #15]
 80015a0:	4618      	mov	r0, r3
 80015a2:	f7ff ffd5 	bl	8001550 <write_spi>
	HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_SET); //CS high
 80015a6:	2201      	movs	r2, #1
 80015a8:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80015ac:	480e      	ldr	r0, [pc, #56]	@ (80015e8 <write_4bit+0x74>)
 80015ae:	f002 fb15 	bl	8003bdc <HAL_GPIO_WritePin>

	delay_us(1);
 80015b2:	2001      	movs	r0, #1
 80015b4:	f000 f8b2 	bl	800171c <delay_us>

	HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_RESET);//CS low
 80015b8:	2200      	movs	r2, #0
 80015ba:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80015be:	480a      	ldr	r0, [pc, #40]	@ (80015e8 <write_4bit+0x74>)
 80015c0:	f002 fb0c 	bl	8003bdc <HAL_GPIO_WritePin>
	data = nibble & ~ENABLE; //LCD latches data on high to low transition of enable pin
 80015c4:	79fb      	ldrb	r3, [r7, #7]
 80015c6:	f023 0308 	bic.w	r3, r3, #8
 80015ca:	73fb      	strb	r3, [r7, #15]
	write_spi(data);//send data
 80015cc:	7bfb      	ldrb	r3, [r7, #15]
 80015ce:	4618      	mov	r0, r3
 80015d0:	f7ff ffbe 	bl	8001550 <write_spi>
	HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_SET);//CS high
 80015d4:	2201      	movs	r2, #1
 80015d6:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80015da:	4803      	ldr	r0, [pc, #12]	@ (80015e8 <write_4bit+0x74>)
 80015dc:	f002 fafe 	bl	8003bdc <HAL_GPIO_WritePin>
}
 80015e0:	bf00      	nop
 80015e2:	3710      	adds	r7, #16
 80015e4:	46bd      	mov	sp, r7
 80015e6:	bd80      	pop	{r7, pc}
 80015e8:	40020400 	.word	0x40020400

080015ec <write_cmd>:

/*This function is used send instructions to LCD
 * Command is the parameter
 * No return type
 */
void write_cmd(uint8_t cmd) {
 80015ec:	b580      	push	{r7, lr}
 80015ee:	b084      	sub	sp, #16
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	4603      	mov	r3, r0
 80015f4:	71fb      	strb	r3, [r7, #7]
	uint8_t hi_n = cmd & 0xF0; //extract the upper 4 bits of command
 80015f6:	79fb      	ldrb	r3, [r7, #7]
 80015f8:	f023 030f 	bic.w	r3, r3, #15
 80015fc:	73fb      	strb	r3, [r7, #15]
	uint8_t lo_n = (cmd << 4) & 0xF0;//extract the lower 4 bits of command
 80015fe:	79fb      	ldrb	r3, [r7, #7]
 8001600:	011b      	lsls	r3, r3, #4
 8001602:	73bb      	strb	r3, [r7, #14]
	write_4bit(hi_n, COMMAND_MODE);//send the upper nibble
 8001604:	7bfb      	ldrb	r3, [r7, #15]
 8001606:	2100      	movs	r1, #0
 8001608:	4618      	mov	r0, r3
 800160a:	f7ff ffb3 	bl	8001574 <write_4bit>
	write_4bit(lo_n, COMMAND_MODE);//send the lower nibble
 800160e:	7bbb      	ldrb	r3, [r7, #14]
 8001610:	2100      	movs	r1, #0
 8001612:	4618      	mov	r0, r3
 8001614:	f7ff ffae 	bl	8001574 <write_4bit>
}
 8001618:	bf00      	nop
 800161a:	3710      	adds	r7, #16
 800161c:	46bd      	mov	sp, r7
 800161e:	bd80      	pop	{r7, pc}

08001620 <write_data>:

/*This function is used send data to LCD
 * Data is the parameter
 * No return type
 */
void write_data(char data) {
 8001620:	b580      	push	{r7, lr}
 8001622:	b084      	sub	sp, #16
 8001624:	af00      	add	r7, sp, #0
 8001626:	4603      	mov	r3, r0
 8001628:	71fb      	strb	r3, [r7, #7]
	uint8_t hi_n = data & 0xF0;//extract the upper 4 bits of data
 800162a:	79fb      	ldrb	r3, [r7, #7]
 800162c:	f023 030f 	bic.w	r3, r3, #15
 8001630:	73fb      	strb	r3, [r7, #15]
	uint8_t lo_n = (data << 4) & 0xF0;//extract the lower 4 bits of data
 8001632:	79fb      	ldrb	r3, [r7, #7]
 8001634:	011b      	lsls	r3, r3, #4
 8001636:	73bb      	strb	r3, [r7, #14]
	write_4bit(hi_n, DATA_MODE);//send the upper nibble
 8001638:	7bfb      	ldrb	r3, [r7, #15]
 800163a:	2104      	movs	r1, #4
 800163c:	4618      	mov	r0, r3
 800163e:	f7ff ff99 	bl	8001574 <write_4bit>
	write_4bit(lo_n, DATA_MODE);//send the lower nibble
 8001642:	7bbb      	ldrb	r3, [r7, #14]
 8001644:	2104      	movs	r1, #4
 8001646:	4618      	mov	r0, r3
 8001648:	f7ff ff94 	bl	8001574 <write_4bit>
}
 800164c:	bf00      	nop
 800164e:	3710      	adds	r7, #16
 8001650:	46bd      	mov	sp, r7
 8001652:	bd80      	pop	{r7, pc}

08001654 <set_cursor>:

/*This function is set the cursor on the LCD
 * Column and row are the parameters
 * No return type
 */
void set_cursor(uint8_t column, uint8_t row) {
 8001654:	b580      	push	{r7, lr}
 8001656:	b084      	sub	sp, #16
 8001658:	af00      	add	r7, sp, #0
 800165a:	4603      	mov	r3, r0
 800165c:	460a      	mov	r2, r1
 800165e:	71fb      	strb	r3, [r7, #7]
 8001660:	4613      	mov	r3, r2
 8001662:	71bb      	strb	r3, [r7, #6]
	uint8_t addr = (row * LINE_LENGTH) + column; //calculate the address of given row/column
 8001664:	79bb      	ldrb	r3, [r7, #6]
 8001666:	019b      	lsls	r3, r3, #6
 8001668:	b2da      	uxtb	r2, r3
 800166a:	79fb      	ldrb	r3, [r7, #7]
 800166c:	4413      	add	r3, r2
 800166e:	73fb      	strb	r3, [r7, #15]
	addr |= TOT_LENGTH; //add total length
 8001670:	7bfb      	ldrb	r3, [r7, #15]
 8001672:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001676:	73fb      	strb	r3, [r7, #15]
	write_cmd(addr); //send the address as a command
 8001678:	7bfb      	ldrb	r3, [r7, #15]
 800167a:	4618      	mov	r0, r3
 800167c:	f7ff ffb6 	bl	80015ec <write_cmd>
}
 8001680:	bf00      	nop
 8001682:	3710      	adds	r7, #16
 8001684:	46bd      	mov	sp, r7
 8001686:	bd80      	pop	{r7, pc}

08001688 <print_lcd>:

/*This function is used to print string on the LCD
 *String is the parameter
 * No return type
 */
void print_lcd(const char *str) {
 8001688:	b580      	push	{r7, lr}
 800168a:	b082      	sub	sp, #8
 800168c:	af00      	add	r7, sp, #0
 800168e:	6078      	str	r0, [r7, #4]
	while (*str) {
 8001690:	e006      	b.n	80016a0 <print_lcd+0x18>
		write_data(*str++); //write the string
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	1c5a      	adds	r2, r3, #1
 8001696:	607a      	str	r2, [r7, #4]
 8001698:	781b      	ldrb	r3, [r3, #0]
 800169a:	4618      	mov	r0, r3
 800169c:	f7ff ffc0 	bl	8001620 <write_data>
	while (*str) {
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	781b      	ldrb	r3, [r3, #0]
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d1f4      	bne.n	8001692 <print_lcd+0xa>
	}
}
 80016a8:	bf00      	nop
 80016aa:	bf00      	nop
 80016ac:	3708      	adds	r7, #8
 80016ae:	46bd      	mov	sp, r7
 80016b0:	bd80      	pop	{r7, pc}

080016b2 <init_lcd>:

/*This function is used to initialize the LCD via
 * No parameter
 * No return type
 */
void init_lcd(void) {
 80016b2:	b580      	push	{r7, lr}
 80016b4:	af00      	add	r7, sp, #0
	HAL_Delay(40);
 80016b6:	2028      	movs	r0, #40	@ 0x28
 80016b8:	f001 fc54 	bl	8002f64 <HAL_Delay>

	write_cmd(0x30); //wake up
 80016bc:	2030      	movs	r0, #48	@ 0x30
 80016be:	f7ff ff95 	bl	80015ec <write_cmd>
	delay_us(40);
 80016c2:	2028      	movs	r0, #40	@ 0x28
 80016c4:	f000 f82a 	bl	800171c <delay_us>

	write_cmd(0x20); //4bit mode
 80016c8:	2020      	movs	r0, #32
 80016ca:	f7ff ff8f 	bl	80015ec <write_cmd>
	delay_us(40);
 80016ce:	2028      	movs	r0, #40	@ 0x28
 80016d0:	f000 f824 	bl	800171c <delay_us>
	write_cmd(0x20);
 80016d4:	2020      	movs	r0, #32
 80016d6:	f7ff ff89 	bl	80015ec <write_cmd>
	delay_us(40);
 80016da:	2028      	movs	r0, #40	@ 0x28
 80016dc:	f000 f81e 	bl	800171c <delay_us>

	write_cmd(0x0C); //display ON
 80016e0:	200c      	movs	r0, #12
 80016e2:	f7ff ff83 	bl	80015ec <write_cmd>
	delay_us(40);
 80016e6:	2028      	movs	r0, #40	@ 0x28
 80016e8:	f000 f818 	bl	800171c <delay_us>

	write_cmd(0x01); //clear
 80016ec:	2001      	movs	r0, #1
 80016ee:	f7ff ff7d 	bl	80015ec <write_cmd>
	HAL_Delay(2);
 80016f2:	2002      	movs	r0, #2
 80016f4:	f001 fc36 	bl	8002f64 <HAL_Delay>

	write_cmd(0x06); //entry mode
 80016f8:	2006      	movs	r0, #6
 80016fa:	f7ff ff77 	bl	80015ec <write_cmd>
	delay_us(40);
 80016fe:	2028      	movs	r0, #40	@ 0x28
 8001700:	f000 f80c 	bl	800171c <delay_us>

	write_cmd(0x28); //function set
 8001704:	2028      	movs	r0, #40	@ 0x28
 8001706:	f7ff ff71 	bl	80015ec <write_cmd>
	HAL_Delay(40);
 800170a:	2028      	movs	r0, #40	@ 0x28
 800170c:	f001 fc2a 	bl	8002f64 <HAL_Delay>

	set_cursor(0, 0); //set cursor at start
 8001710:	2100      	movs	r1, #0
 8001712:	2000      	movs	r0, #0
 8001714:	f7ff ff9e 	bl	8001654 <set_cursor>
}
 8001718:	bf00      	nop
 800171a:	bd80      	pop	{r7, pc}

0800171c <delay_us>:

/*This function is used for microsecond delay
 * The micro second value is the parameter
 * No return type
 */
void delay_us(uint16_t us) {
 800171c:	b480      	push	{r7}
 800171e:	b085      	sub	sp, #20
 8001720:	af00      	add	r7, sp, #0
 8001722:	4603      	mov	r3, r0
 8001724:	80fb      	strh	r3, [r7, #6]
	uint32_t start = __HAL_TIM_GET_COUNTER(&htim1);  // Use a timer TIM1
 8001726:	4b0a      	ldr	r3, [pc, #40]	@ (8001750 <delay_us+0x34>)
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800172c:	60fb      	str	r3, [r7, #12]
	while ((__HAL_TIM_GET_COUNTER(&htim1) - start) < us);
 800172e:	bf00      	nop
 8001730:	4b07      	ldr	r3, [pc, #28]	@ (8001750 <delay_us+0x34>)
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001736:	68fb      	ldr	r3, [r7, #12]
 8001738:	1ad2      	subs	r2, r2, r3
 800173a:	88fb      	ldrh	r3, [r7, #6]
 800173c:	429a      	cmp	r2, r3
 800173e:	d3f7      	bcc.n	8001730 <delay_us+0x14>
}
 8001740:	bf00      	nop
 8001742:	bf00      	nop
 8001744:	3714      	adds	r7, #20
 8001746:	46bd      	mov	sp, r7
 8001748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800174c:	4770      	bx	lr
 800174e:	bf00      	nop
 8001750:	20000370 	.word	0x20000370

08001754 <timer0>:
/*********************************/
// I. Entry and Timer State Calculation


void timer0(void)
 {
 8001754:	b580      	push	{r7, lr}
 8001756:	af00      	add	r7, sp, #0


/************************************************/    
//  Determine Timer0 state and task groups
/************************************************/   
   timer_state++;          // increment timer_state each time
 8001758:	4b6f      	ldr	r3, [pc, #444]	@ (8001918 <timer0+0x1c4>)
 800175a:	781b      	ldrb	r3, [r3, #0]
 800175c:	3301      	adds	r3, #1
 800175e:	b2da      	uxtb	r2, r3
 8001760:	4b6d      	ldr	r3, [pc, #436]	@ (8001918 <timer0+0x1c4>)
 8001762:	701a      	strb	r2, [r3, #0]
   if (timer_state == 0)   
 8001764:	4b6c      	ldr	r3, [pc, #432]	@ (8001918 <timer0+0x1c4>)
 8001766:	781b      	ldrb	r3, [r3, #0]
 8001768:	2b00      	cmp	r3, #0
 800176a:	d105      	bne.n	8001778 <timer0+0x24>
   {
      long_time_state++;   // increment long time state every 25.6 ms
 800176c:	4b6b      	ldr	r3, [pc, #428]	@ (800191c <timer0+0x1c8>)
 800176e:	781b      	ldrb	r3, [r3, #0]
 8001770:	3301      	adds	r3, #1
 8001772:	b2da      	uxtb	r2, r3
 8001774:	4b69      	ldr	r3, [pc, #420]	@ (800191c <timer0+0x1c8>)
 8001776:	701a      	strb	r2, [r3, #0]
/*      100 us Group                                                 */
/*******************************************************************/
//  II.  100 us Group

//     A. Update Fast Software timers 
   if (swtimer0 > 0)     // if not yet expired, 
 8001778:	4b69      	ldr	r3, [pc, #420]	@ (8001920 <timer0+0x1cc>)
 800177a:	781b      	ldrb	r3, [r3, #0]
 800177c:	b2db      	uxtb	r3, r3
 800177e:	2b00      	cmp	r3, #0
 8001780:	d006      	beq.n	8001790 <timer0+0x3c>
      (swtimer0)--;        // then decrement fast timer (1 ms to 256 ms)
 8001782:	4b67      	ldr	r3, [pc, #412]	@ (8001920 <timer0+0x1cc>)
 8001784:	781b      	ldrb	r3, [r3, #0]
 8001786:	b2db      	uxtb	r3, r3
 8001788:	3b01      	subs	r3, #1
 800178a:	b2da      	uxtb	r2, r3
 800178c:	4b64      	ldr	r3, [pc, #400]	@ (8001920 <timer0+0x1cc>)
 800178e:	701a      	strb	r2, [r3, #0]
   if (swtimer1 > 0)     // if not yet expired, 
 8001790:	4b64      	ldr	r3, [pc, #400]	@ (8001924 <timer0+0x1d0>)
 8001792:	781b      	ldrb	r3, [r3, #0]
 8001794:	b2db      	uxtb	r3, r3
 8001796:	2b00      	cmp	r3, #0
 8001798:	d006      	beq.n	80017a8 <timer0+0x54>
      (swtimer1)--;        // then decrement fast timer (1 ms to 256 ms)
 800179a:	4b62      	ldr	r3, [pc, #392]	@ (8001924 <timer0+0x1d0>)
 800179c:	781b      	ldrb	r3, [r3, #0]
 800179e:	b2db      	uxtb	r3, r3
 80017a0:	3b01      	subs	r3, #1
 80017a2:	b2da      	uxtb	r2, r3
 80017a4:	4b5f      	ldr	r3, [pc, #380]	@ (8001924 <timer0+0x1d0>)
 80017a6:	701a      	strb	r2, [r3, #0]
  
//    B.   Update Sensors

   /****************      ECEN 5803 add code as indicated   ***************/
       adc_flag = 1;   // time to sample the ADC in main
 80017a8:	4b5f      	ldr	r3, [pc, #380]	@ (8001928 <timer0+0x1d4>)
 80017aa:	2201      	movs	r2, #1
 80017ac:	701a      	strb	r2, [r3, #0]
 
/*******************************************************************/
/*      200 us Group                                                 */
/*******************************************************************/   

   if ((timer_state & 0x01) != 0)  // 2 ms group, odds only
 80017ae:	4b5a      	ldr	r3, [pc, #360]	@ (8001918 <timer0+0x1c4>)
 80017b0:	781b      	ldrb	r3, [r3, #0]
 80017b2:	f003 0301 	and.w	r3, r3, #1
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	f040 8095 	bne.w	80018e6 <timer0+0x192>
   } // end  2 ms group

/*******************************************************************/
/*      400 us Group                                                 */
/*******************************************************************/   
   else if ((timer_state & 0x02) != 0)
 80017bc:	4b56      	ldr	r3, [pc, #344]	@ (8001918 <timer0+0x1c4>)
 80017be:	781b      	ldrb	r3, [r3, #0]
 80017c0:	f003 0302 	and.w	r3, r3, #2
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d018      	beq.n	80017fa <timer0+0xa6>
   {
//   IV.  400 us group  
//           timer states 2,6,10,14,18,22,...254 

//      A.  Medium Software timers
      if (swtimer2 > 0)  // if not yet expired, every other time 
 80017c8:	4b58      	ldr	r3, [pc, #352]	@ (800192c <timer0+0x1d8>)
 80017ca:	781b      	ldrb	r3, [r3, #0]
 80017cc:	b2db      	uxtb	r3, r3
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d006      	beq.n	80017e0 <timer0+0x8c>
         (swtimer2)--;     // then decrement med timer  (4 ms to 1024 ms)
 80017d2:	4b56      	ldr	r3, [pc, #344]	@ (800192c <timer0+0x1d8>)
 80017d4:	781b      	ldrb	r3, [r3, #0]
 80017d6:	b2db      	uxtb	r3, r3
 80017d8:	3b01      	subs	r3, #1
 80017da:	b2da      	uxtb	r2, r3
 80017dc:	4b53      	ldr	r3, [pc, #332]	@ (800192c <timer0+0x1d8>)
 80017de:	701a      	strb	r2, [r3, #0]
      if (swtimer3 > 0) // if not yet expired, every other time 
 80017e0:	4b53      	ldr	r3, [pc, #332]	@ (8001930 <timer0+0x1dc>)
 80017e2:	781b      	ldrb	r3, [r3, #0]
 80017e4:	b2db      	uxtb	r3, r3
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d07d      	beq.n	80018e6 <timer0+0x192>
         (swtimer3)--;        // then decrement med timer  (4 ms to 1024 ms)
 80017ea:	4b51      	ldr	r3, [pc, #324]	@ (8001930 <timer0+0x1dc>)
 80017ec:	781b      	ldrb	r3, [r3, #0]
 80017ee:	b2db      	uxtb	r3, r3
 80017f0:	3b01      	subs	r3, #1
 80017f2:	b2da      	uxtb	r2, r3
 80017f4:	4b4e      	ldr	r3, [pc, #312]	@ (8001930 <timer0+0x1dc>)
 80017f6:	701a      	strb	r2, [r3, #0]
 80017f8:	e075      	b.n	80018e6 <timer0+0x192>
   } // end 4 ms group
   
/*******************************************************************/
/*      800 us Group                                                 */
/*******************************************************************/   
   else if ((timer_state & 0x04) != 0)
 80017fa:	4b47      	ldr	r3, [pc, #284]	@ (8001918 <timer0+0x1c4>)
 80017fc:	781b      	ldrb	r3, [r3, #0]
 80017fe:	f003 0304 	and.w	r3, r3, #4
 8001802:	2b00      	cmp	r3, #0
 8001804:	d16f      	bne.n	80018e6 <timer0+0x192>
   }   // end 8 ms group
   
/*******************************************************************/
/*      1.6 ms Group                                                 */
/*******************************************************************/   
   else if ((timer_state & 0x08) != 0)
 8001806:	4b44      	ldr	r3, [pc, #272]	@ (8001918 <timer0+0x1c4>)
 8001808:	781b      	ldrb	r3, [r3, #0]
 800180a:	f003 0308 	and.w	r3, r3, #8
 800180e:	2b00      	cmp	r3, #0
 8001810:	d169      	bne.n	80018e6 <timer0+0x192>
   }   // end 1.6 ms group
   
/*******************************************************************/
/*      3.2 ms Group                                                 */
/*******************************************************************/   
   else if ((timer_state & 0x10) != 0)
 8001812:	4b41      	ldr	r3, [pc, #260]	@ (8001918 <timer0+0x1c4>)
 8001814:	781b      	ldrb	r3, [r3, #0]
 8001816:	f003 0310 	and.w	r3, r3, #16
 800181a:	2b00      	cmp	r3, #0
 800181c:	d018      	beq.n	8001850 <timer0+0xfc>
   {
// VII  3.2 ms group
//          timer states 16, 48, 80, 112, 144, 176, 208, 240

//    A. Slow Software Timers
      if (swtimer4 > 0)  // if not yet expired, every 32nd time
 800181e:	4b45      	ldr	r3, [pc, #276]	@ (8001934 <timer0+0x1e0>)
 8001820:	781b      	ldrb	r3, [r3, #0]
 8001822:	b2db      	uxtb	r3, r3
 8001824:	2b00      	cmp	r3, #0
 8001826:	d006      	beq.n	8001836 <timer0+0xe2>
         (swtimer4)--;        // then decrement slow timer (32 ms to 8 s)
 8001828:	4b42      	ldr	r3, [pc, #264]	@ (8001934 <timer0+0x1e0>)
 800182a:	781b      	ldrb	r3, [r3, #0]
 800182c:	b2db      	uxtb	r3, r3
 800182e:	3b01      	subs	r3, #1
 8001830:	b2da      	uxtb	r2, r3
 8001832:	4b40      	ldr	r3, [pc, #256]	@ (8001934 <timer0+0x1e0>)
 8001834:	701a      	strb	r2, [r3, #0]
      if (swtimer5 > 0) // if not yet expired, every 32nd time
 8001836:	4b40      	ldr	r3, [pc, #256]	@ (8001938 <timer0+0x1e4>)
 8001838:	781b      	ldrb	r3, [r3, #0]
 800183a:	b2db      	uxtb	r3, r3
 800183c:	2b00      	cmp	r3, #0
 800183e:	d052      	beq.n	80018e6 <timer0+0x192>
         (swtimer5)--;        // then decrement slow timer (32 ms to 8 s)
 8001840:	4b3d      	ldr	r3, [pc, #244]	@ (8001938 <timer0+0x1e4>)
 8001842:	781b      	ldrb	r3, [r3, #0]
 8001844:	b2db      	uxtb	r3, r3
 8001846:	3b01      	subs	r3, #1
 8001848:	b2da      	uxtb	r2, r3
 800184a:	4b3b      	ldr	r3, [pc, #236]	@ (8001938 <timer0+0x1e4>)
 800184c:	701a      	strb	r2, [r3, #0]
 800184e:	e04a      	b.n	80018e6 <timer0+0x192>
   }   // end 3.2 ms group
   
/*******************************************************************/
/*      6.4 ms Group A                                              */
/*******************************************************************/   
   else if ((timer_state & 0x20) != 0)
 8001850:	4b31      	ldr	r3, [pc, #196]	@ (8001918 <timer0+0x1c4>)
 8001852:	781b      	ldrb	r3, [r3, #0]
 8001854:	f003 0320 	and.w	r3, r3, #32
 8001858:	2b00      	cmp	r3, #0
 800185a:	d018      	beq.n	800188e <timer0+0x13a>
   {
// VIII 6.4 ms group A
//           timer states 32, 96, 160, 224 

//    A. Very Slow Software Timers
      if (swtimer6 > 0)  // if not yet expired, every 64th 
 800185c:	4b37      	ldr	r3, [pc, #220]	@ (800193c <timer0+0x1e8>)
 800185e:	781b      	ldrb	r3, [r3, #0]
 8001860:	b2db      	uxtb	r3, r3
 8001862:	2b00      	cmp	r3, #0
 8001864:	d006      	beq.n	8001874 <timer0+0x120>
                                            // time 
         (swtimer6)--;        // then decrement very slow timer (6.4 ms to 1.6s)
 8001866:	4b35      	ldr	r3, [pc, #212]	@ (800193c <timer0+0x1e8>)
 8001868:	781b      	ldrb	r3, [r3, #0]
 800186a:	b2db      	uxtb	r3, r3
 800186c:	3b01      	subs	r3, #1
 800186e:	b2da      	uxtb	r2, r3
 8001870:	4b32      	ldr	r3, [pc, #200]	@ (800193c <timer0+0x1e8>)
 8001872:	701a      	strb	r2, [r3, #0]

      if (swtimer7 > 0)  // if not yet expired, every 64th 
 8001874:	4b32      	ldr	r3, [pc, #200]	@ (8001940 <timer0+0x1ec>)
 8001876:	781b      	ldrb	r3, [r3, #0]
 8001878:	b2db      	uxtb	r3, r3
 800187a:	2b00      	cmp	r3, #0
 800187c:	d033      	beq.n	80018e6 <timer0+0x192>
                                            // time 
         (swtimer7)--;        // then decrement very slow timer (64 ms to 1.6s)
 800187e:	4b30      	ldr	r3, [pc, #192]	@ (8001940 <timer0+0x1ec>)
 8001880:	781b      	ldrb	r3, [r3, #0]
 8001882:	b2db      	uxtb	r3, r3
 8001884:	3b01      	subs	r3, #1
 8001886:	b2da      	uxtb	r2, r3
 8001888:	4b2d      	ldr	r3, [pc, #180]	@ (8001940 <timer0+0x1ec>)
 800188a:	701a      	strb	r2, [r3, #0]
 800188c:	e02b      	b.n	80018e6 <timer0+0x192>
//       timer states 0, 64, 128, 192

//    A.  Update

//    A. Display timer and flag
      display_timer--; // decrement display timer every 6.4 ms.  Total time is      
 800188e:	4b2d      	ldr	r3, [pc, #180]	@ (8001944 <timer0+0x1f0>)
 8001890:	781b      	ldrb	r3, [r3, #0]
 8001892:	3b01      	subs	r3, #1
 8001894:	b2da      	uxtb	r2, r3
 8001896:	4b2b      	ldr	r3, [pc, #172]	@ (8001944 <timer0+0x1f0>)
 8001898:	701a      	strb	r2, [r3, #0]
                      // 256*6.4ms = 1.6384 seconds. 
      if (display_timer == 1)
 800189a:	4b2a      	ldr	r3, [pc, #168]	@ (8001944 <timer0+0x1f0>)
 800189c:	781b      	ldrb	r3, [r3, #0]
 800189e:	2b01      	cmp	r3, #1
 80018a0:	d102      	bne.n	80018a8 <timer0+0x154>
         display_flag = 1;     // every 1.6384 seconds, now OK to display
 80018a2:	4b29      	ldr	r3, [pc, #164]	@ (8001948 <timer0+0x1f4>)
 80018a4:	2201      	movs	r2, #1
 80018a6:	701a      	strb	r2, [r3, #0]
/*****************  ECEN 5803 add code as indicated  ***********************/
    // Create an 0.5 second Green LED heartbeat here. 
   // Modify blink rate proportional to vortex freuency range 20 Hz to 2000 Hz
#define LEDTIME 78  //	78 = 500 ms/ 6.4 ms		

      if (++led_timer >= (LEDTIME - (int)(freq_hz / 50.0f))) {
 80018a8:	4b28      	ldr	r3, [pc, #160]	@ (800194c <timer0+0x1f8>)
 80018aa:	781b      	ldrb	r3, [r3, #0]
 80018ac:	3301      	adds	r3, #1
 80018ae:	b2da      	uxtb	r2, r3
 80018b0:	4b26      	ldr	r3, [pc, #152]	@ (800194c <timer0+0x1f8>)
 80018b2:	701a      	strb	r2, [r3, #0]
 80018b4:	4b25      	ldr	r3, [pc, #148]	@ (800194c <timer0+0x1f8>)
 80018b6:	781b      	ldrb	r3, [r3, #0]
 80018b8:	461a      	mov	r2, r3
 80018ba:	4b25      	ldr	r3, [pc, #148]	@ (8001950 <timer0+0x1fc>)
 80018bc:	ed93 7a00 	vldr	s14, [r3]
 80018c0:	eddf 6a24 	vldr	s13, [pc, #144]	@ 8001954 <timer0+0x200>
 80018c4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80018c8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80018cc:	ee17 3a90 	vmov	r3, s15
 80018d0:	f1c3 034e 	rsb	r3, r3, #78	@ 0x4e
 80018d4:	429a      	cmp	r2, r3
 80018d6:	db06      	blt.n	80018e6 <timer0+0x192>
          HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 80018d8:	2120      	movs	r1, #32
 80018da:	481f      	ldr	r0, [pc, #124]	@ (8001958 <timer0+0x204>)
 80018dc:	f002 f997 	bl	8003c0e <HAL_GPIO_TogglePin>
          led_timer = 0;
 80018e0:	4b1a      	ldr	r3, [pc, #104]	@ (800194c <timer0+0x1f8>)
 80018e2:	2200      	movs	r2, #0
 80018e4:	701a      	strb	r2, [r3, #0]
   }   // end 6.4 ms group B
   
/*******************************************************************/
/*      Long Time Group                                            */
/*******************************************************************/      
   if (((long_time_state & 0x01) != 0) && (timer_state == 0))  
 80018e6:	4b0d      	ldr	r3, [pc, #52]	@ (800191c <timer0+0x1c8>)
 80018e8:	781b      	ldrb	r3, [r3, #0]
 80018ea:	f003 0301 	and.w	r3, r3, #1
 80018ee:	2b00      	cmp	r3, #0
//
//  clear_watchdog_timer();
     }
// Re-enable interrupts and return
   
   System_Timer_count++;     
 80018f0:	4b1a      	ldr	r3, [pc, #104]	@ (800195c <timer0+0x208>)
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	3301      	adds	r3, #1
 80018f6:	4a19      	ldr	r2, [pc, #100]	@ (800195c <timer0+0x208>)
 80018f8:	6013      	str	r3, [r2, #0]
   timer0_count++;
 80018fa:	4b19      	ldr	r3, [pc, #100]	@ (8001960 <timer0+0x20c>)
 80018fc:	881b      	ldrh	r3, [r3, #0]
 80018fe:	3301      	adds	r3, #1
 8001900:	b29a      	uxth	r2, r3
 8001902:	4b17      	ldr	r3, [pc, #92]	@ (8001960 <timer0+0x20c>)
 8001904:	801a      	strh	r2, [r3, #0]
   SwTimerIsrCounter++;
 8001906:	4b17      	ldr	r3, [pc, #92]	@ (8001964 <timer0+0x210>)
 8001908:	881b      	ldrh	r3, [r3, #0]
 800190a:	b29b      	uxth	r3, r3
 800190c:	3301      	adds	r3, #1
 800190e:	b29a      	uxth	r2, r3
 8001910:	4b14      	ldr	r3, [pc, #80]	@ (8001964 <timer0+0x210>)
 8001912:	801a      	strh	r2, [r3, #0]

    // unmask Timer interrupt?   

    // enable timer interrupt again?
  
}
 8001914:	bf00      	nop
 8001916:	bd80      	pop	{r7, pc}
 8001918:	20000202 	.word	0x20000202
 800191c:	20000203 	.word	0x20000203
 8001920:	200001f0 	.word	0x200001f0
 8001924:	200001f1 	.word	0x200001f1
 8001928:	2000022a 	.word	0x2000022a
 800192c:	200001f2 	.word	0x200001f2
 8001930:	200001f3 	.word	0x200001f3
 8001934:	200001f4 	.word	0x200001f4
 8001938:	200001f5 	.word	0x200001f5
 800193c:	200001f6 	.word	0x200001f6
 8001940:	200001f7 	.word	0x200001f7
 8001944:	200001fa 	.word	0x200001fa
 8001948:	200001fb 	.word	0x200001fb
 800194c:	20000204 	.word	0x20000204
 8001950:	2000021c 	.word	0x2000021c
 8001954:	42480000 	.word	0x42480000
 8001958:	40020000 	.word	0x40020000
 800195c:	200001fc 	.word	0x200001fc
 8001960:	20000200 	.word	0x20000200
 8001964:	200001f8 	.word	0x200001f8

08001968 <serial>:
///  \fn void serial(void) 
/// function polls the serial port for Rx or Tx data

void serial(void)       // The serial function polls the serial port for 
                        // received data or data to transmit
{
 8001968:	b480      	push	{r7}
 800196a:	af00      	add	r7, sp, #0
                         // deals with error handling first
   if ( OERR )             // if an overrun error, clear it and continue.
 800196c:	4b3b      	ldr	r3, [pc, #236]	@ (8001a5c <serial+0xf4>)
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	f003 0308 	and.w	r3, r3, #8
 8001974:	2b00      	cmp	r3, #0
 8001976:	d011      	beq.n	800199c <serial+0x34>
   {
      error_count++;         
 8001978:	4b39      	ldr	r3, [pc, #228]	@ (8001a60 <serial+0xf8>)
 800197a:	781b      	ldrb	r3, [r3, #0]
 800197c:	3301      	adds	r3, #1
 800197e:	b2da      	uxtb	r2, r3
 8001980:	4b37      	ldr	r3, [pc, #220]	@ (8001a60 <serial+0xf8>)
 8001982:	701a      	strb	r2, [r3, #0]
                            // resets and sets continous receive enable bit
      USART2->CR1 = USART2->CR1 & ~(USART_CR1_RE);
 8001984:	4b35      	ldr	r3, [pc, #212]	@ (8001a5c <serial+0xf4>)
 8001986:	68db      	ldr	r3, [r3, #12]
 8001988:	4a34      	ldr	r2, [pc, #208]	@ (8001a5c <serial+0xf4>)
 800198a:	f023 0304 	bic.w	r3, r3, #4
 800198e:	60d3      	str	r3, [r2, #12]
      USART2->CR1 = USART2->CR1 |  (USART_CR1_RE);
 8001990:	4b32      	ldr	r3, [pc, #200]	@ (8001a5c <serial+0xf4>)
 8001992:	68db      	ldr	r3, [r3, #12]
 8001994:	4a31      	ldr	r2, [pc, #196]	@ (8001a5c <serial+0xf4>)
 8001996:	f043 0304 	orr.w	r3, r3, #4
 800199a:	60d3      	str	r3, [r2, #12]
   }
   
   if ( FERR){       // if a framing error, read bad byte, clear it and continue.
 800199c:	4b2f      	ldr	r3, [pc, #188]	@ (8001a5c <serial+0xf4>)
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	f003 0302 	and.w	r3, r3, #2
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d013      	beq.n	80019d0 <serial+0x68>
      error_count++;
 80019a8:	4b2d      	ldr	r3, [pc, #180]	@ (8001a60 <serial+0xf8>)
 80019aa:	781b      	ldrb	r3, [r3, #0]
 80019ac:	3301      	adds	r3, #1
 80019ae:	b2da      	uxtb	r2, r3
 80019b0:	4b2b      	ldr	r3, [pc, #172]	@ (8001a60 <serial+0xf8>)
 80019b2:	701a      	strb	r2, [r3, #0]
      RCREG;         // This will also clear RCIF if only one byte has been 
 80019b4:	4b29      	ldr	r3, [pc, #164]	@ (8001a5c <serial+0xf4>)
 80019b6:	685b      	ldr	r3, [r3, #4]
                     // received since the last int, which is our assumption.
                     
                     // resets and sets continous receive enable bit
      USART2->CR1 = USART2->CR1 & (!USART_CR1_RE);
 80019b8:	4b28      	ldr	r3, [pc, #160]	@ (8001a5c <serial+0xf4>)
 80019ba:	68db      	ldr	r3, [r3, #12]
 80019bc:	4b27      	ldr	r3, [pc, #156]	@ (8001a5c <serial+0xf4>)
 80019be:	2200      	movs	r2, #0
 80019c0:	60da      	str	r2, [r3, #12]
      USART2->CR1 = USART2->CR1 | USART_CR1_RE;
 80019c2:	4b26      	ldr	r3, [pc, #152]	@ (8001a5c <serial+0xf4>)
 80019c4:	68db      	ldr	r3, [r3, #12]
 80019c6:	4a25      	ldr	r2, [pc, #148]	@ (8001a5c <serial+0xf4>)
 80019c8:	f043 0304 	orr.w	r3, r3, #4
 80019cc:	60d3      	str	r3, [r2, #12]
 80019ce:	e016      	b.n	80019fe <serial+0x96>
   }
   else              // else if no frame error,
   {
      if ( RCIF )       // Check if we have received a byte
 80019d0:	4b22      	ldr	r3, [pc, #136]	@ (8001a5c <serial+0xf4>)
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	f003 0320 	and.w	r3, r3, #32
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d010      	beq.n	80019fe <serial+0x96>
      {                 // Read byte to enable reception of more bytes
                    // For PIC, RCIF automatically cleared when RCREG is read
                    // Also true of Freescale KL25Z
         *rx_in_ptr++ = RCREG;         /* get received character */    
 80019dc:	4b1f      	ldr	r3, [pc, #124]	@ (8001a5c <serial+0xf4>)
 80019de:	6858      	ldr	r0, [r3, #4]
 80019e0:	4b20      	ldr	r3, [pc, #128]	@ (8001a64 <serial+0xfc>)
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	1c5a      	adds	r2, r3, #1
 80019e6:	491f      	ldr	r1, [pc, #124]	@ (8001a64 <serial+0xfc>)
 80019e8:	600a      	str	r2, [r1, #0]
 80019ea:	b2c2      	uxtb	r2, r0
 80019ec:	701a      	strb	r2, [r3, #0]
         if( rx_in_ptr >= RX_BUF_SIZE + rx_buf )
 80019ee:	4b1d      	ldr	r3, [pc, #116]	@ (8001a64 <serial+0xfc>)
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	4a1d      	ldr	r2, [pc, #116]	@ (8001a68 <serial+0x100>)
 80019f4:	4293      	cmp	r3, r2
 80019f6:	d302      	bcc.n	80019fe <serial+0x96>
         {
            rx_in_ptr = rx_buf;    /* if at end of buffer, circles rx_in_ptr 
 80019f8:	4b1a      	ldr	r3, [pc, #104]	@ (8001a64 <serial+0xfc>)
 80019fa:	4a1c      	ldr	r2, [pc, #112]	@ (8001a6c <serial+0x104>)
 80019fc:	601a      	str	r2, [r3, #0]
         } 

      }     
   }
   
   if (TXIF)          //  Check if transmit buffer empty  
 80019fe:	4b17      	ldr	r3, [pc, #92]	@ (8001a5c <serial+0xf4>)
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d020      	beq.n	8001a4c <serial+0xe4>
   {
      if ((tx_in_ptr != tx_out_ptr) && (display_mode != QUIET))
 8001a0a:	4b19      	ldr	r3, [pc, #100]	@ (8001a70 <serial+0x108>)
 8001a0c:	681a      	ldr	r2, [r3, #0]
 8001a0e:	4b19      	ldr	r3, [pc, #100]	@ (8001a74 <serial+0x10c>)
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	429a      	cmp	r2, r3
 8001a14:	d017      	beq.n	8001a46 <serial+0xde>
 8001a16:	4b18      	ldr	r3, [pc, #96]	@ (8001a78 <serial+0x110>)
 8001a18:	781b      	ldrb	r3, [r3, #0]
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d013      	beq.n	8001a46 <serial+0xde>
      {
         TXREG = *tx_out_ptr++;     /* send next char */
 8001a1e:	4b15      	ldr	r3, [pc, #84]	@ (8001a74 <serial+0x10c>)
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	1c5a      	adds	r2, r3, #1
 8001a24:	4913      	ldr	r1, [pc, #76]	@ (8001a74 <serial+0x10c>)
 8001a26:	600a      	str	r2, [r1, #0]
 8001a28:	781a      	ldrb	r2, [r3, #0]
 8001a2a:	4b0c      	ldr	r3, [pc, #48]	@ (8001a5c <serial+0xf4>)
 8001a2c:	605a      	str	r2, [r3, #4]
         if( tx_out_ptr >= TX_BUF_SIZE + tx_buf )
 8001a2e:	4b11      	ldr	r3, [pc, #68]	@ (8001a74 <serial+0x10c>)
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	4a12      	ldr	r2, [pc, #72]	@ (8001a7c <serial+0x114>)
 8001a34:	4293      	cmp	r3, r2
 8001a36:	d302      	bcc.n	8001a3e <serial+0xd6>
            tx_out_ptr = tx_buf;           /* 0 <= tx_out_idx < TX_BUF_SIZE */        
 8001a38:	4b0e      	ldr	r3, [pc, #56]	@ (8001a74 <serial+0x10c>)
 8001a3a:	4a11      	ldr	r2, [pc, #68]	@ (8001a80 <serial+0x118>)
 8001a3c:	601a      	str	r2, [r3, #0]
         tx_in_progress = YES;          /* flag needed to start up after idle */
 8001a3e:	4b11      	ldr	r3, [pc, #68]	@ (8001a84 <serial+0x11c>)
 8001a40:	2201      	movs	r2, #1
 8001a42:	701a      	strb	r2, [r3, #0]
 8001a44:	e002      	b.n	8001a4c <serial+0xe4>
      }
      else
      {
         tx_in_progress = NO;             /* no more to send */
 8001a46:	4b0f      	ldr	r3, [pc, #60]	@ (8001a84 <serial+0x11c>)
 8001a48:	2200      	movs	r2, #0
 8001a4a:	701a      	strb	r2, [r3, #0]
      }
  }                   
//  serial_count++;         // increment serial counter, for debugging only
  serial_flag = 1;        // and set flag
 8001a4c:	4b0e      	ldr	r3, [pc, #56]	@ (8001a88 <serial+0x120>)
 8001a4e:	2201      	movs	r2, #1
 8001a50:	701a      	strb	r2, [r3, #0]
}
 8001a52:	bf00      	nop
 8001a54:	46bd      	mov	sp, r7
 8001a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a5a:	4770      	bx	lr
 8001a5c:	40004400 	.word	0x40004400
 8001a60:	20000205 	.word	0x20000205
 8001a64:	2000022c 	.word	0x2000022c
 8001a68:	20000246 	.word	0x20000246
 8001a6c:	2000023c 	.word	0x2000023c
 8001a70:	20000234 	.word	0x20000234
 8001a74:	20000238 	.word	0x20000238
 8001a78:	20000228 	.word	0x20000228
 8001a7c:	20000270 	.word	0x20000270
 8001a80:	20000248 	.word	0x20000248
 8001a84:	2000022b 	.word	0x2000022b
 8001a88:	20000229 	.word	0x20000229

08001a8c <UART_direct_msg_put>:
/*******************************************************************************
* The function UART_direct_msg_put puts a null terminated string directly
* (no ram buffer) to the UART in ASCII format.
*******************************************************************************/
void UART_direct_msg_put(const uchar8_t *str)
{
 8001a8c:	b480      	push	{r7}
 8001a8e:	b083      	sub	sp, #12
 8001a90:	af00      	add	r7, sp, #0
 8001a92:	6078      	str	r0, [r7, #4]
   while( *str != '\0' )
 8001a94:	e012      	b.n	8001abc <UART_direct_msg_put+0x30>
   {
      TXREG = *str++;
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	1c5a      	adds	r2, r3, #1
 8001a9a:	607a      	str	r2, [r7, #4]
 8001a9c:	781a      	ldrb	r2, [r3, #0]
 8001a9e:	4b0d      	ldr	r3, [pc, #52]	@ (8001ad4 <UART_direct_msg_put+0x48>)
 8001aa0:	605a      	str	r2, [r3, #4]
      while( TXIF == 0 || TRMT == 0 )    // waits here for UART transmit buffer
 8001aa2:	bf00      	nop
 8001aa4:	4b0b      	ldr	r3, [pc, #44]	@ (8001ad4 <UART_direct_msg_put+0x48>)
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d0f9      	beq.n	8001aa4 <UART_direct_msg_put+0x18>
 8001ab0:	4b08      	ldr	r3, [pc, #32]	@ (8001ad4 <UART_direct_msg_put+0x48>)
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d0f3      	beq.n	8001aa4 <UART_direct_msg_put+0x18>
   while( *str != '\0' )
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	781b      	ldrb	r3, [r3, #0]
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d1e8      	bne.n	8001a96 <UART_direct_msg_put+0xa>
                                      // to be empty
      {
    //  __clear_watchdog_timer();
      }
   }
}
 8001ac4:	bf00      	nop
 8001ac6:	bf00      	nop
 8001ac8:	370c      	adds	r7, #12
 8001aca:	46bd      	mov	sp, r7
 8001acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad0:	4770      	bx	lr
 8001ad2:	bf00      	nop
 8001ad4:	40004400 	.word	0x40004400

08001ad8 <UART_put>:
* not to happen), data will be lost.  The serial interrupt must be temporarily
* disabled since it reads tx_in_idx and this routine updates tx_in_idx which is 
* a 16 bit value.           
*******************************************************************************/
void UART_put(uchar8_t c)
{
 8001ad8:	b480      	push	{r7}
 8001ada:	b083      	sub	sp, #12
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	4603      	mov	r3, r0
 8001ae0:	71fb      	strb	r3, [r7, #7]
   *tx_in_ptr++ = c;                    /* save character to transmit buffer */
 8001ae2:	4b0a      	ldr	r3, [pc, #40]	@ (8001b0c <UART_put+0x34>)
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	1c5a      	adds	r2, r3, #1
 8001ae8:	4908      	ldr	r1, [pc, #32]	@ (8001b0c <UART_put+0x34>)
 8001aea:	600a      	str	r2, [r1, #0]
 8001aec:	79fa      	ldrb	r2, [r7, #7]
 8001aee:	701a      	strb	r2, [r3, #0]
   if( tx_in_ptr >= TX_BUF_SIZE + tx_buf)
 8001af0:	4b06      	ldr	r3, [pc, #24]	@ (8001b0c <UART_put+0x34>)
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	4a06      	ldr	r2, [pc, #24]	@ (8001b10 <UART_put+0x38>)
 8001af6:	4293      	cmp	r3, r2
 8001af8:	d302      	bcc.n	8001b00 <UART_put+0x28>
      tx_in_ptr = tx_buf;                     /* 0 <= tx_in_idx < TX_BUF_SIZE */          
 8001afa:	4b04      	ldr	r3, [pc, #16]	@ (8001b0c <UART_put+0x34>)
 8001afc:	4a05      	ldr	r2, [pc, #20]	@ (8001b14 <UART_put+0x3c>)
 8001afe:	601a      	str	r2, [r3, #0]
}
 8001b00:	bf00      	nop
 8001b02:	370c      	adds	r7, #12
 8001b04:	46bd      	mov	sp, r7
 8001b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0a:	4770      	bx	lr
 8001b0c:	20000234 	.word	0x20000234
 8001b10:	20000270 	.word	0x20000270
 8001b14:	20000248 	.word	0x20000248

08001b18 <UART_get>:
* function will wait until one is available. There is no need to disable the 
* serial interrupt which modifies rx_in_idx since the function is looking for a 
* compare only between rx_in_idx & rx_out_idx.
*******************************************************************************/
uchar8_t UART_get(void)
{
 8001b18:	b480      	push	{r7}
 8001b1a:	b083      	sub	sp, #12
 8001b1c:	af00      	add	r7, sp, #0
   uchar8_t c;
   while( rx_in_ptr == rx_out_ptr );      /* wait for a received character, 
 8001b1e:	bf00      	nop
 8001b20:	4b0d      	ldr	r3, [pc, #52]	@ (8001b58 <UART_get+0x40>)
 8001b22:	681a      	ldr	r2, [r3, #0]
 8001b24:	4b0d      	ldr	r3, [pc, #52]	@ (8001b5c <UART_get+0x44>)
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	429a      	cmp	r2, r3
 8001b2a:	d0f9      	beq.n	8001b20 <UART_get+0x8>
                                                                indicated */
                                          // when pointers are different
                                          // this could be an infinite loop, but 
                                          // is not because of UART_input check   
   c = *rx_out_ptr++;
 8001b2c:	4b0b      	ldr	r3, [pc, #44]	@ (8001b5c <UART_get+0x44>)
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	1c5a      	adds	r2, r3, #1
 8001b32:	490a      	ldr	r1, [pc, #40]	@ (8001b5c <UART_get+0x44>)
 8001b34:	600a      	str	r2, [r1, #0]
 8001b36:	781b      	ldrb	r3, [r3, #0]
 8001b38:	71fb      	strb	r3, [r7, #7]
   if( rx_out_ptr >= RX_BUF_SIZE + rx_buf )  // if at end of buffer
 8001b3a:	4b08      	ldr	r3, [pc, #32]	@ (8001b5c <UART_get+0x44>)
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	4a08      	ldr	r2, [pc, #32]	@ (8001b60 <UART_get+0x48>)
 8001b40:	4293      	cmp	r3, r2
 8001b42:	d302      	bcc.n	8001b4a <UART_get+0x32>
   {
      rx_out_ptr = rx_buf;                /* 0 <= rx_out_idx < RX_BUF_SIZE */        
 8001b44:	4b05      	ldr	r3, [pc, #20]	@ (8001b5c <UART_get+0x44>)
 8001b46:	4a07      	ldr	r2, [pc, #28]	@ (8001b64 <UART_get+0x4c>)
 8001b48:	601a      	str	r2, [r3, #0]
                                        // return byte from beginning of buffer
   }                                    // next time.  
   return(c);
 8001b4a:	79fb      	ldrb	r3, [r7, #7]
}
 8001b4c:	4618      	mov	r0, r3
 8001b4e:	370c      	adds	r7, #12
 8001b50:	46bd      	mov	sp, r7
 8001b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b56:	4770      	bx	lr
 8001b58:	2000022c 	.word	0x2000022c
 8001b5c:	20000230 	.word	0x20000230
 8001b60:	20000246 	.word	0x20000246
 8001b64:	2000023c 	.word	0x2000023c

08001b68 <UART_input>:
* available and a 0 if the receive buffer rx_buf is empty.  There is no need to 
* disable the serial interrupt which modifies rx_in_idx since function is 
* looking for a compare only between rx_in_idx & rx_out_idx.
*******************************************************************************/
uchar8_t UART_input(void)
{
 8001b68:	b480      	push	{r7}
 8001b6a:	af00      	add	r7, sp, #0
   if( rx_in_ptr == rx_out_ptr )
 8001b6c:	4b06      	ldr	r3, [pc, #24]	@ (8001b88 <UART_input+0x20>)
 8001b6e:	681a      	ldr	r2, [r3, #0]
 8001b70:	4b06      	ldr	r3, [pc, #24]	@ (8001b8c <UART_input+0x24>)
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	429a      	cmp	r2, r3
 8001b76:	d101      	bne.n	8001b7c <UART_input+0x14>
      return(0);                          /* no characters in receive buffer */
 8001b78:	2300      	movs	r3, #0
 8001b7a:	e000      	b.n	8001b7e <UART_input+0x16>
   else
      return(1);                        /* 1 or more receive characters ready */
 8001b7c:	2301      	movs	r3, #1
}
 8001b7e:	4618      	mov	r0, r3
 8001b80:	46bd      	mov	sp, r7
 8001b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b86:	4770      	bx	lr
 8001b88:	2000022c 	.word	0x2000022c
 8001b8c:	20000230 	.word	0x20000230

08001b90 <UART_msg_put>:
/*******************************************************************************
* The function UART_msg_put puts a null terminated string through the transmit
* buffer to the UART port in ASCII format.
*******************************************************************************/
void UART_msg_put(const uchar8_t *str)
{
 8001b90:	b480      	push	{r7}
 8001b92:	b083      	sub	sp, #12
 8001b94:	af00      	add	r7, sp, #0
 8001b96:	6078      	str	r0, [r7, #4]
   while( *str != '\0' )
 8001b98:	e011      	b.n	8001bbe <UART_msg_put+0x2e>
   {
      *tx_in_ptr++ = *str++;        /* save character to transmit buffer */
 8001b9a:	687a      	ldr	r2, [r7, #4]
 8001b9c:	1c53      	adds	r3, r2, #1
 8001b9e:	607b      	str	r3, [r7, #4]
 8001ba0:	4b0c      	ldr	r3, [pc, #48]	@ (8001bd4 <UART_msg_put+0x44>)
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	1c59      	adds	r1, r3, #1
 8001ba6:	480b      	ldr	r0, [pc, #44]	@ (8001bd4 <UART_msg_put+0x44>)
 8001ba8:	6001      	str	r1, [r0, #0]
 8001baa:	7812      	ldrb	r2, [r2, #0]
 8001bac:	701a      	strb	r2, [r3, #0]
      if( tx_in_ptr >= TX_BUF_SIZE + tx_buf)
 8001bae:	4b09      	ldr	r3, [pc, #36]	@ (8001bd4 <UART_msg_put+0x44>)
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	4a09      	ldr	r2, [pc, #36]	@ (8001bd8 <UART_msg_put+0x48>)
 8001bb4:	4293      	cmp	r3, r2
 8001bb6:	d302      	bcc.n	8001bbe <UART_msg_put+0x2e>
         tx_in_ptr = tx_buf;                  /* 0 <= tx_in_idx < TX_BUF_SIZE */        
 8001bb8:	4b06      	ldr	r3, [pc, #24]	@ (8001bd4 <UART_msg_put+0x44>)
 8001bba:	4a08      	ldr	r2, [pc, #32]	@ (8001bdc <UART_msg_put+0x4c>)
 8001bbc:	601a      	str	r2, [r3, #0]
   while( *str != '\0' )
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	781b      	ldrb	r3, [r3, #0]
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d1e9      	bne.n	8001b9a <UART_msg_put+0xa>
   }   
}
 8001bc6:	bf00      	nop
 8001bc8:	bf00      	nop
 8001bca:	370c      	adds	r7, #12
 8001bcc:	46bd      	mov	sp, r7
 8001bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd2:	4770      	bx	lr
 8001bd4:	20000234 	.word	0x20000234
 8001bd8:	20000270 	.word	0x20000270
 8001bdc:	20000248 	.word	0x20000248

08001be0 <adc_sample>:

static const unsigned adc_data_len =
    sizeof(adc_data) / sizeof(adc_data[0]);

uint16_t adc_sample(void)
{
 8001be0:	b480      	push	{r7}
 8001be2:	b083      	sub	sp, #12
 8001be4:	af00      	add	r7, sp, #0
    static unsigned i = 0;
    uint16_t v = adc_data[i++];
 8001be6:	4b0c      	ldr	r3, [pc, #48]	@ (8001c18 <adc_sample+0x38>)
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	1c5a      	adds	r2, r3, #1
 8001bec:	490a      	ldr	r1, [pc, #40]	@ (8001c18 <adc_sample+0x38>)
 8001bee:	600a      	str	r2, [r1, #0]
 8001bf0:	4a0a      	ldr	r2, [pc, #40]	@ (8001c1c <adc_sample+0x3c>)
 8001bf2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001bf6:	80fb      	strh	r3, [r7, #6]
    if (i >= adc_data_len) i = 0;
 8001bf8:	4b07      	ldr	r3, [pc, #28]	@ (8001c18 <adc_sample+0x38>)
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001c00:	4293      	cmp	r3, r2
 8001c02:	d302      	bcc.n	8001c0a <adc_sample+0x2a>
 8001c04:	4b04      	ldr	r3, [pc, #16]	@ (8001c18 <adc_sample+0x38>)
 8001c06:	2200      	movs	r2, #0
 8001c08:	601a      	str	r2, [r3, #0]
    return v;
 8001c0a:	88fb      	ldrh	r3, [r7, #6]
}
 8001c0c:	4618      	mov	r0, r3
 8001c0e:	370c      	adds	r7, #12
 8001c10:	46bd      	mov	sp, r7
 8001c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c16:	4770      	bx	lr
 8001c18:	20000208 	.word	0x20000208
 8001c1c:	0800b114 	.word	0x0800b114

08001c20 <flow_gpm>:
        v = v_new;
    }
    return v; // m/s
}

float flow_gpm(float v_mps, const flow_geom_t *g){
 8001c20:	b480      	push	{r7}
 8001c22:	b085      	sub	sp, #20
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	ed87 0a01 	vstr	s0, [r7, #4]
 8001c2a:	6038      	str	r0, [r7, #0]
    const float Q_m3s = g->area_m2 * v_mps;
 8001c2c:	683b      	ldr	r3, [r7, #0]
 8001c2e:	edd3 7a02 	vldr	s15, [r3, #8]
 8001c32:	ed97 7a01 	vldr	s14, [r7, #4]
 8001c36:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001c3a:	edc7 7a03 	vstr	s15, [r7, #12]
    return Q_m3s * 15850.323141489f; // GPM
 8001c3e:	edd7 7a03 	vldr	s15, [r7, #12]
 8001c42:	ed9f 7a05 	vldr	s14, [pc, #20]	@ 8001c58 <flow_gpm+0x38>
 8001c46:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8001c4a:	eeb0 0a67 	vmov.f32	s0, s15
 8001c4e:	3714      	adds	r7, #20
 8001c50:	46bd      	mov	sp, r7
 8001c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c56:	4770      	bx	lr
 8001c58:	4677a94b 	.word	0x4677a94b

08001c5c <freq_estimate>:
#define PID_INCHES  2.900f
#define D_INCHES    0.5f
#define INCH_TO_M   0.0254f

float freq_estimate(float sample)
{
 8001c5c:	b480      	push	{r7}
 8001c5e:	b083      	sub	sp, #12
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	ed87 0a01 	vstr	s0, [r7, #4]
    N++;
 8001c66:	4b2a      	ldr	r3, [pc, #168]	@ (8001d10 <freq_estimate+0xb4>)
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	3301      	adds	r3, #1
 8001c6c:	4a28      	ldr	r2, [pc, #160]	@ (8001d10 <freq_estimate+0xb4>)
 8001c6e:	6013      	str	r3, [r2, #0]

    if (!prev_above && sample >= TH_HIGH)
 8001c70:	4b28      	ldr	r3, [pc, #160]	@ (8001d14 <freq_estimate+0xb8>)
 8001c72:	781b      	ldrb	r3, [r3, #0]
 8001c74:	f083 0301 	eor.w	r3, r3, #1
 8001c78:	b2db      	uxtb	r3, r3
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d011      	beq.n	8001ca2 <freq_estimate+0x46>
 8001c7e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001c82:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 8001d18 <freq_estimate+0xbc>
 8001c86:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001c8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c8e:	db08      	blt.n	8001ca2 <freq_estimate+0x46>
    {
        count++;
 8001c90:	4b22      	ldr	r3, [pc, #136]	@ (8001d1c <freq_estimate+0xc0>)
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	3301      	adds	r3, #1
 8001c96:	4a21      	ldr	r2, [pc, #132]	@ (8001d1c <freq_estimate+0xc0>)
 8001c98:	6013      	str	r3, [r2, #0]
        prev_above = true;
 8001c9a:	4b1e      	ldr	r3, [pc, #120]	@ (8001d14 <freq_estimate+0xb8>)
 8001c9c:	2201      	movs	r2, #1
 8001c9e:	701a      	strb	r2, [r3, #0]
 8001ca0:	e00f      	b.n	8001cc2 <freq_estimate+0x66>
    }
    else if (prev_above && sample <= TH_LOW)
 8001ca2:	4b1c      	ldr	r3, [pc, #112]	@ (8001d14 <freq_estimate+0xb8>)
 8001ca4:	781b      	ldrb	r3, [r3, #0]
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d00b      	beq.n	8001cc2 <freq_estimate+0x66>
 8001caa:	edd7 7a01 	vldr	s15, [r7, #4]
 8001cae:	ed9f 7a1c 	vldr	s14, [pc, #112]	@ 8001d20 <freq_estimate+0xc4>
 8001cb2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001cb6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001cba:	d802      	bhi.n	8001cc2 <freq_estimate+0x66>
    {
        prev_above = false;
 8001cbc:	4b15      	ldr	r3, [pc, #84]	@ (8001d14 <freq_estimate+0xb8>)
 8001cbe:	2200      	movs	r2, #0
 8001cc0:	701a      	strb	r2, [r3, #0]
    }

    if (N >= WINDOW_SAMPLES)
 8001cc2:	4b13      	ldr	r3, [pc, #76]	@ (8001d10 <freq_estimate+0xb4>)
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001cca:	d316      	bcc.n	8001cfa <freq_estimate+0x9e>
    {
        last_freq = (count * FS) / (float)WINDOW_SAMPLES;
 8001ccc:	4b13      	ldr	r3, [pc, #76]	@ (8001d1c <freq_estimate+0xc0>)
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	ee07 3a90 	vmov	s15, r3
 8001cd4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001cd8:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 8001d24 <freq_estimate+0xc8>
 8001cdc:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001ce0:	eddf 6a11 	vldr	s13, [pc, #68]	@ 8001d28 <freq_estimate+0xcc>
 8001ce4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001ce8:	4b10      	ldr	r3, [pc, #64]	@ (8001d2c <freq_estimate+0xd0>)
 8001cea:	edc3 7a00 	vstr	s15, [r3]
        count = 0;
 8001cee:	4b0b      	ldr	r3, [pc, #44]	@ (8001d1c <freq_estimate+0xc0>)
 8001cf0:	2200      	movs	r2, #0
 8001cf2:	601a      	str	r2, [r3, #0]
        N = 0;
 8001cf4:	4b06      	ldr	r3, [pc, #24]	@ (8001d10 <freq_estimate+0xb4>)
 8001cf6:	2200      	movs	r2, #0
 8001cf8:	601a      	str	r2, [r3, #0]
    }

    return last_freq;
 8001cfa:	4b0c      	ldr	r3, [pc, #48]	@ (8001d2c <freq_estimate+0xd0>)
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	ee07 3a90 	vmov	s15, r3
}
 8001d02:	eeb0 0a67 	vmov.f32	s0, s15
 8001d06:	370c      	adds	r7, #12
 8001d08:	46bd      	mov	sp, r7
 8001d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d0e:	4770      	bx	lr
 8001d10:	20000214 	.word	0x20000214
 8001d14:	2000020c 	.word	0x2000020c
 8001d18:	3f333333 	.word	0x3f333333
 8001d1c:	20000210 	.word	0x20000210
 8001d20:	bf333333 	.word	0xbf333333
 8001d24:	461c4000 	.word	0x461c4000
 8001d28:	447a0000 	.word	0x447a0000
 8001d2c:	20000218 	.word	0x20000218

08001d30 <flow_calculate>:

/**
 * Compute flow (gallons/minute) given vortex frequency and temperature (C)
 */
float flow_calculate(float f_hz, float T_c)
{
 8001d30:	b580      	push	{r7, lr}
 8001d32:	ed2d 8b02 	vpush	{d8}
 8001d36:	b08c      	sub	sp, #48	@ 0x30
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	ed87 0a01 	vstr	s0, [r7, #4]
 8001d3e:	edc7 0a00 	vstr	s1, [r7]
    // density (kg/m)
    float rho = 1000.0f * (1.0f - ((T_c + 288.9414f) /
 8001d42:	edd7 7a00 	vldr	s15, [r7]
 8001d46:	ed9f 7a4e 	vldr	s14, [pc, #312]	@ 8001e80 <flow_calculate+0x150>
 8001d4a:	ee37 7a87 	vadd.f32	s14, s15, s14
                  (508929.2f * (T_c + 68.12963f))) * powf((T_c - 3.9863f), 2.0f));
 8001d4e:	edd7 7a00 	vldr	s15, [r7]
 8001d52:	eddf 6a4c 	vldr	s13, [pc, #304]	@ 8001e84 <flow_calculate+0x154>
 8001d56:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001d5a:	eddf 6a4b 	vldr	s13, [pc, #300]	@ 8001e88 <flow_calculate+0x158>
 8001d5e:	ee67 7aa6 	vmul.f32	s15, s15, s13
    float rho = 1000.0f * (1.0f - ((T_c + 288.9414f) /
 8001d62:	ee87 8a27 	vdiv.f32	s16, s14, s15
                  (508929.2f * (T_c + 68.12963f))) * powf((T_c - 3.9863f), 2.0f));
 8001d66:	edd7 7a00 	vldr	s15, [r7]
 8001d6a:	ed9f 7a48 	vldr	s14, [pc, #288]	@ 8001e8c <flow_calculate+0x15c>
 8001d6e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001d72:	eef0 0a00 	vmov.f32	s1, #0	@ 0x40000000  2.0
 8001d76:	eeb0 0a67 	vmov.f32	s0, s15
 8001d7a:	f008 fcd3 	bl	800a724 <powf>
 8001d7e:	eef0 7a40 	vmov.f32	s15, s0
 8001d82:	ee68 7a27 	vmul.f32	s15, s16, s15
    float rho = 1000.0f * (1.0f - ((T_c + 288.9414f) /
 8001d86:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001d8a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001d8e:	ed9f 7a40 	vldr	s14, [pc, #256]	@ 8001e90 <flow_calculate+0x160>
 8001d92:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001d96:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
    // viscosity (kg/m*s)
    float viscosity = 2.4e-5f * powf(10.0f, (247.8f / (T_c + 273.15f - 140.0f)));
 8001d9a:	edd7 7a00 	vldr	s15, [r7]
 8001d9e:	ed9f 7a3d 	vldr	s14, [pc, #244]	@ 8001e94 <flow_calculate+0x164>
 8001da2:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001da6:	ed9f 7a3c 	vldr	s14, [pc, #240]	@ 8001e98 <flow_calculate+0x168>
 8001daa:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001dae:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 8001e9c <flow_calculate+0x16c>
 8001db2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001db6:	eef0 0a47 	vmov.f32	s1, s14
 8001dba:	eeb2 0a04 	vmov.f32	s0, #36	@ 0x41200000  10.0
 8001dbe:	f008 fcb1 	bl	800a724 <powf>
 8001dc2:	eef0 7a40 	vmov.f32	s15, s0
 8001dc6:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 8001ea0 <flow_calculate+0x170>
 8001dca:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001dce:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28

    // convert bluff body width to m
    float d_m = D_INCHES * INCH_TO_M;
 8001dd2:	4b34      	ldr	r3, [pc, #208]	@ (8001ea4 <flow_calculate+0x174>)
 8001dd4:	627b      	str	r3, [r7, #36]	@ 0x24
    float pid_m = PID_INCHES * INCH_TO_M;
 8001dd6:	4b34      	ldr	r3, [pc, #208]	@ (8001ea8 <flow_calculate+0x178>)
 8001dd8:	623b      	str	r3, [r7, #32]

    // initial Strouhal (Re dependent)
    float v_est = f_hz * d_m / 0.2f; // rough guess for Re iteration
 8001dda:	ed97 7a01 	vldr	s14, [r7, #4]
 8001dde:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001de2:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001de6:	eddf 6a31 	vldr	s13, [pc, #196]	@ 8001eac <flow_calculate+0x17c>
 8001dea:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001dee:	edc7 7a07 	vstr	s15, [r7, #28]
    float Re = (rho * v_est * pid_m) / viscosity;
 8001df2:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8001df6:	edd7 7a07 	vldr	s15, [r7, #28]
 8001dfa:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001dfe:	edd7 7a08 	vldr	s15, [r7, #32]
 8001e02:	ee67 6a27 	vmul.f32	s13, s14, s15
 8001e06:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8001e0a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001e0e:	edc7 7a06 	vstr	s15, [r7, #24]
    float St = 0.2684f - 1.0356f / sqrtf(Re);
 8001e12:	ed97 0a06 	vldr	s0, [r7, #24]
 8001e16:	f008 fcdd 	bl	800a7d4 <sqrtf>
 8001e1a:	eeb0 7a40 	vmov.f32	s14, s0
 8001e1e:	eddf 6a24 	vldr	s13, [pc, #144]	@ 8001eb0 <flow_calculate+0x180>
 8001e22:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001e26:	ed9f 7a23 	vldr	s14, [pc, #140]	@ 8001eb4 <flow_calculate+0x184>
 8001e2a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001e2e:	edc7 7a05 	vstr	s15, [r7, #20]

    // refined velocity
    float v_m_s = f_hz * d_m / St;
 8001e32:	ed97 7a01 	vldr	s14, [r7, #4]
 8001e36:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001e3a:	ee67 6a27 	vmul.f32	s13, s14, s15
 8001e3e:	ed97 7a05 	vldr	s14, [r7, #20]
 8001e42:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001e46:	edc7 7a04 	vstr	s15, [r7, #16]
    float v_ft_s = v_m_s * 3.28084f;
 8001e4a:	edd7 7a04 	vldr	s15, [r7, #16]
 8001e4e:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 8001eb8 <flow_calculate+0x188>
 8001e52:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001e56:	edc7 7a03 	vstr	s15, [r7, #12]

    // Flow = 2.45*(PID)^2 * v(ft/s)
    float flow_gpm = 2.45f * PID_INCHES * PID_INCHES * v_ft_s;
 8001e5a:	edd7 7a03 	vldr	s15, [r7, #12]
 8001e5e:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 8001ebc <flow_calculate+0x18c>
 8001e62:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001e66:	edc7 7a02 	vstr	s15, [r7, #8]
    return flow_gpm;
 8001e6a:	68bb      	ldr	r3, [r7, #8]
 8001e6c:	ee07 3a90 	vmov	s15, r3
}
 8001e70:	eeb0 0a67 	vmov.f32	s0, s15
 8001e74:	3730      	adds	r7, #48	@ 0x30
 8001e76:	46bd      	mov	sp, r7
 8001e78:	ecbd 8b02 	vpop	{d8}
 8001e7c:	bd80      	pop	{r7, pc}
 8001e7e:	bf00      	nop
 8001e80:	43907880 	.word	0x43907880
 8001e84:	4288425f 	.word	0x4288425f
 8001e88:	48f88026 	.word	0x48f88026
 8001e8c:	407f1f8a 	.word	0x407f1f8a
 8001e90:	447a0000 	.word	0x447a0000
 8001e94:	43889333 	.word	0x43889333
 8001e98:	430c0000 	.word	0x430c0000
 8001e9c:	4377cccd 	.word	0x4377cccd
 8001ea0:	37c9539c 	.word	0x37c9539c
 8001ea4:	3c5013a9 	.word	0x3c5013a9
 8001ea8:	3d96db0e 	.word	0x3d96db0e
 8001eac:	3e4ccccd 	.word	0x3e4ccccd
 8001eb0:	3f848e8a 	.word	0x3f848e8a
 8001eb4:	3e896bba 	.word	0x3e896bba
 8001eb8:	4051f948 	.word	0x4051f948
 8001ebc:	41a4d605 	.word	0x41a4d605

08001ec0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001ec0:	b480      	push	{r7}
 8001ec2:	b083      	sub	sp, #12
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	4603      	mov	r3, r0
 8001ec8:	6039      	str	r1, [r7, #0]
 8001eca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ecc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	db0a      	blt.n	8001eea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ed4:	683b      	ldr	r3, [r7, #0]
 8001ed6:	b2da      	uxtb	r2, r3
 8001ed8:	490c      	ldr	r1, [pc, #48]	@ (8001f0c <__NVIC_SetPriority+0x4c>)
 8001eda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ede:	0112      	lsls	r2, r2, #4
 8001ee0:	b2d2      	uxtb	r2, r2
 8001ee2:	440b      	add	r3, r1
 8001ee4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001ee8:	e00a      	b.n	8001f00 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001eea:	683b      	ldr	r3, [r7, #0]
 8001eec:	b2da      	uxtb	r2, r3
 8001eee:	4908      	ldr	r1, [pc, #32]	@ (8001f10 <__NVIC_SetPriority+0x50>)
 8001ef0:	79fb      	ldrb	r3, [r7, #7]
 8001ef2:	f003 030f 	and.w	r3, r3, #15
 8001ef6:	3b04      	subs	r3, #4
 8001ef8:	0112      	lsls	r2, r2, #4
 8001efa:	b2d2      	uxtb	r2, r2
 8001efc:	440b      	add	r3, r1
 8001efe:	761a      	strb	r2, [r3, #24]
}
 8001f00:	bf00      	nop
 8001f02:	370c      	adds	r7, #12
 8001f04:	46bd      	mov	sp, r7
 8001f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f0a:	4770      	bx	lr
 8001f0c:	e000e100 	.word	0xe000e100
 8001f10:	e000ed00 	.word	0xe000ed00

08001f14 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001f14:	b580      	push	{r7, lr}
 8001f16:	b082      	sub	sp, #8
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	3b01      	subs	r3, #1
 8001f20:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001f24:	d301      	bcc.n	8001f2a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001f26:	2301      	movs	r3, #1
 8001f28:	e00f      	b.n	8001f4a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001f2a:	4a0a      	ldr	r2, [pc, #40]	@ (8001f54 <SysTick_Config+0x40>)
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	3b01      	subs	r3, #1
 8001f30:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001f32:	210f      	movs	r1, #15
 8001f34:	f04f 30ff 	mov.w	r0, #4294967295
 8001f38:	f7ff ffc2 	bl	8001ec0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001f3c:	4b05      	ldr	r3, [pc, #20]	@ (8001f54 <SysTick_Config+0x40>)
 8001f3e:	2200      	movs	r2, #0
 8001f40:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001f42:	4b04      	ldr	r3, [pc, #16]	@ (8001f54 <SysTick_Config+0x40>)
 8001f44:	2207      	movs	r2, #7
 8001f46:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001f48:	2300      	movs	r3, #0
}
 8001f4a:	4618      	mov	r0, r3
 8001f4c:	3708      	adds	r7, #8
 8001f4e:	46bd      	mov	sp, r7
 8001f50:	bd80      	pop	{r7, pc}
 8001f52:	bf00      	nop
 8001f54:	e000e010 	.word	0xe000e010

08001f58 <SysTick_Handler>:

volatile uint32_t timeTicks = 0;                            /* counts  timeTicks */
/*----------------------------------------------------------------------------
 * SysTick_Handler:
 *----------------------------------------------------------------------------*/
void SysTick_Handler(void) {
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	af00      	add	r7, sp, #0
	timer0();
 8001f5c:	f7ff fbfa 	bl	8001754 <timer0>
    timeTicks++;
 8001f60:	4b07      	ldr	r3, [pc, #28]	@ (8001f80 <SysTick_Handler+0x28>)
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	3301      	adds	r3, #1
 8001f66:	4a06      	ldr	r2, [pc, #24]	@ (8001f80 <SysTick_Handler+0x28>)
 8001f68:	6013      	str	r3, [r2, #0]
	if (timeTicks > 9)
 8001f6a:	4b05      	ldr	r3, [pc, #20]	@ (8001f80 <SysTick_Handler+0x28>)
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	2b09      	cmp	r3, #9
 8001f70:	d904      	bls.n	8001f7c <SysTick_Handler+0x24>
	{
	   HAL_IncTick();  // Adjust HAL_IncTick to 1 ms for all HAL driver timing
 8001f72:	f000 ffd7 	bl	8002f24 <HAL_IncTick>
	   timeTicks = 0;
 8001f76:	4b02      	ldr	r3, [pc, #8]	@ (8001f80 <SysTick_Handler+0x28>)
 8001f78:	2200      	movs	r2, #0
 8001f7a:	601a      	str	r2, [r3, #0]
	}
}
 8001f7c:	bf00      	nop
 8001f7e:	bd80      	pop	{r7, pc}
 8001f80:	20000448 	.word	0x20000448

08001f84 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001f84:	b580      	push	{r7, lr}
 8001f86:	b090      	sub	sp, #64	@ 0x40
 8001f88:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001f8a:	f000 ff79 	bl	8002e80 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001f8e:	f000 f991 	bl	80022b4 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* Configure the system clock */
  SystemClock_Config();
 8001f92:	f000 f98f 	bl	80022b4 <SystemClock_Config>
/****************      ECEN 5803 add code as indicated   **********************/
               //  Add code to call timer0 function every 100 uS
	
  SysTick_Config(SystemCoreClock / 10000 );/* SysTick now 100 usec interrupts */
 8001f96:	4ba8      	ldr	r3, [pc, #672]	@ (8002238 <main+0x2b4>)
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	4aa8      	ldr	r2, [pc, #672]	@ (800223c <main+0x2b8>)
 8001f9c:	fba2 2303 	umull	r2, r3, r2, r3
 8001fa0:	0b5b      	lsrs	r3, r3, #13
 8001fa2:	4618      	mov	r0, r3
 8001fa4:	f7ff ffb6 	bl	8001f14 <SysTick_Config>
	                                         // was 1 s
//  HAL_SuspendTick (void )
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001fa8:	f000 fba4 	bl	80026f4 <MX_GPIO_Init>
  MX_ADC1_Init();
 8001fac:	f000 f9ee 	bl	800238c <MX_ADC1_Init>
  MX_I2C1_Init();
 8001fb0:	f000 fa5e 	bl	8002470 <MX_I2C1_Init>
  MX_SPI2_Init();
 8001fb4:	f000 fa8a 	bl	80024cc <MX_SPI2_Init>
  MX_TIM3_Init();
 8001fb8:	f000 fb0e 	bl	80025d8 <MX_TIM3_Init>

  /* Start PWM on TIM3 CH2 (PB5) and CH3 (PB0) */
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8001fbc:	2104      	movs	r1, #4
 8001fbe:	48a0      	ldr	r0, [pc, #640]	@ (8002240 <main+0x2bc>)
 8001fc0:	f002 ffc0 	bl	8004f44 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 8001fc4:	2108      	movs	r1, #8
 8001fc6:	489e      	ldr	r0, [pc, #632]	@ (8002240 <main+0x2bc>)
 8001fc8:	f002 ffbc 	bl	8004f44 <HAL_TIM_PWM_Start>

  /* Set a safe initial duty on both channels */
  __HAL_TIM_SET_AUTORELOAD(&htim3, 4000);     // period
 8001fcc:	4b9c      	ldr	r3, [pc, #624]	@ (8002240 <main+0x2bc>)
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	f44f 627a 	mov.w	r2, #4000	@ 0xfa0
 8001fd4:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001fd6:	4b9a      	ldr	r3, [pc, #616]	@ (8002240 <main+0x2bc>)
 8001fd8:	f44f 627a 	mov.w	r2, #4000	@ 0xfa0
 8001fdc:	60da      	str	r2, [r3, #12]
  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 1000);
 8001fde:	4b98      	ldr	r3, [pc, #608]	@ (8002240 <main+0x2bc>)
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001fe6:	639a      	str	r2, [r3, #56]	@ 0x38
  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 1000);
 8001fe8:	4b95      	ldr	r3, [pc, #596]	@ (8002240 <main+0x2bc>)
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001ff0:	63da      	str	r2, [r3, #60]	@ 0x3c



  MX_USART2_UART_Init();
 8001ff2:	f000 fb55 	bl	80026a0 <MX_USART2_UART_Init>
  MX_TIM1_Init();
 8001ff6:	f000 fa9f 	bl	8002538 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  MX_GPIO_Init();
 8001ffa:	f000 fb7b 	bl	80026f4 <MX_GPIO_Init>
  MX_ADC1_Init();
 8001ffe:	f000 f9c5 	bl	800238c <MX_ADC1_Init>
#ifdef ENABLE_I2C
	MX_I2C1_Init();
 8002002:	f000 fa35 	bl	8002470 <MX_I2C1_Init>
#endif
#ifdef ENABLE_SPI
	MX_SPI2_Init();
 8002006:	f000 fa61 	bl	80024cc <MX_SPI2_Init>
	MX_TIM1_Init();
 800200a:	f000 fa95 	bl	8002538 <MX_TIM1_Init>
#endif
  MX_TIM3_Init();
 800200e:	f000 fae3 	bl	80025d8 <MX_TIM3_Init>
#ifdef ENABLE_UART
	MX_USART2_UART_Init();
 8002012:	f000 fb45 	bl	80026a0 <MX_USART2_UART_Init>
#endif
#ifdef ENABLE_SPI
	HAL_TIM_Base_Start(&htim1); //start counter in free running mode
 8002016:	488b      	ldr	r0, [pc, #556]	@ (8002244 <main+0x2c0>)
 8002018:	f002 feea 	bl	8004df0 <HAL_TIM_Base_Start>
	init_spi();// initializes the SPI interface
 800201c:	f7ff fa8c 	bl	8001538 <init_spi>
	init_lcd();// initializes the LCD display
 8002020:	f7ff fb47 	bl	80016b2 <init_lcd>
	print_lcd("Welcome to");// printing the string to the LCD
 8002024:	4888      	ldr	r0, [pc, #544]	@ (8002248 <main+0x2c4>)
 8002026:	f7ff fb2f 	bl	8001688 <print_lcd>
	set_cursor(0,1); // moving the cursor to the second line of the LCD
 800202a:	2101      	movs	r1, #1
 800202c:	2000      	movs	r0, #0
 800202e:	f7ff fb11 	bl	8001654 <set_cursor>
	print_lcd("5803-MESA!!");// printing another string to the LCD
 8002032:	4886      	ldr	r0, [pc, #536]	@ (800224c <main+0x2c8>)
 8002034:	f7ff fb28 	bl	8001688 <print_lcd>
/*************  Initialization  *************/	


 // Print the initial banner
#ifdef ENABLE_UART
    printf("\r\nHello World!\n\n\r");
 8002038:	4885      	ldr	r0, [pc, #532]	@ (8002250 <main+0x2cc>)
 800203a:	f004 fee7 	bl	8006e0c <iprintf>
#endif
    uint32_t  count = 0;   
 800203e:	2300      	movs	r3, #0
 8002040:	637b      	str	r3, [r7, #52]	@ 0x34

// initialize serial buffer pointers
   rx_in_ptr =  rx_buf; /* pointer to the receive in data */
 8002042:	4b84      	ldr	r3, [pc, #528]	@ (8002254 <main+0x2d0>)
 8002044:	4a84      	ldr	r2, [pc, #528]	@ (8002258 <main+0x2d4>)
 8002046:	601a      	str	r2, [r3, #0]
   rx_out_ptr = rx_buf; /* pointer to the receive out data*/
 8002048:	4b84      	ldr	r3, [pc, #528]	@ (800225c <main+0x2d8>)
 800204a:	4a83      	ldr	r2, [pc, #524]	@ (8002258 <main+0x2d4>)
 800204c:	601a      	str	r2, [r3, #0]
   tx_in_ptr =  tx_buf; /* pointer to the transmit in data*/
 800204e:	4b84      	ldr	r3, [pc, #528]	@ (8002260 <main+0x2dc>)
 8002050:	4a84      	ldr	r2, [pc, #528]	@ (8002264 <main+0x2e0>)
 8002052:	601a      	str	r2, [r3, #0]
   tx_out_ptr = tx_buf; /* pointer to the transmit out */	
 8002054:	4b84      	ldr	r3, [pc, #528]	@ (8002268 <main+0x2e4>)
 8002056:	4a83      	ldr	r2, [pc, #524]	@ (8002264 <main+0x2e0>)
 8002058:	601a      	str	r2, [r3, #0]

/****************      ECEN 5803 add code as indicated   **********************/
    // uncomment this section after adding monitor code.  
   /* send a starting message to the terminal  */                    
   
   UART_direct_msg_put((const unsigned char *)"\r\nSystem Reset\r\nCode ver. ");
 800205a:	4884      	ldr	r0, [pc, #528]	@ (800226c <main+0x2e8>)
 800205c:	f7ff fd16 	bl	8001a8c <UART_direct_msg_put>
   UART_direct_msg_put((const unsigned char *) CODE_VERSION );
 8002060:	4883      	ldr	r0, [pc, #524]	@ (8002270 <main+0x2ec>)
 8002062:	f7ff fd13 	bl	8001a8c <UART_direct_msg_put>
   UART_direct_msg_put((const unsigned char *)"\r\n");
 8002066:	4883      	ldr	r0, [pc, #524]	@ (8002274 <main+0x2f0>)
 8002068:	f7ff fd10 	bl	8001a8c <UART_direct_msg_put>
   UART_direct_msg_put( (const unsigned char *)COPYRIGHT );
 800206c:	4882      	ldr	r0, [pc, #520]	@ (8002278 <main+0x2f4>)
 800206e:	f7ff fd0d 	bl	8001a8c <UART_direct_msg_put>
   UART_direct_msg_put((const unsigned char *)"\r\n");
 8002072:	4880      	ldr	r0, [pc, #512]	@ (8002274 <main+0x2f0>)
 8002074:	f7ff fd0a 	bl	8001a8c <UART_direct_msg_put>

   set_display_mode();         
 8002078:	f7fe ffda 	bl	8001030 <set_display_mode>
 
    while(1) 
	{


    serial();            // Polls the serial port
 800207c:	f7ff fc74 	bl	8001968 <serial>
    chk_UART_msg();     // checks for a serial port message received
 8002080:	f7fe fff8 	bl	8001074 <chk_UART_msg>
    monitor();           // Sends serial port output messages depending
 8002084:	f7ff f9f8 	bl	8001478 <monitor>

		
/****************      ECEN 5803 add code as indicated   **********************/
//  readADC()

    if (adc_flag) {
 8002088:	4b7c      	ldr	r3, [pc, #496]	@ (800227c <main+0x2f8>)
 800208a:	781b      	ldrb	r3, [r3, #0]
 800208c:	2b00      	cmp	r3, #0
 800208e:	d021      	beq.n	80020d4 <main+0x150>
        adc_flag = 0;
 8002090:	4b7a      	ldr	r3, [pc, #488]	@ (800227c <main+0x2f8>)
 8002092:	2200      	movs	r2, #0
 8002094:	701a      	strb	r2, [r3, #0]


        uint16_t raw16 = adc_sample();          // from adc_data.c
 8002096:	f7ff fda3 	bl	8001be0 <adc_sample>
 800209a:	4603      	mov	r3, r0
 800209c:	867b      	strh	r3, [r7, #50]	@ 0x32
        uint16_t raw12 = raw16 >> 4;            // keep top 12 bits
 800209e:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80020a0:	091b      	lsrs	r3, r3, #4
 80020a2:	863b      	strh	r3, [r7, #48]	@ 0x30
        float sample   = ((float)raw12 - 2048.0f) / 2048.0f;
 80020a4:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80020a6:	ee07 3a90 	vmov	s15, r3
 80020aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80020ae:	ed9f 7a74 	vldr	s14, [pc, #464]	@ 8002280 <main+0x2fc>
 80020b2:	ee37 7ac7 	vsub.f32	s14, s15, s14
 80020b6:	eddf 6a72 	vldr	s13, [pc, #456]	@ 8002280 <main+0x2fc>
 80020ba:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80020be:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c

        /* Feed one sample at 10 kHz to estimator */
        freq_hz = freq_estimate(sample);
 80020c2:	ed97 0a0b 	vldr	s0, [r7, #44]	@ 0x2c
 80020c6:	f7ff fdc9 	bl	8001c5c <freq_estimate>
 80020ca:	eef0 7a40 	vmov.f32	s15, s0
 80020ce:	4b6d      	ldr	r3, [pc, #436]	@ (8002284 <main+0x300>)
 80020d0:	edc3 7a00 	vstr	s15, [r3]
    }



    HAL_ADC_Start(&hadc1);
 80020d4:	486c      	ldr	r0, [pc, #432]	@ (8002288 <main+0x304>)
 80020d6:	f000 ffad 	bl	8003034 <HAL_ADC_Start>
    HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 80020da:	f04f 31ff 	mov.w	r1, #4294967295
 80020de:	486a      	ldr	r0, [pc, #424]	@ (8002288 <main+0x304>)
 80020e0:	f001 f85c 	bl	800319c <HAL_ADC_PollForConversion>
    uint32_t adc_temp = HAL_ADC_GetValue(&hadc1);
 80020e4:	4868      	ldr	r0, [pc, #416]	@ (8002288 <main+0x304>)
 80020e6:	f001 f8e4 	bl	80032b2 <HAL_ADC_GetValue>
 80020ea:	62b8      	str	r0, [r7, #40]	@ 0x28

    // Convert ADC to C using STM32 internal-sensor formula
    float temp_c = (adc_temp * 3.3f / 4095.0f - 0.76f) / 0.0025f + 25.0f;
 80020ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80020ee:	ee07 3a90 	vmov	s15, r3
 80020f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80020f6:	ed9f 7a65 	vldr	s14, [pc, #404]	@ 800228c <main+0x308>
 80020fa:	ee27 7a87 	vmul.f32	s14, s15, s14
 80020fe:	eddf 6a64 	vldr	s13, [pc, #400]	@ 8002290 <main+0x30c>
 8002102:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002106:	ed9f 7a63 	vldr	s14, [pc, #396]	@ 8002294 <main+0x310>
 800210a:	ee37 7ac7 	vsub.f32	s14, s15, s14
 800210e:	eddf 6a62 	vldr	s13, [pc, #392]	@ 8002298 <main+0x314>
 8002112:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002116:	eeb3 7a09 	vmov.f32	s14, #57	@ 0x41c80000  25.0
 800211a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800211e:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

    // --- 4. Calculate flow in GPM ---
    float flow_gpm = flow_calculate(freq_hz, temp_c);
 8002122:	4b58      	ldr	r3, [pc, #352]	@ (8002284 <main+0x300>)
 8002124:	edd3 7a00 	vldr	s15, [r3]
 8002128:	edd7 0a09 	vldr	s1, [r7, #36]	@ 0x24
 800212c:	eeb0 0a67 	vmov.f32	s0, s15
 8002130:	f7ff fdfe 	bl	8001d30 <flow_calculate>
 8002134:	ed87 0a08 	vstr	s0, [r7, #32]
    flow_gpm_val = flow_gpm;
 8002138:	4a58      	ldr	r2, [pc, #352]	@ (800229c <main+0x318>)
 800213a:	6a3b      	ldr	r3, [r7, #32]
 800213c:	6013      	str	r3, [r2, #0]

    // --- 5. PWM outputs ---
    //     Channel 2: proportional to flow (420 mA simulation)
    //     Channel 3: proportional to vortex frequency pulse output
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, (uint32_t)(flow_gpm * 10));
 800213e:	edd7 7a08 	vldr	s15, [r7, #32]
 8002142:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8002146:	ee67 7a87 	vmul.f32	s15, s15, s14
 800214a:	4b3d      	ldr	r3, [pc, #244]	@ (8002240 <main+0x2bc>)
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002152:	ee17 2a90 	vmov	r2, s15
 8002156:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, (uint32_t)(freq_hz * 2));
 8002158:	4b4a      	ldr	r3, [pc, #296]	@ (8002284 <main+0x300>)
 800215a:	edd3 7a00 	vldr	s15, [r3]
 800215e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002162:	4b37      	ldr	r3, [pc, #220]	@ (8002240 <main+0x2bc>)
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800216a:	ee17 2a90 	vmov	r2, s15
 800216e:	63da      	str	r2, [r3, #60]	@ 0x3c

    // --- 6. LCD Display ---
    #ifdef ENABLE_SPI
    set_cursor(0, 0);
 8002170:	2100      	movs	r1, #0
 8002172:	2000      	movs	r0, #0
 8002174:	f7ff fa6e 	bl	8001654 <set_cursor>
    char line1[16];
    snprintf(line1, sizeof(line1), "F:%.1fHz", freq_hz);
 8002178:	4b42      	ldr	r3, [pc, #264]	@ (8002284 <main+0x300>)
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	4618      	mov	r0, r3
 800217e:	f7fe f9eb 	bl	8000558 <__aeabi_f2d>
 8002182:	4602      	mov	r2, r0
 8002184:	460b      	mov	r3, r1
 8002186:	f107 0010 	add.w	r0, r7, #16
 800218a:	e9cd 2300 	strd	r2, r3, [sp]
 800218e:	4a44      	ldr	r2, [pc, #272]	@ (80022a0 <main+0x31c>)
 8002190:	2110      	movs	r1, #16
 8002192:	f004 fe4d 	bl	8006e30 <sniprintf>
    print_lcd(line1);
 8002196:	f107 0310 	add.w	r3, r7, #16
 800219a:	4618      	mov	r0, r3
 800219c:	f7ff fa74 	bl	8001688 <print_lcd>

    set_cursor(0, 1);
 80021a0:	2101      	movs	r1, #1
 80021a2:	2000      	movs	r0, #0
 80021a4:	f7ff fa56 	bl	8001654 <set_cursor>
    char line2[16];
    snprintf(line2, sizeof(line2), "Q:%.1fGPM", flow_gpm);
 80021a8:	6a38      	ldr	r0, [r7, #32]
 80021aa:	f7fe f9d5 	bl	8000558 <__aeabi_f2d>
 80021ae:	4602      	mov	r2, r0
 80021b0:	460b      	mov	r3, r1
 80021b2:	4638      	mov	r0, r7
 80021b4:	e9cd 2300 	strd	r2, r3, [sp]
 80021b8:	4a3a      	ldr	r2, [pc, #232]	@ (80022a4 <main+0x320>)
 80021ba:	2110      	movs	r1, #16
 80021bc:	f004 fe38 	bl	8006e30 <sniprintf>
    print_lcd(line2);
 80021c0:	463b      	mov	r3, r7
 80021c2:	4618      	mov	r0, r3
 80021c4:	f7ff fa60 	bl	8001688 <print_lcd>
    #endif

    // --- 7. UART terminal output ---
    printf("Freq:%d Hz, Flow:%d GPM, Temp:%d C\r\n",
 80021c8:	4b2e      	ldr	r3, [pc, #184]	@ (8002284 <main+0x300>)
 80021ca:	edd3 7a00 	vldr	s15, [r3]
 80021ce:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 80021d2:	edd7 7a08 	vldr	s15, [r7, #32]
 80021d6:	eefd 6ae7 	vcvt.s32.f32	s13, s15
 80021da:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80021de:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80021e2:	ee17 3a90 	vmov	r3, s15
 80021e6:	ee16 2a90 	vmov	r2, s13
 80021ea:	ee17 1a10 	vmov	r1, s14
 80021ee:	482e      	ldr	r0, [pc, #184]	@ (80022a8 <main+0x324>)
 80021f0:	f004 fe0c 	bl	8006e0c <iprintf>
           (int)freq_hz, (int)flow_gpm, (int)temp_c);


    // --- 8. LED blink rate proportional to vortex frequency ---
    if (freq_hz > 0)
 80021f4:	4b23      	ldr	r3, [pc, #140]	@ (8002284 <main+0x300>)
 80021f6:	edd3 7a00 	vldr	s15, [r3]
 80021fa:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80021fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002202:	dd18      	ble.n	8002236 <main+0x2b2>
    {
        HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);  // Nucleo green LED
 8002204:	2120      	movs	r1, #32
 8002206:	4829      	ldr	r0, [pc, #164]	@ (80022ac <main+0x328>)
 8002208:	f001 fd01 	bl	8003c0e <HAL_GPIO_TogglePin>
        HAL_Delay((uint32_t)(500.0f / (freq_hz / 500.0f + 1.0f))); // adaptive blink
 800220c:	4b1d      	ldr	r3, [pc, #116]	@ (8002284 <main+0x300>)
 800220e:	ed93 7a00 	vldr	s14, [r3]
 8002212:	eddf 6a27 	vldr	s13, [pc, #156]	@ 80022b0 <main+0x32c>
 8002216:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800221a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800221e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8002222:	eddf 6a23 	vldr	s13, [pc, #140]	@ 80022b0 <main+0x32c>
 8002226:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800222a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800222e:	ee17 0a90 	vmov	r0, s15
 8002232:	f000 fe97 	bl	8002f64 <HAL_Delay>
	{
 8002236:	e721      	b.n	800207c <main+0xf8>
 8002238:	20000000 	.word	0x20000000
 800223c:	d1b71759 	.word	0xd1b71759
 8002240:	200003b8 	.word	0x200003b8
 8002244:	20000370 	.word	0x20000370
 8002248:	0800b050 	.word	0x0800b050
 800224c:	0800b05c 	.word	0x0800b05c
 8002250:	0800b068 	.word	0x0800b068
 8002254:	2000022c 	.word	0x2000022c
 8002258:	2000023c 	.word	0x2000023c
 800225c:	20000230 	.word	0x20000230
 8002260:	20000234 	.word	0x20000234
 8002264:	20000248 	.word	0x20000248
 8002268:	20000238 	.word	0x20000238
 800226c:	0800b07c 	.word	0x0800b07c
 8002270:	0800b098 	.word	0x0800b098
 8002274:	0800b0a8 	.word	0x0800b0a8
 8002278:	0800b0ac 	.word	0x0800b0ac
 800227c:	2000022a 	.word	0x2000022a
 8002280:	45000000 	.word	0x45000000
 8002284:	2000021c 	.word	0x2000021c
 8002288:	2000027c 	.word	0x2000027c
 800228c:	40533333 	.word	0x40533333
 8002290:	457ff000 	.word	0x457ff000
 8002294:	3f428f5c 	.word	0x3f428f5c
 8002298:	3b23d70a 	.word	0x3b23d70a
 800229c:	20000220 	.word	0x20000220
 80022a0:	0800b0d4 	.word	0x0800b0d4
 80022a4:	0800b0e0 	.word	0x0800b0e0
 80022a8:	0800b0ec 	.word	0x0800b0ec
 80022ac:	40020000 	.word	0x40020000
 80022b0:	43fa0000 	.word	0x43fa0000

080022b4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80022b4:	b580      	push	{r7, lr}
 80022b6:	b094      	sub	sp, #80	@ 0x50
 80022b8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80022ba:	f107 0320 	add.w	r3, r7, #32
 80022be:	2230      	movs	r2, #48	@ 0x30
 80022c0:	2100      	movs	r1, #0
 80022c2:	4618      	mov	r0, r3
 80022c4:	f004 fe4f 	bl	8006f66 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80022c8:	f107 030c 	add.w	r3, r7, #12
 80022cc:	2200      	movs	r2, #0
 80022ce:	601a      	str	r2, [r3, #0]
 80022d0:	605a      	str	r2, [r3, #4]
 80022d2:	609a      	str	r2, [r3, #8]
 80022d4:	60da      	str	r2, [r3, #12]
 80022d6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80022d8:	2300      	movs	r3, #0
 80022da:	60bb      	str	r3, [r7, #8]
 80022dc:	4b29      	ldr	r3, [pc, #164]	@ (8002384 <SystemClock_Config+0xd0>)
 80022de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022e0:	4a28      	ldr	r2, [pc, #160]	@ (8002384 <SystemClock_Config+0xd0>)
 80022e2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80022e6:	6413      	str	r3, [r2, #64]	@ 0x40
 80022e8:	4b26      	ldr	r3, [pc, #152]	@ (8002384 <SystemClock_Config+0xd0>)
 80022ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022ec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80022f0:	60bb      	str	r3, [r7, #8]
 80022f2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80022f4:	2300      	movs	r3, #0
 80022f6:	607b      	str	r3, [r7, #4]
 80022f8:	4b23      	ldr	r3, [pc, #140]	@ (8002388 <SystemClock_Config+0xd4>)
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8002300:	4a21      	ldr	r2, [pc, #132]	@ (8002388 <SystemClock_Config+0xd4>)
 8002302:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002306:	6013      	str	r3, [r2, #0]
 8002308:	4b1f      	ldr	r3, [pc, #124]	@ (8002388 <SystemClock_Config+0xd4>)
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8002310:	607b      	str	r3, [r7, #4]
 8002312:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002314:	2302      	movs	r3, #2
 8002316:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002318:	2301      	movs	r3, #1
 800231a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800231c:	2310      	movs	r3, #16
 800231e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002320:	2302      	movs	r3, #2
 8002322:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002324:	2300      	movs	r3, #0
 8002326:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002328:	2308      	movs	r3, #8
 800232a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 128;
 800232c:	2380      	movs	r3, #128	@ 0x80
 800232e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8002330:	2304      	movs	r3, #4
 8002332:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8002334:	2307      	movs	r3, #7
 8002336:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002338:	f107 0320 	add.w	r3, r7, #32
 800233c:	4618      	mov	r0, r3
 800233e:	f001 fdc5 	bl	8003ecc <HAL_RCC_OscConfig>
 8002342:	4603      	mov	r3, r0
 8002344:	2b00      	cmp	r3, #0
 8002346:	d001      	beq.n	800234c <SystemClock_Config+0x98>
  {
    Error_Handler();
 8002348:	f000 fa66 	bl	8002818 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800234c:	230f      	movs	r3, #15
 800234e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002350:	2302      	movs	r3, #2
 8002352:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002354:	2300      	movs	r3, #0
 8002356:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002358:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800235c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 800235e:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002362:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002364:	f107 030c 	add.w	r3, r7, #12
 8002368:	2102      	movs	r1, #2
 800236a:	4618      	mov	r0, r3
 800236c:	f002 f826 	bl	80043bc <HAL_RCC_ClockConfig>
 8002370:	4603      	mov	r3, r0
 8002372:	2b00      	cmp	r3, #0
 8002374:	d001      	beq.n	800237a <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8002376:	f000 fa4f 	bl	8002818 <Error_Handler>
  }
}
 800237a:	bf00      	nop
 800237c:	3750      	adds	r7, #80	@ 0x50
 800237e:	46bd      	mov	sp, r7
 8002380:	bd80      	pop	{r7, pc}
 8002382:	bf00      	nop
 8002384:	40023800 	.word	0x40023800
 8002388:	40007000 	.word	0x40007000

0800238c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800238c:	b580      	push	{r7, lr}
 800238e:	b084      	sub	sp, #16
 8002390:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8002392:	463b      	mov	r3, r7
 8002394:	2200      	movs	r2, #0
 8002396:	601a      	str	r2, [r3, #0]
 8002398:	605a      	str	r2, [r3, #4]
 800239a:	609a      	str	r2, [r3, #8]
 800239c:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800239e:	4b31      	ldr	r3, [pc, #196]	@ (8002464 <MX_ADC1_Init+0xd8>)
 80023a0:	4a31      	ldr	r2, [pc, #196]	@ (8002468 <MX_ADC1_Init+0xdc>)
 80023a2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80023a4:	4b2f      	ldr	r3, [pc, #188]	@ (8002464 <MX_ADC1_Init+0xd8>)
 80023a6:	2200      	movs	r2, #0
 80023a8:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80023aa:	4b2e      	ldr	r3, [pc, #184]	@ (8002464 <MX_ADC1_Init+0xd8>)
 80023ac:	2200      	movs	r2, #0
 80023ae:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 80023b0:	4b2c      	ldr	r3, [pc, #176]	@ (8002464 <MX_ADC1_Init+0xd8>)
 80023b2:	2208      	movs	r2, #8
 80023b4:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80023b6:	4b2b      	ldr	r3, [pc, #172]	@ (8002464 <MX_ADC1_Init+0xd8>)
 80023b8:	2200      	movs	r2, #0
 80023ba:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80023bc:	4b29      	ldr	r3, [pc, #164]	@ (8002464 <MX_ADC1_Init+0xd8>)
 80023be:	2200      	movs	r2, #0
 80023c0:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80023c4:	4b27      	ldr	r3, [pc, #156]	@ (8002464 <MX_ADC1_Init+0xd8>)
 80023c6:	2200      	movs	r2, #0
 80023c8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80023ca:	4b26      	ldr	r3, [pc, #152]	@ (8002464 <MX_ADC1_Init+0xd8>)
 80023cc:	4a27      	ldr	r2, [pc, #156]	@ (800246c <MX_ADC1_Init+0xe0>)
 80023ce:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80023d0:	4b24      	ldr	r3, [pc, #144]	@ (8002464 <MX_ADC1_Init+0xd8>)
 80023d2:	2200      	movs	r2, #0
 80023d4:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 3;
 80023d6:	4b23      	ldr	r3, [pc, #140]	@ (8002464 <MX_ADC1_Init+0xd8>)
 80023d8:	2203      	movs	r2, #3
 80023da:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80023dc:	4b21      	ldr	r3, [pc, #132]	@ (8002464 <MX_ADC1_Init+0xd8>)
 80023de:	2200      	movs	r2, #0
 80023e0:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80023e4:	4b1f      	ldr	r3, [pc, #124]	@ (8002464 <MX_ADC1_Init+0xd8>)
 80023e6:	2201      	movs	r2, #1
 80023e8:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80023ea:	481e      	ldr	r0, [pc, #120]	@ (8002464 <MX_ADC1_Init+0xd8>)
 80023ec:	f000 fdde 	bl	8002fac <HAL_ADC_Init>
 80023f0:	4603      	mov	r3, r0
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d001      	beq.n	80023fa <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 80023f6:	f000 fa0f 	bl	8002818 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  // Rank 1: PA1 (ADC_CHANNEL_1)
  sConfig.Channel = ADC_CHANNEL_1;
 80023fa:	2301      	movs	r3, #1
 80023fc:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80023fe:	2301      	movs	r3, #1
 8002400:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8002402:	2300      	movs	r3, #0
 8002404:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) { Error_Handler(); }
 8002406:	463b      	mov	r3, r7
 8002408:	4619      	mov	r1, r3
 800240a:	4816      	ldr	r0, [pc, #88]	@ (8002464 <MX_ADC1_Init+0xd8>)
 800240c:	f000 ff5e 	bl	80032cc <HAL_ADC_ConfigChannel>
 8002410:	4603      	mov	r3, r0
 8002412:	2b00      	cmp	r3, #0
 8002414:	d001      	beq.n	800241a <MX_ADC1_Init+0x8e>
 8002416:	f000 f9ff 	bl	8002818 <Error_Handler>

  // Rank 2: internal temperature sensor
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 800241a:	2310      	movs	r3, #16
 800241c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 800241e:	2302      	movs	r3, #2
 8002420:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_84CYCLES;   // longer for temp sensor
 8002422:	2304      	movs	r3, #4
 8002424:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) { Error_Handler(); }
 8002426:	463b      	mov	r3, r7
 8002428:	4619      	mov	r1, r3
 800242a:	480e      	ldr	r0, [pc, #56]	@ (8002464 <MX_ADC1_Init+0xd8>)
 800242c:	f000 ff4e 	bl	80032cc <HAL_ADC_ConfigChannel>
 8002430:	4603      	mov	r3, r0
 8002432:	2b00      	cmp	r3, #0
 8002434:	d001      	beq.n	800243a <MX_ADC1_Init+0xae>
 8002436:	f000 f9ef 	bl	8002818 <Error_Handler>

  // Rank 3: internal VREFINT
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 800243a:	2311      	movs	r3, #17
 800243c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 800243e:	2303      	movs	r3, #3
 8002440:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8002442:	2300      	movs	r3, #0
 8002444:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) { Error_Handler(); }
 8002446:	463b      	mov	r3, r7
 8002448:	4619      	mov	r1, r3
 800244a:	4806      	ldr	r0, [pc, #24]	@ (8002464 <MX_ADC1_Init+0xd8>)
 800244c:	f000 ff3e 	bl	80032cc <HAL_ADC_ConfigChannel>
 8002450:	4603      	mov	r3, r0
 8002452:	2b00      	cmp	r3, #0
 8002454:	d001      	beq.n	800245a <MX_ADC1_Init+0xce>
 8002456:	f000 f9df 	bl	8002818 <Error_Handler>

  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800245a:	bf00      	nop
 800245c:	3710      	adds	r7, #16
 800245e:	46bd      	mov	sp, r7
 8002460:	bd80      	pop	{r7, pc}
 8002462:	bf00      	nop
 8002464:	2000027c 	.word	0x2000027c
 8002468:	40012000 	.word	0x40012000
 800246c:	0f000001 	.word	0x0f000001

08002470 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002470:	b580      	push	{r7, lr}
 8002472:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002474:	4b12      	ldr	r3, [pc, #72]	@ (80024c0 <MX_I2C1_Init+0x50>)
 8002476:	4a13      	ldr	r2, [pc, #76]	@ (80024c4 <MX_I2C1_Init+0x54>)
 8002478:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800247a:	4b11      	ldr	r3, [pc, #68]	@ (80024c0 <MX_I2C1_Init+0x50>)
 800247c:	4a12      	ldr	r2, [pc, #72]	@ (80024c8 <MX_I2C1_Init+0x58>)
 800247e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002480:	4b0f      	ldr	r3, [pc, #60]	@ (80024c0 <MX_I2C1_Init+0x50>)
 8002482:	2200      	movs	r2, #0
 8002484:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8002486:	4b0e      	ldr	r3, [pc, #56]	@ (80024c0 <MX_I2C1_Init+0x50>)
 8002488:	2200      	movs	r2, #0
 800248a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800248c:	4b0c      	ldr	r3, [pc, #48]	@ (80024c0 <MX_I2C1_Init+0x50>)
 800248e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002492:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002494:	4b0a      	ldr	r3, [pc, #40]	@ (80024c0 <MX_I2C1_Init+0x50>)
 8002496:	2200      	movs	r2, #0
 8002498:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800249a:	4b09      	ldr	r3, [pc, #36]	@ (80024c0 <MX_I2C1_Init+0x50>)
 800249c:	2200      	movs	r2, #0
 800249e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80024a0:	4b07      	ldr	r3, [pc, #28]	@ (80024c0 <MX_I2C1_Init+0x50>)
 80024a2:	2200      	movs	r2, #0
 80024a4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80024a6:	4b06      	ldr	r3, [pc, #24]	@ (80024c0 <MX_I2C1_Init+0x50>)
 80024a8:	2200      	movs	r2, #0
 80024aa:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80024ac:	4804      	ldr	r0, [pc, #16]	@ (80024c0 <MX_I2C1_Init+0x50>)
 80024ae:	f001 fbc9 	bl	8003c44 <HAL_I2C_Init>
 80024b2:	4603      	mov	r3, r0
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d001      	beq.n	80024bc <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80024b8:	f000 f9ae 	bl	8002818 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80024bc:	bf00      	nop
 80024be:	bd80      	pop	{r7, pc}
 80024c0:	200002c4 	.word	0x200002c4
 80024c4:	40005400 	.word	0x40005400
 80024c8:	000186a0 	.word	0x000186a0

080024cc <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80024cc:	b580      	push	{r7, lr}
 80024ce:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80024d0:	4b17      	ldr	r3, [pc, #92]	@ (8002530 <MX_SPI2_Init+0x64>)
 80024d2:	4a18      	ldr	r2, [pc, #96]	@ (8002534 <MX_SPI2_Init+0x68>)
 80024d4:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80024d6:	4b16      	ldr	r3, [pc, #88]	@ (8002530 <MX_SPI2_Init+0x64>)
 80024d8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80024dc:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80024de:	4b14      	ldr	r3, [pc, #80]	@ (8002530 <MX_SPI2_Init+0x64>)
 80024e0:	2200      	movs	r2, #0
 80024e2:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80024e4:	4b12      	ldr	r3, [pc, #72]	@ (8002530 <MX_SPI2_Init+0x64>)
 80024e6:	2200      	movs	r2, #0
 80024e8:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80024ea:	4b11      	ldr	r3, [pc, #68]	@ (8002530 <MX_SPI2_Init+0x64>)
 80024ec:	2200      	movs	r2, #0
 80024ee:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80024f0:	4b0f      	ldr	r3, [pc, #60]	@ (8002530 <MX_SPI2_Init+0x64>)
 80024f2:	2200      	movs	r2, #0
 80024f4:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80024f6:	4b0e      	ldr	r3, [pc, #56]	@ (8002530 <MX_SPI2_Init+0x64>)
 80024f8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80024fc:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 80024fe:	4b0c      	ldr	r3, [pc, #48]	@ (8002530 <MX_SPI2_Init+0x64>)
 8002500:	2230      	movs	r2, #48	@ 0x30
 8002502:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002504:	4b0a      	ldr	r3, [pc, #40]	@ (8002530 <MX_SPI2_Init+0x64>)
 8002506:	2200      	movs	r2, #0
 8002508:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800250a:	4b09      	ldr	r3, [pc, #36]	@ (8002530 <MX_SPI2_Init+0x64>)
 800250c:	2200      	movs	r2, #0
 800250e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002510:	4b07      	ldr	r3, [pc, #28]	@ (8002530 <MX_SPI2_Init+0x64>)
 8002512:	2200      	movs	r2, #0
 8002514:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 8002516:	4b06      	ldr	r3, [pc, #24]	@ (8002530 <MX_SPI2_Init+0x64>)
 8002518:	220a      	movs	r2, #10
 800251a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800251c:	4804      	ldr	r0, [pc, #16]	@ (8002530 <MX_SPI2_Init+0x64>)
 800251e:	f002 f96d 	bl	80047fc <HAL_SPI_Init>
 8002522:	4603      	mov	r3, r0
 8002524:	2b00      	cmp	r3, #0
 8002526:	d001      	beq.n	800252c <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8002528:	f000 f976 	bl	8002818 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800252c:	bf00      	nop
 800252e:	bd80      	pop	{r7, pc}
 8002530:	20000318 	.word	0x20000318
 8002534:	40003800 	.word	0x40003800

08002538 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002538:	b580      	push	{r7, lr}
 800253a:	b086      	sub	sp, #24
 800253c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800253e:	f107 0308 	add.w	r3, r7, #8
 8002542:	2200      	movs	r2, #0
 8002544:	601a      	str	r2, [r3, #0]
 8002546:	605a      	str	r2, [r3, #4]
 8002548:	609a      	str	r2, [r3, #8]
 800254a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800254c:	463b      	mov	r3, r7
 800254e:	2200      	movs	r2, #0
 8002550:	601a      	str	r2, [r3, #0]
 8002552:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002554:	4b1e      	ldr	r3, [pc, #120]	@ (80025d0 <MX_TIM1_Init+0x98>)
 8002556:	4a1f      	ldr	r2, [pc, #124]	@ (80025d4 <MX_TIM1_Init+0x9c>)
 8002558:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800255a:	4b1d      	ldr	r3, [pc, #116]	@ (80025d0 <MX_TIM1_Init+0x98>)
 800255c:	2200      	movs	r2, #0
 800255e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002560:	4b1b      	ldr	r3, [pc, #108]	@ (80025d0 <MX_TIM1_Init+0x98>)
 8002562:	2200      	movs	r2, #0
 8002564:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8002566:	4b1a      	ldr	r3, [pc, #104]	@ (80025d0 <MX_TIM1_Init+0x98>)
 8002568:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800256c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800256e:	4b18      	ldr	r3, [pc, #96]	@ (80025d0 <MX_TIM1_Init+0x98>)
 8002570:	2200      	movs	r2, #0
 8002572:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002574:	4b16      	ldr	r3, [pc, #88]	@ (80025d0 <MX_TIM1_Init+0x98>)
 8002576:	2200      	movs	r2, #0
 8002578:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800257a:	4b15      	ldr	r3, [pc, #84]	@ (80025d0 <MX_TIM1_Init+0x98>)
 800257c:	2200      	movs	r2, #0
 800257e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002580:	4813      	ldr	r0, [pc, #76]	@ (80025d0 <MX_TIM1_Init+0x98>)
 8002582:	f002 fbe5 	bl	8004d50 <HAL_TIM_Base_Init>
 8002586:	4603      	mov	r3, r0
 8002588:	2b00      	cmp	r3, #0
 800258a:	d001      	beq.n	8002590 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 800258c:	f000 f944 	bl	8002818 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002590:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002594:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002596:	f107 0308 	add.w	r3, r7, #8
 800259a:	4619      	mov	r1, r3
 800259c:	480c      	ldr	r0, [pc, #48]	@ (80025d0 <MX_TIM1_Init+0x98>)
 800259e:	f002 fe43 	bl	8005228 <HAL_TIM_ConfigClockSource>
 80025a2:	4603      	mov	r3, r0
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d001      	beq.n	80025ac <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 80025a8:	f000 f936 	bl	8002818 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80025ac:	2300      	movs	r3, #0
 80025ae:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80025b0:	2300      	movs	r3, #0
 80025b2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80025b4:	463b      	mov	r3, r7
 80025b6:	4619      	mov	r1, r3
 80025b8:	4805      	ldr	r0, [pc, #20]	@ (80025d0 <MX_TIM1_Init+0x98>)
 80025ba:	f003 f9cf 	bl	800595c <HAL_TIMEx_MasterConfigSynchronization>
 80025be:	4603      	mov	r3, r0
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d001      	beq.n	80025c8 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 80025c4:	f000 f928 	bl	8002818 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80025c8:	bf00      	nop
 80025ca:	3718      	adds	r7, #24
 80025cc:	46bd      	mov	sp, r7
 80025ce:	bd80      	pop	{r7, pc}
 80025d0:	20000370 	.word	0x20000370
 80025d4:	40010000 	.word	0x40010000

080025d8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80025d8:	b580      	push	{r7, lr}
 80025da:	b08a      	sub	sp, #40	@ 0x28
 80025dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80025de:	f107 0320 	add.w	r3, r7, #32
 80025e2:	2200      	movs	r2, #0
 80025e4:	601a      	str	r2, [r3, #0]
 80025e6:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80025e8:	1d3b      	adds	r3, r7, #4
 80025ea:	2200      	movs	r2, #0
 80025ec:	601a      	str	r2, [r3, #0]
 80025ee:	605a      	str	r2, [r3, #4]
 80025f0:	609a      	str	r2, [r3, #8]
 80025f2:	60da      	str	r2, [r3, #12]
 80025f4:	611a      	str	r2, [r3, #16]
 80025f6:	615a      	str	r2, [r3, #20]
 80025f8:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80025fa:	4b27      	ldr	r3, [pc, #156]	@ (8002698 <MX_TIM3_Init+0xc0>)
 80025fc:	4a27      	ldr	r2, [pc, #156]	@ (800269c <MX_TIM3_Init+0xc4>)
 80025fe:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8002600:	4b25      	ldr	r3, [pc, #148]	@ (8002698 <MX_TIM3_Init+0xc0>)
 8002602:	2200      	movs	r2, #0
 8002604:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002606:	4b24      	ldr	r3, [pc, #144]	@ (8002698 <MX_TIM3_Init+0xc0>)
 8002608:	2200      	movs	r2, #0
 800260a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 800260c:	4b22      	ldr	r3, [pc, #136]	@ (8002698 <MX_TIM3_Init+0xc0>)
 800260e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002612:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002614:	4b20      	ldr	r3, [pc, #128]	@ (8002698 <MX_TIM3_Init+0xc0>)
 8002616:	2200      	movs	r2, #0
 8002618:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800261a:	4b1f      	ldr	r3, [pc, #124]	@ (8002698 <MX_TIM3_Init+0xc0>)
 800261c:	2200      	movs	r2, #0
 800261e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002620:	481d      	ldr	r0, [pc, #116]	@ (8002698 <MX_TIM3_Init+0xc0>)
 8002622:	f002 fc3f 	bl	8004ea4 <HAL_TIM_PWM_Init>
 8002626:	4603      	mov	r3, r0
 8002628:	2b00      	cmp	r3, #0
 800262a:	d001      	beq.n	8002630 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 800262c:	f000 f8f4 	bl	8002818 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002630:	2300      	movs	r3, #0
 8002632:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002634:	2300      	movs	r3, #0
 8002636:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002638:	f107 0320 	add.w	r3, r7, #32
 800263c:	4619      	mov	r1, r3
 800263e:	4816      	ldr	r0, [pc, #88]	@ (8002698 <MX_TIM3_Init+0xc0>)
 8002640:	f003 f98c 	bl	800595c <HAL_TIMEx_MasterConfigSynchronization>
 8002644:	4603      	mov	r3, r0
 8002646:	2b00      	cmp	r3, #0
 8002648:	d001      	beq.n	800264e <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 800264a:	f000 f8e5 	bl	8002818 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800264e:	2360      	movs	r3, #96	@ 0x60
 8002650:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002652:	2300      	movs	r3, #0
 8002654:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002656:	2300      	movs	r3, #0
 8002658:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800265a:	2300      	movs	r3, #0
 800265c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800265e:	1d3b      	adds	r3, r7, #4
 8002660:	2204      	movs	r2, #4
 8002662:	4619      	mov	r1, r3
 8002664:	480c      	ldr	r0, [pc, #48]	@ (8002698 <MX_TIM3_Init+0xc0>)
 8002666:	f002 fd1d 	bl	80050a4 <HAL_TIM_PWM_ConfigChannel>
 800266a:	4603      	mov	r3, r0
 800266c:	2b00      	cmp	r3, #0
 800266e:	d001      	beq.n	8002674 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8002670:	f000 f8d2 	bl	8002818 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002674:	1d3b      	adds	r3, r7, #4
 8002676:	2208      	movs	r2, #8
 8002678:	4619      	mov	r1, r3
 800267a:	4807      	ldr	r0, [pc, #28]	@ (8002698 <MX_TIM3_Init+0xc0>)
 800267c:	f002 fd12 	bl	80050a4 <HAL_TIM_PWM_ConfigChannel>
 8002680:	4603      	mov	r3, r0
 8002682:	2b00      	cmp	r3, #0
 8002684:	d001      	beq.n	800268a <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8002686:	f000 f8c7 	bl	8002818 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800268a:	4803      	ldr	r0, [pc, #12]	@ (8002698 <MX_TIM3_Init+0xc0>)
 800268c:	f000 fa2a 	bl	8002ae4 <HAL_TIM_MspPostInit>

}
 8002690:	bf00      	nop
 8002692:	3728      	adds	r7, #40	@ 0x28
 8002694:	46bd      	mov	sp, r7
 8002696:	bd80      	pop	{r7, pc}
 8002698:	200003b8 	.word	0x200003b8
 800269c:	40000400 	.word	0x40000400

080026a0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80026a0:	b580      	push	{r7, lr}
 80026a2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80026a4:	4b11      	ldr	r3, [pc, #68]	@ (80026ec <MX_USART2_UART_Init+0x4c>)
 80026a6:	4a12      	ldr	r2, [pc, #72]	@ (80026f0 <MX_USART2_UART_Init+0x50>)
 80026a8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80026aa:	4b10      	ldr	r3, [pc, #64]	@ (80026ec <MX_USART2_UART_Init+0x4c>)
 80026ac:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80026b0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80026b2:	4b0e      	ldr	r3, [pc, #56]	@ (80026ec <MX_USART2_UART_Init+0x4c>)
 80026b4:	2200      	movs	r2, #0
 80026b6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80026b8:	4b0c      	ldr	r3, [pc, #48]	@ (80026ec <MX_USART2_UART_Init+0x4c>)
 80026ba:	2200      	movs	r2, #0
 80026bc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80026be:	4b0b      	ldr	r3, [pc, #44]	@ (80026ec <MX_USART2_UART_Init+0x4c>)
 80026c0:	2200      	movs	r2, #0
 80026c2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80026c4:	4b09      	ldr	r3, [pc, #36]	@ (80026ec <MX_USART2_UART_Init+0x4c>)
 80026c6:	220c      	movs	r2, #12
 80026c8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80026ca:	4b08      	ldr	r3, [pc, #32]	@ (80026ec <MX_USART2_UART_Init+0x4c>)
 80026cc:	2200      	movs	r2, #0
 80026ce:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80026d0:	4b06      	ldr	r3, [pc, #24]	@ (80026ec <MX_USART2_UART_Init+0x4c>)
 80026d2:	2200      	movs	r2, #0
 80026d4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80026d6:	4805      	ldr	r0, [pc, #20]	@ (80026ec <MX_USART2_UART_Init+0x4c>)
 80026d8:	f003 f9ae 	bl	8005a38 <HAL_UART_Init>
 80026dc:	4603      	mov	r3, r0
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d001      	beq.n	80026e6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80026e2:	f000 f899 	bl	8002818 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80026e6:	bf00      	nop
 80026e8:	bd80      	pop	{r7, pc}
 80026ea:	bf00      	nop
 80026ec:	20000400 	.word	0x20000400
 80026f0:	40004400 	.word	0x40004400

080026f4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80026f4:	b580      	push	{r7, lr}
 80026f6:	b08a      	sub	sp, #40	@ 0x28
 80026f8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026fa:	f107 0314 	add.w	r3, r7, #20
 80026fe:	2200      	movs	r2, #0
 8002700:	601a      	str	r2, [r3, #0]
 8002702:	605a      	str	r2, [r3, #4]
 8002704:	609a      	str	r2, [r3, #8]
 8002706:	60da      	str	r2, [r3, #12]
 8002708:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800270a:	2300      	movs	r3, #0
 800270c:	613b      	str	r3, [r7, #16]
 800270e:	4b3e      	ldr	r3, [pc, #248]	@ (8002808 <MX_GPIO_Init+0x114>)
 8002710:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002712:	4a3d      	ldr	r2, [pc, #244]	@ (8002808 <MX_GPIO_Init+0x114>)
 8002714:	f043 0304 	orr.w	r3, r3, #4
 8002718:	6313      	str	r3, [r2, #48]	@ 0x30
 800271a:	4b3b      	ldr	r3, [pc, #236]	@ (8002808 <MX_GPIO_Init+0x114>)
 800271c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800271e:	f003 0304 	and.w	r3, r3, #4
 8002722:	613b      	str	r3, [r7, #16]
 8002724:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002726:	2300      	movs	r3, #0
 8002728:	60fb      	str	r3, [r7, #12]
 800272a:	4b37      	ldr	r3, [pc, #220]	@ (8002808 <MX_GPIO_Init+0x114>)
 800272c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800272e:	4a36      	ldr	r2, [pc, #216]	@ (8002808 <MX_GPIO_Init+0x114>)
 8002730:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002734:	6313      	str	r3, [r2, #48]	@ 0x30
 8002736:	4b34      	ldr	r3, [pc, #208]	@ (8002808 <MX_GPIO_Init+0x114>)
 8002738:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800273a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800273e:	60fb      	str	r3, [r7, #12]
 8002740:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002742:	2300      	movs	r3, #0
 8002744:	60bb      	str	r3, [r7, #8]
 8002746:	4b30      	ldr	r3, [pc, #192]	@ (8002808 <MX_GPIO_Init+0x114>)
 8002748:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800274a:	4a2f      	ldr	r2, [pc, #188]	@ (8002808 <MX_GPIO_Init+0x114>)
 800274c:	f043 0301 	orr.w	r3, r3, #1
 8002750:	6313      	str	r3, [r2, #48]	@ 0x30
 8002752:	4b2d      	ldr	r3, [pc, #180]	@ (8002808 <MX_GPIO_Init+0x114>)
 8002754:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002756:	f003 0301 	and.w	r3, r3, #1
 800275a:	60bb      	str	r3, [r7, #8]
 800275c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800275e:	2300      	movs	r3, #0
 8002760:	607b      	str	r3, [r7, #4]
 8002762:	4b29      	ldr	r3, [pc, #164]	@ (8002808 <MX_GPIO_Init+0x114>)
 8002764:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002766:	4a28      	ldr	r2, [pc, #160]	@ (8002808 <MX_GPIO_Init+0x114>)
 8002768:	f043 0302 	orr.w	r3, r3, #2
 800276c:	6313      	str	r3, [r2, #48]	@ 0x30
 800276e:	4b26      	ldr	r3, [pc, #152]	@ (8002808 <MX_GPIO_Init+0x114>)
 8002770:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002772:	f003 0302 	and.w	r3, r3, #2
 8002776:	607b      	str	r3, [r7, #4]
 8002778:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800277a:	2200      	movs	r2, #0
 800277c:	2120      	movs	r1, #32
 800277e:	4823      	ldr	r0, [pc, #140]	@ (800280c <MX_GPIO_Init+0x118>)
 8002780:	f001 fa2c 	bl	8003bdc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI2_SS_GPIO_Port, SPI2_SS_Pin, GPIO_PIN_RESET);
 8002784:	2200      	movs	r2, #0
 8002786:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800278a:	4821      	ldr	r0, [pc, #132]	@ (8002810 <MX_GPIO_Init+0x11c>)
 800278c:	f001 fa26 	bl	8003bdc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8002790:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002794:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002796:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800279a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800279c:	2300      	movs	r3, #0
 800279e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80027a0:	f107 0314 	add.w	r3, r7, #20
 80027a4:	4619      	mov	r1, r3
 80027a6:	481b      	ldr	r0, [pc, #108]	@ (8002814 <MX_GPIO_Init+0x120>)
 80027a8:	f001 f894 	bl	80038d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80027ac:	2320      	movs	r3, #32
 80027ae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80027b0:	2301      	movs	r3, #1
 80027b2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027b4:	2300      	movs	r3, #0
 80027b6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027b8:	2300      	movs	r3, #0
 80027ba:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80027bc:	f107 0314 	add.w	r3, r7, #20
 80027c0:	4619      	mov	r1, r3
 80027c2:	4812      	ldr	r0, [pc, #72]	@ (800280c <MX_GPIO_Init+0x118>)
 80027c4:	f001 f886 	bl	80038d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI2_SS_Pin */
  GPIO_InitStruct.Pin = SPI2_SS_Pin;
 80027c8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80027cc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80027ce:	2301      	movs	r3, #1
 80027d0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027d2:	2300      	movs	r3, #0
 80027d4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027d6:	2300      	movs	r3, #0
 80027d8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI2_SS_GPIO_Port, &GPIO_InitStruct);
 80027da:	f107 0314 	add.w	r3, r7, #20
 80027de:	4619      	mov	r1, r3
 80027e0:	480b      	ldr	r0, [pc, #44]	@ (8002810 <MX_GPIO_Init+0x11c>)
 80027e2:	f001 f877 	bl	80038d4 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* Configure PA1 (ADC1_IN1) as Analog, no pull */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80027e6:	2302      	movs	r3, #2
 80027e8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80027ea:	2303      	movs	r3, #3
 80027ec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027ee:	2300      	movs	r3, #0
 80027f0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027f2:	f107 0314 	add.w	r3, r7, #20
 80027f6:	4619      	mov	r1, r3
 80027f8:	4804      	ldr	r0, [pc, #16]	@ (800280c <MX_GPIO_Init+0x118>)
 80027fa:	f001 f86b 	bl	80038d4 <HAL_GPIO_Init>
  /* USER CODE END MX_GPIO_Init_2 */
}
 80027fe:	bf00      	nop
 8002800:	3728      	adds	r7, #40	@ 0x28
 8002802:	46bd      	mov	sp, r7
 8002804:	bd80      	pop	{r7, pc}
 8002806:	bf00      	nop
 8002808:	40023800 	.word	0x40023800
 800280c:	40020000 	.word	0x40020000
 8002810:	40020400 	.word	0x40020400
 8002814:	40020800 	.word	0x40020800

08002818 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002818:	b480      	push	{r7}
 800281a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800281c:	b672      	cpsid	i
}
 800281e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002820:	bf00      	nop
 8002822:	e7fd      	b.n	8002820 <Error_Handler+0x8>

08002824 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002824:	b480      	push	{r7}
 8002826:	b083      	sub	sp, #12
 8002828:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800282a:	2300      	movs	r3, #0
 800282c:	607b      	str	r3, [r7, #4]
 800282e:	4b10      	ldr	r3, [pc, #64]	@ (8002870 <HAL_MspInit+0x4c>)
 8002830:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002832:	4a0f      	ldr	r2, [pc, #60]	@ (8002870 <HAL_MspInit+0x4c>)
 8002834:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002838:	6453      	str	r3, [r2, #68]	@ 0x44
 800283a:	4b0d      	ldr	r3, [pc, #52]	@ (8002870 <HAL_MspInit+0x4c>)
 800283c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800283e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002842:	607b      	str	r3, [r7, #4]
 8002844:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002846:	2300      	movs	r3, #0
 8002848:	603b      	str	r3, [r7, #0]
 800284a:	4b09      	ldr	r3, [pc, #36]	@ (8002870 <HAL_MspInit+0x4c>)
 800284c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800284e:	4a08      	ldr	r2, [pc, #32]	@ (8002870 <HAL_MspInit+0x4c>)
 8002850:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002854:	6413      	str	r3, [r2, #64]	@ 0x40
 8002856:	4b06      	ldr	r3, [pc, #24]	@ (8002870 <HAL_MspInit+0x4c>)
 8002858:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800285a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800285e:	603b      	str	r3, [r7, #0]
 8002860:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002862:	bf00      	nop
 8002864:	370c      	adds	r7, #12
 8002866:	46bd      	mov	sp, r7
 8002868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800286c:	4770      	bx	lr
 800286e:	bf00      	nop
 8002870:	40023800 	.word	0x40023800

08002874 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002874:	b580      	push	{r7, lr}
 8002876:	b08a      	sub	sp, #40	@ 0x28
 8002878:	af00      	add	r7, sp, #0
 800287a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800287c:	f107 0314 	add.w	r3, r7, #20
 8002880:	2200      	movs	r2, #0
 8002882:	601a      	str	r2, [r3, #0]
 8002884:	605a      	str	r2, [r3, #4]
 8002886:	609a      	str	r2, [r3, #8]
 8002888:	60da      	str	r2, [r3, #12]
 800288a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	4a17      	ldr	r2, [pc, #92]	@ (80028f0 <HAL_ADC_MspInit+0x7c>)
 8002892:	4293      	cmp	r3, r2
 8002894:	d127      	bne.n	80028e6 <HAL_ADC_MspInit+0x72>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002896:	2300      	movs	r3, #0
 8002898:	613b      	str	r3, [r7, #16]
 800289a:	4b16      	ldr	r3, [pc, #88]	@ (80028f4 <HAL_ADC_MspInit+0x80>)
 800289c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800289e:	4a15      	ldr	r2, [pc, #84]	@ (80028f4 <HAL_ADC_MspInit+0x80>)
 80028a0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80028a4:	6453      	str	r3, [r2, #68]	@ 0x44
 80028a6:	4b13      	ldr	r3, [pc, #76]	@ (80028f4 <HAL_ADC_MspInit+0x80>)
 80028a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80028ae:	613b      	str	r3, [r7, #16]
 80028b0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80028b2:	2300      	movs	r3, #0
 80028b4:	60fb      	str	r3, [r7, #12]
 80028b6:	4b0f      	ldr	r3, [pc, #60]	@ (80028f4 <HAL_ADC_MspInit+0x80>)
 80028b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028ba:	4a0e      	ldr	r2, [pc, #56]	@ (80028f4 <HAL_ADC_MspInit+0x80>)
 80028bc:	f043 0301 	orr.w	r3, r3, #1
 80028c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80028c2:	4b0c      	ldr	r3, [pc, #48]	@ (80028f4 <HAL_ADC_MspInit+0x80>)
 80028c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028c6:	f003 0301 	and.w	r3, r3, #1
 80028ca:	60fb      	str	r3, [r7, #12]
 80028cc:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    PA4     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4;
 80028ce:	2313      	movs	r3, #19
 80028d0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80028d2:	2303      	movs	r3, #3
 80028d4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028d6:	2300      	movs	r3, #0
 80028d8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028da:	f107 0314 	add.w	r3, r7, #20
 80028de:	4619      	mov	r1, r3
 80028e0:	4805      	ldr	r0, [pc, #20]	@ (80028f8 <HAL_ADC_MspInit+0x84>)
 80028e2:	f000 fff7 	bl	80038d4 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 80028e6:	bf00      	nop
 80028e8:	3728      	adds	r7, #40	@ 0x28
 80028ea:	46bd      	mov	sp, r7
 80028ec:	bd80      	pop	{r7, pc}
 80028ee:	bf00      	nop
 80028f0:	40012000 	.word	0x40012000
 80028f4:	40023800 	.word	0x40023800
 80028f8:	40020000 	.word	0x40020000

080028fc <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80028fc:	b580      	push	{r7, lr}
 80028fe:	b08a      	sub	sp, #40	@ 0x28
 8002900:	af00      	add	r7, sp, #0
 8002902:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002904:	f107 0314 	add.w	r3, r7, #20
 8002908:	2200      	movs	r2, #0
 800290a:	601a      	str	r2, [r3, #0]
 800290c:	605a      	str	r2, [r3, #4]
 800290e:	609a      	str	r2, [r3, #8]
 8002910:	60da      	str	r2, [r3, #12]
 8002912:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	4a19      	ldr	r2, [pc, #100]	@ (8002980 <HAL_I2C_MspInit+0x84>)
 800291a:	4293      	cmp	r3, r2
 800291c:	d12b      	bne.n	8002976 <HAL_I2C_MspInit+0x7a>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800291e:	2300      	movs	r3, #0
 8002920:	613b      	str	r3, [r7, #16]
 8002922:	4b18      	ldr	r3, [pc, #96]	@ (8002984 <HAL_I2C_MspInit+0x88>)
 8002924:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002926:	4a17      	ldr	r2, [pc, #92]	@ (8002984 <HAL_I2C_MspInit+0x88>)
 8002928:	f043 0302 	orr.w	r3, r3, #2
 800292c:	6313      	str	r3, [r2, #48]	@ 0x30
 800292e:	4b15      	ldr	r3, [pc, #84]	@ (8002984 <HAL_I2C_MspInit+0x88>)
 8002930:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002932:	f003 0302 	and.w	r3, r3, #2
 8002936:	613b      	str	r3, [r7, #16]
 8002938:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800293a:	23c0      	movs	r3, #192	@ 0xc0
 800293c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800293e:	2312      	movs	r3, #18
 8002940:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002942:	2300      	movs	r3, #0
 8002944:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002946:	2303      	movs	r3, #3
 8002948:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800294a:	2304      	movs	r3, #4
 800294c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800294e:	f107 0314 	add.w	r3, r7, #20
 8002952:	4619      	mov	r1, r3
 8002954:	480c      	ldr	r0, [pc, #48]	@ (8002988 <HAL_I2C_MspInit+0x8c>)
 8002956:	f000 ffbd 	bl	80038d4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800295a:	2300      	movs	r3, #0
 800295c:	60fb      	str	r3, [r7, #12]
 800295e:	4b09      	ldr	r3, [pc, #36]	@ (8002984 <HAL_I2C_MspInit+0x88>)
 8002960:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002962:	4a08      	ldr	r2, [pc, #32]	@ (8002984 <HAL_I2C_MspInit+0x88>)
 8002964:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002968:	6413      	str	r3, [r2, #64]	@ 0x40
 800296a:	4b06      	ldr	r3, [pc, #24]	@ (8002984 <HAL_I2C_MspInit+0x88>)
 800296c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800296e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002972:	60fb      	str	r3, [r7, #12]
 8002974:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8002976:	bf00      	nop
 8002978:	3728      	adds	r7, #40	@ 0x28
 800297a:	46bd      	mov	sp, r7
 800297c:	bd80      	pop	{r7, pc}
 800297e:	bf00      	nop
 8002980:	40005400 	.word	0x40005400
 8002984:	40023800 	.word	0x40023800
 8002988:	40020400 	.word	0x40020400

0800298c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800298c:	b580      	push	{r7, lr}
 800298e:	b08a      	sub	sp, #40	@ 0x28
 8002990:	af00      	add	r7, sp, #0
 8002992:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002994:	f107 0314 	add.w	r3, r7, #20
 8002998:	2200      	movs	r2, #0
 800299a:	601a      	str	r2, [r3, #0]
 800299c:	605a      	str	r2, [r3, #4]
 800299e:	609a      	str	r2, [r3, #8]
 80029a0:	60da      	str	r2, [r3, #12]
 80029a2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	4a28      	ldr	r2, [pc, #160]	@ (8002a4c <HAL_SPI_MspInit+0xc0>)
 80029aa:	4293      	cmp	r3, r2
 80029ac:	d14a      	bne.n	8002a44 <HAL_SPI_MspInit+0xb8>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80029ae:	2300      	movs	r3, #0
 80029b0:	613b      	str	r3, [r7, #16]
 80029b2:	4b27      	ldr	r3, [pc, #156]	@ (8002a50 <HAL_SPI_MspInit+0xc4>)
 80029b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029b6:	4a26      	ldr	r2, [pc, #152]	@ (8002a50 <HAL_SPI_MspInit+0xc4>)
 80029b8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80029bc:	6413      	str	r3, [r2, #64]	@ 0x40
 80029be:	4b24      	ldr	r3, [pc, #144]	@ (8002a50 <HAL_SPI_MspInit+0xc4>)
 80029c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029c2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80029c6:	613b      	str	r3, [r7, #16]
 80029c8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80029ca:	2300      	movs	r3, #0
 80029cc:	60fb      	str	r3, [r7, #12]
 80029ce:	4b20      	ldr	r3, [pc, #128]	@ (8002a50 <HAL_SPI_MspInit+0xc4>)
 80029d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029d2:	4a1f      	ldr	r2, [pc, #124]	@ (8002a50 <HAL_SPI_MspInit+0xc4>)
 80029d4:	f043 0304 	orr.w	r3, r3, #4
 80029d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80029da:	4b1d      	ldr	r3, [pc, #116]	@ (8002a50 <HAL_SPI_MspInit+0xc4>)
 80029dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029de:	f003 0304 	and.w	r3, r3, #4
 80029e2:	60fb      	str	r3, [r7, #12]
 80029e4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80029e6:	2300      	movs	r3, #0
 80029e8:	60bb      	str	r3, [r7, #8]
 80029ea:	4b19      	ldr	r3, [pc, #100]	@ (8002a50 <HAL_SPI_MspInit+0xc4>)
 80029ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029ee:	4a18      	ldr	r2, [pc, #96]	@ (8002a50 <HAL_SPI_MspInit+0xc4>)
 80029f0:	f043 0302 	orr.w	r3, r3, #2
 80029f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80029f6:	4b16      	ldr	r3, [pc, #88]	@ (8002a50 <HAL_SPI_MspInit+0xc4>)
 80029f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029fa:	f003 0302 	and.w	r3, r3, #2
 80029fe:	60bb      	str	r3, [r7, #8]
 8002a00:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC2     ------> SPI2_MISO
    PC3     ------> SPI2_MOSI
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002a02:	230c      	movs	r3, #12
 8002a04:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a06:	2302      	movs	r3, #2
 8002a08:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a0a:	2300      	movs	r3, #0
 8002a0c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a0e:	2303      	movs	r3, #3
 8002a10:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002a12:	2305      	movs	r3, #5
 8002a14:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002a16:	f107 0314 	add.w	r3, r7, #20
 8002a1a:	4619      	mov	r1, r3
 8002a1c:	480d      	ldr	r0, [pc, #52]	@ (8002a54 <HAL_SPI_MspInit+0xc8>)
 8002a1e:	f000 ff59 	bl	80038d4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002a22:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002a26:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a28:	2302      	movs	r3, #2
 8002a2a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a2c:	2300      	movs	r3, #0
 8002a2e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a30:	2303      	movs	r3, #3
 8002a32:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002a34:	2305      	movs	r3, #5
 8002a36:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a38:	f107 0314 	add.w	r3, r7, #20
 8002a3c:	4619      	mov	r1, r3
 8002a3e:	4806      	ldr	r0, [pc, #24]	@ (8002a58 <HAL_SPI_MspInit+0xcc>)
 8002a40:	f000 ff48 	bl	80038d4 <HAL_GPIO_Init>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 8002a44:	bf00      	nop
 8002a46:	3728      	adds	r7, #40	@ 0x28
 8002a48:	46bd      	mov	sp, r7
 8002a4a:	bd80      	pop	{r7, pc}
 8002a4c:	40003800 	.word	0x40003800
 8002a50:	40023800 	.word	0x40023800
 8002a54:	40020800 	.word	0x40020800
 8002a58:	40020400 	.word	0x40020400

08002a5c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002a5c:	b480      	push	{r7}
 8002a5e:	b085      	sub	sp, #20
 8002a60:	af00      	add	r7, sp, #0
 8002a62:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	4a0b      	ldr	r2, [pc, #44]	@ (8002a98 <HAL_TIM_Base_MspInit+0x3c>)
 8002a6a:	4293      	cmp	r3, r2
 8002a6c:	d10d      	bne.n	8002a8a <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002a6e:	2300      	movs	r3, #0
 8002a70:	60fb      	str	r3, [r7, #12]
 8002a72:	4b0a      	ldr	r3, [pc, #40]	@ (8002a9c <HAL_TIM_Base_MspInit+0x40>)
 8002a74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a76:	4a09      	ldr	r2, [pc, #36]	@ (8002a9c <HAL_TIM_Base_MspInit+0x40>)
 8002a78:	f043 0301 	orr.w	r3, r3, #1
 8002a7c:	6453      	str	r3, [r2, #68]	@ 0x44
 8002a7e:	4b07      	ldr	r3, [pc, #28]	@ (8002a9c <HAL_TIM_Base_MspInit+0x40>)
 8002a80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a82:	f003 0301 	and.w	r3, r3, #1
 8002a86:	60fb      	str	r3, [r7, #12]
 8002a88:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 8002a8a:	bf00      	nop
 8002a8c:	3714      	adds	r7, #20
 8002a8e:	46bd      	mov	sp, r7
 8002a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a94:	4770      	bx	lr
 8002a96:	bf00      	nop
 8002a98:	40010000 	.word	0x40010000
 8002a9c:	40023800 	.word	0x40023800

08002aa0 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002aa0:	b480      	push	{r7}
 8002aa2:	b085      	sub	sp, #20
 8002aa4:	af00      	add	r7, sp, #0
 8002aa6:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	4a0b      	ldr	r2, [pc, #44]	@ (8002adc <HAL_TIM_PWM_MspInit+0x3c>)
 8002aae:	4293      	cmp	r3, r2
 8002ab0:	d10d      	bne.n	8002ace <HAL_TIM_PWM_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002ab2:	2300      	movs	r3, #0
 8002ab4:	60fb      	str	r3, [r7, #12]
 8002ab6:	4b0a      	ldr	r3, [pc, #40]	@ (8002ae0 <HAL_TIM_PWM_MspInit+0x40>)
 8002ab8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002aba:	4a09      	ldr	r2, [pc, #36]	@ (8002ae0 <HAL_TIM_PWM_MspInit+0x40>)
 8002abc:	f043 0302 	orr.w	r3, r3, #2
 8002ac0:	6413      	str	r3, [r2, #64]	@ 0x40
 8002ac2:	4b07      	ldr	r3, [pc, #28]	@ (8002ae0 <HAL_TIM_PWM_MspInit+0x40>)
 8002ac4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ac6:	f003 0302 	and.w	r3, r3, #2
 8002aca:	60fb      	str	r3, [r7, #12]
 8002acc:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 8002ace:	bf00      	nop
 8002ad0:	3714      	adds	r7, #20
 8002ad2:	46bd      	mov	sp, r7
 8002ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad8:	4770      	bx	lr
 8002ada:	bf00      	nop
 8002adc:	40000400 	.word	0x40000400
 8002ae0:	40023800 	.word	0x40023800

08002ae4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002ae4:	b580      	push	{r7, lr}
 8002ae6:	b08a      	sub	sp, #40	@ 0x28
 8002ae8:	af00      	add	r7, sp, #0
 8002aea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002aec:	f107 0314 	add.w	r3, r7, #20
 8002af0:	2200      	movs	r2, #0
 8002af2:	601a      	str	r2, [r3, #0]
 8002af4:	605a      	str	r2, [r3, #4]
 8002af6:	609a      	str	r2, [r3, #8]
 8002af8:	60da      	str	r2, [r3, #12]
 8002afa:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	4a21      	ldr	r2, [pc, #132]	@ (8002b88 <HAL_TIM_MspPostInit+0xa4>)
 8002b02:	4293      	cmp	r3, r2
 8002b04:	d13b      	bne.n	8002b7e <HAL_TIM_MspPostInit+0x9a>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b06:	2300      	movs	r3, #0
 8002b08:	613b      	str	r3, [r7, #16]
 8002b0a:	4b20      	ldr	r3, [pc, #128]	@ (8002b8c <HAL_TIM_MspPostInit+0xa8>)
 8002b0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b0e:	4a1f      	ldr	r2, [pc, #124]	@ (8002b8c <HAL_TIM_MspPostInit+0xa8>)
 8002b10:	f043 0302 	orr.w	r3, r3, #2
 8002b14:	6313      	str	r3, [r2, #48]	@ 0x30
 8002b16:	4b1d      	ldr	r3, [pc, #116]	@ (8002b8c <HAL_TIM_MspPostInit+0xa8>)
 8002b18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b1a:	f003 0302 	and.w	r3, r3, #2
 8002b1e:	613b      	str	r3, [r7, #16]
 8002b20:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002b22:	2300      	movs	r3, #0
 8002b24:	60fb      	str	r3, [r7, #12]
 8002b26:	4b19      	ldr	r3, [pc, #100]	@ (8002b8c <HAL_TIM_MspPostInit+0xa8>)
 8002b28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b2a:	4a18      	ldr	r2, [pc, #96]	@ (8002b8c <HAL_TIM_MspPostInit+0xa8>)
 8002b2c:	f043 0304 	orr.w	r3, r3, #4
 8002b30:	6313      	str	r3, [r2, #48]	@ 0x30
 8002b32:	4b16      	ldr	r3, [pc, #88]	@ (8002b8c <HAL_TIM_MspPostInit+0xa8>)
 8002b34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b36:	f003 0304 	and.w	r3, r3, #4
 8002b3a:	60fb      	str	r3, [r7, #12]
 8002b3c:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PB0     ------> TIM3_CH3
    PC7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002b3e:	2301      	movs	r3, #1
 8002b40:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b42:	2302      	movs	r3, #2
 8002b44:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b46:	2300      	movs	r3, #0
 8002b48:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b4a:	2300      	movs	r3, #0
 8002b4c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002b4e:	2302      	movs	r3, #2
 8002b50:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b52:	f107 0314 	add.w	r3, r7, #20
 8002b56:	4619      	mov	r1, r3
 8002b58:	480d      	ldr	r0, [pc, #52]	@ (8002b90 <HAL_TIM_MspPostInit+0xac>)
 8002b5a:	f000 febb 	bl	80038d4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002b5e:	2380      	movs	r3, #128	@ 0x80
 8002b60:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b62:	2302      	movs	r3, #2
 8002b64:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b66:	2300      	movs	r3, #0
 8002b68:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b6a:	2300      	movs	r3, #0
 8002b6c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002b6e:	2302      	movs	r3, #2
 8002b70:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002b72:	f107 0314 	add.w	r3, r7, #20
 8002b76:	4619      	mov	r1, r3
 8002b78:	4806      	ldr	r0, [pc, #24]	@ (8002b94 <HAL_TIM_MspPostInit+0xb0>)
 8002b7a:	f000 feab 	bl	80038d4 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8002b7e:	bf00      	nop
 8002b80:	3728      	adds	r7, #40	@ 0x28
 8002b82:	46bd      	mov	sp, r7
 8002b84:	bd80      	pop	{r7, pc}
 8002b86:	bf00      	nop
 8002b88:	40000400 	.word	0x40000400
 8002b8c:	40023800 	.word	0x40023800
 8002b90:	40020400 	.word	0x40020400
 8002b94:	40020800 	.word	0x40020800

08002b98 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002b98:	b580      	push	{r7, lr}
 8002b9a:	b08a      	sub	sp, #40	@ 0x28
 8002b9c:	af00      	add	r7, sp, #0
 8002b9e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ba0:	f107 0314 	add.w	r3, r7, #20
 8002ba4:	2200      	movs	r2, #0
 8002ba6:	601a      	str	r2, [r3, #0]
 8002ba8:	605a      	str	r2, [r3, #4]
 8002baa:	609a      	str	r2, [r3, #8]
 8002bac:	60da      	str	r2, [r3, #12]
 8002bae:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	4a19      	ldr	r2, [pc, #100]	@ (8002c1c <HAL_UART_MspInit+0x84>)
 8002bb6:	4293      	cmp	r3, r2
 8002bb8:	d12b      	bne.n	8002c12 <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002bba:	2300      	movs	r3, #0
 8002bbc:	613b      	str	r3, [r7, #16]
 8002bbe:	4b18      	ldr	r3, [pc, #96]	@ (8002c20 <HAL_UART_MspInit+0x88>)
 8002bc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bc2:	4a17      	ldr	r2, [pc, #92]	@ (8002c20 <HAL_UART_MspInit+0x88>)
 8002bc4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002bc8:	6413      	str	r3, [r2, #64]	@ 0x40
 8002bca:	4b15      	ldr	r3, [pc, #84]	@ (8002c20 <HAL_UART_MspInit+0x88>)
 8002bcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002bd2:	613b      	str	r3, [r7, #16]
 8002bd4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002bd6:	2300      	movs	r3, #0
 8002bd8:	60fb      	str	r3, [r7, #12]
 8002bda:	4b11      	ldr	r3, [pc, #68]	@ (8002c20 <HAL_UART_MspInit+0x88>)
 8002bdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bde:	4a10      	ldr	r2, [pc, #64]	@ (8002c20 <HAL_UART_MspInit+0x88>)
 8002be0:	f043 0301 	orr.w	r3, r3, #1
 8002be4:	6313      	str	r3, [r2, #48]	@ 0x30
 8002be6:	4b0e      	ldr	r3, [pc, #56]	@ (8002c20 <HAL_UART_MspInit+0x88>)
 8002be8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bea:	f003 0301 	and.w	r3, r3, #1
 8002bee:	60fb      	str	r3, [r7, #12]
 8002bf0:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002bf2:	230c      	movs	r3, #12
 8002bf4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bf6:	2302      	movs	r3, #2
 8002bf8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bfa:	2300      	movs	r3, #0
 8002bfc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bfe:	2300      	movs	r3, #0
 8002c00:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002c02:	2307      	movs	r3, #7
 8002c04:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c06:	f107 0314 	add.w	r3, r7, #20
 8002c0a:	4619      	mov	r1, r3
 8002c0c:	4805      	ldr	r0, [pc, #20]	@ (8002c24 <HAL_UART_MspInit+0x8c>)
 8002c0e:	f000 fe61 	bl	80038d4 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8002c12:	bf00      	nop
 8002c14:	3728      	adds	r7, #40	@ 0x28
 8002c16:	46bd      	mov	sp, r7
 8002c18:	bd80      	pop	{r7, pc}
 8002c1a:	bf00      	nop
 8002c1c:	40004400 	.word	0x40004400
 8002c20:	40023800 	.word	0x40023800
 8002c24:	40020000 	.word	0x40020000

08002c28 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002c28:	b480      	push	{r7}
 8002c2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002c2c:	bf00      	nop
 8002c2e:	e7fd      	b.n	8002c2c <NMI_Handler+0x4>

08002c30 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002c30:	b480      	push	{r7}
 8002c32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002c34:	bf00      	nop
 8002c36:	e7fd      	b.n	8002c34 <HardFault_Handler+0x4>

08002c38 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002c38:	b480      	push	{r7}
 8002c3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002c3c:	bf00      	nop
 8002c3e:	e7fd      	b.n	8002c3c <MemManage_Handler+0x4>

08002c40 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002c40:	b480      	push	{r7}
 8002c42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002c44:	bf00      	nop
 8002c46:	e7fd      	b.n	8002c44 <BusFault_Handler+0x4>

08002c48 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002c48:	b480      	push	{r7}
 8002c4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002c4c:	bf00      	nop
 8002c4e:	e7fd      	b.n	8002c4c <UsageFault_Handler+0x4>

08002c50 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002c50:	b480      	push	{r7}
 8002c52:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002c54:	bf00      	nop
 8002c56:	46bd      	mov	sp, r7
 8002c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c5c:	4770      	bx	lr

08002c5e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002c5e:	b480      	push	{r7}
 8002c60:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002c62:	bf00      	nop
 8002c64:	46bd      	mov	sp, r7
 8002c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c6a:	4770      	bx	lr

08002c6c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002c6c:	b480      	push	{r7}
 8002c6e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002c70:	bf00      	nop
 8002c72:	46bd      	mov	sp, r7
 8002c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c78:	4770      	bx	lr

08002c7a <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002c7a:	b480      	push	{r7}
 8002c7c:	af00      	add	r7, sp, #0
  return 1;
 8002c7e:	2301      	movs	r3, #1
}
 8002c80:	4618      	mov	r0, r3
 8002c82:	46bd      	mov	sp, r7
 8002c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c88:	4770      	bx	lr

08002c8a <_kill>:

int _kill(int pid, int sig)
{
 8002c8a:	b580      	push	{r7, lr}
 8002c8c:	b082      	sub	sp, #8
 8002c8e:	af00      	add	r7, sp, #0
 8002c90:	6078      	str	r0, [r7, #4]
 8002c92:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002c94:	f004 f9ba 	bl	800700c <__errno>
 8002c98:	4603      	mov	r3, r0
 8002c9a:	2216      	movs	r2, #22
 8002c9c:	601a      	str	r2, [r3, #0]
  return -1;
 8002c9e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002ca2:	4618      	mov	r0, r3
 8002ca4:	3708      	adds	r7, #8
 8002ca6:	46bd      	mov	sp, r7
 8002ca8:	bd80      	pop	{r7, pc}

08002caa <_exit>:

void _exit (int status)
{
 8002caa:	b580      	push	{r7, lr}
 8002cac:	b082      	sub	sp, #8
 8002cae:	af00      	add	r7, sp, #0
 8002cb0:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002cb2:	f04f 31ff 	mov.w	r1, #4294967295
 8002cb6:	6878      	ldr	r0, [r7, #4]
 8002cb8:	f7ff ffe7 	bl	8002c8a <_kill>
  while (1) {}    /* Make sure we hang here */
 8002cbc:	bf00      	nop
 8002cbe:	e7fd      	b.n	8002cbc <_exit+0x12>

08002cc0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002cc0:	b580      	push	{r7, lr}
 8002cc2:	b086      	sub	sp, #24
 8002cc4:	af00      	add	r7, sp, #0
 8002cc6:	60f8      	str	r0, [r7, #12]
 8002cc8:	60b9      	str	r1, [r7, #8]
 8002cca:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002ccc:	2300      	movs	r3, #0
 8002cce:	617b      	str	r3, [r7, #20]
 8002cd0:	e00a      	b.n	8002ce8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002cd2:	f3af 8000 	nop.w
 8002cd6:	4601      	mov	r1, r0
 8002cd8:	68bb      	ldr	r3, [r7, #8]
 8002cda:	1c5a      	adds	r2, r3, #1
 8002cdc:	60ba      	str	r2, [r7, #8]
 8002cde:	b2ca      	uxtb	r2, r1
 8002ce0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002ce2:	697b      	ldr	r3, [r7, #20]
 8002ce4:	3301      	adds	r3, #1
 8002ce6:	617b      	str	r3, [r7, #20]
 8002ce8:	697a      	ldr	r2, [r7, #20]
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	429a      	cmp	r2, r3
 8002cee:	dbf0      	blt.n	8002cd2 <_read+0x12>
  }

  return len;
 8002cf0:	687b      	ldr	r3, [r7, #4]
}
 8002cf2:	4618      	mov	r0, r3
 8002cf4:	3718      	adds	r7, #24
 8002cf6:	46bd      	mov	sp, r7
 8002cf8:	bd80      	pop	{r7, pc}

08002cfa <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002cfa:	b580      	push	{r7, lr}
 8002cfc:	b086      	sub	sp, #24
 8002cfe:	af00      	add	r7, sp, #0
 8002d00:	60f8      	str	r0, [r7, #12]
 8002d02:	60b9      	str	r1, [r7, #8]
 8002d04:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d06:	2300      	movs	r3, #0
 8002d08:	617b      	str	r3, [r7, #20]
 8002d0a:	e009      	b.n	8002d20 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002d0c:	68bb      	ldr	r3, [r7, #8]
 8002d0e:	1c5a      	adds	r2, r3, #1
 8002d10:	60ba      	str	r2, [r7, #8]
 8002d12:	781b      	ldrb	r3, [r3, #0]
 8002d14:	4618      	mov	r0, r3
 8002d16:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d1a:	697b      	ldr	r3, [r7, #20]
 8002d1c:	3301      	adds	r3, #1
 8002d1e:	617b      	str	r3, [r7, #20]
 8002d20:	697a      	ldr	r2, [r7, #20]
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	429a      	cmp	r2, r3
 8002d26:	dbf1      	blt.n	8002d0c <_write+0x12>
  }
  return len;
 8002d28:	687b      	ldr	r3, [r7, #4]
}
 8002d2a:	4618      	mov	r0, r3
 8002d2c:	3718      	adds	r7, #24
 8002d2e:	46bd      	mov	sp, r7
 8002d30:	bd80      	pop	{r7, pc}

08002d32 <_close>:

int _close(int file)
{
 8002d32:	b480      	push	{r7}
 8002d34:	b083      	sub	sp, #12
 8002d36:	af00      	add	r7, sp, #0
 8002d38:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002d3a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002d3e:	4618      	mov	r0, r3
 8002d40:	370c      	adds	r7, #12
 8002d42:	46bd      	mov	sp, r7
 8002d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d48:	4770      	bx	lr

08002d4a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002d4a:	b480      	push	{r7}
 8002d4c:	b083      	sub	sp, #12
 8002d4e:	af00      	add	r7, sp, #0
 8002d50:	6078      	str	r0, [r7, #4]
 8002d52:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002d54:	683b      	ldr	r3, [r7, #0]
 8002d56:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002d5a:	605a      	str	r2, [r3, #4]
  return 0;
 8002d5c:	2300      	movs	r3, #0
}
 8002d5e:	4618      	mov	r0, r3
 8002d60:	370c      	adds	r7, #12
 8002d62:	46bd      	mov	sp, r7
 8002d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d68:	4770      	bx	lr

08002d6a <_isatty>:

int _isatty(int file)
{
 8002d6a:	b480      	push	{r7}
 8002d6c:	b083      	sub	sp, #12
 8002d6e:	af00      	add	r7, sp, #0
 8002d70:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002d72:	2301      	movs	r3, #1
}
 8002d74:	4618      	mov	r0, r3
 8002d76:	370c      	adds	r7, #12
 8002d78:	46bd      	mov	sp, r7
 8002d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d7e:	4770      	bx	lr

08002d80 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002d80:	b480      	push	{r7}
 8002d82:	b085      	sub	sp, #20
 8002d84:	af00      	add	r7, sp, #0
 8002d86:	60f8      	str	r0, [r7, #12]
 8002d88:	60b9      	str	r1, [r7, #8]
 8002d8a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002d8c:	2300      	movs	r3, #0
}
 8002d8e:	4618      	mov	r0, r3
 8002d90:	3714      	adds	r7, #20
 8002d92:	46bd      	mov	sp, r7
 8002d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d98:	4770      	bx	lr
	...

08002d9c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002d9c:	b580      	push	{r7, lr}
 8002d9e:	b086      	sub	sp, #24
 8002da0:	af00      	add	r7, sp, #0
 8002da2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002da4:	4a14      	ldr	r2, [pc, #80]	@ (8002df8 <_sbrk+0x5c>)
 8002da6:	4b15      	ldr	r3, [pc, #84]	@ (8002dfc <_sbrk+0x60>)
 8002da8:	1ad3      	subs	r3, r2, r3
 8002daa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002dac:	697b      	ldr	r3, [r7, #20]
 8002dae:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002db0:	4b13      	ldr	r3, [pc, #76]	@ (8002e00 <_sbrk+0x64>)
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d102      	bne.n	8002dbe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002db8:	4b11      	ldr	r3, [pc, #68]	@ (8002e00 <_sbrk+0x64>)
 8002dba:	4a12      	ldr	r2, [pc, #72]	@ (8002e04 <_sbrk+0x68>)
 8002dbc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002dbe:	4b10      	ldr	r3, [pc, #64]	@ (8002e00 <_sbrk+0x64>)
 8002dc0:	681a      	ldr	r2, [r3, #0]
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	4413      	add	r3, r2
 8002dc6:	693a      	ldr	r2, [r7, #16]
 8002dc8:	429a      	cmp	r2, r3
 8002dca:	d207      	bcs.n	8002ddc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002dcc:	f004 f91e 	bl	800700c <__errno>
 8002dd0:	4603      	mov	r3, r0
 8002dd2:	220c      	movs	r2, #12
 8002dd4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002dd6:	f04f 33ff 	mov.w	r3, #4294967295
 8002dda:	e009      	b.n	8002df0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002ddc:	4b08      	ldr	r3, [pc, #32]	@ (8002e00 <_sbrk+0x64>)
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002de2:	4b07      	ldr	r3, [pc, #28]	@ (8002e00 <_sbrk+0x64>)
 8002de4:	681a      	ldr	r2, [r3, #0]
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	4413      	add	r3, r2
 8002dea:	4a05      	ldr	r2, [pc, #20]	@ (8002e00 <_sbrk+0x64>)
 8002dec:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002dee:	68fb      	ldr	r3, [r7, #12]
}
 8002df0:	4618      	mov	r0, r3
 8002df2:	3718      	adds	r7, #24
 8002df4:	46bd      	mov	sp, r7
 8002df6:	bd80      	pop	{r7, pc}
 8002df8:	20018000 	.word	0x20018000
 8002dfc:	00000400 	.word	0x00000400
 8002e00:	2000044c 	.word	0x2000044c
 8002e04:	200005a0 	.word	0x200005a0

08002e08 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002e08:	b480      	push	{r7}
 8002e0a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002e0c:	4b06      	ldr	r3, [pc, #24]	@ (8002e28 <SystemInit+0x20>)
 8002e0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e12:	4a05      	ldr	r2, [pc, #20]	@ (8002e28 <SystemInit+0x20>)
 8002e14:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002e18:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002e1c:	bf00      	nop
 8002e1e:	46bd      	mov	sp, r7
 8002e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e24:	4770      	bx	lr
 8002e26:	bf00      	nop
 8002e28:	e000ed00 	.word	0xe000ed00

08002e2c <Reset_Handler>:
 8002e2c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002e64 <LoopFillZerobss+0xe>
 8002e30:	f7ff ffea 	bl	8002e08 <SystemInit>
 8002e34:	480c      	ldr	r0, [pc, #48]	@ (8002e68 <LoopFillZerobss+0x12>)
 8002e36:	490d      	ldr	r1, [pc, #52]	@ (8002e6c <LoopFillZerobss+0x16>)
 8002e38:	4a0d      	ldr	r2, [pc, #52]	@ (8002e70 <LoopFillZerobss+0x1a>)
 8002e3a:	2300      	movs	r3, #0
 8002e3c:	e002      	b.n	8002e44 <LoopCopyDataInit>

08002e3e <CopyDataInit>:
 8002e3e:	58d4      	ldr	r4, [r2, r3]
 8002e40:	50c4      	str	r4, [r0, r3]
 8002e42:	3304      	adds	r3, #4

08002e44 <LoopCopyDataInit>:
 8002e44:	18c4      	adds	r4, r0, r3
 8002e46:	428c      	cmp	r4, r1
 8002e48:	d3f9      	bcc.n	8002e3e <CopyDataInit>
 8002e4a:	4a0a      	ldr	r2, [pc, #40]	@ (8002e74 <LoopFillZerobss+0x1e>)
 8002e4c:	4c0a      	ldr	r4, [pc, #40]	@ (8002e78 <LoopFillZerobss+0x22>)
 8002e4e:	2300      	movs	r3, #0
 8002e50:	e001      	b.n	8002e56 <LoopFillZerobss>

08002e52 <FillZerobss>:
 8002e52:	6013      	str	r3, [r2, #0]
 8002e54:	3204      	adds	r2, #4

08002e56 <LoopFillZerobss>:
 8002e56:	42a2      	cmp	r2, r4
 8002e58:	d3fb      	bcc.n	8002e52 <FillZerobss>
 8002e5a:	f004 f8dd 	bl	8007018 <__libc_init_array>
 8002e5e:	f7ff f891 	bl	8001f84 <main>
 8002e62:	4770      	bx	lr
 8002e64:	20018000 	.word	0x20018000
 8002e68:	20000000 	.word	0x20000000
 8002e6c:	200001d4 	.word	0x200001d4
 8002e70:	0800bd4c 	.word	0x0800bd4c
 8002e74:	200001d4 	.word	0x200001d4
 8002e78:	200005a0 	.word	0x200005a0

08002e7c <ADC_IRQHandler>:
 8002e7c:	e7fe      	b.n	8002e7c <ADC_IRQHandler>
	...

08002e80 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002e80:	b580      	push	{r7, lr}
 8002e82:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002e84:	4b0e      	ldr	r3, [pc, #56]	@ (8002ec0 <HAL_Init+0x40>)
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	4a0d      	ldr	r2, [pc, #52]	@ (8002ec0 <HAL_Init+0x40>)
 8002e8a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002e8e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002e90:	4b0b      	ldr	r3, [pc, #44]	@ (8002ec0 <HAL_Init+0x40>)
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	4a0a      	ldr	r2, [pc, #40]	@ (8002ec0 <HAL_Init+0x40>)
 8002e96:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002e9a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002e9c:	4b08      	ldr	r3, [pc, #32]	@ (8002ec0 <HAL_Init+0x40>)
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	4a07      	ldr	r2, [pc, #28]	@ (8002ec0 <HAL_Init+0x40>)
 8002ea2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002ea6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002ea8:	2003      	movs	r0, #3
 8002eaa:	f000 fcdf 	bl	800386c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002eae:	200f      	movs	r0, #15
 8002eb0:	f000 f808 	bl	8002ec4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002eb4:	f7ff fcb6 	bl	8002824 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002eb8:	2300      	movs	r3, #0
}
 8002eba:	4618      	mov	r0, r3
 8002ebc:	bd80      	pop	{r7, pc}
 8002ebe:	bf00      	nop
 8002ec0:	40023c00 	.word	0x40023c00

08002ec4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002ec4:	b580      	push	{r7, lr}
 8002ec6:	b082      	sub	sp, #8
 8002ec8:	af00      	add	r7, sp, #0
 8002eca:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002ecc:	4b12      	ldr	r3, [pc, #72]	@ (8002f18 <HAL_InitTick+0x54>)
 8002ece:	681a      	ldr	r2, [r3, #0]
 8002ed0:	4b12      	ldr	r3, [pc, #72]	@ (8002f1c <HAL_InitTick+0x58>)
 8002ed2:	781b      	ldrb	r3, [r3, #0]
 8002ed4:	4619      	mov	r1, r3
 8002ed6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002eda:	fbb3 f3f1 	udiv	r3, r3, r1
 8002ede:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ee2:	4618      	mov	r0, r3
 8002ee4:	f000 fce9 	bl	80038ba <HAL_SYSTICK_Config>
 8002ee8:	4603      	mov	r3, r0
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d001      	beq.n	8002ef2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002eee:	2301      	movs	r3, #1
 8002ef0:	e00e      	b.n	8002f10 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	2b0f      	cmp	r3, #15
 8002ef6:	d80a      	bhi.n	8002f0e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002ef8:	2200      	movs	r2, #0
 8002efa:	6879      	ldr	r1, [r7, #4]
 8002efc:	f04f 30ff 	mov.w	r0, #4294967295
 8002f00:	f000 fcbf 	bl	8003882 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002f04:	4a06      	ldr	r2, [pc, #24]	@ (8002f20 <HAL_InitTick+0x5c>)
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002f0a:	2300      	movs	r3, #0
 8002f0c:	e000      	b.n	8002f10 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002f0e:	2301      	movs	r3, #1
}
 8002f10:	4618      	mov	r0, r3
 8002f12:	3708      	adds	r7, #8
 8002f14:	46bd      	mov	sp, r7
 8002f16:	bd80      	pop	{r7, pc}
 8002f18:	20000000 	.word	0x20000000
 8002f1c:	20000008 	.word	0x20000008
 8002f20:	20000004 	.word	0x20000004

08002f24 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002f24:	b480      	push	{r7}
 8002f26:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002f28:	4b06      	ldr	r3, [pc, #24]	@ (8002f44 <HAL_IncTick+0x20>)
 8002f2a:	781b      	ldrb	r3, [r3, #0]
 8002f2c:	461a      	mov	r2, r3
 8002f2e:	4b06      	ldr	r3, [pc, #24]	@ (8002f48 <HAL_IncTick+0x24>)
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	4413      	add	r3, r2
 8002f34:	4a04      	ldr	r2, [pc, #16]	@ (8002f48 <HAL_IncTick+0x24>)
 8002f36:	6013      	str	r3, [r2, #0]
}
 8002f38:	bf00      	nop
 8002f3a:	46bd      	mov	sp, r7
 8002f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f40:	4770      	bx	lr
 8002f42:	bf00      	nop
 8002f44:	20000008 	.word	0x20000008
 8002f48:	20000450 	.word	0x20000450

08002f4c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002f4c:	b480      	push	{r7}
 8002f4e:	af00      	add	r7, sp, #0
  return uwTick;
 8002f50:	4b03      	ldr	r3, [pc, #12]	@ (8002f60 <HAL_GetTick+0x14>)
 8002f52:	681b      	ldr	r3, [r3, #0]
}
 8002f54:	4618      	mov	r0, r3
 8002f56:	46bd      	mov	sp, r7
 8002f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f5c:	4770      	bx	lr
 8002f5e:	bf00      	nop
 8002f60:	20000450 	.word	0x20000450

08002f64 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002f64:	b580      	push	{r7, lr}
 8002f66:	b084      	sub	sp, #16
 8002f68:	af00      	add	r7, sp, #0
 8002f6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002f6c:	f7ff ffee 	bl	8002f4c <HAL_GetTick>
 8002f70:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f7c:	d005      	beq.n	8002f8a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002f7e:	4b0a      	ldr	r3, [pc, #40]	@ (8002fa8 <HAL_Delay+0x44>)
 8002f80:	781b      	ldrb	r3, [r3, #0]
 8002f82:	461a      	mov	r2, r3
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	4413      	add	r3, r2
 8002f88:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002f8a:	bf00      	nop
 8002f8c:	f7ff ffde 	bl	8002f4c <HAL_GetTick>
 8002f90:	4602      	mov	r2, r0
 8002f92:	68bb      	ldr	r3, [r7, #8]
 8002f94:	1ad3      	subs	r3, r2, r3
 8002f96:	68fa      	ldr	r2, [r7, #12]
 8002f98:	429a      	cmp	r2, r3
 8002f9a:	d8f7      	bhi.n	8002f8c <HAL_Delay+0x28>
  {
  }
}
 8002f9c:	bf00      	nop
 8002f9e:	bf00      	nop
 8002fa0:	3710      	adds	r7, #16
 8002fa2:	46bd      	mov	sp, r7
 8002fa4:	bd80      	pop	{r7, pc}
 8002fa6:	bf00      	nop
 8002fa8:	20000008 	.word	0x20000008

08002fac <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002fac:	b580      	push	{r7, lr}
 8002fae:	b084      	sub	sp, #16
 8002fb0:	af00      	add	r7, sp, #0
 8002fb2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002fb4:	2300      	movs	r3, #0
 8002fb6:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d101      	bne.n	8002fc2 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002fbe:	2301      	movs	r3, #1
 8002fc0:	e033      	b.n	800302a <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d109      	bne.n	8002fde <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002fca:	6878      	ldr	r0, [r7, #4]
 8002fcc:	f7ff fc52 	bl	8002874 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	2200      	movs	r2, #0
 8002fd4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	2200      	movs	r2, #0
 8002fda:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fe2:	f003 0310 	and.w	r3, r3, #16
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d118      	bne.n	800301c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fee:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002ff2:	f023 0302 	bic.w	r3, r3, #2
 8002ff6:	f043 0202 	orr.w	r2, r3, #2
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8002ffe:	6878      	ldr	r0, [r7, #4]
 8003000:	f000 fa86 	bl	8003510 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	2200      	movs	r2, #0
 8003008:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800300e:	f023 0303 	bic.w	r3, r3, #3
 8003012:	f043 0201 	orr.w	r2, r3, #1
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	641a      	str	r2, [r3, #64]	@ 0x40
 800301a:	e001      	b.n	8003020 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800301c:	2301      	movs	r3, #1
 800301e:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	2200      	movs	r2, #0
 8003024:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003028:	7bfb      	ldrb	r3, [r7, #15]
}
 800302a:	4618      	mov	r0, r3
 800302c:	3710      	adds	r7, #16
 800302e:	46bd      	mov	sp, r7
 8003030:	bd80      	pop	{r7, pc}
	...

08003034 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8003034:	b480      	push	{r7}
 8003036:	b085      	sub	sp, #20
 8003038:	af00      	add	r7, sp, #0
 800303a:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 800303c:	2300      	movs	r3, #0
 800303e:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003046:	2b01      	cmp	r3, #1
 8003048:	d101      	bne.n	800304e <HAL_ADC_Start+0x1a>
 800304a:	2302      	movs	r3, #2
 800304c:	e097      	b.n	800317e <HAL_ADC_Start+0x14a>
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	2201      	movs	r2, #1
 8003052:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	689b      	ldr	r3, [r3, #8]
 800305c:	f003 0301 	and.w	r3, r3, #1
 8003060:	2b01      	cmp	r3, #1
 8003062:	d018      	beq.n	8003096 <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	689a      	ldr	r2, [r3, #8]
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	f042 0201 	orr.w	r2, r2, #1
 8003072:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003074:	4b45      	ldr	r3, [pc, #276]	@ (800318c <HAL_ADC_Start+0x158>)
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	4a45      	ldr	r2, [pc, #276]	@ (8003190 <HAL_ADC_Start+0x15c>)
 800307a:	fba2 2303 	umull	r2, r3, r2, r3
 800307e:	0c9a      	lsrs	r2, r3, #18
 8003080:	4613      	mov	r3, r2
 8003082:	005b      	lsls	r3, r3, #1
 8003084:	4413      	add	r3, r2
 8003086:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8003088:	e002      	b.n	8003090 <HAL_ADC_Start+0x5c>
    {
      counter--;
 800308a:	68bb      	ldr	r3, [r7, #8]
 800308c:	3b01      	subs	r3, #1
 800308e:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8003090:	68bb      	ldr	r3, [r7, #8]
 8003092:	2b00      	cmp	r3, #0
 8003094:	d1f9      	bne.n	800308a <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	689b      	ldr	r3, [r3, #8]
 800309c:	f003 0301 	and.w	r3, r3, #1
 80030a0:	2b01      	cmp	r3, #1
 80030a2:	d15f      	bne.n	8003164 <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030a8:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80030ac:	f023 0301 	bic.w	r3, r3, #1
 80030b0:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	685b      	ldr	r3, [r3, #4]
 80030be:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d007      	beq.n	80030d6 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030ca:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80030ce:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030da:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80030de:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80030e2:	d106      	bne.n	80030f2 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030e8:	f023 0206 	bic.w	r2, r3, #6
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	645a      	str	r2, [r3, #68]	@ 0x44
 80030f0:	e002      	b.n	80030f8 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	2200      	movs	r2, #0
 80030f6:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	2200      	movs	r2, #0
 80030fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003100:	4b24      	ldr	r3, [pc, #144]	@ (8003194 <HAL_ADC_Start+0x160>)
 8003102:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 800310c:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	685b      	ldr	r3, [r3, #4]
 8003112:	f003 031f 	and.w	r3, r3, #31
 8003116:	2b00      	cmp	r3, #0
 8003118:	d10f      	bne.n	800313a <HAL_ADC_Start+0x106>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	689b      	ldr	r3, [r3, #8]
 8003120:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003124:	2b00      	cmp	r3, #0
 8003126:	d129      	bne.n	800317c <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	689a      	ldr	r2, [r3, #8]
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8003136:	609a      	str	r2, [r3, #8]
 8003138:	e020      	b.n	800317c <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	4a16      	ldr	r2, [pc, #88]	@ (8003198 <HAL_ADC_Start+0x164>)
 8003140:	4293      	cmp	r3, r2
 8003142:	d11b      	bne.n	800317c <HAL_ADC_Start+0x148>
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	689b      	ldr	r3, [r3, #8]
 800314a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800314e:	2b00      	cmp	r3, #0
 8003150:	d114      	bne.n	800317c <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	689a      	ldr	r2, [r3, #8]
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8003160:	609a      	str	r2, [r3, #8]
 8003162:	e00b      	b.n	800317c <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003168:	f043 0210 	orr.w	r2, r3, #16
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003174:	f043 0201 	orr.w	r2, r3, #1
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 800317c:	2300      	movs	r3, #0
}
 800317e:	4618      	mov	r0, r3
 8003180:	3714      	adds	r7, #20
 8003182:	46bd      	mov	sp, r7
 8003184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003188:	4770      	bx	lr
 800318a:	bf00      	nop
 800318c:	20000000 	.word	0x20000000
 8003190:	431bde83 	.word	0x431bde83
 8003194:	40012300 	.word	0x40012300
 8003198:	40012000 	.word	0x40012000

0800319c <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 800319c:	b580      	push	{r7, lr}
 800319e:	b084      	sub	sp, #16
 80031a0:	af00      	add	r7, sp, #0
 80031a2:	6078      	str	r0, [r7, #4]
 80031a4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80031a6:	2300      	movs	r3, #0
 80031a8:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	689b      	ldr	r3, [r3, #8]
 80031b0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80031b4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80031b8:	d113      	bne.n	80031e2 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	689b      	ldr	r3, [r3, #8]
 80031c0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80031c4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80031c8:	d10b      	bne.n	80031e2 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031ce:	f043 0220 	orr.w	r2, r3, #32
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	2200      	movs	r2, #0
 80031da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80031de:	2301      	movs	r3, #1
 80031e0:	e063      	b.n	80032aa <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 80031e2:	f7ff feb3 	bl	8002f4c <HAL_GetTick>
 80031e6:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80031e8:	e021      	b.n	800322e <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80031ea:	683b      	ldr	r3, [r7, #0]
 80031ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031f0:	d01d      	beq.n	800322e <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80031f2:	683b      	ldr	r3, [r7, #0]
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d007      	beq.n	8003208 <HAL_ADC_PollForConversion+0x6c>
 80031f8:	f7ff fea8 	bl	8002f4c <HAL_GetTick>
 80031fc:	4602      	mov	r2, r0
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	1ad3      	subs	r3, r2, r3
 8003202:	683a      	ldr	r2, [r7, #0]
 8003204:	429a      	cmp	r2, r3
 8003206:	d212      	bcs.n	800322e <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	f003 0302 	and.w	r3, r3, #2
 8003212:	2b02      	cmp	r3, #2
 8003214:	d00b      	beq.n	800322e <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800321a:	f043 0204 	orr.w	r2, r3, #4
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	2200      	movs	r2, #0
 8003226:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 800322a:	2303      	movs	r3, #3
 800322c:	e03d      	b.n	80032aa <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	f003 0302 	and.w	r3, r3, #2
 8003238:	2b02      	cmp	r3, #2
 800323a:	d1d6      	bne.n	80031ea <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	f06f 0212 	mvn.w	r2, #18
 8003244:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800324a:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	689b      	ldr	r3, [r3, #8]
 8003258:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800325c:	2b00      	cmp	r3, #0
 800325e:	d123      	bne.n	80032a8 <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003264:	2b00      	cmp	r3, #0
 8003266:	d11f      	bne.n	80032a8 <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800326e:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003272:	2b00      	cmp	r3, #0
 8003274:	d006      	beq.n	8003284 <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	689b      	ldr	r3, [r3, #8]
 800327c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003280:	2b00      	cmp	r3, #0
 8003282:	d111      	bne.n	80032a8 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003288:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003294:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003298:	2b00      	cmp	r3, #0
 800329a:	d105      	bne.n	80032a8 <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032a0:	f043 0201 	orr.w	r2, r3, #1
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 80032a8:	2300      	movs	r3, #0
}
 80032aa:	4618      	mov	r0, r3
 80032ac:	3710      	adds	r7, #16
 80032ae:	46bd      	mov	sp, r7
 80032b0:	bd80      	pop	{r7, pc}

080032b2 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 80032b2:	b480      	push	{r7}
 80032b4:	b083      	sub	sp, #12
 80032b6:	af00      	add	r7, sp, #0
 80032b8:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 80032c0:	4618      	mov	r0, r3
 80032c2:	370c      	adds	r7, #12
 80032c4:	46bd      	mov	sp, r7
 80032c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ca:	4770      	bx	lr

080032cc <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80032cc:	b480      	push	{r7}
 80032ce:	b085      	sub	sp, #20
 80032d0:	af00      	add	r7, sp, #0
 80032d2:	6078      	str	r0, [r7, #4]
 80032d4:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80032d6:	2300      	movs	r3, #0
 80032d8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80032e0:	2b01      	cmp	r3, #1
 80032e2:	d101      	bne.n	80032e8 <HAL_ADC_ConfigChannel+0x1c>
 80032e4:	2302      	movs	r3, #2
 80032e6:	e105      	b.n	80034f4 <HAL_ADC_ConfigChannel+0x228>
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	2201      	movs	r2, #1
 80032ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80032f0:	683b      	ldr	r3, [r7, #0]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	2b09      	cmp	r3, #9
 80032f6:	d925      	bls.n	8003344 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	68d9      	ldr	r1, [r3, #12]
 80032fe:	683b      	ldr	r3, [r7, #0]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	b29b      	uxth	r3, r3
 8003304:	461a      	mov	r2, r3
 8003306:	4613      	mov	r3, r2
 8003308:	005b      	lsls	r3, r3, #1
 800330a:	4413      	add	r3, r2
 800330c:	3b1e      	subs	r3, #30
 800330e:	2207      	movs	r2, #7
 8003310:	fa02 f303 	lsl.w	r3, r2, r3
 8003314:	43da      	mvns	r2, r3
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	400a      	ands	r2, r1
 800331c:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	68d9      	ldr	r1, [r3, #12]
 8003324:	683b      	ldr	r3, [r7, #0]
 8003326:	689a      	ldr	r2, [r3, #8]
 8003328:	683b      	ldr	r3, [r7, #0]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	b29b      	uxth	r3, r3
 800332e:	4618      	mov	r0, r3
 8003330:	4603      	mov	r3, r0
 8003332:	005b      	lsls	r3, r3, #1
 8003334:	4403      	add	r3, r0
 8003336:	3b1e      	subs	r3, #30
 8003338:	409a      	lsls	r2, r3
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	430a      	orrs	r2, r1
 8003340:	60da      	str	r2, [r3, #12]
 8003342:	e022      	b.n	800338a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	6919      	ldr	r1, [r3, #16]
 800334a:	683b      	ldr	r3, [r7, #0]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	b29b      	uxth	r3, r3
 8003350:	461a      	mov	r2, r3
 8003352:	4613      	mov	r3, r2
 8003354:	005b      	lsls	r3, r3, #1
 8003356:	4413      	add	r3, r2
 8003358:	2207      	movs	r2, #7
 800335a:	fa02 f303 	lsl.w	r3, r2, r3
 800335e:	43da      	mvns	r2, r3
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	400a      	ands	r2, r1
 8003366:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	6919      	ldr	r1, [r3, #16]
 800336e:	683b      	ldr	r3, [r7, #0]
 8003370:	689a      	ldr	r2, [r3, #8]
 8003372:	683b      	ldr	r3, [r7, #0]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	b29b      	uxth	r3, r3
 8003378:	4618      	mov	r0, r3
 800337a:	4603      	mov	r3, r0
 800337c:	005b      	lsls	r3, r3, #1
 800337e:	4403      	add	r3, r0
 8003380:	409a      	lsls	r2, r3
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	430a      	orrs	r2, r1
 8003388:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800338a:	683b      	ldr	r3, [r7, #0]
 800338c:	685b      	ldr	r3, [r3, #4]
 800338e:	2b06      	cmp	r3, #6
 8003390:	d824      	bhi.n	80033dc <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003398:	683b      	ldr	r3, [r7, #0]
 800339a:	685a      	ldr	r2, [r3, #4]
 800339c:	4613      	mov	r3, r2
 800339e:	009b      	lsls	r3, r3, #2
 80033a0:	4413      	add	r3, r2
 80033a2:	3b05      	subs	r3, #5
 80033a4:	221f      	movs	r2, #31
 80033a6:	fa02 f303 	lsl.w	r3, r2, r3
 80033aa:	43da      	mvns	r2, r3
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	400a      	ands	r2, r1
 80033b2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80033ba:	683b      	ldr	r3, [r7, #0]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	b29b      	uxth	r3, r3
 80033c0:	4618      	mov	r0, r3
 80033c2:	683b      	ldr	r3, [r7, #0]
 80033c4:	685a      	ldr	r2, [r3, #4]
 80033c6:	4613      	mov	r3, r2
 80033c8:	009b      	lsls	r3, r3, #2
 80033ca:	4413      	add	r3, r2
 80033cc:	3b05      	subs	r3, #5
 80033ce:	fa00 f203 	lsl.w	r2, r0, r3
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	430a      	orrs	r2, r1
 80033d8:	635a      	str	r2, [r3, #52]	@ 0x34
 80033da:	e04c      	b.n	8003476 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80033dc:	683b      	ldr	r3, [r7, #0]
 80033de:	685b      	ldr	r3, [r3, #4]
 80033e0:	2b0c      	cmp	r3, #12
 80033e2:	d824      	bhi.n	800342e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80033ea:	683b      	ldr	r3, [r7, #0]
 80033ec:	685a      	ldr	r2, [r3, #4]
 80033ee:	4613      	mov	r3, r2
 80033f0:	009b      	lsls	r3, r3, #2
 80033f2:	4413      	add	r3, r2
 80033f4:	3b23      	subs	r3, #35	@ 0x23
 80033f6:	221f      	movs	r2, #31
 80033f8:	fa02 f303 	lsl.w	r3, r2, r3
 80033fc:	43da      	mvns	r2, r3
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	400a      	ands	r2, r1
 8003404:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800340c:	683b      	ldr	r3, [r7, #0]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	b29b      	uxth	r3, r3
 8003412:	4618      	mov	r0, r3
 8003414:	683b      	ldr	r3, [r7, #0]
 8003416:	685a      	ldr	r2, [r3, #4]
 8003418:	4613      	mov	r3, r2
 800341a:	009b      	lsls	r3, r3, #2
 800341c:	4413      	add	r3, r2
 800341e:	3b23      	subs	r3, #35	@ 0x23
 8003420:	fa00 f203 	lsl.w	r2, r0, r3
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	430a      	orrs	r2, r1
 800342a:	631a      	str	r2, [r3, #48]	@ 0x30
 800342c:	e023      	b.n	8003476 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003434:	683b      	ldr	r3, [r7, #0]
 8003436:	685a      	ldr	r2, [r3, #4]
 8003438:	4613      	mov	r3, r2
 800343a:	009b      	lsls	r3, r3, #2
 800343c:	4413      	add	r3, r2
 800343e:	3b41      	subs	r3, #65	@ 0x41
 8003440:	221f      	movs	r2, #31
 8003442:	fa02 f303 	lsl.w	r3, r2, r3
 8003446:	43da      	mvns	r2, r3
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	400a      	ands	r2, r1
 800344e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003456:	683b      	ldr	r3, [r7, #0]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	b29b      	uxth	r3, r3
 800345c:	4618      	mov	r0, r3
 800345e:	683b      	ldr	r3, [r7, #0]
 8003460:	685a      	ldr	r2, [r3, #4]
 8003462:	4613      	mov	r3, r2
 8003464:	009b      	lsls	r3, r3, #2
 8003466:	4413      	add	r3, r2
 8003468:	3b41      	subs	r3, #65	@ 0x41
 800346a:	fa00 f203 	lsl.w	r2, r0, r3
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	430a      	orrs	r2, r1
 8003474:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003476:	4b22      	ldr	r3, [pc, #136]	@ (8003500 <HAL_ADC_ConfigChannel+0x234>)
 8003478:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	4a21      	ldr	r2, [pc, #132]	@ (8003504 <HAL_ADC_ConfigChannel+0x238>)
 8003480:	4293      	cmp	r3, r2
 8003482:	d109      	bne.n	8003498 <HAL_ADC_ConfigChannel+0x1cc>
 8003484:	683b      	ldr	r3, [r7, #0]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	2b12      	cmp	r3, #18
 800348a:	d105      	bne.n	8003498 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	685b      	ldr	r3, [r3, #4]
 8003490:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	4a19      	ldr	r2, [pc, #100]	@ (8003504 <HAL_ADC_ConfigChannel+0x238>)
 800349e:	4293      	cmp	r3, r2
 80034a0:	d123      	bne.n	80034ea <HAL_ADC_ConfigChannel+0x21e>
 80034a2:	683b      	ldr	r3, [r7, #0]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	2b10      	cmp	r3, #16
 80034a8:	d003      	beq.n	80034b2 <HAL_ADC_ConfigChannel+0x1e6>
 80034aa:	683b      	ldr	r3, [r7, #0]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	2b11      	cmp	r3, #17
 80034b0:	d11b      	bne.n	80034ea <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	685b      	ldr	r3, [r3, #4]
 80034b6:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80034be:	683b      	ldr	r3, [r7, #0]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	2b10      	cmp	r3, #16
 80034c4:	d111      	bne.n	80034ea <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80034c6:	4b10      	ldr	r3, [pc, #64]	@ (8003508 <HAL_ADC_ConfigChannel+0x23c>)
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	4a10      	ldr	r2, [pc, #64]	@ (800350c <HAL_ADC_ConfigChannel+0x240>)
 80034cc:	fba2 2303 	umull	r2, r3, r2, r3
 80034d0:	0c9a      	lsrs	r2, r3, #18
 80034d2:	4613      	mov	r3, r2
 80034d4:	009b      	lsls	r3, r3, #2
 80034d6:	4413      	add	r3, r2
 80034d8:	005b      	lsls	r3, r3, #1
 80034da:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80034dc:	e002      	b.n	80034e4 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80034de:	68bb      	ldr	r3, [r7, #8]
 80034e0:	3b01      	subs	r3, #1
 80034e2:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80034e4:	68bb      	ldr	r3, [r7, #8]
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d1f9      	bne.n	80034de <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	2200      	movs	r2, #0
 80034ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80034f2:	2300      	movs	r3, #0
}
 80034f4:	4618      	mov	r0, r3
 80034f6:	3714      	adds	r7, #20
 80034f8:	46bd      	mov	sp, r7
 80034fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034fe:	4770      	bx	lr
 8003500:	40012300 	.word	0x40012300
 8003504:	40012000 	.word	0x40012000
 8003508:	20000000 	.word	0x20000000
 800350c:	431bde83 	.word	0x431bde83

08003510 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003510:	b480      	push	{r7}
 8003512:	b085      	sub	sp, #20
 8003514:	af00      	add	r7, sp, #0
 8003516:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003518:	4b79      	ldr	r3, [pc, #484]	@ (8003700 <ADC_Init+0x1f0>)
 800351a:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	685b      	ldr	r3, [r3, #4]
 8003520:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	685a      	ldr	r2, [r3, #4]
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	685b      	ldr	r3, [r3, #4]
 8003530:	431a      	orrs	r2, r3
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	685a      	ldr	r2, [r3, #4]
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003544:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	6859      	ldr	r1, [r3, #4]
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	691b      	ldr	r3, [r3, #16]
 8003550:	021a      	lsls	r2, r3, #8
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	430a      	orrs	r2, r1
 8003558:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	685a      	ldr	r2, [r3, #4]
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8003568:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	6859      	ldr	r1, [r3, #4]
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	689a      	ldr	r2, [r3, #8]
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	430a      	orrs	r2, r1
 800357a:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	689a      	ldr	r2, [r3, #8]
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800358a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	6899      	ldr	r1, [r3, #8]
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	68da      	ldr	r2, [r3, #12]
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	430a      	orrs	r2, r1
 800359c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035a2:	4a58      	ldr	r2, [pc, #352]	@ (8003704 <ADC_Init+0x1f4>)
 80035a4:	4293      	cmp	r3, r2
 80035a6:	d022      	beq.n	80035ee <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	689a      	ldr	r2, [r3, #8]
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80035b6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	6899      	ldr	r1, [r3, #8]
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	430a      	orrs	r2, r1
 80035c8:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	689a      	ldr	r2, [r3, #8]
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80035d8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	6899      	ldr	r1, [r3, #8]
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	430a      	orrs	r2, r1
 80035ea:	609a      	str	r2, [r3, #8]
 80035ec:	e00f      	b.n	800360e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	689a      	ldr	r2, [r3, #8]
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80035fc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	689a      	ldr	r2, [r3, #8]
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800360c:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	689a      	ldr	r2, [r3, #8]
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	f022 0202 	bic.w	r2, r2, #2
 800361c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	6899      	ldr	r1, [r3, #8]
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	7e1b      	ldrb	r3, [r3, #24]
 8003628:	005a      	lsls	r2, r3, #1
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	430a      	orrs	r2, r1
 8003630:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003638:	2b00      	cmp	r3, #0
 800363a:	d01b      	beq.n	8003674 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	685a      	ldr	r2, [r3, #4]
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800364a:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	685a      	ldr	r2, [r3, #4]
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 800365a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	6859      	ldr	r1, [r3, #4]
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003666:	3b01      	subs	r3, #1
 8003668:	035a      	lsls	r2, r3, #13
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	430a      	orrs	r2, r1
 8003670:	605a      	str	r2, [r3, #4]
 8003672:	e007      	b.n	8003684 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	685a      	ldr	r2, [r3, #4]
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003682:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8003692:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	69db      	ldr	r3, [r3, #28]
 800369e:	3b01      	subs	r3, #1
 80036a0:	051a      	lsls	r2, r3, #20
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	430a      	orrs	r2, r1
 80036a8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	689a      	ldr	r2, [r3, #8]
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80036b8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	6899      	ldr	r1, [r3, #8]
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80036c6:	025a      	lsls	r2, r3, #9
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	430a      	orrs	r2, r1
 80036ce:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	689a      	ldr	r2, [r3, #8]
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80036de:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	6899      	ldr	r1, [r3, #8]
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	695b      	ldr	r3, [r3, #20]
 80036ea:	029a      	lsls	r2, r3, #10
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	430a      	orrs	r2, r1
 80036f2:	609a      	str	r2, [r3, #8]
}
 80036f4:	bf00      	nop
 80036f6:	3714      	adds	r7, #20
 80036f8:	46bd      	mov	sp, r7
 80036fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036fe:	4770      	bx	lr
 8003700:	40012300 	.word	0x40012300
 8003704:	0f000001 	.word	0x0f000001

08003708 <__NVIC_SetPriorityGrouping>:
{
 8003708:	b480      	push	{r7}
 800370a:	b085      	sub	sp, #20
 800370c:	af00      	add	r7, sp, #0
 800370e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	f003 0307 	and.w	r3, r3, #7
 8003716:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003718:	4b0c      	ldr	r3, [pc, #48]	@ (800374c <__NVIC_SetPriorityGrouping+0x44>)
 800371a:	68db      	ldr	r3, [r3, #12]
 800371c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800371e:	68ba      	ldr	r2, [r7, #8]
 8003720:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003724:	4013      	ands	r3, r2
 8003726:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800372c:	68bb      	ldr	r3, [r7, #8]
 800372e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003730:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003734:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003738:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800373a:	4a04      	ldr	r2, [pc, #16]	@ (800374c <__NVIC_SetPriorityGrouping+0x44>)
 800373c:	68bb      	ldr	r3, [r7, #8]
 800373e:	60d3      	str	r3, [r2, #12]
}
 8003740:	bf00      	nop
 8003742:	3714      	adds	r7, #20
 8003744:	46bd      	mov	sp, r7
 8003746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800374a:	4770      	bx	lr
 800374c:	e000ed00 	.word	0xe000ed00

08003750 <__NVIC_GetPriorityGrouping>:
{
 8003750:	b480      	push	{r7}
 8003752:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003754:	4b04      	ldr	r3, [pc, #16]	@ (8003768 <__NVIC_GetPriorityGrouping+0x18>)
 8003756:	68db      	ldr	r3, [r3, #12]
 8003758:	0a1b      	lsrs	r3, r3, #8
 800375a:	f003 0307 	and.w	r3, r3, #7
}
 800375e:	4618      	mov	r0, r3
 8003760:	46bd      	mov	sp, r7
 8003762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003766:	4770      	bx	lr
 8003768:	e000ed00 	.word	0xe000ed00

0800376c <__NVIC_SetPriority>:
{
 800376c:	b480      	push	{r7}
 800376e:	b083      	sub	sp, #12
 8003770:	af00      	add	r7, sp, #0
 8003772:	4603      	mov	r3, r0
 8003774:	6039      	str	r1, [r7, #0]
 8003776:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003778:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800377c:	2b00      	cmp	r3, #0
 800377e:	db0a      	blt.n	8003796 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003780:	683b      	ldr	r3, [r7, #0]
 8003782:	b2da      	uxtb	r2, r3
 8003784:	490c      	ldr	r1, [pc, #48]	@ (80037b8 <__NVIC_SetPriority+0x4c>)
 8003786:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800378a:	0112      	lsls	r2, r2, #4
 800378c:	b2d2      	uxtb	r2, r2
 800378e:	440b      	add	r3, r1
 8003790:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8003794:	e00a      	b.n	80037ac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003796:	683b      	ldr	r3, [r7, #0]
 8003798:	b2da      	uxtb	r2, r3
 800379a:	4908      	ldr	r1, [pc, #32]	@ (80037bc <__NVIC_SetPriority+0x50>)
 800379c:	79fb      	ldrb	r3, [r7, #7]
 800379e:	f003 030f 	and.w	r3, r3, #15
 80037a2:	3b04      	subs	r3, #4
 80037a4:	0112      	lsls	r2, r2, #4
 80037a6:	b2d2      	uxtb	r2, r2
 80037a8:	440b      	add	r3, r1
 80037aa:	761a      	strb	r2, [r3, #24]
}
 80037ac:	bf00      	nop
 80037ae:	370c      	adds	r7, #12
 80037b0:	46bd      	mov	sp, r7
 80037b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037b6:	4770      	bx	lr
 80037b8:	e000e100 	.word	0xe000e100
 80037bc:	e000ed00 	.word	0xe000ed00

080037c0 <NVIC_EncodePriority>:
{
 80037c0:	b480      	push	{r7}
 80037c2:	b089      	sub	sp, #36	@ 0x24
 80037c4:	af00      	add	r7, sp, #0
 80037c6:	60f8      	str	r0, [r7, #12]
 80037c8:	60b9      	str	r1, [r7, #8]
 80037ca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	f003 0307 	and.w	r3, r3, #7
 80037d2:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80037d4:	69fb      	ldr	r3, [r7, #28]
 80037d6:	f1c3 0307 	rsb	r3, r3, #7
 80037da:	2b04      	cmp	r3, #4
 80037dc:	bf28      	it	cs
 80037de:	2304      	movcs	r3, #4
 80037e0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80037e2:	69fb      	ldr	r3, [r7, #28]
 80037e4:	3304      	adds	r3, #4
 80037e6:	2b06      	cmp	r3, #6
 80037e8:	d902      	bls.n	80037f0 <NVIC_EncodePriority+0x30>
 80037ea:	69fb      	ldr	r3, [r7, #28]
 80037ec:	3b03      	subs	r3, #3
 80037ee:	e000      	b.n	80037f2 <NVIC_EncodePriority+0x32>
 80037f0:	2300      	movs	r3, #0
 80037f2:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80037f4:	f04f 32ff 	mov.w	r2, #4294967295
 80037f8:	69bb      	ldr	r3, [r7, #24]
 80037fa:	fa02 f303 	lsl.w	r3, r2, r3
 80037fe:	43da      	mvns	r2, r3
 8003800:	68bb      	ldr	r3, [r7, #8]
 8003802:	401a      	ands	r2, r3
 8003804:	697b      	ldr	r3, [r7, #20]
 8003806:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003808:	f04f 31ff 	mov.w	r1, #4294967295
 800380c:	697b      	ldr	r3, [r7, #20]
 800380e:	fa01 f303 	lsl.w	r3, r1, r3
 8003812:	43d9      	mvns	r1, r3
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003818:	4313      	orrs	r3, r2
}
 800381a:	4618      	mov	r0, r3
 800381c:	3724      	adds	r7, #36	@ 0x24
 800381e:	46bd      	mov	sp, r7
 8003820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003824:	4770      	bx	lr
	...

08003828 <SysTick_Config>:
{
 8003828:	b580      	push	{r7, lr}
 800382a:	b082      	sub	sp, #8
 800382c:	af00      	add	r7, sp, #0
 800382e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	3b01      	subs	r3, #1
 8003834:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003838:	d301      	bcc.n	800383e <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 800383a:	2301      	movs	r3, #1
 800383c:	e00f      	b.n	800385e <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800383e:	4a0a      	ldr	r2, [pc, #40]	@ (8003868 <SysTick_Config+0x40>)
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	3b01      	subs	r3, #1
 8003844:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003846:	210f      	movs	r1, #15
 8003848:	f04f 30ff 	mov.w	r0, #4294967295
 800384c:	f7ff ff8e 	bl	800376c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003850:	4b05      	ldr	r3, [pc, #20]	@ (8003868 <SysTick_Config+0x40>)
 8003852:	2200      	movs	r2, #0
 8003854:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003856:	4b04      	ldr	r3, [pc, #16]	@ (8003868 <SysTick_Config+0x40>)
 8003858:	2207      	movs	r2, #7
 800385a:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 800385c:	2300      	movs	r3, #0
}
 800385e:	4618      	mov	r0, r3
 8003860:	3708      	adds	r7, #8
 8003862:	46bd      	mov	sp, r7
 8003864:	bd80      	pop	{r7, pc}
 8003866:	bf00      	nop
 8003868:	e000e010 	.word	0xe000e010

0800386c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800386c:	b580      	push	{r7, lr}
 800386e:	b082      	sub	sp, #8
 8003870:	af00      	add	r7, sp, #0
 8003872:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003874:	6878      	ldr	r0, [r7, #4]
 8003876:	f7ff ff47 	bl	8003708 <__NVIC_SetPriorityGrouping>
}
 800387a:	bf00      	nop
 800387c:	3708      	adds	r7, #8
 800387e:	46bd      	mov	sp, r7
 8003880:	bd80      	pop	{r7, pc}

08003882 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003882:	b580      	push	{r7, lr}
 8003884:	b086      	sub	sp, #24
 8003886:	af00      	add	r7, sp, #0
 8003888:	4603      	mov	r3, r0
 800388a:	60b9      	str	r1, [r7, #8]
 800388c:	607a      	str	r2, [r7, #4]
 800388e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003890:	2300      	movs	r3, #0
 8003892:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003894:	f7ff ff5c 	bl	8003750 <__NVIC_GetPriorityGrouping>
 8003898:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800389a:	687a      	ldr	r2, [r7, #4]
 800389c:	68b9      	ldr	r1, [r7, #8]
 800389e:	6978      	ldr	r0, [r7, #20]
 80038a0:	f7ff ff8e 	bl	80037c0 <NVIC_EncodePriority>
 80038a4:	4602      	mov	r2, r0
 80038a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80038aa:	4611      	mov	r1, r2
 80038ac:	4618      	mov	r0, r3
 80038ae:	f7ff ff5d 	bl	800376c <__NVIC_SetPriority>
}
 80038b2:	bf00      	nop
 80038b4:	3718      	adds	r7, #24
 80038b6:	46bd      	mov	sp, r7
 80038b8:	bd80      	pop	{r7, pc}

080038ba <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80038ba:	b580      	push	{r7, lr}
 80038bc:	b082      	sub	sp, #8
 80038be:	af00      	add	r7, sp, #0
 80038c0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80038c2:	6878      	ldr	r0, [r7, #4]
 80038c4:	f7ff ffb0 	bl	8003828 <SysTick_Config>
 80038c8:	4603      	mov	r3, r0
}
 80038ca:	4618      	mov	r0, r3
 80038cc:	3708      	adds	r7, #8
 80038ce:	46bd      	mov	sp, r7
 80038d0:	bd80      	pop	{r7, pc}
	...

080038d4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80038d4:	b480      	push	{r7}
 80038d6:	b089      	sub	sp, #36	@ 0x24
 80038d8:	af00      	add	r7, sp, #0
 80038da:	6078      	str	r0, [r7, #4]
 80038dc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80038de:	2300      	movs	r3, #0
 80038e0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80038e2:	2300      	movs	r3, #0
 80038e4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80038e6:	2300      	movs	r3, #0
 80038e8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80038ea:	2300      	movs	r3, #0
 80038ec:	61fb      	str	r3, [r7, #28]
 80038ee:	e159      	b.n	8003ba4 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80038f0:	2201      	movs	r2, #1
 80038f2:	69fb      	ldr	r3, [r7, #28]
 80038f4:	fa02 f303 	lsl.w	r3, r2, r3
 80038f8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80038fa:	683b      	ldr	r3, [r7, #0]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	697a      	ldr	r2, [r7, #20]
 8003900:	4013      	ands	r3, r2
 8003902:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003904:	693a      	ldr	r2, [r7, #16]
 8003906:	697b      	ldr	r3, [r7, #20]
 8003908:	429a      	cmp	r2, r3
 800390a:	f040 8148 	bne.w	8003b9e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800390e:	683b      	ldr	r3, [r7, #0]
 8003910:	685b      	ldr	r3, [r3, #4]
 8003912:	f003 0303 	and.w	r3, r3, #3
 8003916:	2b01      	cmp	r3, #1
 8003918:	d005      	beq.n	8003926 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800391a:	683b      	ldr	r3, [r7, #0]
 800391c:	685b      	ldr	r3, [r3, #4]
 800391e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003922:	2b02      	cmp	r3, #2
 8003924:	d130      	bne.n	8003988 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	689b      	ldr	r3, [r3, #8]
 800392a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800392c:	69fb      	ldr	r3, [r7, #28]
 800392e:	005b      	lsls	r3, r3, #1
 8003930:	2203      	movs	r2, #3
 8003932:	fa02 f303 	lsl.w	r3, r2, r3
 8003936:	43db      	mvns	r3, r3
 8003938:	69ba      	ldr	r2, [r7, #24]
 800393a:	4013      	ands	r3, r2
 800393c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800393e:	683b      	ldr	r3, [r7, #0]
 8003940:	68da      	ldr	r2, [r3, #12]
 8003942:	69fb      	ldr	r3, [r7, #28]
 8003944:	005b      	lsls	r3, r3, #1
 8003946:	fa02 f303 	lsl.w	r3, r2, r3
 800394a:	69ba      	ldr	r2, [r7, #24]
 800394c:	4313      	orrs	r3, r2
 800394e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	69ba      	ldr	r2, [r7, #24]
 8003954:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	685b      	ldr	r3, [r3, #4]
 800395a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800395c:	2201      	movs	r2, #1
 800395e:	69fb      	ldr	r3, [r7, #28]
 8003960:	fa02 f303 	lsl.w	r3, r2, r3
 8003964:	43db      	mvns	r3, r3
 8003966:	69ba      	ldr	r2, [r7, #24]
 8003968:	4013      	ands	r3, r2
 800396a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800396c:	683b      	ldr	r3, [r7, #0]
 800396e:	685b      	ldr	r3, [r3, #4]
 8003970:	091b      	lsrs	r3, r3, #4
 8003972:	f003 0201 	and.w	r2, r3, #1
 8003976:	69fb      	ldr	r3, [r7, #28]
 8003978:	fa02 f303 	lsl.w	r3, r2, r3
 800397c:	69ba      	ldr	r2, [r7, #24]
 800397e:	4313      	orrs	r3, r2
 8003980:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	69ba      	ldr	r2, [r7, #24]
 8003986:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003988:	683b      	ldr	r3, [r7, #0]
 800398a:	685b      	ldr	r3, [r3, #4]
 800398c:	f003 0303 	and.w	r3, r3, #3
 8003990:	2b03      	cmp	r3, #3
 8003992:	d017      	beq.n	80039c4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	68db      	ldr	r3, [r3, #12]
 8003998:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800399a:	69fb      	ldr	r3, [r7, #28]
 800399c:	005b      	lsls	r3, r3, #1
 800399e:	2203      	movs	r2, #3
 80039a0:	fa02 f303 	lsl.w	r3, r2, r3
 80039a4:	43db      	mvns	r3, r3
 80039a6:	69ba      	ldr	r2, [r7, #24]
 80039a8:	4013      	ands	r3, r2
 80039aa:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80039ac:	683b      	ldr	r3, [r7, #0]
 80039ae:	689a      	ldr	r2, [r3, #8]
 80039b0:	69fb      	ldr	r3, [r7, #28]
 80039b2:	005b      	lsls	r3, r3, #1
 80039b4:	fa02 f303 	lsl.w	r3, r2, r3
 80039b8:	69ba      	ldr	r2, [r7, #24]
 80039ba:	4313      	orrs	r3, r2
 80039bc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	69ba      	ldr	r2, [r7, #24]
 80039c2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80039c4:	683b      	ldr	r3, [r7, #0]
 80039c6:	685b      	ldr	r3, [r3, #4]
 80039c8:	f003 0303 	and.w	r3, r3, #3
 80039cc:	2b02      	cmp	r3, #2
 80039ce:	d123      	bne.n	8003a18 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80039d0:	69fb      	ldr	r3, [r7, #28]
 80039d2:	08da      	lsrs	r2, r3, #3
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	3208      	adds	r2, #8
 80039d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80039dc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80039de:	69fb      	ldr	r3, [r7, #28]
 80039e0:	f003 0307 	and.w	r3, r3, #7
 80039e4:	009b      	lsls	r3, r3, #2
 80039e6:	220f      	movs	r2, #15
 80039e8:	fa02 f303 	lsl.w	r3, r2, r3
 80039ec:	43db      	mvns	r3, r3
 80039ee:	69ba      	ldr	r2, [r7, #24]
 80039f0:	4013      	ands	r3, r2
 80039f2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80039f4:	683b      	ldr	r3, [r7, #0]
 80039f6:	691a      	ldr	r2, [r3, #16]
 80039f8:	69fb      	ldr	r3, [r7, #28]
 80039fa:	f003 0307 	and.w	r3, r3, #7
 80039fe:	009b      	lsls	r3, r3, #2
 8003a00:	fa02 f303 	lsl.w	r3, r2, r3
 8003a04:	69ba      	ldr	r2, [r7, #24]
 8003a06:	4313      	orrs	r3, r2
 8003a08:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003a0a:	69fb      	ldr	r3, [r7, #28]
 8003a0c:	08da      	lsrs	r2, r3, #3
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	3208      	adds	r2, #8
 8003a12:	69b9      	ldr	r1, [r7, #24]
 8003a14:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003a1e:	69fb      	ldr	r3, [r7, #28]
 8003a20:	005b      	lsls	r3, r3, #1
 8003a22:	2203      	movs	r2, #3
 8003a24:	fa02 f303 	lsl.w	r3, r2, r3
 8003a28:	43db      	mvns	r3, r3
 8003a2a:	69ba      	ldr	r2, [r7, #24]
 8003a2c:	4013      	ands	r3, r2
 8003a2e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003a30:	683b      	ldr	r3, [r7, #0]
 8003a32:	685b      	ldr	r3, [r3, #4]
 8003a34:	f003 0203 	and.w	r2, r3, #3
 8003a38:	69fb      	ldr	r3, [r7, #28]
 8003a3a:	005b      	lsls	r3, r3, #1
 8003a3c:	fa02 f303 	lsl.w	r3, r2, r3
 8003a40:	69ba      	ldr	r2, [r7, #24]
 8003a42:	4313      	orrs	r3, r2
 8003a44:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	69ba      	ldr	r2, [r7, #24]
 8003a4a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003a4c:	683b      	ldr	r3, [r7, #0]
 8003a4e:	685b      	ldr	r3, [r3, #4]
 8003a50:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	f000 80a2 	beq.w	8003b9e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003a5a:	2300      	movs	r3, #0
 8003a5c:	60fb      	str	r3, [r7, #12]
 8003a5e:	4b57      	ldr	r3, [pc, #348]	@ (8003bbc <HAL_GPIO_Init+0x2e8>)
 8003a60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a62:	4a56      	ldr	r2, [pc, #344]	@ (8003bbc <HAL_GPIO_Init+0x2e8>)
 8003a64:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003a68:	6453      	str	r3, [r2, #68]	@ 0x44
 8003a6a:	4b54      	ldr	r3, [pc, #336]	@ (8003bbc <HAL_GPIO_Init+0x2e8>)
 8003a6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a6e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003a72:	60fb      	str	r3, [r7, #12]
 8003a74:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003a76:	4a52      	ldr	r2, [pc, #328]	@ (8003bc0 <HAL_GPIO_Init+0x2ec>)
 8003a78:	69fb      	ldr	r3, [r7, #28]
 8003a7a:	089b      	lsrs	r3, r3, #2
 8003a7c:	3302      	adds	r3, #2
 8003a7e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003a82:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003a84:	69fb      	ldr	r3, [r7, #28]
 8003a86:	f003 0303 	and.w	r3, r3, #3
 8003a8a:	009b      	lsls	r3, r3, #2
 8003a8c:	220f      	movs	r2, #15
 8003a8e:	fa02 f303 	lsl.w	r3, r2, r3
 8003a92:	43db      	mvns	r3, r3
 8003a94:	69ba      	ldr	r2, [r7, #24]
 8003a96:	4013      	ands	r3, r2
 8003a98:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	4a49      	ldr	r2, [pc, #292]	@ (8003bc4 <HAL_GPIO_Init+0x2f0>)
 8003a9e:	4293      	cmp	r3, r2
 8003aa0:	d019      	beq.n	8003ad6 <HAL_GPIO_Init+0x202>
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	4a48      	ldr	r2, [pc, #288]	@ (8003bc8 <HAL_GPIO_Init+0x2f4>)
 8003aa6:	4293      	cmp	r3, r2
 8003aa8:	d013      	beq.n	8003ad2 <HAL_GPIO_Init+0x1fe>
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	4a47      	ldr	r2, [pc, #284]	@ (8003bcc <HAL_GPIO_Init+0x2f8>)
 8003aae:	4293      	cmp	r3, r2
 8003ab0:	d00d      	beq.n	8003ace <HAL_GPIO_Init+0x1fa>
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	4a46      	ldr	r2, [pc, #280]	@ (8003bd0 <HAL_GPIO_Init+0x2fc>)
 8003ab6:	4293      	cmp	r3, r2
 8003ab8:	d007      	beq.n	8003aca <HAL_GPIO_Init+0x1f6>
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	4a45      	ldr	r2, [pc, #276]	@ (8003bd4 <HAL_GPIO_Init+0x300>)
 8003abe:	4293      	cmp	r3, r2
 8003ac0:	d101      	bne.n	8003ac6 <HAL_GPIO_Init+0x1f2>
 8003ac2:	2304      	movs	r3, #4
 8003ac4:	e008      	b.n	8003ad8 <HAL_GPIO_Init+0x204>
 8003ac6:	2307      	movs	r3, #7
 8003ac8:	e006      	b.n	8003ad8 <HAL_GPIO_Init+0x204>
 8003aca:	2303      	movs	r3, #3
 8003acc:	e004      	b.n	8003ad8 <HAL_GPIO_Init+0x204>
 8003ace:	2302      	movs	r3, #2
 8003ad0:	e002      	b.n	8003ad8 <HAL_GPIO_Init+0x204>
 8003ad2:	2301      	movs	r3, #1
 8003ad4:	e000      	b.n	8003ad8 <HAL_GPIO_Init+0x204>
 8003ad6:	2300      	movs	r3, #0
 8003ad8:	69fa      	ldr	r2, [r7, #28]
 8003ada:	f002 0203 	and.w	r2, r2, #3
 8003ade:	0092      	lsls	r2, r2, #2
 8003ae0:	4093      	lsls	r3, r2
 8003ae2:	69ba      	ldr	r2, [r7, #24]
 8003ae4:	4313      	orrs	r3, r2
 8003ae6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003ae8:	4935      	ldr	r1, [pc, #212]	@ (8003bc0 <HAL_GPIO_Init+0x2ec>)
 8003aea:	69fb      	ldr	r3, [r7, #28]
 8003aec:	089b      	lsrs	r3, r3, #2
 8003aee:	3302      	adds	r3, #2
 8003af0:	69ba      	ldr	r2, [r7, #24]
 8003af2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003af6:	4b38      	ldr	r3, [pc, #224]	@ (8003bd8 <HAL_GPIO_Init+0x304>)
 8003af8:	689b      	ldr	r3, [r3, #8]
 8003afa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003afc:	693b      	ldr	r3, [r7, #16]
 8003afe:	43db      	mvns	r3, r3
 8003b00:	69ba      	ldr	r2, [r7, #24]
 8003b02:	4013      	ands	r3, r2
 8003b04:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003b06:	683b      	ldr	r3, [r7, #0]
 8003b08:	685b      	ldr	r3, [r3, #4]
 8003b0a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d003      	beq.n	8003b1a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8003b12:	69ba      	ldr	r2, [r7, #24]
 8003b14:	693b      	ldr	r3, [r7, #16]
 8003b16:	4313      	orrs	r3, r2
 8003b18:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003b1a:	4a2f      	ldr	r2, [pc, #188]	@ (8003bd8 <HAL_GPIO_Init+0x304>)
 8003b1c:	69bb      	ldr	r3, [r7, #24]
 8003b1e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003b20:	4b2d      	ldr	r3, [pc, #180]	@ (8003bd8 <HAL_GPIO_Init+0x304>)
 8003b22:	68db      	ldr	r3, [r3, #12]
 8003b24:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003b26:	693b      	ldr	r3, [r7, #16]
 8003b28:	43db      	mvns	r3, r3
 8003b2a:	69ba      	ldr	r2, [r7, #24]
 8003b2c:	4013      	ands	r3, r2
 8003b2e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003b30:	683b      	ldr	r3, [r7, #0]
 8003b32:	685b      	ldr	r3, [r3, #4]
 8003b34:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d003      	beq.n	8003b44 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003b3c:	69ba      	ldr	r2, [r7, #24]
 8003b3e:	693b      	ldr	r3, [r7, #16]
 8003b40:	4313      	orrs	r3, r2
 8003b42:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003b44:	4a24      	ldr	r2, [pc, #144]	@ (8003bd8 <HAL_GPIO_Init+0x304>)
 8003b46:	69bb      	ldr	r3, [r7, #24]
 8003b48:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003b4a:	4b23      	ldr	r3, [pc, #140]	@ (8003bd8 <HAL_GPIO_Init+0x304>)
 8003b4c:	685b      	ldr	r3, [r3, #4]
 8003b4e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003b50:	693b      	ldr	r3, [r7, #16]
 8003b52:	43db      	mvns	r3, r3
 8003b54:	69ba      	ldr	r2, [r7, #24]
 8003b56:	4013      	ands	r3, r2
 8003b58:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003b5a:	683b      	ldr	r3, [r7, #0]
 8003b5c:	685b      	ldr	r3, [r3, #4]
 8003b5e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d003      	beq.n	8003b6e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003b66:	69ba      	ldr	r2, [r7, #24]
 8003b68:	693b      	ldr	r3, [r7, #16]
 8003b6a:	4313      	orrs	r3, r2
 8003b6c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003b6e:	4a1a      	ldr	r2, [pc, #104]	@ (8003bd8 <HAL_GPIO_Init+0x304>)
 8003b70:	69bb      	ldr	r3, [r7, #24]
 8003b72:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003b74:	4b18      	ldr	r3, [pc, #96]	@ (8003bd8 <HAL_GPIO_Init+0x304>)
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003b7a:	693b      	ldr	r3, [r7, #16]
 8003b7c:	43db      	mvns	r3, r3
 8003b7e:	69ba      	ldr	r2, [r7, #24]
 8003b80:	4013      	ands	r3, r2
 8003b82:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003b84:	683b      	ldr	r3, [r7, #0]
 8003b86:	685b      	ldr	r3, [r3, #4]
 8003b88:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d003      	beq.n	8003b98 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003b90:	69ba      	ldr	r2, [r7, #24]
 8003b92:	693b      	ldr	r3, [r7, #16]
 8003b94:	4313      	orrs	r3, r2
 8003b96:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003b98:	4a0f      	ldr	r2, [pc, #60]	@ (8003bd8 <HAL_GPIO_Init+0x304>)
 8003b9a:	69bb      	ldr	r3, [r7, #24]
 8003b9c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003b9e:	69fb      	ldr	r3, [r7, #28]
 8003ba0:	3301      	adds	r3, #1
 8003ba2:	61fb      	str	r3, [r7, #28]
 8003ba4:	69fb      	ldr	r3, [r7, #28]
 8003ba6:	2b0f      	cmp	r3, #15
 8003ba8:	f67f aea2 	bls.w	80038f0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003bac:	bf00      	nop
 8003bae:	bf00      	nop
 8003bb0:	3724      	adds	r7, #36	@ 0x24
 8003bb2:	46bd      	mov	sp, r7
 8003bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb8:	4770      	bx	lr
 8003bba:	bf00      	nop
 8003bbc:	40023800 	.word	0x40023800
 8003bc0:	40013800 	.word	0x40013800
 8003bc4:	40020000 	.word	0x40020000
 8003bc8:	40020400 	.word	0x40020400
 8003bcc:	40020800 	.word	0x40020800
 8003bd0:	40020c00 	.word	0x40020c00
 8003bd4:	40021000 	.word	0x40021000
 8003bd8:	40013c00 	.word	0x40013c00

08003bdc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003bdc:	b480      	push	{r7}
 8003bde:	b083      	sub	sp, #12
 8003be0:	af00      	add	r7, sp, #0
 8003be2:	6078      	str	r0, [r7, #4]
 8003be4:	460b      	mov	r3, r1
 8003be6:	807b      	strh	r3, [r7, #2]
 8003be8:	4613      	mov	r3, r2
 8003bea:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003bec:	787b      	ldrb	r3, [r7, #1]
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d003      	beq.n	8003bfa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003bf2:	887a      	ldrh	r2, [r7, #2]
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003bf8:	e003      	b.n	8003c02 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003bfa:	887b      	ldrh	r3, [r7, #2]
 8003bfc:	041a      	lsls	r2, r3, #16
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	619a      	str	r2, [r3, #24]
}
 8003c02:	bf00      	nop
 8003c04:	370c      	adds	r7, #12
 8003c06:	46bd      	mov	sp, r7
 8003c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c0c:	4770      	bx	lr

08003c0e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003c0e:	b480      	push	{r7}
 8003c10:	b085      	sub	sp, #20
 8003c12:	af00      	add	r7, sp, #0
 8003c14:	6078      	str	r0, [r7, #4]
 8003c16:	460b      	mov	r3, r1
 8003c18:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	695b      	ldr	r3, [r3, #20]
 8003c1e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003c20:	887a      	ldrh	r2, [r7, #2]
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	4013      	ands	r3, r2
 8003c26:	041a      	lsls	r2, r3, #16
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	43d9      	mvns	r1, r3
 8003c2c:	887b      	ldrh	r3, [r7, #2]
 8003c2e:	400b      	ands	r3, r1
 8003c30:	431a      	orrs	r2, r3
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	619a      	str	r2, [r3, #24]
}
 8003c36:	bf00      	nop
 8003c38:	3714      	adds	r7, #20
 8003c3a:	46bd      	mov	sp, r7
 8003c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c40:	4770      	bx	lr
	...

08003c44 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003c44:	b580      	push	{r7, lr}
 8003c46:	b084      	sub	sp, #16
 8003c48:	af00      	add	r7, sp, #0
 8003c4a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d101      	bne.n	8003c56 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003c52:	2301      	movs	r3, #1
 8003c54:	e12b      	b.n	8003eae <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003c5c:	b2db      	uxtb	r3, r3
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d106      	bne.n	8003c70 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	2200      	movs	r2, #0
 8003c66:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003c6a:	6878      	ldr	r0, [r7, #4]
 8003c6c:	f7fe fe46 	bl	80028fc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	2224      	movs	r2, #36	@ 0x24
 8003c74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	681a      	ldr	r2, [r3, #0]
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	f022 0201 	bic.w	r2, r2, #1
 8003c86:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	681a      	ldr	r2, [r3, #0]
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003c96:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	681a      	ldr	r2, [r3, #0]
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003ca6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003ca8:	f000 fd80 	bl	80047ac <HAL_RCC_GetPCLK1Freq>
 8003cac:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	685b      	ldr	r3, [r3, #4]
 8003cb2:	4a81      	ldr	r2, [pc, #516]	@ (8003eb8 <HAL_I2C_Init+0x274>)
 8003cb4:	4293      	cmp	r3, r2
 8003cb6:	d807      	bhi.n	8003cc8 <HAL_I2C_Init+0x84>
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	4a80      	ldr	r2, [pc, #512]	@ (8003ebc <HAL_I2C_Init+0x278>)
 8003cbc:	4293      	cmp	r3, r2
 8003cbe:	bf94      	ite	ls
 8003cc0:	2301      	movls	r3, #1
 8003cc2:	2300      	movhi	r3, #0
 8003cc4:	b2db      	uxtb	r3, r3
 8003cc6:	e006      	b.n	8003cd6 <HAL_I2C_Init+0x92>
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	4a7d      	ldr	r2, [pc, #500]	@ (8003ec0 <HAL_I2C_Init+0x27c>)
 8003ccc:	4293      	cmp	r3, r2
 8003cce:	bf94      	ite	ls
 8003cd0:	2301      	movls	r3, #1
 8003cd2:	2300      	movhi	r3, #0
 8003cd4:	b2db      	uxtb	r3, r3
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d001      	beq.n	8003cde <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003cda:	2301      	movs	r3, #1
 8003cdc:	e0e7      	b.n	8003eae <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	4a78      	ldr	r2, [pc, #480]	@ (8003ec4 <HAL_I2C_Init+0x280>)
 8003ce2:	fba2 2303 	umull	r2, r3, r2, r3
 8003ce6:	0c9b      	lsrs	r3, r3, #18
 8003ce8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	685b      	ldr	r3, [r3, #4]
 8003cf0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	68ba      	ldr	r2, [r7, #8]
 8003cfa:	430a      	orrs	r2, r1
 8003cfc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	6a1b      	ldr	r3, [r3, #32]
 8003d04:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	685b      	ldr	r3, [r3, #4]
 8003d0c:	4a6a      	ldr	r2, [pc, #424]	@ (8003eb8 <HAL_I2C_Init+0x274>)
 8003d0e:	4293      	cmp	r3, r2
 8003d10:	d802      	bhi.n	8003d18 <HAL_I2C_Init+0xd4>
 8003d12:	68bb      	ldr	r3, [r7, #8]
 8003d14:	3301      	adds	r3, #1
 8003d16:	e009      	b.n	8003d2c <HAL_I2C_Init+0xe8>
 8003d18:	68bb      	ldr	r3, [r7, #8]
 8003d1a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003d1e:	fb02 f303 	mul.w	r3, r2, r3
 8003d22:	4a69      	ldr	r2, [pc, #420]	@ (8003ec8 <HAL_I2C_Init+0x284>)
 8003d24:	fba2 2303 	umull	r2, r3, r2, r3
 8003d28:	099b      	lsrs	r3, r3, #6
 8003d2a:	3301      	adds	r3, #1
 8003d2c:	687a      	ldr	r2, [r7, #4]
 8003d2e:	6812      	ldr	r2, [r2, #0]
 8003d30:	430b      	orrs	r3, r1
 8003d32:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	69db      	ldr	r3, [r3, #28]
 8003d3a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003d3e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	685b      	ldr	r3, [r3, #4]
 8003d46:	495c      	ldr	r1, [pc, #368]	@ (8003eb8 <HAL_I2C_Init+0x274>)
 8003d48:	428b      	cmp	r3, r1
 8003d4a:	d819      	bhi.n	8003d80 <HAL_I2C_Init+0x13c>
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	1e59      	subs	r1, r3, #1
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	685b      	ldr	r3, [r3, #4]
 8003d54:	005b      	lsls	r3, r3, #1
 8003d56:	fbb1 f3f3 	udiv	r3, r1, r3
 8003d5a:	1c59      	adds	r1, r3, #1
 8003d5c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003d60:	400b      	ands	r3, r1
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d00a      	beq.n	8003d7c <HAL_I2C_Init+0x138>
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	1e59      	subs	r1, r3, #1
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	685b      	ldr	r3, [r3, #4]
 8003d6e:	005b      	lsls	r3, r3, #1
 8003d70:	fbb1 f3f3 	udiv	r3, r1, r3
 8003d74:	3301      	adds	r3, #1
 8003d76:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003d7a:	e051      	b.n	8003e20 <HAL_I2C_Init+0x1dc>
 8003d7c:	2304      	movs	r3, #4
 8003d7e:	e04f      	b.n	8003e20 <HAL_I2C_Init+0x1dc>
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	689b      	ldr	r3, [r3, #8]
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d111      	bne.n	8003dac <HAL_I2C_Init+0x168>
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	1e58      	subs	r0, r3, #1
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	6859      	ldr	r1, [r3, #4]
 8003d90:	460b      	mov	r3, r1
 8003d92:	005b      	lsls	r3, r3, #1
 8003d94:	440b      	add	r3, r1
 8003d96:	fbb0 f3f3 	udiv	r3, r0, r3
 8003d9a:	3301      	adds	r3, #1
 8003d9c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	bf0c      	ite	eq
 8003da4:	2301      	moveq	r3, #1
 8003da6:	2300      	movne	r3, #0
 8003da8:	b2db      	uxtb	r3, r3
 8003daa:	e012      	b.n	8003dd2 <HAL_I2C_Init+0x18e>
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	1e58      	subs	r0, r3, #1
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	6859      	ldr	r1, [r3, #4]
 8003db4:	460b      	mov	r3, r1
 8003db6:	009b      	lsls	r3, r3, #2
 8003db8:	440b      	add	r3, r1
 8003dba:	0099      	lsls	r1, r3, #2
 8003dbc:	440b      	add	r3, r1
 8003dbe:	fbb0 f3f3 	udiv	r3, r0, r3
 8003dc2:	3301      	adds	r3, #1
 8003dc4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	bf0c      	ite	eq
 8003dcc:	2301      	moveq	r3, #1
 8003dce:	2300      	movne	r3, #0
 8003dd0:	b2db      	uxtb	r3, r3
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d001      	beq.n	8003dda <HAL_I2C_Init+0x196>
 8003dd6:	2301      	movs	r3, #1
 8003dd8:	e022      	b.n	8003e20 <HAL_I2C_Init+0x1dc>
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	689b      	ldr	r3, [r3, #8]
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d10e      	bne.n	8003e00 <HAL_I2C_Init+0x1bc>
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	1e58      	subs	r0, r3, #1
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	6859      	ldr	r1, [r3, #4]
 8003dea:	460b      	mov	r3, r1
 8003dec:	005b      	lsls	r3, r3, #1
 8003dee:	440b      	add	r3, r1
 8003df0:	fbb0 f3f3 	udiv	r3, r0, r3
 8003df4:	3301      	adds	r3, #1
 8003df6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003dfa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003dfe:	e00f      	b.n	8003e20 <HAL_I2C_Init+0x1dc>
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	1e58      	subs	r0, r3, #1
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	6859      	ldr	r1, [r3, #4]
 8003e08:	460b      	mov	r3, r1
 8003e0a:	009b      	lsls	r3, r3, #2
 8003e0c:	440b      	add	r3, r1
 8003e0e:	0099      	lsls	r1, r3, #2
 8003e10:	440b      	add	r3, r1
 8003e12:	fbb0 f3f3 	udiv	r3, r0, r3
 8003e16:	3301      	adds	r3, #1
 8003e18:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003e1c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003e20:	6879      	ldr	r1, [r7, #4]
 8003e22:	6809      	ldr	r1, [r1, #0]
 8003e24:	4313      	orrs	r3, r2
 8003e26:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	69da      	ldr	r2, [r3, #28]
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	6a1b      	ldr	r3, [r3, #32]
 8003e3a:	431a      	orrs	r2, r3
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	430a      	orrs	r2, r1
 8003e42:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	689b      	ldr	r3, [r3, #8]
 8003e4a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003e4e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003e52:	687a      	ldr	r2, [r7, #4]
 8003e54:	6911      	ldr	r1, [r2, #16]
 8003e56:	687a      	ldr	r2, [r7, #4]
 8003e58:	68d2      	ldr	r2, [r2, #12]
 8003e5a:	4311      	orrs	r1, r2
 8003e5c:	687a      	ldr	r2, [r7, #4]
 8003e5e:	6812      	ldr	r2, [r2, #0]
 8003e60:	430b      	orrs	r3, r1
 8003e62:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	68db      	ldr	r3, [r3, #12]
 8003e6a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	695a      	ldr	r2, [r3, #20]
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	699b      	ldr	r3, [r3, #24]
 8003e76:	431a      	orrs	r2, r3
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	430a      	orrs	r2, r1
 8003e7e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	681a      	ldr	r2, [r3, #0]
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	f042 0201 	orr.w	r2, r2, #1
 8003e8e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	2200      	movs	r2, #0
 8003e94:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	2220      	movs	r2, #32
 8003e9a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	2200      	movs	r2, #0
 8003ea2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	2200      	movs	r2, #0
 8003ea8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003eac:	2300      	movs	r3, #0
}
 8003eae:	4618      	mov	r0, r3
 8003eb0:	3710      	adds	r7, #16
 8003eb2:	46bd      	mov	sp, r7
 8003eb4:	bd80      	pop	{r7, pc}
 8003eb6:	bf00      	nop
 8003eb8:	000186a0 	.word	0x000186a0
 8003ebc:	001e847f 	.word	0x001e847f
 8003ec0:	003d08ff 	.word	0x003d08ff
 8003ec4:	431bde83 	.word	0x431bde83
 8003ec8:	10624dd3 	.word	0x10624dd3

08003ecc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003ecc:	b580      	push	{r7, lr}
 8003ece:	b086      	sub	sp, #24
 8003ed0:	af00      	add	r7, sp, #0
 8003ed2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d101      	bne.n	8003ede <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003eda:	2301      	movs	r3, #1
 8003edc:	e267      	b.n	80043ae <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	f003 0301 	and.w	r3, r3, #1
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d075      	beq.n	8003fd6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003eea:	4b88      	ldr	r3, [pc, #544]	@ (800410c <HAL_RCC_OscConfig+0x240>)
 8003eec:	689b      	ldr	r3, [r3, #8]
 8003eee:	f003 030c 	and.w	r3, r3, #12
 8003ef2:	2b04      	cmp	r3, #4
 8003ef4:	d00c      	beq.n	8003f10 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003ef6:	4b85      	ldr	r3, [pc, #532]	@ (800410c <HAL_RCC_OscConfig+0x240>)
 8003ef8:	689b      	ldr	r3, [r3, #8]
 8003efa:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003efe:	2b08      	cmp	r3, #8
 8003f00:	d112      	bne.n	8003f28 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003f02:	4b82      	ldr	r3, [pc, #520]	@ (800410c <HAL_RCC_OscConfig+0x240>)
 8003f04:	685b      	ldr	r3, [r3, #4]
 8003f06:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003f0a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003f0e:	d10b      	bne.n	8003f28 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003f10:	4b7e      	ldr	r3, [pc, #504]	@ (800410c <HAL_RCC_OscConfig+0x240>)
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d05b      	beq.n	8003fd4 <HAL_RCC_OscConfig+0x108>
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	685b      	ldr	r3, [r3, #4]
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d157      	bne.n	8003fd4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003f24:	2301      	movs	r3, #1
 8003f26:	e242      	b.n	80043ae <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	685b      	ldr	r3, [r3, #4]
 8003f2c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003f30:	d106      	bne.n	8003f40 <HAL_RCC_OscConfig+0x74>
 8003f32:	4b76      	ldr	r3, [pc, #472]	@ (800410c <HAL_RCC_OscConfig+0x240>)
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	4a75      	ldr	r2, [pc, #468]	@ (800410c <HAL_RCC_OscConfig+0x240>)
 8003f38:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003f3c:	6013      	str	r3, [r2, #0]
 8003f3e:	e01d      	b.n	8003f7c <HAL_RCC_OscConfig+0xb0>
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	685b      	ldr	r3, [r3, #4]
 8003f44:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003f48:	d10c      	bne.n	8003f64 <HAL_RCC_OscConfig+0x98>
 8003f4a:	4b70      	ldr	r3, [pc, #448]	@ (800410c <HAL_RCC_OscConfig+0x240>)
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	4a6f      	ldr	r2, [pc, #444]	@ (800410c <HAL_RCC_OscConfig+0x240>)
 8003f50:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003f54:	6013      	str	r3, [r2, #0]
 8003f56:	4b6d      	ldr	r3, [pc, #436]	@ (800410c <HAL_RCC_OscConfig+0x240>)
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	4a6c      	ldr	r2, [pc, #432]	@ (800410c <HAL_RCC_OscConfig+0x240>)
 8003f5c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003f60:	6013      	str	r3, [r2, #0]
 8003f62:	e00b      	b.n	8003f7c <HAL_RCC_OscConfig+0xb0>
 8003f64:	4b69      	ldr	r3, [pc, #420]	@ (800410c <HAL_RCC_OscConfig+0x240>)
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	4a68      	ldr	r2, [pc, #416]	@ (800410c <HAL_RCC_OscConfig+0x240>)
 8003f6a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003f6e:	6013      	str	r3, [r2, #0]
 8003f70:	4b66      	ldr	r3, [pc, #408]	@ (800410c <HAL_RCC_OscConfig+0x240>)
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	4a65      	ldr	r2, [pc, #404]	@ (800410c <HAL_RCC_OscConfig+0x240>)
 8003f76:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003f7a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	685b      	ldr	r3, [r3, #4]
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d013      	beq.n	8003fac <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f84:	f7fe ffe2 	bl	8002f4c <HAL_GetTick>
 8003f88:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f8a:	e008      	b.n	8003f9e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003f8c:	f7fe ffde 	bl	8002f4c <HAL_GetTick>
 8003f90:	4602      	mov	r2, r0
 8003f92:	693b      	ldr	r3, [r7, #16]
 8003f94:	1ad3      	subs	r3, r2, r3
 8003f96:	2b64      	cmp	r3, #100	@ 0x64
 8003f98:	d901      	bls.n	8003f9e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003f9a:	2303      	movs	r3, #3
 8003f9c:	e207      	b.n	80043ae <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f9e:	4b5b      	ldr	r3, [pc, #364]	@ (800410c <HAL_RCC_OscConfig+0x240>)
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d0f0      	beq.n	8003f8c <HAL_RCC_OscConfig+0xc0>
 8003faa:	e014      	b.n	8003fd6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fac:	f7fe ffce 	bl	8002f4c <HAL_GetTick>
 8003fb0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003fb2:	e008      	b.n	8003fc6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003fb4:	f7fe ffca 	bl	8002f4c <HAL_GetTick>
 8003fb8:	4602      	mov	r2, r0
 8003fba:	693b      	ldr	r3, [r7, #16]
 8003fbc:	1ad3      	subs	r3, r2, r3
 8003fbe:	2b64      	cmp	r3, #100	@ 0x64
 8003fc0:	d901      	bls.n	8003fc6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003fc2:	2303      	movs	r3, #3
 8003fc4:	e1f3      	b.n	80043ae <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003fc6:	4b51      	ldr	r3, [pc, #324]	@ (800410c <HAL_RCC_OscConfig+0x240>)
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d1f0      	bne.n	8003fb4 <HAL_RCC_OscConfig+0xe8>
 8003fd2:	e000      	b.n	8003fd6 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003fd4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	f003 0302 	and.w	r3, r3, #2
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d063      	beq.n	80040aa <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003fe2:	4b4a      	ldr	r3, [pc, #296]	@ (800410c <HAL_RCC_OscConfig+0x240>)
 8003fe4:	689b      	ldr	r3, [r3, #8]
 8003fe6:	f003 030c 	and.w	r3, r3, #12
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d00b      	beq.n	8004006 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003fee:	4b47      	ldr	r3, [pc, #284]	@ (800410c <HAL_RCC_OscConfig+0x240>)
 8003ff0:	689b      	ldr	r3, [r3, #8]
 8003ff2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003ff6:	2b08      	cmp	r3, #8
 8003ff8:	d11c      	bne.n	8004034 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003ffa:	4b44      	ldr	r3, [pc, #272]	@ (800410c <HAL_RCC_OscConfig+0x240>)
 8003ffc:	685b      	ldr	r3, [r3, #4]
 8003ffe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004002:	2b00      	cmp	r3, #0
 8004004:	d116      	bne.n	8004034 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004006:	4b41      	ldr	r3, [pc, #260]	@ (800410c <HAL_RCC_OscConfig+0x240>)
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	f003 0302 	and.w	r3, r3, #2
 800400e:	2b00      	cmp	r3, #0
 8004010:	d005      	beq.n	800401e <HAL_RCC_OscConfig+0x152>
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	68db      	ldr	r3, [r3, #12]
 8004016:	2b01      	cmp	r3, #1
 8004018:	d001      	beq.n	800401e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800401a:	2301      	movs	r3, #1
 800401c:	e1c7      	b.n	80043ae <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800401e:	4b3b      	ldr	r3, [pc, #236]	@ (800410c <HAL_RCC_OscConfig+0x240>)
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	691b      	ldr	r3, [r3, #16]
 800402a:	00db      	lsls	r3, r3, #3
 800402c:	4937      	ldr	r1, [pc, #220]	@ (800410c <HAL_RCC_OscConfig+0x240>)
 800402e:	4313      	orrs	r3, r2
 8004030:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004032:	e03a      	b.n	80040aa <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	68db      	ldr	r3, [r3, #12]
 8004038:	2b00      	cmp	r3, #0
 800403a:	d020      	beq.n	800407e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800403c:	4b34      	ldr	r3, [pc, #208]	@ (8004110 <HAL_RCC_OscConfig+0x244>)
 800403e:	2201      	movs	r2, #1
 8004040:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004042:	f7fe ff83 	bl	8002f4c <HAL_GetTick>
 8004046:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004048:	e008      	b.n	800405c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800404a:	f7fe ff7f 	bl	8002f4c <HAL_GetTick>
 800404e:	4602      	mov	r2, r0
 8004050:	693b      	ldr	r3, [r7, #16]
 8004052:	1ad3      	subs	r3, r2, r3
 8004054:	2b02      	cmp	r3, #2
 8004056:	d901      	bls.n	800405c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004058:	2303      	movs	r3, #3
 800405a:	e1a8      	b.n	80043ae <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800405c:	4b2b      	ldr	r3, [pc, #172]	@ (800410c <HAL_RCC_OscConfig+0x240>)
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	f003 0302 	and.w	r3, r3, #2
 8004064:	2b00      	cmp	r3, #0
 8004066:	d0f0      	beq.n	800404a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004068:	4b28      	ldr	r3, [pc, #160]	@ (800410c <HAL_RCC_OscConfig+0x240>)
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	691b      	ldr	r3, [r3, #16]
 8004074:	00db      	lsls	r3, r3, #3
 8004076:	4925      	ldr	r1, [pc, #148]	@ (800410c <HAL_RCC_OscConfig+0x240>)
 8004078:	4313      	orrs	r3, r2
 800407a:	600b      	str	r3, [r1, #0]
 800407c:	e015      	b.n	80040aa <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800407e:	4b24      	ldr	r3, [pc, #144]	@ (8004110 <HAL_RCC_OscConfig+0x244>)
 8004080:	2200      	movs	r2, #0
 8004082:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004084:	f7fe ff62 	bl	8002f4c <HAL_GetTick>
 8004088:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800408a:	e008      	b.n	800409e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800408c:	f7fe ff5e 	bl	8002f4c <HAL_GetTick>
 8004090:	4602      	mov	r2, r0
 8004092:	693b      	ldr	r3, [r7, #16]
 8004094:	1ad3      	subs	r3, r2, r3
 8004096:	2b02      	cmp	r3, #2
 8004098:	d901      	bls.n	800409e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800409a:	2303      	movs	r3, #3
 800409c:	e187      	b.n	80043ae <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800409e:	4b1b      	ldr	r3, [pc, #108]	@ (800410c <HAL_RCC_OscConfig+0x240>)
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	f003 0302 	and.w	r3, r3, #2
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d1f0      	bne.n	800408c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	f003 0308 	and.w	r3, r3, #8
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d036      	beq.n	8004124 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	695b      	ldr	r3, [r3, #20]
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d016      	beq.n	80040ec <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80040be:	4b15      	ldr	r3, [pc, #84]	@ (8004114 <HAL_RCC_OscConfig+0x248>)
 80040c0:	2201      	movs	r2, #1
 80040c2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80040c4:	f7fe ff42 	bl	8002f4c <HAL_GetTick>
 80040c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80040ca:	e008      	b.n	80040de <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80040cc:	f7fe ff3e 	bl	8002f4c <HAL_GetTick>
 80040d0:	4602      	mov	r2, r0
 80040d2:	693b      	ldr	r3, [r7, #16]
 80040d4:	1ad3      	subs	r3, r2, r3
 80040d6:	2b02      	cmp	r3, #2
 80040d8:	d901      	bls.n	80040de <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80040da:	2303      	movs	r3, #3
 80040dc:	e167      	b.n	80043ae <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80040de:	4b0b      	ldr	r3, [pc, #44]	@ (800410c <HAL_RCC_OscConfig+0x240>)
 80040e0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80040e2:	f003 0302 	and.w	r3, r3, #2
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d0f0      	beq.n	80040cc <HAL_RCC_OscConfig+0x200>
 80040ea:	e01b      	b.n	8004124 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80040ec:	4b09      	ldr	r3, [pc, #36]	@ (8004114 <HAL_RCC_OscConfig+0x248>)
 80040ee:	2200      	movs	r2, #0
 80040f0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80040f2:	f7fe ff2b 	bl	8002f4c <HAL_GetTick>
 80040f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80040f8:	e00e      	b.n	8004118 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80040fa:	f7fe ff27 	bl	8002f4c <HAL_GetTick>
 80040fe:	4602      	mov	r2, r0
 8004100:	693b      	ldr	r3, [r7, #16]
 8004102:	1ad3      	subs	r3, r2, r3
 8004104:	2b02      	cmp	r3, #2
 8004106:	d907      	bls.n	8004118 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004108:	2303      	movs	r3, #3
 800410a:	e150      	b.n	80043ae <HAL_RCC_OscConfig+0x4e2>
 800410c:	40023800 	.word	0x40023800
 8004110:	42470000 	.word	0x42470000
 8004114:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004118:	4b88      	ldr	r3, [pc, #544]	@ (800433c <HAL_RCC_OscConfig+0x470>)
 800411a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800411c:	f003 0302 	and.w	r3, r3, #2
 8004120:	2b00      	cmp	r3, #0
 8004122:	d1ea      	bne.n	80040fa <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	f003 0304 	and.w	r3, r3, #4
 800412c:	2b00      	cmp	r3, #0
 800412e:	f000 8097 	beq.w	8004260 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004132:	2300      	movs	r3, #0
 8004134:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004136:	4b81      	ldr	r3, [pc, #516]	@ (800433c <HAL_RCC_OscConfig+0x470>)
 8004138:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800413a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800413e:	2b00      	cmp	r3, #0
 8004140:	d10f      	bne.n	8004162 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004142:	2300      	movs	r3, #0
 8004144:	60bb      	str	r3, [r7, #8]
 8004146:	4b7d      	ldr	r3, [pc, #500]	@ (800433c <HAL_RCC_OscConfig+0x470>)
 8004148:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800414a:	4a7c      	ldr	r2, [pc, #496]	@ (800433c <HAL_RCC_OscConfig+0x470>)
 800414c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004150:	6413      	str	r3, [r2, #64]	@ 0x40
 8004152:	4b7a      	ldr	r3, [pc, #488]	@ (800433c <HAL_RCC_OscConfig+0x470>)
 8004154:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004156:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800415a:	60bb      	str	r3, [r7, #8]
 800415c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800415e:	2301      	movs	r3, #1
 8004160:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004162:	4b77      	ldr	r3, [pc, #476]	@ (8004340 <HAL_RCC_OscConfig+0x474>)
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800416a:	2b00      	cmp	r3, #0
 800416c:	d118      	bne.n	80041a0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800416e:	4b74      	ldr	r3, [pc, #464]	@ (8004340 <HAL_RCC_OscConfig+0x474>)
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	4a73      	ldr	r2, [pc, #460]	@ (8004340 <HAL_RCC_OscConfig+0x474>)
 8004174:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004178:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800417a:	f7fe fee7 	bl	8002f4c <HAL_GetTick>
 800417e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004180:	e008      	b.n	8004194 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004182:	f7fe fee3 	bl	8002f4c <HAL_GetTick>
 8004186:	4602      	mov	r2, r0
 8004188:	693b      	ldr	r3, [r7, #16]
 800418a:	1ad3      	subs	r3, r2, r3
 800418c:	2b02      	cmp	r3, #2
 800418e:	d901      	bls.n	8004194 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004190:	2303      	movs	r3, #3
 8004192:	e10c      	b.n	80043ae <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004194:	4b6a      	ldr	r3, [pc, #424]	@ (8004340 <HAL_RCC_OscConfig+0x474>)
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800419c:	2b00      	cmp	r3, #0
 800419e:	d0f0      	beq.n	8004182 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	689b      	ldr	r3, [r3, #8]
 80041a4:	2b01      	cmp	r3, #1
 80041a6:	d106      	bne.n	80041b6 <HAL_RCC_OscConfig+0x2ea>
 80041a8:	4b64      	ldr	r3, [pc, #400]	@ (800433c <HAL_RCC_OscConfig+0x470>)
 80041aa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80041ac:	4a63      	ldr	r2, [pc, #396]	@ (800433c <HAL_RCC_OscConfig+0x470>)
 80041ae:	f043 0301 	orr.w	r3, r3, #1
 80041b2:	6713      	str	r3, [r2, #112]	@ 0x70
 80041b4:	e01c      	b.n	80041f0 <HAL_RCC_OscConfig+0x324>
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	689b      	ldr	r3, [r3, #8]
 80041ba:	2b05      	cmp	r3, #5
 80041bc:	d10c      	bne.n	80041d8 <HAL_RCC_OscConfig+0x30c>
 80041be:	4b5f      	ldr	r3, [pc, #380]	@ (800433c <HAL_RCC_OscConfig+0x470>)
 80041c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80041c2:	4a5e      	ldr	r2, [pc, #376]	@ (800433c <HAL_RCC_OscConfig+0x470>)
 80041c4:	f043 0304 	orr.w	r3, r3, #4
 80041c8:	6713      	str	r3, [r2, #112]	@ 0x70
 80041ca:	4b5c      	ldr	r3, [pc, #368]	@ (800433c <HAL_RCC_OscConfig+0x470>)
 80041cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80041ce:	4a5b      	ldr	r2, [pc, #364]	@ (800433c <HAL_RCC_OscConfig+0x470>)
 80041d0:	f043 0301 	orr.w	r3, r3, #1
 80041d4:	6713      	str	r3, [r2, #112]	@ 0x70
 80041d6:	e00b      	b.n	80041f0 <HAL_RCC_OscConfig+0x324>
 80041d8:	4b58      	ldr	r3, [pc, #352]	@ (800433c <HAL_RCC_OscConfig+0x470>)
 80041da:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80041dc:	4a57      	ldr	r2, [pc, #348]	@ (800433c <HAL_RCC_OscConfig+0x470>)
 80041de:	f023 0301 	bic.w	r3, r3, #1
 80041e2:	6713      	str	r3, [r2, #112]	@ 0x70
 80041e4:	4b55      	ldr	r3, [pc, #340]	@ (800433c <HAL_RCC_OscConfig+0x470>)
 80041e6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80041e8:	4a54      	ldr	r2, [pc, #336]	@ (800433c <HAL_RCC_OscConfig+0x470>)
 80041ea:	f023 0304 	bic.w	r3, r3, #4
 80041ee:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	689b      	ldr	r3, [r3, #8]
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d015      	beq.n	8004224 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80041f8:	f7fe fea8 	bl	8002f4c <HAL_GetTick>
 80041fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80041fe:	e00a      	b.n	8004216 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004200:	f7fe fea4 	bl	8002f4c <HAL_GetTick>
 8004204:	4602      	mov	r2, r0
 8004206:	693b      	ldr	r3, [r7, #16]
 8004208:	1ad3      	subs	r3, r2, r3
 800420a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800420e:	4293      	cmp	r3, r2
 8004210:	d901      	bls.n	8004216 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004212:	2303      	movs	r3, #3
 8004214:	e0cb      	b.n	80043ae <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004216:	4b49      	ldr	r3, [pc, #292]	@ (800433c <HAL_RCC_OscConfig+0x470>)
 8004218:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800421a:	f003 0302 	and.w	r3, r3, #2
 800421e:	2b00      	cmp	r3, #0
 8004220:	d0ee      	beq.n	8004200 <HAL_RCC_OscConfig+0x334>
 8004222:	e014      	b.n	800424e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004224:	f7fe fe92 	bl	8002f4c <HAL_GetTick>
 8004228:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800422a:	e00a      	b.n	8004242 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800422c:	f7fe fe8e 	bl	8002f4c <HAL_GetTick>
 8004230:	4602      	mov	r2, r0
 8004232:	693b      	ldr	r3, [r7, #16]
 8004234:	1ad3      	subs	r3, r2, r3
 8004236:	f241 3288 	movw	r2, #5000	@ 0x1388
 800423a:	4293      	cmp	r3, r2
 800423c:	d901      	bls.n	8004242 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800423e:	2303      	movs	r3, #3
 8004240:	e0b5      	b.n	80043ae <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004242:	4b3e      	ldr	r3, [pc, #248]	@ (800433c <HAL_RCC_OscConfig+0x470>)
 8004244:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004246:	f003 0302 	and.w	r3, r3, #2
 800424a:	2b00      	cmp	r3, #0
 800424c:	d1ee      	bne.n	800422c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800424e:	7dfb      	ldrb	r3, [r7, #23]
 8004250:	2b01      	cmp	r3, #1
 8004252:	d105      	bne.n	8004260 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004254:	4b39      	ldr	r3, [pc, #228]	@ (800433c <HAL_RCC_OscConfig+0x470>)
 8004256:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004258:	4a38      	ldr	r2, [pc, #224]	@ (800433c <HAL_RCC_OscConfig+0x470>)
 800425a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800425e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	699b      	ldr	r3, [r3, #24]
 8004264:	2b00      	cmp	r3, #0
 8004266:	f000 80a1 	beq.w	80043ac <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800426a:	4b34      	ldr	r3, [pc, #208]	@ (800433c <HAL_RCC_OscConfig+0x470>)
 800426c:	689b      	ldr	r3, [r3, #8]
 800426e:	f003 030c 	and.w	r3, r3, #12
 8004272:	2b08      	cmp	r3, #8
 8004274:	d05c      	beq.n	8004330 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	699b      	ldr	r3, [r3, #24]
 800427a:	2b02      	cmp	r3, #2
 800427c:	d141      	bne.n	8004302 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800427e:	4b31      	ldr	r3, [pc, #196]	@ (8004344 <HAL_RCC_OscConfig+0x478>)
 8004280:	2200      	movs	r2, #0
 8004282:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004284:	f7fe fe62 	bl	8002f4c <HAL_GetTick>
 8004288:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800428a:	e008      	b.n	800429e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800428c:	f7fe fe5e 	bl	8002f4c <HAL_GetTick>
 8004290:	4602      	mov	r2, r0
 8004292:	693b      	ldr	r3, [r7, #16]
 8004294:	1ad3      	subs	r3, r2, r3
 8004296:	2b02      	cmp	r3, #2
 8004298:	d901      	bls.n	800429e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800429a:	2303      	movs	r3, #3
 800429c:	e087      	b.n	80043ae <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800429e:	4b27      	ldr	r3, [pc, #156]	@ (800433c <HAL_RCC_OscConfig+0x470>)
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d1f0      	bne.n	800428c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	69da      	ldr	r2, [r3, #28]
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	6a1b      	ldr	r3, [r3, #32]
 80042b2:	431a      	orrs	r2, r3
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042b8:	019b      	lsls	r3, r3, #6
 80042ba:	431a      	orrs	r2, r3
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042c0:	085b      	lsrs	r3, r3, #1
 80042c2:	3b01      	subs	r3, #1
 80042c4:	041b      	lsls	r3, r3, #16
 80042c6:	431a      	orrs	r2, r3
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042cc:	061b      	lsls	r3, r3, #24
 80042ce:	491b      	ldr	r1, [pc, #108]	@ (800433c <HAL_RCC_OscConfig+0x470>)
 80042d0:	4313      	orrs	r3, r2
 80042d2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80042d4:	4b1b      	ldr	r3, [pc, #108]	@ (8004344 <HAL_RCC_OscConfig+0x478>)
 80042d6:	2201      	movs	r2, #1
 80042d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80042da:	f7fe fe37 	bl	8002f4c <HAL_GetTick>
 80042de:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80042e0:	e008      	b.n	80042f4 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80042e2:	f7fe fe33 	bl	8002f4c <HAL_GetTick>
 80042e6:	4602      	mov	r2, r0
 80042e8:	693b      	ldr	r3, [r7, #16]
 80042ea:	1ad3      	subs	r3, r2, r3
 80042ec:	2b02      	cmp	r3, #2
 80042ee:	d901      	bls.n	80042f4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80042f0:	2303      	movs	r3, #3
 80042f2:	e05c      	b.n	80043ae <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80042f4:	4b11      	ldr	r3, [pc, #68]	@ (800433c <HAL_RCC_OscConfig+0x470>)
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d0f0      	beq.n	80042e2 <HAL_RCC_OscConfig+0x416>
 8004300:	e054      	b.n	80043ac <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004302:	4b10      	ldr	r3, [pc, #64]	@ (8004344 <HAL_RCC_OscConfig+0x478>)
 8004304:	2200      	movs	r2, #0
 8004306:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004308:	f7fe fe20 	bl	8002f4c <HAL_GetTick>
 800430c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800430e:	e008      	b.n	8004322 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004310:	f7fe fe1c 	bl	8002f4c <HAL_GetTick>
 8004314:	4602      	mov	r2, r0
 8004316:	693b      	ldr	r3, [r7, #16]
 8004318:	1ad3      	subs	r3, r2, r3
 800431a:	2b02      	cmp	r3, #2
 800431c:	d901      	bls.n	8004322 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800431e:	2303      	movs	r3, #3
 8004320:	e045      	b.n	80043ae <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004322:	4b06      	ldr	r3, [pc, #24]	@ (800433c <HAL_RCC_OscConfig+0x470>)
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800432a:	2b00      	cmp	r3, #0
 800432c:	d1f0      	bne.n	8004310 <HAL_RCC_OscConfig+0x444>
 800432e:	e03d      	b.n	80043ac <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	699b      	ldr	r3, [r3, #24]
 8004334:	2b01      	cmp	r3, #1
 8004336:	d107      	bne.n	8004348 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004338:	2301      	movs	r3, #1
 800433a:	e038      	b.n	80043ae <HAL_RCC_OscConfig+0x4e2>
 800433c:	40023800 	.word	0x40023800
 8004340:	40007000 	.word	0x40007000
 8004344:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004348:	4b1b      	ldr	r3, [pc, #108]	@ (80043b8 <HAL_RCC_OscConfig+0x4ec>)
 800434a:	685b      	ldr	r3, [r3, #4]
 800434c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	699b      	ldr	r3, [r3, #24]
 8004352:	2b01      	cmp	r3, #1
 8004354:	d028      	beq.n	80043a8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004360:	429a      	cmp	r2, r3
 8004362:	d121      	bne.n	80043a8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800436e:	429a      	cmp	r2, r3
 8004370:	d11a      	bne.n	80043a8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004372:	68fa      	ldr	r2, [r7, #12]
 8004374:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004378:	4013      	ands	r3, r2
 800437a:	687a      	ldr	r2, [r7, #4]
 800437c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800437e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004380:	4293      	cmp	r3, r2
 8004382:	d111      	bne.n	80043a8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800438e:	085b      	lsrs	r3, r3, #1
 8004390:	3b01      	subs	r3, #1
 8004392:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004394:	429a      	cmp	r2, r3
 8004396:	d107      	bne.n	80043a8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043a2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80043a4:	429a      	cmp	r2, r3
 80043a6:	d001      	beq.n	80043ac <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80043a8:	2301      	movs	r3, #1
 80043aa:	e000      	b.n	80043ae <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80043ac:	2300      	movs	r3, #0
}
 80043ae:	4618      	mov	r0, r3
 80043b0:	3718      	adds	r7, #24
 80043b2:	46bd      	mov	sp, r7
 80043b4:	bd80      	pop	{r7, pc}
 80043b6:	bf00      	nop
 80043b8:	40023800 	.word	0x40023800

080043bc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80043bc:	b580      	push	{r7, lr}
 80043be:	b084      	sub	sp, #16
 80043c0:	af00      	add	r7, sp, #0
 80043c2:	6078      	str	r0, [r7, #4]
 80043c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d101      	bne.n	80043d0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80043cc:	2301      	movs	r3, #1
 80043ce:	e0cc      	b.n	800456a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80043d0:	4b68      	ldr	r3, [pc, #416]	@ (8004574 <HAL_RCC_ClockConfig+0x1b8>)
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	f003 0307 	and.w	r3, r3, #7
 80043d8:	683a      	ldr	r2, [r7, #0]
 80043da:	429a      	cmp	r2, r3
 80043dc:	d90c      	bls.n	80043f8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80043de:	4b65      	ldr	r3, [pc, #404]	@ (8004574 <HAL_RCC_ClockConfig+0x1b8>)
 80043e0:	683a      	ldr	r2, [r7, #0]
 80043e2:	b2d2      	uxtb	r2, r2
 80043e4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80043e6:	4b63      	ldr	r3, [pc, #396]	@ (8004574 <HAL_RCC_ClockConfig+0x1b8>)
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	f003 0307 	and.w	r3, r3, #7
 80043ee:	683a      	ldr	r2, [r7, #0]
 80043f0:	429a      	cmp	r2, r3
 80043f2:	d001      	beq.n	80043f8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80043f4:	2301      	movs	r3, #1
 80043f6:	e0b8      	b.n	800456a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	f003 0302 	and.w	r3, r3, #2
 8004400:	2b00      	cmp	r3, #0
 8004402:	d020      	beq.n	8004446 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	f003 0304 	and.w	r3, r3, #4
 800440c:	2b00      	cmp	r3, #0
 800440e:	d005      	beq.n	800441c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004410:	4b59      	ldr	r3, [pc, #356]	@ (8004578 <HAL_RCC_ClockConfig+0x1bc>)
 8004412:	689b      	ldr	r3, [r3, #8]
 8004414:	4a58      	ldr	r2, [pc, #352]	@ (8004578 <HAL_RCC_ClockConfig+0x1bc>)
 8004416:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800441a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	f003 0308 	and.w	r3, r3, #8
 8004424:	2b00      	cmp	r3, #0
 8004426:	d005      	beq.n	8004434 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004428:	4b53      	ldr	r3, [pc, #332]	@ (8004578 <HAL_RCC_ClockConfig+0x1bc>)
 800442a:	689b      	ldr	r3, [r3, #8]
 800442c:	4a52      	ldr	r2, [pc, #328]	@ (8004578 <HAL_RCC_ClockConfig+0x1bc>)
 800442e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004432:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004434:	4b50      	ldr	r3, [pc, #320]	@ (8004578 <HAL_RCC_ClockConfig+0x1bc>)
 8004436:	689b      	ldr	r3, [r3, #8]
 8004438:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	689b      	ldr	r3, [r3, #8]
 8004440:	494d      	ldr	r1, [pc, #308]	@ (8004578 <HAL_RCC_ClockConfig+0x1bc>)
 8004442:	4313      	orrs	r3, r2
 8004444:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	f003 0301 	and.w	r3, r3, #1
 800444e:	2b00      	cmp	r3, #0
 8004450:	d044      	beq.n	80044dc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	685b      	ldr	r3, [r3, #4]
 8004456:	2b01      	cmp	r3, #1
 8004458:	d107      	bne.n	800446a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800445a:	4b47      	ldr	r3, [pc, #284]	@ (8004578 <HAL_RCC_ClockConfig+0x1bc>)
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004462:	2b00      	cmp	r3, #0
 8004464:	d119      	bne.n	800449a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004466:	2301      	movs	r3, #1
 8004468:	e07f      	b.n	800456a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	685b      	ldr	r3, [r3, #4]
 800446e:	2b02      	cmp	r3, #2
 8004470:	d003      	beq.n	800447a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004476:	2b03      	cmp	r3, #3
 8004478:	d107      	bne.n	800448a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800447a:	4b3f      	ldr	r3, [pc, #252]	@ (8004578 <HAL_RCC_ClockConfig+0x1bc>)
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004482:	2b00      	cmp	r3, #0
 8004484:	d109      	bne.n	800449a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004486:	2301      	movs	r3, #1
 8004488:	e06f      	b.n	800456a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800448a:	4b3b      	ldr	r3, [pc, #236]	@ (8004578 <HAL_RCC_ClockConfig+0x1bc>)
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	f003 0302 	and.w	r3, r3, #2
 8004492:	2b00      	cmp	r3, #0
 8004494:	d101      	bne.n	800449a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004496:	2301      	movs	r3, #1
 8004498:	e067      	b.n	800456a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800449a:	4b37      	ldr	r3, [pc, #220]	@ (8004578 <HAL_RCC_ClockConfig+0x1bc>)
 800449c:	689b      	ldr	r3, [r3, #8]
 800449e:	f023 0203 	bic.w	r2, r3, #3
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	685b      	ldr	r3, [r3, #4]
 80044a6:	4934      	ldr	r1, [pc, #208]	@ (8004578 <HAL_RCC_ClockConfig+0x1bc>)
 80044a8:	4313      	orrs	r3, r2
 80044aa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80044ac:	f7fe fd4e 	bl	8002f4c <HAL_GetTick>
 80044b0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80044b2:	e00a      	b.n	80044ca <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80044b4:	f7fe fd4a 	bl	8002f4c <HAL_GetTick>
 80044b8:	4602      	mov	r2, r0
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	1ad3      	subs	r3, r2, r3
 80044be:	f241 3288 	movw	r2, #5000	@ 0x1388
 80044c2:	4293      	cmp	r3, r2
 80044c4:	d901      	bls.n	80044ca <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80044c6:	2303      	movs	r3, #3
 80044c8:	e04f      	b.n	800456a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80044ca:	4b2b      	ldr	r3, [pc, #172]	@ (8004578 <HAL_RCC_ClockConfig+0x1bc>)
 80044cc:	689b      	ldr	r3, [r3, #8]
 80044ce:	f003 020c 	and.w	r2, r3, #12
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	685b      	ldr	r3, [r3, #4]
 80044d6:	009b      	lsls	r3, r3, #2
 80044d8:	429a      	cmp	r2, r3
 80044da:	d1eb      	bne.n	80044b4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80044dc:	4b25      	ldr	r3, [pc, #148]	@ (8004574 <HAL_RCC_ClockConfig+0x1b8>)
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	f003 0307 	and.w	r3, r3, #7
 80044e4:	683a      	ldr	r2, [r7, #0]
 80044e6:	429a      	cmp	r2, r3
 80044e8:	d20c      	bcs.n	8004504 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80044ea:	4b22      	ldr	r3, [pc, #136]	@ (8004574 <HAL_RCC_ClockConfig+0x1b8>)
 80044ec:	683a      	ldr	r2, [r7, #0]
 80044ee:	b2d2      	uxtb	r2, r2
 80044f0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80044f2:	4b20      	ldr	r3, [pc, #128]	@ (8004574 <HAL_RCC_ClockConfig+0x1b8>)
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	f003 0307 	and.w	r3, r3, #7
 80044fa:	683a      	ldr	r2, [r7, #0]
 80044fc:	429a      	cmp	r2, r3
 80044fe:	d001      	beq.n	8004504 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004500:	2301      	movs	r3, #1
 8004502:	e032      	b.n	800456a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	f003 0304 	and.w	r3, r3, #4
 800450c:	2b00      	cmp	r3, #0
 800450e:	d008      	beq.n	8004522 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004510:	4b19      	ldr	r3, [pc, #100]	@ (8004578 <HAL_RCC_ClockConfig+0x1bc>)
 8004512:	689b      	ldr	r3, [r3, #8]
 8004514:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	68db      	ldr	r3, [r3, #12]
 800451c:	4916      	ldr	r1, [pc, #88]	@ (8004578 <HAL_RCC_ClockConfig+0x1bc>)
 800451e:	4313      	orrs	r3, r2
 8004520:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	f003 0308 	and.w	r3, r3, #8
 800452a:	2b00      	cmp	r3, #0
 800452c:	d009      	beq.n	8004542 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800452e:	4b12      	ldr	r3, [pc, #72]	@ (8004578 <HAL_RCC_ClockConfig+0x1bc>)
 8004530:	689b      	ldr	r3, [r3, #8]
 8004532:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	691b      	ldr	r3, [r3, #16]
 800453a:	00db      	lsls	r3, r3, #3
 800453c:	490e      	ldr	r1, [pc, #56]	@ (8004578 <HAL_RCC_ClockConfig+0x1bc>)
 800453e:	4313      	orrs	r3, r2
 8004540:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004542:	f000 f821 	bl	8004588 <HAL_RCC_GetSysClockFreq>
 8004546:	4602      	mov	r2, r0
 8004548:	4b0b      	ldr	r3, [pc, #44]	@ (8004578 <HAL_RCC_ClockConfig+0x1bc>)
 800454a:	689b      	ldr	r3, [r3, #8]
 800454c:	091b      	lsrs	r3, r3, #4
 800454e:	f003 030f 	and.w	r3, r3, #15
 8004552:	490a      	ldr	r1, [pc, #40]	@ (800457c <HAL_RCC_ClockConfig+0x1c0>)
 8004554:	5ccb      	ldrb	r3, [r1, r3]
 8004556:	fa22 f303 	lsr.w	r3, r2, r3
 800455a:	4a09      	ldr	r2, [pc, #36]	@ (8004580 <HAL_RCC_ClockConfig+0x1c4>)
 800455c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800455e:	4b09      	ldr	r3, [pc, #36]	@ (8004584 <HAL_RCC_ClockConfig+0x1c8>)
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	4618      	mov	r0, r3
 8004564:	f7fe fcae 	bl	8002ec4 <HAL_InitTick>

  return HAL_OK;
 8004568:	2300      	movs	r3, #0
}
 800456a:	4618      	mov	r0, r3
 800456c:	3710      	adds	r7, #16
 800456e:	46bd      	mov	sp, r7
 8004570:	bd80      	pop	{r7, pc}
 8004572:	bf00      	nop
 8004574:	40023c00 	.word	0x40023c00
 8004578:	40023800 	.word	0x40023800
 800457c:	0800b8e4 	.word	0x0800b8e4
 8004580:	20000000 	.word	0x20000000
 8004584:	20000004 	.word	0x20000004

08004588 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004588:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800458c:	b094      	sub	sp, #80	@ 0x50
 800458e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004590:	2300      	movs	r3, #0
 8004592:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8004594:	2300      	movs	r3, #0
 8004596:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8004598:	2300      	movs	r3, #0
 800459a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 800459c:	2300      	movs	r3, #0
 800459e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80045a0:	4b79      	ldr	r3, [pc, #484]	@ (8004788 <HAL_RCC_GetSysClockFreq+0x200>)
 80045a2:	689b      	ldr	r3, [r3, #8]
 80045a4:	f003 030c 	and.w	r3, r3, #12
 80045a8:	2b08      	cmp	r3, #8
 80045aa:	d00d      	beq.n	80045c8 <HAL_RCC_GetSysClockFreq+0x40>
 80045ac:	2b08      	cmp	r3, #8
 80045ae:	f200 80e1 	bhi.w	8004774 <HAL_RCC_GetSysClockFreq+0x1ec>
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d002      	beq.n	80045bc <HAL_RCC_GetSysClockFreq+0x34>
 80045b6:	2b04      	cmp	r3, #4
 80045b8:	d003      	beq.n	80045c2 <HAL_RCC_GetSysClockFreq+0x3a>
 80045ba:	e0db      	b.n	8004774 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80045bc:	4b73      	ldr	r3, [pc, #460]	@ (800478c <HAL_RCC_GetSysClockFreq+0x204>)
 80045be:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80045c0:	e0db      	b.n	800477a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80045c2:	4b73      	ldr	r3, [pc, #460]	@ (8004790 <HAL_RCC_GetSysClockFreq+0x208>)
 80045c4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80045c6:	e0d8      	b.n	800477a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80045c8:	4b6f      	ldr	r3, [pc, #444]	@ (8004788 <HAL_RCC_GetSysClockFreq+0x200>)
 80045ca:	685b      	ldr	r3, [r3, #4]
 80045cc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80045d0:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80045d2:	4b6d      	ldr	r3, [pc, #436]	@ (8004788 <HAL_RCC_GetSysClockFreq+0x200>)
 80045d4:	685b      	ldr	r3, [r3, #4]
 80045d6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d063      	beq.n	80046a6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80045de:	4b6a      	ldr	r3, [pc, #424]	@ (8004788 <HAL_RCC_GetSysClockFreq+0x200>)
 80045e0:	685b      	ldr	r3, [r3, #4]
 80045e2:	099b      	lsrs	r3, r3, #6
 80045e4:	2200      	movs	r2, #0
 80045e6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80045e8:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80045ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80045ec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80045f0:	633b      	str	r3, [r7, #48]	@ 0x30
 80045f2:	2300      	movs	r3, #0
 80045f4:	637b      	str	r3, [r7, #52]	@ 0x34
 80045f6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80045fa:	4622      	mov	r2, r4
 80045fc:	462b      	mov	r3, r5
 80045fe:	f04f 0000 	mov.w	r0, #0
 8004602:	f04f 0100 	mov.w	r1, #0
 8004606:	0159      	lsls	r1, r3, #5
 8004608:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800460c:	0150      	lsls	r0, r2, #5
 800460e:	4602      	mov	r2, r0
 8004610:	460b      	mov	r3, r1
 8004612:	4621      	mov	r1, r4
 8004614:	1a51      	subs	r1, r2, r1
 8004616:	6139      	str	r1, [r7, #16]
 8004618:	4629      	mov	r1, r5
 800461a:	eb63 0301 	sbc.w	r3, r3, r1
 800461e:	617b      	str	r3, [r7, #20]
 8004620:	f04f 0200 	mov.w	r2, #0
 8004624:	f04f 0300 	mov.w	r3, #0
 8004628:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800462c:	4659      	mov	r1, fp
 800462e:	018b      	lsls	r3, r1, #6
 8004630:	4651      	mov	r1, sl
 8004632:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004636:	4651      	mov	r1, sl
 8004638:	018a      	lsls	r2, r1, #6
 800463a:	4651      	mov	r1, sl
 800463c:	ebb2 0801 	subs.w	r8, r2, r1
 8004640:	4659      	mov	r1, fp
 8004642:	eb63 0901 	sbc.w	r9, r3, r1
 8004646:	f04f 0200 	mov.w	r2, #0
 800464a:	f04f 0300 	mov.w	r3, #0
 800464e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004652:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004656:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800465a:	4690      	mov	r8, r2
 800465c:	4699      	mov	r9, r3
 800465e:	4623      	mov	r3, r4
 8004660:	eb18 0303 	adds.w	r3, r8, r3
 8004664:	60bb      	str	r3, [r7, #8]
 8004666:	462b      	mov	r3, r5
 8004668:	eb49 0303 	adc.w	r3, r9, r3
 800466c:	60fb      	str	r3, [r7, #12]
 800466e:	f04f 0200 	mov.w	r2, #0
 8004672:	f04f 0300 	mov.w	r3, #0
 8004676:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800467a:	4629      	mov	r1, r5
 800467c:	024b      	lsls	r3, r1, #9
 800467e:	4621      	mov	r1, r4
 8004680:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004684:	4621      	mov	r1, r4
 8004686:	024a      	lsls	r2, r1, #9
 8004688:	4610      	mov	r0, r2
 800468a:	4619      	mov	r1, r3
 800468c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800468e:	2200      	movs	r2, #0
 8004690:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004692:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004694:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004698:	f7fc fafe 	bl	8000c98 <__aeabi_uldivmod>
 800469c:	4602      	mov	r2, r0
 800469e:	460b      	mov	r3, r1
 80046a0:	4613      	mov	r3, r2
 80046a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80046a4:	e058      	b.n	8004758 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80046a6:	4b38      	ldr	r3, [pc, #224]	@ (8004788 <HAL_RCC_GetSysClockFreq+0x200>)
 80046a8:	685b      	ldr	r3, [r3, #4]
 80046aa:	099b      	lsrs	r3, r3, #6
 80046ac:	2200      	movs	r2, #0
 80046ae:	4618      	mov	r0, r3
 80046b0:	4611      	mov	r1, r2
 80046b2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80046b6:	623b      	str	r3, [r7, #32]
 80046b8:	2300      	movs	r3, #0
 80046ba:	627b      	str	r3, [r7, #36]	@ 0x24
 80046bc:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80046c0:	4642      	mov	r2, r8
 80046c2:	464b      	mov	r3, r9
 80046c4:	f04f 0000 	mov.w	r0, #0
 80046c8:	f04f 0100 	mov.w	r1, #0
 80046cc:	0159      	lsls	r1, r3, #5
 80046ce:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80046d2:	0150      	lsls	r0, r2, #5
 80046d4:	4602      	mov	r2, r0
 80046d6:	460b      	mov	r3, r1
 80046d8:	4641      	mov	r1, r8
 80046da:	ebb2 0a01 	subs.w	sl, r2, r1
 80046de:	4649      	mov	r1, r9
 80046e0:	eb63 0b01 	sbc.w	fp, r3, r1
 80046e4:	f04f 0200 	mov.w	r2, #0
 80046e8:	f04f 0300 	mov.w	r3, #0
 80046ec:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80046f0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80046f4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80046f8:	ebb2 040a 	subs.w	r4, r2, sl
 80046fc:	eb63 050b 	sbc.w	r5, r3, fp
 8004700:	f04f 0200 	mov.w	r2, #0
 8004704:	f04f 0300 	mov.w	r3, #0
 8004708:	00eb      	lsls	r3, r5, #3
 800470a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800470e:	00e2      	lsls	r2, r4, #3
 8004710:	4614      	mov	r4, r2
 8004712:	461d      	mov	r5, r3
 8004714:	4643      	mov	r3, r8
 8004716:	18e3      	adds	r3, r4, r3
 8004718:	603b      	str	r3, [r7, #0]
 800471a:	464b      	mov	r3, r9
 800471c:	eb45 0303 	adc.w	r3, r5, r3
 8004720:	607b      	str	r3, [r7, #4]
 8004722:	f04f 0200 	mov.w	r2, #0
 8004726:	f04f 0300 	mov.w	r3, #0
 800472a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800472e:	4629      	mov	r1, r5
 8004730:	028b      	lsls	r3, r1, #10
 8004732:	4621      	mov	r1, r4
 8004734:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004738:	4621      	mov	r1, r4
 800473a:	028a      	lsls	r2, r1, #10
 800473c:	4610      	mov	r0, r2
 800473e:	4619      	mov	r1, r3
 8004740:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004742:	2200      	movs	r2, #0
 8004744:	61bb      	str	r3, [r7, #24]
 8004746:	61fa      	str	r2, [r7, #28]
 8004748:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800474c:	f7fc faa4 	bl	8000c98 <__aeabi_uldivmod>
 8004750:	4602      	mov	r2, r0
 8004752:	460b      	mov	r3, r1
 8004754:	4613      	mov	r3, r2
 8004756:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004758:	4b0b      	ldr	r3, [pc, #44]	@ (8004788 <HAL_RCC_GetSysClockFreq+0x200>)
 800475a:	685b      	ldr	r3, [r3, #4]
 800475c:	0c1b      	lsrs	r3, r3, #16
 800475e:	f003 0303 	and.w	r3, r3, #3
 8004762:	3301      	adds	r3, #1
 8004764:	005b      	lsls	r3, r3, #1
 8004766:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8004768:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800476a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800476c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004770:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004772:	e002      	b.n	800477a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004774:	4b05      	ldr	r3, [pc, #20]	@ (800478c <HAL_RCC_GetSysClockFreq+0x204>)
 8004776:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004778:	bf00      	nop
    }
  }
  return sysclockfreq;
 800477a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 800477c:	4618      	mov	r0, r3
 800477e:	3750      	adds	r7, #80	@ 0x50
 8004780:	46bd      	mov	sp, r7
 8004782:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004786:	bf00      	nop
 8004788:	40023800 	.word	0x40023800
 800478c:	00f42400 	.word	0x00f42400
 8004790:	007a1200 	.word	0x007a1200

08004794 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004794:	b480      	push	{r7}
 8004796:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004798:	4b03      	ldr	r3, [pc, #12]	@ (80047a8 <HAL_RCC_GetHCLKFreq+0x14>)
 800479a:	681b      	ldr	r3, [r3, #0]
}
 800479c:	4618      	mov	r0, r3
 800479e:	46bd      	mov	sp, r7
 80047a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047a4:	4770      	bx	lr
 80047a6:	bf00      	nop
 80047a8:	20000000 	.word	0x20000000

080047ac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80047ac:	b580      	push	{r7, lr}
 80047ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80047b0:	f7ff fff0 	bl	8004794 <HAL_RCC_GetHCLKFreq>
 80047b4:	4602      	mov	r2, r0
 80047b6:	4b05      	ldr	r3, [pc, #20]	@ (80047cc <HAL_RCC_GetPCLK1Freq+0x20>)
 80047b8:	689b      	ldr	r3, [r3, #8]
 80047ba:	0a9b      	lsrs	r3, r3, #10
 80047bc:	f003 0307 	and.w	r3, r3, #7
 80047c0:	4903      	ldr	r1, [pc, #12]	@ (80047d0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80047c2:	5ccb      	ldrb	r3, [r1, r3]
 80047c4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80047c8:	4618      	mov	r0, r3
 80047ca:	bd80      	pop	{r7, pc}
 80047cc:	40023800 	.word	0x40023800
 80047d0:	0800b8f4 	.word	0x0800b8f4

080047d4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80047d4:	b580      	push	{r7, lr}
 80047d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80047d8:	f7ff ffdc 	bl	8004794 <HAL_RCC_GetHCLKFreq>
 80047dc:	4602      	mov	r2, r0
 80047de:	4b05      	ldr	r3, [pc, #20]	@ (80047f4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80047e0:	689b      	ldr	r3, [r3, #8]
 80047e2:	0b5b      	lsrs	r3, r3, #13
 80047e4:	f003 0307 	and.w	r3, r3, #7
 80047e8:	4903      	ldr	r1, [pc, #12]	@ (80047f8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80047ea:	5ccb      	ldrb	r3, [r1, r3]
 80047ec:	fa22 f303 	lsr.w	r3, r2, r3
}
 80047f0:	4618      	mov	r0, r3
 80047f2:	bd80      	pop	{r7, pc}
 80047f4:	40023800 	.word	0x40023800
 80047f8:	0800b8f4 	.word	0x0800b8f4

080047fc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80047fc:	b580      	push	{r7, lr}
 80047fe:	b082      	sub	sp, #8
 8004800:	af00      	add	r7, sp, #0
 8004802:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	2b00      	cmp	r3, #0
 8004808:	d101      	bne.n	800480e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800480a:	2301      	movs	r3, #1
 800480c:	e07b      	b.n	8004906 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004812:	2b00      	cmp	r3, #0
 8004814:	d108      	bne.n	8004828 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	685b      	ldr	r3, [r3, #4]
 800481a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800481e:	d009      	beq.n	8004834 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	2200      	movs	r2, #0
 8004824:	61da      	str	r2, [r3, #28]
 8004826:	e005      	b.n	8004834 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	2200      	movs	r2, #0
 800482c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	2200      	movs	r2, #0
 8004832:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	2200      	movs	r2, #0
 8004838:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004840:	b2db      	uxtb	r3, r3
 8004842:	2b00      	cmp	r3, #0
 8004844:	d106      	bne.n	8004854 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	2200      	movs	r2, #0
 800484a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800484e:	6878      	ldr	r0, [r7, #4]
 8004850:	f7fe f89c 	bl	800298c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	2202      	movs	r2, #2
 8004858:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	681a      	ldr	r2, [r3, #0]
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800486a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	685b      	ldr	r3, [r3, #4]
 8004870:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	689b      	ldr	r3, [r3, #8]
 8004878:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800487c:	431a      	orrs	r2, r3
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	68db      	ldr	r3, [r3, #12]
 8004882:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004886:	431a      	orrs	r2, r3
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	691b      	ldr	r3, [r3, #16]
 800488c:	f003 0302 	and.w	r3, r3, #2
 8004890:	431a      	orrs	r2, r3
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	695b      	ldr	r3, [r3, #20]
 8004896:	f003 0301 	and.w	r3, r3, #1
 800489a:	431a      	orrs	r2, r3
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	699b      	ldr	r3, [r3, #24]
 80048a0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80048a4:	431a      	orrs	r2, r3
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	69db      	ldr	r3, [r3, #28]
 80048aa:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80048ae:	431a      	orrs	r2, r3
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	6a1b      	ldr	r3, [r3, #32]
 80048b4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80048b8:	ea42 0103 	orr.w	r1, r2, r3
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048c0:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	430a      	orrs	r2, r1
 80048ca:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	699b      	ldr	r3, [r3, #24]
 80048d0:	0c1b      	lsrs	r3, r3, #16
 80048d2:	f003 0104 	and.w	r1, r3, #4
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048da:	f003 0210 	and.w	r2, r3, #16
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	430a      	orrs	r2, r1
 80048e4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	69da      	ldr	r2, [r3, #28]
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80048f4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	2200      	movs	r2, #0
 80048fa:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	2201      	movs	r2, #1
 8004900:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8004904:	2300      	movs	r3, #0
}
 8004906:	4618      	mov	r0, r3
 8004908:	3708      	adds	r7, #8
 800490a:	46bd      	mov	sp, r7
 800490c:	bd80      	pop	{r7, pc}

0800490e <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800490e:	b580      	push	{r7, lr}
 8004910:	b088      	sub	sp, #32
 8004912:	af00      	add	r7, sp, #0
 8004914:	60f8      	str	r0, [r7, #12]
 8004916:	60b9      	str	r1, [r7, #8]
 8004918:	603b      	str	r3, [r7, #0]
 800491a:	4613      	mov	r3, r2
 800491c:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800491e:	f7fe fb15 	bl	8002f4c <HAL_GetTick>
 8004922:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8004924:	88fb      	ldrh	r3, [r7, #6]
 8004926:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800492e:	b2db      	uxtb	r3, r3
 8004930:	2b01      	cmp	r3, #1
 8004932:	d001      	beq.n	8004938 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8004934:	2302      	movs	r3, #2
 8004936:	e12a      	b.n	8004b8e <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8004938:	68bb      	ldr	r3, [r7, #8]
 800493a:	2b00      	cmp	r3, #0
 800493c:	d002      	beq.n	8004944 <HAL_SPI_Transmit+0x36>
 800493e:	88fb      	ldrh	r3, [r7, #6]
 8004940:	2b00      	cmp	r3, #0
 8004942:	d101      	bne.n	8004948 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8004944:	2301      	movs	r3, #1
 8004946:	e122      	b.n	8004b8e <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800494e:	2b01      	cmp	r3, #1
 8004950:	d101      	bne.n	8004956 <HAL_SPI_Transmit+0x48>
 8004952:	2302      	movs	r3, #2
 8004954:	e11b      	b.n	8004b8e <HAL_SPI_Transmit+0x280>
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	2201      	movs	r2, #1
 800495a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	2203      	movs	r2, #3
 8004962:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	2200      	movs	r2, #0
 800496a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	68ba      	ldr	r2, [r7, #8]
 8004970:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	88fa      	ldrh	r2, [r7, #6]
 8004976:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	88fa      	ldrh	r2, [r7, #6]
 800497c:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	2200      	movs	r2, #0
 8004982:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	2200      	movs	r2, #0
 8004988:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	2200      	movs	r2, #0
 800498e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	2200      	movs	r2, #0
 8004994:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	2200      	movs	r2, #0
 800499a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	689b      	ldr	r3, [r3, #8]
 80049a0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80049a4:	d10f      	bne.n	80049c6 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	681a      	ldr	r2, [r3, #0]
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80049b4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	681a      	ldr	r2, [r3, #0]
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80049c4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80049d0:	2b40      	cmp	r3, #64	@ 0x40
 80049d2:	d007      	beq.n	80049e4 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	681a      	ldr	r2, [r3, #0]
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80049e2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	68db      	ldr	r3, [r3, #12]
 80049e8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80049ec:	d152      	bne.n	8004a94 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	685b      	ldr	r3, [r3, #4]
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d002      	beq.n	80049fc <HAL_SPI_Transmit+0xee>
 80049f6:	8b7b      	ldrh	r3, [r7, #26]
 80049f8:	2b01      	cmp	r3, #1
 80049fa:	d145      	bne.n	8004a88 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a00:	881a      	ldrh	r2, [r3, #0]
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a0c:	1c9a      	adds	r2, r3, #2
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004a16:	b29b      	uxth	r3, r3
 8004a18:	3b01      	subs	r3, #1
 8004a1a:	b29a      	uxth	r2, r3
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004a20:	e032      	b.n	8004a88 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	689b      	ldr	r3, [r3, #8]
 8004a28:	f003 0302 	and.w	r3, r3, #2
 8004a2c:	2b02      	cmp	r3, #2
 8004a2e:	d112      	bne.n	8004a56 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a34:	881a      	ldrh	r2, [r3, #0]
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a40:	1c9a      	adds	r2, r3, #2
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004a4a:	b29b      	uxth	r3, r3
 8004a4c:	3b01      	subs	r3, #1
 8004a4e:	b29a      	uxth	r2, r3
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004a54:	e018      	b.n	8004a88 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004a56:	f7fe fa79 	bl	8002f4c <HAL_GetTick>
 8004a5a:	4602      	mov	r2, r0
 8004a5c:	69fb      	ldr	r3, [r7, #28]
 8004a5e:	1ad3      	subs	r3, r2, r3
 8004a60:	683a      	ldr	r2, [r7, #0]
 8004a62:	429a      	cmp	r2, r3
 8004a64:	d803      	bhi.n	8004a6e <HAL_SPI_Transmit+0x160>
 8004a66:	683b      	ldr	r3, [r7, #0]
 8004a68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a6c:	d102      	bne.n	8004a74 <HAL_SPI_Transmit+0x166>
 8004a6e:	683b      	ldr	r3, [r7, #0]
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d109      	bne.n	8004a88 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	2201      	movs	r2, #1
 8004a78:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	2200      	movs	r2, #0
 8004a80:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004a84:	2303      	movs	r3, #3
 8004a86:	e082      	b.n	8004b8e <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004a8c:	b29b      	uxth	r3, r3
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d1c7      	bne.n	8004a22 <HAL_SPI_Transmit+0x114>
 8004a92:	e053      	b.n	8004b3c <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	685b      	ldr	r3, [r3, #4]
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d002      	beq.n	8004aa2 <HAL_SPI_Transmit+0x194>
 8004a9c:	8b7b      	ldrh	r3, [r7, #26]
 8004a9e:	2b01      	cmp	r3, #1
 8004aa0:	d147      	bne.n	8004b32 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	330c      	adds	r3, #12
 8004aac:	7812      	ldrb	r2, [r2, #0]
 8004aae:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ab4:	1c5a      	adds	r2, r3, #1
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004abe:	b29b      	uxth	r3, r3
 8004ac0:	3b01      	subs	r3, #1
 8004ac2:	b29a      	uxth	r2, r3
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004ac8:	e033      	b.n	8004b32 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	689b      	ldr	r3, [r3, #8]
 8004ad0:	f003 0302 	and.w	r3, r3, #2
 8004ad4:	2b02      	cmp	r3, #2
 8004ad6:	d113      	bne.n	8004b00 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	330c      	adds	r3, #12
 8004ae2:	7812      	ldrb	r2, [r2, #0]
 8004ae4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004aea:	1c5a      	adds	r2, r3, #1
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004af4:	b29b      	uxth	r3, r3
 8004af6:	3b01      	subs	r3, #1
 8004af8:	b29a      	uxth	r2, r3
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004afe:	e018      	b.n	8004b32 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004b00:	f7fe fa24 	bl	8002f4c <HAL_GetTick>
 8004b04:	4602      	mov	r2, r0
 8004b06:	69fb      	ldr	r3, [r7, #28]
 8004b08:	1ad3      	subs	r3, r2, r3
 8004b0a:	683a      	ldr	r2, [r7, #0]
 8004b0c:	429a      	cmp	r2, r3
 8004b0e:	d803      	bhi.n	8004b18 <HAL_SPI_Transmit+0x20a>
 8004b10:	683b      	ldr	r3, [r7, #0]
 8004b12:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b16:	d102      	bne.n	8004b1e <HAL_SPI_Transmit+0x210>
 8004b18:	683b      	ldr	r3, [r7, #0]
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d109      	bne.n	8004b32 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	2201      	movs	r2, #1
 8004b22:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	2200      	movs	r2, #0
 8004b2a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004b2e:	2303      	movs	r3, #3
 8004b30:	e02d      	b.n	8004b8e <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004b36:	b29b      	uxth	r3, r3
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d1c6      	bne.n	8004aca <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004b3c:	69fa      	ldr	r2, [r7, #28]
 8004b3e:	6839      	ldr	r1, [r7, #0]
 8004b40:	68f8      	ldr	r0, [r7, #12]
 8004b42:	f000 f8b1 	bl	8004ca8 <SPI_EndRxTxTransaction>
 8004b46:	4603      	mov	r3, r0
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d002      	beq.n	8004b52 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	2220      	movs	r2, #32
 8004b50:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	689b      	ldr	r3, [r3, #8]
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d10a      	bne.n	8004b70 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004b5a:	2300      	movs	r3, #0
 8004b5c:	617b      	str	r3, [r7, #20]
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	68db      	ldr	r3, [r3, #12]
 8004b64:	617b      	str	r3, [r7, #20]
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	689b      	ldr	r3, [r3, #8]
 8004b6c:	617b      	str	r3, [r7, #20]
 8004b6e:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	2201      	movs	r2, #1
 8004b74:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	2200      	movs	r2, #0
 8004b7c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d001      	beq.n	8004b8c <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8004b88:	2301      	movs	r3, #1
 8004b8a:	e000      	b.n	8004b8e <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8004b8c:	2300      	movs	r3, #0
  }
}
 8004b8e:	4618      	mov	r0, r3
 8004b90:	3720      	adds	r7, #32
 8004b92:	46bd      	mov	sp, r7
 8004b94:	bd80      	pop	{r7, pc}
	...

08004b98 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004b98:	b580      	push	{r7, lr}
 8004b9a:	b088      	sub	sp, #32
 8004b9c:	af00      	add	r7, sp, #0
 8004b9e:	60f8      	str	r0, [r7, #12]
 8004ba0:	60b9      	str	r1, [r7, #8]
 8004ba2:	603b      	str	r3, [r7, #0]
 8004ba4:	4613      	mov	r3, r2
 8004ba6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004ba8:	f7fe f9d0 	bl	8002f4c <HAL_GetTick>
 8004bac:	4602      	mov	r2, r0
 8004bae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004bb0:	1a9b      	subs	r3, r3, r2
 8004bb2:	683a      	ldr	r2, [r7, #0]
 8004bb4:	4413      	add	r3, r2
 8004bb6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004bb8:	f7fe f9c8 	bl	8002f4c <HAL_GetTick>
 8004bbc:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004bbe:	4b39      	ldr	r3, [pc, #228]	@ (8004ca4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	015b      	lsls	r3, r3, #5
 8004bc4:	0d1b      	lsrs	r3, r3, #20
 8004bc6:	69fa      	ldr	r2, [r7, #28]
 8004bc8:	fb02 f303 	mul.w	r3, r2, r3
 8004bcc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004bce:	e055      	b.n	8004c7c <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004bd0:	683b      	ldr	r3, [r7, #0]
 8004bd2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004bd6:	d051      	beq.n	8004c7c <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004bd8:	f7fe f9b8 	bl	8002f4c <HAL_GetTick>
 8004bdc:	4602      	mov	r2, r0
 8004bde:	69bb      	ldr	r3, [r7, #24]
 8004be0:	1ad3      	subs	r3, r2, r3
 8004be2:	69fa      	ldr	r2, [r7, #28]
 8004be4:	429a      	cmp	r2, r3
 8004be6:	d902      	bls.n	8004bee <SPI_WaitFlagStateUntilTimeout+0x56>
 8004be8:	69fb      	ldr	r3, [r7, #28]
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d13d      	bne.n	8004c6a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	685a      	ldr	r2, [r3, #4]
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004bfc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	685b      	ldr	r3, [r3, #4]
 8004c02:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004c06:	d111      	bne.n	8004c2c <SPI_WaitFlagStateUntilTimeout+0x94>
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	689b      	ldr	r3, [r3, #8]
 8004c0c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004c10:	d004      	beq.n	8004c1c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	689b      	ldr	r3, [r3, #8]
 8004c16:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004c1a:	d107      	bne.n	8004c2c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	681a      	ldr	r2, [r3, #0]
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004c2a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c30:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004c34:	d10f      	bne.n	8004c56 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	681a      	ldr	r2, [r3, #0]
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004c44:	601a      	str	r2, [r3, #0]
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	681a      	ldr	r2, [r3, #0]
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004c54:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	2201      	movs	r2, #1
 8004c5a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	2200      	movs	r2, #0
 8004c62:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8004c66:	2303      	movs	r3, #3
 8004c68:	e018      	b.n	8004c9c <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004c6a:	697b      	ldr	r3, [r7, #20]
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d102      	bne.n	8004c76 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8004c70:	2300      	movs	r3, #0
 8004c72:	61fb      	str	r3, [r7, #28]
 8004c74:	e002      	b.n	8004c7c <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8004c76:	697b      	ldr	r3, [r7, #20]
 8004c78:	3b01      	subs	r3, #1
 8004c7a:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	689a      	ldr	r2, [r3, #8]
 8004c82:	68bb      	ldr	r3, [r7, #8]
 8004c84:	4013      	ands	r3, r2
 8004c86:	68ba      	ldr	r2, [r7, #8]
 8004c88:	429a      	cmp	r2, r3
 8004c8a:	bf0c      	ite	eq
 8004c8c:	2301      	moveq	r3, #1
 8004c8e:	2300      	movne	r3, #0
 8004c90:	b2db      	uxtb	r3, r3
 8004c92:	461a      	mov	r2, r3
 8004c94:	79fb      	ldrb	r3, [r7, #7]
 8004c96:	429a      	cmp	r2, r3
 8004c98:	d19a      	bne.n	8004bd0 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8004c9a:	2300      	movs	r3, #0
}
 8004c9c:	4618      	mov	r0, r3
 8004c9e:	3720      	adds	r7, #32
 8004ca0:	46bd      	mov	sp, r7
 8004ca2:	bd80      	pop	{r7, pc}
 8004ca4:	20000000 	.word	0x20000000

08004ca8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004ca8:	b580      	push	{r7, lr}
 8004caa:	b088      	sub	sp, #32
 8004cac:	af02      	add	r7, sp, #8
 8004cae:	60f8      	str	r0, [r7, #12]
 8004cb0:	60b9      	str	r1, [r7, #8]
 8004cb2:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	9300      	str	r3, [sp, #0]
 8004cb8:	68bb      	ldr	r3, [r7, #8]
 8004cba:	2201      	movs	r2, #1
 8004cbc:	2102      	movs	r1, #2
 8004cbe:	68f8      	ldr	r0, [r7, #12]
 8004cc0:	f7ff ff6a 	bl	8004b98 <SPI_WaitFlagStateUntilTimeout>
 8004cc4:	4603      	mov	r3, r0
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d007      	beq.n	8004cda <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004cce:	f043 0220 	orr.w	r2, r3, #32
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8004cd6:	2303      	movs	r3, #3
 8004cd8:	e032      	b.n	8004d40 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004cda:	4b1b      	ldr	r3, [pc, #108]	@ (8004d48 <SPI_EndRxTxTransaction+0xa0>)
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	4a1b      	ldr	r2, [pc, #108]	@ (8004d4c <SPI_EndRxTxTransaction+0xa4>)
 8004ce0:	fba2 2303 	umull	r2, r3, r2, r3
 8004ce4:	0d5b      	lsrs	r3, r3, #21
 8004ce6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8004cea:	fb02 f303 	mul.w	r3, r2, r3
 8004cee:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	685b      	ldr	r3, [r3, #4]
 8004cf4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004cf8:	d112      	bne.n	8004d20 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	9300      	str	r3, [sp, #0]
 8004cfe:	68bb      	ldr	r3, [r7, #8]
 8004d00:	2200      	movs	r2, #0
 8004d02:	2180      	movs	r1, #128	@ 0x80
 8004d04:	68f8      	ldr	r0, [r7, #12]
 8004d06:	f7ff ff47 	bl	8004b98 <SPI_WaitFlagStateUntilTimeout>
 8004d0a:	4603      	mov	r3, r0
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d016      	beq.n	8004d3e <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d14:	f043 0220 	orr.w	r2, r3, #32
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8004d1c:	2303      	movs	r3, #3
 8004d1e:	e00f      	b.n	8004d40 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8004d20:	697b      	ldr	r3, [r7, #20]
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d00a      	beq.n	8004d3c <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8004d26:	697b      	ldr	r3, [r7, #20]
 8004d28:	3b01      	subs	r3, #1
 8004d2a:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	689b      	ldr	r3, [r3, #8]
 8004d32:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d36:	2b80      	cmp	r3, #128	@ 0x80
 8004d38:	d0f2      	beq.n	8004d20 <SPI_EndRxTxTransaction+0x78>
 8004d3a:	e000      	b.n	8004d3e <SPI_EndRxTxTransaction+0x96>
        break;
 8004d3c:	bf00      	nop
  }

  return HAL_OK;
 8004d3e:	2300      	movs	r3, #0
}
 8004d40:	4618      	mov	r0, r3
 8004d42:	3718      	adds	r7, #24
 8004d44:	46bd      	mov	sp, r7
 8004d46:	bd80      	pop	{r7, pc}
 8004d48:	20000000 	.word	0x20000000
 8004d4c:	165e9f81 	.word	0x165e9f81

08004d50 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004d50:	b580      	push	{r7, lr}
 8004d52:	b082      	sub	sp, #8
 8004d54:	af00      	add	r7, sp, #0
 8004d56:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d101      	bne.n	8004d62 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004d5e:	2301      	movs	r3, #1
 8004d60:	e041      	b.n	8004de6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004d68:	b2db      	uxtb	r3, r3
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d106      	bne.n	8004d7c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	2200      	movs	r2, #0
 8004d72:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004d76:	6878      	ldr	r0, [r7, #4]
 8004d78:	f7fd fe70 	bl	8002a5c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	2202      	movs	r2, #2
 8004d80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681a      	ldr	r2, [r3, #0]
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	3304      	adds	r3, #4
 8004d8c:	4619      	mov	r1, r3
 8004d8e:	4610      	mov	r0, r2
 8004d90:	f000 fb12 	bl	80053b8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	2201      	movs	r2, #1
 8004d98:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	2201      	movs	r2, #1
 8004da0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	2201      	movs	r2, #1
 8004da8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	2201      	movs	r2, #1
 8004db0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	2201      	movs	r2, #1
 8004db8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	2201      	movs	r2, #1
 8004dc0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	2201      	movs	r2, #1
 8004dc8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	2201      	movs	r2, #1
 8004dd0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	2201      	movs	r2, #1
 8004dd8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	2201      	movs	r2, #1
 8004de0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004de4:	2300      	movs	r3, #0
}
 8004de6:	4618      	mov	r0, r3
 8004de8:	3708      	adds	r7, #8
 8004dea:	46bd      	mov	sp, r7
 8004dec:	bd80      	pop	{r7, pc}
	...

08004df0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004df0:	b480      	push	{r7}
 8004df2:	b085      	sub	sp, #20
 8004df4:	af00      	add	r7, sp, #0
 8004df6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004dfe:	b2db      	uxtb	r3, r3
 8004e00:	2b01      	cmp	r3, #1
 8004e02:	d001      	beq.n	8004e08 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004e04:	2301      	movs	r3, #1
 8004e06:	e03c      	b.n	8004e82 <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	2202      	movs	r2, #2
 8004e0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	4a1e      	ldr	r2, [pc, #120]	@ (8004e90 <HAL_TIM_Base_Start+0xa0>)
 8004e16:	4293      	cmp	r3, r2
 8004e18:	d018      	beq.n	8004e4c <HAL_TIM_Base_Start+0x5c>
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004e22:	d013      	beq.n	8004e4c <HAL_TIM_Base_Start+0x5c>
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	4a1a      	ldr	r2, [pc, #104]	@ (8004e94 <HAL_TIM_Base_Start+0xa4>)
 8004e2a:	4293      	cmp	r3, r2
 8004e2c:	d00e      	beq.n	8004e4c <HAL_TIM_Base_Start+0x5c>
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	4a19      	ldr	r2, [pc, #100]	@ (8004e98 <HAL_TIM_Base_Start+0xa8>)
 8004e34:	4293      	cmp	r3, r2
 8004e36:	d009      	beq.n	8004e4c <HAL_TIM_Base_Start+0x5c>
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	4a17      	ldr	r2, [pc, #92]	@ (8004e9c <HAL_TIM_Base_Start+0xac>)
 8004e3e:	4293      	cmp	r3, r2
 8004e40:	d004      	beq.n	8004e4c <HAL_TIM_Base_Start+0x5c>
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	4a16      	ldr	r2, [pc, #88]	@ (8004ea0 <HAL_TIM_Base_Start+0xb0>)
 8004e48:	4293      	cmp	r3, r2
 8004e4a:	d111      	bne.n	8004e70 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	689b      	ldr	r3, [r3, #8]
 8004e52:	f003 0307 	and.w	r3, r3, #7
 8004e56:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	2b06      	cmp	r3, #6
 8004e5c:	d010      	beq.n	8004e80 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	681a      	ldr	r2, [r3, #0]
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	f042 0201 	orr.w	r2, r2, #1
 8004e6c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e6e:	e007      	b.n	8004e80 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	681a      	ldr	r2, [r3, #0]
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	f042 0201 	orr.w	r2, r2, #1
 8004e7e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004e80:	2300      	movs	r3, #0
}
 8004e82:	4618      	mov	r0, r3
 8004e84:	3714      	adds	r7, #20
 8004e86:	46bd      	mov	sp, r7
 8004e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e8c:	4770      	bx	lr
 8004e8e:	bf00      	nop
 8004e90:	40010000 	.word	0x40010000
 8004e94:	40000400 	.word	0x40000400
 8004e98:	40000800 	.word	0x40000800
 8004e9c:	40000c00 	.word	0x40000c00
 8004ea0:	40014000 	.word	0x40014000

08004ea4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004ea4:	b580      	push	{r7, lr}
 8004ea6:	b082      	sub	sp, #8
 8004ea8:	af00      	add	r7, sp, #0
 8004eaa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d101      	bne.n	8004eb6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004eb2:	2301      	movs	r3, #1
 8004eb4:	e041      	b.n	8004f3a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004ebc:	b2db      	uxtb	r3, r3
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d106      	bne.n	8004ed0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	2200      	movs	r2, #0
 8004ec6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004eca:	6878      	ldr	r0, [r7, #4]
 8004ecc:	f7fd fde8 	bl	8002aa0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	2202      	movs	r2, #2
 8004ed4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	681a      	ldr	r2, [r3, #0]
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	3304      	adds	r3, #4
 8004ee0:	4619      	mov	r1, r3
 8004ee2:	4610      	mov	r0, r2
 8004ee4:	f000 fa68 	bl	80053b8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	2201      	movs	r2, #1
 8004eec:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	2201      	movs	r2, #1
 8004ef4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	2201      	movs	r2, #1
 8004efc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	2201      	movs	r2, #1
 8004f04:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	2201      	movs	r2, #1
 8004f0c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	2201      	movs	r2, #1
 8004f14:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	2201      	movs	r2, #1
 8004f1c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	2201      	movs	r2, #1
 8004f24:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	2201      	movs	r2, #1
 8004f2c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	2201      	movs	r2, #1
 8004f34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004f38:	2300      	movs	r3, #0
}
 8004f3a:	4618      	mov	r0, r3
 8004f3c:	3708      	adds	r7, #8
 8004f3e:	46bd      	mov	sp, r7
 8004f40:	bd80      	pop	{r7, pc}
	...

08004f44 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004f44:	b580      	push	{r7, lr}
 8004f46:	b084      	sub	sp, #16
 8004f48:	af00      	add	r7, sp, #0
 8004f4a:	6078      	str	r0, [r7, #4]
 8004f4c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004f4e:	683b      	ldr	r3, [r7, #0]
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d109      	bne.n	8004f68 <HAL_TIM_PWM_Start+0x24>
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004f5a:	b2db      	uxtb	r3, r3
 8004f5c:	2b01      	cmp	r3, #1
 8004f5e:	bf14      	ite	ne
 8004f60:	2301      	movne	r3, #1
 8004f62:	2300      	moveq	r3, #0
 8004f64:	b2db      	uxtb	r3, r3
 8004f66:	e022      	b.n	8004fae <HAL_TIM_PWM_Start+0x6a>
 8004f68:	683b      	ldr	r3, [r7, #0]
 8004f6a:	2b04      	cmp	r3, #4
 8004f6c:	d109      	bne.n	8004f82 <HAL_TIM_PWM_Start+0x3e>
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004f74:	b2db      	uxtb	r3, r3
 8004f76:	2b01      	cmp	r3, #1
 8004f78:	bf14      	ite	ne
 8004f7a:	2301      	movne	r3, #1
 8004f7c:	2300      	moveq	r3, #0
 8004f7e:	b2db      	uxtb	r3, r3
 8004f80:	e015      	b.n	8004fae <HAL_TIM_PWM_Start+0x6a>
 8004f82:	683b      	ldr	r3, [r7, #0]
 8004f84:	2b08      	cmp	r3, #8
 8004f86:	d109      	bne.n	8004f9c <HAL_TIM_PWM_Start+0x58>
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004f8e:	b2db      	uxtb	r3, r3
 8004f90:	2b01      	cmp	r3, #1
 8004f92:	bf14      	ite	ne
 8004f94:	2301      	movne	r3, #1
 8004f96:	2300      	moveq	r3, #0
 8004f98:	b2db      	uxtb	r3, r3
 8004f9a:	e008      	b.n	8004fae <HAL_TIM_PWM_Start+0x6a>
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004fa2:	b2db      	uxtb	r3, r3
 8004fa4:	2b01      	cmp	r3, #1
 8004fa6:	bf14      	ite	ne
 8004fa8:	2301      	movne	r3, #1
 8004faa:	2300      	moveq	r3, #0
 8004fac:	b2db      	uxtb	r3, r3
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d001      	beq.n	8004fb6 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8004fb2:	2301      	movs	r3, #1
 8004fb4:	e068      	b.n	8005088 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004fb6:	683b      	ldr	r3, [r7, #0]
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	d104      	bne.n	8004fc6 <HAL_TIM_PWM_Start+0x82>
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	2202      	movs	r2, #2
 8004fc0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004fc4:	e013      	b.n	8004fee <HAL_TIM_PWM_Start+0xaa>
 8004fc6:	683b      	ldr	r3, [r7, #0]
 8004fc8:	2b04      	cmp	r3, #4
 8004fca:	d104      	bne.n	8004fd6 <HAL_TIM_PWM_Start+0x92>
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	2202      	movs	r2, #2
 8004fd0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004fd4:	e00b      	b.n	8004fee <HAL_TIM_PWM_Start+0xaa>
 8004fd6:	683b      	ldr	r3, [r7, #0]
 8004fd8:	2b08      	cmp	r3, #8
 8004fda:	d104      	bne.n	8004fe6 <HAL_TIM_PWM_Start+0xa2>
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	2202      	movs	r2, #2
 8004fe0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004fe4:	e003      	b.n	8004fee <HAL_TIM_PWM_Start+0xaa>
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	2202      	movs	r2, #2
 8004fea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	2201      	movs	r2, #1
 8004ff4:	6839      	ldr	r1, [r7, #0]
 8004ff6:	4618      	mov	r0, r3
 8004ff8:	f000 fc8a 	bl	8005910 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	4a23      	ldr	r2, [pc, #140]	@ (8005090 <HAL_TIM_PWM_Start+0x14c>)
 8005002:	4293      	cmp	r3, r2
 8005004:	d107      	bne.n	8005016 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005014:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	4a1d      	ldr	r2, [pc, #116]	@ (8005090 <HAL_TIM_PWM_Start+0x14c>)
 800501c:	4293      	cmp	r3, r2
 800501e:	d018      	beq.n	8005052 <HAL_TIM_PWM_Start+0x10e>
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005028:	d013      	beq.n	8005052 <HAL_TIM_PWM_Start+0x10e>
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	4a19      	ldr	r2, [pc, #100]	@ (8005094 <HAL_TIM_PWM_Start+0x150>)
 8005030:	4293      	cmp	r3, r2
 8005032:	d00e      	beq.n	8005052 <HAL_TIM_PWM_Start+0x10e>
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	4a17      	ldr	r2, [pc, #92]	@ (8005098 <HAL_TIM_PWM_Start+0x154>)
 800503a:	4293      	cmp	r3, r2
 800503c:	d009      	beq.n	8005052 <HAL_TIM_PWM_Start+0x10e>
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	4a16      	ldr	r2, [pc, #88]	@ (800509c <HAL_TIM_PWM_Start+0x158>)
 8005044:	4293      	cmp	r3, r2
 8005046:	d004      	beq.n	8005052 <HAL_TIM_PWM_Start+0x10e>
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	4a14      	ldr	r2, [pc, #80]	@ (80050a0 <HAL_TIM_PWM_Start+0x15c>)
 800504e:	4293      	cmp	r3, r2
 8005050:	d111      	bne.n	8005076 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	689b      	ldr	r3, [r3, #8]
 8005058:	f003 0307 	and.w	r3, r3, #7
 800505c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	2b06      	cmp	r3, #6
 8005062:	d010      	beq.n	8005086 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	681a      	ldr	r2, [r3, #0]
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	f042 0201 	orr.w	r2, r2, #1
 8005072:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005074:	e007      	b.n	8005086 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	681a      	ldr	r2, [r3, #0]
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	f042 0201 	orr.w	r2, r2, #1
 8005084:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005086:	2300      	movs	r3, #0
}
 8005088:	4618      	mov	r0, r3
 800508a:	3710      	adds	r7, #16
 800508c:	46bd      	mov	sp, r7
 800508e:	bd80      	pop	{r7, pc}
 8005090:	40010000 	.word	0x40010000
 8005094:	40000400 	.word	0x40000400
 8005098:	40000800 	.word	0x40000800
 800509c:	40000c00 	.word	0x40000c00
 80050a0:	40014000 	.word	0x40014000

080050a4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80050a4:	b580      	push	{r7, lr}
 80050a6:	b086      	sub	sp, #24
 80050a8:	af00      	add	r7, sp, #0
 80050aa:	60f8      	str	r0, [r7, #12]
 80050ac:	60b9      	str	r1, [r7, #8]
 80050ae:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80050b0:	2300      	movs	r3, #0
 80050b2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80050ba:	2b01      	cmp	r3, #1
 80050bc:	d101      	bne.n	80050c2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80050be:	2302      	movs	r3, #2
 80050c0:	e0ae      	b.n	8005220 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	2201      	movs	r2, #1
 80050c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	2b0c      	cmp	r3, #12
 80050ce:	f200 809f 	bhi.w	8005210 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80050d2:	a201      	add	r2, pc, #4	@ (adr r2, 80050d8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80050d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80050d8:	0800510d 	.word	0x0800510d
 80050dc:	08005211 	.word	0x08005211
 80050e0:	08005211 	.word	0x08005211
 80050e4:	08005211 	.word	0x08005211
 80050e8:	0800514d 	.word	0x0800514d
 80050ec:	08005211 	.word	0x08005211
 80050f0:	08005211 	.word	0x08005211
 80050f4:	08005211 	.word	0x08005211
 80050f8:	0800518f 	.word	0x0800518f
 80050fc:	08005211 	.word	0x08005211
 8005100:	08005211 	.word	0x08005211
 8005104:	08005211 	.word	0x08005211
 8005108:	080051cf 	.word	0x080051cf
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	68b9      	ldr	r1, [r7, #8]
 8005112:	4618      	mov	r0, r3
 8005114:	f000 f9d6 	bl	80054c4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	699a      	ldr	r2, [r3, #24]
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	f042 0208 	orr.w	r2, r2, #8
 8005126:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	699a      	ldr	r2, [r3, #24]
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	f022 0204 	bic.w	r2, r2, #4
 8005136:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	6999      	ldr	r1, [r3, #24]
 800513e:	68bb      	ldr	r3, [r7, #8]
 8005140:	691a      	ldr	r2, [r3, #16]
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	430a      	orrs	r2, r1
 8005148:	619a      	str	r2, [r3, #24]
      break;
 800514a:	e064      	b.n	8005216 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	68b9      	ldr	r1, [r7, #8]
 8005152:	4618      	mov	r0, r3
 8005154:	f000 fa1c 	bl	8005590 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	699a      	ldr	r2, [r3, #24]
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005166:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	699a      	ldr	r2, [r3, #24]
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005176:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	6999      	ldr	r1, [r3, #24]
 800517e:	68bb      	ldr	r3, [r7, #8]
 8005180:	691b      	ldr	r3, [r3, #16]
 8005182:	021a      	lsls	r2, r3, #8
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	430a      	orrs	r2, r1
 800518a:	619a      	str	r2, [r3, #24]
      break;
 800518c:	e043      	b.n	8005216 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	68b9      	ldr	r1, [r7, #8]
 8005194:	4618      	mov	r0, r3
 8005196:	f000 fa67 	bl	8005668 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	69da      	ldr	r2, [r3, #28]
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	f042 0208 	orr.w	r2, r2, #8
 80051a8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	69da      	ldr	r2, [r3, #28]
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	f022 0204 	bic.w	r2, r2, #4
 80051b8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	69d9      	ldr	r1, [r3, #28]
 80051c0:	68bb      	ldr	r3, [r7, #8]
 80051c2:	691a      	ldr	r2, [r3, #16]
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	430a      	orrs	r2, r1
 80051ca:	61da      	str	r2, [r3, #28]
      break;
 80051cc:	e023      	b.n	8005216 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	68b9      	ldr	r1, [r7, #8]
 80051d4:	4618      	mov	r0, r3
 80051d6:	f000 fab1 	bl	800573c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	69da      	ldr	r2, [r3, #28]
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80051e8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	69da      	ldr	r2, [r3, #28]
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80051f8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	69d9      	ldr	r1, [r3, #28]
 8005200:	68bb      	ldr	r3, [r7, #8]
 8005202:	691b      	ldr	r3, [r3, #16]
 8005204:	021a      	lsls	r2, r3, #8
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	430a      	orrs	r2, r1
 800520c:	61da      	str	r2, [r3, #28]
      break;
 800520e:	e002      	b.n	8005216 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005210:	2301      	movs	r3, #1
 8005212:	75fb      	strb	r3, [r7, #23]
      break;
 8005214:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	2200      	movs	r2, #0
 800521a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800521e:	7dfb      	ldrb	r3, [r7, #23]
}
 8005220:	4618      	mov	r0, r3
 8005222:	3718      	adds	r7, #24
 8005224:	46bd      	mov	sp, r7
 8005226:	bd80      	pop	{r7, pc}

08005228 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005228:	b580      	push	{r7, lr}
 800522a:	b084      	sub	sp, #16
 800522c:	af00      	add	r7, sp, #0
 800522e:	6078      	str	r0, [r7, #4]
 8005230:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005232:	2300      	movs	r3, #0
 8005234:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800523c:	2b01      	cmp	r3, #1
 800523e:	d101      	bne.n	8005244 <HAL_TIM_ConfigClockSource+0x1c>
 8005240:	2302      	movs	r3, #2
 8005242:	e0b4      	b.n	80053ae <HAL_TIM_ConfigClockSource+0x186>
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	2201      	movs	r2, #1
 8005248:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	2202      	movs	r2, #2
 8005250:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	689b      	ldr	r3, [r3, #8]
 800525a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800525c:	68bb      	ldr	r3, [r7, #8]
 800525e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005262:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005264:	68bb      	ldr	r3, [r7, #8]
 8005266:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800526a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	68ba      	ldr	r2, [r7, #8]
 8005272:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005274:	683b      	ldr	r3, [r7, #0]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800527c:	d03e      	beq.n	80052fc <HAL_TIM_ConfigClockSource+0xd4>
 800527e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005282:	f200 8087 	bhi.w	8005394 <HAL_TIM_ConfigClockSource+0x16c>
 8005286:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800528a:	f000 8086 	beq.w	800539a <HAL_TIM_ConfigClockSource+0x172>
 800528e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005292:	d87f      	bhi.n	8005394 <HAL_TIM_ConfigClockSource+0x16c>
 8005294:	2b70      	cmp	r3, #112	@ 0x70
 8005296:	d01a      	beq.n	80052ce <HAL_TIM_ConfigClockSource+0xa6>
 8005298:	2b70      	cmp	r3, #112	@ 0x70
 800529a:	d87b      	bhi.n	8005394 <HAL_TIM_ConfigClockSource+0x16c>
 800529c:	2b60      	cmp	r3, #96	@ 0x60
 800529e:	d050      	beq.n	8005342 <HAL_TIM_ConfigClockSource+0x11a>
 80052a0:	2b60      	cmp	r3, #96	@ 0x60
 80052a2:	d877      	bhi.n	8005394 <HAL_TIM_ConfigClockSource+0x16c>
 80052a4:	2b50      	cmp	r3, #80	@ 0x50
 80052a6:	d03c      	beq.n	8005322 <HAL_TIM_ConfigClockSource+0xfa>
 80052a8:	2b50      	cmp	r3, #80	@ 0x50
 80052aa:	d873      	bhi.n	8005394 <HAL_TIM_ConfigClockSource+0x16c>
 80052ac:	2b40      	cmp	r3, #64	@ 0x40
 80052ae:	d058      	beq.n	8005362 <HAL_TIM_ConfigClockSource+0x13a>
 80052b0:	2b40      	cmp	r3, #64	@ 0x40
 80052b2:	d86f      	bhi.n	8005394 <HAL_TIM_ConfigClockSource+0x16c>
 80052b4:	2b30      	cmp	r3, #48	@ 0x30
 80052b6:	d064      	beq.n	8005382 <HAL_TIM_ConfigClockSource+0x15a>
 80052b8:	2b30      	cmp	r3, #48	@ 0x30
 80052ba:	d86b      	bhi.n	8005394 <HAL_TIM_ConfigClockSource+0x16c>
 80052bc:	2b20      	cmp	r3, #32
 80052be:	d060      	beq.n	8005382 <HAL_TIM_ConfigClockSource+0x15a>
 80052c0:	2b20      	cmp	r3, #32
 80052c2:	d867      	bhi.n	8005394 <HAL_TIM_ConfigClockSource+0x16c>
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	d05c      	beq.n	8005382 <HAL_TIM_ConfigClockSource+0x15a>
 80052c8:	2b10      	cmp	r3, #16
 80052ca:	d05a      	beq.n	8005382 <HAL_TIM_ConfigClockSource+0x15a>
 80052cc:	e062      	b.n	8005394 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80052d2:	683b      	ldr	r3, [r7, #0]
 80052d4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80052d6:	683b      	ldr	r3, [r7, #0]
 80052d8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80052da:	683b      	ldr	r3, [r7, #0]
 80052dc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80052de:	f000 faf7 	bl	80058d0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	689b      	ldr	r3, [r3, #8]
 80052e8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80052ea:	68bb      	ldr	r3, [r7, #8]
 80052ec:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80052f0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	68ba      	ldr	r2, [r7, #8]
 80052f8:	609a      	str	r2, [r3, #8]
      break;
 80052fa:	e04f      	b.n	800539c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005300:	683b      	ldr	r3, [r7, #0]
 8005302:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005304:	683b      	ldr	r3, [r7, #0]
 8005306:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005308:	683b      	ldr	r3, [r7, #0]
 800530a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800530c:	f000 fae0 	bl	80058d0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	689a      	ldr	r2, [r3, #8]
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800531e:	609a      	str	r2, [r3, #8]
      break;
 8005320:	e03c      	b.n	800539c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005326:	683b      	ldr	r3, [r7, #0]
 8005328:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800532a:	683b      	ldr	r3, [r7, #0]
 800532c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800532e:	461a      	mov	r2, r3
 8005330:	f000 fa54 	bl	80057dc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	2150      	movs	r1, #80	@ 0x50
 800533a:	4618      	mov	r0, r3
 800533c:	f000 faad 	bl	800589a <TIM_ITRx_SetConfig>
      break;
 8005340:	e02c      	b.n	800539c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005346:	683b      	ldr	r3, [r7, #0]
 8005348:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800534a:	683b      	ldr	r3, [r7, #0]
 800534c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800534e:	461a      	mov	r2, r3
 8005350:	f000 fa73 	bl	800583a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	2160      	movs	r1, #96	@ 0x60
 800535a:	4618      	mov	r0, r3
 800535c:	f000 fa9d 	bl	800589a <TIM_ITRx_SetConfig>
      break;
 8005360:	e01c      	b.n	800539c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005366:	683b      	ldr	r3, [r7, #0]
 8005368:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800536a:	683b      	ldr	r3, [r7, #0]
 800536c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800536e:	461a      	mov	r2, r3
 8005370:	f000 fa34 	bl	80057dc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	2140      	movs	r1, #64	@ 0x40
 800537a:	4618      	mov	r0, r3
 800537c:	f000 fa8d 	bl	800589a <TIM_ITRx_SetConfig>
      break;
 8005380:	e00c      	b.n	800539c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681a      	ldr	r2, [r3, #0]
 8005386:	683b      	ldr	r3, [r7, #0]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	4619      	mov	r1, r3
 800538c:	4610      	mov	r0, r2
 800538e:	f000 fa84 	bl	800589a <TIM_ITRx_SetConfig>
      break;
 8005392:	e003      	b.n	800539c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005394:	2301      	movs	r3, #1
 8005396:	73fb      	strb	r3, [r7, #15]
      break;
 8005398:	e000      	b.n	800539c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800539a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	2201      	movs	r2, #1
 80053a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	2200      	movs	r2, #0
 80053a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80053ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80053ae:	4618      	mov	r0, r3
 80053b0:	3710      	adds	r7, #16
 80053b2:	46bd      	mov	sp, r7
 80053b4:	bd80      	pop	{r7, pc}
	...

080053b8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80053b8:	b480      	push	{r7}
 80053ba:	b085      	sub	sp, #20
 80053bc:	af00      	add	r7, sp, #0
 80053be:	6078      	str	r0, [r7, #4]
 80053c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	4a37      	ldr	r2, [pc, #220]	@ (80054a8 <TIM_Base_SetConfig+0xf0>)
 80053cc:	4293      	cmp	r3, r2
 80053ce:	d00f      	beq.n	80053f0 <TIM_Base_SetConfig+0x38>
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80053d6:	d00b      	beq.n	80053f0 <TIM_Base_SetConfig+0x38>
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	4a34      	ldr	r2, [pc, #208]	@ (80054ac <TIM_Base_SetConfig+0xf4>)
 80053dc:	4293      	cmp	r3, r2
 80053de:	d007      	beq.n	80053f0 <TIM_Base_SetConfig+0x38>
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	4a33      	ldr	r2, [pc, #204]	@ (80054b0 <TIM_Base_SetConfig+0xf8>)
 80053e4:	4293      	cmp	r3, r2
 80053e6:	d003      	beq.n	80053f0 <TIM_Base_SetConfig+0x38>
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	4a32      	ldr	r2, [pc, #200]	@ (80054b4 <TIM_Base_SetConfig+0xfc>)
 80053ec:	4293      	cmp	r3, r2
 80053ee:	d108      	bne.n	8005402 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80053f6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80053f8:	683b      	ldr	r3, [r7, #0]
 80053fa:	685b      	ldr	r3, [r3, #4]
 80053fc:	68fa      	ldr	r2, [r7, #12]
 80053fe:	4313      	orrs	r3, r2
 8005400:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	4a28      	ldr	r2, [pc, #160]	@ (80054a8 <TIM_Base_SetConfig+0xf0>)
 8005406:	4293      	cmp	r3, r2
 8005408:	d01b      	beq.n	8005442 <TIM_Base_SetConfig+0x8a>
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005410:	d017      	beq.n	8005442 <TIM_Base_SetConfig+0x8a>
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	4a25      	ldr	r2, [pc, #148]	@ (80054ac <TIM_Base_SetConfig+0xf4>)
 8005416:	4293      	cmp	r3, r2
 8005418:	d013      	beq.n	8005442 <TIM_Base_SetConfig+0x8a>
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	4a24      	ldr	r2, [pc, #144]	@ (80054b0 <TIM_Base_SetConfig+0xf8>)
 800541e:	4293      	cmp	r3, r2
 8005420:	d00f      	beq.n	8005442 <TIM_Base_SetConfig+0x8a>
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	4a23      	ldr	r2, [pc, #140]	@ (80054b4 <TIM_Base_SetConfig+0xfc>)
 8005426:	4293      	cmp	r3, r2
 8005428:	d00b      	beq.n	8005442 <TIM_Base_SetConfig+0x8a>
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	4a22      	ldr	r2, [pc, #136]	@ (80054b8 <TIM_Base_SetConfig+0x100>)
 800542e:	4293      	cmp	r3, r2
 8005430:	d007      	beq.n	8005442 <TIM_Base_SetConfig+0x8a>
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	4a21      	ldr	r2, [pc, #132]	@ (80054bc <TIM_Base_SetConfig+0x104>)
 8005436:	4293      	cmp	r3, r2
 8005438:	d003      	beq.n	8005442 <TIM_Base_SetConfig+0x8a>
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	4a20      	ldr	r2, [pc, #128]	@ (80054c0 <TIM_Base_SetConfig+0x108>)
 800543e:	4293      	cmp	r3, r2
 8005440:	d108      	bne.n	8005454 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005448:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800544a:	683b      	ldr	r3, [r7, #0]
 800544c:	68db      	ldr	r3, [r3, #12]
 800544e:	68fa      	ldr	r2, [r7, #12]
 8005450:	4313      	orrs	r3, r2
 8005452:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800545a:	683b      	ldr	r3, [r7, #0]
 800545c:	695b      	ldr	r3, [r3, #20]
 800545e:	4313      	orrs	r3, r2
 8005460:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005462:	683b      	ldr	r3, [r7, #0]
 8005464:	689a      	ldr	r2, [r3, #8]
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800546a:	683b      	ldr	r3, [r7, #0]
 800546c:	681a      	ldr	r2, [r3, #0]
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	4a0c      	ldr	r2, [pc, #48]	@ (80054a8 <TIM_Base_SetConfig+0xf0>)
 8005476:	4293      	cmp	r3, r2
 8005478:	d103      	bne.n	8005482 <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800547a:	683b      	ldr	r3, [r7, #0]
 800547c:	691a      	ldr	r2, [r3, #16]
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	f043 0204 	orr.w	r2, r3, #4
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	2201      	movs	r2, #1
 8005492:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	68fa      	ldr	r2, [r7, #12]
 8005498:	601a      	str	r2, [r3, #0]
}
 800549a:	bf00      	nop
 800549c:	3714      	adds	r7, #20
 800549e:	46bd      	mov	sp, r7
 80054a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054a4:	4770      	bx	lr
 80054a6:	bf00      	nop
 80054a8:	40010000 	.word	0x40010000
 80054ac:	40000400 	.word	0x40000400
 80054b0:	40000800 	.word	0x40000800
 80054b4:	40000c00 	.word	0x40000c00
 80054b8:	40014000 	.word	0x40014000
 80054bc:	40014400 	.word	0x40014400
 80054c0:	40014800 	.word	0x40014800

080054c4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80054c4:	b480      	push	{r7}
 80054c6:	b087      	sub	sp, #28
 80054c8:	af00      	add	r7, sp, #0
 80054ca:	6078      	str	r0, [r7, #4]
 80054cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	6a1b      	ldr	r3, [r3, #32]
 80054d2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	6a1b      	ldr	r3, [r3, #32]
 80054d8:	f023 0201 	bic.w	r2, r3, #1
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	685b      	ldr	r3, [r3, #4]
 80054e4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	699b      	ldr	r3, [r3, #24]
 80054ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80054f2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	f023 0303 	bic.w	r3, r3, #3
 80054fa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80054fc:	683b      	ldr	r3, [r7, #0]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	68fa      	ldr	r2, [r7, #12]
 8005502:	4313      	orrs	r3, r2
 8005504:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005506:	697b      	ldr	r3, [r7, #20]
 8005508:	f023 0302 	bic.w	r3, r3, #2
 800550c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800550e:	683b      	ldr	r3, [r7, #0]
 8005510:	689b      	ldr	r3, [r3, #8]
 8005512:	697a      	ldr	r2, [r7, #20]
 8005514:	4313      	orrs	r3, r2
 8005516:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	4a1c      	ldr	r2, [pc, #112]	@ (800558c <TIM_OC1_SetConfig+0xc8>)
 800551c:	4293      	cmp	r3, r2
 800551e:	d10c      	bne.n	800553a <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005520:	697b      	ldr	r3, [r7, #20]
 8005522:	f023 0308 	bic.w	r3, r3, #8
 8005526:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005528:	683b      	ldr	r3, [r7, #0]
 800552a:	68db      	ldr	r3, [r3, #12]
 800552c:	697a      	ldr	r2, [r7, #20]
 800552e:	4313      	orrs	r3, r2
 8005530:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005532:	697b      	ldr	r3, [r7, #20]
 8005534:	f023 0304 	bic.w	r3, r3, #4
 8005538:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	4a13      	ldr	r2, [pc, #76]	@ (800558c <TIM_OC1_SetConfig+0xc8>)
 800553e:	4293      	cmp	r3, r2
 8005540:	d111      	bne.n	8005566 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005542:	693b      	ldr	r3, [r7, #16]
 8005544:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005548:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800554a:	693b      	ldr	r3, [r7, #16]
 800554c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005550:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005552:	683b      	ldr	r3, [r7, #0]
 8005554:	695b      	ldr	r3, [r3, #20]
 8005556:	693a      	ldr	r2, [r7, #16]
 8005558:	4313      	orrs	r3, r2
 800555a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800555c:	683b      	ldr	r3, [r7, #0]
 800555e:	699b      	ldr	r3, [r3, #24]
 8005560:	693a      	ldr	r2, [r7, #16]
 8005562:	4313      	orrs	r3, r2
 8005564:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	693a      	ldr	r2, [r7, #16]
 800556a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	68fa      	ldr	r2, [r7, #12]
 8005570:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005572:	683b      	ldr	r3, [r7, #0]
 8005574:	685a      	ldr	r2, [r3, #4]
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	697a      	ldr	r2, [r7, #20]
 800557e:	621a      	str	r2, [r3, #32]
}
 8005580:	bf00      	nop
 8005582:	371c      	adds	r7, #28
 8005584:	46bd      	mov	sp, r7
 8005586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800558a:	4770      	bx	lr
 800558c:	40010000 	.word	0x40010000

08005590 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005590:	b480      	push	{r7}
 8005592:	b087      	sub	sp, #28
 8005594:	af00      	add	r7, sp, #0
 8005596:	6078      	str	r0, [r7, #4]
 8005598:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	6a1b      	ldr	r3, [r3, #32]
 800559e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	6a1b      	ldr	r3, [r3, #32]
 80055a4:	f023 0210 	bic.w	r2, r3, #16
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	685b      	ldr	r3, [r3, #4]
 80055b0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	699b      	ldr	r3, [r3, #24]
 80055b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80055be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80055c6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80055c8:	683b      	ldr	r3, [r7, #0]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	021b      	lsls	r3, r3, #8
 80055ce:	68fa      	ldr	r2, [r7, #12]
 80055d0:	4313      	orrs	r3, r2
 80055d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80055d4:	697b      	ldr	r3, [r7, #20]
 80055d6:	f023 0320 	bic.w	r3, r3, #32
 80055da:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80055dc:	683b      	ldr	r3, [r7, #0]
 80055de:	689b      	ldr	r3, [r3, #8]
 80055e0:	011b      	lsls	r3, r3, #4
 80055e2:	697a      	ldr	r2, [r7, #20]
 80055e4:	4313      	orrs	r3, r2
 80055e6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	4a1e      	ldr	r2, [pc, #120]	@ (8005664 <TIM_OC2_SetConfig+0xd4>)
 80055ec:	4293      	cmp	r3, r2
 80055ee:	d10d      	bne.n	800560c <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80055f0:	697b      	ldr	r3, [r7, #20]
 80055f2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80055f6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80055f8:	683b      	ldr	r3, [r7, #0]
 80055fa:	68db      	ldr	r3, [r3, #12]
 80055fc:	011b      	lsls	r3, r3, #4
 80055fe:	697a      	ldr	r2, [r7, #20]
 8005600:	4313      	orrs	r3, r2
 8005602:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005604:	697b      	ldr	r3, [r7, #20]
 8005606:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800560a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	4a15      	ldr	r2, [pc, #84]	@ (8005664 <TIM_OC2_SetConfig+0xd4>)
 8005610:	4293      	cmp	r3, r2
 8005612:	d113      	bne.n	800563c <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005614:	693b      	ldr	r3, [r7, #16]
 8005616:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800561a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800561c:	693b      	ldr	r3, [r7, #16]
 800561e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005622:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005624:	683b      	ldr	r3, [r7, #0]
 8005626:	695b      	ldr	r3, [r3, #20]
 8005628:	009b      	lsls	r3, r3, #2
 800562a:	693a      	ldr	r2, [r7, #16]
 800562c:	4313      	orrs	r3, r2
 800562e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005630:	683b      	ldr	r3, [r7, #0]
 8005632:	699b      	ldr	r3, [r3, #24]
 8005634:	009b      	lsls	r3, r3, #2
 8005636:	693a      	ldr	r2, [r7, #16]
 8005638:	4313      	orrs	r3, r2
 800563a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	693a      	ldr	r2, [r7, #16]
 8005640:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	68fa      	ldr	r2, [r7, #12]
 8005646:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005648:	683b      	ldr	r3, [r7, #0]
 800564a:	685a      	ldr	r2, [r3, #4]
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	697a      	ldr	r2, [r7, #20]
 8005654:	621a      	str	r2, [r3, #32]
}
 8005656:	bf00      	nop
 8005658:	371c      	adds	r7, #28
 800565a:	46bd      	mov	sp, r7
 800565c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005660:	4770      	bx	lr
 8005662:	bf00      	nop
 8005664:	40010000 	.word	0x40010000

08005668 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005668:	b480      	push	{r7}
 800566a:	b087      	sub	sp, #28
 800566c:	af00      	add	r7, sp, #0
 800566e:	6078      	str	r0, [r7, #4]
 8005670:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	6a1b      	ldr	r3, [r3, #32]
 8005676:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	6a1b      	ldr	r3, [r3, #32]
 800567c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	685b      	ldr	r3, [r3, #4]
 8005688:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	69db      	ldr	r3, [r3, #28]
 800568e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005696:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	f023 0303 	bic.w	r3, r3, #3
 800569e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80056a0:	683b      	ldr	r3, [r7, #0]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	68fa      	ldr	r2, [r7, #12]
 80056a6:	4313      	orrs	r3, r2
 80056a8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80056aa:	697b      	ldr	r3, [r7, #20]
 80056ac:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80056b0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80056b2:	683b      	ldr	r3, [r7, #0]
 80056b4:	689b      	ldr	r3, [r3, #8]
 80056b6:	021b      	lsls	r3, r3, #8
 80056b8:	697a      	ldr	r2, [r7, #20]
 80056ba:	4313      	orrs	r3, r2
 80056bc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	4a1d      	ldr	r2, [pc, #116]	@ (8005738 <TIM_OC3_SetConfig+0xd0>)
 80056c2:	4293      	cmp	r3, r2
 80056c4:	d10d      	bne.n	80056e2 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80056c6:	697b      	ldr	r3, [r7, #20]
 80056c8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80056cc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80056ce:	683b      	ldr	r3, [r7, #0]
 80056d0:	68db      	ldr	r3, [r3, #12]
 80056d2:	021b      	lsls	r3, r3, #8
 80056d4:	697a      	ldr	r2, [r7, #20]
 80056d6:	4313      	orrs	r3, r2
 80056d8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80056da:	697b      	ldr	r3, [r7, #20]
 80056dc:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80056e0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	4a14      	ldr	r2, [pc, #80]	@ (8005738 <TIM_OC3_SetConfig+0xd0>)
 80056e6:	4293      	cmp	r3, r2
 80056e8:	d113      	bne.n	8005712 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80056ea:	693b      	ldr	r3, [r7, #16]
 80056ec:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80056f0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80056f2:	693b      	ldr	r3, [r7, #16]
 80056f4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80056f8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80056fa:	683b      	ldr	r3, [r7, #0]
 80056fc:	695b      	ldr	r3, [r3, #20]
 80056fe:	011b      	lsls	r3, r3, #4
 8005700:	693a      	ldr	r2, [r7, #16]
 8005702:	4313      	orrs	r3, r2
 8005704:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005706:	683b      	ldr	r3, [r7, #0]
 8005708:	699b      	ldr	r3, [r3, #24]
 800570a:	011b      	lsls	r3, r3, #4
 800570c:	693a      	ldr	r2, [r7, #16]
 800570e:	4313      	orrs	r3, r2
 8005710:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	693a      	ldr	r2, [r7, #16]
 8005716:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	68fa      	ldr	r2, [r7, #12]
 800571c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800571e:	683b      	ldr	r3, [r7, #0]
 8005720:	685a      	ldr	r2, [r3, #4]
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	697a      	ldr	r2, [r7, #20]
 800572a:	621a      	str	r2, [r3, #32]
}
 800572c:	bf00      	nop
 800572e:	371c      	adds	r7, #28
 8005730:	46bd      	mov	sp, r7
 8005732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005736:	4770      	bx	lr
 8005738:	40010000 	.word	0x40010000

0800573c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800573c:	b480      	push	{r7}
 800573e:	b087      	sub	sp, #28
 8005740:	af00      	add	r7, sp, #0
 8005742:	6078      	str	r0, [r7, #4]
 8005744:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	6a1b      	ldr	r3, [r3, #32]
 800574a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	6a1b      	ldr	r3, [r3, #32]
 8005750:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	685b      	ldr	r3, [r3, #4]
 800575c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	69db      	ldr	r3, [r3, #28]
 8005762:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800576a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005772:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005774:	683b      	ldr	r3, [r7, #0]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	021b      	lsls	r3, r3, #8
 800577a:	68fa      	ldr	r2, [r7, #12]
 800577c:	4313      	orrs	r3, r2
 800577e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005780:	693b      	ldr	r3, [r7, #16]
 8005782:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005786:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005788:	683b      	ldr	r3, [r7, #0]
 800578a:	689b      	ldr	r3, [r3, #8]
 800578c:	031b      	lsls	r3, r3, #12
 800578e:	693a      	ldr	r2, [r7, #16]
 8005790:	4313      	orrs	r3, r2
 8005792:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	4a10      	ldr	r2, [pc, #64]	@ (80057d8 <TIM_OC4_SetConfig+0x9c>)
 8005798:	4293      	cmp	r3, r2
 800579a:	d109      	bne.n	80057b0 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800579c:	697b      	ldr	r3, [r7, #20]
 800579e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80057a2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80057a4:	683b      	ldr	r3, [r7, #0]
 80057a6:	695b      	ldr	r3, [r3, #20]
 80057a8:	019b      	lsls	r3, r3, #6
 80057aa:	697a      	ldr	r2, [r7, #20]
 80057ac:	4313      	orrs	r3, r2
 80057ae:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	697a      	ldr	r2, [r7, #20]
 80057b4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	68fa      	ldr	r2, [r7, #12]
 80057ba:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80057bc:	683b      	ldr	r3, [r7, #0]
 80057be:	685a      	ldr	r2, [r3, #4]
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	693a      	ldr	r2, [r7, #16]
 80057c8:	621a      	str	r2, [r3, #32]
}
 80057ca:	bf00      	nop
 80057cc:	371c      	adds	r7, #28
 80057ce:	46bd      	mov	sp, r7
 80057d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057d4:	4770      	bx	lr
 80057d6:	bf00      	nop
 80057d8:	40010000 	.word	0x40010000

080057dc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80057dc:	b480      	push	{r7}
 80057de:	b087      	sub	sp, #28
 80057e0:	af00      	add	r7, sp, #0
 80057e2:	60f8      	str	r0, [r7, #12]
 80057e4:	60b9      	str	r1, [r7, #8]
 80057e6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	6a1b      	ldr	r3, [r3, #32]
 80057ec:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	6a1b      	ldr	r3, [r3, #32]
 80057f2:	f023 0201 	bic.w	r2, r3, #1
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	699b      	ldr	r3, [r3, #24]
 80057fe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005800:	693b      	ldr	r3, [r7, #16]
 8005802:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005806:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	011b      	lsls	r3, r3, #4
 800580c:	693a      	ldr	r2, [r7, #16]
 800580e:	4313      	orrs	r3, r2
 8005810:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005812:	697b      	ldr	r3, [r7, #20]
 8005814:	f023 030a 	bic.w	r3, r3, #10
 8005818:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800581a:	697a      	ldr	r2, [r7, #20]
 800581c:	68bb      	ldr	r3, [r7, #8]
 800581e:	4313      	orrs	r3, r2
 8005820:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	693a      	ldr	r2, [r7, #16]
 8005826:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	697a      	ldr	r2, [r7, #20]
 800582c:	621a      	str	r2, [r3, #32]
}
 800582e:	bf00      	nop
 8005830:	371c      	adds	r7, #28
 8005832:	46bd      	mov	sp, r7
 8005834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005838:	4770      	bx	lr

0800583a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800583a:	b480      	push	{r7}
 800583c:	b087      	sub	sp, #28
 800583e:	af00      	add	r7, sp, #0
 8005840:	60f8      	str	r0, [r7, #12]
 8005842:	60b9      	str	r1, [r7, #8]
 8005844:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	6a1b      	ldr	r3, [r3, #32]
 800584a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	6a1b      	ldr	r3, [r3, #32]
 8005850:	f023 0210 	bic.w	r2, r3, #16
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	699b      	ldr	r3, [r3, #24]
 800585c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800585e:	693b      	ldr	r3, [r7, #16]
 8005860:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005864:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	031b      	lsls	r3, r3, #12
 800586a:	693a      	ldr	r2, [r7, #16]
 800586c:	4313      	orrs	r3, r2
 800586e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005870:	697b      	ldr	r3, [r7, #20]
 8005872:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005876:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005878:	68bb      	ldr	r3, [r7, #8]
 800587a:	011b      	lsls	r3, r3, #4
 800587c:	697a      	ldr	r2, [r7, #20]
 800587e:	4313      	orrs	r3, r2
 8005880:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	693a      	ldr	r2, [r7, #16]
 8005886:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	697a      	ldr	r2, [r7, #20]
 800588c:	621a      	str	r2, [r3, #32]
}
 800588e:	bf00      	nop
 8005890:	371c      	adds	r7, #28
 8005892:	46bd      	mov	sp, r7
 8005894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005898:	4770      	bx	lr

0800589a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800589a:	b480      	push	{r7}
 800589c:	b085      	sub	sp, #20
 800589e:	af00      	add	r7, sp, #0
 80058a0:	6078      	str	r0, [r7, #4]
 80058a2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	689b      	ldr	r3, [r3, #8]
 80058a8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80058b0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80058b2:	683a      	ldr	r2, [r7, #0]
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	4313      	orrs	r3, r2
 80058b8:	f043 0307 	orr.w	r3, r3, #7
 80058bc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	68fa      	ldr	r2, [r7, #12]
 80058c2:	609a      	str	r2, [r3, #8]
}
 80058c4:	bf00      	nop
 80058c6:	3714      	adds	r7, #20
 80058c8:	46bd      	mov	sp, r7
 80058ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ce:	4770      	bx	lr

080058d0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80058d0:	b480      	push	{r7}
 80058d2:	b087      	sub	sp, #28
 80058d4:	af00      	add	r7, sp, #0
 80058d6:	60f8      	str	r0, [r7, #12]
 80058d8:	60b9      	str	r1, [r7, #8]
 80058da:	607a      	str	r2, [r7, #4]
 80058dc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	689b      	ldr	r3, [r3, #8]
 80058e2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80058e4:	697b      	ldr	r3, [r7, #20]
 80058e6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80058ea:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80058ec:	683b      	ldr	r3, [r7, #0]
 80058ee:	021a      	lsls	r2, r3, #8
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	431a      	orrs	r2, r3
 80058f4:	68bb      	ldr	r3, [r7, #8]
 80058f6:	4313      	orrs	r3, r2
 80058f8:	697a      	ldr	r2, [r7, #20]
 80058fa:	4313      	orrs	r3, r2
 80058fc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	697a      	ldr	r2, [r7, #20]
 8005902:	609a      	str	r2, [r3, #8]
}
 8005904:	bf00      	nop
 8005906:	371c      	adds	r7, #28
 8005908:	46bd      	mov	sp, r7
 800590a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800590e:	4770      	bx	lr

08005910 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005910:	b480      	push	{r7}
 8005912:	b087      	sub	sp, #28
 8005914:	af00      	add	r7, sp, #0
 8005916:	60f8      	str	r0, [r7, #12]
 8005918:	60b9      	str	r1, [r7, #8]
 800591a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800591c:	68bb      	ldr	r3, [r7, #8]
 800591e:	f003 031f 	and.w	r3, r3, #31
 8005922:	2201      	movs	r2, #1
 8005924:	fa02 f303 	lsl.w	r3, r2, r3
 8005928:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	6a1a      	ldr	r2, [r3, #32]
 800592e:	697b      	ldr	r3, [r7, #20]
 8005930:	43db      	mvns	r3, r3
 8005932:	401a      	ands	r2, r3
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	6a1a      	ldr	r2, [r3, #32]
 800593c:	68bb      	ldr	r3, [r7, #8]
 800593e:	f003 031f 	and.w	r3, r3, #31
 8005942:	6879      	ldr	r1, [r7, #4]
 8005944:	fa01 f303 	lsl.w	r3, r1, r3
 8005948:	431a      	orrs	r2, r3
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	621a      	str	r2, [r3, #32]
}
 800594e:	bf00      	nop
 8005950:	371c      	adds	r7, #28
 8005952:	46bd      	mov	sp, r7
 8005954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005958:	4770      	bx	lr
	...

0800595c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800595c:	b480      	push	{r7}
 800595e:	b085      	sub	sp, #20
 8005960:	af00      	add	r7, sp, #0
 8005962:	6078      	str	r0, [r7, #4]
 8005964:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800596c:	2b01      	cmp	r3, #1
 800596e:	d101      	bne.n	8005974 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005970:	2302      	movs	r3, #2
 8005972:	e050      	b.n	8005a16 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	2201      	movs	r2, #1
 8005978:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	2202      	movs	r2, #2
 8005980:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	685b      	ldr	r3, [r3, #4]
 800598a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	689b      	ldr	r3, [r3, #8]
 8005992:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800599a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800599c:	683b      	ldr	r3, [r7, #0]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	68fa      	ldr	r2, [r7, #12]
 80059a2:	4313      	orrs	r3, r2
 80059a4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	68fa      	ldr	r2, [r7, #12]
 80059ac:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	4a1c      	ldr	r2, [pc, #112]	@ (8005a24 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80059b4:	4293      	cmp	r3, r2
 80059b6:	d018      	beq.n	80059ea <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80059c0:	d013      	beq.n	80059ea <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	4a18      	ldr	r2, [pc, #96]	@ (8005a28 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80059c8:	4293      	cmp	r3, r2
 80059ca:	d00e      	beq.n	80059ea <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	4a16      	ldr	r2, [pc, #88]	@ (8005a2c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80059d2:	4293      	cmp	r3, r2
 80059d4:	d009      	beq.n	80059ea <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	4a15      	ldr	r2, [pc, #84]	@ (8005a30 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80059dc:	4293      	cmp	r3, r2
 80059de:	d004      	beq.n	80059ea <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	4a13      	ldr	r2, [pc, #76]	@ (8005a34 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80059e6:	4293      	cmp	r3, r2
 80059e8:	d10c      	bne.n	8005a04 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80059ea:	68bb      	ldr	r3, [r7, #8]
 80059ec:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80059f0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80059f2:	683b      	ldr	r3, [r7, #0]
 80059f4:	685b      	ldr	r3, [r3, #4]
 80059f6:	68ba      	ldr	r2, [r7, #8]
 80059f8:	4313      	orrs	r3, r2
 80059fa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	68ba      	ldr	r2, [r7, #8]
 8005a02:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	2201      	movs	r2, #1
 8005a08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	2200      	movs	r2, #0
 8005a10:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005a14:	2300      	movs	r3, #0
}
 8005a16:	4618      	mov	r0, r3
 8005a18:	3714      	adds	r7, #20
 8005a1a:	46bd      	mov	sp, r7
 8005a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a20:	4770      	bx	lr
 8005a22:	bf00      	nop
 8005a24:	40010000 	.word	0x40010000
 8005a28:	40000400 	.word	0x40000400
 8005a2c:	40000800 	.word	0x40000800
 8005a30:	40000c00 	.word	0x40000c00
 8005a34:	40014000 	.word	0x40014000

08005a38 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005a38:	b580      	push	{r7, lr}
 8005a3a:	b082      	sub	sp, #8
 8005a3c:	af00      	add	r7, sp, #0
 8005a3e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d101      	bne.n	8005a4a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005a46:	2301      	movs	r3, #1
 8005a48:	e042      	b.n	8005ad0 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005a50:	b2db      	uxtb	r3, r3
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d106      	bne.n	8005a64 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	2200      	movs	r2, #0
 8005a5a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005a5e:	6878      	ldr	r0, [r7, #4]
 8005a60:	f7fd f89a 	bl	8002b98 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	2224      	movs	r2, #36	@ 0x24
 8005a68:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	68da      	ldr	r2, [r3, #12]
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005a7a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005a7c:	6878      	ldr	r0, [r7, #4]
 8005a7e:	f000 f82b 	bl	8005ad8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	691a      	ldr	r2, [r3, #16]
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005a90:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	695a      	ldr	r2, [r3, #20]
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005aa0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	68da      	ldr	r2, [r3, #12]
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005ab0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	2200      	movs	r2, #0
 8005ab6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	2220      	movs	r2, #32
 8005abc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	2220      	movs	r2, #32
 8005ac4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	2200      	movs	r2, #0
 8005acc:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005ace:	2300      	movs	r3, #0
}
 8005ad0:	4618      	mov	r0, r3
 8005ad2:	3708      	adds	r7, #8
 8005ad4:	46bd      	mov	sp, r7
 8005ad6:	bd80      	pop	{r7, pc}

08005ad8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005ad8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005adc:	b0c0      	sub	sp, #256	@ 0x100
 8005ade:	af00      	add	r7, sp, #0
 8005ae0:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005ae4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	691b      	ldr	r3, [r3, #16]
 8005aec:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005af0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005af4:	68d9      	ldr	r1, [r3, #12]
 8005af6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005afa:	681a      	ldr	r2, [r3, #0]
 8005afc:	ea40 0301 	orr.w	r3, r0, r1
 8005b00:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005b02:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b06:	689a      	ldr	r2, [r3, #8]
 8005b08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b0c:	691b      	ldr	r3, [r3, #16]
 8005b0e:	431a      	orrs	r2, r3
 8005b10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b14:	695b      	ldr	r3, [r3, #20]
 8005b16:	431a      	orrs	r2, r3
 8005b18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b1c:	69db      	ldr	r3, [r3, #28]
 8005b1e:	4313      	orrs	r3, r2
 8005b20:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005b24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	68db      	ldr	r3, [r3, #12]
 8005b2c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005b30:	f021 010c 	bic.w	r1, r1, #12
 8005b34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b38:	681a      	ldr	r2, [r3, #0]
 8005b3a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005b3e:	430b      	orrs	r3, r1
 8005b40:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005b42:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	695b      	ldr	r3, [r3, #20]
 8005b4a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8005b4e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b52:	6999      	ldr	r1, [r3, #24]
 8005b54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b58:	681a      	ldr	r2, [r3, #0]
 8005b5a:	ea40 0301 	orr.w	r3, r0, r1
 8005b5e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005b60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b64:	681a      	ldr	r2, [r3, #0]
 8005b66:	4b8f      	ldr	r3, [pc, #572]	@ (8005da4 <UART_SetConfig+0x2cc>)
 8005b68:	429a      	cmp	r2, r3
 8005b6a:	d005      	beq.n	8005b78 <UART_SetConfig+0xa0>
 8005b6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b70:	681a      	ldr	r2, [r3, #0]
 8005b72:	4b8d      	ldr	r3, [pc, #564]	@ (8005da8 <UART_SetConfig+0x2d0>)
 8005b74:	429a      	cmp	r2, r3
 8005b76:	d104      	bne.n	8005b82 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005b78:	f7fe fe2c 	bl	80047d4 <HAL_RCC_GetPCLK2Freq>
 8005b7c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005b80:	e003      	b.n	8005b8a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005b82:	f7fe fe13 	bl	80047ac <HAL_RCC_GetPCLK1Freq>
 8005b86:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005b8a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b8e:	69db      	ldr	r3, [r3, #28]
 8005b90:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005b94:	f040 810c 	bne.w	8005db0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005b98:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005b9c:	2200      	movs	r2, #0
 8005b9e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005ba2:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8005ba6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8005baa:	4622      	mov	r2, r4
 8005bac:	462b      	mov	r3, r5
 8005bae:	1891      	adds	r1, r2, r2
 8005bb0:	65b9      	str	r1, [r7, #88]	@ 0x58
 8005bb2:	415b      	adcs	r3, r3
 8005bb4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005bb6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005bba:	4621      	mov	r1, r4
 8005bbc:	eb12 0801 	adds.w	r8, r2, r1
 8005bc0:	4629      	mov	r1, r5
 8005bc2:	eb43 0901 	adc.w	r9, r3, r1
 8005bc6:	f04f 0200 	mov.w	r2, #0
 8005bca:	f04f 0300 	mov.w	r3, #0
 8005bce:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005bd2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005bd6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005bda:	4690      	mov	r8, r2
 8005bdc:	4699      	mov	r9, r3
 8005bde:	4623      	mov	r3, r4
 8005be0:	eb18 0303 	adds.w	r3, r8, r3
 8005be4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005be8:	462b      	mov	r3, r5
 8005bea:	eb49 0303 	adc.w	r3, r9, r3
 8005bee:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005bf2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005bf6:	685b      	ldr	r3, [r3, #4]
 8005bf8:	2200      	movs	r2, #0
 8005bfa:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005bfe:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8005c02:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005c06:	460b      	mov	r3, r1
 8005c08:	18db      	adds	r3, r3, r3
 8005c0a:	653b      	str	r3, [r7, #80]	@ 0x50
 8005c0c:	4613      	mov	r3, r2
 8005c0e:	eb42 0303 	adc.w	r3, r2, r3
 8005c12:	657b      	str	r3, [r7, #84]	@ 0x54
 8005c14:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005c18:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005c1c:	f7fb f83c 	bl	8000c98 <__aeabi_uldivmod>
 8005c20:	4602      	mov	r2, r0
 8005c22:	460b      	mov	r3, r1
 8005c24:	4b61      	ldr	r3, [pc, #388]	@ (8005dac <UART_SetConfig+0x2d4>)
 8005c26:	fba3 2302 	umull	r2, r3, r3, r2
 8005c2a:	095b      	lsrs	r3, r3, #5
 8005c2c:	011c      	lsls	r4, r3, #4
 8005c2e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005c32:	2200      	movs	r2, #0
 8005c34:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005c38:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8005c3c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8005c40:	4642      	mov	r2, r8
 8005c42:	464b      	mov	r3, r9
 8005c44:	1891      	adds	r1, r2, r2
 8005c46:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005c48:	415b      	adcs	r3, r3
 8005c4a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005c4c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005c50:	4641      	mov	r1, r8
 8005c52:	eb12 0a01 	adds.w	sl, r2, r1
 8005c56:	4649      	mov	r1, r9
 8005c58:	eb43 0b01 	adc.w	fp, r3, r1
 8005c5c:	f04f 0200 	mov.w	r2, #0
 8005c60:	f04f 0300 	mov.w	r3, #0
 8005c64:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005c68:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005c6c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005c70:	4692      	mov	sl, r2
 8005c72:	469b      	mov	fp, r3
 8005c74:	4643      	mov	r3, r8
 8005c76:	eb1a 0303 	adds.w	r3, sl, r3
 8005c7a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005c7e:	464b      	mov	r3, r9
 8005c80:	eb4b 0303 	adc.w	r3, fp, r3
 8005c84:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005c88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c8c:	685b      	ldr	r3, [r3, #4]
 8005c8e:	2200      	movs	r2, #0
 8005c90:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005c94:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8005c98:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005c9c:	460b      	mov	r3, r1
 8005c9e:	18db      	adds	r3, r3, r3
 8005ca0:	643b      	str	r3, [r7, #64]	@ 0x40
 8005ca2:	4613      	mov	r3, r2
 8005ca4:	eb42 0303 	adc.w	r3, r2, r3
 8005ca8:	647b      	str	r3, [r7, #68]	@ 0x44
 8005caa:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8005cae:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8005cb2:	f7fa fff1 	bl	8000c98 <__aeabi_uldivmod>
 8005cb6:	4602      	mov	r2, r0
 8005cb8:	460b      	mov	r3, r1
 8005cba:	4611      	mov	r1, r2
 8005cbc:	4b3b      	ldr	r3, [pc, #236]	@ (8005dac <UART_SetConfig+0x2d4>)
 8005cbe:	fba3 2301 	umull	r2, r3, r3, r1
 8005cc2:	095b      	lsrs	r3, r3, #5
 8005cc4:	2264      	movs	r2, #100	@ 0x64
 8005cc6:	fb02 f303 	mul.w	r3, r2, r3
 8005cca:	1acb      	subs	r3, r1, r3
 8005ccc:	00db      	lsls	r3, r3, #3
 8005cce:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8005cd2:	4b36      	ldr	r3, [pc, #216]	@ (8005dac <UART_SetConfig+0x2d4>)
 8005cd4:	fba3 2302 	umull	r2, r3, r3, r2
 8005cd8:	095b      	lsrs	r3, r3, #5
 8005cda:	005b      	lsls	r3, r3, #1
 8005cdc:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005ce0:	441c      	add	r4, r3
 8005ce2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005ce6:	2200      	movs	r2, #0
 8005ce8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005cec:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8005cf0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8005cf4:	4642      	mov	r2, r8
 8005cf6:	464b      	mov	r3, r9
 8005cf8:	1891      	adds	r1, r2, r2
 8005cfa:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005cfc:	415b      	adcs	r3, r3
 8005cfe:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005d00:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005d04:	4641      	mov	r1, r8
 8005d06:	1851      	adds	r1, r2, r1
 8005d08:	6339      	str	r1, [r7, #48]	@ 0x30
 8005d0a:	4649      	mov	r1, r9
 8005d0c:	414b      	adcs	r3, r1
 8005d0e:	637b      	str	r3, [r7, #52]	@ 0x34
 8005d10:	f04f 0200 	mov.w	r2, #0
 8005d14:	f04f 0300 	mov.w	r3, #0
 8005d18:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8005d1c:	4659      	mov	r1, fp
 8005d1e:	00cb      	lsls	r3, r1, #3
 8005d20:	4651      	mov	r1, sl
 8005d22:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005d26:	4651      	mov	r1, sl
 8005d28:	00ca      	lsls	r2, r1, #3
 8005d2a:	4610      	mov	r0, r2
 8005d2c:	4619      	mov	r1, r3
 8005d2e:	4603      	mov	r3, r0
 8005d30:	4642      	mov	r2, r8
 8005d32:	189b      	adds	r3, r3, r2
 8005d34:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005d38:	464b      	mov	r3, r9
 8005d3a:	460a      	mov	r2, r1
 8005d3c:	eb42 0303 	adc.w	r3, r2, r3
 8005d40:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005d44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d48:	685b      	ldr	r3, [r3, #4]
 8005d4a:	2200      	movs	r2, #0
 8005d4c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005d50:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8005d54:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005d58:	460b      	mov	r3, r1
 8005d5a:	18db      	adds	r3, r3, r3
 8005d5c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005d5e:	4613      	mov	r3, r2
 8005d60:	eb42 0303 	adc.w	r3, r2, r3
 8005d64:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005d66:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005d6a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8005d6e:	f7fa ff93 	bl	8000c98 <__aeabi_uldivmod>
 8005d72:	4602      	mov	r2, r0
 8005d74:	460b      	mov	r3, r1
 8005d76:	4b0d      	ldr	r3, [pc, #52]	@ (8005dac <UART_SetConfig+0x2d4>)
 8005d78:	fba3 1302 	umull	r1, r3, r3, r2
 8005d7c:	095b      	lsrs	r3, r3, #5
 8005d7e:	2164      	movs	r1, #100	@ 0x64
 8005d80:	fb01 f303 	mul.w	r3, r1, r3
 8005d84:	1ad3      	subs	r3, r2, r3
 8005d86:	00db      	lsls	r3, r3, #3
 8005d88:	3332      	adds	r3, #50	@ 0x32
 8005d8a:	4a08      	ldr	r2, [pc, #32]	@ (8005dac <UART_SetConfig+0x2d4>)
 8005d8c:	fba2 2303 	umull	r2, r3, r2, r3
 8005d90:	095b      	lsrs	r3, r3, #5
 8005d92:	f003 0207 	and.w	r2, r3, #7
 8005d96:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	4422      	add	r2, r4
 8005d9e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005da0:	e106      	b.n	8005fb0 <UART_SetConfig+0x4d8>
 8005da2:	bf00      	nop
 8005da4:	40011000 	.word	0x40011000
 8005da8:	40011400 	.word	0x40011400
 8005dac:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005db0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005db4:	2200      	movs	r2, #0
 8005db6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005dba:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8005dbe:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8005dc2:	4642      	mov	r2, r8
 8005dc4:	464b      	mov	r3, r9
 8005dc6:	1891      	adds	r1, r2, r2
 8005dc8:	6239      	str	r1, [r7, #32]
 8005dca:	415b      	adcs	r3, r3
 8005dcc:	627b      	str	r3, [r7, #36]	@ 0x24
 8005dce:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005dd2:	4641      	mov	r1, r8
 8005dd4:	1854      	adds	r4, r2, r1
 8005dd6:	4649      	mov	r1, r9
 8005dd8:	eb43 0501 	adc.w	r5, r3, r1
 8005ddc:	f04f 0200 	mov.w	r2, #0
 8005de0:	f04f 0300 	mov.w	r3, #0
 8005de4:	00eb      	lsls	r3, r5, #3
 8005de6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005dea:	00e2      	lsls	r2, r4, #3
 8005dec:	4614      	mov	r4, r2
 8005dee:	461d      	mov	r5, r3
 8005df0:	4643      	mov	r3, r8
 8005df2:	18e3      	adds	r3, r4, r3
 8005df4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005df8:	464b      	mov	r3, r9
 8005dfa:	eb45 0303 	adc.w	r3, r5, r3
 8005dfe:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005e02:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e06:	685b      	ldr	r3, [r3, #4]
 8005e08:	2200      	movs	r2, #0
 8005e0a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005e0e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005e12:	f04f 0200 	mov.w	r2, #0
 8005e16:	f04f 0300 	mov.w	r3, #0
 8005e1a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8005e1e:	4629      	mov	r1, r5
 8005e20:	008b      	lsls	r3, r1, #2
 8005e22:	4621      	mov	r1, r4
 8005e24:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005e28:	4621      	mov	r1, r4
 8005e2a:	008a      	lsls	r2, r1, #2
 8005e2c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8005e30:	f7fa ff32 	bl	8000c98 <__aeabi_uldivmod>
 8005e34:	4602      	mov	r2, r0
 8005e36:	460b      	mov	r3, r1
 8005e38:	4b60      	ldr	r3, [pc, #384]	@ (8005fbc <UART_SetConfig+0x4e4>)
 8005e3a:	fba3 2302 	umull	r2, r3, r3, r2
 8005e3e:	095b      	lsrs	r3, r3, #5
 8005e40:	011c      	lsls	r4, r3, #4
 8005e42:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005e46:	2200      	movs	r2, #0
 8005e48:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005e4c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005e50:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8005e54:	4642      	mov	r2, r8
 8005e56:	464b      	mov	r3, r9
 8005e58:	1891      	adds	r1, r2, r2
 8005e5a:	61b9      	str	r1, [r7, #24]
 8005e5c:	415b      	adcs	r3, r3
 8005e5e:	61fb      	str	r3, [r7, #28]
 8005e60:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005e64:	4641      	mov	r1, r8
 8005e66:	1851      	adds	r1, r2, r1
 8005e68:	6139      	str	r1, [r7, #16]
 8005e6a:	4649      	mov	r1, r9
 8005e6c:	414b      	adcs	r3, r1
 8005e6e:	617b      	str	r3, [r7, #20]
 8005e70:	f04f 0200 	mov.w	r2, #0
 8005e74:	f04f 0300 	mov.w	r3, #0
 8005e78:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005e7c:	4659      	mov	r1, fp
 8005e7e:	00cb      	lsls	r3, r1, #3
 8005e80:	4651      	mov	r1, sl
 8005e82:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005e86:	4651      	mov	r1, sl
 8005e88:	00ca      	lsls	r2, r1, #3
 8005e8a:	4610      	mov	r0, r2
 8005e8c:	4619      	mov	r1, r3
 8005e8e:	4603      	mov	r3, r0
 8005e90:	4642      	mov	r2, r8
 8005e92:	189b      	adds	r3, r3, r2
 8005e94:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005e98:	464b      	mov	r3, r9
 8005e9a:	460a      	mov	r2, r1
 8005e9c:	eb42 0303 	adc.w	r3, r2, r3
 8005ea0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005ea4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ea8:	685b      	ldr	r3, [r3, #4]
 8005eaa:	2200      	movs	r2, #0
 8005eac:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005eae:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005eb0:	f04f 0200 	mov.w	r2, #0
 8005eb4:	f04f 0300 	mov.w	r3, #0
 8005eb8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8005ebc:	4649      	mov	r1, r9
 8005ebe:	008b      	lsls	r3, r1, #2
 8005ec0:	4641      	mov	r1, r8
 8005ec2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005ec6:	4641      	mov	r1, r8
 8005ec8:	008a      	lsls	r2, r1, #2
 8005eca:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8005ece:	f7fa fee3 	bl	8000c98 <__aeabi_uldivmod>
 8005ed2:	4602      	mov	r2, r0
 8005ed4:	460b      	mov	r3, r1
 8005ed6:	4611      	mov	r1, r2
 8005ed8:	4b38      	ldr	r3, [pc, #224]	@ (8005fbc <UART_SetConfig+0x4e4>)
 8005eda:	fba3 2301 	umull	r2, r3, r3, r1
 8005ede:	095b      	lsrs	r3, r3, #5
 8005ee0:	2264      	movs	r2, #100	@ 0x64
 8005ee2:	fb02 f303 	mul.w	r3, r2, r3
 8005ee6:	1acb      	subs	r3, r1, r3
 8005ee8:	011b      	lsls	r3, r3, #4
 8005eea:	3332      	adds	r3, #50	@ 0x32
 8005eec:	4a33      	ldr	r2, [pc, #204]	@ (8005fbc <UART_SetConfig+0x4e4>)
 8005eee:	fba2 2303 	umull	r2, r3, r2, r3
 8005ef2:	095b      	lsrs	r3, r3, #5
 8005ef4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005ef8:	441c      	add	r4, r3
 8005efa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005efe:	2200      	movs	r2, #0
 8005f00:	673b      	str	r3, [r7, #112]	@ 0x70
 8005f02:	677a      	str	r2, [r7, #116]	@ 0x74
 8005f04:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005f08:	4642      	mov	r2, r8
 8005f0a:	464b      	mov	r3, r9
 8005f0c:	1891      	adds	r1, r2, r2
 8005f0e:	60b9      	str	r1, [r7, #8]
 8005f10:	415b      	adcs	r3, r3
 8005f12:	60fb      	str	r3, [r7, #12]
 8005f14:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005f18:	4641      	mov	r1, r8
 8005f1a:	1851      	adds	r1, r2, r1
 8005f1c:	6039      	str	r1, [r7, #0]
 8005f1e:	4649      	mov	r1, r9
 8005f20:	414b      	adcs	r3, r1
 8005f22:	607b      	str	r3, [r7, #4]
 8005f24:	f04f 0200 	mov.w	r2, #0
 8005f28:	f04f 0300 	mov.w	r3, #0
 8005f2c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005f30:	4659      	mov	r1, fp
 8005f32:	00cb      	lsls	r3, r1, #3
 8005f34:	4651      	mov	r1, sl
 8005f36:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005f3a:	4651      	mov	r1, sl
 8005f3c:	00ca      	lsls	r2, r1, #3
 8005f3e:	4610      	mov	r0, r2
 8005f40:	4619      	mov	r1, r3
 8005f42:	4603      	mov	r3, r0
 8005f44:	4642      	mov	r2, r8
 8005f46:	189b      	adds	r3, r3, r2
 8005f48:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005f4a:	464b      	mov	r3, r9
 8005f4c:	460a      	mov	r2, r1
 8005f4e:	eb42 0303 	adc.w	r3, r2, r3
 8005f52:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005f54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f58:	685b      	ldr	r3, [r3, #4]
 8005f5a:	2200      	movs	r2, #0
 8005f5c:	663b      	str	r3, [r7, #96]	@ 0x60
 8005f5e:	667a      	str	r2, [r7, #100]	@ 0x64
 8005f60:	f04f 0200 	mov.w	r2, #0
 8005f64:	f04f 0300 	mov.w	r3, #0
 8005f68:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8005f6c:	4649      	mov	r1, r9
 8005f6e:	008b      	lsls	r3, r1, #2
 8005f70:	4641      	mov	r1, r8
 8005f72:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005f76:	4641      	mov	r1, r8
 8005f78:	008a      	lsls	r2, r1, #2
 8005f7a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8005f7e:	f7fa fe8b 	bl	8000c98 <__aeabi_uldivmod>
 8005f82:	4602      	mov	r2, r0
 8005f84:	460b      	mov	r3, r1
 8005f86:	4b0d      	ldr	r3, [pc, #52]	@ (8005fbc <UART_SetConfig+0x4e4>)
 8005f88:	fba3 1302 	umull	r1, r3, r3, r2
 8005f8c:	095b      	lsrs	r3, r3, #5
 8005f8e:	2164      	movs	r1, #100	@ 0x64
 8005f90:	fb01 f303 	mul.w	r3, r1, r3
 8005f94:	1ad3      	subs	r3, r2, r3
 8005f96:	011b      	lsls	r3, r3, #4
 8005f98:	3332      	adds	r3, #50	@ 0x32
 8005f9a:	4a08      	ldr	r2, [pc, #32]	@ (8005fbc <UART_SetConfig+0x4e4>)
 8005f9c:	fba2 2303 	umull	r2, r3, r2, r3
 8005fa0:	095b      	lsrs	r3, r3, #5
 8005fa2:	f003 020f 	and.w	r2, r3, #15
 8005fa6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	4422      	add	r2, r4
 8005fae:	609a      	str	r2, [r3, #8]
}
 8005fb0:	bf00      	nop
 8005fb2:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8005fb6:	46bd      	mov	sp, r7
 8005fb8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005fbc:	51eb851f 	.word	0x51eb851f

08005fc0 <__cvt>:
 8005fc0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005fc4:	ec57 6b10 	vmov	r6, r7, d0
 8005fc8:	2f00      	cmp	r7, #0
 8005fca:	460c      	mov	r4, r1
 8005fcc:	4619      	mov	r1, r3
 8005fce:	463b      	mov	r3, r7
 8005fd0:	bfbb      	ittet	lt
 8005fd2:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8005fd6:	461f      	movlt	r7, r3
 8005fd8:	2300      	movge	r3, #0
 8005fda:	232d      	movlt	r3, #45	@ 0x2d
 8005fdc:	700b      	strb	r3, [r1, #0]
 8005fde:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005fe0:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8005fe4:	4691      	mov	r9, r2
 8005fe6:	f023 0820 	bic.w	r8, r3, #32
 8005fea:	bfbc      	itt	lt
 8005fec:	4632      	movlt	r2, r6
 8005fee:	4616      	movlt	r6, r2
 8005ff0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005ff4:	d005      	beq.n	8006002 <__cvt+0x42>
 8005ff6:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8005ffa:	d100      	bne.n	8005ffe <__cvt+0x3e>
 8005ffc:	3401      	adds	r4, #1
 8005ffe:	2102      	movs	r1, #2
 8006000:	e000      	b.n	8006004 <__cvt+0x44>
 8006002:	2103      	movs	r1, #3
 8006004:	ab03      	add	r3, sp, #12
 8006006:	9301      	str	r3, [sp, #4]
 8006008:	ab02      	add	r3, sp, #8
 800600a:	9300      	str	r3, [sp, #0]
 800600c:	ec47 6b10 	vmov	d0, r6, r7
 8006010:	4653      	mov	r3, sl
 8006012:	4622      	mov	r2, r4
 8006014:	f001 f8b8 	bl	8007188 <_dtoa_r>
 8006018:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800601c:	4605      	mov	r5, r0
 800601e:	d119      	bne.n	8006054 <__cvt+0x94>
 8006020:	f019 0f01 	tst.w	r9, #1
 8006024:	d00e      	beq.n	8006044 <__cvt+0x84>
 8006026:	eb00 0904 	add.w	r9, r0, r4
 800602a:	2200      	movs	r2, #0
 800602c:	2300      	movs	r3, #0
 800602e:	4630      	mov	r0, r6
 8006030:	4639      	mov	r1, r7
 8006032:	f7fa fd51 	bl	8000ad8 <__aeabi_dcmpeq>
 8006036:	b108      	cbz	r0, 800603c <__cvt+0x7c>
 8006038:	f8cd 900c 	str.w	r9, [sp, #12]
 800603c:	2230      	movs	r2, #48	@ 0x30
 800603e:	9b03      	ldr	r3, [sp, #12]
 8006040:	454b      	cmp	r3, r9
 8006042:	d31e      	bcc.n	8006082 <__cvt+0xc2>
 8006044:	9b03      	ldr	r3, [sp, #12]
 8006046:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006048:	1b5b      	subs	r3, r3, r5
 800604a:	4628      	mov	r0, r5
 800604c:	6013      	str	r3, [r2, #0]
 800604e:	b004      	add	sp, #16
 8006050:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006054:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006058:	eb00 0904 	add.w	r9, r0, r4
 800605c:	d1e5      	bne.n	800602a <__cvt+0x6a>
 800605e:	7803      	ldrb	r3, [r0, #0]
 8006060:	2b30      	cmp	r3, #48	@ 0x30
 8006062:	d10a      	bne.n	800607a <__cvt+0xba>
 8006064:	2200      	movs	r2, #0
 8006066:	2300      	movs	r3, #0
 8006068:	4630      	mov	r0, r6
 800606a:	4639      	mov	r1, r7
 800606c:	f7fa fd34 	bl	8000ad8 <__aeabi_dcmpeq>
 8006070:	b918      	cbnz	r0, 800607a <__cvt+0xba>
 8006072:	f1c4 0401 	rsb	r4, r4, #1
 8006076:	f8ca 4000 	str.w	r4, [sl]
 800607a:	f8da 3000 	ldr.w	r3, [sl]
 800607e:	4499      	add	r9, r3
 8006080:	e7d3      	b.n	800602a <__cvt+0x6a>
 8006082:	1c59      	adds	r1, r3, #1
 8006084:	9103      	str	r1, [sp, #12]
 8006086:	701a      	strb	r2, [r3, #0]
 8006088:	e7d9      	b.n	800603e <__cvt+0x7e>

0800608a <__exponent>:
 800608a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800608c:	2900      	cmp	r1, #0
 800608e:	bfba      	itte	lt
 8006090:	4249      	neglt	r1, r1
 8006092:	232d      	movlt	r3, #45	@ 0x2d
 8006094:	232b      	movge	r3, #43	@ 0x2b
 8006096:	2909      	cmp	r1, #9
 8006098:	7002      	strb	r2, [r0, #0]
 800609a:	7043      	strb	r3, [r0, #1]
 800609c:	dd29      	ble.n	80060f2 <__exponent+0x68>
 800609e:	f10d 0307 	add.w	r3, sp, #7
 80060a2:	461d      	mov	r5, r3
 80060a4:	270a      	movs	r7, #10
 80060a6:	461a      	mov	r2, r3
 80060a8:	fbb1 f6f7 	udiv	r6, r1, r7
 80060ac:	fb07 1416 	mls	r4, r7, r6, r1
 80060b0:	3430      	adds	r4, #48	@ 0x30
 80060b2:	f802 4c01 	strb.w	r4, [r2, #-1]
 80060b6:	460c      	mov	r4, r1
 80060b8:	2c63      	cmp	r4, #99	@ 0x63
 80060ba:	f103 33ff 	add.w	r3, r3, #4294967295
 80060be:	4631      	mov	r1, r6
 80060c0:	dcf1      	bgt.n	80060a6 <__exponent+0x1c>
 80060c2:	3130      	adds	r1, #48	@ 0x30
 80060c4:	1e94      	subs	r4, r2, #2
 80060c6:	f803 1c01 	strb.w	r1, [r3, #-1]
 80060ca:	1c41      	adds	r1, r0, #1
 80060cc:	4623      	mov	r3, r4
 80060ce:	42ab      	cmp	r3, r5
 80060d0:	d30a      	bcc.n	80060e8 <__exponent+0x5e>
 80060d2:	f10d 0309 	add.w	r3, sp, #9
 80060d6:	1a9b      	subs	r3, r3, r2
 80060d8:	42ac      	cmp	r4, r5
 80060da:	bf88      	it	hi
 80060dc:	2300      	movhi	r3, #0
 80060de:	3302      	adds	r3, #2
 80060e0:	4403      	add	r3, r0
 80060e2:	1a18      	subs	r0, r3, r0
 80060e4:	b003      	add	sp, #12
 80060e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80060e8:	f813 6b01 	ldrb.w	r6, [r3], #1
 80060ec:	f801 6f01 	strb.w	r6, [r1, #1]!
 80060f0:	e7ed      	b.n	80060ce <__exponent+0x44>
 80060f2:	2330      	movs	r3, #48	@ 0x30
 80060f4:	3130      	adds	r1, #48	@ 0x30
 80060f6:	7083      	strb	r3, [r0, #2]
 80060f8:	70c1      	strb	r1, [r0, #3]
 80060fa:	1d03      	adds	r3, r0, #4
 80060fc:	e7f1      	b.n	80060e2 <__exponent+0x58>
	...

08006100 <_printf_float>:
 8006100:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006104:	b08d      	sub	sp, #52	@ 0x34
 8006106:	460c      	mov	r4, r1
 8006108:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800610c:	4616      	mov	r6, r2
 800610e:	461f      	mov	r7, r3
 8006110:	4605      	mov	r5, r0
 8006112:	f000 ff31 	bl	8006f78 <_localeconv_r>
 8006116:	6803      	ldr	r3, [r0, #0]
 8006118:	9304      	str	r3, [sp, #16]
 800611a:	4618      	mov	r0, r3
 800611c:	f7fa f8b0 	bl	8000280 <strlen>
 8006120:	2300      	movs	r3, #0
 8006122:	930a      	str	r3, [sp, #40]	@ 0x28
 8006124:	f8d8 3000 	ldr.w	r3, [r8]
 8006128:	9005      	str	r0, [sp, #20]
 800612a:	3307      	adds	r3, #7
 800612c:	f023 0307 	bic.w	r3, r3, #7
 8006130:	f103 0208 	add.w	r2, r3, #8
 8006134:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006138:	f8d4 b000 	ldr.w	fp, [r4]
 800613c:	f8c8 2000 	str.w	r2, [r8]
 8006140:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006144:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8006148:	9307      	str	r3, [sp, #28]
 800614a:	f8cd 8018 	str.w	r8, [sp, #24]
 800614e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8006152:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006156:	4b9c      	ldr	r3, [pc, #624]	@ (80063c8 <_printf_float+0x2c8>)
 8006158:	f04f 32ff 	mov.w	r2, #4294967295
 800615c:	f7fa fcee 	bl	8000b3c <__aeabi_dcmpun>
 8006160:	bb70      	cbnz	r0, 80061c0 <_printf_float+0xc0>
 8006162:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006166:	4b98      	ldr	r3, [pc, #608]	@ (80063c8 <_printf_float+0x2c8>)
 8006168:	f04f 32ff 	mov.w	r2, #4294967295
 800616c:	f7fa fcc8 	bl	8000b00 <__aeabi_dcmple>
 8006170:	bb30      	cbnz	r0, 80061c0 <_printf_float+0xc0>
 8006172:	2200      	movs	r2, #0
 8006174:	2300      	movs	r3, #0
 8006176:	4640      	mov	r0, r8
 8006178:	4649      	mov	r1, r9
 800617a:	f7fa fcb7 	bl	8000aec <__aeabi_dcmplt>
 800617e:	b110      	cbz	r0, 8006186 <_printf_float+0x86>
 8006180:	232d      	movs	r3, #45	@ 0x2d
 8006182:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006186:	4a91      	ldr	r2, [pc, #580]	@ (80063cc <_printf_float+0x2cc>)
 8006188:	4b91      	ldr	r3, [pc, #580]	@ (80063d0 <_printf_float+0x2d0>)
 800618a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800618e:	bf8c      	ite	hi
 8006190:	4690      	movhi	r8, r2
 8006192:	4698      	movls	r8, r3
 8006194:	2303      	movs	r3, #3
 8006196:	6123      	str	r3, [r4, #16]
 8006198:	f02b 0304 	bic.w	r3, fp, #4
 800619c:	6023      	str	r3, [r4, #0]
 800619e:	f04f 0900 	mov.w	r9, #0
 80061a2:	9700      	str	r7, [sp, #0]
 80061a4:	4633      	mov	r3, r6
 80061a6:	aa0b      	add	r2, sp, #44	@ 0x2c
 80061a8:	4621      	mov	r1, r4
 80061aa:	4628      	mov	r0, r5
 80061ac:	f000 f9d2 	bl	8006554 <_printf_common>
 80061b0:	3001      	adds	r0, #1
 80061b2:	f040 808d 	bne.w	80062d0 <_printf_float+0x1d0>
 80061b6:	f04f 30ff 	mov.w	r0, #4294967295
 80061ba:	b00d      	add	sp, #52	@ 0x34
 80061bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80061c0:	4642      	mov	r2, r8
 80061c2:	464b      	mov	r3, r9
 80061c4:	4640      	mov	r0, r8
 80061c6:	4649      	mov	r1, r9
 80061c8:	f7fa fcb8 	bl	8000b3c <__aeabi_dcmpun>
 80061cc:	b140      	cbz	r0, 80061e0 <_printf_float+0xe0>
 80061ce:	464b      	mov	r3, r9
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	bfbc      	itt	lt
 80061d4:	232d      	movlt	r3, #45	@ 0x2d
 80061d6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80061da:	4a7e      	ldr	r2, [pc, #504]	@ (80063d4 <_printf_float+0x2d4>)
 80061dc:	4b7e      	ldr	r3, [pc, #504]	@ (80063d8 <_printf_float+0x2d8>)
 80061de:	e7d4      	b.n	800618a <_printf_float+0x8a>
 80061e0:	6863      	ldr	r3, [r4, #4]
 80061e2:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80061e6:	9206      	str	r2, [sp, #24]
 80061e8:	1c5a      	adds	r2, r3, #1
 80061ea:	d13b      	bne.n	8006264 <_printf_float+0x164>
 80061ec:	2306      	movs	r3, #6
 80061ee:	6063      	str	r3, [r4, #4]
 80061f0:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80061f4:	2300      	movs	r3, #0
 80061f6:	6022      	str	r2, [r4, #0]
 80061f8:	9303      	str	r3, [sp, #12]
 80061fa:	ab0a      	add	r3, sp, #40	@ 0x28
 80061fc:	e9cd a301 	strd	sl, r3, [sp, #4]
 8006200:	ab09      	add	r3, sp, #36	@ 0x24
 8006202:	9300      	str	r3, [sp, #0]
 8006204:	6861      	ldr	r1, [r4, #4]
 8006206:	ec49 8b10 	vmov	d0, r8, r9
 800620a:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800620e:	4628      	mov	r0, r5
 8006210:	f7ff fed6 	bl	8005fc0 <__cvt>
 8006214:	9b06      	ldr	r3, [sp, #24]
 8006216:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006218:	2b47      	cmp	r3, #71	@ 0x47
 800621a:	4680      	mov	r8, r0
 800621c:	d129      	bne.n	8006272 <_printf_float+0x172>
 800621e:	1cc8      	adds	r0, r1, #3
 8006220:	db02      	blt.n	8006228 <_printf_float+0x128>
 8006222:	6863      	ldr	r3, [r4, #4]
 8006224:	4299      	cmp	r1, r3
 8006226:	dd41      	ble.n	80062ac <_printf_float+0x1ac>
 8006228:	f1aa 0a02 	sub.w	sl, sl, #2
 800622c:	fa5f fa8a 	uxtb.w	sl, sl
 8006230:	3901      	subs	r1, #1
 8006232:	4652      	mov	r2, sl
 8006234:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8006238:	9109      	str	r1, [sp, #36]	@ 0x24
 800623a:	f7ff ff26 	bl	800608a <__exponent>
 800623e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006240:	1813      	adds	r3, r2, r0
 8006242:	2a01      	cmp	r2, #1
 8006244:	4681      	mov	r9, r0
 8006246:	6123      	str	r3, [r4, #16]
 8006248:	dc02      	bgt.n	8006250 <_printf_float+0x150>
 800624a:	6822      	ldr	r2, [r4, #0]
 800624c:	07d2      	lsls	r2, r2, #31
 800624e:	d501      	bpl.n	8006254 <_printf_float+0x154>
 8006250:	3301      	adds	r3, #1
 8006252:	6123      	str	r3, [r4, #16]
 8006254:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8006258:	2b00      	cmp	r3, #0
 800625a:	d0a2      	beq.n	80061a2 <_printf_float+0xa2>
 800625c:	232d      	movs	r3, #45	@ 0x2d
 800625e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006262:	e79e      	b.n	80061a2 <_printf_float+0xa2>
 8006264:	9a06      	ldr	r2, [sp, #24]
 8006266:	2a47      	cmp	r2, #71	@ 0x47
 8006268:	d1c2      	bne.n	80061f0 <_printf_float+0xf0>
 800626a:	2b00      	cmp	r3, #0
 800626c:	d1c0      	bne.n	80061f0 <_printf_float+0xf0>
 800626e:	2301      	movs	r3, #1
 8006270:	e7bd      	b.n	80061ee <_printf_float+0xee>
 8006272:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006276:	d9db      	bls.n	8006230 <_printf_float+0x130>
 8006278:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800627c:	d118      	bne.n	80062b0 <_printf_float+0x1b0>
 800627e:	2900      	cmp	r1, #0
 8006280:	6863      	ldr	r3, [r4, #4]
 8006282:	dd0b      	ble.n	800629c <_printf_float+0x19c>
 8006284:	6121      	str	r1, [r4, #16]
 8006286:	b913      	cbnz	r3, 800628e <_printf_float+0x18e>
 8006288:	6822      	ldr	r2, [r4, #0]
 800628a:	07d0      	lsls	r0, r2, #31
 800628c:	d502      	bpl.n	8006294 <_printf_float+0x194>
 800628e:	3301      	adds	r3, #1
 8006290:	440b      	add	r3, r1
 8006292:	6123      	str	r3, [r4, #16]
 8006294:	65a1      	str	r1, [r4, #88]	@ 0x58
 8006296:	f04f 0900 	mov.w	r9, #0
 800629a:	e7db      	b.n	8006254 <_printf_float+0x154>
 800629c:	b913      	cbnz	r3, 80062a4 <_printf_float+0x1a4>
 800629e:	6822      	ldr	r2, [r4, #0]
 80062a0:	07d2      	lsls	r2, r2, #31
 80062a2:	d501      	bpl.n	80062a8 <_printf_float+0x1a8>
 80062a4:	3302      	adds	r3, #2
 80062a6:	e7f4      	b.n	8006292 <_printf_float+0x192>
 80062a8:	2301      	movs	r3, #1
 80062aa:	e7f2      	b.n	8006292 <_printf_float+0x192>
 80062ac:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80062b0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80062b2:	4299      	cmp	r1, r3
 80062b4:	db05      	blt.n	80062c2 <_printf_float+0x1c2>
 80062b6:	6823      	ldr	r3, [r4, #0]
 80062b8:	6121      	str	r1, [r4, #16]
 80062ba:	07d8      	lsls	r0, r3, #31
 80062bc:	d5ea      	bpl.n	8006294 <_printf_float+0x194>
 80062be:	1c4b      	adds	r3, r1, #1
 80062c0:	e7e7      	b.n	8006292 <_printf_float+0x192>
 80062c2:	2900      	cmp	r1, #0
 80062c4:	bfd4      	ite	le
 80062c6:	f1c1 0202 	rsble	r2, r1, #2
 80062ca:	2201      	movgt	r2, #1
 80062cc:	4413      	add	r3, r2
 80062ce:	e7e0      	b.n	8006292 <_printf_float+0x192>
 80062d0:	6823      	ldr	r3, [r4, #0]
 80062d2:	055a      	lsls	r2, r3, #21
 80062d4:	d407      	bmi.n	80062e6 <_printf_float+0x1e6>
 80062d6:	6923      	ldr	r3, [r4, #16]
 80062d8:	4642      	mov	r2, r8
 80062da:	4631      	mov	r1, r6
 80062dc:	4628      	mov	r0, r5
 80062de:	47b8      	blx	r7
 80062e0:	3001      	adds	r0, #1
 80062e2:	d12b      	bne.n	800633c <_printf_float+0x23c>
 80062e4:	e767      	b.n	80061b6 <_printf_float+0xb6>
 80062e6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80062ea:	f240 80dd 	bls.w	80064a8 <_printf_float+0x3a8>
 80062ee:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80062f2:	2200      	movs	r2, #0
 80062f4:	2300      	movs	r3, #0
 80062f6:	f7fa fbef 	bl	8000ad8 <__aeabi_dcmpeq>
 80062fa:	2800      	cmp	r0, #0
 80062fc:	d033      	beq.n	8006366 <_printf_float+0x266>
 80062fe:	4a37      	ldr	r2, [pc, #220]	@ (80063dc <_printf_float+0x2dc>)
 8006300:	2301      	movs	r3, #1
 8006302:	4631      	mov	r1, r6
 8006304:	4628      	mov	r0, r5
 8006306:	47b8      	blx	r7
 8006308:	3001      	adds	r0, #1
 800630a:	f43f af54 	beq.w	80061b6 <_printf_float+0xb6>
 800630e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8006312:	4543      	cmp	r3, r8
 8006314:	db02      	blt.n	800631c <_printf_float+0x21c>
 8006316:	6823      	ldr	r3, [r4, #0]
 8006318:	07d8      	lsls	r0, r3, #31
 800631a:	d50f      	bpl.n	800633c <_printf_float+0x23c>
 800631c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006320:	4631      	mov	r1, r6
 8006322:	4628      	mov	r0, r5
 8006324:	47b8      	blx	r7
 8006326:	3001      	adds	r0, #1
 8006328:	f43f af45 	beq.w	80061b6 <_printf_float+0xb6>
 800632c:	f04f 0900 	mov.w	r9, #0
 8006330:	f108 38ff 	add.w	r8, r8, #4294967295
 8006334:	f104 0a1a 	add.w	sl, r4, #26
 8006338:	45c8      	cmp	r8, r9
 800633a:	dc09      	bgt.n	8006350 <_printf_float+0x250>
 800633c:	6823      	ldr	r3, [r4, #0]
 800633e:	079b      	lsls	r3, r3, #30
 8006340:	f100 8103 	bmi.w	800654a <_printf_float+0x44a>
 8006344:	68e0      	ldr	r0, [r4, #12]
 8006346:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006348:	4298      	cmp	r0, r3
 800634a:	bfb8      	it	lt
 800634c:	4618      	movlt	r0, r3
 800634e:	e734      	b.n	80061ba <_printf_float+0xba>
 8006350:	2301      	movs	r3, #1
 8006352:	4652      	mov	r2, sl
 8006354:	4631      	mov	r1, r6
 8006356:	4628      	mov	r0, r5
 8006358:	47b8      	blx	r7
 800635a:	3001      	adds	r0, #1
 800635c:	f43f af2b 	beq.w	80061b6 <_printf_float+0xb6>
 8006360:	f109 0901 	add.w	r9, r9, #1
 8006364:	e7e8      	b.n	8006338 <_printf_float+0x238>
 8006366:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006368:	2b00      	cmp	r3, #0
 800636a:	dc39      	bgt.n	80063e0 <_printf_float+0x2e0>
 800636c:	4a1b      	ldr	r2, [pc, #108]	@ (80063dc <_printf_float+0x2dc>)
 800636e:	2301      	movs	r3, #1
 8006370:	4631      	mov	r1, r6
 8006372:	4628      	mov	r0, r5
 8006374:	47b8      	blx	r7
 8006376:	3001      	adds	r0, #1
 8006378:	f43f af1d 	beq.w	80061b6 <_printf_float+0xb6>
 800637c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8006380:	ea59 0303 	orrs.w	r3, r9, r3
 8006384:	d102      	bne.n	800638c <_printf_float+0x28c>
 8006386:	6823      	ldr	r3, [r4, #0]
 8006388:	07d9      	lsls	r1, r3, #31
 800638a:	d5d7      	bpl.n	800633c <_printf_float+0x23c>
 800638c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006390:	4631      	mov	r1, r6
 8006392:	4628      	mov	r0, r5
 8006394:	47b8      	blx	r7
 8006396:	3001      	adds	r0, #1
 8006398:	f43f af0d 	beq.w	80061b6 <_printf_float+0xb6>
 800639c:	f04f 0a00 	mov.w	sl, #0
 80063a0:	f104 0b1a 	add.w	fp, r4, #26
 80063a4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80063a6:	425b      	negs	r3, r3
 80063a8:	4553      	cmp	r3, sl
 80063aa:	dc01      	bgt.n	80063b0 <_printf_float+0x2b0>
 80063ac:	464b      	mov	r3, r9
 80063ae:	e793      	b.n	80062d8 <_printf_float+0x1d8>
 80063b0:	2301      	movs	r3, #1
 80063b2:	465a      	mov	r2, fp
 80063b4:	4631      	mov	r1, r6
 80063b6:	4628      	mov	r0, r5
 80063b8:	47b8      	blx	r7
 80063ba:	3001      	adds	r0, #1
 80063bc:	f43f aefb 	beq.w	80061b6 <_printf_float+0xb6>
 80063c0:	f10a 0a01 	add.w	sl, sl, #1
 80063c4:	e7ee      	b.n	80063a4 <_printf_float+0x2a4>
 80063c6:	bf00      	nop
 80063c8:	7fefffff 	.word	0x7fefffff
 80063cc:	0800b900 	.word	0x0800b900
 80063d0:	0800b8fc 	.word	0x0800b8fc
 80063d4:	0800b908 	.word	0x0800b908
 80063d8:	0800b904 	.word	0x0800b904
 80063dc:	0800b90c 	.word	0x0800b90c
 80063e0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80063e2:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80063e6:	4553      	cmp	r3, sl
 80063e8:	bfa8      	it	ge
 80063ea:	4653      	movge	r3, sl
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	4699      	mov	r9, r3
 80063f0:	dc36      	bgt.n	8006460 <_printf_float+0x360>
 80063f2:	f04f 0b00 	mov.w	fp, #0
 80063f6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80063fa:	f104 021a 	add.w	r2, r4, #26
 80063fe:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006400:	9306      	str	r3, [sp, #24]
 8006402:	eba3 0309 	sub.w	r3, r3, r9
 8006406:	455b      	cmp	r3, fp
 8006408:	dc31      	bgt.n	800646e <_printf_float+0x36e>
 800640a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800640c:	459a      	cmp	sl, r3
 800640e:	dc3a      	bgt.n	8006486 <_printf_float+0x386>
 8006410:	6823      	ldr	r3, [r4, #0]
 8006412:	07da      	lsls	r2, r3, #31
 8006414:	d437      	bmi.n	8006486 <_printf_float+0x386>
 8006416:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006418:	ebaa 0903 	sub.w	r9, sl, r3
 800641c:	9b06      	ldr	r3, [sp, #24]
 800641e:	ebaa 0303 	sub.w	r3, sl, r3
 8006422:	4599      	cmp	r9, r3
 8006424:	bfa8      	it	ge
 8006426:	4699      	movge	r9, r3
 8006428:	f1b9 0f00 	cmp.w	r9, #0
 800642c:	dc33      	bgt.n	8006496 <_printf_float+0x396>
 800642e:	f04f 0800 	mov.w	r8, #0
 8006432:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006436:	f104 0b1a 	add.w	fp, r4, #26
 800643a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800643c:	ebaa 0303 	sub.w	r3, sl, r3
 8006440:	eba3 0309 	sub.w	r3, r3, r9
 8006444:	4543      	cmp	r3, r8
 8006446:	f77f af79 	ble.w	800633c <_printf_float+0x23c>
 800644a:	2301      	movs	r3, #1
 800644c:	465a      	mov	r2, fp
 800644e:	4631      	mov	r1, r6
 8006450:	4628      	mov	r0, r5
 8006452:	47b8      	blx	r7
 8006454:	3001      	adds	r0, #1
 8006456:	f43f aeae 	beq.w	80061b6 <_printf_float+0xb6>
 800645a:	f108 0801 	add.w	r8, r8, #1
 800645e:	e7ec      	b.n	800643a <_printf_float+0x33a>
 8006460:	4642      	mov	r2, r8
 8006462:	4631      	mov	r1, r6
 8006464:	4628      	mov	r0, r5
 8006466:	47b8      	blx	r7
 8006468:	3001      	adds	r0, #1
 800646a:	d1c2      	bne.n	80063f2 <_printf_float+0x2f2>
 800646c:	e6a3      	b.n	80061b6 <_printf_float+0xb6>
 800646e:	2301      	movs	r3, #1
 8006470:	4631      	mov	r1, r6
 8006472:	4628      	mov	r0, r5
 8006474:	9206      	str	r2, [sp, #24]
 8006476:	47b8      	blx	r7
 8006478:	3001      	adds	r0, #1
 800647a:	f43f ae9c 	beq.w	80061b6 <_printf_float+0xb6>
 800647e:	9a06      	ldr	r2, [sp, #24]
 8006480:	f10b 0b01 	add.w	fp, fp, #1
 8006484:	e7bb      	b.n	80063fe <_printf_float+0x2fe>
 8006486:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800648a:	4631      	mov	r1, r6
 800648c:	4628      	mov	r0, r5
 800648e:	47b8      	blx	r7
 8006490:	3001      	adds	r0, #1
 8006492:	d1c0      	bne.n	8006416 <_printf_float+0x316>
 8006494:	e68f      	b.n	80061b6 <_printf_float+0xb6>
 8006496:	9a06      	ldr	r2, [sp, #24]
 8006498:	464b      	mov	r3, r9
 800649a:	4442      	add	r2, r8
 800649c:	4631      	mov	r1, r6
 800649e:	4628      	mov	r0, r5
 80064a0:	47b8      	blx	r7
 80064a2:	3001      	adds	r0, #1
 80064a4:	d1c3      	bne.n	800642e <_printf_float+0x32e>
 80064a6:	e686      	b.n	80061b6 <_printf_float+0xb6>
 80064a8:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80064ac:	f1ba 0f01 	cmp.w	sl, #1
 80064b0:	dc01      	bgt.n	80064b6 <_printf_float+0x3b6>
 80064b2:	07db      	lsls	r3, r3, #31
 80064b4:	d536      	bpl.n	8006524 <_printf_float+0x424>
 80064b6:	2301      	movs	r3, #1
 80064b8:	4642      	mov	r2, r8
 80064ba:	4631      	mov	r1, r6
 80064bc:	4628      	mov	r0, r5
 80064be:	47b8      	blx	r7
 80064c0:	3001      	adds	r0, #1
 80064c2:	f43f ae78 	beq.w	80061b6 <_printf_float+0xb6>
 80064c6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80064ca:	4631      	mov	r1, r6
 80064cc:	4628      	mov	r0, r5
 80064ce:	47b8      	blx	r7
 80064d0:	3001      	adds	r0, #1
 80064d2:	f43f ae70 	beq.w	80061b6 <_printf_float+0xb6>
 80064d6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80064da:	2200      	movs	r2, #0
 80064dc:	2300      	movs	r3, #0
 80064de:	f10a 3aff 	add.w	sl, sl, #4294967295
 80064e2:	f7fa faf9 	bl	8000ad8 <__aeabi_dcmpeq>
 80064e6:	b9c0      	cbnz	r0, 800651a <_printf_float+0x41a>
 80064e8:	4653      	mov	r3, sl
 80064ea:	f108 0201 	add.w	r2, r8, #1
 80064ee:	4631      	mov	r1, r6
 80064f0:	4628      	mov	r0, r5
 80064f2:	47b8      	blx	r7
 80064f4:	3001      	adds	r0, #1
 80064f6:	d10c      	bne.n	8006512 <_printf_float+0x412>
 80064f8:	e65d      	b.n	80061b6 <_printf_float+0xb6>
 80064fa:	2301      	movs	r3, #1
 80064fc:	465a      	mov	r2, fp
 80064fe:	4631      	mov	r1, r6
 8006500:	4628      	mov	r0, r5
 8006502:	47b8      	blx	r7
 8006504:	3001      	adds	r0, #1
 8006506:	f43f ae56 	beq.w	80061b6 <_printf_float+0xb6>
 800650a:	f108 0801 	add.w	r8, r8, #1
 800650e:	45d0      	cmp	r8, sl
 8006510:	dbf3      	blt.n	80064fa <_printf_float+0x3fa>
 8006512:	464b      	mov	r3, r9
 8006514:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8006518:	e6df      	b.n	80062da <_printf_float+0x1da>
 800651a:	f04f 0800 	mov.w	r8, #0
 800651e:	f104 0b1a 	add.w	fp, r4, #26
 8006522:	e7f4      	b.n	800650e <_printf_float+0x40e>
 8006524:	2301      	movs	r3, #1
 8006526:	4642      	mov	r2, r8
 8006528:	e7e1      	b.n	80064ee <_printf_float+0x3ee>
 800652a:	2301      	movs	r3, #1
 800652c:	464a      	mov	r2, r9
 800652e:	4631      	mov	r1, r6
 8006530:	4628      	mov	r0, r5
 8006532:	47b8      	blx	r7
 8006534:	3001      	adds	r0, #1
 8006536:	f43f ae3e 	beq.w	80061b6 <_printf_float+0xb6>
 800653a:	f108 0801 	add.w	r8, r8, #1
 800653e:	68e3      	ldr	r3, [r4, #12]
 8006540:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006542:	1a5b      	subs	r3, r3, r1
 8006544:	4543      	cmp	r3, r8
 8006546:	dcf0      	bgt.n	800652a <_printf_float+0x42a>
 8006548:	e6fc      	b.n	8006344 <_printf_float+0x244>
 800654a:	f04f 0800 	mov.w	r8, #0
 800654e:	f104 0919 	add.w	r9, r4, #25
 8006552:	e7f4      	b.n	800653e <_printf_float+0x43e>

08006554 <_printf_common>:
 8006554:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006558:	4616      	mov	r6, r2
 800655a:	4698      	mov	r8, r3
 800655c:	688a      	ldr	r2, [r1, #8]
 800655e:	690b      	ldr	r3, [r1, #16]
 8006560:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006564:	4293      	cmp	r3, r2
 8006566:	bfb8      	it	lt
 8006568:	4613      	movlt	r3, r2
 800656a:	6033      	str	r3, [r6, #0]
 800656c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006570:	4607      	mov	r7, r0
 8006572:	460c      	mov	r4, r1
 8006574:	b10a      	cbz	r2, 800657a <_printf_common+0x26>
 8006576:	3301      	adds	r3, #1
 8006578:	6033      	str	r3, [r6, #0]
 800657a:	6823      	ldr	r3, [r4, #0]
 800657c:	0699      	lsls	r1, r3, #26
 800657e:	bf42      	ittt	mi
 8006580:	6833      	ldrmi	r3, [r6, #0]
 8006582:	3302      	addmi	r3, #2
 8006584:	6033      	strmi	r3, [r6, #0]
 8006586:	6825      	ldr	r5, [r4, #0]
 8006588:	f015 0506 	ands.w	r5, r5, #6
 800658c:	d106      	bne.n	800659c <_printf_common+0x48>
 800658e:	f104 0a19 	add.w	sl, r4, #25
 8006592:	68e3      	ldr	r3, [r4, #12]
 8006594:	6832      	ldr	r2, [r6, #0]
 8006596:	1a9b      	subs	r3, r3, r2
 8006598:	42ab      	cmp	r3, r5
 800659a:	dc26      	bgt.n	80065ea <_printf_common+0x96>
 800659c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80065a0:	6822      	ldr	r2, [r4, #0]
 80065a2:	3b00      	subs	r3, #0
 80065a4:	bf18      	it	ne
 80065a6:	2301      	movne	r3, #1
 80065a8:	0692      	lsls	r2, r2, #26
 80065aa:	d42b      	bmi.n	8006604 <_printf_common+0xb0>
 80065ac:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80065b0:	4641      	mov	r1, r8
 80065b2:	4638      	mov	r0, r7
 80065b4:	47c8      	blx	r9
 80065b6:	3001      	adds	r0, #1
 80065b8:	d01e      	beq.n	80065f8 <_printf_common+0xa4>
 80065ba:	6823      	ldr	r3, [r4, #0]
 80065bc:	6922      	ldr	r2, [r4, #16]
 80065be:	f003 0306 	and.w	r3, r3, #6
 80065c2:	2b04      	cmp	r3, #4
 80065c4:	bf02      	ittt	eq
 80065c6:	68e5      	ldreq	r5, [r4, #12]
 80065c8:	6833      	ldreq	r3, [r6, #0]
 80065ca:	1aed      	subeq	r5, r5, r3
 80065cc:	68a3      	ldr	r3, [r4, #8]
 80065ce:	bf0c      	ite	eq
 80065d0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80065d4:	2500      	movne	r5, #0
 80065d6:	4293      	cmp	r3, r2
 80065d8:	bfc4      	itt	gt
 80065da:	1a9b      	subgt	r3, r3, r2
 80065dc:	18ed      	addgt	r5, r5, r3
 80065de:	2600      	movs	r6, #0
 80065e0:	341a      	adds	r4, #26
 80065e2:	42b5      	cmp	r5, r6
 80065e4:	d11a      	bne.n	800661c <_printf_common+0xc8>
 80065e6:	2000      	movs	r0, #0
 80065e8:	e008      	b.n	80065fc <_printf_common+0xa8>
 80065ea:	2301      	movs	r3, #1
 80065ec:	4652      	mov	r2, sl
 80065ee:	4641      	mov	r1, r8
 80065f0:	4638      	mov	r0, r7
 80065f2:	47c8      	blx	r9
 80065f4:	3001      	adds	r0, #1
 80065f6:	d103      	bne.n	8006600 <_printf_common+0xac>
 80065f8:	f04f 30ff 	mov.w	r0, #4294967295
 80065fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006600:	3501      	adds	r5, #1
 8006602:	e7c6      	b.n	8006592 <_printf_common+0x3e>
 8006604:	18e1      	adds	r1, r4, r3
 8006606:	1c5a      	adds	r2, r3, #1
 8006608:	2030      	movs	r0, #48	@ 0x30
 800660a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800660e:	4422      	add	r2, r4
 8006610:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006614:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006618:	3302      	adds	r3, #2
 800661a:	e7c7      	b.n	80065ac <_printf_common+0x58>
 800661c:	2301      	movs	r3, #1
 800661e:	4622      	mov	r2, r4
 8006620:	4641      	mov	r1, r8
 8006622:	4638      	mov	r0, r7
 8006624:	47c8      	blx	r9
 8006626:	3001      	adds	r0, #1
 8006628:	d0e6      	beq.n	80065f8 <_printf_common+0xa4>
 800662a:	3601      	adds	r6, #1
 800662c:	e7d9      	b.n	80065e2 <_printf_common+0x8e>
	...

08006630 <_printf_i>:
 8006630:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006634:	7e0f      	ldrb	r7, [r1, #24]
 8006636:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006638:	2f78      	cmp	r7, #120	@ 0x78
 800663a:	4691      	mov	r9, r2
 800663c:	4680      	mov	r8, r0
 800663e:	460c      	mov	r4, r1
 8006640:	469a      	mov	sl, r3
 8006642:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006646:	d807      	bhi.n	8006658 <_printf_i+0x28>
 8006648:	2f62      	cmp	r7, #98	@ 0x62
 800664a:	d80a      	bhi.n	8006662 <_printf_i+0x32>
 800664c:	2f00      	cmp	r7, #0
 800664e:	f000 80d1 	beq.w	80067f4 <_printf_i+0x1c4>
 8006652:	2f58      	cmp	r7, #88	@ 0x58
 8006654:	f000 80b8 	beq.w	80067c8 <_printf_i+0x198>
 8006658:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800665c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006660:	e03a      	b.n	80066d8 <_printf_i+0xa8>
 8006662:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006666:	2b15      	cmp	r3, #21
 8006668:	d8f6      	bhi.n	8006658 <_printf_i+0x28>
 800666a:	a101      	add	r1, pc, #4	@ (adr r1, 8006670 <_printf_i+0x40>)
 800666c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006670:	080066c9 	.word	0x080066c9
 8006674:	080066dd 	.word	0x080066dd
 8006678:	08006659 	.word	0x08006659
 800667c:	08006659 	.word	0x08006659
 8006680:	08006659 	.word	0x08006659
 8006684:	08006659 	.word	0x08006659
 8006688:	080066dd 	.word	0x080066dd
 800668c:	08006659 	.word	0x08006659
 8006690:	08006659 	.word	0x08006659
 8006694:	08006659 	.word	0x08006659
 8006698:	08006659 	.word	0x08006659
 800669c:	080067db 	.word	0x080067db
 80066a0:	08006707 	.word	0x08006707
 80066a4:	08006795 	.word	0x08006795
 80066a8:	08006659 	.word	0x08006659
 80066ac:	08006659 	.word	0x08006659
 80066b0:	080067fd 	.word	0x080067fd
 80066b4:	08006659 	.word	0x08006659
 80066b8:	08006707 	.word	0x08006707
 80066bc:	08006659 	.word	0x08006659
 80066c0:	08006659 	.word	0x08006659
 80066c4:	0800679d 	.word	0x0800679d
 80066c8:	6833      	ldr	r3, [r6, #0]
 80066ca:	1d1a      	adds	r2, r3, #4
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	6032      	str	r2, [r6, #0]
 80066d0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80066d4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80066d8:	2301      	movs	r3, #1
 80066da:	e09c      	b.n	8006816 <_printf_i+0x1e6>
 80066dc:	6833      	ldr	r3, [r6, #0]
 80066de:	6820      	ldr	r0, [r4, #0]
 80066e0:	1d19      	adds	r1, r3, #4
 80066e2:	6031      	str	r1, [r6, #0]
 80066e4:	0606      	lsls	r6, r0, #24
 80066e6:	d501      	bpl.n	80066ec <_printf_i+0xbc>
 80066e8:	681d      	ldr	r5, [r3, #0]
 80066ea:	e003      	b.n	80066f4 <_printf_i+0xc4>
 80066ec:	0645      	lsls	r5, r0, #25
 80066ee:	d5fb      	bpl.n	80066e8 <_printf_i+0xb8>
 80066f0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80066f4:	2d00      	cmp	r5, #0
 80066f6:	da03      	bge.n	8006700 <_printf_i+0xd0>
 80066f8:	232d      	movs	r3, #45	@ 0x2d
 80066fa:	426d      	negs	r5, r5
 80066fc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006700:	4858      	ldr	r0, [pc, #352]	@ (8006864 <_printf_i+0x234>)
 8006702:	230a      	movs	r3, #10
 8006704:	e011      	b.n	800672a <_printf_i+0xfa>
 8006706:	6821      	ldr	r1, [r4, #0]
 8006708:	6833      	ldr	r3, [r6, #0]
 800670a:	0608      	lsls	r0, r1, #24
 800670c:	f853 5b04 	ldr.w	r5, [r3], #4
 8006710:	d402      	bmi.n	8006718 <_printf_i+0xe8>
 8006712:	0649      	lsls	r1, r1, #25
 8006714:	bf48      	it	mi
 8006716:	b2ad      	uxthmi	r5, r5
 8006718:	2f6f      	cmp	r7, #111	@ 0x6f
 800671a:	4852      	ldr	r0, [pc, #328]	@ (8006864 <_printf_i+0x234>)
 800671c:	6033      	str	r3, [r6, #0]
 800671e:	bf14      	ite	ne
 8006720:	230a      	movne	r3, #10
 8006722:	2308      	moveq	r3, #8
 8006724:	2100      	movs	r1, #0
 8006726:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800672a:	6866      	ldr	r6, [r4, #4]
 800672c:	60a6      	str	r6, [r4, #8]
 800672e:	2e00      	cmp	r6, #0
 8006730:	db05      	blt.n	800673e <_printf_i+0x10e>
 8006732:	6821      	ldr	r1, [r4, #0]
 8006734:	432e      	orrs	r6, r5
 8006736:	f021 0104 	bic.w	r1, r1, #4
 800673a:	6021      	str	r1, [r4, #0]
 800673c:	d04b      	beq.n	80067d6 <_printf_i+0x1a6>
 800673e:	4616      	mov	r6, r2
 8006740:	fbb5 f1f3 	udiv	r1, r5, r3
 8006744:	fb03 5711 	mls	r7, r3, r1, r5
 8006748:	5dc7      	ldrb	r7, [r0, r7]
 800674a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800674e:	462f      	mov	r7, r5
 8006750:	42bb      	cmp	r3, r7
 8006752:	460d      	mov	r5, r1
 8006754:	d9f4      	bls.n	8006740 <_printf_i+0x110>
 8006756:	2b08      	cmp	r3, #8
 8006758:	d10b      	bne.n	8006772 <_printf_i+0x142>
 800675a:	6823      	ldr	r3, [r4, #0]
 800675c:	07df      	lsls	r7, r3, #31
 800675e:	d508      	bpl.n	8006772 <_printf_i+0x142>
 8006760:	6923      	ldr	r3, [r4, #16]
 8006762:	6861      	ldr	r1, [r4, #4]
 8006764:	4299      	cmp	r1, r3
 8006766:	bfde      	ittt	le
 8006768:	2330      	movle	r3, #48	@ 0x30
 800676a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800676e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006772:	1b92      	subs	r2, r2, r6
 8006774:	6122      	str	r2, [r4, #16]
 8006776:	f8cd a000 	str.w	sl, [sp]
 800677a:	464b      	mov	r3, r9
 800677c:	aa03      	add	r2, sp, #12
 800677e:	4621      	mov	r1, r4
 8006780:	4640      	mov	r0, r8
 8006782:	f7ff fee7 	bl	8006554 <_printf_common>
 8006786:	3001      	adds	r0, #1
 8006788:	d14a      	bne.n	8006820 <_printf_i+0x1f0>
 800678a:	f04f 30ff 	mov.w	r0, #4294967295
 800678e:	b004      	add	sp, #16
 8006790:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006794:	6823      	ldr	r3, [r4, #0]
 8006796:	f043 0320 	orr.w	r3, r3, #32
 800679a:	6023      	str	r3, [r4, #0]
 800679c:	4832      	ldr	r0, [pc, #200]	@ (8006868 <_printf_i+0x238>)
 800679e:	2778      	movs	r7, #120	@ 0x78
 80067a0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80067a4:	6823      	ldr	r3, [r4, #0]
 80067a6:	6831      	ldr	r1, [r6, #0]
 80067a8:	061f      	lsls	r7, r3, #24
 80067aa:	f851 5b04 	ldr.w	r5, [r1], #4
 80067ae:	d402      	bmi.n	80067b6 <_printf_i+0x186>
 80067b0:	065f      	lsls	r7, r3, #25
 80067b2:	bf48      	it	mi
 80067b4:	b2ad      	uxthmi	r5, r5
 80067b6:	6031      	str	r1, [r6, #0]
 80067b8:	07d9      	lsls	r1, r3, #31
 80067ba:	bf44      	itt	mi
 80067bc:	f043 0320 	orrmi.w	r3, r3, #32
 80067c0:	6023      	strmi	r3, [r4, #0]
 80067c2:	b11d      	cbz	r5, 80067cc <_printf_i+0x19c>
 80067c4:	2310      	movs	r3, #16
 80067c6:	e7ad      	b.n	8006724 <_printf_i+0xf4>
 80067c8:	4826      	ldr	r0, [pc, #152]	@ (8006864 <_printf_i+0x234>)
 80067ca:	e7e9      	b.n	80067a0 <_printf_i+0x170>
 80067cc:	6823      	ldr	r3, [r4, #0]
 80067ce:	f023 0320 	bic.w	r3, r3, #32
 80067d2:	6023      	str	r3, [r4, #0]
 80067d4:	e7f6      	b.n	80067c4 <_printf_i+0x194>
 80067d6:	4616      	mov	r6, r2
 80067d8:	e7bd      	b.n	8006756 <_printf_i+0x126>
 80067da:	6833      	ldr	r3, [r6, #0]
 80067dc:	6825      	ldr	r5, [r4, #0]
 80067de:	6961      	ldr	r1, [r4, #20]
 80067e0:	1d18      	adds	r0, r3, #4
 80067e2:	6030      	str	r0, [r6, #0]
 80067e4:	062e      	lsls	r6, r5, #24
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	d501      	bpl.n	80067ee <_printf_i+0x1be>
 80067ea:	6019      	str	r1, [r3, #0]
 80067ec:	e002      	b.n	80067f4 <_printf_i+0x1c4>
 80067ee:	0668      	lsls	r0, r5, #25
 80067f0:	d5fb      	bpl.n	80067ea <_printf_i+0x1ba>
 80067f2:	8019      	strh	r1, [r3, #0]
 80067f4:	2300      	movs	r3, #0
 80067f6:	6123      	str	r3, [r4, #16]
 80067f8:	4616      	mov	r6, r2
 80067fa:	e7bc      	b.n	8006776 <_printf_i+0x146>
 80067fc:	6833      	ldr	r3, [r6, #0]
 80067fe:	1d1a      	adds	r2, r3, #4
 8006800:	6032      	str	r2, [r6, #0]
 8006802:	681e      	ldr	r6, [r3, #0]
 8006804:	6862      	ldr	r2, [r4, #4]
 8006806:	2100      	movs	r1, #0
 8006808:	4630      	mov	r0, r6
 800680a:	f7f9 fce9 	bl	80001e0 <memchr>
 800680e:	b108      	cbz	r0, 8006814 <_printf_i+0x1e4>
 8006810:	1b80      	subs	r0, r0, r6
 8006812:	6060      	str	r0, [r4, #4]
 8006814:	6863      	ldr	r3, [r4, #4]
 8006816:	6123      	str	r3, [r4, #16]
 8006818:	2300      	movs	r3, #0
 800681a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800681e:	e7aa      	b.n	8006776 <_printf_i+0x146>
 8006820:	6923      	ldr	r3, [r4, #16]
 8006822:	4632      	mov	r2, r6
 8006824:	4649      	mov	r1, r9
 8006826:	4640      	mov	r0, r8
 8006828:	47d0      	blx	sl
 800682a:	3001      	adds	r0, #1
 800682c:	d0ad      	beq.n	800678a <_printf_i+0x15a>
 800682e:	6823      	ldr	r3, [r4, #0]
 8006830:	079b      	lsls	r3, r3, #30
 8006832:	d413      	bmi.n	800685c <_printf_i+0x22c>
 8006834:	68e0      	ldr	r0, [r4, #12]
 8006836:	9b03      	ldr	r3, [sp, #12]
 8006838:	4298      	cmp	r0, r3
 800683a:	bfb8      	it	lt
 800683c:	4618      	movlt	r0, r3
 800683e:	e7a6      	b.n	800678e <_printf_i+0x15e>
 8006840:	2301      	movs	r3, #1
 8006842:	4632      	mov	r2, r6
 8006844:	4649      	mov	r1, r9
 8006846:	4640      	mov	r0, r8
 8006848:	47d0      	blx	sl
 800684a:	3001      	adds	r0, #1
 800684c:	d09d      	beq.n	800678a <_printf_i+0x15a>
 800684e:	3501      	adds	r5, #1
 8006850:	68e3      	ldr	r3, [r4, #12]
 8006852:	9903      	ldr	r1, [sp, #12]
 8006854:	1a5b      	subs	r3, r3, r1
 8006856:	42ab      	cmp	r3, r5
 8006858:	dcf2      	bgt.n	8006840 <_printf_i+0x210>
 800685a:	e7eb      	b.n	8006834 <_printf_i+0x204>
 800685c:	2500      	movs	r5, #0
 800685e:	f104 0619 	add.w	r6, r4, #25
 8006862:	e7f5      	b.n	8006850 <_printf_i+0x220>
 8006864:	0800b90e 	.word	0x0800b90e
 8006868:	0800b91f 	.word	0x0800b91f

0800686c <_scanf_float>:
 800686c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006870:	b087      	sub	sp, #28
 8006872:	4691      	mov	r9, r2
 8006874:	9303      	str	r3, [sp, #12]
 8006876:	688b      	ldr	r3, [r1, #8]
 8006878:	1e5a      	subs	r2, r3, #1
 800687a:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800687e:	bf81      	itttt	hi
 8006880:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8006884:	eb03 0b05 	addhi.w	fp, r3, r5
 8006888:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800688c:	608b      	strhi	r3, [r1, #8]
 800688e:	680b      	ldr	r3, [r1, #0]
 8006890:	460a      	mov	r2, r1
 8006892:	f04f 0500 	mov.w	r5, #0
 8006896:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800689a:	f842 3b1c 	str.w	r3, [r2], #28
 800689e:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80068a2:	4680      	mov	r8, r0
 80068a4:	460c      	mov	r4, r1
 80068a6:	bf98      	it	ls
 80068a8:	f04f 0b00 	movls.w	fp, #0
 80068ac:	9201      	str	r2, [sp, #4]
 80068ae:	4616      	mov	r6, r2
 80068b0:	46aa      	mov	sl, r5
 80068b2:	462f      	mov	r7, r5
 80068b4:	9502      	str	r5, [sp, #8]
 80068b6:	68a2      	ldr	r2, [r4, #8]
 80068b8:	b15a      	cbz	r2, 80068d2 <_scanf_float+0x66>
 80068ba:	f8d9 3000 	ldr.w	r3, [r9]
 80068be:	781b      	ldrb	r3, [r3, #0]
 80068c0:	2b4e      	cmp	r3, #78	@ 0x4e
 80068c2:	d863      	bhi.n	800698c <_scanf_float+0x120>
 80068c4:	2b40      	cmp	r3, #64	@ 0x40
 80068c6:	d83b      	bhi.n	8006940 <_scanf_float+0xd4>
 80068c8:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 80068cc:	b2c8      	uxtb	r0, r1
 80068ce:	280e      	cmp	r0, #14
 80068d0:	d939      	bls.n	8006946 <_scanf_float+0xda>
 80068d2:	b11f      	cbz	r7, 80068dc <_scanf_float+0x70>
 80068d4:	6823      	ldr	r3, [r4, #0]
 80068d6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80068da:	6023      	str	r3, [r4, #0]
 80068dc:	f10a 3aff 	add.w	sl, sl, #4294967295
 80068e0:	f1ba 0f01 	cmp.w	sl, #1
 80068e4:	f200 8114 	bhi.w	8006b10 <_scanf_float+0x2a4>
 80068e8:	9b01      	ldr	r3, [sp, #4]
 80068ea:	429e      	cmp	r6, r3
 80068ec:	f200 8105 	bhi.w	8006afa <_scanf_float+0x28e>
 80068f0:	2001      	movs	r0, #1
 80068f2:	b007      	add	sp, #28
 80068f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80068f8:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 80068fc:	2a0d      	cmp	r2, #13
 80068fe:	d8e8      	bhi.n	80068d2 <_scanf_float+0x66>
 8006900:	a101      	add	r1, pc, #4	@ (adr r1, 8006908 <_scanf_float+0x9c>)
 8006902:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8006906:	bf00      	nop
 8006908:	08006a51 	.word	0x08006a51
 800690c:	080068d3 	.word	0x080068d3
 8006910:	080068d3 	.word	0x080068d3
 8006914:	080068d3 	.word	0x080068d3
 8006918:	08006aad 	.word	0x08006aad
 800691c:	08006a87 	.word	0x08006a87
 8006920:	080068d3 	.word	0x080068d3
 8006924:	080068d3 	.word	0x080068d3
 8006928:	08006a5f 	.word	0x08006a5f
 800692c:	080068d3 	.word	0x080068d3
 8006930:	080068d3 	.word	0x080068d3
 8006934:	080068d3 	.word	0x080068d3
 8006938:	080068d3 	.word	0x080068d3
 800693c:	08006a1b 	.word	0x08006a1b
 8006940:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8006944:	e7da      	b.n	80068fc <_scanf_float+0x90>
 8006946:	290e      	cmp	r1, #14
 8006948:	d8c3      	bhi.n	80068d2 <_scanf_float+0x66>
 800694a:	a001      	add	r0, pc, #4	@ (adr r0, 8006950 <_scanf_float+0xe4>)
 800694c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8006950:	08006a0b 	.word	0x08006a0b
 8006954:	080068d3 	.word	0x080068d3
 8006958:	08006a0b 	.word	0x08006a0b
 800695c:	08006a9b 	.word	0x08006a9b
 8006960:	080068d3 	.word	0x080068d3
 8006964:	080069ad 	.word	0x080069ad
 8006968:	080069f1 	.word	0x080069f1
 800696c:	080069f1 	.word	0x080069f1
 8006970:	080069f1 	.word	0x080069f1
 8006974:	080069f1 	.word	0x080069f1
 8006978:	080069f1 	.word	0x080069f1
 800697c:	080069f1 	.word	0x080069f1
 8006980:	080069f1 	.word	0x080069f1
 8006984:	080069f1 	.word	0x080069f1
 8006988:	080069f1 	.word	0x080069f1
 800698c:	2b6e      	cmp	r3, #110	@ 0x6e
 800698e:	d809      	bhi.n	80069a4 <_scanf_float+0x138>
 8006990:	2b60      	cmp	r3, #96	@ 0x60
 8006992:	d8b1      	bhi.n	80068f8 <_scanf_float+0x8c>
 8006994:	2b54      	cmp	r3, #84	@ 0x54
 8006996:	d07b      	beq.n	8006a90 <_scanf_float+0x224>
 8006998:	2b59      	cmp	r3, #89	@ 0x59
 800699a:	d19a      	bne.n	80068d2 <_scanf_float+0x66>
 800699c:	2d07      	cmp	r5, #7
 800699e:	d198      	bne.n	80068d2 <_scanf_float+0x66>
 80069a0:	2508      	movs	r5, #8
 80069a2:	e02f      	b.n	8006a04 <_scanf_float+0x198>
 80069a4:	2b74      	cmp	r3, #116	@ 0x74
 80069a6:	d073      	beq.n	8006a90 <_scanf_float+0x224>
 80069a8:	2b79      	cmp	r3, #121	@ 0x79
 80069aa:	e7f6      	b.n	800699a <_scanf_float+0x12e>
 80069ac:	6821      	ldr	r1, [r4, #0]
 80069ae:	05c8      	lsls	r0, r1, #23
 80069b0:	d51e      	bpl.n	80069f0 <_scanf_float+0x184>
 80069b2:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 80069b6:	6021      	str	r1, [r4, #0]
 80069b8:	3701      	adds	r7, #1
 80069ba:	f1bb 0f00 	cmp.w	fp, #0
 80069be:	d003      	beq.n	80069c8 <_scanf_float+0x15c>
 80069c0:	3201      	adds	r2, #1
 80069c2:	f10b 3bff 	add.w	fp, fp, #4294967295
 80069c6:	60a2      	str	r2, [r4, #8]
 80069c8:	68a3      	ldr	r3, [r4, #8]
 80069ca:	3b01      	subs	r3, #1
 80069cc:	60a3      	str	r3, [r4, #8]
 80069ce:	6923      	ldr	r3, [r4, #16]
 80069d0:	3301      	adds	r3, #1
 80069d2:	6123      	str	r3, [r4, #16]
 80069d4:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80069d8:	3b01      	subs	r3, #1
 80069da:	2b00      	cmp	r3, #0
 80069dc:	f8c9 3004 	str.w	r3, [r9, #4]
 80069e0:	f340 8082 	ble.w	8006ae8 <_scanf_float+0x27c>
 80069e4:	f8d9 3000 	ldr.w	r3, [r9]
 80069e8:	3301      	adds	r3, #1
 80069ea:	f8c9 3000 	str.w	r3, [r9]
 80069ee:	e762      	b.n	80068b6 <_scanf_float+0x4a>
 80069f0:	eb1a 0105 	adds.w	r1, sl, r5
 80069f4:	f47f af6d 	bne.w	80068d2 <_scanf_float+0x66>
 80069f8:	6822      	ldr	r2, [r4, #0]
 80069fa:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 80069fe:	6022      	str	r2, [r4, #0]
 8006a00:	460d      	mov	r5, r1
 8006a02:	468a      	mov	sl, r1
 8006a04:	f806 3b01 	strb.w	r3, [r6], #1
 8006a08:	e7de      	b.n	80069c8 <_scanf_float+0x15c>
 8006a0a:	6822      	ldr	r2, [r4, #0]
 8006a0c:	0610      	lsls	r0, r2, #24
 8006a0e:	f57f af60 	bpl.w	80068d2 <_scanf_float+0x66>
 8006a12:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006a16:	6022      	str	r2, [r4, #0]
 8006a18:	e7f4      	b.n	8006a04 <_scanf_float+0x198>
 8006a1a:	f1ba 0f00 	cmp.w	sl, #0
 8006a1e:	d10c      	bne.n	8006a3a <_scanf_float+0x1ce>
 8006a20:	b977      	cbnz	r7, 8006a40 <_scanf_float+0x1d4>
 8006a22:	6822      	ldr	r2, [r4, #0]
 8006a24:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8006a28:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8006a2c:	d108      	bne.n	8006a40 <_scanf_float+0x1d4>
 8006a2e:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8006a32:	6022      	str	r2, [r4, #0]
 8006a34:	f04f 0a01 	mov.w	sl, #1
 8006a38:	e7e4      	b.n	8006a04 <_scanf_float+0x198>
 8006a3a:	f1ba 0f02 	cmp.w	sl, #2
 8006a3e:	d050      	beq.n	8006ae2 <_scanf_float+0x276>
 8006a40:	2d01      	cmp	r5, #1
 8006a42:	d002      	beq.n	8006a4a <_scanf_float+0x1de>
 8006a44:	2d04      	cmp	r5, #4
 8006a46:	f47f af44 	bne.w	80068d2 <_scanf_float+0x66>
 8006a4a:	3501      	adds	r5, #1
 8006a4c:	b2ed      	uxtb	r5, r5
 8006a4e:	e7d9      	b.n	8006a04 <_scanf_float+0x198>
 8006a50:	f1ba 0f01 	cmp.w	sl, #1
 8006a54:	f47f af3d 	bne.w	80068d2 <_scanf_float+0x66>
 8006a58:	f04f 0a02 	mov.w	sl, #2
 8006a5c:	e7d2      	b.n	8006a04 <_scanf_float+0x198>
 8006a5e:	b975      	cbnz	r5, 8006a7e <_scanf_float+0x212>
 8006a60:	2f00      	cmp	r7, #0
 8006a62:	f47f af37 	bne.w	80068d4 <_scanf_float+0x68>
 8006a66:	6822      	ldr	r2, [r4, #0]
 8006a68:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8006a6c:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8006a70:	f040 8103 	bne.w	8006c7a <_scanf_float+0x40e>
 8006a74:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8006a78:	6022      	str	r2, [r4, #0]
 8006a7a:	2501      	movs	r5, #1
 8006a7c:	e7c2      	b.n	8006a04 <_scanf_float+0x198>
 8006a7e:	2d03      	cmp	r5, #3
 8006a80:	d0e3      	beq.n	8006a4a <_scanf_float+0x1de>
 8006a82:	2d05      	cmp	r5, #5
 8006a84:	e7df      	b.n	8006a46 <_scanf_float+0x1da>
 8006a86:	2d02      	cmp	r5, #2
 8006a88:	f47f af23 	bne.w	80068d2 <_scanf_float+0x66>
 8006a8c:	2503      	movs	r5, #3
 8006a8e:	e7b9      	b.n	8006a04 <_scanf_float+0x198>
 8006a90:	2d06      	cmp	r5, #6
 8006a92:	f47f af1e 	bne.w	80068d2 <_scanf_float+0x66>
 8006a96:	2507      	movs	r5, #7
 8006a98:	e7b4      	b.n	8006a04 <_scanf_float+0x198>
 8006a9a:	6822      	ldr	r2, [r4, #0]
 8006a9c:	0591      	lsls	r1, r2, #22
 8006a9e:	f57f af18 	bpl.w	80068d2 <_scanf_float+0x66>
 8006aa2:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8006aa6:	6022      	str	r2, [r4, #0]
 8006aa8:	9702      	str	r7, [sp, #8]
 8006aaa:	e7ab      	b.n	8006a04 <_scanf_float+0x198>
 8006aac:	6822      	ldr	r2, [r4, #0]
 8006aae:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8006ab2:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8006ab6:	d005      	beq.n	8006ac4 <_scanf_float+0x258>
 8006ab8:	0550      	lsls	r0, r2, #21
 8006aba:	f57f af0a 	bpl.w	80068d2 <_scanf_float+0x66>
 8006abe:	2f00      	cmp	r7, #0
 8006ac0:	f000 80db 	beq.w	8006c7a <_scanf_float+0x40e>
 8006ac4:	0591      	lsls	r1, r2, #22
 8006ac6:	bf58      	it	pl
 8006ac8:	9902      	ldrpl	r1, [sp, #8]
 8006aca:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8006ace:	bf58      	it	pl
 8006ad0:	1a79      	subpl	r1, r7, r1
 8006ad2:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8006ad6:	bf58      	it	pl
 8006ad8:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8006adc:	6022      	str	r2, [r4, #0]
 8006ade:	2700      	movs	r7, #0
 8006ae0:	e790      	b.n	8006a04 <_scanf_float+0x198>
 8006ae2:	f04f 0a03 	mov.w	sl, #3
 8006ae6:	e78d      	b.n	8006a04 <_scanf_float+0x198>
 8006ae8:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8006aec:	4649      	mov	r1, r9
 8006aee:	4640      	mov	r0, r8
 8006af0:	4798      	blx	r3
 8006af2:	2800      	cmp	r0, #0
 8006af4:	f43f aedf 	beq.w	80068b6 <_scanf_float+0x4a>
 8006af8:	e6eb      	b.n	80068d2 <_scanf_float+0x66>
 8006afa:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006afe:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006b02:	464a      	mov	r2, r9
 8006b04:	4640      	mov	r0, r8
 8006b06:	4798      	blx	r3
 8006b08:	6923      	ldr	r3, [r4, #16]
 8006b0a:	3b01      	subs	r3, #1
 8006b0c:	6123      	str	r3, [r4, #16]
 8006b0e:	e6eb      	b.n	80068e8 <_scanf_float+0x7c>
 8006b10:	1e6b      	subs	r3, r5, #1
 8006b12:	2b06      	cmp	r3, #6
 8006b14:	d824      	bhi.n	8006b60 <_scanf_float+0x2f4>
 8006b16:	2d02      	cmp	r5, #2
 8006b18:	d836      	bhi.n	8006b88 <_scanf_float+0x31c>
 8006b1a:	9b01      	ldr	r3, [sp, #4]
 8006b1c:	429e      	cmp	r6, r3
 8006b1e:	f67f aee7 	bls.w	80068f0 <_scanf_float+0x84>
 8006b22:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006b26:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006b2a:	464a      	mov	r2, r9
 8006b2c:	4640      	mov	r0, r8
 8006b2e:	4798      	blx	r3
 8006b30:	6923      	ldr	r3, [r4, #16]
 8006b32:	3b01      	subs	r3, #1
 8006b34:	6123      	str	r3, [r4, #16]
 8006b36:	e7f0      	b.n	8006b1a <_scanf_float+0x2ae>
 8006b38:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006b3c:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8006b40:	464a      	mov	r2, r9
 8006b42:	4640      	mov	r0, r8
 8006b44:	4798      	blx	r3
 8006b46:	6923      	ldr	r3, [r4, #16]
 8006b48:	3b01      	subs	r3, #1
 8006b4a:	6123      	str	r3, [r4, #16]
 8006b4c:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006b50:	fa5f fa8a 	uxtb.w	sl, sl
 8006b54:	f1ba 0f02 	cmp.w	sl, #2
 8006b58:	d1ee      	bne.n	8006b38 <_scanf_float+0x2cc>
 8006b5a:	3d03      	subs	r5, #3
 8006b5c:	b2ed      	uxtb	r5, r5
 8006b5e:	1b76      	subs	r6, r6, r5
 8006b60:	6823      	ldr	r3, [r4, #0]
 8006b62:	05da      	lsls	r2, r3, #23
 8006b64:	d530      	bpl.n	8006bc8 <_scanf_float+0x35c>
 8006b66:	055b      	lsls	r3, r3, #21
 8006b68:	d511      	bpl.n	8006b8e <_scanf_float+0x322>
 8006b6a:	9b01      	ldr	r3, [sp, #4]
 8006b6c:	429e      	cmp	r6, r3
 8006b6e:	f67f aebf 	bls.w	80068f0 <_scanf_float+0x84>
 8006b72:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006b76:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006b7a:	464a      	mov	r2, r9
 8006b7c:	4640      	mov	r0, r8
 8006b7e:	4798      	blx	r3
 8006b80:	6923      	ldr	r3, [r4, #16]
 8006b82:	3b01      	subs	r3, #1
 8006b84:	6123      	str	r3, [r4, #16]
 8006b86:	e7f0      	b.n	8006b6a <_scanf_float+0x2fe>
 8006b88:	46aa      	mov	sl, r5
 8006b8a:	46b3      	mov	fp, r6
 8006b8c:	e7de      	b.n	8006b4c <_scanf_float+0x2e0>
 8006b8e:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8006b92:	6923      	ldr	r3, [r4, #16]
 8006b94:	2965      	cmp	r1, #101	@ 0x65
 8006b96:	f103 33ff 	add.w	r3, r3, #4294967295
 8006b9a:	f106 35ff 	add.w	r5, r6, #4294967295
 8006b9e:	6123      	str	r3, [r4, #16]
 8006ba0:	d00c      	beq.n	8006bbc <_scanf_float+0x350>
 8006ba2:	2945      	cmp	r1, #69	@ 0x45
 8006ba4:	d00a      	beq.n	8006bbc <_scanf_float+0x350>
 8006ba6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006baa:	464a      	mov	r2, r9
 8006bac:	4640      	mov	r0, r8
 8006bae:	4798      	blx	r3
 8006bb0:	6923      	ldr	r3, [r4, #16]
 8006bb2:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8006bb6:	3b01      	subs	r3, #1
 8006bb8:	1eb5      	subs	r5, r6, #2
 8006bba:	6123      	str	r3, [r4, #16]
 8006bbc:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006bc0:	464a      	mov	r2, r9
 8006bc2:	4640      	mov	r0, r8
 8006bc4:	4798      	blx	r3
 8006bc6:	462e      	mov	r6, r5
 8006bc8:	6822      	ldr	r2, [r4, #0]
 8006bca:	f012 0210 	ands.w	r2, r2, #16
 8006bce:	d001      	beq.n	8006bd4 <_scanf_float+0x368>
 8006bd0:	2000      	movs	r0, #0
 8006bd2:	e68e      	b.n	80068f2 <_scanf_float+0x86>
 8006bd4:	7032      	strb	r2, [r6, #0]
 8006bd6:	6823      	ldr	r3, [r4, #0]
 8006bd8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8006bdc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006be0:	d125      	bne.n	8006c2e <_scanf_float+0x3c2>
 8006be2:	9b02      	ldr	r3, [sp, #8]
 8006be4:	429f      	cmp	r7, r3
 8006be6:	d00a      	beq.n	8006bfe <_scanf_float+0x392>
 8006be8:	1bda      	subs	r2, r3, r7
 8006bea:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8006bee:	429e      	cmp	r6, r3
 8006bf0:	bf28      	it	cs
 8006bf2:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8006bf6:	4922      	ldr	r1, [pc, #136]	@ (8006c80 <_scanf_float+0x414>)
 8006bf8:	4630      	mov	r0, r6
 8006bfa:	f000 f94f 	bl	8006e9c <siprintf>
 8006bfe:	9901      	ldr	r1, [sp, #4]
 8006c00:	2200      	movs	r2, #0
 8006c02:	4640      	mov	r0, r8
 8006c04:	f002 fc3c 	bl	8009480 <_strtod_r>
 8006c08:	9b03      	ldr	r3, [sp, #12]
 8006c0a:	6821      	ldr	r1, [r4, #0]
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	f011 0f02 	tst.w	r1, #2
 8006c12:	ec57 6b10 	vmov	r6, r7, d0
 8006c16:	f103 0204 	add.w	r2, r3, #4
 8006c1a:	d015      	beq.n	8006c48 <_scanf_float+0x3dc>
 8006c1c:	9903      	ldr	r1, [sp, #12]
 8006c1e:	600a      	str	r2, [r1, #0]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	e9c3 6700 	strd	r6, r7, [r3]
 8006c26:	68e3      	ldr	r3, [r4, #12]
 8006c28:	3301      	adds	r3, #1
 8006c2a:	60e3      	str	r3, [r4, #12]
 8006c2c:	e7d0      	b.n	8006bd0 <_scanf_float+0x364>
 8006c2e:	9b04      	ldr	r3, [sp, #16]
 8006c30:	2b00      	cmp	r3, #0
 8006c32:	d0e4      	beq.n	8006bfe <_scanf_float+0x392>
 8006c34:	9905      	ldr	r1, [sp, #20]
 8006c36:	230a      	movs	r3, #10
 8006c38:	3101      	adds	r1, #1
 8006c3a:	4640      	mov	r0, r8
 8006c3c:	f002 fca0 	bl	8009580 <_strtol_r>
 8006c40:	9b04      	ldr	r3, [sp, #16]
 8006c42:	9e05      	ldr	r6, [sp, #20]
 8006c44:	1ac2      	subs	r2, r0, r3
 8006c46:	e7d0      	b.n	8006bea <_scanf_float+0x37e>
 8006c48:	f011 0f04 	tst.w	r1, #4
 8006c4c:	9903      	ldr	r1, [sp, #12]
 8006c4e:	600a      	str	r2, [r1, #0]
 8006c50:	d1e6      	bne.n	8006c20 <_scanf_float+0x3b4>
 8006c52:	681d      	ldr	r5, [r3, #0]
 8006c54:	4632      	mov	r2, r6
 8006c56:	463b      	mov	r3, r7
 8006c58:	4630      	mov	r0, r6
 8006c5a:	4639      	mov	r1, r7
 8006c5c:	f7f9 ff6e 	bl	8000b3c <__aeabi_dcmpun>
 8006c60:	b128      	cbz	r0, 8006c6e <_scanf_float+0x402>
 8006c62:	4808      	ldr	r0, [pc, #32]	@ (8006c84 <_scanf_float+0x418>)
 8006c64:	f000 fa00 	bl	8007068 <nanf>
 8006c68:	ed85 0a00 	vstr	s0, [r5]
 8006c6c:	e7db      	b.n	8006c26 <_scanf_float+0x3ba>
 8006c6e:	4630      	mov	r0, r6
 8006c70:	4639      	mov	r1, r7
 8006c72:	f7f9 ffc1 	bl	8000bf8 <__aeabi_d2f>
 8006c76:	6028      	str	r0, [r5, #0]
 8006c78:	e7d5      	b.n	8006c26 <_scanf_float+0x3ba>
 8006c7a:	2700      	movs	r7, #0
 8006c7c:	e62e      	b.n	80068dc <_scanf_float+0x70>
 8006c7e:	bf00      	nop
 8006c80:	0800b930 	.word	0x0800b930
 8006c84:	0800ba71 	.word	0x0800ba71

08006c88 <std>:
 8006c88:	2300      	movs	r3, #0
 8006c8a:	b510      	push	{r4, lr}
 8006c8c:	4604      	mov	r4, r0
 8006c8e:	e9c0 3300 	strd	r3, r3, [r0]
 8006c92:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006c96:	6083      	str	r3, [r0, #8]
 8006c98:	8181      	strh	r1, [r0, #12]
 8006c9a:	6643      	str	r3, [r0, #100]	@ 0x64
 8006c9c:	81c2      	strh	r2, [r0, #14]
 8006c9e:	6183      	str	r3, [r0, #24]
 8006ca0:	4619      	mov	r1, r3
 8006ca2:	2208      	movs	r2, #8
 8006ca4:	305c      	adds	r0, #92	@ 0x5c
 8006ca6:	f000 f95e 	bl	8006f66 <memset>
 8006caa:	4b0d      	ldr	r3, [pc, #52]	@ (8006ce0 <std+0x58>)
 8006cac:	6263      	str	r3, [r4, #36]	@ 0x24
 8006cae:	4b0d      	ldr	r3, [pc, #52]	@ (8006ce4 <std+0x5c>)
 8006cb0:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006cb2:	4b0d      	ldr	r3, [pc, #52]	@ (8006ce8 <std+0x60>)
 8006cb4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006cb6:	4b0d      	ldr	r3, [pc, #52]	@ (8006cec <std+0x64>)
 8006cb8:	6323      	str	r3, [r4, #48]	@ 0x30
 8006cba:	4b0d      	ldr	r3, [pc, #52]	@ (8006cf0 <std+0x68>)
 8006cbc:	6224      	str	r4, [r4, #32]
 8006cbe:	429c      	cmp	r4, r3
 8006cc0:	d006      	beq.n	8006cd0 <std+0x48>
 8006cc2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006cc6:	4294      	cmp	r4, r2
 8006cc8:	d002      	beq.n	8006cd0 <std+0x48>
 8006cca:	33d0      	adds	r3, #208	@ 0xd0
 8006ccc:	429c      	cmp	r4, r3
 8006cce:	d105      	bne.n	8006cdc <std+0x54>
 8006cd0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006cd4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006cd8:	f000 b9c2 	b.w	8007060 <__retarget_lock_init_recursive>
 8006cdc:	bd10      	pop	{r4, pc}
 8006cde:	bf00      	nop
 8006ce0:	08006ee1 	.word	0x08006ee1
 8006ce4:	08006f03 	.word	0x08006f03
 8006ce8:	08006f3b 	.word	0x08006f3b
 8006cec:	08006f5f 	.word	0x08006f5f
 8006cf0:	20000454 	.word	0x20000454

08006cf4 <stdio_exit_handler>:
 8006cf4:	4a02      	ldr	r2, [pc, #8]	@ (8006d00 <stdio_exit_handler+0xc>)
 8006cf6:	4903      	ldr	r1, [pc, #12]	@ (8006d04 <stdio_exit_handler+0x10>)
 8006cf8:	4803      	ldr	r0, [pc, #12]	@ (8006d08 <stdio_exit_handler+0x14>)
 8006cfa:	f000 b869 	b.w	8006dd0 <_fwalk_sglue>
 8006cfe:	bf00      	nop
 8006d00:	2000000c 	.word	0x2000000c
 8006d04:	08009bc1 	.word	0x08009bc1
 8006d08:	2000001c 	.word	0x2000001c

08006d0c <cleanup_stdio>:
 8006d0c:	6841      	ldr	r1, [r0, #4]
 8006d0e:	4b0c      	ldr	r3, [pc, #48]	@ (8006d40 <cleanup_stdio+0x34>)
 8006d10:	4299      	cmp	r1, r3
 8006d12:	b510      	push	{r4, lr}
 8006d14:	4604      	mov	r4, r0
 8006d16:	d001      	beq.n	8006d1c <cleanup_stdio+0x10>
 8006d18:	f002 ff52 	bl	8009bc0 <_fflush_r>
 8006d1c:	68a1      	ldr	r1, [r4, #8]
 8006d1e:	4b09      	ldr	r3, [pc, #36]	@ (8006d44 <cleanup_stdio+0x38>)
 8006d20:	4299      	cmp	r1, r3
 8006d22:	d002      	beq.n	8006d2a <cleanup_stdio+0x1e>
 8006d24:	4620      	mov	r0, r4
 8006d26:	f002 ff4b 	bl	8009bc0 <_fflush_r>
 8006d2a:	68e1      	ldr	r1, [r4, #12]
 8006d2c:	4b06      	ldr	r3, [pc, #24]	@ (8006d48 <cleanup_stdio+0x3c>)
 8006d2e:	4299      	cmp	r1, r3
 8006d30:	d004      	beq.n	8006d3c <cleanup_stdio+0x30>
 8006d32:	4620      	mov	r0, r4
 8006d34:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006d38:	f002 bf42 	b.w	8009bc0 <_fflush_r>
 8006d3c:	bd10      	pop	{r4, pc}
 8006d3e:	bf00      	nop
 8006d40:	20000454 	.word	0x20000454
 8006d44:	200004bc 	.word	0x200004bc
 8006d48:	20000524 	.word	0x20000524

08006d4c <global_stdio_init.part.0>:
 8006d4c:	b510      	push	{r4, lr}
 8006d4e:	4b0b      	ldr	r3, [pc, #44]	@ (8006d7c <global_stdio_init.part.0+0x30>)
 8006d50:	4c0b      	ldr	r4, [pc, #44]	@ (8006d80 <global_stdio_init.part.0+0x34>)
 8006d52:	4a0c      	ldr	r2, [pc, #48]	@ (8006d84 <global_stdio_init.part.0+0x38>)
 8006d54:	601a      	str	r2, [r3, #0]
 8006d56:	4620      	mov	r0, r4
 8006d58:	2200      	movs	r2, #0
 8006d5a:	2104      	movs	r1, #4
 8006d5c:	f7ff ff94 	bl	8006c88 <std>
 8006d60:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006d64:	2201      	movs	r2, #1
 8006d66:	2109      	movs	r1, #9
 8006d68:	f7ff ff8e 	bl	8006c88 <std>
 8006d6c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006d70:	2202      	movs	r2, #2
 8006d72:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006d76:	2112      	movs	r1, #18
 8006d78:	f7ff bf86 	b.w	8006c88 <std>
 8006d7c:	2000058c 	.word	0x2000058c
 8006d80:	20000454 	.word	0x20000454
 8006d84:	08006cf5 	.word	0x08006cf5

08006d88 <__sfp_lock_acquire>:
 8006d88:	4801      	ldr	r0, [pc, #4]	@ (8006d90 <__sfp_lock_acquire+0x8>)
 8006d8a:	f000 b96a 	b.w	8007062 <__retarget_lock_acquire_recursive>
 8006d8e:	bf00      	nop
 8006d90:	20000595 	.word	0x20000595

08006d94 <__sfp_lock_release>:
 8006d94:	4801      	ldr	r0, [pc, #4]	@ (8006d9c <__sfp_lock_release+0x8>)
 8006d96:	f000 b965 	b.w	8007064 <__retarget_lock_release_recursive>
 8006d9a:	bf00      	nop
 8006d9c:	20000595 	.word	0x20000595

08006da0 <__sinit>:
 8006da0:	b510      	push	{r4, lr}
 8006da2:	4604      	mov	r4, r0
 8006da4:	f7ff fff0 	bl	8006d88 <__sfp_lock_acquire>
 8006da8:	6a23      	ldr	r3, [r4, #32]
 8006daa:	b11b      	cbz	r3, 8006db4 <__sinit+0x14>
 8006dac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006db0:	f7ff bff0 	b.w	8006d94 <__sfp_lock_release>
 8006db4:	4b04      	ldr	r3, [pc, #16]	@ (8006dc8 <__sinit+0x28>)
 8006db6:	6223      	str	r3, [r4, #32]
 8006db8:	4b04      	ldr	r3, [pc, #16]	@ (8006dcc <__sinit+0x2c>)
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	2b00      	cmp	r3, #0
 8006dbe:	d1f5      	bne.n	8006dac <__sinit+0xc>
 8006dc0:	f7ff ffc4 	bl	8006d4c <global_stdio_init.part.0>
 8006dc4:	e7f2      	b.n	8006dac <__sinit+0xc>
 8006dc6:	bf00      	nop
 8006dc8:	08006d0d 	.word	0x08006d0d
 8006dcc:	2000058c 	.word	0x2000058c

08006dd0 <_fwalk_sglue>:
 8006dd0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006dd4:	4607      	mov	r7, r0
 8006dd6:	4688      	mov	r8, r1
 8006dd8:	4614      	mov	r4, r2
 8006dda:	2600      	movs	r6, #0
 8006ddc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006de0:	f1b9 0901 	subs.w	r9, r9, #1
 8006de4:	d505      	bpl.n	8006df2 <_fwalk_sglue+0x22>
 8006de6:	6824      	ldr	r4, [r4, #0]
 8006de8:	2c00      	cmp	r4, #0
 8006dea:	d1f7      	bne.n	8006ddc <_fwalk_sglue+0xc>
 8006dec:	4630      	mov	r0, r6
 8006dee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006df2:	89ab      	ldrh	r3, [r5, #12]
 8006df4:	2b01      	cmp	r3, #1
 8006df6:	d907      	bls.n	8006e08 <_fwalk_sglue+0x38>
 8006df8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006dfc:	3301      	adds	r3, #1
 8006dfe:	d003      	beq.n	8006e08 <_fwalk_sglue+0x38>
 8006e00:	4629      	mov	r1, r5
 8006e02:	4638      	mov	r0, r7
 8006e04:	47c0      	blx	r8
 8006e06:	4306      	orrs	r6, r0
 8006e08:	3568      	adds	r5, #104	@ 0x68
 8006e0a:	e7e9      	b.n	8006de0 <_fwalk_sglue+0x10>

08006e0c <iprintf>:
 8006e0c:	b40f      	push	{r0, r1, r2, r3}
 8006e0e:	b507      	push	{r0, r1, r2, lr}
 8006e10:	4906      	ldr	r1, [pc, #24]	@ (8006e2c <iprintf+0x20>)
 8006e12:	ab04      	add	r3, sp, #16
 8006e14:	6808      	ldr	r0, [r1, #0]
 8006e16:	f853 2b04 	ldr.w	r2, [r3], #4
 8006e1a:	6881      	ldr	r1, [r0, #8]
 8006e1c:	9301      	str	r3, [sp, #4]
 8006e1e:	f002 fd33 	bl	8009888 <_vfiprintf_r>
 8006e22:	b003      	add	sp, #12
 8006e24:	f85d eb04 	ldr.w	lr, [sp], #4
 8006e28:	b004      	add	sp, #16
 8006e2a:	4770      	bx	lr
 8006e2c:	20000018 	.word	0x20000018

08006e30 <sniprintf>:
 8006e30:	b40c      	push	{r2, r3}
 8006e32:	b530      	push	{r4, r5, lr}
 8006e34:	4b18      	ldr	r3, [pc, #96]	@ (8006e98 <sniprintf+0x68>)
 8006e36:	1e0c      	subs	r4, r1, #0
 8006e38:	681d      	ldr	r5, [r3, #0]
 8006e3a:	b09d      	sub	sp, #116	@ 0x74
 8006e3c:	da08      	bge.n	8006e50 <sniprintf+0x20>
 8006e3e:	238b      	movs	r3, #139	@ 0x8b
 8006e40:	602b      	str	r3, [r5, #0]
 8006e42:	f04f 30ff 	mov.w	r0, #4294967295
 8006e46:	b01d      	add	sp, #116	@ 0x74
 8006e48:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006e4c:	b002      	add	sp, #8
 8006e4e:	4770      	bx	lr
 8006e50:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8006e54:	f8ad 3014 	strh.w	r3, [sp, #20]
 8006e58:	f04f 0300 	mov.w	r3, #0
 8006e5c:	931b      	str	r3, [sp, #108]	@ 0x6c
 8006e5e:	bf14      	ite	ne
 8006e60:	f104 33ff 	addne.w	r3, r4, #4294967295
 8006e64:	4623      	moveq	r3, r4
 8006e66:	9304      	str	r3, [sp, #16]
 8006e68:	9307      	str	r3, [sp, #28]
 8006e6a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8006e6e:	9002      	str	r0, [sp, #8]
 8006e70:	9006      	str	r0, [sp, #24]
 8006e72:	f8ad 3016 	strh.w	r3, [sp, #22]
 8006e76:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8006e78:	ab21      	add	r3, sp, #132	@ 0x84
 8006e7a:	a902      	add	r1, sp, #8
 8006e7c:	4628      	mov	r0, r5
 8006e7e:	9301      	str	r3, [sp, #4]
 8006e80:	f002 fbdc 	bl	800963c <_svfiprintf_r>
 8006e84:	1c43      	adds	r3, r0, #1
 8006e86:	bfbc      	itt	lt
 8006e88:	238b      	movlt	r3, #139	@ 0x8b
 8006e8a:	602b      	strlt	r3, [r5, #0]
 8006e8c:	2c00      	cmp	r4, #0
 8006e8e:	d0da      	beq.n	8006e46 <sniprintf+0x16>
 8006e90:	9b02      	ldr	r3, [sp, #8]
 8006e92:	2200      	movs	r2, #0
 8006e94:	701a      	strb	r2, [r3, #0]
 8006e96:	e7d6      	b.n	8006e46 <sniprintf+0x16>
 8006e98:	20000018 	.word	0x20000018

08006e9c <siprintf>:
 8006e9c:	b40e      	push	{r1, r2, r3}
 8006e9e:	b510      	push	{r4, lr}
 8006ea0:	b09d      	sub	sp, #116	@ 0x74
 8006ea2:	ab1f      	add	r3, sp, #124	@ 0x7c
 8006ea4:	9002      	str	r0, [sp, #8]
 8006ea6:	9006      	str	r0, [sp, #24]
 8006ea8:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006eac:	480a      	ldr	r0, [pc, #40]	@ (8006ed8 <siprintf+0x3c>)
 8006eae:	9107      	str	r1, [sp, #28]
 8006eb0:	9104      	str	r1, [sp, #16]
 8006eb2:	490a      	ldr	r1, [pc, #40]	@ (8006edc <siprintf+0x40>)
 8006eb4:	f853 2b04 	ldr.w	r2, [r3], #4
 8006eb8:	9105      	str	r1, [sp, #20]
 8006eba:	2400      	movs	r4, #0
 8006ebc:	a902      	add	r1, sp, #8
 8006ebe:	6800      	ldr	r0, [r0, #0]
 8006ec0:	9301      	str	r3, [sp, #4]
 8006ec2:	941b      	str	r4, [sp, #108]	@ 0x6c
 8006ec4:	f002 fbba 	bl	800963c <_svfiprintf_r>
 8006ec8:	9b02      	ldr	r3, [sp, #8]
 8006eca:	701c      	strb	r4, [r3, #0]
 8006ecc:	b01d      	add	sp, #116	@ 0x74
 8006ece:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006ed2:	b003      	add	sp, #12
 8006ed4:	4770      	bx	lr
 8006ed6:	bf00      	nop
 8006ed8:	20000018 	.word	0x20000018
 8006edc:	ffff0208 	.word	0xffff0208

08006ee0 <__sread>:
 8006ee0:	b510      	push	{r4, lr}
 8006ee2:	460c      	mov	r4, r1
 8006ee4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006ee8:	f000 f86c 	bl	8006fc4 <_read_r>
 8006eec:	2800      	cmp	r0, #0
 8006eee:	bfab      	itete	ge
 8006ef0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006ef2:	89a3      	ldrhlt	r3, [r4, #12]
 8006ef4:	181b      	addge	r3, r3, r0
 8006ef6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006efa:	bfac      	ite	ge
 8006efc:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006efe:	81a3      	strhlt	r3, [r4, #12]
 8006f00:	bd10      	pop	{r4, pc}

08006f02 <__swrite>:
 8006f02:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006f06:	461f      	mov	r7, r3
 8006f08:	898b      	ldrh	r3, [r1, #12]
 8006f0a:	05db      	lsls	r3, r3, #23
 8006f0c:	4605      	mov	r5, r0
 8006f0e:	460c      	mov	r4, r1
 8006f10:	4616      	mov	r6, r2
 8006f12:	d505      	bpl.n	8006f20 <__swrite+0x1e>
 8006f14:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f18:	2302      	movs	r3, #2
 8006f1a:	2200      	movs	r2, #0
 8006f1c:	f000 f840 	bl	8006fa0 <_lseek_r>
 8006f20:	89a3      	ldrh	r3, [r4, #12]
 8006f22:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006f26:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006f2a:	81a3      	strh	r3, [r4, #12]
 8006f2c:	4632      	mov	r2, r6
 8006f2e:	463b      	mov	r3, r7
 8006f30:	4628      	mov	r0, r5
 8006f32:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006f36:	f000 b857 	b.w	8006fe8 <_write_r>

08006f3a <__sseek>:
 8006f3a:	b510      	push	{r4, lr}
 8006f3c:	460c      	mov	r4, r1
 8006f3e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f42:	f000 f82d 	bl	8006fa0 <_lseek_r>
 8006f46:	1c43      	adds	r3, r0, #1
 8006f48:	89a3      	ldrh	r3, [r4, #12]
 8006f4a:	bf15      	itete	ne
 8006f4c:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006f4e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006f52:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006f56:	81a3      	strheq	r3, [r4, #12]
 8006f58:	bf18      	it	ne
 8006f5a:	81a3      	strhne	r3, [r4, #12]
 8006f5c:	bd10      	pop	{r4, pc}

08006f5e <__sclose>:
 8006f5e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f62:	f000 b80d 	b.w	8006f80 <_close_r>

08006f66 <memset>:
 8006f66:	4402      	add	r2, r0
 8006f68:	4603      	mov	r3, r0
 8006f6a:	4293      	cmp	r3, r2
 8006f6c:	d100      	bne.n	8006f70 <memset+0xa>
 8006f6e:	4770      	bx	lr
 8006f70:	f803 1b01 	strb.w	r1, [r3], #1
 8006f74:	e7f9      	b.n	8006f6a <memset+0x4>
	...

08006f78 <_localeconv_r>:
 8006f78:	4800      	ldr	r0, [pc, #0]	@ (8006f7c <_localeconv_r+0x4>)
 8006f7a:	4770      	bx	lr
 8006f7c:	20000158 	.word	0x20000158

08006f80 <_close_r>:
 8006f80:	b538      	push	{r3, r4, r5, lr}
 8006f82:	4d06      	ldr	r5, [pc, #24]	@ (8006f9c <_close_r+0x1c>)
 8006f84:	2300      	movs	r3, #0
 8006f86:	4604      	mov	r4, r0
 8006f88:	4608      	mov	r0, r1
 8006f8a:	602b      	str	r3, [r5, #0]
 8006f8c:	f7fb fed1 	bl	8002d32 <_close>
 8006f90:	1c43      	adds	r3, r0, #1
 8006f92:	d102      	bne.n	8006f9a <_close_r+0x1a>
 8006f94:	682b      	ldr	r3, [r5, #0]
 8006f96:	b103      	cbz	r3, 8006f9a <_close_r+0x1a>
 8006f98:	6023      	str	r3, [r4, #0]
 8006f9a:	bd38      	pop	{r3, r4, r5, pc}
 8006f9c:	20000590 	.word	0x20000590

08006fa0 <_lseek_r>:
 8006fa0:	b538      	push	{r3, r4, r5, lr}
 8006fa2:	4d07      	ldr	r5, [pc, #28]	@ (8006fc0 <_lseek_r+0x20>)
 8006fa4:	4604      	mov	r4, r0
 8006fa6:	4608      	mov	r0, r1
 8006fa8:	4611      	mov	r1, r2
 8006faa:	2200      	movs	r2, #0
 8006fac:	602a      	str	r2, [r5, #0]
 8006fae:	461a      	mov	r2, r3
 8006fb0:	f7fb fee6 	bl	8002d80 <_lseek>
 8006fb4:	1c43      	adds	r3, r0, #1
 8006fb6:	d102      	bne.n	8006fbe <_lseek_r+0x1e>
 8006fb8:	682b      	ldr	r3, [r5, #0]
 8006fba:	b103      	cbz	r3, 8006fbe <_lseek_r+0x1e>
 8006fbc:	6023      	str	r3, [r4, #0]
 8006fbe:	bd38      	pop	{r3, r4, r5, pc}
 8006fc0:	20000590 	.word	0x20000590

08006fc4 <_read_r>:
 8006fc4:	b538      	push	{r3, r4, r5, lr}
 8006fc6:	4d07      	ldr	r5, [pc, #28]	@ (8006fe4 <_read_r+0x20>)
 8006fc8:	4604      	mov	r4, r0
 8006fca:	4608      	mov	r0, r1
 8006fcc:	4611      	mov	r1, r2
 8006fce:	2200      	movs	r2, #0
 8006fd0:	602a      	str	r2, [r5, #0]
 8006fd2:	461a      	mov	r2, r3
 8006fd4:	f7fb fe74 	bl	8002cc0 <_read>
 8006fd8:	1c43      	adds	r3, r0, #1
 8006fda:	d102      	bne.n	8006fe2 <_read_r+0x1e>
 8006fdc:	682b      	ldr	r3, [r5, #0]
 8006fde:	b103      	cbz	r3, 8006fe2 <_read_r+0x1e>
 8006fe0:	6023      	str	r3, [r4, #0]
 8006fe2:	bd38      	pop	{r3, r4, r5, pc}
 8006fe4:	20000590 	.word	0x20000590

08006fe8 <_write_r>:
 8006fe8:	b538      	push	{r3, r4, r5, lr}
 8006fea:	4d07      	ldr	r5, [pc, #28]	@ (8007008 <_write_r+0x20>)
 8006fec:	4604      	mov	r4, r0
 8006fee:	4608      	mov	r0, r1
 8006ff0:	4611      	mov	r1, r2
 8006ff2:	2200      	movs	r2, #0
 8006ff4:	602a      	str	r2, [r5, #0]
 8006ff6:	461a      	mov	r2, r3
 8006ff8:	f7fb fe7f 	bl	8002cfa <_write>
 8006ffc:	1c43      	adds	r3, r0, #1
 8006ffe:	d102      	bne.n	8007006 <_write_r+0x1e>
 8007000:	682b      	ldr	r3, [r5, #0]
 8007002:	b103      	cbz	r3, 8007006 <_write_r+0x1e>
 8007004:	6023      	str	r3, [r4, #0]
 8007006:	bd38      	pop	{r3, r4, r5, pc}
 8007008:	20000590 	.word	0x20000590

0800700c <__errno>:
 800700c:	4b01      	ldr	r3, [pc, #4]	@ (8007014 <__errno+0x8>)
 800700e:	6818      	ldr	r0, [r3, #0]
 8007010:	4770      	bx	lr
 8007012:	bf00      	nop
 8007014:	20000018 	.word	0x20000018

08007018 <__libc_init_array>:
 8007018:	b570      	push	{r4, r5, r6, lr}
 800701a:	4d0d      	ldr	r5, [pc, #52]	@ (8007050 <__libc_init_array+0x38>)
 800701c:	4c0d      	ldr	r4, [pc, #52]	@ (8007054 <__libc_init_array+0x3c>)
 800701e:	1b64      	subs	r4, r4, r5
 8007020:	10a4      	asrs	r4, r4, #2
 8007022:	2600      	movs	r6, #0
 8007024:	42a6      	cmp	r6, r4
 8007026:	d109      	bne.n	800703c <__libc_init_array+0x24>
 8007028:	4d0b      	ldr	r5, [pc, #44]	@ (8007058 <__libc_init_array+0x40>)
 800702a:	4c0c      	ldr	r4, [pc, #48]	@ (800705c <__libc_init_array+0x44>)
 800702c:	f003 ff60 	bl	800aef0 <_init>
 8007030:	1b64      	subs	r4, r4, r5
 8007032:	10a4      	asrs	r4, r4, #2
 8007034:	2600      	movs	r6, #0
 8007036:	42a6      	cmp	r6, r4
 8007038:	d105      	bne.n	8007046 <__libc_init_array+0x2e>
 800703a:	bd70      	pop	{r4, r5, r6, pc}
 800703c:	f855 3b04 	ldr.w	r3, [r5], #4
 8007040:	4798      	blx	r3
 8007042:	3601      	adds	r6, #1
 8007044:	e7ee      	b.n	8007024 <__libc_init_array+0xc>
 8007046:	f855 3b04 	ldr.w	r3, [r5], #4
 800704a:	4798      	blx	r3
 800704c:	3601      	adds	r6, #1
 800704e:	e7f2      	b.n	8007036 <__libc_init_array+0x1e>
 8007050:	0800bd44 	.word	0x0800bd44
 8007054:	0800bd44 	.word	0x0800bd44
 8007058:	0800bd44 	.word	0x0800bd44
 800705c:	0800bd48 	.word	0x0800bd48

08007060 <__retarget_lock_init_recursive>:
 8007060:	4770      	bx	lr

08007062 <__retarget_lock_acquire_recursive>:
 8007062:	4770      	bx	lr

08007064 <__retarget_lock_release_recursive>:
 8007064:	4770      	bx	lr
	...

08007068 <nanf>:
 8007068:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8007070 <nanf+0x8>
 800706c:	4770      	bx	lr
 800706e:	bf00      	nop
 8007070:	7fc00000 	.word	0x7fc00000

08007074 <quorem>:
 8007074:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007078:	6903      	ldr	r3, [r0, #16]
 800707a:	690c      	ldr	r4, [r1, #16]
 800707c:	42a3      	cmp	r3, r4
 800707e:	4607      	mov	r7, r0
 8007080:	db7e      	blt.n	8007180 <quorem+0x10c>
 8007082:	3c01      	subs	r4, #1
 8007084:	f101 0814 	add.w	r8, r1, #20
 8007088:	00a3      	lsls	r3, r4, #2
 800708a:	f100 0514 	add.w	r5, r0, #20
 800708e:	9300      	str	r3, [sp, #0]
 8007090:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007094:	9301      	str	r3, [sp, #4]
 8007096:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800709a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800709e:	3301      	adds	r3, #1
 80070a0:	429a      	cmp	r2, r3
 80070a2:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80070a6:	fbb2 f6f3 	udiv	r6, r2, r3
 80070aa:	d32e      	bcc.n	800710a <quorem+0x96>
 80070ac:	f04f 0a00 	mov.w	sl, #0
 80070b0:	46c4      	mov	ip, r8
 80070b2:	46ae      	mov	lr, r5
 80070b4:	46d3      	mov	fp, sl
 80070b6:	f85c 3b04 	ldr.w	r3, [ip], #4
 80070ba:	b298      	uxth	r0, r3
 80070bc:	fb06 a000 	mla	r0, r6, r0, sl
 80070c0:	0c02      	lsrs	r2, r0, #16
 80070c2:	0c1b      	lsrs	r3, r3, #16
 80070c4:	fb06 2303 	mla	r3, r6, r3, r2
 80070c8:	f8de 2000 	ldr.w	r2, [lr]
 80070cc:	b280      	uxth	r0, r0
 80070ce:	b292      	uxth	r2, r2
 80070d0:	1a12      	subs	r2, r2, r0
 80070d2:	445a      	add	r2, fp
 80070d4:	f8de 0000 	ldr.w	r0, [lr]
 80070d8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80070dc:	b29b      	uxth	r3, r3
 80070de:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80070e2:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80070e6:	b292      	uxth	r2, r2
 80070e8:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80070ec:	45e1      	cmp	r9, ip
 80070ee:	f84e 2b04 	str.w	r2, [lr], #4
 80070f2:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80070f6:	d2de      	bcs.n	80070b6 <quorem+0x42>
 80070f8:	9b00      	ldr	r3, [sp, #0]
 80070fa:	58eb      	ldr	r3, [r5, r3]
 80070fc:	b92b      	cbnz	r3, 800710a <quorem+0x96>
 80070fe:	9b01      	ldr	r3, [sp, #4]
 8007100:	3b04      	subs	r3, #4
 8007102:	429d      	cmp	r5, r3
 8007104:	461a      	mov	r2, r3
 8007106:	d32f      	bcc.n	8007168 <quorem+0xf4>
 8007108:	613c      	str	r4, [r7, #16]
 800710a:	4638      	mov	r0, r7
 800710c:	f001 f9c8 	bl	80084a0 <__mcmp>
 8007110:	2800      	cmp	r0, #0
 8007112:	db25      	blt.n	8007160 <quorem+0xec>
 8007114:	4629      	mov	r1, r5
 8007116:	2000      	movs	r0, #0
 8007118:	f858 2b04 	ldr.w	r2, [r8], #4
 800711c:	f8d1 c000 	ldr.w	ip, [r1]
 8007120:	fa1f fe82 	uxth.w	lr, r2
 8007124:	fa1f f38c 	uxth.w	r3, ip
 8007128:	eba3 030e 	sub.w	r3, r3, lr
 800712c:	4403      	add	r3, r0
 800712e:	0c12      	lsrs	r2, r2, #16
 8007130:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8007134:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8007138:	b29b      	uxth	r3, r3
 800713a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800713e:	45c1      	cmp	r9, r8
 8007140:	f841 3b04 	str.w	r3, [r1], #4
 8007144:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007148:	d2e6      	bcs.n	8007118 <quorem+0xa4>
 800714a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800714e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007152:	b922      	cbnz	r2, 800715e <quorem+0xea>
 8007154:	3b04      	subs	r3, #4
 8007156:	429d      	cmp	r5, r3
 8007158:	461a      	mov	r2, r3
 800715a:	d30b      	bcc.n	8007174 <quorem+0x100>
 800715c:	613c      	str	r4, [r7, #16]
 800715e:	3601      	adds	r6, #1
 8007160:	4630      	mov	r0, r6
 8007162:	b003      	add	sp, #12
 8007164:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007168:	6812      	ldr	r2, [r2, #0]
 800716a:	3b04      	subs	r3, #4
 800716c:	2a00      	cmp	r2, #0
 800716e:	d1cb      	bne.n	8007108 <quorem+0x94>
 8007170:	3c01      	subs	r4, #1
 8007172:	e7c6      	b.n	8007102 <quorem+0x8e>
 8007174:	6812      	ldr	r2, [r2, #0]
 8007176:	3b04      	subs	r3, #4
 8007178:	2a00      	cmp	r2, #0
 800717a:	d1ef      	bne.n	800715c <quorem+0xe8>
 800717c:	3c01      	subs	r4, #1
 800717e:	e7ea      	b.n	8007156 <quorem+0xe2>
 8007180:	2000      	movs	r0, #0
 8007182:	e7ee      	b.n	8007162 <quorem+0xee>
 8007184:	0000      	movs	r0, r0
	...

08007188 <_dtoa_r>:
 8007188:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800718c:	69c7      	ldr	r7, [r0, #28]
 800718e:	b097      	sub	sp, #92	@ 0x5c
 8007190:	ed8d 0b04 	vstr	d0, [sp, #16]
 8007194:	ec55 4b10 	vmov	r4, r5, d0
 8007198:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800719a:	9107      	str	r1, [sp, #28]
 800719c:	4681      	mov	r9, r0
 800719e:	920c      	str	r2, [sp, #48]	@ 0x30
 80071a0:	9311      	str	r3, [sp, #68]	@ 0x44
 80071a2:	b97f      	cbnz	r7, 80071c4 <_dtoa_r+0x3c>
 80071a4:	2010      	movs	r0, #16
 80071a6:	f000 fe09 	bl	8007dbc <malloc>
 80071aa:	4602      	mov	r2, r0
 80071ac:	f8c9 001c 	str.w	r0, [r9, #28]
 80071b0:	b920      	cbnz	r0, 80071bc <_dtoa_r+0x34>
 80071b2:	4ba9      	ldr	r3, [pc, #676]	@ (8007458 <_dtoa_r+0x2d0>)
 80071b4:	21ef      	movs	r1, #239	@ 0xef
 80071b6:	48a9      	ldr	r0, [pc, #676]	@ (800745c <_dtoa_r+0x2d4>)
 80071b8:	f002 fe12 	bl	8009de0 <__assert_func>
 80071bc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80071c0:	6007      	str	r7, [r0, #0]
 80071c2:	60c7      	str	r7, [r0, #12]
 80071c4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80071c8:	6819      	ldr	r1, [r3, #0]
 80071ca:	b159      	cbz	r1, 80071e4 <_dtoa_r+0x5c>
 80071cc:	685a      	ldr	r2, [r3, #4]
 80071ce:	604a      	str	r2, [r1, #4]
 80071d0:	2301      	movs	r3, #1
 80071d2:	4093      	lsls	r3, r2
 80071d4:	608b      	str	r3, [r1, #8]
 80071d6:	4648      	mov	r0, r9
 80071d8:	f000 fee6 	bl	8007fa8 <_Bfree>
 80071dc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80071e0:	2200      	movs	r2, #0
 80071e2:	601a      	str	r2, [r3, #0]
 80071e4:	1e2b      	subs	r3, r5, #0
 80071e6:	bfb9      	ittee	lt
 80071e8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80071ec:	9305      	strlt	r3, [sp, #20]
 80071ee:	2300      	movge	r3, #0
 80071f0:	6033      	strge	r3, [r6, #0]
 80071f2:	9f05      	ldr	r7, [sp, #20]
 80071f4:	4b9a      	ldr	r3, [pc, #616]	@ (8007460 <_dtoa_r+0x2d8>)
 80071f6:	bfbc      	itt	lt
 80071f8:	2201      	movlt	r2, #1
 80071fa:	6032      	strlt	r2, [r6, #0]
 80071fc:	43bb      	bics	r3, r7
 80071fe:	d112      	bne.n	8007226 <_dtoa_r+0x9e>
 8007200:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007202:	f242 730f 	movw	r3, #9999	@ 0x270f
 8007206:	6013      	str	r3, [r2, #0]
 8007208:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800720c:	4323      	orrs	r3, r4
 800720e:	f000 855a 	beq.w	8007cc6 <_dtoa_r+0xb3e>
 8007212:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007214:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8007474 <_dtoa_r+0x2ec>
 8007218:	2b00      	cmp	r3, #0
 800721a:	f000 855c 	beq.w	8007cd6 <_dtoa_r+0xb4e>
 800721e:	f10a 0303 	add.w	r3, sl, #3
 8007222:	f000 bd56 	b.w	8007cd2 <_dtoa_r+0xb4a>
 8007226:	ed9d 7b04 	vldr	d7, [sp, #16]
 800722a:	2200      	movs	r2, #0
 800722c:	ec51 0b17 	vmov	r0, r1, d7
 8007230:	2300      	movs	r3, #0
 8007232:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8007236:	f7f9 fc4f 	bl	8000ad8 <__aeabi_dcmpeq>
 800723a:	4680      	mov	r8, r0
 800723c:	b158      	cbz	r0, 8007256 <_dtoa_r+0xce>
 800723e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007240:	2301      	movs	r3, #1
 8007242:	6013      	str	r3, [r2, #0]
 8007244:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007246:	b113      	cbz	r3, 800724e <_dtoa_r+0xc6>
 8007248:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800724a:	4b86      	ldr	r3, [pc, #536]	@ (8007464 <_dtoa_r+0x2dc>)
 800724c:	6013      	str	r3, [r2, #0]
 800724e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8007478 <_dtoa_r+0x2f0>
 8007252:	f000 bd40 	b.w	8007cd6 <_dtoa_r+0xb4e>
 8007256:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800725a:	aa14      	add	r2, sp, #80	@ 0x50
 800725c:	a915      	add	r1, sp, #84	@ 0x54
 800725e:	4648      	mov	r0, r9
 8007260:	f001 fa3e 	bl	80086e0 <__d2b>
 8007264:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8007268:	9002      	str	r0, [sp, #8]
 800726a:	2e00      	cmp	r6, #0
 800726c:	d078      	beq.n	8007360 <_dtoa_r+0x1d8>
 800726e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007270:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8007274:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007278:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800727c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8007280:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8007284:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8007288:	4619      	mov	r1, r3
 800728a:	2200      	movs	r2, #0
 800728c:	4b76      	ldr	r3, [pc, #472]	@ (8007468 <_dtoa_r+0x2e0>)
 800728e:	f7f9 f803 	bl	8000298 <__aeabi_dsub>
 8007292:	a36b      	add	r3, pc, #428	@ (adr r3, 8007440 <_dtoa_r+0x2b8>)
 8007294:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007298:	f7f9 f9b6 	bl	8000608 <__aeabi_dmul>
 800729c:	a36a      	add	r3, pc, #424	@ (adr r3, 8007448 <_dtoa_r+0x2c0>)
 800729e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072a2:	f7f8 fffb 	bl	800029c <__adddf3>
 80072a6:	4604      	mov	r4, r0
 80072a8:	4630      	mov	r0, r6
 80072aa:	460d      	mov	r5, r1
 80072ac:	f7f9 f942 	bl	8000534 <__aeabi_i2d>
 80072b0:	a367      	add	r3, pc, #412	@ (adr r3, 8007450 <_dtoa_r+0x2c8>)
 80072b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072b6:	f7f9 f9a7 	bl	8000608 <__aeabi_dmul>
 80072ba:	4602      	mov	r2, r0
 80072bc:	460b      	mov	r3, r1
 80072be:	4620      	mov	r0, r4
 80072c0:	4629      	mov	r1, r5
 80072c2:	f7f8 ffeb 	bl	800029c <__adddf3>
 80072c6:	4604      	mov	r4, r0
 80072c8:	460d      	mov	r5, r1
 80072ca:	f7f9 fc4d 	bl	8000b68 <__aeabi_d2iz>
 80072ce:	2200      	movs	r2, #0
 80072d0:	4607      	mov	r7, r0
 80072d2:	2300      	movs	r3, #0
 80072d4:	4620      	mov	r0, r4
 80072d6:	4629      	mov	r1, r5
 80072d8:	f7f9 fc08 	bl	8000aec <__aeabi_dcmplt>
 80072dc:	b140      	cbz	r0, 80072f0 <_dtoa_r+0x168>
 80072de:	4638      	mov	r0, r7
 80072e0:	f7f9 f928 	bl	8000534 <__aeabi_i2d>
 80072e4:	4622      	mov	r2, r4
 80072e6:	462b      	mov	r3, r5
 80072e8:	f7f9 fbf6 	bl	8000ad8 <__aeabi_dcmpeq>
 80072ec:	b900      	cbnz	r0, 80072f0 <_dtoa_r+0x168>
 80072ee:	3f01      	subs	r7, #1
 80072f0:	2f16      	cmp	r7, #22
 80072f2:	d852      	bhi.n	800739a <_dtoa_r+0x212>
 80072f4:	4b5d      	ldr	r3, [pc, #372]	@ (800746c <_dtoa_r+0x2e4>)
 80072f6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80072fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072fe:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007302:	f7f9 fbf3 	bl	8000aec <__aeabi_dcmplt>
 8007306:	2800      	cmp	r0, #0
 8007308:	d049      	beq.n	800739e <_dtoa_r+0x216>
 800730a:	3f01      	subs	r7, #1
 800730c:	2300      	movs	r3, #0
 800730e:	9310      	str	r3, [sp, #64]	@ 0x40
 8007310:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007312:	1b9b      	subs	r3, r3, r6
 8007314:	1e5a      	subs	r2, r3, #1
 8007316:	bf45      	ittet	mi
 8007318:	f1c3 0301 	rsbmi	r3, r3, #1
 800731c:	9300      	strmi	r3, [sp, #0]
 800731e:	2300      	movpl	r3, #0
 8007320:	2300      	movmi	r3, #0
 8007322:	9206      	str	r2, [sp, #24]
 8007324:	bf54      	ite	pl
 8007326:	9300      	strpl	r3, [sp, #0]
 8007328:	9306      	strmi	r3, [sp, #24]
 800732a:	2f00      	cmp	r7, #0
 800732c:	db39      	blt.n	80073a2 <_dtoa_r+0x21a>
 800732e:	9b06      	ldr	r3, [sp, #24]
 8007330:	970d      	str	r7, [sp, #52]	@ 0x34
 8007332:	443b      	add	r3, r7
 8007334:	9306      	str	r3, [sp, #24]
 8007336:	2300      	movs	r3, #0
 8007338:	9308      	str	r3, [sp, #32]
 800733a:	9b07      	ldr	r3, [sp, #28]
 800733c:	2b09      	cmp	r3, #9
 800733e:	d863      	bhi.n	8007408 <_dtoa_r+0x280>
 8007340:	2b05      	cmp	r3, #5
 8007342:	bfc4      	itt	gt
 8007344:	3b04      	subgt	r3, #4
 8007346:	9307      	strgt	r3, [sp, #28]
 8007348:	9b07      	ldr	r3, [sp, #28]
 800734a:	f1a3 0302 	sub.w	r3, r3, #2
 800734e:	bfcc      	ite	gt
 8007350:	2400      	movgt	r4, #0
 8007352:	2401      	movle	r4, #1
 8007354:	2b03      	cmp	r3, #3
 8007356:	d863      	bhi.n	8007420 <_dtoa_r+0x298>
 8007358:	e8df f003 	tbb	[pc, r3]
 800735c:	2b375452 	.word	0x2b375452
 8007360:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8007364:	441e      	add	r6, r3
 8007366:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800736a:	2b20      	cmp	r3, #32
 800736c:	bfc1      	itttt	gt
 800736e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8007372:	409f      	lslgt	r7, r3
 8007374:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8007378:	fa24 f303 	lsrgt.w	r3, r4, r3
 800737c:	bfd6      	itet	le
 800737e:	f1c3 0320 	rsble	r3, r3, #32
 8007382:	ea47 0003 	orrgt.w	r0, r7, r3
 8007386:	fa04 f003 	lslle.w	r0, r4, r3
 800738a:	f7f9 f8c3 	bl	8000514 <__aeabi_ui2d>
 800738e:	2201      	movs	r2, #1
 8007390:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8007394:	3e01      	subs	r6, #1
 8007396:	9212      	str	r2, [sp, #72]	@ 0x48
 8007398:	e776      	b.n	8007288 <_dtoa_r+0x100>
 800739a:	2301      	movs	r3, #1
 800739c:	e7b7      	b.n	800730e <_dtoa_r+0x186>
 800739e:	9010      	str	r0, [sp, #64]	@ 0x40
 80073a0:	e7b6      	b.n	8007310 <_dtoa_r+0x188>
 80073a2:	9b00      	ldr	r3, [sp, #0]
 80073a4:	1bdb      	subs	r3, r3, r7
 80073a6:	9300      	str	r3, [sp, #0]
 80073a8:	427b      	negs	r3, r7
 80073aa:	9308      	str	r3, [sp, #32]
 80073ac:	2300      	movs	r3, #0
 80073ae:	930d      	str	r3, [sp, #52]	@ 0x34
 80073b0:	e7c3      	b.n	800733a <_dtoa_r+0x1b2>
 80073b2:	2301      	movs	r3, #1
 80073b4:	9309      	str	r3, [sp, #36]	@ 0x24
 80073b6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80073b8:	eb07 0b03 	add.w	fp, r7, r3
 80073bc:	f10b 0301 	add.w	r3, fp, #1
 80073c0:	2b01      	cmp	r3, #1
 80073c2:	9303      	str	r3, [sp, #12]
 80073c4:	bfb8      	it	lt
 80073c6:	2301      	movlt	r3, #1
 80073c8:	e006      	b.n	80073d8 <_dtoa_r+0x250>
 80073ca:	2301      	movs	r3, #1
 80073cc:	9309      	str	r3, [sp, #36]	@ 0x24
 80073ce:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80073d0:	2b00      	cmp	r3, #0
 80073d2:	dd28      	ble.n	8007426 <_dtoa_r+0x29e>
 80073d4:	469b      	mov	fp, r3
 80073d6:	9303      	str	r3, [sp, #12]
 80073d8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80073dc:	2100      	movs	r1, #0
 80073de:	2204      	movs	r2, #4
 80073e0:	f102 0514 	add.w	r5, r2, #20
 80073e4:	429d      	cmp	r5, r3
 80073e6:	d926      	bls.n	8007436 <_dtoa_r+0x2ae>
 80073e8:	6041      	str	r1, [r0, #4]
 80073ea:	4648      	mov	r0, r9
 80073ec:	f000 fd9c 	bl	8007f28 <_Balloc>
 80073f0:	4682      	mov	sl, r0
 80073f2:	2800      	cmp	r0, #0
 80073f4:	d142      	bne.n	800747c <_dtoa_r+0x2f4>
 80073f6:	4b1e      	ldr	r3, [pc, #120]	@ (8007470 <_dtoa_r+0x2e8>)
 80073f8:	4602      	mov	r2, r0
 80073fa:	f240 11af 	movw	r1, #431	@ 0x1af
 80073fe:	e6da      	b.n	80071b6 <_dtoa_r+0x2e>
 8007400:	2300      	movs	r3, #0
 8007402:	e7e3      	b.n	80073cc <_dtoa_r+0x244>
 8007404:	2300      	movs	r3, #0
 8007406:	e7d5      	b.n	80073b4 <_dtoa_r+0x22c>
 8007408:	2401      	movs	r4, #1
 800740a:	2300      	movs	r3, #0
 800740c:	9307      	str	r3, [sp, #28]
 800740e:	9409      	str	r4, [sp, #36]	@ 0x24
 8007410:	f04f 3bff 	mov.w	fp, #4294967295
 8007414:	2200      	movs	r2, #0
 8007416:	f8cd b00c 	str.w	fp, [sp, #12]
 800741a:	2312      	movs	r3, #18
 800741c:	920c      	str	r2, [sp, #48]	@ 0x30
 800741e:	e7db      	b.n	80073d8 <_dtoa_r+0x250>
 8007420:	2301      	movs	r3, #1
 8007422:	9309      	str	r3, [sp, #36]	@ 0x24
 8007424:	e7f4      	b.n	8007410 <_dtoa_r+0x288>
 8007426:	f04f 0b01 	mov.w	fp, #1
 800742a:	f8cd b00c 	str.w	fp, [sp, #12]
 800742e:	465b      	mov	r3, fp
 8007430:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8007434:	e7d0      	b.n	80073d8 <_dtoa_r+0x250>
 8007436:	3101      	adds	r1, #1
 8007438:	0052      	lsls	r2, r2, #1
 800743a:	e7d1      	b.n	80073e0 <_dtoa_r+0x258>
 800743c:	f3af 8000 	nop.w
 8007440:	636f4361 	.word	0x636f4361
 8007444:	3fd287a7 	.word	0x3fd287a7
 8007448:	8b60c8b3 	.word	0x8b60c8b3
 800744c:	3fc68a28 	.word	0x3fc68a28
 8007450:	509f79fb 	.word	0x509f79fb
 8007454:	3fd34413 	.word	0x3fd34413
 8007458:	0800b942 	.word	0x0800b942
 800745c:	0800b959 	.word	0x0800b959
 8007460:	7ff00000 	.word	0x7ff00000
 8007464:	0800b90d 	.word	0x0800b90d
 8007468:	3ff80000 	.word	0x3ff80000
 800746c:	0800bb08 	.word	0x0800bb08
 8007470:	0800b9b1 	.word	0x0800b9b1
 8007474:	0800b93e 	.word	0x0800b93e
 8007478:	0800b90c 	.word	0x0800b90c
 800747c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007480:	6018      	str	r0, [r3, #0]
 8007482:	9b03      	ldr	r3, [sp, #12]
 8007484:	2b0e      	cmp	r3, #14
 8007486:	f200 80a1 	bhi.w	80075cc <_dtoa_r+0x444>
 800748a:	2c00      	cmp	r4, #0
 800748c:	f000 809e 	beq.w	80075cc <_dtoa_r+0x444>
 8007490:	2f00      	cmp	r7, #0
 8007492:	dd33      	ble.n	80074fc <_dtoa_r+0x374>
 8007494:	4b9c      	ldr	r3, [pc, #624]	@ (8007708 <_dtoa_r+0x580>)
 8007496:	f007 020f 	and.w	r2, r7, #15
 800749a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800749e:	ed93 7b00 	vldr	d7, [r3]
 80074a2:	05f8      	lsls	r0, r7, #23
 80074a4:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 80074a8:	ea4f 1427 	mov.w	r4, r7, asr #4
 80074ac:	d516      	bpl.n	80074dc <_dtoa_r+0x354>
 80074ae:	4b97      	ldr	r3, [pc, #604]	@ (800770c <_dtoa_r+0x584>)
 80074b0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80074b4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80074b8:	f7f9 f9d0 	bl	800085c <__aeabi_ddiv>
 80074bc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80074c0:	f004 040f 	and.w	r4, r4, #15
 80074c4:	2603      	movs	r6, #3
 80074c6:	4d91      	ldr	r5, [pc, #580]	@ (800770c <_dtoa_r+0x584>)
 80074c8:	b954      	cbnz	r4, 80074e0 <_dtoa_r+0x358>
 80074ca:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80074ce:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80074d2:	f7f9 f9c3 	bl	800085c <__aeabi_ddiv>
 80074d6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80074da:	e028      	b.n	800752e <_dtoa_r+0x3a6>
 80074dc:	2602      	movs	r6, #2
 80074de:	e7f2      	b.n	80074c6 <_dtoa_r+0x33e>
 80074e0:	07e1      	lsls	r1, r4, #31
 80074e2:	d508      	bpl.n	80074f6 <_dtoa_r+0x36e>
 80074e4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80074e8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80074ec:	f7f9 f88c 	bl	8000608 <__aeabi_dmul>
 80074f0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80074f4:	3601      	adds	r6, #1
 80074f6:	1064      	asrs	r4, r4, #1
 80074f8:	3508      	adds	r5, #8
 80074fa:	e7e5      	b.n	80074c8 <_dtoa_r+0x340>
 80074fc:	f000 80af 	beq.w	800765e <_dtoa_r+0x4d6>
 8007500:	427c      	negs	r4, r7
 8007502:	4b81      	ldr	r3, [pc, #516]	@ (8007708 <_dtoa_r+0x580>)
 8007504:	4d81      	ldr	r5, [pc, #516]	@ (800770c <_dtoa_r+0x584>)
 8007506:	f004 020f 	and.w	r2, r4, #15
 800750a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800750e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007512:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007516:	f7f9 f877 	bl	8000608 <__aeabi_dmul>
 800751a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800751e:	1124      	asrs	r4, r4, #4
 8007520:	2300      	movs	r3, #0
 8007522:	2602      	movs	r6, #2
 8007524:	2c00      	cmp	r4, #0
 8007526:	f040 808f 	bne.w	8007648 <_dtoa_r+0x4c0>
 800752a:	2b00      	cmp	r3, #0
 800752c:	d1d3      	bne.n	80074d6 <_dtoa_r+0x34e>
 800752e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007530:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8007534:	2b00      	cmp	r3, #0
 8007536:	f000 8094 	beq.w	8007662 <_dtoa_r+0x4da>
 800753a:	4b75      	ldr	r3, [pc, #468]	@ (8007710 <_dtoa_r+0x588>)
 800753c:	2200      	movs	r2, #0
 800753e:	4620      	mov	r0, r4
 8007540:	4629      	mov	r1, r5
 8007542:	f7f9 fad3 	bl	8000aec <__aeabi_dcmplt>
 8007546:	2800      	cmp	r0, #0
 8007548:	f000 808b 	beq.w	8007662 <_dtoa_r+0x4da>
 800754c:	9b03      	ldr	r3, [sp, #12]
 800754e:	2b00      	cmp	r3, #0
 8007550:	f000 8087 	beq.w	8007662 <_dtoa_r+0x4da>
 8007554:	f1bb 0f00 	cmp.w	fp, #0
 8007558:	dd34      	ble.n	80075c4 <_dtoa_r+0x43c>
 800755a:	4620      	mov	r0, r4
 800755c:	4b6d      	ldr	r3, [pc, #436]	@ (8007714 <_dtoa_r+0x58c>)
 800755e:	2200      	movs	r2, #0
 8007560:	4629      	mov	r1, r5
 8007562:	f7f9 f851 	bl	8000608 <__aeabi_dmul>
 8007566:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800756a:	f107 38ff 	add.w	r8, r7, #4294967295
 800756e:	3601      	adds	r6, #1
 8007570:	465c      	mov	r4, fp
 8007572:	4630      	mov	r0, r6
 8007574:	f7f8 ffde 	bl	8000534 <__aeabi_i2d>
 8007578:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800757c:	f7f9 f844 	bl	8000608 <__aeabi_dmul>
 8007580:	4b65      	ldr	r3, [pc, #404]	@ (8007718 <_dtoa_r+0x590>)
 8007582:	2200      	movs	r2, #0
 8007584:	f7f8 fe8a 	bl	800029c <__adddf3>
 8007588:	4605      	mov	r5, r0
 800758a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800758e:	2c00      	cmp	r4, #0
 8007590:	d16a      	bne.n	8007668 <_dtoa_r+0x4e0>
 8007592:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007596:	4b61      	ldr	r3, [pc, #388]	@ (800771c <_dtoa_r+0x594>)
 8007598:	2200      	movs	r2, #0
 800759a:	f7f8 fe7d 	bl	8000298 <__aeabi_dsub>
 800759e:	4602      	mov	r2, r0
 80075a0:	460b      	mov	r3, r1
 80075a2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80075a6:	462a      	mov	r2, r5
 80075a8:	4633      	mov	r3, r6
 80075aa:	f7f9 fabd 	bl	8000b28 <__aeabi_dcmpgt>
 80075ae:	2800      	cmp	r0, #0
 80075b0:	f040 8298 	bne.w	8007ae4 <_dtoa_r+0x95c>
 80075b4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80075b8:	462a      	mov	r2, r5
 80075ba:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80075be:	f7f9 fa95 	bl	8000aec <__aeabi_dcmplt>
 80075c2:	bb38      	cbnz	r0, 8007614 <_dtoa_r+0x48c>
 80075c4:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 80075c8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80075cc:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	f2c0 8157 	blt.w	8007882 <_dtoa_r+0x6fa>
 80075d4:	2f0e      	cmp	r7, #14
 80075d6:	f300 8154 	bgt.w	8007882 <_dtoa_r+0x6fa>
 80075da:	4b4b      	ldr	r3, [pc, #300]	@ (8007708 <_dtoa_r+0x580>)
 80075dc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80075e0:	ed93 7b00 	vldr	d7, [r3]
 80075e4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	ed8d 7b00 	vstr	d7, [sp]
 80075ec:	f280 80e5 	bge.w	80077ba <_dtoa_r+0x632>
 80075f0:	9b03      	ldr	r3, [sp, #12]
 80075f2:	2b00      	cmp	r3, #0
 80075f4:	f300 80e1 	bgt.w	80077ba <_dtoa_r+0x632>
 80075f8:	d10c      	bne.n	8007614 <_dtoa_r+0x48c>
 80075fa:	4b48      	ldr	r3, [pc, #288]	@ (800771c <_dtoa_r+0x594>)
 80075fc:	2200      	movs	r2, #0
 80075fe:	ec51 0b17 	vmov	r0, r1, d7
 8007602:	f7f9 f801 	bl	8000608 <__aeabi_dmul>
 8007606:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800760a:	f7f9 fa83 	bl	8000b14 <__aeabi_dcmpge>
 800760e:	2800      	cmp	r0, #0
 8007610:	f000 8266 	beq.w	8007ae0 <_dtoa_r+0x958>
 8007614:	2400      	movs	r4, #0
 8007616:	4625      	mov	r5, r4
 8007618:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800761a:	4656      	mov	r6, sl
 800761c:	ea6f 0803 	mvn.w	r8, r3
 8007620:	2700      	movs	r7, #0
 8007622:	4621      	mov	r1, r4
 8007624:	4648      	mov	r0, r9
 8007626:	f000 fcbf 	bl	8007fa8 <_Bfree>
 800762a:	2d00      	cmp	r5, #0
 800762c:	f000 80bd 	beq.w	80077aa <_dtoa_r+0x622>
 8007630:	b12f      	cbz	r7, 800763e <_dtoa_r+0x4b6>
 8007632:	42af      	cmp	r7, r5
 8007634:	d003      	beq.n	800763e <_dtoa_r+0x4b6>
 8007636:	4639      	mov	r1, r7
 8007638:	4648      	mov	r0, r9
 800763a:	f000 fcb5 	bl	8007fa8 <_Bfree>
 800763e:	4629      	mov	r1, r5
 8007640:	4648      	mov	r0, r9
 8007642:	f000 fcb1 	bl	8007fa8 <_Bfree>
 8007646:	e0b0      	b.n	80077aa <_dtoa_r+0x622>
 8007648:	07e2      	lsls	r2, r4, #31
 800764a:	d505      	bpl.n	8007658 <_dtoa_r+0x4d0>
 800764c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007650:	f7f8 ffda 	bl	8000608 <__aeabi_dmul>
 8007654:	3601      	adds	r6, #1
 8007656:	2301      	movs	r3, #1
 8007658:	1064      	asrs	r4, r4, #1
 800765a:	3508      	adds	r5, #8
 800765c:	e762      	b.n	8007524 <_dtoa_r+0x39c>
 800765e:	2602      	movs	r6, #2
 8007660:	e765      	b.n	800752e <_dtoa_r+0x3a6>
 8007662:	9c03      	ldr	r4, [sp, #12]
 8007664:	46b8      	mov	r8, r7
 8007666:	e784      	b.n	8007572 <_dtoa_r+0x3ea>
 8007668:	4b27      	ldr	r3, [pc, #156]	@ (8007708 <_dtoa_r+0x580>)
 800766a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800766c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007670:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007674:	4454      	add	r4, sl
 8007676:	2900      	cmp	r1, #0
 8007678:	d054      	beq.n	8007724 <_dtoa_r+0x59c>
 800767a:	4929      	ldr	r1, [pc, #164]	@ (8007720 <_dtoa_r+0x598>)
 800767c:	2000      	movs	r0, #0
 800767e:	f7f9 f8ed 	bl	800085c <__aeabi_ddiv>
 8007682:	4633      	mov	r3, r6
 8007684:	462a      	mov	r2, r5
 8007686:	f7f8 fe07 	bl	8000298 <__aeabi_dsub>
 800768a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800768e:	4656      	mov	r6, sl
 8007690:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007694:	f7f9 fa68 	bl	8000b68 <__aeabi_d2iz>
 8007698:	4605      	mov	r5, r0
 800769a:	f7f8 ff4b 	bl	8000534 <__aeabi_i2d>
 800769e:	4602      	mov	r2, r0
 80076a0:	460b      	mov	r3, r1
 80076a2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80076a6:	f7f8 fdf7 	bl	8000298 <__aeabi_dsub>
 80076aa:	3530      	adds	r5, #48	@ 0x30
 80076ac:	4602      	mov	r2, r0
 80076ae:	460b      	mov	r3, r1
 80076b0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80076b4:	f806 5b01 	strb.w	r5, [r6], #1
 80076b8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80076bc:	f7f9 fa16 	bl	8000aec <__aeabi_dcmplt>
 80076c0:	2800      	cmp	r0, #0
 80076c2:	d172      	bne.n	80077aa <_dtoa_r+0x622>
 80076c4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80076c8:	4911      	ldr	r1, [pc, #68]	@ (8007710 <_dtoa_r+0x588>)
 80076ca:	2000      	movs	r0, #0
 80076cc:	f7f8 fde4 	bl	8000298 <__aeabi_dsub>
 80076d0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80076d4:	f7f9 fa0a 	bl	8000aec <__aeabi_dcmplt>
 80076d8:	2800      	cmp	r0, #0
 80076da:	f040 80b4 	bne.w	8007846 <_dtoa_r+0x6be>
 80076de:	42a6      	cmp	r6, r4
 80076e0:	f43f af70 	beq.w	80075c4 <_dtoa_r+0x43c>
 80076e4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80076e8:	4b0a      	ldr	r3, [pc, #40]	@ (8007714 <_dtoa_r+0x58c>)
 80076ea:	2200      	movs	r2, #0
 80076ec:	f7f8 ff8c 	bl	8000608 <__aeabi_dmul>
 80076f0:	4b08      	ldr	r3, [pc, #32]	@ (8007714 <_dtoa_r+0x58c>)
 80076f2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80076f6:	2200      	movs	r2, #0
 80076f8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80076fc:	f7f8 ff84 	bl	8000608 <__aeabi_dmul>
 8007700:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007704:	e7c4      	b.n	8007690 <_dtoa_r+0x508>
 8007706:	bf00      	nop
 8007708:	0800bb08 	.word	0x0800bb08
 800770c:	0800bae0 	.word	0x0800bae0
 8007710:	3ff00000 	.word	0x3ff00000
 8007714:	40240000 	.word	0x40240000
 8007718:	401c0000 	.word	0x401c0000
 800771c:	40140000 	.word	0x40140000
 8007720:	3fe00000 	.word	0x3fe00000
 8007724:	4631      	mov	r1, r6
 8007726:	4628      	mov	r0, r5
 8007728:	f7f8 ff6e 	bl	8000608 <__aeabi_dmul>
 800772c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007730:	9413      	str	r4, [sp, #76]	@ 0x4c
 8007732:	4656      	mov	r6, sl
 8007734:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007738:	f7f9 fa16 	bl	8000b68 <__aeabi_d2iz>
 800773c:	4605      	mov	r5, r0
 800773e:	f7f8 fef9 	bl	8000534 <__aeabi_i2d>
 8007742:	4602      	mov	r2, r0
 8007744:	460b      	mov	r3, r1
 8007746:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800774a:	f7f8 fda5 	bl	8000298 <__aeabi_dsub>
 800774e:	3530      	adds	r5, #48	@ 0x30
 8007750:	f806 5b01 	strb.w	r5, [r6], #1
 8007754:	4602      	mov	r2, r0
 8007756:	460b      	mov	r3, r1
 8007758:	42a6      	cmp	r6, r4
 800775a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800775e:	f04f 0200 	mov.w	r2, #0
 8007762:	d124      	bne.n	80077ae <_dtoa_r+0x626>
 8007764:	4baf      	ldr	r3, [pc, #700]	@ (8007a24 <_dtoa_r+0x89c>)
 8007766:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800776a:	f7f8 fd97 	bl	800029c <__adddf3>
 800776e:	4602      	mov	r2, r0
 8007770:	460b      	mov	r3, r1
 8007772:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007776:	f7f9 f9d7 	bl	8000b28 <__aeabi_dcmpgt>
 800777a:	2800      	cmp	r0, #0
 800777c:	d163      	bne.n	8007846 <_dtoa_r+0x6be>
 800777e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007782:	49a8      	ldr	r1, [pc, #672]	@ (8007a24 <_dtoa_r+0x89c>)
 8007784:	2000      	movs	r0, #0
 8007786:	f7f8 fd87 	bl	8000298 <__aeabi_dsub>
 800778a:	4602      	mov	r2, r0
 800778c:	460b      	mov	r3, r1
 800778e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007792:	f7f9 f9ab 	bl	8000aec <__aeabi_dcmplt>
 8007796:	2800      	cmp	r0, #0
 8007798:	f43f af14 	beq.w	80075c4 <_dtoa_r+0x43c>
 800779c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800779e:	1e73      	subs	r3, r6, #1
 80077a0:	9313      	str	r3, [sp, #76]	@ 0x4c
 80077a2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80077a6:	2b30      	cmp	r3, #48	@ 0x30
 80077a8:	d0f8      	beq.n	800779c <_dtoa_r+0x614>
 80077aa:	4647      	mov	r7, r8
 80077ac:	e03b      	b.n	8007826 <_dtoa_r+0x69e>
 80077ae:	4b9e      	ldr	r3, [pc, #632]	@ (8007a28 <_dtoa_r+0x8a0>)
 80077b0:	f7f8 ff2a 	bl	8000608 <__aeabi_dmul>
 80077b4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80077b8:	e7bc      	b.n	8007734 <_dtoa_r+0x5ac>
 80077ba:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80077be:	4656      	mov	r6, sl
 80077c0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80077c4:	4620      	mov	r0, r4
 80077c6:	4629      	mov	r1, r5
 80077c8:	f7f9 f848 	bl	800085c <__aeabi_ddiv>
 80077cc:	f7f9 f9cc 	bl	8000b68 <__aeabi_d2iz>
 80077d0:	4680      	mov	r8, r0
 80077d2:	f7f8 feaf 	bl	8000534 <__aeabi_i2d>
 80077d6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80077da:	f7f8 ff15 	bl	8000608 <__aeabi_dmul>
 80077de:	4602      	mov	r2, r0
 80077e0:	460b      	mov	r3, r1
 80077e2:	4620      	mov	r0, r4
 80077e4:	4629      	mov	r1, r5
 80077e6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80077ea:	f7f8 fd55 	bl	8000298 <__aeabi_dsub>
 80077ee:	f806 4b01 	strb.w	r4, [r6], #1
 80077f2:	9d03      	ldr	r5, [sp, #12]
 80077f4:	eba6 040a 	sub.w	r4, r6, sl
 80077f8:	42a5      	cmp	r5, r4
 80077fa:	4602      	mov	r2, r0
 80077fc:	460b      	mov	r3, r1
 80077fe:	d133      	bne.n	8007868 <_dtoa_r+0x6e0>
 8007800:	f7f8 fd4c 	bl	800029c <__adddf3>
 8007804:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007808:	4604      	mov	r4, r0
 800780a:	460d      	mov	r5, r1
 800780c:	f7f9 f98c 	bl	8000b28 <__aeabi_dcmpgt>
 8007810:	b9c0      	cbnz	r0, 8007844 <_dtoa_r+0x6bc>
 8007812:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007816:	4620      	mov	r0, r4
 8007818:	4629      	mov	r1, r5
 800781a:	f7f9 f95d 	bl	8000ad8 <__aeabi_dcmpeq>
 800781e:	b110      	cbz	r0, 8007826 <_dtoa_r+0x69e>
 8007820:	f018 0f01 	tst.w	r8, #1
 8007824:	d10e      	bne.n	8007844 <_dtoa_r+0x6bc>
 8007826:	9902      	ldr	r1, [sp, #8]
 8007828:	4648      	mov	r0, r9
 800782a:	f000 fbbd 	bl	8007fa8 <_Bfree>
 800782e:	2300      	movs	r3, #0
 8007830:	7033      	strb	r3, [r6, #0]
 8007832:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007834:	3701      	adds	r7, #1
 8007836:	601f      	str	r7, [r3, #0]
 8007838:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800783a:	2b00      	cmp	r3, #0
 800783c:	f000 824b 	beq.w	8007cd6 <_dtoa_r+0xb4e>
 8007840:	601e      	str	r6, [r3, #0]
 8007842:	e248      	b.n	8007cd6 <_dtoa_r+0xb4e>
 8007844:	46b8      	mov	r8, r7
 8007846:	4633      	mov	r3, r6
 8007848:	461e      	mov	r6, r3
 800784a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800784e:	2a39      	cmp	r2, #57	@ 0x39
 8007850:	d106      	bne.n	8007860 <_dtoa_r+0x6d8>
 8007852:	459a      	cmp	sl, r3
 8007854:	d1f8      	bne.n	8007848 <_dtoa_r+0x6c0>
 8007856:	2230      	movs	r2, #48	@ 0x30
 8007858:	f108 0801 	add.w	r8, r8, #1
 800785c:	f88a 2000 	strb.w	r2, [sl]
 8007860:	781a      	ldrb	r2, [r3, #0]
 8007862:	3201      	adds	r2, #1
 8007864:	701a      	strb	r2, [r3, #0]
 8007866:	e7a0      	b.n	80077aa <_dtoa_r+0x622>
 8007868:	4b6f      	ldr	r3, [pc, #444]	@ (8007a28 <_dtoa_r+0x8a0>)
 800786a:	2200      	movs	r2, #0
 800786c:	f7f8 fecc 	bl	8000608 <__aeabi_dmul>
 8007870:	2200      	movs	r2, #0
 8007872:	2300      	movs	r3, #0
 8007874:	4604      	mov	r4, r0
 8007876:	460d      	mov	r5, r1
 8007878:	f7f9 f92e 	bl	8000ad8 <__aeabi_dcmpeq>
 800787c:	2800      	cmp	r0, #0
 800787e:	d09f      	beq.n	80077c0 <_dtoa_r+0x638>
 8007880:	e7d1      	b.n	8007826 <_dtoa_r+0x69e>
 8007882:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007884:	2a00      	cmp	r2, #0
 8007886:	f000 80ea 	beq.w	8007a5e <_dtoa_r+0x8d6>
 800788a:	9a07      	ldr	r2, [sp, #28]
 800788c:	2a01      	cmp	r2, #1
 800788e:	f300 80cd 	bgt.w	8007a2c <_dtoa_r+0x8a4>
 8007892:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8007894:	2a00      	cmp	r2, #0
 8007896:	f000 80c1 	beq.w	8007a1c <_dtoa_r+0x894>
 800789a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800789e:	9c08      	ldr	r4, [sp, #32]
 80078a0:	9e00      	ldr	r6, [sp, #0]
 80078a2:	9a00      	ldr	r2, [sp, #0]
 80078a4:	441a      	add	r2, r3
 80078a6:	9200      	str	r2, [sp, #0]
 80078a8:	9a06      	ldr	r2, [sp, #24]
 80078aa:	2101      	movs	r1, #1
 80078ac:	441a      	add	r2, r3
 80078ae:	4648      	mov	r0, r9
 80078b0:	9206      	str	r2, [sp, #24]
 80078b2:	f000 fc77 	bl	80081a4 <__i2b>
 80078b6:	4605      	mov	r5, r0
 80078b8:	b166      	cbz	r6, 80078d4 <_dtoa_r+0x74c>
 80078ba:	9b06      	ldr	r3, [sp, #24]
 80078bc:	2b00      	cmp	r3, #0
 80078be:	dd09      	ble.n	80078d4 <_dtoa_r+0x74c>
 80078c0:	42b3      	cmp	r3, r6
 80078c2:	9a00      	ldr	r2, [sp, #0]
 80078c4:	bfa8      	it	ge
 80078c6:	4633      	movge	r3, r6
 80078c8:	1ad2      	subs	r2, r2, r3
 80078ca:	9200      	str	r2, [sp, #0]
 80078cc:	9a06      	ldr	r2, [sp, #24]
 80078ce:	1af6      	subs	r6, r6, r3
 80078d0:	1ad3      	subs	r3, r2, r3
 80078d2:	9306      	str	r3, [sp, #24]
 80078d4:	9b08      	ldr	r3, [sp, #32]
 80078d6:	b30b      	cbz	r3, 800791c <_dtoa_r+0x794>
 80078d8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80078da:	2b00      	cmp	r3, #0
 80078dc:	f000 80c6 	beq.w	8007a6c <_dtoa_r+0x8e4>
 80078e0:	2c00      	cmp	r4, #0
 80078e2:	f000 80c0 	beq.w	8007a66 <_dtoa_r+0x8de>
 80078e6:	4629      	mov	r1, r5
 80078e8:	4622      	mov	r2, r4
 80078ea:	4648      	mov	r0, r9
 80078ec:	f000 fd12 	bl	8008314 <__pow5mult>
 80078f0:	9a02      	ldr	r2, [sp, #8]
 80078f2:	4601      	mov	r1, r0
 80078f4:	4605      	mov	r5, r0
 80078f6:	4648      	mov	r0, r9
 80078f8:	f000 fc6a 	bl	80081d0 <__multiply>
 80078fc:	9902      	ldr	r1, [sp, #8]
 80078fe:	4680      	mov	r8, r0
 8007900:	4648      	mov	r0, r9
 8007902:	f000 fb51 	bl	8007fa8 <_Bfree>
 8007906:	9b08      	ldr	r3, [sp, #32]
 8007908:	1b1b      	subs	r3, r3, r4
 800790a:	9308      	str	r3, [sp, #32]
 800790c:	f000 80b1 	beq.w	8007a72 <_dtoa_r+0x8ea>
 8007910:	9a08      	ldr	r2, [sp, #32]
 8007912:	4641      	mov	r1, r8
 8007914:	4648      	mov	r0, r9
 8007916:	f000 fcfd 	bl	8008314 <__pow5mult>
 800791a:	9002      	str	r0, [sp, #8]
 800791c:	2101      	movs	r1, #1
 800791e:	4648      	mov	r0, r9
 8007920:	f000 fc40 	bl	80081a4 <__i2b>
 8007924:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007926:	4604      	mov	r4, r0
 8007928:	2b00      	cmp	r3, #0
 800792a:	f000 81d8 	beq.w	8007cde <_dtoa_r+0xb56>
 800792e:	461a      	mov	r2, r3
 8007930:	4601      	mov	r1, r0
 8007932:	4648      	mov	r0, r9
 8007934:	f000 fcee 	bl	8008314 <__pow5mult>
 8007938:	9b07      	ldr	r3, [sp, #28]
 800793a:	2b01      	cmp	r3, #1
 800793c:	4604      	mov	r4, r0
 800793e:	f300 809f 	bgt.w	8007a80 <_dtoa_r+0x8f8>
 8007942:	9b04      	ldr	r3, [sp, #16]
 8007944:	2b00      	cmp	r3, #0
 8007946:	f040 8097 	bne.w	8007a78 <_dtoa_r+0x8f0>
 800794a:	9b05      	ldr	r3, [sp, #20]
 800794c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007950:	2b00      	cmp	r3, #0
 8007952:	f040 8093 	bne.w	8007a7c <_dtoa_r+0x8f4>
 8007956:	9b05      	ldr	r3, [sp, #20]
 8007958:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800795c:	0d1b      	lsrs	r3, r3, #20
 800795e:	051b      	lsls	r3, r3, #20
 8007960:	b133      	cbz	r3, 8007970 <_dtoa_r+0x7e8>
 8007962:	9b00      	ldr	r3, [sp, #0]
 8007964:	3301      	adds	r3, #1
 8007966:	9300      	str	r3, [sp, #0]
 8007968:	9b06      	ldr	r3, [sp, #24]
 800796a:	3301      	adds	r3, #1
 800796c:	9306      	str	r3, [sp, #24]
 800796e:	2301      	movs	r3, #1
 8007970:	9308      	str	r3, [sp, #32]
 8007972:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007974:	2b00      	cmp	r3, #0
 8007976:	f000 81b8 	beq.w	8007cea <_dtoa_r+0xb62>
 800797a:	6923      	ldr	r3, [r4, #16]
 800797c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007980:	6918      	ldr	r0, [r3, #16]
 8007982:	f000 fbc3 	bl	800810c <__hi0bits>
 8007986:	f1c0 0020 	rsb	r0, r0, #32
 800798a:	9b06      	ldr	r3, [sp, #24]
 800798c:	4418      	add	r0, r3
 800798e:	f010 001f 	ands.w	r0, r0, #31
 8007992:	f000 8082 	beq.w	8007a9a <_dtoa_r+0x912>
 8007996:	f1c0 0320 	rsb	r3, r0, #32
 800799a:	2b04      	cmp	r3, #4
 800799c:	dd73      	ble.n	8007a86 <_dtoa_r+0x8fe>
 800799e:	9b00      	ldr	r3, [sp, #0]
 80079a0:	f1c0 001c 	rsb	r0, r0, #28
 80079a4:	4403      	add	r3, r0
 80079a6:	9300      	str	r3, [sp, #0]
 80079a8:	9b06      	ldr	r3, [sp, #24]
 80079aa:	4403      	add	r3, r0
 80079ac:	4406      	add	r6, r0
 80079ae:	9306      	str	r3, [sp, #24]
 80079b0:	9b00      	ldr	r3, [sp, #0]
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	dd05      	ble.n	80079c2 <_dtoa_r+0x83a>
 80079b6:	9902      	ldr	r1, [sp, #8]
 80079b8:	461a      	mov	r2, r3
 80079ba:	4648      	mov	r0, r9
 80079bc:	f000 fd04 	bl	80083c8 <__lshift>
 80079c0:	9002      	str	r0, [sp, #8]
 80079c2:	9b06      	ldr	r3, [sp, #24]
 80079c4:	2b00      	cmp	r3, #0
 80079c6:	dd05      	ble.n	80079d4 <_dtoa_r+0x84c>
 80079c8:	4621      	mov	r1, r4
 80079ca:	461a      	mov	r2, r3
 80079cc:	4648      	mov	r0, r9
 80079ce:	f000 fcfb 	bl	80083c8 <__lshift>
 80079d2:	4604      	mov	r4, r0
 80079d4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80079d6:	2b00      	cmp	r3, #0
 80079d8:	d061      	beq.n	8007a9e <_dtoa_r+0x916>
 80079da:	9802      	ldr	r0, [sp, #8]
 80079dc:	4621      	mov	r1, r4
 80079de:	f000 fd5f 	bl	80084a0 <__mcmp>
 80079e2:	2800      	cmp	r0, #0
 80079e4:	da5b      	bge.n	8007a9e <_dtoa_r+0x916>
 80079e6:	2300      	movs	r3, #0
 80079e8:	9902      	ldr	r1, [sp, #8]
 80079ea:	220a      	movs	r2, #10
 80079ec:	4648      	mov	r0, r9
 80079ee:	f000 fafd 	bl	8007fec <__multadd>
 80079f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80079f4:	9002      	str	r0, [sp, #8]
 80079f6:	f107 38ff 	add.w	r8, r7, #4294967295
 80079fa:	2b00      	cmp	r3, #0
 80079fc:	f000 8177 	beq.w	8007cee <_dtoa_r+0xb66>
 8007a00:	4629      	mov	r1, r5
 8007a02:	2300      	movs	r3, #0
 8007a04:	220a      	movs	r2, #10
 8007a06:	4648      	mov	r0, r9
 8007a08:	f000 faf0 	bl	8007fec <__multadd>
 8007a0c:	f1bb 0f00 	cmp.w	fp, #0
 8007a10:	4605      	mov	r5, r0
 8007a12:	dc6f      	bgt.n	8007af4 <_dtoa_r+0x96c>
 8007a14:	9b07      	ldr	r3, [sp, #28]
 8007a16:	2b02      	cmp	r3, #2
 8007a18:	dc49      	bgt.n	8007aae <_dtoa_r+0x926>
 8007a1a:	e06b      	b.n	8007af4 <_dtoa_r+0x96c>
 8007a1c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007a1e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8007a22:	e73c      	b.n	800789e <_dtoa_r+0x716>
 8007a24:	3fe00000 	.word	0x3fe00000
 8007a28:	40240000 	.word	0x40240000
 8007a2c:	9b03      	ldr	r3, [sp, #12]
 8007a2e:	1e5c      	subs	r4, r3, #1
 8007a30:	9b08      	ldr	r3, [sp, #32]
 8007a32:	42a3      	cmp	r3, r4
 8007a34:	db09      	blt.n	8007a4a <_dtoa_r+0x8c2>
 8007a36:	1b1c      	subs	r4, r3, r4
 8007a38:	9b03      	ldr	r3, [sp, #12]
 8007a3a:	2b00      	cmp	r3, #0
 8007a3c:	f6bf af30 	bge.w	80078a0 <_dtoa_r+0x718>
 8007a40:	9b00      	ldr	r3, [sp, #0]
 8007a42:	9a03      	ldr	r2, [sp, #12]
 8007a44:	1a9e      	subs	r6, r3, r2
 8007a46:	2300      	movs	r3, #0
 8007a48:	e72b      	b.n	80078a2 <_dtoa_r+0x71a>
 8007a4a:	9b08      	ldr	r3, [sp, #32]
 8007a4c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007a4e:	9408      	str	r4, [sp, #32]
 8007a50:	1ae3      	subs	r3, r4, r3
 8007a52:	441a      	add	r2, r3
 8007a54:	9e00      	ldr	r6, [sp, #0]
 8007a56:	9b03      	ldr	r3, [sp, #12]
 8007a58:	920d      	str	r2, [sp, #52]	@ 0x34
 8007a5a:	2400      	movs	r4, #0
 8007a5c:	e721      	b.n	80078a2 <_dtoa_r+0x71a>
 8007a5e:	9c08      	ldr	r4, [sp, #32]
 8007a60:	9e00      	ldr	r6, [sp, #0]
 8007a62:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8007a64:	e728      	b.n	80078b8 <_dtoa_r+0x730>
 8007a66:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8007a6a:	e751      	b.n	8007910 <_dtoa_r+0x788>
 8007a6c:	9a08      	ldr	r2, [sp, #32]
 8007a6e:	9902      	ldr	r1, [sp, #8]
 8007a70:	e750      	b.n	8007914 <_dtoa_r+0x78c>
 8007a72:	f8cd 8008 	str.w	r8, [sp, #8]
 8007a76:	e751      	b.n	800791c <_dtoa_r+0x794>
 8007a78:	2300      	movs	r3, #0
 8007a7a:	e779      	b.n	8007970 <_dtoa_r+0x7e8>
 8007a7c:	9b04      	ldr	r3, [sp, #16]
 8007a7e:	e777      	b.n	8007970 <_dtoa_r+0x7e8>
 8007a80:	2300      	movs	r3, #0
 8007a82:	9308      	str	r3, [sp, #32]
 8007a84:	e779      	b.n	800797a <_dtoa_r+0x7f2>
 8007a86:	d093      	beq.n	80079b0 <_dtoa_r+0x828>
 8007a88:	9a00      	ldr	r2, [sp, #0]
 8007a8a:	331c      	adds	r3, #28
 8007a8c:	441a      	add	r2, r3
 8007a8e:	9200      	str	r2, [sp, #0]
 8007a90:	9a06      	ldr	r2, [sp, #24]
 8007a92:	441a      	add	r2, r3
 8007a94:	441e      	add	r6, r3
 8007a96:	9206      	str	r2, [sp, #24]
 8007a98:	e78a      	b.n	80079b0 <_dtoa_r+0x828>
 8007a9a:	4603      	mov	r3, r0
 8007a9c:	e7f4      	b.n	8007a88 <_dtoa_r+0x900>
 8007a9e:	9b03      	ldr	r3, [sp, #12]
 8007aa0:	2b00      	cmp	r3, #0
 8007aa2:	46b8      	mov	r8, r7
 8007aa4:	dc20      	bgt.n	8007ae8 <_dtoa_r+0x960>
 8007aa6:	469b      	mov	fp, r3
 8007aa8:	9b07      	ldr	r3, [sp, #28]
 8007aaa:	2b02      	cmp	r3, #2
 8007aac:	dd1e      	ble.n	8007aec <_dtoa_r+0x964>
 8007aae:	f1bb 0f00 	cmp.w	fp, #0
 8007ab2:	f47f adb1 	bne.w	8007618 <_dtoa_r+0x490>
 8007ab6:	4621      	mov	r1, r4
 8007ab8:	465b      	mov	r3, fp
 8007aba:	2205      	movs	r2, #5
 8007abc:	4648      	mov	r0, r9
 8007abe:	f000 fa95 	bl	8007fec <__multadd>
 8007ac2:	4601      	mov	r1, r0
 8007ac4:	4604      	mov	r4, r0
 8007ac6:	9802      	ldr	r0, [sp, #8]
 8007ac8:	f000 fcea 	bl	80084a0 <__mcmp>
 8007acc:	2800      	cmp	r0, #0
 8007ace:	f77f ada3 	ble.w	8007618 <_dtoa_r+0x490>
 8007ad2:	4656      	mov	r6, sl
 8007ad4:	2331      	movs	r3, #49	@ 0x31
 8007ad6:	f806 3b01 	strb.w	r3, [r6], #1
 8007ada:	f108 0801 	add.w	r8, r8, #1
 8007ade:	e59f      	b.n	8007620 <_dtoa_r+0x498>
 8007ae0:	9c03      	ldr	r4, [sp, #12]
 8007ae2:	46b8      	mov	r8, r7
 8007ae4:	4625      	mov	r5, r4
 8007ae6:	e7f4      	b.n	8007ad2 <_dtoa_r+0x94a>
 8007ae8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8007aec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007aee:	2b00      	cmp	r3, #0
 8007af0:	f000 8101 	beq.w	8007cf6 <_dtoa_r+0xb6e>
 8007af4:	2e00      	cmp	r6, #0
 8007af6:	dd05      	ble.n	8007b04 <_dtoa_r+0x97c>
 8007af8:	4629      	mov	r1, r5
 8007afa:	4632      	mov	r2, r6
 8007afc:	4648      	mov	r0, r9
 8007afe:	f000 fc63 	bl	80083c8 <__lshift>
 8007b02:	4605      	mov	r5, r0
 8007b04:	9b08      	ldr	r3, [sp, #32]
 8007b06:	2b00      	cmp	r3, #0
 8007b08:	d05c      	beq.n	8007bc4 <_dtoa_r+0xa3c>
 8007b0a:	6869      	ldr	r1, [r5, #4]
 8007b0c:	4648      	mov	r0, r9
 8007b0e:	f000 fa0b 	bl	8007f28 <_Balloc>
 8007b12:	4606      	mov	r6, r0
 8007b14:	b928      	cbnz	r0, 8007b22 <_dtoa_r+0x99a>
 8007b16:	4b82      	ldr	r3, [pc, #520]	@ (8007d20 <_dtoa_r+0xb98>)
 8007b18:	4602      	mov	r2, r0
 8007b1a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8007b1e:	f7ff bb4a 	b.w	80071b6 <_dtoa_r+0x2e>
 8007b22:	692a      	ldr	r2, [r5, #16]
 8007b24:	3202      	adds	r2, #2
 8007b26:	0092      	lsls	r2, r2, #2
 8007b28:	f105 010c 	add.w	r1, r5, #12
 8007b2c:	300c      	adds	r0, #12
 8007b2e:	f002 f93f 	bl	8009db0 <memcpy>
 8007b32:	2201      	movs	r2, #1
 8007b34:	4631      	mov	r1, r6
 8007b36:	4648      	mov	r0, r9
 8007b38:	f000 fc46 	bl	80083c8 <__lshift>
 8007b3c:	f10a 0301 	add.w	r3, sl, #1
 8007b40:	9300      	str	r3, [sp, #0]
 8007b42:	eb0a 030b 	add.w	r3, sl, fp
 8007b46:	9308      	str	r3, [sp, #32]
 8007b48:	9b04      	ldr	r3, [sp, #16]
 8007b4a:	f003 0301 	and.w	r3, r3, #1
 8007b4e:	462f      	mov	r7, r5
 8007b50:	9306      	str	r3, [sp, #24]
 8007b52:	4605      	mov	r5, r0
 8007b54:	9b00      	ldr	r3, [sp, #0]
 8007b56:	9802      	ldr	r0, [sp, #8]
 8007b58:	4621      	mov	r1, r4
 8007b5a:	f103 3bff 	add.w	fp, r3, #4294967295
 8007b5e:	f7ff fa89 	bl	8007074 <quorem>
 8007b62:	4603      	mov	r3, r0
 8007b64:	3330      	adds	r3, #48	@ 0x30
 8007b66:	9003      	str	r0, [sp, #12]
 8007b68:	4639      	mov	r1, r7
 8007b6a:	9802      	ldr	r0, [sp, #8]
 8007b6c:	9309      	str	r3, [sp, #36]	@ 0x24
 8007b6e:	f000 fc97 	bl	80084a0 <__mcmp>
 8007b72:	462a      	mov	r2, r5
 8007b74:	9004      	str	r0, [sp, #16]
 8007b76:	4621      	mov	r1, r4
 8007b78:	4648      	mov	r0, r9
 8007b7a:	f000 fcad 	bl	80084d8 <__mdiff>
 8007b7e:	68c2      	ldr	r2, [r0, #12]
 8007b80:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007b82:	4606      	mov	r6, r0
 8007b84:	bb02      	cbnz	r2, 8007bc8 <_dtoa_r+0xa40>
 8007b86:	4601      	mov	r1, r0
 8007b88:	9802      	ldr	r0, [sp, #8]
 8007b8a:	f000 fc89 	bl	80084a0 <__mcmp>
 8007b8e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007b90:	4602      	mov	r2, r0
 8007b92:	4631      	mov	r1, r6
 8007b94:	4648      	mov	r0, r9
 8007b96:	920c      	str	r2, [sp, #48]	@ 0x30
 8007b98:	9309      	str	r3, [sp, #36]	@ 0x24
 8007b9a:	f000 fa05 	bl	8007fa8 <_Bfree>
 8007b9e:	9b07      	ldr	r3, [sp, #28]
 8007ba0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8007ba2:	9e00      	ldr	r6, [sp, #0]
 8007ba4:	ea42 0103 	orr.w	r1, r2, r3
 8007ba8:	9b06      	ldr	r3, [sp, #24]
 8007baa:	4319      	orrs	r1, r3
 8007bac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007bae:	d10d      	bne.n	8007bcc <_dtoa_r+0xa44>
 8007bb0:	2b39      	cmp	r3, #57	@ 0x39
 8007bb2:	d027      	beq.n	8007c04 <_dtoa_r+0xa7c>
 8007bb4:	9a04      	ldr	r2, [sp, #16]
 8007bb6:	2a00      	cmp	r2, #0
 8007bb8:	dd01      	ble.n	8007bbe <_dtoa_r+0xa36>
 8007bba:	9b03      	ldr	r3, [sp, #12]
 8007bbc:	3331      	adds	r3, #49	@ 0x31
 8007bbe:	f88b 3000 	strb.w	r3, [fp]
 8007bc2:	e52e      	b.n	8007622 <_dtoa_r+0x49a>
 8007bc4:	4628      	mov	r0, r5
 8007bc6:	e7b9      	b.n	8007b3c <_dtoa_r+0x9b4>
 8007bc8:	2201      	movs	r2, #1
 8007bca:	e7e2      	b.n	8007b92 <_dtoa_r+0xa0a>
 8007bcc:	9904      	ldr	r1, [sp, #16]
 8007bce:	2900      	cmp	r1, #0
 8007bd0:	db04      	blt.n	8007bdc <_dtoa_r+0xa54>
 8007bd2:	9807      	ldr	r0, [sp, #28]
 8007bd4:	4301      	orrs	r1, r0
 8007bd6:	9806      	ldr	r0, [sp, #24]
 8007bd8:	4301      	orrs	r1, r0
 8007bda:	d120      	bne.n	8007c1e <_dtoa_r+0xa96>
 8007bdc:	2a00      	cmp	r2, #0
 8007bde:	ddee      	ble.n	8007bbe <_dtoa_r+0xa36>
 8007be0:	9902      	ldr	r1, [sp, #8]
 8007be2:	9300      	str	r3, [sp, #0]
 8007be4:	2201      	movs	r2, #1
 8007be6:	4648      	mov	r0, r9
 8007be8:	f000 fbee 	bl	80083c8 <__lshift>
 8007bec:	4621      	mov	r1, r4
 8007bee:	9002      	str	r0, [sp, #8]
 8007bf0:	f000 fc56 	bl	80084a0 <__mcmp>
 8007bf4:	2800      	cmp	r0, #0
 8007bf6:	9b00      	ldr	r3, [sp, #0]
 8007bf8:	dc02      	bgt.n	8007c00 <_dtoa_r+0xa78>
 8007bfa:	d1e0      	bne.n	8007bbe <_dtoa_r+0xa36>
 8007bfc:	07da      	lsls	r2, r3, #31
 8007bfe:	d5de      	bpl.n	8007bbe <_dtoa_r+0xa36>
 8007c00:	2b39      	cmp	r3, #57	@ 0x39
 8007c02:	d1da      	bne.n	8007bba <_dtoa_r+0xa32>
 8007c04:	2339      	movs	r3, #57	@ 0x39
 8007c06:	f88b 3000 	strb.w	r3, [fp]
 8007c0a:	4633      	mov	r3, r6
 8007c0c:	461e      	mov	r6, r3
 8007c0e:	3b01      	subs	r3, #1
 8007c10:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8007c14:	2a39      	cmp	r2, #57	@ 0x39
 8007c16:	d04e      	beq.n	8007cb6 <_dtoa_r+0xb2e>
 8007c18:	3201      	adds	r2, #1
 8007c1a:	701a      	strb	r2, [r3, #0]
 8007c1c:	e501      	b.n	8007622 <_dtoa_r+0x49a>
 8007c1e:	2a00      	cmp	r2, #0
 8007c20:	dd03      	ble.n	8007c2a <_dtoa_r+0xaa2>
 8007c22:	2b39      	cmp	r3, #57	@ 0x39
 8007c24:	d0ee      	beq.n	8007c04 <_dtoa_r+0xa7c>
 8007c26:	3301      	adds	r3, #1
 8007c28:	e7c9      	b.n	8007bbe <_dtoa_r+0xa36>
 8007c2a:	9a00      	ldr	r2, [sp, #0]
 8007c2c:	9908      	ldr	r1, [sp, #32]
 8007c2e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8007c32:	428a      	cmp	r2, r1
 8007c34:	d028      	beq.n	8007c88 <_dtoa_r+0xb00>
 8007c36:	9902      	ldr	r1, [sp, #8]
 8007c38:	2300      	movs	r3, #0
 8007c3a:	220a      	movs	r2, #10
 8007c3c:	4648      	mov	r0, r9
 8007c3e:	f000 f9d5 	bl	8007fec <__multadd>
 8007c42:	42af      	cmp	r7, r5
 8007c44:	9002      	str	r0, [sp, #8]
 8007c46:	f04f 0300 	mov.w	r3, #0
 8007c4a:	f04f 020a 	mov.w	r2, #10
 8007c4e:	4639      	mov	r1, r7
 8007c50:	4648      	mov	r0, r9
 8007c52:	d107      	bne.n	8007c64 <_dtoa_r+0xadc>
 8007c54:	f000 f9ca 	bl	8007fec <__multadd>
 8007c58:	4607      	mov	r7, r0
 8007c5a:	4605      	mov	r5, r0
 8007c5c:	9b00      	ldr	r3, [sp, #0]
 8007c5e:	3301      	adds	r3, #1
 8007c60:	9300      	str	r3, [sp, #0]
 8007c62:	e777      	b.n	8007b54 <_dtoa_r+0x9cc>
 8007c64:	f000 f9c2 	bl	8007fec <__multadd>
 8007c68:	4629      	mov	r1, r5
 8007c6a:	4607      	mov	r7, r0
 8007c6c:	2300      	movs	r3, #0
 8007c6e:	220a      	movs	r2, #10
 8007c70:	4648      	mov	r0, r9
 8007c72:	f000 f9bb 	bl	8007fec <__multadd>
 8007c76:	4605      	mov	r5, r0
 8007c78:	e7f0      	b.n	8007c5c <_dtoa_r+0xad4>
 8007c7a:	f1bb 0f00 	cmp.w	fp, #0
 8007c7e:	bfcc      	ite	gt
 8007c80:	465e      	movgt	r6, fp
 8007c82:	2601      	movle	r6, #1
 8007c84:	4456      	add	r6, sl
 8007c86:	2700      	movs	r7, #0
 8007c88:	9902      	ldr	r1, [sp, #8]
 8007c8a:	9300      	str	r3, [sp, #0]
 8007c8c:	2201      	movs	r2, #1
 8007c8e:	4648      	mov	r0, r9
 8007c90:	f000 fb9a 	bl	80083c8 <__lshift>
 8007c94:	4621      	mov	r1, r4
 8007c96:	9002      	str	r0, [sp, #8]
 8007c98:	f000 fc02 	bl	80084a0 <__mcmp>
 8007c9c:	2800      	cmp	r0, #0
 8007c9e:	dcb4      	bgt.n	8007c0a <_dtoa_r+0xa82>
 8007ca0:	d102      	bne.n	8007ca8 <_dtoa_r+0xb20>
 8007ca2:	9b00      	ldr	r3, [sp, #0]
 8007ca4:	07db      	lsls	r3, r3, #31
 8007ca6:	d4b0      	bmi.n	8007c0a <_dtoa_r+0xa82>
 8007ca8:	4633      	mov	r3, r6
 8007caa:	461e      	mov	r6, r3
 8007cac:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007cb0:	2a30      	cmp	r2, #48	@ 0x30
 8007cb2:	d0fa      	beq.n	8007caa <_dtoa_r+0xb22>
 8007cb4:	e4b5      	b.n	8007622 <_dtoa_r+0x49a>
 8007cb6:	459a      	cmp	sl, r3
 8007cb8:	d1a8      	bne.n	8007c0c <_dtoa_r+0xa84>
 8007cba:	2331      	movs	r3, #49	@ 0x31
 8007cbc:	f108 0801 	add.w	r8, r8, #1
 8007cc0:	f88a 3000 	strb.w	r3, [sl]
 8007cc4:	e4ad      	b.n	8007622 <_dtoa_r+0x49a>
 8007cc6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007cc8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8007d24 <_dtoa_r+0xb9c>
 8007ccc:	b11b      	cbz	r3, 8007cd6 <_dtoa_r+0xb4e>
 8007cce:	f10a 0308 	add.w	r3, sl, #8
 8007cd2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8007cd4:	6013      	str	r3, [r2, #0]
 8007cd6:	4650      	mov	r0, sl
 8007cd8:	b017      	add	sp, #92	@ 0x5c
 8007cda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007cde:	9b07      	ldr	r3, [sp, #28]
 8007ce0:	2b01      	cmp	r3, #1
 8007ce2:	f77f ae2e 	ble.w	8007942 <_dtoa_r+0x7ba>
 8007ce6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007ce8:	9308      	str	r3, [sp, #32]
 8007cea:	2001      	movs	r0, #1
 8007cec:	e64d      	b.n	800798a <_dtoa_r+0x802>
 8007cee:	f1bb 0f00 	cmp.w	fp, #0
 8007cf2:	f77f aed9 	ble.w	8007aa8 <_dtoa_r+0x920>
 8007cf6:	4656      	mov	r6, sl
 8007cf8:	9802      	ldr	r0, [sp, #8]
 8007cfa:	4621      	mov	r1, r4
 8007cfc:	f7ff f9ba 	bl	8007074 <quorem>
 8007d00:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8007d04:	f806 3b01 	strb.w	r3, [r6], #1
 8007d08:	eba6 020a 	sub.w	r2, r6, sl
 8007d0c:	4593      	cmp	fp, r2
 8007d0e:	ddb4      	ble.n	8007c7a <_dtoa_r+0xaf2>
 8007d10:	9902      	ldr	r1, [sp, #8]
 8007d12:	2300      	movs	r3, #0
 8007d14:	220a      	movs	r2, #10
 8007d16:	4648      	mov	r0, r9
 8007d18:	f000 f968 	bl	8007fec <__multadd>
 8007d1c:	9002      	str	r0, [sp, #8]
 8007d1e:	e7eb      	b.n	8007cf8 <_dtoa_r+0xb70>
 8007d20:	0800b9b1 	.word	0x0800b9b1
 8007d24:	0800b935 	.word	0x0800b935

08007d28 <_free_r>:
 8007d28:	b538      	push	{r3, r4, r5, lr}
 8007d2a:	4605      	mov	r5, r0
 8007d2c:	2900      	cmp	r1, #0
 8007d2e:	d041      	beq.n	8007db4 <_free_r+0x8c>
 8007d30:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007d34:	1f0c      	subs	r4, r1, #4
 8007d36:	2b00      	cmp	r3, #0
 8007d38:	bfb8      	it	lt
 8007d3a:	18e4      	addlt	r4, r4, r3
 8007d3c:	f000 f8e8 	bl	8007f10 <__malloc_lock>
 8007d40:	4a1d      	ldr	r2, [pc, #116]	@ (8007db8 <_free_r+0x90>)
 8007d42:	6813      	ldr	r3, [r2, #0]
 8007d44:	b933      	cbnz	r3, 8007d54 <_free_r+0x2c>
 8007d46:	6063      	str	r3, [r4, #4]
 8007d48:	6014      	str	r4, [r2, #0]
 8007d4a:	4628      	mov	r0, r5
 8007d4c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007d50:	f000 b8e4 	b.w	8007f1c <__malloc_unlock>
 8007d54:	42a3      	cmp	r3, r4
 8007d56:	d908      	bls.n	8007d6a <_free_r+0x42>
 8007d58:	6820      	ldr	r0, [r4, #0]
 8007d5a:	1821      	adds	r1, r4, r0
 8007d5c:	428b      	cmp	r3, r1
 8007d5e:	bf01      	itttt	eq
 8007d60:	6819      	ldreq	r1, [r3, #0]
 8007d62:	685b      	ldreq	r3, [r3, #4]
 8007d64:	1809      	addeq	r1, r1, r0
 8007d66:	6021      	streq	r1, [r4, #0]
 8007d68:	e7ed      	b.n	8007d46 <_free_r+0x1e>
 8007d6a:	461a      	mov	r2, r3
 8007d6c:	685b      	ldr	r3, [r3, #4]
 8007d6e:	b10b      	cbz	r3, 8007d74 <_free_r+0x4c>
 8007d70:	42a3      	cmp	r3, r4
 8007d72:	d9fa      	bls.n	8007d6a <_free_r+0x42>
 8007d74:	6811      	ldr	r1, [r2, #0]
 8007d76:	1850      	adds	r0, r2, r1
 8007d78:	42a0      	cmp	r0, r4
 8007d7a:	d10b      	bne.n	8007d94 <_free_r+0x6c>
 8007d7c:	6820      	ldr	r0, [r4, #0]
 8007d7e:	4401      	add	r1, r0
 8007d80:	1850      	adds	r0, r2, r1
 8007d82:	4283      	cmp	r3, r0
 8007d84:	6011      	str	r1, [r2, #0]
 8007d86:	d1e0      	bne.n	8007d4a <_free_r+0x22>
 8007d88:	6818      	ldr	r0, [r3, #0]
 8007d8a:	685b      	ldr	r3, [r3, #4]
 8007d8c:	6053      	str	r3, [r2, #4]
 8007d8e:	4408      	add	r0, r1
 8007d90:	6010      	str	r0, [r2, #0]
 8007d92:	e7da      	b.n	8007d4a <_free_r+0x22>
 8007d94:	d902      	bls.n	8007d9c <_free_r+0x74>
 8007d96:	230c      	movs	r3, #12
 8007d98:	602b      	str	r3, [r5, #0]
 8007d9a:	e7d6      	b.n	8007d4a <_free_r+0x22>
 8007d9c:	6820      	ldr	r0, [r4, #0]
 8007d9e:	1821      	adds	r1, r4, r0
 8007da0:	428b      	cmp	r3, r1
 8007da2:	bf04      	itt	eq
 8007da4:	6819      	ldreq	r1, [r3, #0]
 8007da6:	685b      	ldreq	r3, [r3, #4]
 8007da8:	6063      	str	r3, [r4, #4]
 8007daa:	bf04      	itt	eq
 8007dac:	1809      	addeq	r1, r1, r0
 8007dae:	6021      	streq	r1, [r4, #0]
 8007db0:	6054      	str	r4, [r2, #4]
 8007db2:	e7ca      	b.n	8007d4a <_free_r+0x22>
 8007db4:	bd38      	pop	{r3, r4, r5, pc}
 8007db6:	bf00      	nop
 8007db8:	2000059c 	.word	0x2000059c

08007dbc <malloc>:
 8007dbc:	4b02      	ldr	r3, [pc, #8]	@ (8007dc8 <malloc+0xc>)
 8007dbe:	4601      	mov	r1, r0
 8007dc0:	6818      	ldr	r0, [r3, #0]
 8007dc2:	f000 b825 	b.w	8007e10 <_malloc_r>
 8007dc6:	bf00      	nop
 8007dc8:	20000018 	.word	0x20000018

08007dcc <sbrk_aligned>:
 8007dcc:	b570      	push	{r4, r5, r6, lr}
 8007dce:	4e0f      	ldr	r6, [pc, #60]	@ (8007e0c <sbrk_aligned+0x40>)
 8007dd0:	460c      	mov	r4, r1
 8007dd2:	6831      	ldr	r1, [r6, #0]
 8007dd4:	4605      	mov	r5, r0
 8007dd6:	b911      	cbnz	r1, 8007dde <sbrk_aligned+0x12>
 8007dd8:	f001 ffda 	bl	8009d90 <_sbrk_r>
 8007ddc:	6030      	str	r0, [r6, #0]
 8007dde:	4621      	mov	r1, r4
 8007de0:	4628      	mov	r0, r5
 8007de2:	f001 ffd5 	bl	8009d90 <_sbrk_r>
 8007de6:	1c43      	adds	r3, r0, #1
 8007de8:	d103      	bne.n	8007df2 <sbrk_aligned+0x26>
 8007dea:	f04f 34ff 	mov.w	r4, #4294967295
 8007dee:	4620      	mov	r0, r4
 8007df0:	bd70      	pop	{r4, r5, r6, pc}
 8007df2:	1cc4      	adds	r4, r0, #3
 8007df4:	f024 0403 	bic.w	r4, r4, #3
 8007df8:	42a0      	cmp	r0, r4
 8007dfa:	d0f8      	beq.n	8007dee <sbrk_aligned+0x22>
 8007dfc:	1a21      	subs	r1, r4, r0
 8007dfe:	4628      	mov	r0, r5
 8007e00:	f001 ffc6 	bl	8009d90 <_sbrk_r>
 8007e04:	3001      	adds	r0, #1
 8007e06:	d1f2      	bne.n	8007dee <sbrk_aligned+0x22>
 8007e08:	e7ef      	b.n	8007dea <sbrk_aligned+0x1e>
 8007e0a:	bf00      	nop
 8007e0c:	20000598 	.word	0x20000598

08007e10 <_malloc_r>:
 8007e10:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007e14:	1ccd      	adds	r5, r1, #3
 8007e16:	f025 0503 	bic.w	r5, r5, #3
 8007e1a:	3508      	adds	r5, #8
 8007e1c:	2d0c      	cmp	r5, #12
 8007e1e:	bf38      	it	cc
 8007e20:	250c      	movcc	r5, #12
 8007e22:	2d00      	cmp	r5, #0
 8007e24:	4606      	mov	r6, r0
 8007e26:	db01      	blt.n	8007e2c <_malloc_r+0x1c>
 8007e28:	42a9      	cmp	r1, r5
 8007e2a:	d904      	bls.n	8007e36 <_malloc_r+0x26>
 8007e2c:	230c      	movs	r3, #12
 8007e2e:	6033      	str	r3, [r6, #0]
 8007e30:	2000      	movs	r0, #0
 8007e32:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007e36:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007f0c <_malloc_r+0xfc>
 8007e3a:	f000 f869 	bl	8007f10 <__malloc_lock>
 8007e3e:	f8d8 3000 	ldr.w	r3, [r8]
 8007e42:	461c      	mov	r4, r3
 8007e44:	bb44      	cbnz	r4, 8007e98 <_malloc_r+0x88>
 8007e46:	4629      	mov	r1, r5
 8007e48:	4630      	mov	r0, r6
 8007e4a:	f7ff ffbf 	bl	8007dcc <sbrk_aligned>
 8007e4e:	1c43      	adds	r3, r0, #1
 8007e50:	4604      	mov	r4, r0
 8007e52:	d158      	bne.n	8007f06 <_malloc_r+0xf6>
 8007e54:	f8d8 4000 	ldr.w	r4, [r8]
 8007e58:	4627      	mov	r7, r4
 8007e5a:	2f00      	cmp	r7, #0
 8007e5c:	d143      	bne.n	8007ee6 <_malloc_r+0xd6>
 8007e5e:	2c00      	cmp	r4, #0
 8007e60:	d04b      	beq.n	8007efa <_malloc_r+0xea>
 8007e62:	6823      	ldr	r3, [r4, #0]
 8007e64:	4639      	mov	r1, r7
 8007e66:	4630      	mov	r0, r6
 8007e68:	eb04 0903 	add.w	r9, r4, r3
 8007e6c:	f001 ff90 	bl	8009d90 <_sbrk_r>
 8007e70:	4581      	cmp	r9, r0
 8007e72:	d142      	bne.n	8007efa <_malloc_r+0xea>
 8007e74:	6821      	ldr	r1, [r4, #0]
 8007e76:	1a6d      	subs	r5, r5, r1
 8007e78:	4629      	mov	r1, r5
 8007e7a:	4630      	mov	r0, r6
 8007e7c:	f7ff ffa6 	bl	8007dcc <sbrk_aligned>
 8007e80:	3001      	adds	r0, #1
 8007e82:	d03a      	beq.n	8007efa <_malloc_r+0xea>
 8007e84:	6823      	ldr	r3, [r4, #0]
 8007e86:	442b      	add	r3, r5
 8007e88:	6023      	str	r3, [r4, #0]
 8007e8a:	f8d8 3000 	ldr.w	r3, [r8]
 8007e8e:	685a      	ldr	r2, [r3, #4]
 8007e90:	bb62      	cbnz	r2, 8007eec <_malloc_r+0xdc>
 8007e92:	f8c8 7000 	str.w	r7, [r8]
 8007e96:	e00f      	b.n	8007eb8 <_malloc_r+0xa8>
 8007e98:	6822      	ldr	r2, [r4, #0]
 8007e9a:	1b52      	subs	r2, r2, r5
 8007e9c:	d420      	bmi.n	8007ee0 <_malloc_r+0xd0>
 8007e9e:	2a0b      	cmp	r2, #11
 8007ea0:	d917      	bls.n	8007ed2 <_malloc_r+0xc2>
 8007ea2:	1961      	adds	r1, r4, r5
 8007ea4:	42a3      	cmp	r3, r4
 8007ea6:	6025      	str	r5, [r4, #0]
 8007ea8:	bf18      	it	ne
 8007eaa:	6059      	strne	r1, [r3, #4]
 8007eac:	6863      	ldr	r3, [r4, #4]
 8007eae:	bf08      	it	eq
 8007eb0:	f8c8 1000 	streq.w	r1, [r8]
 8007eb4:	5162      	str	r2, [r4, r5]
 8007eb6:	604b      	str	r3, [r1, #4]
 8007eb8:	4630      	mov	r0, r6
 8007eba:	f000 f82f 	bl	8007f1c <__malloc_unlock>
 8007ebe:	f104 000b 	add.w	r0, r4, #11
 8007ec2:	1d23      	adds	r3, r4, #4
 8007ec4:	f020 0007 	bic.w	r0, r0, #7
 8007ec8:	1ac2      	subs	r2, r0, r3
 8007eca:	bf1c      	itt	ne
 8007ecc:	1a1b      	subne	r3, r3, r0
 8007ece:	50a3      	strne	r3, [r4, r2]
 8007ed0:	e7af      	b.n	8007e32 <_malloc_r+0x22>
 8007ed2:	6862      	ldr	r2, [r4, #4]
 8007ed4:	42a3      	cmp	r3, r4
 8007ed6:	bf0c      	ite	eq
 8007ed8:	f8c8 2000 	streq.w	r2, [r8]
 8007edc:	605a      	strne	r2, [r3, #4]
 8007ede:	e7eb      	b.n	8007eb8 <_malloc_r+0xa8>
 8007ee0:	4623      	mov	r3, r4
 8007ee2:	6864      	ldr	r4, [r4, #4]
 8007ee4:	e7ae      	b.n	8007e44 <_malloc_r+0x34>
 8007ee6:	463c      	mov	r4, r7
 8007ee8:	687f      	ldr	r7, [r7, #4]
 8007eea:	e7b6      	b.n	8007e5a <_malloc_r+0x4a>
 8007eec:	461a      	mov	r2, r3
 8007eee:	685b      	ldr	r3, [r3, #4]
 8007ef0:	42a3      	cmp	r3, r4
 8007ef2:	d1fb      	bne.n	8007eec <_malloc_r+0xdc>
 8007ef4:	2300      	movs	r3, #0
 8007ef6:	6053      	str	r3, [r2, #4]
 8007ef8:	e7de      	b.n	8007eb8 <_malloc_r+0xa8>
 8007efa:	230c      	movs	r3, #12
 8007efc:	6033      	str	r3, [r6, #0]
 8007efe:	4630      	mov	r0, r6
 8007f00:	f000 f80c 	bl	8007f1c <__malloc_unlock>
 8007f04:	e794      	b.n	8007e30 <_malloc_r+0x20>
 8007f06:	6005      	str	r5, [r0, #0]
 8007f08:	e7d6      	b.n	8007eb8 <_malloc_r+0xa8>
 8007f0a:	bf00      	nop
 8007f0c:	2000059c 	.word	0x2000059c

08007f10 <__malloc_lock>:
 8007f10:	4801      	ldr	r0, [pc, #4]	@ (8007f18 <__malloc_lock+0x8>)
 8007f12:	f7ff b8a6 	b.w	8007062 <__retarget_lock_acquire_recursive>
 8007f16:	bf00      	nop
 8007f18:	20000594 	.word	0x20000594

08007f1c <__malloc_unlock>:
 8007f1c:	4801      	ldr	r0, [pc, #4]	@ (8007f24 <__malloc_unlock+0x8>)
 8007f1e:	f7ff b8a1 	b.w	8007064 <__retarget_lock_release_recursive>
 8007f22:	bf00      	nop
 8007f24:	20000594 	.word	0x20000594

08007f28 <_Balloc>:
 8007f28:	b570      	push	{r4, r5, r6, lr}
 8007f2a:	69c6      	ldr	r6, [r0, #28]
 8007f2c:	4604      	mov	r4, r0
 8007f2e:	460d      	mov	r5, r1
 8007f30:	b976      	cbnz	r6, 8007f50 <_Balloc+0x28>
 8007f32:	2010      	movs	r0, #16
 8007f34:	f7ff ff42 	bl	8007dbc <malloc>
 8007f38:	4602      	mov	r2, r0
 8007f3a:	61e0      	str	r0, [r4, #28]
 8007f3c:	b920      	cbnz	r0, 8007f48 <_Balloc+0x20>
 8007f3e:	4b18      	ldr	r3, [pc, #96]	@ (8007fa0 <_Balloc+0x78>)
 8007f40:	4818      	ldr	r0, [pc, #96]	@ (8007fa4 <_Balloc+0x7c>)
 8007f42:	216b      	movs	r1, #107	@ 0x6b
 8007f44:	f001 ff4c 	bl	8009de0 <__assert_func>
 8007f48:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007f4c:	6006      	str	r6, [r0, #0]
 8007f4e:	60c6      	str	r6, [r0, #12]
 8007f50:	69e6      	ldr	r6, [r4, #28]
 8007f52:	68f3      	ldr	r3, [r6, #12]
 8007f54:	b183      	cbz	r3, 8007f78 <_Balloc+0x50>
 8007f56:	69e3      	ldr	r3, [r4, #28]
 8007f58:	68db      	ldr	r3, [r3, #12]
 8007f5a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007f5e:	b9b8      	cbnz	r0, 8007f90 <_Balloc+0x68>
 8007f60:	2101      	movs	r1, #1
 8007f62:	fa01 f605 	lsl.w	r6, r1, r5
 8007f66:	1d72      	adds	r2, r6, #5
 8007f68:	0092      	lsls	r2, r2, #2
 8007f6a:	4620      	mov	r0, r4
 8007f6c:	f001 ff56 	bl	8009e1c <_calloc_r>
 8007f70:	b160      	cbz	r0, 8007f8c <_Balloc+0x64>
 8007f72:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007f76:	e00e      	b.n	8007f96 <_Balloc+0x6e>
 8007f78:	2221      	movs	r2, #33	@ 0x21
 8007f7a:	2104      	movs	r1, #4
 8007f7c:	4620      	mov	r0, r4
 8007f7e:	f001 ff4d 	bl	8009e1c <_calloc_r>
 8007f82:	69e3      	ldr	r3, [r4, #28]
 8007f84:	60f0      	str	r0, [r6, #12]
 8007f86:	68db      	ldr	r3, [r3, #12]
 8007f88:	2b00      	cmp	r3, #0
 8007f8a:	d1e4      	bne.n	8007f56 <_Balloc+0x2e>
 8007f8c:	2000      	movs	r0, #0
 8007f8e:	bd70      	pop	{r4, r5, r6, pc}
 8007f90:	6802      	ldr	r2, [r0, #0]
 8007f92:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007f96:	2300      	movs	r3, #0
 8007f98:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007f9c:	e7f7      	b.n	8007f8e <_Balloc+0x66>
 8007f9e:	bf00      	nop
 8007fa0:	0800b942 	.word	0x0800b942
 8007fa4:	0800b9c2 	.word	0x0800b9c2

08007fa8 <_Bfree>:
 8007fa8:	b570      	push	{r4, r5, r6, lr}
 8007faa:	69c6      	ldr	r6, [r0, #28]
 8007fac:	4605      	mov	r5, r0
 8007fae:	460c      	mov	r4, r1
 8007fb0:	b976      	cbnz	r6, 8007fd0 <_Bfree+0x28>
 8007fb2:	2010      	movs	r0, #16
 8007fb4:	f7ff ff02 	bl	8007dbc <malloc>
 8007fb8:	4602      	mov	r2, r0
 8007fba:	61e8      	str	r0, [r5, #28]
 8007fbc:	b920      	cbnz	r0, 8007fc8 <_Bfree+0x20>
 8007fbe:	4b09      	ldr	r3, [pc, #36]	@ (8007fe4 <_Bfree+0x3c>)
 8007fc0:	4809      	ldr	r0, [pc, #36]	@ (8007fe8 <_Bfree+0x40>)
 8007fc2:	218f      	movs	r1, #143	@ 0x8f
 8007fc4:	f001 ff0c 	bl	8009de0 <__assert_func>
 8007fc8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007fcc:	6006      	str	r6, [r0, #0]
 8007fce:	60c6      	str	r6, [r0, #12]
 8007fd0:	b13c      	cbz	r4, 8007fe2 <_Bfree+0x3a>
 8007fd2:	69eb      	ldr	r3, [r5, #28]
 8007fd4:	6862      	ldr	r2, [r4, #4]
 8007fd6:	68db      	ldr	r3, [r3, #12]
 8007fd8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007fdc:	6021      	str	r1, [r4, #0]
 8007fde:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007fe2:	bd70      	pop	{r4, r5, r6, pc}
 8007fe4:	0800b942 	.word	0x0800b942
 8007fe8:	0800b9c2 	.word	0x0800b9c2

08007fec <__multadd>:
 8007fec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007ff0:	690d      	ldr	r5, [r1, #16]
 8007ff2:	4607      	mov	r7, r0
 8007ff4:	460c      	mov	r4, r1
 8007ff6:	461e      	mov	r6, r3
 8007ff8:	f101 0c14 	add.w	ip, r1, #20
 8007ffc:	2000      	movs	r0, #0
 8007ffe:	f8dc 3000 	ldr.w	r3, [ip]
 8008002:	b299      	uxth	r1, r3
 8008004:	fb02 6101 	mla	r1, r2, r1, r6
 8008008:	0c1e      	lsrs	r6, r3, #16
 800800a:	0c0b      	lsrs	r3, r1, #16
 800800c:	fb02 3306 	mla	r3, r2, r6, r3
 8008010:	b289      	uxth	r1, r1
 8008012:	3001      	adds	r0, #1
 8008014:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008018:	4285      	cmp	r5, r0
 800801a:	f84c 1b04 	str.w	r1, [ip], #4
 800801e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008022:	dcec      	bgt.n	8007ffe <__multadd+0x12>
 8008024:	b30e      	cbz	r6, 800806a <__multadd+0x7e>
 8008026:	68a3      	ldr	r3, [r4, #8]
 8008028:	42ab      	cmp	r3, r5
 800802a:	dc19      	bgt.n	8008060 <__multadd+0x74>
 800802c:	6861      	ldr	r1, [r4, #4]
 800802e:	4638      	mov	r0, r7
 8008030:	3101      	adds	r1, #1
 8008032:	f7ff ff79 	bl	8007f28 <_Balloc>
 8008036:	4680      	mov	r8, r0
 8008038:	b928      	cbnz	r0, 8008046 <__multadd+0x5a>
 800803a:	4602      	mov	r2, r0
 800803c:	4b0c      	ldr	r3, [pc, #48]	@ (8008070 <__multadd+0x84>)
 800803e:	480d      	ldr	r0, [pc, #52]	@ (8008074 <__multadd+0x88>)
 8008040:	21ba      	movs	r1, #186	@ 0xba
 8008042:	f001 fecd 	bl	8009de0 <__assert_func>
 8008046:	6922      	ldr	r2, [r4, #16]
 8008048:	3202      	adds	r2, #2
 800804a:	f104 010c 	add.w	r1, r4, #12
 800804e:	0092      	lsls	r2, r2, #2
 8008050:	300c      	adds	r0, #12
 8008052:	f001 fead 	bl	8009db0 <memcpy>
 8008056:	4621      	mov	r1, r4
 8008058:	4638      	mov	r0, r7
 800805a:	f7ff ffa5 	bl	8007fa8 <_Bfree>
 800805e:	4644      	mov	r4, r8
 8008060:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008064:	3501      	adds	r5, #1
 8008066:	615e      	str	r6, [r3, #20]
 8008068:	6125      	str	r5, [r4, #16]
 800806a:	4620      	mov	r0, r4
 800806c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008070:	0800b9b1 	.word	0x0800b9b1
 8008074:	0800b9c2 	.word	0x0800b9c2

08008078 <__s2b>:
 8008078:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800807c:	460c      	mov	r4, r1
 800807e:	4615      	mov	r5, r2
 8008080:	461f      	mov	r7, r3
 8008082:	2209      	movs	r2, #9
 8008084:	3308      	adds	r3, #8
 8008086:	4606      	mov	r6, r0
 8008088:	fb93 f3f2 	sdiv	r3, r3, r2
 800808c:	2100      	movs	r1, #0
 800808e:	2201      	movs	r2, #1
 8008090:	429a      	cmp	r2, r3
 8008092:	db09      	blt.n	80080a8 <__s2b+0x30>
 8008094:	4630      	mov	r0, r6
 8008096:	f7ff ff47 	bl	8007f28 <_Balloc>
 800809a:	b940      	cbnz	r0, 80080ae <__s2b+0x36>
 800809c:	4602      	mov	r2, r0
 800809e:	4b19      	ldr	r3, [pc, #100]	@ (8008104 <__s2b+0x8c>)
 80080a0:	4819      	ldr	r0, [pc, #100]	@ (8008108 <__s2b+0x90>)
 80080a2:	21d3      	movs	r1, #211	@ 0xd3
 80080a4:	f001 fe9c 	bl	8009de0 <__assert_func>
 80080a8:	0052      	lsls	r2, r2, #1
 80080aa:	3101      	adds	r1, #1
 80080ac:	e7f0      	b.n	8008090 <__s2b+0x18>
 80080ae:	9b08      	ldr	r3, [sp, #32]
 80080b0:	6143      	str	r3, [r0, #20]
 80080b2:	2d09      	cmp	r5, #9
 80080b4:	f04f 0301 	mov.w	r3, #1
 80080b8:	6103      	str	r3, [r0, #16]
 80080ba:	dd16      	ble.n	80080ea <__s2b+0x72>
 80080bc:	f104 0909 	add.w	r9, r4, #9
 80080c0:	46c8      	mov	r8, r9
 80080c2:	442c      	add	r4, r5
 80080c4:	f818 3b01 	ldrb.w	r3, [r8], #1
 80080c8:	4601      	mov	r1, r0
 80080ca:	3b30      	subs	r3, #48	@ 0x30
 80080cc:	220a      	movs	r2, #10
 80080ce:	4630      	mov	r0, r6
 80080d0:	f7ff ff8c 	bl	8007fec <__multadd>
 80080d4:	45a0      	cmp	r8, r4
 80080d6:	d1f5      	bne.n	80080c4 <__s2b+0x4c>
 80080d8:	f1a5 0408 	sub.w	r4, r5, #8
 80080dc:	444c      	add	r4, r9
 80080de:	1b2d      	subs	r5, r5, r4
 80080e0:	1963      	adds	r3, r4, r5
 80080e2:	42bb      	cmp	r3, r7
 80080e4:	db04      	blt.n	80080f0 <__s2b+0x78>
 80080e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80080ea:	340a      	adds	r4, #10
 80080ec:	2509      	movs	r5, #9
 80080ee:	e7f6      	b.n	80080de <__s2b+0x66>
 80080f0:	f814 3b01 	ldrb.w	r3, [r4], #1
 80080f4:	4601      	mov	r1, r0
 80080f6:	3b30      	subs	r3, #48	@ 0x30
 80080f8:	220a      	movs	r2, #10
 80080fa:	4630      	mov	r0, r6
 80080fc:	f7ff ff76 	bl	8007fec <__multadd>
 8008100:	e7ee      	b.n	80080e0 <__s2b+0x68>
 8008102:	bf00      	nop
 8008104:	0800b9b1 	.word	0x0800b9b1
 8008108:	0800b9c2 	.word	0x0800b9c2

0800810c <__hi0bits>:
 800810c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8008110:	4603      	mov	r3, r0
 8008112:	bf36      	itet	cc
 8008114:	0403      	lslcc	r3, r0, #16
 8008116:	2000      	movcs	r0, #0
 8008118:	2010      	movcc	r0, #16
 800811a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800811e:	bf3c      	itt	cc
 8008120:	021b      	lslcc	r3, r3, #8
 8008122:	3008      	addcc	r0, #8
 8008124:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008128:	bf3c      	itt	cc
 800812a:	011b      	lslcc	r3, r3, #4
 800812c:	3004      	addcc	r0, #4
 800812e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008132:	bf3c      	itt	cc
 8008134:	009b      	lslcc	r3, r3, #2
 8008136:	3002      	addcc	r0, #2
 8008138:	2b00      	cmp	r3, #0
 800813a:	db05      	blt.n	8008148 <__hi0bits+0x3c>
 800813c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8008140:	f100 0001 	add.w	r0, r0, #1
 8008144:	bf08      	it	eq
 8008146:	2020      	moveq	r0, #32
 8008148:	4770      	bx	lr

0800814a <__lo0bits>:
 800814a:	6803      	ldr	r3, [r0, #0]
 800814c:	4602      	mov	r2, r0
 800814e:	f013 0007 	ands.w	r0, r3, #7
 8008152:	d00b      	beq.n	800816c <__lo0bits+0x22>
 8008154:	07d9      	lsls	r1, r3, #31
 8008156:	d421      	bmi.n	800819c <__lo0bits+0x52>
 8008158:	0798      	lsls	r0, r3, #30
 800815a:	bf49      	itett	mi
 800815c:	085b      	lsrmi	r3, r3, #1
 800815e:	089b      	lsrpl	r3, r3, #2
 8008160:	2001      	movmi	r0, #1
 8008162:	6013      	strmi	r3, [r2, #0]
 8008164:	bf5c      	itt	pl
 8008166:	6013      	strpl	r3, [r2, #0]
 8008168:	2002      	movpl	r0, #2
 800816a:	4770      	bx	lr
 800816c:	b299      	uxth	r1, r3
 800816e:	b909      	cbnz	r1, 8008174 <__lo0bits+0x2a>
 8008170:	0c1b      	lsrs	r3, r3, #16
 8008172:	2010      	movs	r0, #16
 8008174:	b2d9      	uxtb	r1, r3
 8008176:	b909      	cbnz	r1, 800817c <__lo0bits+0x32>
 8008178:	3008      	adds	r0, #8
 800817a:	0a1b      	lsrs	r3, r3, #8
 800817c:	0719      	lsls	r1, r3, #28
 800817e:	bf04      	itt	eq
 8008180:	091b      	lsreq	r3, r3, #4
 8008182:	3004      	addeq	r0, #4
 8008184:	0799      	lsls	r1, r3, #30
 8008186:	bf04      	itt	eq
 8008188:	089b      	lsreq	r3, r3, #2
 800818a:	3002      	addeq	r0, #2
 800818c:	07d9      	lsls	r1, r3, #31
 800818e:	d403      	bmi.n	8008198 <__lo0bits+0x4e>
 8008190:	085b      	lsrs	r3, r3, #1
 8008192:	f100 0001 	add.w	r0, r0, #1
 8008196:	d003      	beq.n	80081a0 <__lo0bits+0x56>
 8008198:	6013      	str	r3, [r2, #0]
 800819a:	4770      	bx	lr
 800819c:	2000      	movs	r0, #0
 800819e:	4770      	bx	lr
 80081a0:	2020      	movs	r0, #32
 80081a2:	4770      	bx	lr

080081a4 <__i2b>:
 80081a4:	b510      	push	{r4, lr}
 80081a6:	460c      	mov	r4, r1
 80081a8:	2101      	movs	r1, #1
 80081aa:	f7ff febd 	bl	8007f28 <_Balloc>
 80081ae:	4602      	mov	r2, r0
 80081b0:	b928      	cbnz	r0, 80081be <__i2b+0x1a>
 80081b2:	4b05      	ldr	r3, [pc, #20]	@ (80081c8 <__i2b+0x24>)
 80081b4:	4805      	ldr	r0, [pc, #20]	@ (80081cc <__i2b+0x28>)
 80081b6:	f240 1145 	movw	r1, #325	@ 0x145
 80081ba:	f001 fe11 	bl	8009de0 <__assert_func>
 80081be:	2301      	movs	r3, #1
 80081c0:	6144      	str	r4, [r0, #20]
 80081c2:	6103      	str	r3, [r0, #16]
 80081c4:	bd10      	pop	{r4, pc}
 80081c6:	bf00      	nop
 80081c8:	0800b9b1 	.word	0x0800b9b1
 80081cc:	0800b9c2 	.word	0x0800b9c2

080081d0 <__multiply>:
 80081d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081d4:	4617      	mov	r7, r2
 80081d6:	690a      	ldr	r2, [r1, #16]
 80081d8:	693b      	ldr	r3, [r7, #16]
 80081da:	429a      	cmp	r2, r3
 80081dc:	bfa8      	it	ge
 80081de:	463b      	movge	r3, r7
 80081e0:	4689      	mov	r9, r1
 80081e2:	bfa4      	itt	ge
 80081e4:	460f      	movge	r7, r1
 80081e6:	4699      	movge	r9, r3
 80081e8:	693d      	ldr	r5, [r7, #16]
 80081ea:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80081ee:	68bb      	ldr	r3, [r7, #8]
 80081f0:	6879      	ldr	r1, [r7, #4]
 80081f2:	eb05 060a 	add.w	r6, r5, sl
 80081f6:	42b3      	cmp	r3, r6
 80081f8:	b085      	sub	sp, #20
 80081fa:	bfb8      	it	lt
 80081fc:	3101      	addlt	r1, #1
 80081fe:	f7ff fe93 	bl	8007f28 <_Balloc>
 8008202:	b930      	cbnz	r0, 8008212 <__multiply+0x42>
 8008204:	4602      	mov	r2, r0
 8008206:	4b41      	ldr	r3, [pc, #260]	@ (800830c <__multiply+0x13c>)
 8008208:	4841      	ldr	r0, [pc, #260]	@ (8008310 <__multiply+0x140>)
 800820a:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800820e:	f001 fde7 	bl	8009de0 <__assert_func>
 8008212:	f100 0414 	add.w	r4, r0, #20
 8008216:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800821a:	4623      	mov	r3, r4
 800821c:	2200      	movs	r2, #0
 800821e:	4573      	cmp	r3, lr
 8008220:	d320      	bcc.n	8008264 <__multiply+0x94>
 8008222:	f107 0814 	add.w	r8, r7, #20
 8008226:	f109 0114 	add.w	r1, r9, #20
 800822a:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800822e:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8008232:	9302      	str	r3, [sp, #8]
 8008234:	1beb      	subs	r3, r5, r7
 8008236:	3b15      	subs	r3, #21
 8008238:	f023 0303 	bic.w	r3, r3, #3
 800823c:	3304      	adds	r3, #4
 800823e:	3715      	adds	r7, #21
 8008240:	42bd      	cmp	r5, r7
 8008242:	bf38      	it	cc
 8008244:	2304      	movcc	r3, #4
 8008246:	9301      	str	r3, [sp, #4]
 8008248:	9b02      	ldr	r3, [sp, #8]
 800824a:	9103      	str	r1, [sp, #12]
 800824c:	428b      	cmp	r3, r1
 800824e:	d80c      	bhi.n	800826a <__multiply+0x9a>
 8008250:	2e00      	cmp	r6, #0
 8008252:	dd03      	ble.n	800825c <__multiply+0x8c>
 8008254:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8008258:	2b00      	cmp	r3, #0
 800825a:	d055      	beq.n	8008308 <__multiply+0x138>
 800825c:	6106      	str	r6, [r0, #16]
 800825e:	b005      	add	sp, #20
 8008260:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008264:	f843 2b04 	str.w	r2, [r3], #4
 8008268:	e7d9      	b.n	800821e <__multiply+0x4e>
 800826a:	f8b1 a000 	ldrh.w	sl, [r1]
 800826e:	f1ba 0f00 	cmp.w	sl, #0
 8008272:	d01f      	beq.n	80082b4 <__multiply+0xe4>
 8008274:	46c4      	mov	ip, r8
 8008276:	46a1      	mov	r9, r4
 8008278:	2700      	movs	r7, #0
 800827a:	f85c 2b04 	ldr.w	r2, [ip], #4
 800827e:	f8d9 3000 	ldr.w	r3, [r9]
 8008282:	fa1f fb82 	uxth.w	fp, r2
 8008286:	b29b      	uxth	r3, r3
 8008288:	fb0a 330b 	mla	r3, sl, fp, r3
 800828c:	443b      	add	r3, r7
 800828e:	f8d9 7000 	ldr.w	r7, [r9]
 8008292:	0c12      	lsrs	r2, r2, #16
 8008294:	0c3f      	lsrs	r7, r7, #16
 8008296:	fb0a 7202 	mla	r2, sl, r2, r7
 800829a:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800829e:	b29b      	uxth	r3, r3
 80082a0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80082a4:	4565      	cmp	r5, ip
 80082a6:	f849 3b04 	str.w	r3, [r9], #4
 80082aa:	ea4f 4712 	mov.w	r7, r2, lsr #16
 80082ae:	d8e4      	bhi.n	800827a <__multiply+0xaa>
 80082b0:	9b01      	ldr	r3, [sp, #4]
 80082b2:	50e7      	str	r7, [r4, r3]
 80082b4:	9b03      	ldr	r3, [sp, #12]
 80082b6:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80082ba:	3104      	adds	r1, #4
 80082bc:	f1b9 0f00 	cmp.w	r9, #0
 80082c0:	d020      	beq.n	8008304 <__multiply+0x134>
 80082c2:	6823      	ldr	r3, [r4, #0]
 80082c4:	4647      	mov	r7, r8
 80082c6:	46a4      	mov	ip, r4
 80082c8:	f04f 0a00 	mov.w	sl, #0
 80082cc:	f8b7 b000 	ldrh.w	fp, [r7]
 80082d0:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 80082d4:	fb09 220b 	mla	r2, r9, fp, r2
 80082d8:	4452      	add	r2, sl
 80082da:	b29b      	uxth	r3, r3
 80082dc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80082e0:	f84c 3b04 	str.w	r3, [ip], #4
 80082e4:	f857 3b04 	ldr.w	r3, [r7], #4
 80082e8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80082ec:	f8bc 3000 	ldrh.w	r3, [ip]
 80082f0:	fb09 330a 	mla	r3, r9, sl, r3
 80082f4:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80082f8:	42bd      	cmp	r5, r7
 80082fa:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80082fe:	d8e5      	bhi.n	80082cc <__multiply+0xfc>
 8008300:	9a01      	ldr	r2, [sp, #4]
 8008302:	50a3      	str	r3, [r4, r2]
 8008304:	3404      	adds	r4, #4
 8008306:	e79f      	b.n	8008248 <__multiply+0x78>
 8008308:	3e01      	subs	r6, #1
 800830a:	e7a1      	b.n	8008250 <__multiply+0x80>
 800830c:	0800b9b1 	.word	0x0800b9b1
 8008310:	0800b9c2 	.word	0x0800b9c2

08008314 <__pow5mult>:
 8008314:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008318:	4615      	mov	r5, r2
 800831a:	f012 0203 	ands.w	r2, r2, #3
 800831e:	4607      	mov	r7, r0
 8008320:	460e      	mov	r6, r1
 8008322:	d007      	beq.n	8008334 <__pow5mult+0x20>
 8008324:	4c25      	ldr	r4, [pc, #148]	@ (80083bc <__pow5mult+0xa8>)
 8008326:	3a01      	subs	r2, #1
 8008328:	2300      	movs	r3, #0
 800832a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800832e:	f7ff fe5d 	bl	8007fec <__multadd>
 8008332:	4606      	mov	r6, r0
 8008334:	10ad      	asrs	r5, r5, #2
 8008336:	d03d      	beq.n	80083b4 <__pow5mult+0xa0>
 8008338:	69fc      	ldr	r4, [r7, #28]
 800833a:	b97c      	cbnz	r4, 800835c <__pow5mult+0x48>
 800833c:	2010      	movs	r0, #16
 800833e:	f7ff fd3d 	bl	8007dbc <malloc>
 8008342:	4602      	mov	r2, r0
 8008344:	61f8      	str	r0, [r7, #28]
 8008346:	b928      	cbnz	r0, 8008354 <__pow5mult+0x40>
 8008348:	4b1d      	ldr	r3, [pc, #116]	@ (80083c0 <__pow5mult+0xac>)
 800834a:	481e      	ldr	r0, [pc, #120]	@ (80083c4 <__pow5mult+0xb0>)
 800834c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8008350:	f001 fd46 	bl	8009de0 <__assert_func>
 8008354:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008358:	6004      	str	r4, [r0, #0]
 800835a:	60c4      	str	r4, [r0, #12]
 800835c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8008360:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008364:	b94c      	cbnz	r4, 800837a <__pow5mult+0x66>
 8008366:	f240 2171 	movw	r1, #625	@ 0x271
 800836a:	4638      	mov	r0, r7
 800836c:	f7ff ff1a 	bl	80081a4 <__i2b>
 8008370:	2300      	movs	r3, #0
 8008372:	f8c8 0008 	str.w	r0, [r8, #8]
 8008376:	4604      	mov	r4, r0
 8008378:	6003      	str	r3, [r0, #0]
 800837a:	f04f 0900 	mov.w	r9, #0
 800837e:	07eb      	lsls	r3, r5, #31
 8008380:	d50a      	bpl.n	8008398 <__pow5mult+0x84>
 8008382:	4631      	mov	r1, r6
 8008384:	4622      	mov	r2, r4
 8008386:	4638      	mov	r0, r7
 8008388:	f7ff ff22 	bl	80081d0 <__multiply>
 800838c:	4631      	mov	r1, r6
 800838e:	4680      	mov	r8, r0
 8008390:	4638      	mov	r0, r7
 8008392:	f7ff fe09 	bl	8007fa8 <_Bfree>
 8008396:	4646      	mov	r6, r8
 8008398:	106d      	asrs	r5, r5, #1
 800839a:	d00b      	beq.n	80083b4 <__pow5mult+0xa0>
 800839c:	6820      	ldr	r0, [r4, #0]
 800839e:	b938      	cbnz	r0, 80083b0 <__pow5mult+0x9c>
 80083a0:	4622      	mov	r2, r4
 80083a2:	4621      	mov	r1, r4
 80083a4:	4638      	mov	r0, r7
 80083a6:	f7ff ff13 	bl	80081d0 <__multiply>
 80083aa:	6020      	str	r0, [r4, #0]
 80083ac:	f8c0 9000 	str.w	r9, [r0]
 80083b0:	4604      	mov	r4, r0
 80083b2:	e7e4      	b.n	800837e <__pow5mult+0x6a>
 80083b4:	4630      	mov	r0, r6
 80083b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80083ba:	bf00      	nop
 80083bc:	0800bad4 	.word	0x0800bad4
 80083c0:	0800b942 	.word	0x0800b942
 80083c4:	0800b9c2 	.word	0x0800b9c2

080083c8 <__lshift>:
 80083c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80083cc:	460c      	mov	r4, r1
 80083ce:	6849      	ldr	r1, [r1, #4]
 80083d0:	6923      	ldr	r3, [r4, #16]
 80083d2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80083d6:	68a3      	ldr	r3, [r4, #8]
 80083d8:	4607      	mov	r7, r0
 80083da:	4691      	mov	r9, r2
 80083dc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80083e0:	f108 0601 	add.w	r6, r8, #1
 80083e4:	42b3      	cmp	r3, r6
 80083e6:	db0b      	blt.n	8008400 <__lshift+0x38>
 80083e8:	4638      	mov	r0, r7
 80083ea:	f7ff fd9d 	bl	8007f28 <_Balloc>
 80083ee:	4605      	mov	r5, r0
 80083f0:	b948      	cbnz	r0, 8008406 <__lshift+0x3e>
 80083f2:	4602      	mov	r2, r0
 80083f4:	4b28      	ldr	r3, [pc, #160]	@ (8008498 <__lshift+0xd0>)
 80083f6:	4829      	ldr	r0, [pc, #164]	@ (800849c <__lshift+0xd4>)
 80083f8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80083fc:	f001 fcf0 	bl	8009de0 <__assert_func>
 8008400:	3101      	adds	r1, #1
 8008402:	005b      	lsls	r3, r3, #1
 8008404:	e7ee      	b.n	80083e4 <__lshift+0x1c>
 8008406:	2300      	movs	r3, #0
 8008408:	f100 0114 	add.w	r1, r0, #20
 800840c:	f100 0210 	add.w	r2, r0, #16
 8008410:	4618      	mov	r0, r3
 8008412:	4553      	cmp	r3, sl
 8008414:	db33      	blt.n	800847e <__lshift+0xb6>
 8008416:	6920      	ldr	r0, [r4, #16]
 8008418:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800841c:	f104 0314 	add.w	r3, r4, #20
 8008420:	f019 091f 	ands.w	r9, r9, #31
 8008424:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008428:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800842c:	d02b      	beq.n	8008486 <__lshift+0xbe>
 800842e:	f1c9 0e20 	rsb	lr, r9, #32
 8008432:	468a      	mov	sl, r1
 8008434:	2200      	movs	r2, #0
 8008436:	6818      	ldr	r0, [r3, #0]
 8008438:	fa00 f009 	lsl.w	r0, r0, r9
 800843c:	4310      	orrs	r0, r2
 800843e:	f84a 0b04 	str.w	r0, [sl], #4
 8008442:	f853 2b04 	ldr.w	r2, [r3], #4
 8008446:	459c      	cmp	ip, r3
 8008448:	fa22 f20e 	lsr.w	r2, r2, lr
 800844c:	d8f3      	bhi.n	8008436 <__lshift+0x6e>
 800844e:	ebac 0304 	sub.w	r3, ip, r4
 8008452:	3b15      	subs	r3, #21
 8008454:	f023 0303 	bic.w	r3, r3, #3
 8008458:	3304      	adds	r3, #4
 800845a:	f104 0015 	add.w	r0, r4, #21
 800845e:	4560      	cmp	r0, ip
 8008460:	bf88      	it	hi
 8008462:	2304      	movhi	r3, #4
 8008464:	50ca      	str	r2, [r1, r3]
 8008466:	b10a      	cbz	r2, 800846c <__lshift+0xa4>
 8008468:	f108 0602 	add.w	r6, r8, #2
 800846c:	3e01      	subs	r6, #1
 800846e:	4638      	mov	r0, r7
 8008470:	612e      	str	r6, [r5, #16]
 8008472:	4621      	mov	r1, r4
 8008474:	f7ff fd98 	bl	8007fa8 <_Bfree>
 8008478:	4628      	mov	r0, r5
 800847a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800847e:	f842 0f04 	str.w	r0, [r2, #4]!
 8008482:	3301      	adds	r3, #1
 8008484:	e7c5      	b.n	8008412 <__lshift+0x4a>
 8008486:	3904      	subs	r1, #4
 8008488:	f853 2b04 	ldr.w	r2, [r3], #4
 800848c:	f841 2f04 	str.w	r2, [r1, #4]!
 8008490:	459c      	cmp	ip, r3
 8008492:	d8f9      	bhi.n	8008488 <__lshift+0xc0>
 8008494:	e7ea      	b.n	800846c <__lshift+0xa4>
 8008496:	bf00      	nop
 8008498:	0800b9b1 	.word	0x0800b9b1
 800849c:	0800b9c2 	.word	0x0800b9c2

080084a0 <__mcmp>:
 80084a0:	690a      	ldr	r2, [r1, #16]
 80084a2:	4603      	mov	r3, r0
 80084a4:	6900      	ldr	r0, [r0, #16]
 80084a6:	1a80      	subs	r0, r0, r2
 80084a8:	b530      	push	{r4, r5, lr}
 80084aa:	d10e      	bne.n	80084ca <__mcmp+0x2a>
 80084ac:	3314      	adds	r3, #20
 80084ae:	3114      	adds	r1, #20
 80084b0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80084b4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80084b8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80084bc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80084c0:	4295      	cmp	r5, r2
 80084c2:	d003      	beq.n	80084cc <__mcmp+0x2c>
 80084c4:	d205      	bcs.n	80084d2 <__mcmp+0x32>
 80084c6:	f04f 30ff 	mov.w	r0, #4294967295
 80084ca:	bd30      	pop	{r4, r5, pc}
 80084cc:	42a3      	cmp	r3, r4
 80084ce:	d3f3      	bcc.n	80084b8 <__mcmp+0x18>
 80084d0:	e7fb      	b.n	80084ca <__mcmp+0x2a>
 80084d2:	2001      	movs	r0, #1
 80084d4:	e7f9      	b.n	80084ca <__mcmp+0x2a>
	...

080084d8 <__mdiff>:
 80084d8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80084dc:	4689      	mov	r9, r1
 80084de:	4606      	mov	r6, r0
 80084e0:	4611      	mov	r1, r2
 80084e2:	4648      	mov	r0, r9
 80084e4:	4614      	mov	r4, r2
 80084e6:	f7ff ffdb 	bl	80084a0 <__mcmp>
 80084ea:	1e05      	subs	r5, r0, #0
 80084ec:	d112      	bne.n	8008514 <__mdiff+0x3c>
 80084ee:	4629      	mov	r1, r5
 80084f0:	4630      	mov	r0, r6
 80084f2:	f7ff fd19 	bl	8007f28 <_Balloc>
 80084f6:	4602      	mov	r2, r0
 80084f8:	b928      	cbnz	r0, 8008506 <__mdiff+0x2e>
 80084fa:	4b3f      	ldr	r3, [pc, #252]	@ (80085f8 <__mdiff+0x120>)
 80084fc:	f240 2137 	movw	r1, #567	@ 0x237
 8008500:	483e      	ldr	r0, [pc, #248]	@ (80085fc <__mdiff+0x124>)
 8008502:	f001 fc6d 	bl	8009de0 <__assert_func>
 8008506:	2301      	movs	r3, #1
 8008508:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800850c:	4610      	mov	r0, r2
 800850e:	b003      	add	sp, #12
 8008510:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008514:	bfbc      	itt	lt
 8008516:	464b      	movlt	r3, r9
 8008518:	46a1      	movlt	r9, r4
 800851a:	4630      	mov	r0, r6
 800851c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8008520:	bfba      	itte	lt
 8008522:	461c      	movlt	r4, r3
 8008524:	2501      	movlt	r5, #1
 8008526:	2500      	movge	r5, #0
 8008528:	f7ff fcfe 	bl	8007f28 <_Balloc>
 800852c:	4602      	mov	r2, r0
 800852e:	b918      	cbnz	r0, 8008538 <__mdiff+0x60>
 8008530:	4b31      	ldr	r3, [pc, #196]	@ (80085f8 <__mdiff+0x120>)
 8008532:	f240 2145 	movw	r1, #581	@ 0x245
 8008536:	e7e3      	b.n	8008500 <__mdiff+0x28>
 8008538:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800853c:	6926      	ldr	r6, [r4, #16]
 800853e:	60c5      	str	r5, [r0, #12]
 8008540:	f109 0310 	add.w	r3, r9, #16
 8008544:	f109 0514 	add.w	r5, r9, #20
 8008548:	f104 0e14 	add.w	lr, r4, #20
 800854c:	f100 0b14 	add.w	fp, r0, #20
 8008550:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8008554:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8008558:	9301      	str	r3, [sp, #4]
 800855a:	46d9      	mov	r9, fp
 800855c:	f04f 0c00 	mov.w	ip, #0
 8008560:	9b01      	ldr	r3, [sp, #4]
 8008562:	f85e 0b04 	ldr.w	r0, [lr], #4
 8008566:	f853 af04 	ldr.w	sl, [r3, #4]!
 800856a:	9301      	str	r3, [sp, #4]
 800856c:	fa1f f38a 	uxth.w	r3, sl
 8008570:	4619      	mov	r1, r3
 8008572:	b283      	uxth	r3, r0
 8008574:	1acb      	subs	r3, r1, r3
 8008576:	0c00      	lsrs	r0, r0, #16
 8008578:	4463      	add	r3, ip
 800857a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800857e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8008582:	b29b      	uxth	r3, r3
 8008584:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8008588:	4576      	cmp	r6, lr
 800858a:	f849 3b04 	str.w	r3, [r9], #4
 800858e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008592:	d8e5      	bhi.n	8008560 <__mdiff+0x88>
 8008594:	1b33      	subs	r3, r6, r4
 8008596:	3b15      	subs	r3, #21
 8008598:	f023 0303 	bic.w	r3, r3, #3
 800859c:	3415      	adds	r4, #21
 800859e:	3304      	adds	r3, #4
 80085a0:	42a6      	cmp	r6, r4
 80085a2:	bf38      	it	cc
 80085a4:	2304      	movcc	r3, #4
 80085a6:	441d      	add	r5, r3
 80085a8:	445b      	add	r3, fp
 80085aa:	461e      	mov	r6, r3
 80085ac:	462c      	mov	r4, r5
 80085ae:	4544      	cmp	r4, r8
 80085b0:	d30e      	bcc.n	80085d0 <__mdiff+0xf8>
 80085b2:	f108 0103 	add.w	r1, r8, #3
 80085b6:	1b49      	subs	r1, r1, r5
 80085b8:	f021 0103 	bic.w	r1, r1, #3
 80085bc:	3d03      	subs	r5, #3
 80085be:	45a8      	cmp	r8, r5
 80085c0:	bf38      	it	cc
 80085c2:	2100      	movcc	r1, #0
 80085c4:	440b      	add	r3, r1
 80085c6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80085ca:	b191      	cbz	r1, 80085f2 <__mdiff+0x11a>
 80085cc:	6117      	str	r7, [r2, #16]
 80085ce:	e79d      	b.n	800850c <__mdiff+0x34>
 80085d0:	f854 1b04 	ldr.w	r1, [r4], #4
 80085d4:	46e6      	mov	lr, ip
 80085d6:	0c08      	lsrs	r0, r1, #16
 80085d8:	fa1c fc81 	uxtah	ip, ip, r1
 80085dc:	4471      	add	r1, lr
 80085de:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80085e2:	b289      	uxth	r1, r1
 80085e4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80085e8:	f846 1b04 	str.w	r1, [r6], #4
 80085ec:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80085f0:	e7dd      	b.n	80085ae <__mdiff+0xd6>
 80085f2:	3f01      	subs	r7, #1
 80085f4:	e7e7      	b.n	80085c6 <__mdiff+0xee>
 80085f6:	bf00      	nop
 80085f8:	0800b9b1 	.word	0x0800b9b1
 80085fc:	0800b9c2 	.word	0x0800b9c2

08008600 <__ulp>:
 8008600:	b082      	sub	sp, #8
 8008602:	ed8d 0b00 	vstr	d0, [sp]
 8008606:	9a01      	ldr	r2, [sp, #4]
 8008608:	4b0f      	ldr	r3, [pc, #60]	@ (8008648 <__ulp+0x48>)
 800860a:	4013      	ands	r3, r2
 800860c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8008610:	2b00      	cmp	r3, #0
 8008612:	dc08      	bgt.n	8008626 <__ulp+0x26>
 8008614:	425b      	negs	r3, r3
 8008616:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800861a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800861e:	da04      	bge.n	800862a <__ulp+0x2a>
 8008620:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8008624:	4113      	asrs	r3, r2
 8008626:	2200      	movs	r2, #0
 8008628:	e008      	b.n	800863c <__ulp+0x3c>
 800862a:	f1a2 0314 	sub.w	r3, r2, #20
 800862e:	2b1e      	cmp	r3, #30
 8008630:	bfda      	itte	le
 8008632:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8008636:	40da      	lsrle	r2, r3
 8008638:	2201      	movgt	r2, #1
 800863a:	2300      	movs	r3, #0
 800863c:	4619      	mov	r1, r3
 800863e:	4610      	mov	r0, r2
 8008640:	ec41 0b10 	vmov	d0, r0, r1
 8008644:	b002      	add	sp, #8
 8008646:	4770      	bx	lr
 8008648:	7ff00000 	.word	0x7ff00000

0800864c <__b2d>:
 800864c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008650:	6906      	ldr	r6, [r0, #16]
 8008652:	f100 0814 	add.w	r8, r0, #20
 8008656:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800865a:	1f37      	subs	r7, r6, #4
 800865c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8008660:	4610      	mov	r0, r2
 8008662:	f7ff fd53 	bl	800810c <__hi0bits>
 8008666:	f1c0 0320 	rsb	r3, r0, #32
 800866a:	280a      	cmp	r0, #10
 800866c:	600b      	str	r3, [r1, #0]
 800866e:	491b      	ldr	r1, [pc, #108]	@ (80086dc <__b2d+0x90>)
 8008670:	dc15      	bgt.n	800869e <__b2d+0x52>
 8008672:	f1c0 0c0b 	rsb	ip, r0, #11
 8008676:	fa22 f30c 	lsr.w	r3, r2, ip
 800867a:	45b8      	cmp	r8, r7
 800867c:	ea43 0501 	orr.w	r5, r3, r1
 8008680:	bf34      	ite	cc
 8008682:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8008686:	2300      	movcs	r3, #0
 8008688:	3015      	adds	r0, #21
 800868a:	fa02 f000 	lsl.w	r0, r2, r0
 800868e:	fa23 f30c 	lsr.w	r3, r3, ip
 8008692:	4303      	orrs	r3, r0
 8008694:	461c      	mov	r4, r3
 8008696:	ec45 4b10 	vmov	d0, r4, r5
 800869a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800869e:	45b8      	cmp	r8, r7
 80086a0:	bf3a      	itte	cc
 80086a2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80086a6:	f1a6 0708 	subcc.w	r7, r6, #8
 80086aa:	2300      	movcs	r3, #0
 80086ac:	380b      	subs	r0, #11
 80086ae:	d012      	beq.n	80086d6 <__b2d+0x8a>
 80086b0:	f1c0 0120 	rsb	r1, r0, #32
 80086b4:	fa23 f401 	lsr.w	r4, r3, r1
 80086b8:	4082      	lsls	r2, r0
 80086ba:	4322      	orrs	r2, r4
 80086bc:	4547      	cmp	r7, r8
 80086be:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 80086c2:	bf8c      	ite	hi
 80086c4:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 80086c8:	2200      	movls	r2, #0
 80086ca:	4083      	lsls	r3, r0
 80086cc:	40ca      	lsrs	r2, r1
 80086ce:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 80086d2:	4313      	orrs	r3, r2
 80086d4:	e7de      	b.n	8008694 <__b2d+0x48>
 80086d6:	ea42 0501 	orr.w	r5, r2, r1
 80086da:	e7db      	b.n	8008694 <__b2d+0x48>
 80086dc:	3ff00000 	.word	0x3ff00000

080086e0 <__d2b>:
 80086e0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80086e4:	460f      	mov	r7, r1
 80086e6:	2101      	movs	r1, #1
 80086e8:	ec59 8b10 	vmov	r8, r9, d0
 80086ec:	4616      	mov	r6, r2
 80086ee:	f7ff fc1b 	bl	8007f28 <_Balloc>
 80086f2:	4604      	mov	r4, r0
 80086f4:	b930      	cbnz	r0, 8008704 <__d2b+0x24>
 80086f6:	4602      	mov	r2, r0
 80086f8:	4b23      	ldr	r3, [pc, #140]	@ (8008788 <__d2b+0xa8>)
 80086fa:	4824      	ldr	r0, [pc, #144]	@ (800878c <__d2b+0xac>)
 80086fc:	f240 310f 	movw	r1, #783	@ 0x30f
 8008700:	f001 fb6e 	bl	8009de0 <__assert_func>
 8008704:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008708:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800870c:	b10d      	cbz	r5, 8008712 <__d2b+0x32>
 800870e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008712:	9301      	str	r3, [sp, #4]
 8008714:	f1b8 0300 	subs.w	r3, r8, #0
 8008718:	d023      	beq.n	8008762 <__d2b+0x82>
 800871a:	4668      	mov	r0, sp
 800871c:	9300      	str	r3, [sp, #0]
 800871e:	f7ff fd14 	bl	800814a <__lo0bits>
 8008722:	e9dd 1200 	ldrd	r1, r2, [sp]
 8008726:	b1d0      	cbz	r0, 800875e <__d2b+0x7e>
 8008728:	f1c0 0320 	rsb	r3, r0, #32
 800872c:	fa02 f303 	lsl.w	r3, r2, r3
 8008730:	430b      	orrs	r3, r1
 8008732:	40c2      	lsrs	r2, r0
 8008734:	6163      	str	r3, [r4, #20]
 8008736:	9201      	str	r2, [sp, #4]
 8008738:	9b01      	ldr	r3, [sp, #4]
 800873a:	61a3      	str	r3, [r4, #24]
 800873c:	2b00      	cmp	r3, #0
 800873e:	bf0c      	ite	eq
 8008740:	2201      	moveq	r2, #1
 8008742:	2202      	movne	r2, #2
 8008744:	6122      	str	r2, [r4, #16]
 8008746:	b1a5      	cbz	r5, 8008772 <__d2b+0x92>
 8008748:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800874c:	4405      	add	r5, r0
 800874e:	603d      	str	r5, [r7, #0]
 8008750:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8008754:	6030      	str	r0, [r6, #0]
 8008756:	4620      	mov	r0, r4
 8008758:	b003      	add	sp, #12
 800875a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800875e:	6161      	str	r1, [r4, #20]
 8008760:	e7ea      	b.n	8008738 <__d2b+0x58>
 8008762:	a801      	add	r0, sp, #4
 8008764:	f7ff fcf1 	bl	800814a <__lo0bits>
 8008768:	9b01      	ldr	r3, [sp, #4]
 800876a:	6163      	str	r3, [r4, #20]
 800876c:	3020      	adds	r0, #32
 800876e:	2201      	movs	r2, #1
 8008770:	e7e8      	b.n	8008744 <__d2b+0x64>
 8008772:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008776:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800877a:	6038      	str	r0, [r7, #0]
 800877c:	6918      	ldr	r0, [r3, #16]
 800877e:	f7ff fcc5 	bl	800810c <__hi0bits>
 8008782:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008786:	e7e5      	b.n	8008754 <__d2b+0x74>
 8008788:	0800b9b1 	.word	0x0800b9b1
 800878c:	0800b9c2 	.word	0x0800b9c2

08008790 <__ratio>:
 8008790:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008794:	b085      	sub	sp, #20
 8008796:	e9cd 1000 	strd	r1, r0, [sp]
 800879a:	a902      	add	r1, sp, #8
 800879c:	f7ff ff56 	bl	800864c <__b2d>
 80087a0:	9800      	ldr	r0, [sp, #0]
 80087a2:	a903      	add	r1, sp, #12
 80087a4:	ec55 4b10 	vmov	r4, r5, d0
 80087a8:	f7ff ff50 	bl	800864c <__b2d>
 80087ac:	9b01      	ldr	r3, [sp, #4]
 80087ae:	6919      	ldr	r1, [r3, #16]
 80087b0:	9b00      	ldr	r3, [sp, #0]
 80087b2:	691b      	ldr	r3, [r3, #16]
 80087b4:	1ac9      	subs	r1, r1, r3
 80087b6:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 80087ba:	1a9b      	subs	r3, r3, r2
 80087bc:	ec5b ab10 	vmov	sl, fp, d0
 80087c0:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 80087c4:	2b00      	cmp	r3, #0
 80087c6:	bfce      	itee	gt
 80087c8:	462a      	movgt	r2, r5
 80087ca:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80087ce:	465a      	movle	r2, fp
 80087d0:	462f      	mov	r7, r5
 80087d2:	46d9      	mov	r9, fp
 80087d4:	bfcc      	ite	gt
 80087d6:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80087da:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 80087de:	464b      	mov	r3, r9
 80087e0:	4652      	mov	r2, sl
 80087e2:	4620      	mov	r0, r4
 80087e4:	4639      	mov	r1, r7
 80087e6:	f7f8 f839 	bl	800085c <__aeabi_ddiv>
 80087ea:	ec41 0b10 	vmov	d0, r0, r1
 80087ee:	b005      	add	sp, #20
 80087f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080087f4 <__copybits>:
 80087f4:	3901      	subs	r1, #1
 80087f6:	b570      	push	{r4, r5, r6, lr}
 80087f8:	1149      	asrs	r1, r1, #5
 80087fa:	6914      	ldr	r4, [r2, #16]
 80087fc:	3101      	adds	r1, #1
 80087fe:	f102 0314 	add.w	r3, r2, #20
 8008802:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8008806:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800880a:	1f05      	subs	r5, r0, #4
 800880c:	42a3      	cmp	r3, r4
 800880e:	d30c      	bcc.n	800882a <__copybits+0x36>
 8008810:	1aa3      	subs	r3, r4, r2
 8008812:	3b11      	subs	r3, #17
 8008814:	f023 0303 	bic.w	r3, r3, #3
 8008818:	3211      	adds	r2, #17
 800881a:	42a2      	cmp	r2, r4
 800881c:	bf88      	it	hi
 800881e:	2300      	movhi	r3, #0
 8008820:	4418      	add	r0, r3
 8008822:	2300      	movs	r3, #0
 8008824:	4288      	cmp	r0, r1
 8008826:	d305      	bcc.n	8008834 <__copybits+0x40>
 8008828:	bd70      	pop	{r4, r5, r6, pc}
 800882a:	f853 6b04 	ldr.w	r6, [r3], #4
 800882e:	f845 6f04 	str.w	r6, [r5, #4]!
 8008832:	e7eb      	b.n	800880c <__copybits+0x18>
 8008834:	f840 3b04 	str.w	r3, [r0], #4
 8008838:	e7f4      	b.n	8008824 <__copybits+0x30>

0800883a <__any_on>:
 800883a:	f100 0214 	add.w	r2, r0, #20
 800883e:	6900      	ldr	r0, [r0, #16]
 8008840:	114b      	asrs	r3, r1, #5
 8008842:	4298      	cmp	r0, r3
 8008844:	b510      	push	{r4, lr}
 8008846:	db11      	blt.n	800886c <__any_on+0x32>
 8008848:	dd0a      	ble.n	8008860 <__any_on+0x26>
 800884a:	f011 011f 	ands.w	r1, r1, #31
 800884e:	d007      	beq.n	8008860 <__any_on+0x26>
 8008850:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8008854:	fa24 f001 	lsr.w	r0, r4, r1
 8008858:	fa00 f101 	lsl.w	r1, r0, r1
 800885c:	428c      	cmp	r4, r1
 800885e:	d10b      	bne.n	8008878 <__any_on+0x3e>
 8008860:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008864:	4293      	cmp	r3, r2
 8008866:	d803      	bhi.n	8008870 <__any_on+0x36>
 8008868:	2000      	movs	r0, #0
 800886a:	bd10      	pop	{r4, pc}
 800886c:	4603      	mov	r3, r0
 800886e:	e7f7      	b.n	8008860 <__any_on+0x26>
 8008870:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008874:	2900      	cmp	r1, #0
 8008876:	d0f5      	beq.n	8008864 <__any_on+0x2a>
 8008878:	2001      	movs	r0, #1
 800887a:	e7f6      	b.n	800886a <__any_on+0x30>

0800887c <sulp>:
 800887c:	b570      	push	{r4, r5, r6, lr}
 800887e:	4604      	mov	r4, r0
 8008880:	460d      	mov	r5, r1
 8008882:	ec45 4b10 	vmov	d0, r4, r5
 8008886:	4616      	mov	r6, r2
 8008888:	f7ff feba 	bl	8008600 <__ulp>
 800888c:	ec51 0b10 	vmov	r0, r1, d0
 8008890:	b17e      	cbz	r6, 80088b2 <sulp+0x36>
 8008892:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8008896:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800889a:	2b00      	cmp	r3, #0
 800889c:	dd09      	ble.n	80088b2 <sulp+0x36>
 800889e:	051b      	lsls	r3, r3, #20
 80088a0:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 80088a4:	2400      	movs	r4, #0
 80088a6:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 80088aa:	4622      	mov	r2, r4
 80088ac:	462b      	mov	r3, r5
 80088ae:	f7f7 feab 	bl	8000608 <__aeabi_dmul>
 80088b2:	ec41 0b10 	vmov	d0, r0, r1
 80088b6:	bd70      	pop	{r4, r5, r6, pc}

080088b8 <_strtod_l>:
 80088b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80088bc:	b09f      	sub	sp, #124	@ 0x7c
 80088be:	460c      	mov	r4, r1
 80088c0:	9217      	str	r2, [sp, #92]	@ 0x5c
 80088c2:	2200      	movs	r2, #0
 80088c4:	921a      	str	r2, [sp, #104]	@ 0x68
 80088c6:	9005      	str	r0, [sp, #20]
 80088c8:	f04f 0a00 	mov.w	sl, #0
 80088cc:	f04f 0b00 	mov.w	fp, #0
 80088d0:	460a      	mov	r2, r1
 80088d2:	9219      	str	r2, [sp, #100]	@ 0x64
 80088d4:	7811      	ldrb	r1, [r2, #0]
 80088d6:	292b      	cmp	r1, #43	@ 0x2b
 80088d8:	d04a      	beq.n	8008970 <_strtod_l+0xb8>
 80088da:	d838      	bhi.n	800894e <_strtod_l+0x96>
 80088dc:	290d      	cmp	r1, #13
 80088de:	d832      	bhi.n	8008946 <_strtod_l+0x8e>
 80088e0:	2908      	cmp	r1, #8
 80088e2:	d832      	bhi.n	800894a <_strtod_l+0x92>
 80088e4:	2900      	cmp	r1, #0
 80088e6:	d03b      	beq.n	8008960 <_strtod_l+0xa8>
 80088e8:	2200      	movs	r2, #0
 80088ea:	920e      	str	r2, [sp, #56]	@ 0x38
 80088ec:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 80088ee:	782a      	ldrb	r2, [r5, #0]
 80088f0:	2a30      	cmp	r2, #48	@ 0x30
 80088f2:	f040 80b2 	bne.w	8008a5a <_strtod_l+0x1a2>
 80088f6:	786a      	ldrb	r2, [r5, #1]
 80088f8:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80088fc:	2a58      	cmp	r2, #88	@ 0x58
 80088fe:	d16e      	bne.n	80089de <_strtod_l+0x126>
 8008900:	9302      	str	r3, [sp, #8]
 8008902:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008904:	9301      	str	r3, [sp, #4]
 8008906:	ab1a      	add	r3, sp, #104	@ 0x68
 8008908:	9300      	str	r3, [sp, #0]
 800890a:	4a8f      	ldr	r2, [pc, #572]	@ (8008b48 <_strtod_l+0x290>)
 800890c:	9805      	ldr	r0, [sp, #20]
 800890e:	ab1b      	add	r3, sp, #108	@ 0x6c
 8008910:	a919      	add	r1, sp, #100	@ 0x64
 8008912:	f001 faff 	bl	8009f14 <__gethex>
 8008916:	f010 060f 	ands.w	r6, r0, #15
 800891a:	4604      	mov	r4, r0
 800891c:	d005      	beq.n	800892a <_strtod_l+0x72>
 800891e:	2e06      	cmp	r6, #6
 8008920:	d128      	bne.n	8008974 <_strtod_l+0xbc>
 8008922:	3501      	adds	r5, #1
 8008924:	2300      	movs	r3, #0
 8008926:	9519      	str	r5, [sp, #100]	@ 0x64
 8008928:	930e      	str	r3, [sp, #56]	@ 0x38
 800892a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800892c:	2b00      	cmp	r3, #0
 800892e:	f040 858e 	bne.w	800944e <_strtod_l+0xb96>
 8008932:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008934:	b1cb      	cbz	r3, 800896a <_strtod_l+0xb2>
 8008936:	4652      	mov	r2, sl
 8008938:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800893c:	ec43 2b10 	vmov	d0, r2, r3
 8008940:	b01f      	add	sp, #124	@ 0x7c
 8008942:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008946:	2920      	cmp	r1, #32
 8008948:	d1ce      	bne.n	80088e8 <_strtod_l+0x30>
 800894a:	3201      	adds	r2, #1
 800894c:	e7c1      	b.n	80088d2 <_strtod_l+0x1a>
 800894e:	292d      	cmp	r1, #45	@ 0x2d
 8008950:	d1ca      	bne.n	80088e8 <_strtod_l+0x30>
 8008952:	2101      	movs	r1, #1
 8008954:	910e      	str	r1, [sp, #56]	@ 0x38
 8008956:	1c51      	adds	r1, r2, #1
 8008958:	9119      	str	r1, [sp, #100]	@ 0x64
 800895a:	7852      	ldrb	r2, [r2, #1]
 800895c:	2a00      	cmp	r2, #0
 800895e:	d1c5      	bne.n	80088ec <_strtod_l+0x34>
 8008960:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8008962:	9419      	str	r4, [sp, #100]	@ 0x64
 8008964:	2b00      	cmp	r3, #0
 8008966:	f040 8570 	bne.w	800944a <_strtod_l+0xb92>
 800896a:	4652      	mov	r2, sl
 800896c:	465b      	mov	r3, fp
 800896e:	e7e5      	b.n	800893c <_strtod_l+0x84>
 8008970:	2100      	movs	r1, #0
 8008972:	e7ef      	b.n	8008954 <_strtod_l+0x9c>
 8008974:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8008976:	b13a      	cbz	r2, 8008988 <_strtod_l+0xd0>
 8008978:	2135      	movs	r1, #53	@ 0x35
 800897a:	a81c      	add	r0, sp, #112	@ 0x70
 800897c:	f7ff ff3a 	bl	80087f4 <__copybits>
 8008980:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008982:	9805      	ldr	r0, [sp, #20]
 8008984:	f7ff fb10 	bl	8007fa8 <_Bfree>
 8008988:	3e01      	subs	r6, #1
 800898a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800898c:	2e04      	cmp	r6, #4
 800898e:	d806      	bhi.n	800899e <_strtod_l+0xe6>
 8008990:	e8df f006 	tbb	[pc, r6]
 8008994:	201d0314 	.word	0x201d0314
 8008998:	14          	.byte	0x14
 8008999:	00          	.byte	0x00
 800899a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800899e:	05e1      	lsls	r1, r4, #23
 80089a0:	bf48      	it	mi
 80089a2:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 80089a6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80089aa:	0d1b      	lsrs	r3, r3, #20
 80089ac:	051b      	lsls	r3, r3, #20
 80089ae:	2b00      	cmp	r3, #0
 80089b0:	d1bb      	bne.n	800892a <_strtod_l+0x72>
 80089b2:	f7fe fb2b 	bl	800700c <__errno>
 80089b6:	2322      	movs	r3, #34	@ 0x22
 80089b8:	6003      	str	r3, [r0, #0]
 80089ba:	e7b6      	b.n	800892a <_strtod_l+0x72>
 80089bc:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 80089c0:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 80089c4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80089c8:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80089cc:	e7e7      	b.n	800899e <_strtod_l+0xe6>
 80089ce:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8008b50 <_strtod_l+0x298>
 80089d2:	e7e4      	b.n	800899e <_strtod_l+0xe6>
 80089d4:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 80089d8:	f04f 3aff 	mov.w	sl, #4294967295
 80089dc:	e7df      	b.n	800899e <_strtod_l+0xe6>
 80089de:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80089e0:	1c5a      	adds	r2, r3, #1
 80089e2:	9219      	str	r2, [sp, #100]	@ 0x64
 80089e4:	785b      	ldrb	r3, [r3, #1]
 80089e6:	2b30      	cmp	r3, #48	@ 0x30
 80089e8:	d0f9      	beq.n	80089de <_strtod_l+0x126>
 80089ea:	2b00      	cmp	r3, #0
 80089ec:	d09d      	beq.n	800892a <_strtod_l+0x72>
 80089ee:	2301      	movs	r3, #1
 80089f0:	2700      	movs	r7, #0
 80089f2:	9308      	str	r3, [sp, #32]
 80089f4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80089f6:	930c      	str	r3, [sp, #48]	@ 0x30
 80089f8:	970b      	str	r7, [sp, #44]	@ 0x2c
 80089fa:	46b9      	mov	r9, r7
 80089fc:	220a      	movs	r2, #10
 80089fe:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8008a00:	7805      	ldrb	r5, [r0, #0]
 8008a02:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8008a06:	b2d9      	uxtb	r1, r3
 8008a08:	2909      	cmp	r1, #9
 8008a0a:	d928      	bls.n	8008a5e <_strtod_l+0x1a6>
 8008a0c:	494f      	ldr	r1, [pc, #316]	@ (8008b4c <_strtod_l+0x294>)
 8008a0e:	2201      	movs	r2, #1
 8008a10:	f001 f9ac 	bl	8009d6c <strncmp>
 8008a14:	2800      	cmp	r0, #0
 8008a16:	d032      	beq.n	8008a7e <_strtod_l+0x1c6>
 8008a18:	2000      	movs	r0, #0
 8008a1a:	462a      	mov	r2, r5
 8008a1c:	900a      	str	r0, [sp, #40]	@ 0x28
 8008a1e:	464d      	mov	r5, r9
 8008a20:	4603      	mov	r3, r0
 8008a22:	2a65      	cmp	r2, #101	@ 0x65
 8008a24:	d001      	beq.n	8008a2a <_strtod_l+0x172>
 8008a26:	2a45      	cmp	r2, #69	@ 0x45
 8008a28:	d114      	bne.n	8008a54 <_strtod_l+0x19c>
 8008a2a:	b91d      	cbnz	r5, 8008a34 <_strtod_l+0x17c>
 8008a2c:	9a08      	ldr	r2, [sp, #32]
 8008a2e:	4302      	orrs	r2, r0
 8008a30:	d096      	beq.n	8008960 <_strtod_l+0xa8>
 8008a32:	2500      	movs	r5, #0
 8008a34:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8008a36:	1c62      	adds	r2, r4, #1
 8008a38:	9219      	str	r2, [sp, #100]	@ 0x64
 8008a3a:	7862      	ldrb	r2, [r4, #1]
 8008a3c:	2a2b      	cmp	r2, #43	@ 0x2b
 8008a3e:	d07a      	beq.n	8008b36 <_strtod_l+0x27e>
 8008a40:	2a2d      	cmp	r2, #45	@ 0x2d
 8008a42:	d07e      	beq.n	8008b42 <_strtod_l+0x28a>
 8008a44:	f04f 0c00 	mov.w	ip, #0
 8008a48:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8008a4c:	2909      	cmp	r1, #9
 8008a4e:	f240 8085 	bls.w	8008b5c <_strtod_l+0x2a4>
 8008a52:	9419      	str	r4, [sp, #100]	@ 0x64
 8008a54:	f04f 0800 	mov.w	r8, #0
 8008a58:	e0a5      	b.n	8008ba6 <_strtod_l+0x2ee>
 8008a5a:	2300      	movs	r3, #0
 8008a5c:	e7c8      	b.n	80089f0 <_strtod_l+0x138>
 8008a5e:	f1b9 0f08 	cmp.w	r9, #8
 8008a62:	bfd8      	it	le
 8008a64:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 8008a66:	f100 0001 	add.w	r0, r0, #1
 8008a6a:	bfda      	itte	le
 8008a6c:	fb02 3301 	mlale	r3, r2, r1, r3
 8008a70:	930b      	strle	r3, [sp, #44]	@ 0x2c
 8008a72:	fb02 3707 	mlagt	r7, r2, r7, r3
 8008a76:	f109 0901 	add.w	r9, r9, #1
 8008a7a:	9019      	str	r0, [sp, #100]	@ 0x64
 8008a7c:	e7bf      	b.n	80089fe <_strtod_l+0x146>
 8008a7e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008a80:	1c5a      	adds	r2, r3, #1
 8008a82:	9219      	str	r2, [sp, #100]	@ 0x64
 8008a84:	785a      	ldrb	r2, [r3, #1]
 8008a86:	f1b9 0f00 	cmp.w	r9, #0
 8008a8a:	d03b      	beq.n	8008b04 <_strtod_l+0x24c>
 8008a8c:	900a      	str	r0, [sp, #40]	@ 0x28
 8008a8e:	464d      	mov	r5, r9
 8008a90:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8008a94:	2b09      	cmp	r3, #9
 8008a96:	d912      	bls.n	8008abe <_strtod_l+0x206>
 8008a98:	2301      	movs	r3, #1
 8008a9a:	e7c2      	b.n	8008a22 <_strtod_l+0x16a>
 8008a9c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008a9e:	1c5a      	adds	r2, r3, #1
 8008aa0:	9219      	str	r2, [sp, #100]	@ 0x64
 8008aa2:	785a      	ldrb	r2, [r3, #1]
 8008aa4:	3001      	adds	r0, #1
 8008aa6:	2a30      	cmp	r2, #48	@ 0x30
 8008aa8:	d0f8      	beq.n	8008a9c <_strtod_l+0x1e4>
 8008aaa:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8008aae:	2b08      	cmp	r3, #8
 8008ab0:	f200 84d2 	bhi.w	8009458 <_strtod_l+0xba0>
 8008ab4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008ab6:	900a      	str	r0, [sp, #40]	@ 0x28
 8008ab8:	2000      	movs	r0, #0
 8008aba:	930c      	str	r3, [sp, #48]	@ 0x30
 8008abc:	4605      	mov	r5, r0
 8008abe:	3a30      	subs	r2, #48	@ 0x30
 8008ac0:	f100 0301 	add.w	r3, r0, #1
 8008ac4:	d018      	beq.n	8008af8 <_strtod_l+0x240>
 8008ac6:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008ac8:	4419      	add	r1, r3
 8008aca:	910a      	str	r1, [sp, #40]	@ 0x28
 8008acc:	462e      	mov	r6, r5
 8008ace:	f04f 0e0a 	mov.w	lr, #10
 8008ad2:	1c71      	adds	r1, r6, #1
 8008ad4:	eba1 0c05 	sub.w	ip, r1, r5
 8008ad8:	4563      	cmp	r3, ip
 8008ada:	dc15      	bgt.n	8008b08 <_strtod_l+0x250>
 8008adc:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8008ae0:	182b      	adds	r3, r5, r0
 8008ae2:	2b08      	cmp	r3, #8
 8008ae4:	f105 0501 	add.w	r5, r5, #1
 8008ae8:	4405      	add	r5, r0
 8008aea:	dc1a      	bgt.n	8008b22 <_strtod_l+0x26a>
 8008aec:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008aee:	230a      	movs	r3, #10
 8008af0:	fb03 2301 	mla	r3, r3, r1, r2
 8008af4:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008af6:	2300      	movs	r3, #0
 8008af8:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008afa:	1c51      	adds	r1, r2, #1
 8008afc:	9119      	str	r1, [sp, #100]	@ 0x64
 8008afe:	7852      	ldrb	r2, [r2, #1]
 8008b00:	4618      	mov	r0, r3
 8008b02:	e7c5      	b.n	8008a90 <_strtod_l+0x1d8>
 8008b04:	4648      	mov	r0, r9
 8008b06:	e7ce      	b.n	8008aa6 <_strtod_l+0x1ee>
 8008b08:	2e08      	cmp	r6, #8
 8008b0a:	dc05      	bgt.n	8008b18 <_strtod_l+0x260>
 8008b0c:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8008b0e:	fb0e f606 	mul.w	r6, lr, r6
 8008b12:	960b      	str	r6, [sp, #44]	@ 0x2c
 8008b14:	460e      	mov	r6, r1
 8008b16:	e7dc      	b.n	8008ad2 <_strtod_l+0x21a>
 8008b18:	2910      	cmp	r1, #16
 8008b1a:	bfd8      	it	le
 8008b1c:	fb0e f707 	mulle.w	r7, lr, r7
 8008b20:	e7f8      	b.n	8008b14 <_strtod_l+0x25c>
 8008b22:	2b0f      	cmp	r3, #15
 8008b24:	bfdc      	itt	le
 8008b26:	230a      	movle	r3, #10
 8008b28:	fb03 2707 	mlale	r7, r3, r7, r2
 8008b2c:	e7e3      	b.n	8008af6 <_strtod_l+0x23e>
 8008b2e:	2300      	movs	r3, #0
 8008b30:	930a      	str	r3, [sp, #40]	@ 0x28
 8008b32:	2301      	movs	r3, #1
 8008b34:	e77a      	b.n	8008a2c <_strtod_l+0x174>
 8008b36:	f04f 0c00 	mov.w	ip, #0
 8008b3a:	1ca2      	adds	r2, r4, #2
 8008b3c:	9219      	str	r2, [sp, #100]	@ 0x64
 8008b3e:	78a2      	ldrb	r2, [r4, #2]
 8008b40:	e782      	b.n	8008a48 <_strtod_l+0x190>
 8008b42:	f04f 0c01 	mov.w	ip, #1
 8008b46:	e7f8      	b.n	8008b3a <_strtod_l+0x282>
 8008b48:	0800bbe4 	.word	0x0800bbe4
 8008b4c:	0800ba1b 	.word	0x0800ba1b
 8008b50:	7ff00000 	.word	0x7ff00000
 8008b54:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008b56:	1c51      	adds	r1, r2, #1
 8008b58:	9119      	str	r1, [sp, #100]	@ 0x64
 8008b5a:	7852      	ldrb	r2, [r2, #1]
 8008b5c:	2a30      	cmp	r2, #48	@ 0x30
 8008b5e:	d0f9      	beq.n	8008b54 <_strtod_l+0x29c>
 8008b60:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8008b64:	2908      	cmp	r1, #8
 8008b66:	f63f af75 	bhi.w	8008a54 <_strtod_l+0x19c>
 8008b6a:	3a30      	subs	r2, #48	@ 0x30
 8008b6c:	9209      	str	r2, [sp, #36]	@ 0x24
 8008b6e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008b70:	920f      	str	r2, [sp, #60]	@ 0x3c
 8008b72:	f04f 080a 	mov.w	r8, #10
 8008b76:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008b78:	1c56      	adds	r6, r2, #1
 8008b7a:	9619      	str	r6, [sp, #100]	@ 0x64
 8008b7c:	7852      	ldrb	r2, [r2, #1]
 8008b7e:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8008b82:	f1be 0f09 	cmp.w	lr, #9
 8008b86:	d939      	bls.n	8008bfc <_strtod_l+0x344>
 8008b88:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8008b8a:	1a76      	subs	r6, r6, r1
 8008b8c:	2e08      	cmp	r6, #8
 8008b8e:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8008b92:	dc03      	bgt.n	8008b9c <_strtod_l+0x2e4>
 8008b94:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008b96:	4588      	cmp	r8, r1
 8008b98:	bfa8      	it	ge
 8008b9a:	4688      	movge	r8, r1
 8008b9c:	f1bc 0f00 	cmp.w	ip, #0
 8008ba0:	d001      	beq.n	8008ba6 <_strtod_l+0x2ee>
 8008ba2:	f1c8 0800 	rsb	r8, r8, #0
 8008ba6:	2d00      	cmp	r5, #0
 8008ba8:	d14e      	bne.n	8008c48 <_strtod_l+0x390>
 8008baa:	9908      	ldr	r1, [sp, #32]
 8008bac:	4308      	orrs	r0, r1
 8008bae:	f47f aebc 	bne.w	800892a <_strtod_l+0x72>
 8008bb2:	2b00      	cmp	r3, #0
 8008bb4:	f47f aed4 	bne.w	8008960 <_strtod_l+0xa8>
 8008bb8:	2a69      	cmp	r2, #105	@ 0x69
 8008bba:	d028      	beq.n	8008c0e <_strtod_l+0x356>
 8008bbc:	dc25      	bgt.n	8008c0a <_strtod_l+0x352>
 8008bbe:	2a49      	cmp	r2, #73	@ 0x49
 8008bc0:	d025      	beq.n	8008c0e <_strtod_l+0x356>
 8008bc2:	2a4e      	cmp	r2, #78	@ 0x4e
 8008bc4:	f47f aecc 	bne.w	8008960 <_strtod_l+0xa8>
 8008bc8:	499a      	ldr	r1, [pc, #616]	@ (8008e34 <_strtod_l+0x57c>)
 8008bca:	a819      	add	r0, sp, #100	@ 0x64
 8008bcc:	f001 fbc4 	bl	800a358 <__match>
 8008bd0:	2800      	cmp	r0, #0
 8008bd2:	f43f aec5 	beq.w	8008960 <_strtod_l+0xa8>
 8008bd6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008bd8:	781b      	ldrb	r3, [r3, #0]
 8008bda:	2b28      	cmp	r3, #40	@ 0x28
 8008bdc:	d12e      	bne.n	8008c3c <_strtod_l+0x384>
 8008bde:	4996      	ldr	r1, [pc, #600]	@ (8008e38 <_strtod_l+0x580>)
 8008be0:	aa1c      	add	r2, sp, #112	@ 0x70
 8008be2:	a819      	add	r0, sp, #100	@ 0x64
 8008be4:	f001 fbcc 	bl	800a380 <__hexnan>
 8008be8:	2805      	cmp	r0, #5
 8008bea:	d127      	bne.n	8008c3c <_strtod_l+0x384>
 8008bec:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8008bee:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8008bf2:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8008bf6:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8008bfa:	e696      	b.n	800892a <_strtod_l+0x72>
 8008bfc:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008bfe:	fb08 2101 	mla	r1, r8, r1, r2
 8008c02:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8008c06:	9209      	str	r2, [sp, #36]	@ 0x24
 8008c08:	e7b5      	b.n	8008b76 <_strtod_l+0x2be>
 8008c0a:	2a6e      	cmp	r2, #110	@ 0x6e
 8008c0c:	e7da      	b.n	8008bc4 <_strtod_l+0x30c>
 8008c0e:	498b      	ldr	r1, [pc, #556]	@ (8008e3c <_strtod_l+0x584>)
 8008c10:	a819      	add	r0, sp, #100	@ 0x64
 8008c12:	f001 fba1 	bl	800a358 <__match>
 8008c16:	2800      	cmp	r0, #0
 8008c18:	f43f aea2 	beq.w	8008960 <_strtod_l+0xa8>
 8008c1c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008c1e:	4988      	ldr	r1, [pc, #544]	@ (8008e40 <_strtod_l+0x588>)
 8008c20:	3b01      	subs	r3, #1
 8008c22:	a819      	add	r0, sp, #100	@ 0x64
 8008c24:	9319      	str	r3, [sp, #100]	@ 0x64
 8008c26:	f001 fb97 	bl	800a358 <__match>
 8008c2a:	b910      	cbnz	r0, 8008c32 <_strtod_l+0x37a>
 8008c2c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008c2e:	3301      	adds	r3, #1
 8008c30:	9319      	str	r3, [sp, #100]	@ 0x64
 8008c32:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 8008e50 <_strtod_l+0x598>
 8008c36:	f04f 0a00 	mov.w	sl, #0
 8008c3a:	e676      	b.n	800892a <_strtod_l+0x72>
 8008c3c:	4881      	ldr	r0, [pc, #516]	@ (8008e44 <_strtod_l+0x58c>)
 8008c3e:	f001 f8c7 	bl	8009dd0 <nan>
 8008c42:	ec5b ab10 	vmov	sl, fp, d0
 8008c46:	e670      	b.n	800892a <_strtod_l+0x72>
 8008c48:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008c4a:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8008c4c:	eba8 0303 	sub.w	r3, r8, r3
 8008c50:	f1b9 0f00 	cmp.w	r9, #0
 8008c54:	bf08      	it	eq
 8008c56:	46a9      	moveq	r9, r5
 8008c58:	2d10      	cmp	r5, #16
 8008c5a:	9309      	str	r3, [sp, #36]	@ 0x24
 8008c5c:	462c      	mov	r4, r5
 8008c5e:	bfa8      	it	ge
 8008c60:	2410      	movge	r4, #16
 8008c62:	f7f7 fc57 	bl	8000514 <__aeabi_ui2d>
 8008c66:	2d09      	cmp	r5, #9
 8008c68:	4682      	mov	sl, r0
 8008c6a:	468b      	mov	fp, r1
 8008c6c:	dc13      	bgt.n	8008c96 <_strtod_l+0x3de>
 8008c6e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008c70:	2b00      	cmp	r3, #0
 8008c72:	f43f ae5a 	beq.w	800892a <_strtod_l+0x72>
 8008c76:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008c78:	dd78      	ble.n	8008d6c <_strtod_l+0x4b4>
 8008c7a:	2b16      	cmp	r3, #22
 8008c7c:	dc5f      	bgt.n	8008d3e <_strtod_l+0x486>
 8008c7e:	4972      	ldr	r1, [pc, #456]	@ (8008e48 <_strtod_l+0x590>)
 8008c80:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008c84:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008c88:	4652      	mov	r2, sl
 8008c8a:	465b      	mov	r3, fp
 8008c8c:	f7f7 fcbc 	bl	8000608 <__aeabi_dmul>
 8008c90:	4682      	mov	sl, r0
 8008c92:	468b      	mov	fp, r1
 8008c94:	e649      	b.n	800892a <_strtod_l+0x72>
 8008c96:	4b6c      	ldr	r3, [pc, #432]	@ (8008e48 <_strtod_l+0x590>)
 8008c98:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008c9c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8008ca0:	f7f7 fcb2 	bl	8000608 <__aeabi_dmul>
 8008ca4:	4682      	mov	sl, r0
 8008ca6:	4638      	mov	r0, r7
 8008ca8:	468b      	mov	fp, r1
 8008caa:	f7f7 fc33 	bl	8000514 <__aeabi_ui2d>
 8008cae:	4602      	mov	r2, r0
 8008cb0:	460b      	mov	r3, r1
 8008cb2:	4650      	mov	r0, sl
 8008cb4:	4659      	mov	r1, fp
 8008cb6:	f7f7 faf1 	bl	800029c <__adddf3>
 8008cba:	2d0f      	cmp	r5, #15
 8008cbc:	4682      	mov	sl, r0
 8008cbe:	468b      	mov	fp, r1
 8008cc0:	ddd5      	ble.n	8008c6e <_strtod_l+0x3b6>
 8008cc2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008cc4:	1b2c      	subs	r4, r5, r4
 8008cc6:	441c      	add	r4, r3
 8008cc8:	2c00      	cmp	r4, #0
 8008cca:	f340 8093 	ble.w	8008df4 <_strtod_l+0x53c>
 8008cce:	f014 030f 	ands.w	r3, r4, #15
 8008cd2:	d00a      	beq.n	8008cea <_strtod_l+0x432>
 8008cd4:	495c      	ldr	r1, [pc, #368]	@ (8008e48 <_strtod_l+0x590>)
 8008cd6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008cda:	4652      	mov	r2, sl
 8008cdc:	465b      	mov	r3, fp
 8008cde:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008ce2:	f7f7 fc91 	bl	8000608 <__aeabi_dmul>
 8008ce6:	4682      	mov	sl, r0
 8008ce8:	468b      	mov	fp, r1
 8008cea:	f034 040f 	bics.w	r4, r4, #15
 8008cee:	d073      	beq.n	8008dd8 <_strtod_l+0x520>
 8008cf0:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8008cf4:	dd49      	ble.n	8008d8a <_strtod_l+0x4d2>
 8008cf6:	2400      	movs	r4, #0
 8008cf8:	46a0      	mov	r8, r4
 8008cfa:	940b      	str	r4, [sp, #44]	@ 0x2c
 8008cfc:	46a1      	mov	r9, r4
 8008cfe:	9a05      	ldr	r2, [sp, #20]
 8008d00:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 8008e50 <_strtod_l+0x598>
 8008d04:	2322      	movs	r3, #34	@ 0x22
 8008d06:	6013      	str	r3, [r2, #0]
 8008d08:	f04f 0a00 	mov.w	sl, #0
 8008d0c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008d0e:	2b00      	cmp	r3, #0
 8008d10:	f43f ae0b 	beq.w	800892a <_strtod_l+0x72>
 8008d14:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008d16:	9805      	ldr	r0, [sp, #20]
 8008d18:	f7ff f946 	bl	8007fa8 <_Bfree>
 8008d1c:	9805      	ldr	r0, [sp, #20]
 8008d1e:	4649      	mov	r1, r9
 8008d20:	f7ff f942 	bl	8007fa8 <_Bfree>
 8008d24:	9805      	ldr	r0, [sp, #20]
 8008d26:	4641      	mov	r1, r8
 8008d28:	f7ff f93e 	bl	8007fa8 <_Bfree>
 8008d2c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008d2e:	9805      	ldr	r0, [sp, #20]
 8008d30:	f7ff f93a 	bl	8007fa8 <_Bfree>
 8008d34:	9805      	ldr	r0, [sp, #20]
 8008d36:	4621      	mov	r1, r4
 8008d38:	f7ff f936 	bl	8007fa8 <_Bfree>
 8008d3c:	e5f5      	b.n	800892a <_strtod_l+0x72>
 8008d3e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008d40:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8008d44:	4293      	cmp	r3, r2
 8008d46:	dbbc      	blt.n	8008cc2 <_strtod_l+0x40a>
 8008d48:	4c3f      	ldr	r4, [pc, #252]	@ (8008e48 <_strtod_l+0x590>)
 8008d4a:	f1c5 050f 	rsb	r5, r5, #15
 8008d4e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8008d52:	4652      	mov	r2, sl
 8008d54:	465b      	mov	r3, fp
 8008d56:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008d5a:	f7f7 fc55 	bl	8000608 <__aeabi_dmul>
 8008d5e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008d60:	1b5d      	subs	r5, r3, r5
 8008d62:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8008d66:	e9d4 2300 	ldrd	r2, r3, [r4]
 8008d6a:	e78f      	b.n	8008c8c <_strtod_l+0x3d4>
 8008d6c:	3316      	adds	r3, #22
 8008d6e:	dba8      	blt.n	8008cc2 <_strtod_l+0x40a>
 8008d70:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008d72:	eba3 0808 	sub.w	r8, r3, r8
 8008d76:	4b34      	ldr	r3, [pc, #208]	@ (8008e48 <_strtod_l+0x590>)
 8008d78:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8008d7c:	e9d8 2300 	ldrd	r2, r3, [r8]
 8008d80:	4650      	mov	r0, sl
 8008d82:	4659      	mov	r1, fp
 8008d84:	f7f7 fd6a 	bl	800085c <__aeabi_ddiv>
 8008d88:	e782      	b.n	8008c90 <_strtod_l+0x3d8>
 8008d8a:	2300      	movs	r3, #0
 8008d8c:	4f2f      	ldr	r7, [pc, #188]	@ (8008e4c <_strtod_l+0x594>)
 8008d8e:	1124      	asrs	r4, r4, #4
 8008d90:	4650      	mov	r0, sl
 8008d92:	4659      	mov	r1, fp
 8008d94:	461e      	mov	r6, r3
 8008d96:	2c01      	cmp	r4, #1
 8008d98:	dc21      	bgt.n	8008dde <_strtod_l+0x526>
 8008d9a:	b10b      	cbz	r3, 8008da0 <_strtod_l+0x4e8>
 8008d9c:	4682      	mov	sl, r0
 8008d9e:	468b      	mov	fp, r1
 8008da0:	492a      	ldr	r1, [pc, #168]	@ (8008e4c <_strtod_l+0x594>)
 8008da2:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8008da6:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8008daa:	4652      	mov	r2, sl
 8008dac:	465b      	mov	r3, fp
 8008dae:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008db2:	f7f7 fc29 	bl	8000608 <__aeabi_dmul>
 8008db6:	4b26      	ldr	r3, [pc, #152]	@ (8008e50 <_strtod_l+0x598>)
 8008db8:	460a      	mov	r2, r1
 8008dba:	400b      	ands	r3, r1
 8008dbc:	4925      	ldr	r1, [pc, #148]	@ (8008e54 <_strtod_l+0x59c>)
 8008dbe:	428b      	cmp	r3, r1
 8008dc0:	4682      	mov	sl, r0
 8008dc2:	d898      	bhi.n	8008cf6 <_strtod_l+0x43e>
 8008dc4:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8008dc8:	428b      	cmp	r3, r1
 8008dca:	bf86      	itte	hi
 8008dcc:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 8008e58 <_strtod_l+0x5a0>
 8008dd0:	f04f 3aff 	movhi.w	sl, #4294967295
 8008dd4:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8008dd8:	2300      	movs	r3, #0
 8008dda:	9308      	str	r3, [sp, #32]
 8008ddc:	e076      	b.n	8008ecc <_strtod_l+0x614>
 8008dde:	07e2      	lsls	r2, r4, #31
 8008de0:	d504      	bpl.n	8008dec <_strtod_l+0x534>
 8008de2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008de6:	f7f7 fc0f 	bl	8000608 <__aeabi_dmul>
 8008dea:	2301      	movs	r3, #1
 8008dec:	3601      	adds	r6, #1
 8008dee:	1064      	asrs	r4, r4, #1
 8008df0:	3708      	adds	r7, #8
 8008df2:	e7d0      	b.n	8008d96 <_strtod_l+0x4de>
 8008df4:	d0f0      	beq.n	8008dd8 <_strtod_l+0x520>
 8008df6:	4264      	negs	r4, r4
 8008df8:	f014 020f 	ands.w	r2, r4, #15
 8008dfc:	d00a      	beq.n	8008e14 <_strtod_l+0x55c>
 8008dfe:	4b12      	ldr	r3, [pc, #72]	@ (8008e48 <_strtod_l+0x590>)
 8008e00:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008e04:	4650      	mov	r0, sl
 8008e06:	4659      	mov	r1, fp
 8008e08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e0c:	f7f7 fd26 	bl	800085c <__aeabi_ddiv>
 8008e10:	4682      	mov	sl, r0
 8008e12:	468b      	mov	fp, r1
 8008e14:	1124      	asrs	r4, r4, #4
 8008e16:	d0df      	beq.n	8008dd8 <_strtod_l+0x520>
 8008e18:	2c1f      	cmp	r4, #31
 8008e1a:	dd1f      	ble.n	8008e5c <_strtod_l+0x5a4>
 8008e1c:	2400      	movs	r4, #0
 8008e1e:	46a0      	mov	r8, r4
 8008e20:	940b      	str	r4, [sp, #44]	@ 0x2c
 8008e22:	46a1      	mov	r9, r4
 8008e24:	9a05      	ldr	r2, [sp, #20]
 8008e26:	2322      	movs	r3, #34	@ 0x22
 8008e28:	f04f 0a00 	mov.w	sl, #0
 8008e2c:	f04f 0b00 	mov.w	fp, #0
 8008e30:	6013      	str	r3, [r2, #0]
 8008e32:	e76b      	b.n	8008d0c <_strtod_l+0x454>
 8008e34:	0800b909 	.word	0x0800b909
 8008e38:	0800bbd0 	.word	0x0800bbd0
 8008e3c:	0800b901 	.word	0x0800b901
 8008e40:	0800b938 	.word	0x0800b938
 8008e44:	0800ba71 	.word	0x0800ba71
 8008e48:	0800bb08 	.word	0x0800bb08
 8008e4c:	0800bae0 	.word	0x0800bae0
 8008e50:	7ff00000 	.word	0x7ff00000
 8008e54:	7ca00000 	.word	0x7ca00000
 8008e58:	7fefffff 	.word	0x7fefffff
 8008e5c:	f014 0310 	ands.w	r3, r4, #16
 8008e60:	bf18      	it	ne
 8008e62:	236a      	movne	r3, #106	@ 0x6a
 8008e64:	4ea9      	ldr	r6, [pc, #676]	@ (800910c <_strtod_l+0x854>)
 8008e66:	9308      	str	r3, [sp, #32]
 8008e68:	4650      	mov	r0, sl
 8008e6a:	4659      	mov	r1, fp
 8008e6c:	2300      	movs	r3, #0
 8008e6e:	07e7      	lsls	r7, r4, #31
 8008e70:	d504      	bpl.n	8008e7c <_strtod_l+0x5c4>
 8008e72:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008e76:	f7f7 fbc7 	bl	8000608 <__aeabi_dmul>
 8008e7a:	2301      	movs	r3, #1
 8008e7c:	1064      	asrs	r4, r4, #1
 8008e7e:	f106 0608 	add.w	r6, r6, #8
 8008e82:	d1f4      	bne.n	8008e6e <_strtod_l+0x5b6>
 8008e84:	b10b      	cbz	r3, 8008e8a <_strtod_l+0x5d2>
 8008e86:	4682      	mov	sl, r0
 8008e88:	468b      	mov	fp, r1
 8008e8a:	9b08      	ldr	r3, [sp, #32]
 8008e8c:	b1b3      	cbz	r3, 8008ebc <_strtod_l+0x604>
 8008e8e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8008e92:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8008e96:	2b00      	cmp	r3, #0
 8008e98:	4659      	mov	r1, fp
 8008e9a:	dd0f      	ble.n	8008ebc <_strtod_l+0x604>
 8008e9c:	2b1f      	cmp	r3, #31
 8008e9e:	dd56      	ble.n	8008f4e <_strtod_l+0x696>
 8008ea0:	2b34      	cmp	r3, #52	@ 0x34
 8008ea2:	bfde      	ittt	le
 8008ea4:	f04f 33ff 	movle.w	r3, #4294967295
 8008ea8:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8008eac:	4093      	lslle	r3, r2
 8008eae:	f04f 0a00 	mov.w	sl, #0
 8008eb2:	bfcc      	ite	gt
 8008eb4:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8008eb8:	ea03 0b01 	andle.w	fp, r3, r1
 8008ebc:	2200      	movs	r2, #0
 8008ebe:	2300      	movs	r3, #0
 8008ec0:	4650      	mov	r0, sl
 8008ec2:	4659      	mov	r1, fp
 8008ec4:	f7f7 fe08 	bl	8000ad8 <__aeabi_dcmpeq>
 8008ec8:	2800      	cmp	r0, #0
 8008eca:	d1a7      	bne.n	8008e1c <_strtod_l+0x564>
 8008ecc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008ece:	9300      	str	r3, [sp, #0]
 8008ed0:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8008ed2:	9805      	ldr	r0, [sp, #20]
 8008ed4:	462b      	mov	r3, r5
 8008ed6:	464a      	mov	r2, r9
 8008ed8:	f7ff f8ce 	bl	8008078 <__s2b>
 8008edc:	900b      	str	r0, [sp, #44]	@ 0x2c
 8008ede:	2800      	cmp	r0, #0
 8008ee0:	f43f af09 	beq.w	8008cf6 <_strtod_l+0x43e>
 8008ee4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008ee6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008ee8:	2a00      	cmp	r2, #0
 8008eea:	eba3 0308 	sub.w	r3, r3, r8
 8008eee:	bfa8      	it	ge
 8008ef0:	2300      	movge	r3, #0
 8008ef2:	9312      	str	r3, [sp, #72]	@ 0x48
 8008ef4:	2400      	movs	r4, #0
 8008ef6:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8008efa:	9316      	str	r3, [sp, #88]	@ 0x58
 8008efc:	46a0      	mov	r8, r4
 8008efe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008f00:	9805      	ldr	r0, [sp, #20]
 8008f02:	6859      	ldr	r1, [r3, #4]
 8008f04:	f7ff f810 	bl	8007f28 <_Balloc>
 8008f08:	4681      	mov	r9, r0
 8008f0a:	2800      	cmp	r0, #0
 8008f0c:	f43f aef7 	beq.w	8008cfe <_strtod_l+0x446>
 8008f10:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008f12:	691a      	ldr	r2, [r3, #16]
 8008f14:	3202      	adds	r2, #2
 8008f16:	f103 010c 	add.w	r1, r3, #12
 8008f1a:	0092      	lsls	r2, r2, #2
 8008f1c:	300c      	adds	r0, #12
 8008f1e:	f000 ff47 	bl	8009db0 <memcpy>
 8008f22:	ec4b ab10 	vmov	d0, sl, fp
 8008f26:	9805      	ldr	r0, [sp, #20]
 8008f28:	aa1c      	add	r2, sp, #112	@ 0x70
 8008f2a:	a91b      	add	r1, sp, #108	@ 0x6c
 8008f2c:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8008f30:	f7ff fbd6 	bl	80086e0 <__d2b>
 8008f34:	901a      	str	r0, [sp, #104]	@ 0x68
 8008f36:	2800      	cmp	r0, #0
 8008f38:	f43f aee1 	beq.w	8008cfe <_strtod_l+0x446>
 8008f3c:	9805      	ldr	r0, [sp, #20]
 8008f3e:	2101      	movs	r1, #1
 8008f40:	f7ff f930 	bl	80081a4 <__i2b>
 8008f44:	4680      	mov	r8, r0
 8008f46:	b948      	cbnz	r0, 8008f5c <_strtod_l+0x6a4>
 8008f48:	f04f 0800 	mov.w	r8, #0
 8008f4c:	e6d7      	b.n	8008cfe <_strtod_l+0x446>
 8008f4e:	f04f 32ff 	mov.w	r2, #4294967295
 8008f52:	fa02 f303 	lsl.w	r3, r2, r3
 8008f56:	ea03 0a0a 	and.w	sl, r3, sl
 8008f5a:	e7af      	b.n	8008ebc <_strtod_l+0x604>
 8008f5c:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8008f5e:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8008f60:	2d00      	cmp	r5, #0
 8008f62:	bfab      	itete	ge
 8008f64:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8008f66:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8008f68:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8008f6a:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8008f6c:	bfac      	ite	ge
 8008f6e:	18ef      	addge	r7, r5, r3
 8008f70:	1b5e      	sublt	r6, r3, r5
 8008f72:	9b08      	ldr	r3, [sp, #32]
 8008f74:	1aed      	subs	r5, r5, r3
 8008f76:	4415      	add	r5, r2
 8008f78:	4b65      	ldr	r3, [pc, #404]	@ (8009110 <_strtod_l+0x858>)
 8008f7a:	3d01      	subs	r5, #1
 8008f7c:	429d      	cmp	r5, r3
 8008f7e:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8008f82:	da50      	bge.n	8009026 <_strtod_l+0x76e>
 8008f84:	1b5b      	subs	r3, r3, r5
 8008f86:	2b1f      	cmp	r3, #31
 8008f88:	eba2 0203 	sub.w	r2, r2, r3
 8008f8c:	f04f 0101 	mov.w	r1, #1
 8008f90:	dc3d      	bgt.n	800900e <_strtod_l+0x756>
 8008f92:	fa01 f303 	lsl.w	r3, r1, r3
 8008f96:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008f98:	2300      	movs	r3, #0
 8008f9a:	9310      	str	r3, [sp, #64]	@ 0x40
 8008f9c:	18bd      	adds	r5, r7, r2
 8008f9e:	9b08      	ldr	r3, [sp, #32]
 8008fa0:	42af      	cmp	r7, r5
 8008fa2:	4416      	add	r6, r2
 8008fa4:	441e      	add	r6, r3
 8008fa6:	463b      	mov	r3, r7
 8008fa8:	bfa8      	it	ge
 8008faa:	462b      	movge	r3, r5
 8008fac:	42b3      	cmp	r3, r6
 8008fae:	bfa8      	it	ge
 8008fb0:	4633      	movge	r3, r6
 8008fb2:	2b00      	cmp	r3, #0
 8008fb4:	bfc2      	ittt	gt
 8008fb6:	1aed      	subgt	r5, r5, r3
 8008fb8:	1af6      	subgt	r6, r6, r3
 8008fba:	1aff      	subgt	r7, r7, r3
 8008fbc:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008fbe:	2b00      	cmp	r3, #0
 8008fc0:	dd16      	ble.n	8008ff0 <_strtod_l+0x738>
 8008fc2:	4641      	mov	r1, r8
 8008fc4:	9805      	ldr	r0, [sp, #20]
 8008fc6:	461a      	mov	r2, r3
 8008fc8:	f7ff f9a4 	bl	8008314 <__pow5mult>
 8008fcc:	4680      	mov	r8, r0
 8008fce:	2800      	cmp	r0, #0
 8008fd0:	d0ba      	beq.n	8008f48 <_strtod_l+0x690>
 8008fd2:	4601      	mov	r1, r0
 8008fd4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8008fd6:	9805      	ldr	r0, [sp, #20]
 8008fd8:	f7ff f8fa 	bl	80081d0 <__multiply>
 8008fdc:	900a      	str	r0, [sp, #40]	@ 0x28
 8008fde:	2800      	cmp	r0, #0
 8008fe0:	f43f ae8d 	beq.w	8008cfe <_strtod_l+0x446>
 8008fe4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008fe6:	9805      	ldr	r0, [sp, #20]
 8008fe8:	f7fe ffde 	bl	8007fa8 <_Bfree>
 8008fec:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008fee:	931a      	str	r3, [sp, #104]	@ 0x68
 8008ff0:	2d00      	cmp	r5, #0
 8008ff2:	dc1d      	bgt.n	8009030 <_strtod_l+0x778>
 8008ff4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008ff6:	2b00      	cmp	r3, #0
 8008ff8:	dd23      	ble.n	8009042 <_strtod_l+0x78a>
 8008ffa:	4649      	mov	r1, r9
 8008ffc:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8008ffe:	9805      	ldr	r0, [sp, #20]
 8009000:	f7ff f988 	bl	8008314 <__pow5mult>
 8009004:	4681      	mov	r9, r0
 8009006:	b9e0      	cbnz	r0, 8009042 <_strtod_l+0x78a>
 8009008:	f04f 0900 	mov.w	r9, #0
 800900c:	e677      	b.n	8008cfe <_strtod_l+0x446>
 800900e:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8009012:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8009016:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800901a:	35e2      	adds	r5, #226	@ 0xe2
 800901c:	fa01 f305 	lsl.w	r3, r1, r5
 8009020:	9310      	str	r3, [sp, #64]	@ 0x40
 8009022:	9113      	str	r1, [sp, #76]	@ 0x4c
 8009024:	e7ba      	b.n	8008f9c <_strtod_l+0x6e4>
 8009026:	2300      	movs	r3, #0
 8009028:	9310      	str	r3, [sp, #64]	@ 0x40
 800902a:	2301      	movs	r3, #1
 800902c:	9313      	str	r3, [sp, #76]	@ 0x4c
 800902e:	e7b5      	b.n	8008f9c <_strtod_l+0x6e4>
 8009030:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009032:	9805      	ldr	r0, [sp, #20]
 8009034:	462a      	mov	r2, r5
 8009036:	f7ff f9c7 	bl	80083c8 <__lshift>
 800903a:	901a      	str	r0, [sp, #104]	@ 0x68
 800903c:	2800      	cmp	r0, #0
 800903e:	d1d9      	bne.n	8008ff4 <_strtod_l+0x73c>
 8009040:	e65d      	b.n	8008cfe <_strtod_l+0x446>
 8009042:	2e00      	cmp	r6, #0
 8009044:	dd07      	ble.n	8009056 <_strtod_l+0x79e>
 8009046:	4649      	mov	r1, r9
 8009048:	9805      	ldr	r0, [sp, #20]
 800904a:	4632      	mov	r2, r6
 800904c:	f7ff f9bc 	bl	80083c8 <__lshift>
 8009050:	4681      	mov	r9, r0
 8009052:	2800      	cmp	r0, #0
 8009054:	d0d8      	beq.n	8009008 <_strtod_l+0x750>
 8009056:	2f00      	cmp	r7, #0
 8009058:	dd08      	ble.n	800906c <_strtod_l+0x7b4>
 800905a:	4641      	mov	r1, r8
 800905c:	9805      	ldr	r0, [sp, #20]
 800905e:	463a      	mov	r2, r7
 8009060:	f7ff f9b2 	bl	80083c8 <__lshift>
 8009064:	4680      	mov	r8, r0
 8009066:	2800      	cmp	r0, #0
 8009068:	f43f ae49 	beq.w	8008cfe <_strtod_l+0x446>
 800906c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800906e:	9805      	ldr	r0, [sp, #20]
 8009070:	464a      	mov	r2, r9
 8009072:	f7ff fa31 	bl	80084d8 <__mdiff>
 8009076:	4604      	mov	r4, r0
 8009078:	2800      	cmp	r0, #0
 800907a:	f43f ae40 	beq.w	8008cfe <_strtod_l+0x446>
 800907e:	68c3      	ldr	r3, [r0, #12]
 8009080:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009082:	2300      	movs	r3, #0
 8009084:	60c3      	str	r3, [r0, #12]
 8009086:	4641      	mov	r1, r8
 8009088:	f7ff fa0a 	bl	80084a0 <__mcmp>
 800908c:	2800      	cmp	r0, #0
 800908e:	da45      	bge.n	800911c <_strtod_l+0x864>
 8009090:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009092:	ea53 030a 	orrs.w	r3, r3, sl
 8009096:	d16b      	bne.n	8009170 <_strtod_l+0x8b8>
 8009098:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800909c:	2b00      	cmp	r3, #0
 800909e:	d167      	bne.n	8009170 <_strtod_l+0x8b8>
 80090a0:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80090a4:	0d1b      	lsrs	r3, r3, #20
 80090a6:	051b      	lsls	r3, r3, #20
 80090a8:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80090ac:	d960      	bls.n	8009170 <_strtod_l+0x8b8>
 80090ae:	6963      	ldr	r3, [r4, #20]
 80090b0:	b913      	cbnz	r3, 80090b8 <_strtod_l+0x800>
 80090b2:	6923      	ldr	r3, [r4, #16]
 80090b4:	2b01      	cmp	r3, #1
 80090b6:	dd5b      	ble.n	8009170 <_strtod_l+0x8b8>
 80090b8:	4621      	mov	r1, r4
 80090ba:	2201      	movs	r2, #1
 80090bc:	9805      	ldr	r0, [sp, #20]
 80090be:	f7ff f983 	bl	80083c8 <__lshift>
 80090c2:	4641      	mov	r1, r8
 80090c4:	4604      	mov	r4, r0
 80090c6:	f7ff f9eb 	bl	80084a0 <__mcmp>
 80090ca:	2800      	cmp	r0, #0
 80090cc:	dd50      	ble.n	8009170 <_strtod_l+0x8b8>
 80090ce:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80090d2:	9a08      	ldr	r2, [sp, #32]
 80090d4:	0d1b      	lsrs	r3, r3, #20
 80090d6:	051b      	lsls	r3, r3, #20
 80090d8:	2a00      	cmp	r2, #0
 80090da:	d06a      	beq.n	80091b2 <_strtod_l+0x8fa>
 80090dc:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80090e0:	d867      	bhi.n	80091b2 <_strtod_l+0x8fa>
 80090e2:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 80090e6:	f67f ae9d 	bls.w	8008e24 <_strtod_l+0x56c>
 80090ea:	4b0a      	ldr	r3, [pc, #40]	@ (8009114 <_strtod_l+0x85c>)
 80090ec:	4650      	mov	r0, sl
 80090ee:	4659      	mov	r1, fp
 80090f0:	2200      	movs	r2, #0
 80090f2:	f7f7 fa89 	bl	8000608 <__aeabi_dmul>
 80090f6:	4b08      	ldr	r3, [pc, #32]	@ (8009118 <_strtod_l+0x860>)
 80090f8:	400b      	ands	r3, r1
 80090fa:	4682      	mov	sl, r0
 80090fc:	468b      	mov	fp, r1
 80090fe:	2b00      	cmp	r3, #0
 8009100:	f47f ae08 	bne.w	8008d14 <_strtod_l+0x45c>
 8009104:	9a05      	ldr	r2, [sp, #20]
 8009106:	2322      	movs	r3, #34	@ 0x22
 8009108:	6013      	str	r3, [r2, #0]
 800910a:	e603      	b.n	8008d14 <_strtod_l+0x45c>
 800910c:	0800bbf8 	.word	0x0800bbf8
 8009110:	fffffc02 	.word	0xfffffc02
 8009114:	39500000 	.word	0x39500000
 8009118:	7ff00000 	.word	0x7ff00000
 800911c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8009120:	d165      	bne.n	80091ee <_strtod_l+0x936>
 8009122:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8009124:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009128:	b35a      	cbz	r2, 8009182 <_strtod_l+0x8ca>
 800912a:	4a9f      	ldr	r2, [pc, #636]	@ (80093a8 <_strtod_l+0xaf0>)
 800912c:	4293      	cmp	r3, r2
 800912e:	d12b      	bne.n	8009188 <_strtod_l+0x8d0>
 8009130:	9b08      	ldr	r3, [sp, #32]
 8009132:	4651      	mov	r1, sl
 8009134:	b303      	cbz	r3, 8009178 <_strtod_l+0x8c0>
 8009136:	4b9d      	ldr	r3, [pc, #628]	@ (80093ac <_strtod_l+0xaf4>)
 8009138:	465a      	mov	r2, fp
 800913a:	4013      	ands	r3, r2
 800913c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8009140:	f04f 32ff 	mov.w	r2, #4294967295
 8009144:	d81b      	bhi.n	800917e <_strtod_l+0x8c6>
 8009146:	0d1b      	lsrs	r3, r3, #20
 8009148:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800914c:	fa02 f303 	lsl.w	r3, r2, r3
 8009150:	4299      	cmp	r1, r3
 8009152:	d119      	bne.n	8009188 <_strtod_l+0x8d0>
 8009154:	4b96      	ldr	r3, [pc, #600]	@ (80093b0 <_strtod_l+0xaf8>)
 8009156:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009158:	429a      	cmp	r2, r3
 800915a:	d102      	bne.n	8009162 <_strtod_l+0x8aa>
 800915c:	3101      	adds	r1, #1
 800915e:	f43f adce 	beq.w	8008cfe <_strtod_l+0x446>
 8009162:	4b92      	ldr	r3, [pc, #584]	@ (80093ac <_strtod_l+0xaf4>)
 8009164:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009166:	401a      	ands	r2, r3
 8009168:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800916c:	f04f 0a00 	mov.w	sl, #0
 8009170:	9b08      	ldr	r3, [sp, #32]
 8009172:	2b00      	cmp	r3, #0
 8009174:	d1b9      	bne.n	80090ea <_strtod_l+0x832>
 8009176:	e5cd      	b.n	8008d14 <_strtod_l+0x45c>
 8009178:	f04f 33ff 	mov.w	r3, #4294967295
 800917c:	e7e8      	b.n	8009150 <_strtod_l+0x898>
 800917e:	4613      	mov	r3, r2
 8009180:	e7e6      	b.n	8009150 <_strtod_l+0x898>
 8009182:	ea53 030a 	orrs.w	r3, r3, sl
 8009186:	d0a2      	beq.n	80090ce <_strtod_l+0x816>
 8009188:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800918a:	b1db      	cbz	r3, 80091c4 <_strtod_l+0x90c>
 800918c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800918e:	4213      	tst	r3, r2
 8009190:	d0ee      	beq.n	8009170 <_strtod_l+0x8b8>
 8009192:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009194:	9a08      	ldr	r2, [sp, #32]
 8009196:	4650      	mov	r0, sl
 8009198:	4659      	mov	r1, fp
 800919a:	b1bb      	cbz	r3, 80091cc <_strtod_l+0x914>
 800919c:	f7ff fb6e 	bl	800887c <sulp>
 80091a0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80091a4:	ec53 2b10 	vmov	r2, r3, d0
 80091a8:	f7f7 f878 	bl	800029c <__adddf3>
 80091ac:	4682      	mov	sl, r0
 80091ae:	468b      	mov	fp, r1
 80091b0:	e7de      	b.n	8009170 <_strtod_l+0x8b8>
 80091b2:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 80091b6:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80091ba:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80091be:	f04f 3aff 	mov.w	sl, #4294967295
 80091c2:	e7d5      	b.n	8009170 <_strtod_l+0x8b8>
 80091c4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80091c6:	ea13 0f0a 	tst.w	r3, sl
 80091ca:	e7e1      	b.n	8009190 <_strtod_l+0x8d8>
 80091cc:	f7ff fb56 	bl	800887c <sulp>
 80091d0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80091d4:	ec53 2b10 	vmov	r2, r3, d0
 80091d8:	f7f7 f85e 	bl	8000298 <__aeabi_dsub>
 80091dc:	2200      	movs	r2, #0
 80091de:	2300      	movs	r3, #0
 80091e0:	4682      	mov	sl, r0
 80091e2:	468b      	mov	fp, r1
 80091e4:	f7f7 fc78 	bl	8000ad8 <__aeabi_dcmpeq>
 80091e8:	2800      	cmp	r0, #0
 80091ea:	d0c1      	beq.n	8009170 <_strtod_l+0x8b8>
 80091ec:	e61a      	b.n	8008e24 <_strtod_l+0x56c>
 80091ee:	4641      	mov	r1, r8
 80091f0:	4620      	mov	r0, r4
 80091f2:	f7ff facd 	bl	8008790 <__ratio>
 80091f6:	ec57 6b10 	vmov	r6, r7, d0
 80091fa:	2200      	movs	r2, #0
 80091fc:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8009200:	4630      	mov	r0, r6
 8009202:	4639      	mov	r1, r7
 8009204:	f7f7 fc7c 	bl	8000b00 <__aeabi_dcmple>
 8009208:	2800      	cmp	r0, #0
 800920a:	d06f      	beq.n	80092ec <_strtod_l+0xa34>
 800920c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800920e:	2b00      	cmp	r3, #0
 8009210:	d17a      	bne.n	8009308 <_strtod_l+0xa50>
 8009212:	f1ba 0f00 	cmp.w	sl, #0
 8009216:	d158      	bne.n	80092ca <_strtod_l+0xa12>
 8009218:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800921a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800921e:	2b00      	cmp	r3, #0
 8009220:	d15a      	bne.n	80092d8 <_strtod_l+0xa20>
 8009222:	4b64      	ldr	r3, [pc, #400]	@ (80093b4 <_strtod_l+0xafc>)
 8009224:	2200      	movs	r2, #0
 8009226:	4630      	mov	r0, r6
 8009228:	4639      	mov	r1, r7
 800922a:	f7f7 fc5f 	bl	8000aec <__aeabi_dcmplt>
 800922e:	2800      	cmp	r0, #0
 8009230:	d159      	bne.n	80092e6 <_strtod_l+0xa2e>
 8009232:	4630      	mov	r0, r6
 8009234:	4639      	mov	r1, r7
 8009236:	4b60      	ldr	r3, [pc, #384]	@ (80093b8 <_strtod_l+0xb00>)
 8009238:	2200      	movs	r2, #0
 800923a:	f7f7 f9e5 	bl	8000608 <__aeabi_dmul>
 800923e:	4606      	mov	r6, r0
 8009240:	460f      	mov	r7, r1
 8009242:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8009246:	9606      	str	r6, [sp, #24]
 8009248:	9307      	str	r3, [sp, #28]
 800924a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800924e:	4d57      	ldr	r5, [pc, #348]	@ (80093ac <_strtod_l+0xaf4>)
 8009250:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8009254:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009256:	401d      	ands	r5, r3
 8009258:	4b58      	ldr	r3, [pc, #352]	@ (80093bc <_strtod_l+0xb04>)
 800925a:	429d      	cmp	r5, r3
 800925c:	f040 80b2 	bne.w	80093c4 <_strtod_l+0xb0c>
 8009260:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009262:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8009266:	ec4b ab10 	vmov	d0, sl, fp
 800926a:	f7ff f9c9 	bl	8008600 <__ulp>
 800926e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009272:	ec51 0b10 	vmov	r0, r1, d0
 8009276:	f7f7 f9c7 	bl	8000608 <__aeabi_dmul>
 800927a:	4652      	mov	r2, sl
 800927c:	465b      	mov	r3, fp
 800927e:	f7f7 f80d 	bl	800029c <__adddf3>
 8009282:	460b      	mov	r3, r1
 8009284:	4949      	ldr	r1, [pc, #292]	@ (80093ac <_strtod_l+0xaf4>)
 8009286:	4a4e      	ldr	r2, [pc, #312]	@ (80093c0 <_strtod_l+0xb08>)
 8009288:	4019      	ands	r1, r3
 800928a:	4291      	cmp	r1, r2
 800928c:	4682      	mov	sl, r0
 800928e:	d942      	bls.n	8009316 <_strtod_l+0xa5e>
 8009290:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8009292:	4b47      	ldr	r3, [pc, #284]	@ (80093b0 <_strtod_l+0xaf8>)
 8009294:	429a      	cmp	r2, r3
 8009296:	d103      	bne.n	80092a0 <_strtod_l+0x9e8>
 8009298:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800929a:	3301      	adds	r3, #1
 800929c:	f43f ad2f 	beq.w	8008cfe <_strtod_l+0x446>
 80092a0:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 80093b0 <_strtod_l+0xaf8>
 80092a4:	f04f 3aff 	mov.w	sl, #4294967295
 80092a8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80092aa:	9805      	ldr	r0, [sp, #20]
 80092ac:	f7fe fe7c 	bl	8007fa8 <_Bfree>
 80092b0:	9805      	ldr	r0, [sp, #20]
 80092b2:	4649      	mov	r1, r9
 80092b4:	f7fe fe78 	bl	8007fa8 <_Bfree>
 80092b8:	9805      	ldr	r0, [sp, #20]
 80092ba:	4641      	mov	r1, r8
 80092bc:	f7fe fe74 	bl	8007fa8 <_Bfree>
 80092c0:	9805      	ldr	r0, [sp, #20]
 80092c2:	4621      	mov	r1, r4
 80092c4:	f7fe fe70 	bl	8007fa8 <_Bfree>
 80092c8:	e619      	b.n	8008efe <_strtod_l+0x646>
 80092ca:	f1ba 0f01 	cmp.w	sl, #1
 80092ce:	d103      	bne.n	80092d8 <_strtod_l+0xa20>
 80092d0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80092d2:	2b00      	cmp	r3, #0
 80092d4:	f43f ada6 	beq.w	8008e24 <_strtod_l+0x56c>
 80092d8:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8009388 <_strtod_l+0xad0>
 80092dc:	4f35      	ldr	r7, [pc, #212]	@ (80093b4 <_strtod_l+0xafc>)
 80092de:	ed8d 7b06 	vstr	d7, [sp, #24]
 80092e2:	2600      	movs	r6, #0
 80092e4:	e7b1      	b.n	800924a <_strtod_l+0x992>
 80092e6:	4f34      	ldr	r7, [pc, #208]	@ (80093b8 <_strtod_l+0xb00>)
 80092e8:	2600      	movs	r6, #0
 80092ea:	e7aa      	b.n	8009242 <_strtod_l+0x98a>
 80092ec:	4b32      	ldr	r3, [pc, #200]	@ (80093b8 <_strtod_l+0xb00>)
 80092ee:	4630      	mov	r0, r6
 80092f0:	4639      	mov	r1, r7
 80092f2:	2200      	movs	r2, #0
 80092f4:	f7f7 f988 	bl	8000608 <__aeabi_dmul>
 80092f8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80092fa:	4606      	mov	r6, r0
 80092fc:	460f      	mov	r7, r1
 80092fe:	2b00      	cmp	r3, #0
 8009300:	d09f      	beq.n	8009242 <_strtod_l+0x98a>
 8009302:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8009306:	e7a0      	b.n	800924a <_strtod_l+0x992>
 8009308:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8009390 <_strtod_l+0xad8>
 800930c:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009310:	ec57 6b17 	vmov	r6, r7, d7
 8009314:	e799      	b.n	800924a <_strtod_l+0x992>
 8009316:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800931a:	9b08      	ldr	r3, [sp, #32]
 800931c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8009320:	2b00      	cmp	r3, #0
 8009322:	d1c1      	bne.n	80092a8 <_strtod_l+0x9f0>
 8009324:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009328:	0d1b      	lsrs	r3, r3, #20
 800932a:	051b      	lsls	r3, r3, #20
 800932c:	429d      	cmp	r5, r3
 800932e:	d1bb      	bne.n	80092a8 <_strtod_l+0x9f0>
 8009330:	4630      	mov	r0, r6
 8009332:	4639      	mov	r1, r7
 8009334:	f7f7 fcc8 	bl	8000cc8 <__aeabi_d2lz>
 8009338:	f7f7 f938 	bl	80005ac <__aeabi_l2d>
 800933c:	4602      	mov	r2, r0
 800933e:	460b      	mov	r3, r1
 8009340:	4630      	mov	r0, r6
 8009342:	4639      	mov	r1, r7
 8009344:	f7f6 ffa8 	bl	8000298 <__aeabi_dsub>
 8009348:	460b      	mov	r3, r1
 800934a:	4602      	mov	r2, r0
 800934c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8009350:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8009354:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009356:	ea46 060a 	orr.w	r6, r6, sl
 800935a:	431e      	orrs	r6, r3
 800935c:	d06f      	beq.n	800943e <_strtod_l+0xb86>
 800935e:	a30e      	add	r3, pc, #56	@ (adr r3, 8009398 <_strtod_l+0xae0>)
 8009360:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009364:	f7f7 fbc2 	bl	8000aec <__aeabi_dcmplt>
 8009368:	2800      	cmp	r0, #0
 800936a:	f47f acd3 	bne.w	8008d14 <_strtod_l+0x45c>
 800936e:	a30c      	add	r3, pc, #48	@ (adr r3, 80093a0 <_strtod_l+0xae8>)
 8009370:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009374:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009378:	f7f7 fbd6 	bl	8000b28 <__aeabi_dcmpgt>
 800937c:	2800      	cmp	r0, #0
 800937e:	d093      	beq.n	80092a8 <_strtod_l+0x9f0>
 8009380:	e4c8      	b.n	8008d14 <_strtod_l+0x45c>
 8009382:	bf00      	nop
 8009384:	f3af 8000 	nop.w
 8009388:	00000000 	.word	0x00000000
 800938c:	bff00000 	.word	0xbff00000
 8009390:	00000000 	.word	0x00000000
 8009394:	3ff00000 	.word	0x3ff00000
 8009398:	94a03595 	.word	0x94a03595
 800939c:	3fdfffff 	.word	0x3fdfffff
 80093a0:	35afe535 	.word	0x35afe535
 80093a4:	3fe00000 	.word	0x3fe00000
 80093a8:	000fffff 	.word	0x000fffff
 80093ac:	7ff00000 	.word	0x7ff00000
 80093b0:	7fefffff 	.word	0x7fefffff
 80093b4:	3ff00000 	.word	0x3ff00000
 80093b8:	3fe00000 	.word	0x3fe00000
 80093bc:	7fe00000 	.word	0x7fe00000
 80093c0:	7c9fffff 	.word	0x7c9fffff
 80093c4:	9b08      	ldr	r3, [sp, #32]
 80093c6:	b323      	cbz	r3, 8009412 <_strtod_l+0xb5a>
 80093c8:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 80093cc:	d821      	bhi.n	8009412 <_strtod_l+0xb5a>
 80093ce:	a328      	add	r3, pc, #160	@ (adr r3, 8009470 <_strtod_l+0xbb8>)
 80093d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093d4:	4630      	mov	r0, r6
 80093d6:	4639      	mov	r1, r7
 80093d8:	f7f7 fb92 	bl	8000b00 <__aeabi_dcmple>
 80093dc:	b1a0      	cbz	r0, 8009408 <_strtod_l+0xb50>
 80093de:	4639      	mov	r1, r7
 80093e0:	4630      	mov	r0, r6
 80093e2:	f7f7 fbe9 	bl	8000bb8 <__aeabi_d2uiz>
 80093e6:	2801      	cmp	r0, #1
 80093e8:	bf38      	it	cc
 80093ea:	2001      	movcc	r0, #1
 80093ec:	f7f7 f892 	bl	8000514 <__aeabi_ui2d>
 80093f0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80093f2:	4606      	mov	r6, r0
 80093f4:	460f      	mov	r7, r1
 80093f6:	b9fb      	cbnz	r3, 8009438 <_strtod_l+0xb80>
 80093f8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80093fc:	9014      	str	r0, [sp, #80]	@ 0x50
 80093fe:	9315      	str	r3, [sp, #84]	@ 0x54
 8009400:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8009404:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8009408:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800940a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800940e:	1b5b      	subs	r3, r3, r5
 8009410:	9311      	str	r3, [sp, #68]	@ 0x44
 8009412:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8009416:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800941a:	f7ff f8f1 	bl	8008600 <__ulp>
 800941e:	4650      	mov	r0, sl
 8009420:	ec53 2b10 	vmov	r2, r3, d0
 8009424:	4659      	mov	r1, fp
 8009426:	f7f7 f8ef 	bl	8000608 <__aeabi_dmul>
 800942a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800942e:	f7f6 ff35 	bl	800029c <__adddf3>
 8009432:	4682      	mov	sl, r0
 8009434:	468b      	mov	fp, r1
 8009436:	e770      	b.n	800931a <_strtod_l+0xa62>
 8009438:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800943c:	e7e0      	b.n	8009400 <_strtod_l+0xb48>
 800943e:	a30e      	add	r3, pc, #56	@ (adr r3, 8009478 <_strtod_l+0xbc0>)
 8009440:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009444:	f7f7 fb52 	bl	8000aec <__aeabi_dcmplt>
 8009448:	e798      	b.n	800937c <_strtod_l+0xac4>
 800944a:	2300      	movs	r3, #0
 800944c:	930e      	str	r3, [sp, #56]	@ 0x38
 800944e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8009450:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009452:	6013      	str	r3, [r2, #0]
 8009454:	f7ff ba6d 	b.w	8008932 <_strtod_l+0x7a>
 8009458:	2a65      	cmp	r2, #101	@ 0x65
 800945a:	f43f ab68 	beq.w	8008b2e <_strtod_l+0x276>
 800945e:	2a45      	cmp	r2, #69	@ 0x45
 8009460:	f43f ab65 	beq.w	8008b2e <_strtod_l+0x276>
 8009464:	2301      	movs	r3, #1
 8009466:	f7ff bba0 	b.w	8008baa <_strtod_l+0x2f2>
 800946a:	bf00      	nop
 800946c:	f3af 8000 	nop.w
 8009470:	ffc00000 	.word	0xffc00000
 8009474:	41dfffff 	.word	0x41dfffff
 8009478:	94a03595 	.word	0x94a03595
 800947c:	3fcfffff 	.word	0x3fcfffff

08009480 <_strtod_r>:
 8009480:	4b01      	ldr	r3, [pc, #4]	@ (8009488 <_strtod_r+0x8>)
 8009482:	f7ff ba19 	b.w	80088b8 <_strtod_l>
 8009486:	bf00      	nop
 8009488:	20000068 	.word	0x20000068

0800948c <_strtol_l.isra.0>:
 800948c:	2b24      	cmp	r3, #36	@ 0x24
 800948e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009492:	4686      	mov	lr, r0
 8009494:	4690      	mov	r8, r2
 8009496:	d801      	bhi.n	800949c <_strtol_l.isra.0+0x10>
 8009498:	2b01      	cmp	r3, #1
 800949a:	d106      	bne.n	80094aa <_strtol_l.isra.0+0x1e>
 800949c:	f7fd fdb6 	bl	800700c <__errno>
 80094a0:	2316      	movs	r3, #22
 80094a2:	6003      	str	r3, [r0, #0]
 80094a4:	2000      	movs	r0, #0
 80094a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80094aa:	4834      	ldr	r0, [pc, #208]	@ (800957c <_strtol_l.isra.0+0xf0>)
 80094ac:	460d      	mov	r5, r1
 80094ae:	462a      	mov	r2, r5
 80094b0:	f815 4b01 	ldrb.w	r4, [r5], #1
 80094b4:	5d06      	ldrb	r6, [r0, r4]
 80094b6:	f016 0608 	ands.w	r6, r6, #8
 80094ba:	d1f8      	bne.n	80094ae <_strtol_l.isra.0+0x22>
 80094bc:	2c2d      	cmp	r4, #45	@ 0x2d
 80094be:	d110      	bne.n	80094e2 <_strtol_l.isra.0+0x56>
 80094c0:	782c      	ldrb	r4, [r5, #0]
 80094c2:	2601      	movs	r6, #1
 80094c4:	1c95      	adds	r5, r2, #2
 80094c6:	f033 0210 	bics.w	r2, r3, #16
 80094ca:	d115      	bne.n	80094f8 <_strtol_l.isra.0+0x6c>
 80094cc:	2c30      	cmp	r4, #48	@ 0x30
 80094ce:	d10d      	bne.n	80094ec <_strtol_l.isra.0+0x60>
 80094d0:	782a      	ldrb	r2, [r5, #0]
 80094d2:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80094d6:	2a58      	cmp	r2, #88	@ 0x58
 80094d8:	d108      	bne.n	80094ec <_strtol_l.isra.0+0x60>
 80094da:	786c      	ldrb	r4, [r5, #1]
 80094dc:	3502      	adds	r5, #2
 80094de:	2310      	movs	r3, #16
 80094e0:	e00a      	b.n	80094f8 <_strtol_l.isra.0+0x6c>
 80094e2:	2c2b      	cmp	r4, #43	@ 0x2b
 80094e4:	bf04      	itt	eq
 80094e6:	782c      	ldrbeq	r4, [r5, #0]
 80094e8:	1c95      	addeq	r5, r2, #2
 80094ea:	e7ec      	b.n	80094c6 <_strtol_l.isra.0+0x3a>
 80094ec:	2b00      	cmp	r3, #0
 80094ee:	d1f6      	bne.n	80094de <_strtol_l.isra.0+0x52>
 80094f0:	2c30      	cmp	r4, #48	@ 0x30
 80094f2:	bf14      	ite	ne
 80094f4:	230a      	movne	r3, #10
 80094f6:	2308      	moveq	r3, #8
 80094f8:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 80094fc:	f10c 3cff 	add.w	ip, ip, #4294967295
 8009500:	2200      	movs	r2, #0
 8009502:	fbbc f9f3 	udiv	r9, ip, r3
 8009506:	4610      	mov	r0, r2
 8009508:	fb03 ca19 	mls	sl, r3, r9, ip
 800950c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8009510:	2f09      	cmp	r7, #9
 8009512:	d80f      	bhi.n	8009534 <_strtol_l.isra.0+0xa8>
 8009514:	463c      	mov	r4, r7
 8009516:	42a3      	cmp	r3, r4
 8009518:	dd1b      	ble.n	8009552 <_strtol_l.isra.0+0xc6>
 800951a:	1c57      	adds	r7, r2, #1
 800951c:	d007      	beq.n	800952e <_strtol_l.isra.0+0xa2>
 800951e:	4581      	cmp	r9, r0
 8009520:	d314      	bcc.n	800954c <_strtol_l.isra.0+0xc0>
 8009522:	d101      	bne.n	8009528 <_strtol_l.isra.0+0x9c>
 8009524:	45a2      	cmp	sl, r4
 8009526:	db11      	blt.n	800954c <_strtol_l.isra.0+0xc0>
 8009528:	fb00 4003 	mla	r0, r0, r3, r4
 800952c:	2201      	movs	r2, #1
 800952e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009532:	e7eb      	b.n	800950c <_strtol_l.isra.0+0x80>
 8009534:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8009538:	2f19      	cmp	r7, #25
 800953a:	d801      	bhi.n	8009540 <_strtol_l.isra.0+0xb4>
 800953c:	3c37      	subs	r4, #55	@ 0x37
 800953e:	e7ea      	b.n	8009516 <_strtol_l.isra.0+0x8a>
 8009540:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8009544:	2f19      	cmp	r7, #25
 8009546:	d804      	bhi.n	8009552 <_strtol_l.isra.0+0xc6>
 8009548:	3c57      	subs	r4, #87	@ 0x57
 800954a:	e7e4      	b.n	8009516 <_strtol_l.isra.0+0x8a>
 800954c:	f04f 32ff 	mov.w	r2, #4294967295
 8009550:	e7ed      	b.n	800952e <_strtol_l.isra.0+0xa2>
 8009552:	1c53      	adds	r3, r2, #1
 8009554:	d108      	bne.n	8009568 <_strtol_l.isra.0+0xdc>
 8009556:	2322      	movs	r3, #34	@ 0x22
 8009558:	f8ce 3000 	str.w	r3, [lr]
 800955c:	4660      	mov	r0, ip
 800955e:	f1b8 0f00 	cmp.w	r8, #0
 8009562:	d0a0      	beq.n	80094a6 <_strtol_l.isra.0+0x1a>
 8009564:	1e69      	subs	r1, r5, #1
 8009566:	e006      	b.n	8009576 <_strtol_l.isra.0+0xea>
 8009568:	b106      	cbz	r6, 800956c <_strtol_l.isra.0+0xe0>
 800956a:	4240      	negs	r0, r0
 800956c:	f1b8 0f00 	cmp.w	r8, #0
 8009570:	d099      	beq.n	80094a6 <_strtol_l.isra.0+0x1a>
 8009572:	2a00      	cmp	r2, #0
 8009574:	d1f6      	bne.n	8009564 <_strtol_l.isra.0+0xd8>
 8009576:	f8c8 1000 	str.w	r1, [r8]
 800957a:	e794      	b.n	80094a6 <_strtol_l.isra.0+0x1a>
 800957c:	0800bc21 	.word	0x0800bc21

08009580 <_strtol_r>:
 8009580:	f7ff bf84 	b.w	800948c <_strtol_l.isra.0>

08009584 <__ssputs_r>:
 8009584:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009588:	688e      	ldr	r6, [r1, #8]
 800958a:	461f      	mov	r7, r3
 800958c:	42be      	cmp	r6, r7
 800958e:	680b      	ldr	r3, [r1, #0]
 8009590:	4682      	mov	sl, r0
 8009592:	460c      	mov	r4, r1
 8009594:	4690      	mov	r8, r2
 8009596:	d82d      	bhi.n	80095f4 <__ssputs_r+0x70>
 8009598:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800959c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80095a0:	d026      	beq.n	80095f0 <__ssputs_r+0x6c>
 80095a2:	6965      	ldr	r5, [r4, #20]
 80095a4:	6909      	ldr	r1, [r1, #16]
 80095a6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80095aa:	eba3 0901 	sub.w	r9, r3, r1
 80095ae:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80095b2:	1c7b      	adds	r3, r7, #1
 80095b4:	444b      	add	r3, r9
 80095b6:	106d      	asrs	r5, r5, #1
 80095b8:	429d      	cmp	r5, r3
 80095ba:	bf38      	it	cc
 80095bc:	461d      	movcc	r5, r3
 80095be:	0553      	lsls	r3, r2, #21
 80095c0:	d527      	bpl.n	8009612 <__ssputs_r+0x8e>
 80095c2:	4629      	mov	r1, r5
 80095c4:	f7fe fc24 	bl	8007e10 <_malloc_r>
 80095c8:	4606      	mov	r6, r0
 80095ca:	b360      	cbz	r0, 8009626 <__ssputs_r+0xa2>
 80095cc:	6921      	ldr	r1, [r4, #16]
 80095ce:	464a      	mov	r2, r9
 80095d0:	f000 fbee 	bl	8009db0 <memcpy>
 80095d4:	89a3      	ldrh	r3, [r4, #12]
 80095d6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80095da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80095de:	81a3      	strh	r3, [r4, #12]
 80095e0:	6126      	str	r6, [r4, #16]
 80095e2:	6165      	str	r5, [r4, #20]
 80095e4:	444e      	add	r6, r9
 80095e6:	eba5 0509 	sub.w	r5, r5, r9
 80095ea:	6026      	str	r6, [r4, #0]
 80095ec:	60a5      	str	r5, [r4, #8]
 80095ee:	463e      	mov	r6, r7
 80095f0:	42be      	cmp	r6, r7
 80095f2:	d900      	bls.n	80095f6 <__ssputs_r+0x72>
 80095f4:	463e      	mov	r6, r7
 80095f6:	6820      	ldr	r0, [r4, #0]
 80095f8:	4632      	mov	r2, r6
 80095fa:	4641      	mov	r1, r8
 80095fc:	f000 fb9c 	bl	8009d38 <memmove>
 8009600:	68a3      	ldr	r3, [r4, #8]
 8009602:	1b9b      	subs	r3, r3, r6
 8009604:	60a3      	str	r3, [r4, #8]
 8009606:	6823      	ldr	r3, [r4, #0]
 8009608:	4433      	add	r3, r6
 800960a:	6023      	str	r3, [r4, #0]
 800960c:	2000      	movs	r0, #0
 800960e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009612:	462a      	mov	r2, r5
 8009614:	f000 ff61 	bl	800a4da <_realloc_r>
 8009618:	4606      	mov	r6, r0
 800961a:	2800      	cmp	r0, #0
 800961c:	d1e0      	bne.n	80095e0 <__ssputs_r+0x5c>
 800961e:	6921      	ldr	r1, [r4, #16]
 8009620:	4650      	mov	r0, sl
 8009622:	f7fe fb81 	bl	8007d28 <_free_r>
 8009626:	230c      	movs	r3, #12
 8009628:	f8ca 3000 	str.w	r3, [sl]
 800962c:	89a3      	ldrh	r3, [r4, #12]
 800962e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009632:	81a3      	strh	r3, [r4, #12]
 8009634:	f04f 30ff 	mov.w	r0, #4294967295
 8009638:	e7e9      	b.n	800960e <__ssputs_r+0x8a>
	...

0800963c <_svfiprintf_r>:
 800963c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009640:	4698      	mov	r8, r3
 8009642:	898b      	ldrh	r3, [r1, #12]
 8009644:	061b      	lsls	r3, r3, #24
 8009646:	b09d      	sub	sp, #116	@ 0x74
 8009648:	4607      	mov	r7, r0
 800964a:	460d      	mov	r5, r1
 800964c:	4614      	mov	r4, r2
 800964e:	d510      	bpl.n	8009672 <_svfiprintf_r+0x36>
 8009650:	690b      	ldr	r3, [r1, #16]
 8009652:	b973      	cbnz	r3, 8009672 <_svfiprintf_r+0x36>
 8009654:	2140      	movs	r1, #64	@ 0x40
 8009656:	f7fe fbdb 	bl	8007e10 <_malloc_r>
 800965a:	6028      	str	r0, [r5, #0]
 800965c:	6128      	str	r0, [r5, #16]
 800965e:	b930      	cbnz	r0, 800966e <_svfiprintf_r+0x32>
 8009660:	230c      	movs	r3, #12
 8009662:	603b      	str	r3, [r7, #0]
 8009664:	f04f 30ff 	mov.w	r0, #4294967295
 8009668:	b01d      	add	sp, #116	@ 0x74
 800966a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800966e:	2340      	movs	r3, #64	@ 0x40
 8009670:	616b      	str	r3, [r5, #20]
 8009672:	2300      	movs	r3, #0
 8009674:	9309      	str	r3, [sp, #36]	@ 0x24
 8009676:	2320      	movs	r3, #32
 8009678:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800967c:	f8cd 800c 	str.w	r8, [sp, #12]
 8009680:	2330      	movs	r3, #48	@ 0x30
 8009682:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8009820 <_svfiprintf_r+0x1e4>
 8009686:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800968a:	f04f 0901 	mov.w	r9, #1
 800968e:	4623      	mov	r3, r4
 8009690:	469a      	mov	sl, r3
 8009692:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009696:	b10a      	cbz	r2, 800969c <_svfiprintf_r+0x60>
 8009698:	2a25      	cmp	r2, #37	@ 0x25
 800969a:	d1f9      	bne.n	8009690 <_svfiprintf_r+0x54>
 800969c:	ebba 0b04 	subs.w	fp, sl, r4
 80096a0:	d00b      	beq.n	80096ba <_svfiprintf_r+0x7e>
 80096a2:	465b      	mov	r3, fp
 80096a4:	4622      	mov	r2, r4
 80096a6:	4629      	mov	r1, r5
 80096a8:	4638      	mov	r0, r7
 80096aa:	f7ff ff6b 	bl	8009584 <__ssputs_r>
 80096ae:	3001      	adds	r0, #1
 80096b0:	f000 80a7 	beq.w	8009802 <_svfiprintf_r+0x1c6>
 80096b4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80096b6:	445a      	add	r2, fp
 80096b8:	9209      	str	r2, [sp, #36]	@ 0x24
 80096ba:	f89a 3000 	ldrb.w	r3, [sl]
 80096be:	2b00      	cmp	r3, #0
 80096c0:	f000 809f 	beq.w	8009802 <_svfiprintf_r+0x1c6>
 80096c4:	2300      	movs	r3, #0
 80096c6:	f04f 32ff 	mov.w	r2, #4294967295
 80096ca:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80096ce:	f10a 0a01 	add.w	sl, sl, #1
 80096d2:	9304      	str	r3, [sp, #16]
 80096d4:	9307      	str	r3, [sp, #28]
 80096d6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80096da:	931a      	str	r3, [sp, #104]	@ 0x68
 80096dc:	4654      	mov	r4, sl
 80096de:	2205      	movs	r2, #5
 80096e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80096e4:	484e      	ldr	r0, [pc, #312]	@ (8009820 <_svfiprintf_r+0x1e4>)
 80096e6:	f7f6 fd7b 	bl	80001e0 <memchr>
 80096ea:	9a04      	ldr	r2, [sp, #16]
 80096ec:	b9d8      	cbnz	r0, 8009726 <_svfiprintf_r+0xea>
 80096ee:	06d0      	lsls	r0, r2, #27
 80096f0:	bf44      	itt	mi
 80096f2:	2320      	movmi	r3, #32
 80096f4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80096f8:	0711      	lsls	r1, r2, #28
 80096fa:	bf44      	itt	mi
 80096fc:	232b      	movmi	r3, #43	@ 0x2b
 80096fe:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009702:	f89a 3000 	ldrb.w	r3, [sl]
 8009706:	2b2a      	cmp	r3, #42	@ 0x2a
 8009708:	d015      	beq.n	8009736 <_svfiprintf_r+0xfa>
 800970a:	9a07      	ldr	r2, [sp, #28]
 800970c:	4654      	mov	r4, sl
 800970e:	2000      	movs	r0, #0
 8009710:	f04f 0c0a 	mov.w	ip, #10
 8009714:	4621      	mov	r1, r4
 8009716:	f811 3b01 	ldrb.w	r3, [r1], #1
 800971a:	3b30      	subs	r3, #48	@ 0x30
 800971c:	2b09      	cmp	r3, #9
 800971e:	d94b      	bls.n	80097b8 <_svfiprintf_r+0x17c>
 8009720:	b1b0      	cbz	r0, 8009750 <_svfiprintf_r+0x114>
 8009722:	9207      	str	r2, [sp, #28]
 8009724:	e014      	b.n	8009750 <_svfiprintf_r+0x114>
 8009726:	eba0 0308 	sub.w	r3, r0, r8
 800972a:	fa09 f303 	lsl.w	r3, r9, r3
 800972e:	4313      	orrs	r3, r2
 8009730:	9304      	str	r3, [sp, #16]
 8009732:	46a2      	mov	sl, r4
 8009734:	e7d2      	b.n	80096dc <_svfiprintf_r+0xa0>
 8009736:	9b03      	ldr	r3, [sp, #12]
 8009738:	1d19      	adds	r1, r3, #4
 800973a:	681b      	ldr	r3, [r3, #0]
 800973c:	9103      	str	r1, [sp, #12]
 800973e:	2b00      	cmp	r3, #0
 8009740:	bfbb      	ittet	lt
 8009742:	425b      	neglt	r3, r3
 8009744:	f042 0202 	orrlt.w	r2, r2, #2
 8009748:	9307      	strge	r3, [sp, #28]
 800974a:	9307      	strlt	r3, [sp, #28]
 800974c:	bfb8      	it	lt
 800974e:	9204      	strlt	r2, [sp, #16]
 8009750:	7823      	ldrb	r3, [r4, #0]
 8009752:	2b2e      	cmp	r3, #46	@ 0x2e
 8009754:	d10a      	bne.n	800976c <_svfiprintf_r+0x130>
 8009756:	7863      	ldrb	r3, [r4, #1]
 8009758:	2b2a      	cmp	r3, #42	@ 0x2a
 800975a:	d132      	bne.n	80097c2 <_svfiprintf_r+0x186>
 800975c:	9b03      	ldr	r3, [sp, #12]
 800975e:	1d1a      	adds	r2, r3, #4
 8009760:	681b      	ldr	r3, [r3, #0]
 8009762:	9203      	str	r2, [sp, #12]
 8009764:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009768:	3402      	adds	r4, #2
 800976a:	9305      	str	r3, [sp, #20]
 800976c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8009830 <_svfiprintf_r+0x1f4>
 8009770:	7821      	ldrb	r1, [r4, #0]
 8009772:	2203      	movs	r2, #3
 8009774:	4650      	mov	r0, sl
 8009776:	f7f6 fd33 	bl	80001e0 <memchr>
 800977a:	b138      	cbz	r0, 800978c <_svfiprintf_r+0x150>
 800977c:	9b04      	ldr	r3, [sp, #16]
 800977e:	eba0 000a 	sub.w	r0, r0, sl
 8009782:	2240      	movs	r2, #64	@ 0x40
 8009784:	4082      	lsls	r2, r0
 8009786:	4313      	orrs	r3, r2
 8009788:	3401      	adds	r4, #1
 800978a:	9304      	str	r3, [sp, #16]
 800978c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009790:	4824      	ldr	r0, [pc, #144]	@ (8009824 <_svfiprintf_r+0x1e8>)
 8009792:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009796:	2206      	movs	r2, #6
 8009798:	f7f6 fd22 	bl	80001e0 <memchr>
 800979c:	2800      	cmp	r0, #0
 800979e:	d036      	beq.n	800980e <_svfiprintf_r+0x1d2>
 80097a0:	4b21      	ldr	r3, [pc, #132]	@ (8009828 <_svfiprintf_r+0x1ec>)
 80097a2:	bb1b      	cbnz	r3, 80097ec <_svfiprintf_r+0x1b0>
 80097a4:	9b03      	ldr	r3, [sp, #12]
 80097a6:	3307      	adds	r3, #7
 80097a8:	f023 0307 	bic.w	r3, r3, #7
 80097ac:	3308      	adds	r3, #8
 80097ae:	9303      	str	r3, [sp, #12]
 80097b0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80097b2:	4433      	add	r3, r6
 80097b4:	9309      	str	r3, [sp, #36]	@ 0x24
 80097b6:	e76a      	b.n	800968e <_svfiprintf_r+0x52>
 80097b8:	fb0c 3202 	mla	r2, ip, r2, r3
 80097bc:	460c      	mov	r4, r1
 80097be:	2001      	movs	r0, #1
 80097c0:	e7a8      	b.n	8009714 <_svfiprintf_r+0xd8>
 80097c2:	2300      	movs	r3, #0
 80097c4:	3401      	adds	r4, #1
 80097c6:	9305      	str	r3, [sp, #20]
 80097c8:	4619      	mov	r1, r3
 80097ca:	f04f 0c0a 	mov.w	ip, #10
 80097ce:	4620      	mov	r0, r4
 80097d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80097d4:	3a30      	subs	r2, #48	@ 0x30
 80097d6:	2a09      	cmp	r2, #9
 80097d8:	d903      	bls.n	80097e2 <_svfiprintf_r+0x1a6>
 80097da:	2b00      	cmp	r3, #0
 80097dc:	d0c6      	beq.n	800976c <_svfiprintf_r+0x130>
 80097de:	9105      	str	r1, [sp, #20]
 80097e0:	e7c4      	b.n	800976c <_svfiprintf_r+0x130>
 80097e2:	fb0c 2101 	mla	r1, ip, r1, r2
 80097e6:	4604      	mov	r4, r0
 80097e8:	2301      	movs	r3, #1
 80097ea:	e7f0      	b.n	80097ce <_svfiprintf_r+0x192>
 80097ec:	ab03      	add	r3, sp, #12
 80097ee:	9300      	str	r3, [sp, #0]
 80097f0:	462a      	mov	r2, r5
 80097f2:	4b0e      	ldr	r3, [pc, #56]	@ (800982c <_svfiprintf_r+0x1f0>)
 80097f4:	a904      	add	r1, sp, #16
 80097f6:	4638      	mov	r0, r7
 80097f8:	f7fc fc82 	bl	8006100 <_printf_float>
 80097fc:	1c42      	adds	r2, r0, #1
 80097fe:	4606      	mov	r6, r0
 8009800:	d1d6      	bne.n	80097b0 <_svfiprintf_r+0x174>
 8009802:	89ab      	ldrh	r3, [r5, #12]
 8009804:	065b      	lsls	r3, r3, #25
 8009806:	f53f af2d 	bmi.w	8009664 <_svfiprintf_r+0x28>
 800980a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800980c:	e72c      	b.n	8009668 <_svfiprintf_r+0x2c>
 800980e:	ab03      	add	r3, sp, #12
 8009810:	9300      	str	r3, [sp, #0]
 8009812:	462a      	mov	r2, r5
 8009814:	4b05      	ldr	r3, [pc, #20]	@ (800982c <_svfiprintf_r+0x1f0>)
 8009816:	a904      	add	r1, sp, #16
 8009818:	4638      	mov	r0, r7
 800981a:	f7fc ff09 	bl	8006630 <_printf_i>
 800981e:	e7ed      	b.n	80097fc <_svfiprintf_r+0x1c0>
 8009820:	0800ba1d 	.word	0x0800ba1d
 8009824:	0800ba27 	.word	0x0800ba27
 8009828:	08006101 	.word	0x08006101
 800982c:	08009585 	.word	0x08009585
 8009830:	0800ba23 	.word	0x0800ba23

08009834 <__sfputc_r>:
 8009834:	6893      	ldr	r3, [r2, #8]
 8009836:	3b01      	subs	r3, #1
 8009838:	2b00      	cmp	r3, #0
 800983a:	b410      	push	{r4}
 800983c:	6093      	str	r3, [r2, #8]
 800983e:	da08      	bge.n	8009852 <__sfputc_r+0x1e>
 8009840:	6994      	ldr	r4, [r2, #24]
 8009842:	42a3      	cmp	r3, r4
 8009844:	db01      	blt.n	800984a <__sfputc_r+0x16>
 8009846:	290a      	cmp	r1, #10
 8009848:	d103      	bne.n	8009852 <__sfputc_r+0x1e>
 800984a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800984e:	f000 b9df 	b.w	8009c10 <__swbuf_r>
 8009852:	6813      	ldr	r3, [r2, #0]
 8009854:	1c58      	adds	r0, r3, #1
 8009856:	6010      	str	r0, [r2, #0]
 8009858:	7019      	strb	r1, [r3, #0]
 800985a:	4608      	mov	r0, r1
 800985c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009860:	4770      	bx	lr

08009862 <__sfputs_r>:
 8009862:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009864:	4606      	mov	r6, r0
 8009866:	460f      	mov	r7, r1
 8009868:	4614      	mov	r4, r2
 800986a:	18d5      	adds	r5, r2, r3
 800986c:	42ac      	cmp	r4, r5
 800986e:	d101      	bne.n	8009874 <__sfputs_r+0x12>
 8009870:	2000      	movs	r0, #0
 8009872:	e007      	b.n	8009884 <__sfputs_r+0x22>
 8009874:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009878:	463a      	mov	r2, r7
 800987a:	4630      	mov	r0, r6
 800987c:	f7ff ffda 	bl	8009834 <__sfputc_r>
 8009880:	1c43      	adds	r3, r0, #1
 8009882:	d1f3      	bne.n	800986c <__sfputs_r+0xa>
 8009884:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009888 <_vfiprintf_r>:
 8009888:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800988c:	460d      	mov	r5, r1
 800988e:	b09d      	sub	sp, #116	@ 0x74
 8009890:	4614      	mov	r4, r2
 8009892:	4698      	mov	r8, r3
 8009894:	4606      	mov	r6, r0
 8009896:	b118      	cbz	r0, 80098a0 <_vfiprintf_r+0x18>
 8009898:	6a03      	ldr	r3, [r0, #32]
 800989a:	b90b      	cbnz	r3, 80098a0 <_vfiprintf_r+0x18>
 800989c:	f7fd fa80 	bl	8006da0 <__sinit>
 80098a0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80098a2:	07d9      	lsls	r1, r3, #31
 80098a4:	d405      	bmi.n	80098b2 <_vfiprintf_r+0x2a>
 80098a6:	89ab      	ldrh	r3, [r5, #12]
 80098a8:	059a      	lsls	r2, r3, #22
 80098aa:	d402      	bmi.n	80098b2 <_vfiprintf_r+0x2a>
 80098ac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80098ae:	f7fd fbd8 	bl	8007062 <__retarget_lock_acquire_recursive>
 80098b2:	89ab      	ldrh	r3, [r5, #12]
 80098b4:	071b      	lsls	r3, r3, #28
 80098b6:	d501      	bpl.n	80098bc <_vfiprintf_r+0x34>
 80098b8:	692b      	ldr	r3, [r5, #16]
 80098ba:	b99b      	cbnz	r3, 80098e4 <_vfiprintf_r+0x5c>
 80098bc:	4629      	mov	r1, r5
 80098be:	4630      	mov	r0, r6
 80098c0:	f000 f9e4 	bl	8009c8c <__swsetup_r>
 80098c4:	b170      	cbz	r0, 80098e4 <_vfiprintf_r+0x5c>
 80098c6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80098c8:	07dc      	lsls	r4, r3, #31
 80098ca:	d504      	bpl.n	80098d6 <_vfiprintf_r+0x4e>
 80098cc:	f04f 30ff 	mov.w	r0, #4294967295
 80098d0:	b01d      	add	sp, #116	@ 0x74
 80098d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80098d6:	89ab      	ldrh	r3, [r5, #12]
 80098d8:	0598      	lsls	r0, r3, #22
 80098da:	d4f7      	bmi.n	80098cc <_vfiprintf_r+0x44>
 80098dc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80098de:	f7fd fbc1 	bl	8007064 <__retarget_lock_release_recursive>
 80098e2:	e7f3      	b.n	80098cc <_vfiprintf_r+0x44>
 80098e4:	2300      	movs	r3, #0
 80098e6:	9309      	str	r3, [sp, #36]	@ 0x24
 80098e8:	2320      	movs	r3, #32
 80098ea:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80098ee:	f8cd 800c 	str.w	r8, [sp, #12]
 80098f2:	2330      	movs	r3, #48	@ 0x30
 80098f4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8009aa4 <_vfiprintf_r+0x21c>
 80098f8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80098fc:	f04f 0901 	mov.w	r9, #1
 8009900:	4623      	mov	r3, r4
 8009902:	469a      	mov	sl, r3
 8009904:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009908:	b10a      	cbz	r2, 800990e <_vfiprintf_r+0x86>
 800990a:	2a25      	cmp	r2, #37	@ 0x25
 800990c:	d1f9      	bne.n	8009902 <_vfiprintf_r+0x7a>
 800990e:	ebba 0b04 	subs.w	fp, sl, r4
 8009912:	d00b      	beq.n	800992c <_vfiprintf_r+0xa4>
 8009914:	465b      	mov	r3, fp
 8009916:	4622      	mov	r2, r4
 8009918:	4629      	mov	r1, r5
 800991a:	4630      	mov	r0, r6
 800991c:	f7ff ffa1 	bl	8009862 <__sfputs_r>
 8009920:	3001      	adds	r0, #1
 8009922:	f000 80a7 	beq.w	8009a74 <_vfiprintf_r+0x1ec>
 8009926:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009928:	445a      	add	r2, fp
 800992a:	9209      	str	r2, [sp, #36]	@ 0x24
 800992c:	f89a 3000 	ldrb.w	r3, [sl]
 8009930:	2b00      	cmp	r3, #0
 8009932:	f000 809f 	beq.w	8009a74 <_vfiprintf_r+0x1ec>
 8009936:	2300      	movs	r3, #0
 8009938:	f04f 32ff 	mov.w	r2, #4294967295
 800993c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009940:	f10a 0a01 	add.w	sl, sl, #1
 8009944:	9304      	str	r3, [sp, #16]
 8009946:	9307      	str	r3, [sp, #28]
 8009948:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800994c:	931a      	str	r3, [sp, #104]	@ 0x68
 800994e:	4654      	mov	r4, sl
 8009950:	2205      	movs	r2, #5
 8009952:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009956:	4853      	ldr	r0, [pc, #332]	@ (8009aa4 <_vfiprintf_r+0x21c>)
 8009958:	f7f6 fc42 	bl	80001e0 <memchr>
 800995c:	9a04      	ldr	r2, [sp, #16]
 800995e:	b9d8      	cbnz	r0, 8009998 <_vfiprintf_r+0x110>
 8009960:	06d1      	lsls	r1, r2, #27
 8009962:	bf44      	itt	mi
 8009964:	2320      	movmi	r3, #32
 8009966:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800996a:	0713      	lsls	r3, r2, #28
 800996c:	bf44      	itt	mi
 800996e:	232b      	movmi	r3, #43	@ 0x2b
 8009970:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009974:	f89a 3000 	ldrb.w	r3, [sl]
 8009978:	2b2a      	cmp	r3, #42	@ 0x2a
 800997a:	d015      	beq.n	80099a8 <_vfiprintf_r+0x120>
 800997c:	9a07      	ldr	r2, [sp, #28]
 800997e:	4654      	mov	r4, sl
 8009980:	2000      	movs	r0, #0
 8009982:	f04f 0c0a 	mov.w	ip, #10
 8009986:	4621      	mov	r1, r4
 8009988:	f811 3b01 	ldrb.w	r3, [r1], #1
 800998c:	3b30      	subs	r3, #48	@ 0x30
 800998e:	2b09      	cmp	r3, #9
 8009990:	d94b      	bls.n	8009a2a <_vfiprintf_r+0x1a2>
 8009992:	b1b0      	cbz	r0, 80099c2 <_vfiprintf_r+0x13a>
 8009994:	9207      	str	r2, [sp, #28]
 8009996:	e014      	b.n	80099c2 <_vfiprintf_r+0x13a>
 8009998:	eba0 0308 	sub.w	r3, r0, r8
 800999c:	fa09 f303 	lsl.w	r3, r9, r3
 80099a0:	4313      	orrs	r3, r2
 80099a2:	9304      	str	r3, [sp, #16]
 80099a4:	46a2      	mov	sl, r4
 80099a6:	e7d2      	b.n	800994e <_vfiprintf_r+0xc6>
 80099a8:	9b03      	ldr	r3, [sp, #12]
 80099aa:	1d19      	adds	r1, r3, #4
 80099ac:	681b      	ldr	r3, [r3, #0]
 80099ae:	9103      	str	r1, [sp, #12]
 80099b0:	2b00      	cmp	r3, #0
 80099b2:	bfbb      	ittet	lt
 80099b4:	425b      	neglt	r3, r3
 80099b6:	f042 0202 	orrlt.w	r2, r2, #2
 80099ba:	9307      	strge	r3, [sp, #28]
 80099bc:	9307      	strlt	r3, [sp, #28]
 80099be:	bfb8      	it	lt
 80099c0:	9204      	strlt	r2, [sp, #16]
 80099c2:	7823      	ldrb	r3, [r4, #0]
 80099c4:	2b2e      	cmp	r3, #46	@ 0x2e
 80099c6:	d10a      	bne.n	80099de <_vfiprintf_r+0x156>
 80099c8:	7863      	ldrb	r3, [r4, #1]
 80099ca:	2b2a      	cmp	r3, #42	@ 0x2a
 80099cc:	d132      	bne.n	8009a34 <_vfiprintf_r+0x1ac>
 80099ce:	9b03      	ldr	r3, [sp, #12]
 80099d0:	1d1a      	adds	r2, r3, #4
 80099d2:	681b      	ldr	r3, [r3, #0]
 80099d4:	9203      	str	r2, [sp, #12]
 80099d6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80099da:	3402      	adds	r4, #2
 80099dc:	9305      	str	r3, [sp, #20]
 80099de:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8009ab4 <_vfiprintf_r+0x22c>
 80099e2:	7821      	ldrb	r1, [r4, #0]
 80099e4:	2203      	movs	r2, #3
 80099e6:	4650      	mov	r0, sl
 80099e8:	f7f6 fbfa 	bl	80001e0 <memchr>
 80099ec:	b138      	cbz	r0, 80099fe <_vfiprintf_r+0x176>
 80099ee:	9b04      	ldr	r3, [sp, #16]
 80099f0:	eba0 000a 	sub.w	r0, r0, sl
 80099f4:	2240      	movs	r2, #64	@ 0x40
 80099f6:	4082      	lsls	r2, r0
 80099f8:	4313      	orrs	r3, r2
 80099fa:	3401      	adds	r4, #1
 80099fc:	9304      	str	r3, [sp, #16]
 80099fe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009a02:	4829      	ldr	r0, [pc, #164]	@ (8009aa8 <_vfiprintf_r+0x220>)
 8009a04:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009a08:	2206      	movs	r2, #6
 8009a0a:	f7f6 fbe9 	bl	80001e0 <memchr>
 8009a0e:	2800      	cmp	r0, #0
 8009a10:	d03f      	beq.n	8009a92 <_vfiprintf_r+0x20a>
 8009a12:	4b26      	ldr	r3, [pc, #152]	@ (8009aac <_vfiprintf_r+0x224>)
 8009a14:	bb1b      	cbnz	r3, 8009a5e <_vfiprintf_r+0x1d6>
 8009a16:	9b03      	ldr	r3, [sp, #12]
 8009a18:	3307      	adds	r3, #7
 8009a1a:	f023 0307 	bic.w	r3, r3, #7
 8009a1e:	3308      	adds	r3, #8
 8009a20:	9303      	str	r3, [sp, #12]
 8009a22:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009a24:	443b      	add	r3, r7
 8009a26:	9309      	str	r3, [sp, #36]	@ 0x24
 8009a28:	e76a      	b.n	8009900 <_vfiprintf_r+0x78>
 8009a2a:	fb0c 3202 	mla	r2, ip, r2, r3
 8009a2e:	460c      	mov	r4, r1
 8009a30:	2001      	movs	r0, #1
 8009a32:	e7a8      	b.n	8009986 <_vfiprintf_r+0xfe>
 8009a34:	2300      	movs	r3, #0
 8009a36:	3401      	adds	r4, #1
 8009a38:	9305      	str	r3, [sp, #20]
 8009a3a:	4619      	mov	r1, r3
 8009a3c:	f04f 0c0a 	mov.w	ip, #10
 8009a40:	4620      	mov	r0, r4
 8009a42:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009a46:	3a30      	subs	r2, #48	@ 0x30
 8009a48:	2a09      	cmp	r2, #9
 8009a4a:	d903      	bls.n	8009a54 <_vfiprintf_r+0x1cc>
 8009a4c:	2b00      	cmp	r3, #0
 8009a4e:	d0c6      	beq.n	80099de <_vfiprintf_r+0x156>
 8009a50:	9105      	str	r1, [sp, #20]
 8009a52:	e7c4      	b.n	80099de <_vfiprintf_r+0x156>
 8009a54:	fb0c 2101 	mla	r1, ip, r1, r2
 8009a58:	4604      	mov	r4, r0
 8009a5a:	2301      	movs	r3, #1
 8009a5c:	e7f0      	b.n	8009a40 <_vfiprintf_r+0x1b8>
 8009a5e:	ab03      	add	r3, sp, #12
 8009a60:	9300      	str	r3, [sp, #0]
 8009a62:	462a      	mov	r2, r5
 8009a64:	4b12      	ldr	r3, [pc, #72]	@ (8009ab0 <_vfiprintf_r+0x228>)
 8009a66:	a904      	add	r1, sp, #16
 8009a68:	4630      	mov	r0, r6
 8009a6a:	f7fc fb49 	bl	8006100 <_printf_float>
 8009a6e:	4607      	mov	r7, r0
 8009a70:	1c78      	adds	r0, r7, #1
 8009a72:	d1d6      	bne.n	8009a22 <_vfiprintf_r+0x19a>
 8009a74:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009a76:	07d9      	lsls	r1, r3, #31
 8009a78:	d405      	bmi.n	8009a86 <_vfiprintf_r+0x1fe>
 8009a7a:	89ab      	ldrh	r3, [r5, #12]
 8009a7c:	059a      	lsls	r2, r3, #22
 8009a7e:	d402      	bmi.n	8009a86 <_vfiprintf_r+0x1fe>
 8009a80:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009a82:	f7fd faef 	bl	8007064 <__retarget_lock_release_recursive>
 8009a86:	89ab      	ldrh	r3, [r5, #12]
 8009a88:	065b      	lsls	r3, r3, #25
 8009a8a:	f53f af1f 	bmi.w	80098cc <_vfiprintf_r+0x44>
 8009a8e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009a90:	e71e      	b.n	80098d0 <_vfiprintf_r+0x48>
 8009a92:	ab03      	add	r3, sp, #12
 8009a94:	9300      	str	r3, [sp, #0]
 8009a96:	462a      	mov	r2, r5
 8009a98:	4b05      	ldr	r3, [pc, #20]	@ (8009ab0 <_vfiprintf_r+0x228>)
 8009a9a:	a904      	add	r1, sp, #16
 8009a9c:	4630      	mov	r0, r6
 8009a9e:	f7fc fdc7 	bl	8006630 <_printf_i>
 8009aa2:	e7e4      	b.n	8009a6e <_vfiprintf_r+0x1e6>
 8009aa4:	0800ba1d 	.word	0x0800ba1d
 8009aa8:	0800ba27 	.word	0x0800ba27
 8009aac:	08006101 	.word	0x08006101
 8009ab0:	08009863 	.word	0x08009863
 8009ab4:	0800ba23 	.word	0x0800ba23

08009ab8 <__sflush_r>:
 8009ab8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009abc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009ac0:	0716      	lsls	r6, r2, #28
 8009ac2:	4605      	mov	r5, r0
 8009ac4:	460c      	mov	r4, r1
 8009ac6:	d454      	bmi.n	8009b72 <__sflush_r+0xba>
 8009ac8:	684b      	ldr	r3, [r1, #4]
 8009aca:	2b00      	cmp	r3, #0
 8009acc:	dc02      	bgt.n	8009ad4 <__sflush_r+0x1c>
 8009ace:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009ad0:	2b00      	cmp	r3, #0
 8009ad2:	dd48      	ble.n	8009b66 <__sflush_r+0xae>
 8009ad4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009ad6:	2e00      	cmp	r6, #0
 8009ad8:	d045      	beq.n	8009b66 <__sflush_r+0xae>
 8009ada:	2300      	movs	r3, #0
 8009adc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009ae0:	682f      	ldr	r7, [r5, #0]
 8009ae2:	6a21      	ldr	r1, [r4, #32]
 8009ae4:	602b      	str	r3, [r5, #0]
 8009ae6:	d030      	beq.n	8009b4a <__sflush_r+0x92>
 8009ae8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009aea:	89a3      	ldrh	r3, [r4, #12]
 8009aec:	0759      	lsls	r1, r3, #29
 8009aee:	d505      	bpl.n	8009afc <__sflush_r+0x44>
 8009af0:	6863      	ldr	r3, [r4, #4]
 8009af2:	1ad2      	subs	r2, r2, r3
 8009af4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009af6:	b10b      	cbz	r3, 8009afc <__sflush_r+0x44>
 8009af8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009afa:	1ad2      	subs	r2, r2, r3
 8009afc:	2300      	movs	r3, #0
 8009afe:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009b00:	6a21      	ldr	r1, [r4, #32]
 8009b02:	4628      	mov	r0, r5
 8009b04:	47b0      	blx	r6
 8009b06:	1c43      	adds	r3, r0, #1
 8009b08:	89a3      	ldrh	r3, [r4, #12]
 8009b0a:	d106      	bne.n	8009b1a <__sflush_r+0x62>
 8009b0c:	6829      	ldr	r1, [r5, #0]
 8009b0e:	291d      	cmp	r1, #29
 8009b10:	d82b      	bhi.n	8009b6a <__sflush_r+0xb2>
 8009b12:	4a2a      	ldr	r2, [pc, #168]	@ (8009bbc <__sflush_r+0x104>)
 8009b14:	40ca      	lsrs	r2, r1
 8009b16:	07d6      	lsls	r6, r2, #31
 8009b18:	d527      	bpl.n	8009b6a <__sflush_r+0xb2>
 8009b1a:	2200      	movs	r2, #0
 8009b1c:	6062      	str	r2, [r4, #4]
 8009b1e:	04d9      	lsls	r1, r3, #19
 8009b20:	6922      	ldr	r2, [r4, #16]
 8009b22:	6022      	str	r2, [r4, #0]
 8009b24:	d504      	bpl.n	8009b30 <__sflush_r+0x78>
 8009b26:	1c42      	adds	r2, r0, #1
 8009b28:	d101      	bne.n	8009b2e <__sflush_r+0x76>
 8009b2a:	682b      	ldr	r3, [r5, #0]
 8009b2c:	b903      	cbnz	r3, 8009b30 <__sflush_r+0x78>
 8009b2e:	6560      	str	r0, [r4, #84]	@ 0x54
 8009b30:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009b32:	602f      	str	r7, [r5, #0]
 8009b34:	b1b9      	cbz	r1, 8009b66 <__sflush_r+0xae>
 8009b36:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009b3a:	4299      	cmp	r1, r3
 8009b3c:	d002      	beq.n	8009b44 <__sflush_r+0x8c>
 8009b3e:	4628      	mov	r0, r5
 8009b40:	f7fe f8f2 	bl	8007d28 <_free_r>
 8009b44:	2300      	movs	r3, #0
 8009b46:	6363      	str	r3, [r4, #52]	@ 0x34
 8009b48:	e00d      	b.n	8009b66 <__sflush_r+0xae>
 8009b4a:	2301      	movs	r3, #1
 8009b4c:	4628      	mov	r0, r5
 8009b4e:	47b0      	blx	r6
 8009b50:	4602      	mov	r2, r0
 8009b52:	1c50      	adds	r0, r2, #1
 8009b54:	d1c9      	bne.n	8009aea <__sflush_r+0x32>
 8009b56:	682b      	ldr	r3, [r5, #0]
 8009b58:	2b00      	cmp	r3, #0
 8009b5a:	d0c6      	beq.n	8009aea <__sflush_r+0x32>
 8009b5c:	2b1d      	cmp	r3, #29
 8009b5e:	d001      	beq.n	8009b64 <__sflush_r+0xac>
 8009b60:	2b16      	cmp	r3, #22
 8009b62:	d11e      	bne.n	8009ba2 <__sflush_r+0xea>
 8009b64:	602f      	str	r7, [r5, #0]
 8009b66:	2000      	movs	r0, #0
 8009b68:	e022      	b.n	8009bb0 <__sflush_r+0xf8>
 8009b6a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009b6e:	b21b      	sxth	r3, r3
 8009b70:	e01b      	b.n	8009baa <__sflush_r+0xf2>
 8009b72:	690f      	ldr	r7, [r1, #16]
 8009b74:	2f00      	cmp	r7, #0
 8009b76:	d0f6      	beq.n	8009b66 <__sflush_r+0xae>
 8009b78:	0793      	lsls	r3, r2, #30
 8009b7a:	680e      	ldr	r6, [r1, #0]
 8009b7c:	bf08      	it	eq
 8009b7e:	694b      	ldreq	r3, [r1, #20]
 8009b80:	600f      	str	r7, [r1, #0]
 8009b82:	bf18      	it	ne
 8009b84:	2300      	movne	r3, #0
 8009b86:	eba6 0807 	sub.w	r8, r6, r7
 8009b8a:	608b      	str	r3, [r1, #8]
 8009b8c:	f1b8 0f00 	cmp.w	r8, #0
 8009b90:	dde9      	ble.n	8009b66 <__sflush_r+0xae>
 8009b92:	6a21      	ldr	r1, [r4, #32]
 8009b94:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8009b96:	4643      	mov	r3, r8
 8009b98:	463a      	mov	r2, r7
 8009b9a:	4628      	mov	r0, r5
 8009b9c:	47b0      	blx	r6
 8009b9e:	2800      	cmp	r0, #0
 8009ba0:	dc08      	bgt.n	8009bb4 <__sflush_r+0xfc>
 8009ba2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009ba6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009baa:	81a3      	strh	r3, [r4, #12]
 8009bac:	f04f 30ff 	mov.w	r0, #4294967295
 8009bb0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009bb4:	4407      	add	r7, r0
 8009bb6:	eba8 0800 	sub.w	r8, r8, r0
 8009bba:	e7e7      	b.n	8009b8c <__sflush_r+0xd4>
 8009bbc:	20400001 	.word	0x20400001

08009bc0 <_fflush_r>:
 8009bc0:	b538      	push	{r3, r4, r5, lr}
 8009bc2:	690b      	ldr	r3, [r1, #16]
 8009bc4:	4605      	mov	r5, r0
 8009bc6:	460c      	mov	r4, r1
 8009bc8:	b913      	cbnz	r3, 8009bd0 <_fflush_r+0x10>
 8009bca:	2500      	movs	r5, #0
 8009bcc:	4628      	mov	r0, r5
 8009bce:	bd38      	pop	{r3, r4, r5, pc}
 8009bd0:	b118      	cbz	r0, 8009bda <_fflush_r+0x1a>
 8009bd2:	6a03      	ldr	r3, [r0, #32]
 8009bd4:	b90b      	cbnz	r3, 8009bda <_fflush_r+0x1a>
 8009bd6:	f7fd f8e3 	bl	8006da0 <__sinit>
 8009bda:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009bde:	2b00      	cmp	r3, #0
 8009be0:	d0f3      	beq.n	8009bca <_fflush_r+0xa>
 8009be2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009be4:	07d0      	lsls	r0, r2, #31
 8009be6:	d404      	bmi.n	8009bf2 <_fflush_r+0x32>
 8009be8:	0599      	lsls	r1, r3, #22
 8009bea:	d402      	bmi.n	8009bf2 <_fflush_r+0x32>
 8009bec:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009bee:	f7fd fa38 	bl	8007062 <__retarget_lock_acquire_recursive>
 8009bf2:	4628      	mov	r0, r5
 8009bf4:	4621      	mov	r1, r4
 8009bf6:	f7ff ff5f 	bl	8009ab8 <__sflush_r>
 8009bfa:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009bfc:	07da      	lsls	r2, r3, #31
 8009bfe:	4605      	mov	r5, r0
 8009c00:	d4e4      	bmi.n	8009bcc <_fflush_r+0xc>
 8009c02:	89a3      	ldrh	r3, [r4, #12]
 8009c04:	059b      	lsls	r3, r3, #22
 8009c06:	d4e1      	bmi.n	8009bcc <_fflush_r+0xc>
 8009c08:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009c0a:	f7fd fa2b 	bl	8007064 <__retarget_lock_release_recursive>
 8009c0e:	e7dd      	b.n	8009bcc <_fflush_r+0xc>

08009c10 <__swbuf_r>:
 8009c10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c12:	460e      	mov	r6, r1
 8009c14:	4614      	mov	r4, r2
 8009c16:	4605      	mov	r5, r0
 8009c18:	b118      	cbz	r0, 8009c22 <__swbuf_r+0x12>
 8009c1a:	6a03      	ldr	r3, [r0, #32]
 8009c1c:	b90b      	cbnz	r3, 8009c22 <__swbuf_r+0x12>
 8009c1e:	f7fd f8bf 	bl	8006da0 <__sinit>
 8009c22:	69a3      	ldr	r3, [r4, #24]
 8009c24:	60a3      	str	r3, [r4, #8]
 8009c26:	89a3      	ldrh	r3, [r4, #12]
 8009c28:	071a      	lsls	r2, r3, #28
 8009c2a:	d501      	bpl.n	8009c30 <__swbuf_r+0x20>
 8009c2c:	6923      	ldr	r3, [r4, #16]
 8009c2e:	b943      	cbnz	r3, 8009c42 <__swbuf_r+0x32>
 8009c30:	4621      	mov	r1, r4
 8009c32:	4628      	mov	r0, r5
 8009c34:	f000 f82a 	bl	8009c8c <__swsetup_r>
 8009c38:	b118      	cbz	r0, 8009c42 <__swbuf_r+0x32>
 8009c3a:	f04f 37ff 	mov.w	r7, #4294967295
 8009c3e:	4638      	mov	r0, r7
 8009c40:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009c42:	6823      	ldr	r3, [r4, #0]
 8009c44:	6922      	ldr	r2, [r4, #16]
 8009c46:	1a98      	subs	r0, r3, r2
 8009c48:	6963      	ldr	r3, [r4, #20]
 8009c4a:	b2f6      	uxtb	r6, r6
 8009c4c:	4283      	cmp	r3, r0
 8009c4e:	4637      	mov	r7, r6
 8009c50:	dc05      	bgt.n	8009c5e <__swbuf_r+0x4e>
 8009c52:	4621      	mov	r1, r4
 8009c54:	4628      	mov	r0, r5
 8009c56:	f7ff ffb3 	bl	8009bc0 <_fflush_r>
 8009c5a:	2800      	cmp	r0, #0
 8009c5c:	d1ed      	bne.n	8009c3a <__swbuf_r+0x2a>
 8009c5e:	68a3      	ldr	r3, [r4, #8]
 8009c60:	3b01      	subs	r3, #1
 8009c62:	60a3      	str	r3, [r4, #8]
 8009c64:	6823      	ldr	r3, [r4, #0]
 8009c66:	1c5a      	adds	r2, r3, #1
 8009c68:	6022      	str	r2, [r4, #0]
 8009c6a:	701e      	strb	r6, [r3, #0]
 8009c6c:	6962      	ldr	r2, [r4, #20]
 8009c6e:	1c43      	adds	r3, r0, #1
 8009c70:	429a      	cmp	r2, r3
 8009c72:	d004      	beq.n	8009c7e <__swbuf_r+0x6e>
 8009c74:	89a3      	ldrh	r3, [r4, #12]
 8009c76:	07db      	lsls	r3, r3, #31
 8009c78:	d5e1      	bpl.n	8009c3e <__swbuf_r+0x2e>
 8009c7a:	2e0a      	cmp	r6, #10
 8009c7c:	d1df      	bne.n	8009c3e <__swbuf_r+0x2e>
 8009c7e:	4621      	mov	r1, r4
 8009c80:	4628      	mov	r0, r5
 8009c82:	f7ff ff9d 	bl	8009bc0 <_fflush_r>
 8009c86:	2800      	cmp	r0, #0
 8009c88:	d0d9      	beq.n	8009c3e <__swbuf_r+0x2e>
 8009c8a:	e7d6      	b.n	8009c3a <__swbuf_r+0x2a>

08009c8c <__swsetup_r>:
 8009c8c:	b538      	push	{r3, r4, r5, lr}
 8009c8e:	4b29      	ldr	r3, [pc, #164]	@ (8009d34 <__swsetup_r+0xa8>)
 8009c90:	4605      	mov	r5, r0
 8009c92:	6818      	ldr	r0, [r3, #0]
 8009c94:	460c      	mov	r4, r1
 8009c96:	b118      	cbz	r0, 8009ca0 <__swsetup_r+0x14>
 8009c98:	6a03      	ldr	r3, [r0, #32]
 8009c9a:	b90b      	cbnz	r3, 8009ca0 <__swsetup_r+0x14>
 8009c9c:	f7fd f880 	bl	8006da0 <__sinit>
 8009ca0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009ca4:	0719      	lsls	r1, r3, #28
 8009ca6:	d422      	bmi.n	8009cee <__swsetup_r+0x62>
 8009ca8:	06da      	lsls	r2, r3, #27
 8009caa:	d407      	bmi.n	8009cbc <__swsetup_r+0x30>
 8009cac:	2209      	movs	r2, #9
 8009cae:	602a      	str	r2, [r5, #0]
 8009cb0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009cb4:	81a3      	strh	r3, [r4, #12]
 8009cb6:	f04f 30ff 	mov.w	r0, #4294967295
 8009cba:	e033      	b.n	8009d24 <__swsetup_r+0x98>
 8009cbc:	0758      	lsls	r0, r3, #29
 8009cbe:	d512      	bpl.n	8009ce6 <__swsetup_r+0x5a>
 8009cc0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009cc2:	b141      	cbz	r1, 8009cd6 <__swsetup_r+0x4a>
 8009cc4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009cc8:	4299      	cmp	r1, r3
 8009cca:	d002      	beq.n	8009cd2 <__swsetup_r+0x46>
 8009ccc:	4628      	mov	r0, r5
 8009cce:	f7fe f82b 	bl	8007d28 <_free_r>
 8009cd2:	2300      	movs	r3, #0
 8009cd4:	6363      	str	r3, [r4, #52]	@ 0x34
 8009cd6:	89a3      	ldrh	r3, [r4, #12]
 8009cd8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009cdc:	81a3      	strh	r3, [r4, #12]
 8009cde:	2300      	movs	r3, #0
 8009ce0:	6063      	str	r3, [r4, #4]
 8009ce2:	6923      	ldr	r3, [r4, #16]
 8009ce4:	6023      	str	r3, [r4, #0]
 8009ce6:	89a3      	ldrh	r3, [r4, #12]
 8009ce8:	f043 0308 	orr.w	r3, r3, #8
 8009cec:	81a3      	strh	r3, [r4, #12]
 8009cee:	6923      	ldr	r3, [r4, #16]
 8009cf0:	b94b      	cbnz	r3, 8009d06 <__swsetup_r+0x7a>
 8009cf2:	89a3      	ldrh	r3, [r4, #12]
 8009cf4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009cf8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009cfc:	d003      	beq.n	8009d06 <__swsetup_r+0x7a>
 8009cfe:	4621      	mov	r1, r4
 8009d00:	4628      	mov	r0, r5
 8009d02:	f000 fc5d 	bl	800a5c0 <__smakebuf_r>
 8009d06:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009d0a:	f013 0201 	ands.w	r2, r3, #1
 8009d0e:	d00a      	beq.n	8009d26 <__swsetup_r+0x9a>
 8009d10:	2200      	movs	r2, #0
 8009d12:	60a2      	str	r2, [r4, #8]
 8009d14:	6962      	ldr	r2, [r4, #20]
 8009d16:	4252      	negs	r2, r2
 8009d18:	61a2      	str	r2, [r4, #24]
 8009d1a:	6922      	ldr	r2, [r4, #16]
 8009d1c:	b942      	cbnz	r2, 8009d30 <__swsetup_r+0xa4>
 8009d1e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009d22:	d1c5      	bne.n	8009cb0 <__swsetup_r+0x24>
 8009d24:	bd38      	pop	{r3, r4, r5, pc}
 8009d26:	0799      	lsls	r1, r3, #30
 8009d28:	bf58      	it	pl
 8009d2a:	6962      	ldrpl	r2, [r4, #20]
 8009d2c:	60a2      	str	r2, [r4, #8]
 8009d2e:	e7f4      	b.n	8009d1a <__swsetup_r+0x8e>
 8009d30:	2000      	movs	r0, #0
 8009d32:	e7f7      	b.n	8009d24 <__swsetup_r+0x98>
 8009d34:	20000018 	.word	0x20000018

08009d38 <memmove>:
 8009d38:	4288      	cmp	r0, r1
 8009d3a:	b510      	push	{r4, lr}
 8009d3c:	eb01 0402 	add.w	r4, r1, r2
 8009d40:	d902      	bls.n	8009d48 <memmove+0x10>
 8009d42:	4284      	cmp	r4, r0
 8009d44:	4623      	mov	r3, r4
 8009d46:	d807      	bhi.n	8009d58 <memmove+0x20>
 8009d48:	1e43      	subs	r3, r0, #1
 8009d4a:	42a1      	cmp	r1, r4
 8009d4c:	d008      	beq.n	8009d60 <memmove+0x28>
 8009d4e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009d52:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009d56:	e7f8      	b.n	8009d4a <memmove+0x12>
 8009d58:	4402      	add	r2, r0
 8009d5a:	4601      	mov	r1, r0
 8009d5c:	428a      	cmp	r2, r1
 8009d5e:	d100      	bne.n	8009d62 <memmove+0x2a>
 8009d60:	bd10      	pop	{r4, pc}
 8009d62:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009d66:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009d6a:	e7f7      	b.n	8009d5c <memmove+0x24>

08009d6c <strncmp>:
 8009d6c:	b510      	push	{r4, lr}
 8009d6e:	b16a      	cbz	r2, 8009d8c <strncmp+0x20>
 8009d70:	3901      	subs	r1, #1
 8009d72:	1884      	adds	r4, r0, r2
 8009d74:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009d78:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8009d7c:	429a      	cmp	r2, r3
 8009d7e:	d103      	bne.n	8009d88 <strncmp+0x1c>
 8009d80:	42a0      	cmp	r0, r4
 8009d82:	d001      	beq.n	8009d88 <strncmp+0x1c>
 8009d84:	2a00      	cmp	r2, #0
 8009d86:	d1f5      	bne.n	8009d74 <strncmp+0x8>
 8009d88:	1ad0      	subs	r0, r2, r3
 8009d8a:	bd10      	pop	{r4, pc}
 8009d8c:	4610      	mov	r0, r2
 8009d8e:	e7fc      	b.n	8009d8a <strncmp+0x1e>

08009d90 <_sbrk_r>:
 8009d90:	b538      	push	{r3, r4, r5, lr}
 8009d92:	4d06      	ldr	r5, [pc, #24]	@ (8009dac <_sbrk_r+0x1c>)
 8009d94:	2300      	movs	r3, #0
 8009d96:	4604      	mov	r4, r0
 8009d98:	4608      	mov	r0, r1
 8009d9a:	602b      	str	r3, [r5, #0]
 8009d9c:	f7f8 fffe 	bl	8002d9c <_sbrk>
 8009da0:	1c43      	adds	r3, r0, #1
 8009da2:	d102      	bne.n	8009daa <_sbrk_r+0x1a>
 8009da4:	682b      	ldr	r3, [r5, #0]
 8009da6:	b103      	cbz	r3, 8009daa <_sbrk_r+0x1a>
 8009da8:	6023      	str	r3, [r4, #0]
 8009daa:	bd38      	pop	{r3, r4, r5, pc}
 8009dac:	20000590 	.word	0x20000590

08009db0 <memcpy>:
 8009db0:	440a      	add	r2, r1
 8009db2:	4291      	cmp	r1, r2
 8009db4:	f100 33ff 	add.w	r3, r0, #4294967295
 8009db8:	d100      	bne.n	8009dbc <memcpy+0xc>
 8009dba:	4770      	bx	lr
 8009dbc:	b510      	push	{r4, lr}
 8009dbe:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009dc2:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009dc6:	4291      	cmp	r1, r2
 8009dc8:	d1f9      	bne.n	8009dbe <memcpy+0xe>
 8009dca:	bd10      	pop	{r4, pc}
 8009dcc:	0000      	movs	r0, r0
	...

08009dd0 <nan>:
 8009dd0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8009dd8 <nan+0x8>
 8009dd4:	4770      	bx	lr
 8009dd6:	bf00      	nop
 8009dd8:	00000000 	.word	0x00000000
 8009ddc:	7ff80000 	.word	0x7ff80000

08009de0 <__assert_func>:
 8009de0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009de2:	4614      	mov	r4, r2
 8009de4:	461a      	mov	r2, r3
 8009de6:	4b09      	ldr	r3, [pc, #36]	@ (8009e0c <__assert_func+0x2c>)
 8009de8:	681b      	ldr	r3, [r3, #0]
 8009dea:	4605      	mov	r5, r0
 8009dec:	68d8      	ldr	r0, [r3, #12]
 8009dee:	b14c      	cbz	r4, 8009e04 <__assert_func+0x24>
 8009df0:	4b07      	ldr	r3, [pc, #28]	@ (8009e10 <__assert_func+0x30>)
 8009df2:	9100      	str	r1, [sp, #0]
 8009df4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009df8:	4906      	ldr	r1, [pc, #24]	@ (8009e14 <__assert_func+0x34>)
 8009dfa:	462b      	mov	r3, r5
 8009dfc:	f000 fba8 	bl	800a550 <fiprintf>
 8009e00:	f000 fc3c 	bl	800a67c <abort>
 8009e04:	4b04      	ldr	r3, [pc, #16]	@ (8009e18 <__assert_func+0x38>)
 8009e06:	461c      	mov	r4, r3
 8009e08:	e7f3      	b.n	8009df2 <__assert_func+0x12>
 8009e0a:	bf00      	nop
 8009e0c:	20000018 	.word	0x20000018
 8009e10:	0800ba36 	.word	0x0800ba36
 8009e14:	0800ba43 	.word	0x0800ba43
 8009e18:	0800ba71 	.word	0x0800ba71

08009e1c <_calloc_r>:
 8009e1c:	b570      	push	{r4, r5, r6, lr}
 8009e1e:	fba1 5402 	umull	r5, r4, r1, r2
 8009e22:	b934      	cbnz	r4, 8009e32 <_calloc_r+0x16>
 8009e24:	4629      	mov	r1, r5
 8009e26:	f7fd fff3 	bl	8007e10 <_malloc_r>
 8009e2a:	4606      	mov	r6, r0
 8009e2c:	b928      	cbnz	r0, 8009e3a <_calloc_r+0x1e>
 8009e2e:	4630      	mov	r0, r6
 8009e30:	bd70      	pop	{r4, r5, r6, pc}
 8009e32:	220c      	movs	r2, #12
 8009e34:	6002      	str	r2, [r0, #0]
 8009e36:	2600      	movs	r6, #0
 8009e38:	e7f9      	b.n	8009e2e <_calloc_r+0x12>
 8009e3a:	462a      	mov	r2, r5
 8009e3c:	4621      	mov	r1, r4
 8009e3e:	f7fd f892 	bl	8006f66 <memset>
 8009e42:	e7f4      	b.n	8009e2e <_calloc_r+0x12>

08009e44 <rshift>:
 8009e44:	6903      	ldr	r3, [r0, #16]
 8009e46:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8009e4a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009e4e:	ea4f 1261 	mov.w	r2, r1, asr #5
 8009e52:	f100 0414 	add.w	r4, r0, #20
 8009e56:	dd45      	ble.n	8009ee4 <rshift+0xa0>
 8009e58:	f011 011f 	ands.w	r1, r1, #31
 8009e5c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8009e60:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8009e64:	d10c      	bne.n	8009e80 <rshift+0x3c>
 8009e66:	f100 0710 	add.w	r7, r0, #16
 8009e6a:	4629      	mov	r1, r5
 8009e6c:	42b1      	cmp	r1, r6
 8009e6e:	d334      	bcc.n	8009eda <rshift+0x96>
 8009e70:	1a9b      	subs	r3, r3, r2
 8009e72:	009b      	lsls	r3, r3, #2
 8009e74:	1eea      	subs	r2, r5, #3
 8009e76:	4296      	cmp	r6, r2
 8009e78:	bf38      	it	cc
 8009e7a:	2300      	movcc	r3, #0
 8009e7c:	4423      	add	r3, r4
 8009e7e:	e015      	b.n	8009eac <rshift+0x68>
 8009e80:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8009e84:	f1c1 0820 	rsb	r8, r1, #32
 8009e88:	40cf      	lsrs	r7, r1
 8009e8a:	f105 0e04 	add.w	lr, r5, #4
 8009e8e:	46a1      	mov	r9, r4
 8009e90:	4576      	cmp	r6, lr
 8009e92:	46f4      	mov	ip, lr
 8009e94:	d815      	bhi.n	8009ec2 <rshift+0x7e>
 8009e96:	1a9a      	subs	r2, r3, r2
 8009e98:	0092      	lsls	r2, r2, #2
 8009e9a:	3a04      	subs	r2, #4
 8009e9c:	3501      	adds	r5, #1
 8009e9e:	42ae      	cmp	r6, r5
 8009ea0:	bf38      	it	cc
 8009ea2:	2200      	movcc	r2, #0
 8009ea4:	18a3      	adds	r3, r4, r2
 8009ea6:	50a7      	str	r7, [r4, r2]
 8009ea8:	b107      	cbz	r7, 8009eac <rshift+0x68>
 8009eaa:	3304      	adds	r3, #4
 8009eac:	1b1a      	subs	r2, r3, r4
 8009eae:	42a3      	cmp	r3, r4
 8009eb0:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8009eb4:	bf08      	it	eq
 8009eb6:	2300      	moveq	r3, #0
 8009eb8:	6102      	str	r2, [r0, #16]
 8009eba:	bf08      	it	eq
 8009ebc:	6143      	streq	r3, [r0, #20]
 8009ebe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009ec2:	f8dc c000 	ldr.w	ip, [ip]
 8009ec6:	fa0c fc08 	lsl.w	ip, ip, r8
 8009eca:	ea4c 0707 	orr.w	r7, ip, r7
 8009ece:	f849 7b04 	str.w	r7, [r9], #4
 8009ed2:	f85e 7b04 	ldr.w	r7, [lr], #4
 8009ed6:	40cf      	lsrs	r7, r1
 8009ed8:	e7da      	b.n	8009e90 <rshift+0x4c>
 8009eda:	f851 cb04 	ldr.w	ip, [r1], #4
 8009ede:	f847 cf04 	str.w	ip, [r7, #4]!
 8009ee2:	e7c3      	b.n	8009e6c <rshift+0x28>
 8009ee4:	4623      	mov	r3, r4
 8009ee6:	e7e1      	b.n	8009eac <rshift+0x68>

08009ee8 <__hexdig_fun>:
 8009ee8:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8009eec:	2b09      	cmp	r3, #9
 8009eee:	d802      	bhi.n	8009ef6 <__hexdig_fun+0xe>
 8009ef0:	3820      	subs	r0, #32
 8009ef2:	b2c0      	uxtb	r0, r0
 8009ef4:	4770      	bx	lr
 8009ef6:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8009efa:	2b05      	cmp	r3, #5
 8009efc:	d801      	bhi.n	8009f02 <__hexdig_fun+0x1a>
 8009efe:	3847      	subs	r0, #71	@ 0x47
 8009f00:	e7f7      	b.n	8009ef2 <__hexdig_fun+0xa>
 8009f02:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8009f06:	2b05      	cmp	r3, #5
 8009f08:	d801      	bhi.n	8009f0e <__hexdig_fun+0x26>
 8009f0a:	3827      	subs	r0, #39	@ 0x27
 8009f0c:	e7f1      	b.n	8009ef2 <__hexdig_fun+0xa>
 8009f0e:	2000      	movs	r0, #0
 8009f10:	4770      	bx	lr
	...

08009f14 <__gethex>:
 8009f14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f18:	b085      	sub	sp, #20
 8009f1a:	468a      	mov	sl, r1
 8009f1c:	9302      	str	r3, [sp, #8]
 8009f1e:	680b      	ldr	r3, [r1, #0]
 8009f20:	9001      	str	r0, [sp, #4]
 8009f22:	4690      	mov	r8, r2
 8009f24:	1c9c      	adds	r4, r3, #2
 8009f26:	46a1      	mov	r9, r4
 8009f28:	f814 0b01 	ldrb.w	r0, [r4], #1
 8009f2c:	2830      	cmp	r0, #48	@ 0x30
 8009f2e:	d0fa      	beq.n	8009f26 <__gethex+0x12>
 8009f30:	eba9 0303 	sub.w	r3, r9, r3
 8009f34:	f1a3 0b02 	sub.w	fp, r3, #2
 8009f38:	f7ff ffd6 	bl	8009ee8 <__hexdig_fun>
 8009f3c:	4605      	mov	r5, r0
 8009f3e:	2800      	cmp	r0, #0
 8009f40:	d168      	bne.n	800a014 <__gethex+0x100>
 8009f42:	49a0      	ldr	r1, [pc, #640]	@ (800a1c4 <__gethex+0x2b0>)
 8009f44:	2201      	movs	r2, #1
 8009f46:	4648      	mov	r0, r9
 8009f48:	f7ff ff10 	bl	8009d6c <strncmp>
 8009f4c:	4607      	mov	r7, r0
 8009f4e:	2800      	cmp	r0, #0
 8009f50:	d167      	bne.n	800a022 <__gethex+0x10e>
 8009f52:	f899 0001 	ldrb.w	r0, [r9, #1]
 8009f56:	4626      	mov	r6, r4
 8009f58:	f7ff ffc6 	bl	8009ee8 <__hexdig_fun>
 8009f5c:	2800      	cmp	r0, #0
 8009f5e:	d062      	beq.n	800a026 <__gethex+0x112>
 8009f60:	4623      	mov	r3, r4
 8009f62:	7818      	ldrb	r0, [r3, #0]
 8009f64:	2830      	cmp	r0, #48	@ 0x30
 8009f66:	4699      	mov	r9, r3
 8009f68:	f103 0301 	add.w	r3, r3, #1
 8009f6c:	d0f9      	beq.n	8009f62 <__gethex+0x4e>
 8009f6e:	f7ff ffbb 	bl	8009ee8 <__hexdig_fun>
 8009f72:	fab0 f580 	clz	r5, r0
 8009f76:	096d      	lsrs	r5, r5, #5
 8009f78:	f04f 0b01 	mov.w	fp, #1
 8009f7c:	464a      	mov	r2, r9
 8009f7e:	4616      	mov	r6, r2
 8009f80:	3201      	adds	r2, #1
 8009f82:	7830      	ldrb	r0, [r6, #0]
 8009f84:	f7ff ffb0 	bl	8009ee8 <__hexdig_fun>
 8009f88:	2800      	cmp	r0, #0
 8009f8a:	d1f8      	bne.n	8009f7e <__gethex+0x6a>
 8009f8c:	498d      	ldr	r1, [pc, #564]	@ (800a1c4 <__gethex+0x2b0>)
 8009f8e:	2201      	movs	r2, #1
 8009f90:	4630      	mov	r0, r6
 8009f92:	f7ff feeb 	bl	8009d6c <strncmp>
 8009f96:	2800      	cmp	r0, #0
 8009f98:	d13f      	bne.n	800a01a <__gethex+0x106>
 8009f9a:	b944      	cbnz	r4, 8009fae <__gethex+0x9a>
 8009f9c:	1c74      	adds	r4, r6, #1
 8009f9e:	4622      	mov	r2, r4
 8009fa0:	4616      	mov	r6, r2
 8009fa2:	3201      	adds	r2, #1
 8009fa4:	7830      	ldrb	r0, [r6, #0]
 8009fa6:	f7ff ff9f 	bl	8009ee8 <__hexdig_fun>
 8009faa:	2800      	cmp	r0, #0
 8009fac:	d1f8      	bne.n	8009fa0 <__gethex+0x8c>
 8009fae:	1ba4      	subs	r4, r4, r6
 8009fb0:	00a7      	lsls	r7, r4, #2
 8009fb2:	7833      	ldrb	r3, [r6, #0]
 8009fb4:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8009fb8:	2b50      	cmp	r3, #80	@ 0x50
 8009fba:	d13e      	bne.n	800a03a <__gethex+0x126>
 8009fbc:	7873      	ldrb	r3, [r6, #1]
 8009fbe:	2b2b      	cmp	r3, #43	@ 0x2b
 8009fc0:	d033      	beq.n	800a02a <__gethex+0x116>
 8009fc2:	2b2d      	cmp	r3, #45	@ 0x2d
 8009fc4:	d034      	beq.n	800a030 <__gethex+0x11c>
 8009fc6:	1c71      	adds	r1, r6, #1
 8009fc8:	2400      	movs	r4, #0
 8009fca:	7808      	ldrb	r0, [r1, #0]
 8009fcc:	f7ff ff8c 	bl	8009ee8 <__hexdig_fun>
 8009fd0:	1e43      	subs	r3, r0, #1
 8009fd2:	b2db      	uxtb	r3, r3
 8009fd4:	2b18      	cmp	r3, #24
 8009fd6:	d830      	bhi.n	800a03a <__gethex+0x126>
 8009fd8:	f1a0 0210 	sub.w	r2, r0, #16
 8009fdc:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8009fe0:	f7ff ff82 	bl	8009ee8 <__hexdig_fun>
 8009fe4:	f100 3cff 	add.w	ip, r0, #4294967295
 8009fe8:	fa5f fc8c 	uxtb.w	ip, ip
 8009fec:	f1bc 0f18 	cmp.w	ip, #24
 8009ff0:	f04f 030a 	mov.w	r3, #10
 8009ff4:	d91e      	bls.n	800a034 <__gethex+0x120>
 8009ff6:	b104      	cbz	r4, 8009ffa <__gethex+0xe6>
 8009ff8:	4252      	negs	r2, r2
 8009ffa:	4417      	add	r7, r2
 8009ffc:	f8ca 1000 	str.w	r1, [sl]
 800a000:	b1ed      	cbz	r5, 800a03e <__gethex+0x12a>
 800a002:	f1bb 0f00 	cmp.w	fp, #0
 800a006:	bf0c      	ite	eq
 800a008:	2506      	moveq	r5, #6
 800a00a:	2500      	movne	r5, #0
 800a00c:	4628      	mov	r0, r5
 800a00e:	b005      	add	sp, #20
 800a010:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a014:	2500      	movs	r5, #0
 800a016:	462c      	mov	r4, r5
 800a018:	e7b0      	b.n	8009f7c <__gethex+0x68>
 800a01a:	2c00      	cmp	r4, #0
 800a01c:	d1c7      	bne.n	8009fae <__gethex+0x9a>
 800a01e:	4627      	mov	r7, r4
 800a020:	e7c7      	b.n	8009fb2 <__gethex+0x9e>
 800a022:	464e      	mov	r6, r9
 800a024:	462f      	mov	r7, r5
 800a026:	2501      	movs	r5, #1
 800a028:	e7c3      	b.n	8009fb2 <__gethex+0x9e>
 800a02a:	2400      	movs	r4, #0
 800a02c:	1cb1      	adds	r1, r6, #2
 800a02e:	e7cc      	b.n	8009fca <__gethex+0xb6>
 800a030:	2401      	movs	r4, #1
 800a032:	e7fb      	b.n	800a02c <__gethex+0x118>
 800a034:	fb03 0002 	mla	r0, r3, r2, r0
 800a038:	e7ce      	b.n	8009fd8 <__gethex+0xc4>
 800a03a:	4631      	mov	r1, r6
 800a03c:	e7de      	b.n	8009ffc <__gethex+0xe8>
 800a03e:	eba6 0309 	sub.w	r3, r6, r9
 800a042:	3b01      	subs	r3, #1
 800a044:	4629      	mov	r1, r5
 800a046:	2b07      	cmp	r3, #7
 800a048:	dc0a      	bgt.n	800a060 <__gethex+0x14c>
 800a04a:	9801      	ldr	r0, [sp, #4]
 800a04c:	f7fd ff6c 	bl	8007f28 <_Balloc>
 800a050:	4604      	mov	r4, r0
 800a052:	b940      	cbnz	r0, 800a066 <__gethex+0x152>
 800a054:	4b5c      	ldr	r3, [pc, #368]	@ (800a1c8 <__gethex+0x2b4>)
 800a056:	4602      	mov	r2, r0
 800a058:	21e4      	movs	r1, #228	@ 0xe4
 800a05a:	485c      	ldr	r0, [pc, #368]	@ (800a1cc <__gethex+0x2b8>)
 800a05c:	f7ff fec0 	bl	8009de0 <__assert_func>
 800a060:	3101      	adds	r1, #1
 800a062:	105b      	asrs	r3, r3, #1
 800a064:	e7ef      	b.n	800a046 <__gethex+0x132>
 800a066:	f100 0a14 	add.w	sl, r0, #20
 800a06a:	2300      	movs	r3, #0
 800a06c:	4655      	mov	r5, sl
 800a06e:	469b      	mov	fp, r3
 800a070:	45b1      	cmp	r9, r6
 800a072:	d337      	bcc.n	800a0e4 <__gethex+0x1d0>
 800a074:	f845 bb04 	str.w	fp, [r5], #4
 800a078:	eba5 050a 	sub.w	r5, r5, sl
 800a07c:	10ad      	asrs	r5, r5, #2
 800a07e:	6125      	str	r5, [r4, #16]
 800a080:	4658      	mov	r0, fp
 800a082:	f7fe f843 	bl	800810c <__hi0bits>
 800a086:	016d      	lsls	r5, r5, #5
 800a088:	f8d8 6000 	ldr.w	r6, [r8]
 800a08c:	1a2d      	subs	r5, r5, r0
 800a08e:	42b5      	cmp	r5, r6
 800a090:	dd54      	ble.n	800a13c <__gethex+0x228>
 800a092:	1bad      	subs	r5, r5, r6
 800a094:	4629      	mov	r1, r5
 800a096:	4620      	mov	r0, r4
 800a098:	f7fe fbcf 	bl	800883a <__any_on>
 800a09c:	4681      	mov	r9, r0
 800a09e:	b178      	cbz	r0, 800a0c0 <__gethex+0x1ac>
 800a0a0:	1e6b      	subs	r3, r5, #1
 800a0a2:	1159      	asrs	r1, r3, #5
 800a0a4:	f003 021f 	and.w	r2, r3, #31
 800a0a8:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800a0ac:	f04f 0901 	mov.w	r9, #1
 800a0b0:	fa09 f202 	lsl.w	r2, r9, r2
 800a0b4:	420a      	tst	r2, r1
 800a0b6:	d003      	beq.n	800a0c0 <__gethex+0x1ac>
 800a0b8:	454b      	cmp	r3, r9
 800a0ba:	dc36      	bgt.n	800a12a <__gethex+0x216>
 800a0bc:	f04f 0902 	mov.w	r9, #2
 800a0c0:	4629      	mov	r1, r5
 800a0c2:	4620      	mov	r0, r4
 800a0c4:	f7ff febe 	bl	8009e44 <rshift>
 800a0c8:	442f      	add	r7, r5
 800a0ca:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a0ce:	42bb      	cmp	r3, r7
 800a0d0:	da42      	bge.n	800a158 <__gethex+0x244>
 800a0d2:	9801      	ldr	r0, [sp, #4]
 800a0d4:	4621      	mov	r1, r4
 800a0d6:	f7fd ff67 	bl	8007fa8 <_Bfree>
 800a0da:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a0dc:	2300      	movs	r3, #0
 800a0de:	6013      	str	r3, [r2, #0]
 800a0e0:	25a3      	movs	r5, #163	@ 0xa3
 800a0e2:	e793      	b.n	800a00c <__gethex+0xf8>
 800a0e4:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800a0e8:	2a2e      	cmp	r2, #46	@ 0x2e
 800a0ea:	d012      	beq.n	800a112 <__gethex+0x1fe>
 800a0ec:	2b20      	cmp	r3, #32
 800a0ee:	d104      	bne.n	800a0fa <__gethex+0x1e6>
 800a0f0:	f845 bb04 	str.w	fp, [r5], #4
 800a0f4:	f04f 0b00 	mov.w	fp, #0
 800a0f8:	465b      	mov	r3, fp
 800a0fa:	7830      	ldrb	r0, [r6, #0]
 800a0fc:	9303      	str	r3, [sp, #12]
 800a0fe:	f7ff fef3 	bl	8009ee8 <__hexdig_fun>
 800a102:	9b03      	ldr	r3, [sp, #12]
 800a104:	f000 000f 	and.w	r0, r0, #15
 800a108:	4098      	lsls	r0, r3
 800a10a:	ea4b 0b00 	orr.w	fp, fp, r0
 800a10e:	3304      	adds	r3, #4
 800a110:	e7ae      	b.n	800a070 <__gethex+0x15c>
 800a112:	45b1      	cmp	r9, r6
 800a114:	d8ea      	bhi.n	800a0ec <__gethex+0x1d8>
 800a116:	492b      	ldr	r1, [pc, #172]	@ (800a1c4 <__gethex+0x2b0>)
 800a118:	9303      	str	r3, [sp, #12]
 800a11a:	2201      	movs	r2, #1
 800a11c:	4630      	mov	r0, r6
 800a11e:	f7ff fe25 	bl	8009d6c <strncmp>
 800a122:	9b03      	ldr	r3, [sp, #12]
 800a124:	2800      	cmp	r0, #0
 800a126:	d1e1      	bne.n	800a0ec <__gethex+0x1d8>
 800a128:	e7a2      	b.n	800a070 <__gethex+0x15c>
 800a12a:	1ea9      	subs	r1, r5, #2
 800a12c:	4620      	mov	r0, r4
 800a12e:	f7fe fb84 	bl	800883a <__any_on>
 800a132:	2800      	cmp	r0, #0
 800a134:	d0c2      	beq.n	800a0bc <__gethex+0x1a8>
 800a136:	f04f 0903 	mov.w	r9, #3
 800a13a:	e7c1      	b.n	800a0c0 <__gethex+0x1ac>
 800a13c:	da09      	bge.n	800a152 <__gethex+0x23e>
 800a13e:	1b75      	subs	r5, r6, r5
 800a140:	4621      	mov	r1, r4
 800a142:	9801      	ldr	r0, [sp, #4]
 800a144:	462a      	mov	r2, r5
 800a146:	f7fe f93f 	bl	80083c8 <__lshift>
 800a14a:	1b7f      	subs	r7, r7, r5
 800a14c:	4604      	mov	r4, r0
 800a14e:	f100 0a14 	add.w	sl, r0, #20
 800a152:	f04f 0900 	mov.w	r9, #0
 800a156:	e7b8      	b.n	800a0ca <__gethex+0x1b6>
 800a158:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800a15c:	42bd      	cmp	r5, r7
 800a15e:	dd6f      	ble.n	800a240 <__gethex+0x32c>
 800a160:	1bed      	subs	r5, r5, r7
 800a162:	42ae      	cmp	r6, r5
 800a164:	dc34      	bgt.n	800a1d0 <__gethex+0x2bc>
 800a166:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800a16a:	2b02      	cmp	r3, #2
 800a16c:	d022      	beq.n	800a1b4 <__gethex+0x2a0>
 800a16e:	2b03      	cmp	r3, #3
 800a170:	d024      	beq.n	800a1bc <__gethex+0x2a8>
 800a172:	2b01      	cmp	r3, #1
 800a174:	d115      	bne.n	800a1a2 <__gethex+0x28e>
 800a176:	42ae      	cmp	r6, r5
 800a178:	d113      	bne.n	800a1a2 <__gethex+0x28e>
 800a17a:	2e01      	cmp	r6, #1
 800a17c:	d10b      	bne.n	800a196 <__gethex+0x282>
 800a17e:	9a02      	ldr	r2, [sp, #8]
 800a180:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800a184:	6013      	str	r3, [r2, #0]
 800a186:	2301      	movs	r3, #1
 800a188:	6123      	str	r3, [r4, #16]
 800a18a:	f8ca 3000 	str.w	r3, [sl]
 800a18e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a190:	2562      	movs	r5, #98	@ 0x62
 800a192:	601c      	str	r4, [r3, #0]
 800a194:	e73a      	b.n	800a00c <__gethex+0xf8>
 800a196:	1e71      	subs	r1, r6, #1
 800a198:	4620      	mov	r0, r4
 800a19a:	f7fe fb4e 	bl	800883a <__any_on>
 800a19e:	2800      	cmp	r0, #0
 800a1a0:	d1ed      	bne.n	800a17e <__gethex+0x26a>
 800a1a2:	9801      	ldr	r0, [sp, #4]
 800a1a4:	4621      	mov	r1, r4
 800a1a6:	f7fd feff 	bl	8007fa8 <_Bfree>
 800a1aa:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a1ac:	2300      	movs	r3, #0
 800a1ae:	6013      	str	r3, [r2, #0]
 800a1b0:	2550      	movs	r5, #80	@ 0x50
 800a1b2:	e72b      	b.n	800a00c <__gethex+0xf8>
 800a1b4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a1b6:	2b00      	cmp	r3, #0
 800a1b8:	d1f3      	bne.n	800a1a2 <__gethex+0x28e>
 800a1ba:	e7e0      	b.n	800a17e <__gethex+0x26a>
 800a1bc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a1be:	2b00      	cmp	r3, #0
 800a1c0:	d1dd      	bne.n	800a17e <__gethex+0x26a>
 800a1c2:	e7ee      	b.n	800a1a2 <__gethex+0x28e>
 800a1c4:	0800ba1b 	.word	0x0800ba1b
 800a1c8:	0800b9b1 	.word	0x0800b9b1
 800a1cc:	0800ba72 	.word	0x0800ba72
 800a1d0:	1e6f      	subs	r7, r5, #1
 800a1d2:	f1b9 0f00 	cmp.w	r9, #0
 800a1d6:	d130      	bne.n	800a23a <__gethex+0x326>
 800a1d8:	b127      	cbz	r7, 800a1e4 <__gethex+0x2d0>
 800a1da:	4639      	mov	r1, r7
 800a1dc:	4620      	mov	r0, r4
 800a1de:	f7fe fb2c 	bl	800883a <__any_on>
 800a1e2:	4681      	mov	r9, r0
 800a1e4:	117a      	asrs	r2, r7, #5
 800a1e6:	2301      	movs	r3, #1
 800a1e8:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800a1ec:	f007 071f 	and.w	r7, r7, #31
 800a1f0:	40bb      	lsls	r3, r7
 800a1f2:	4213      	tst	r3, r2
 800a1f4:	4629      	mov	r1, r5
 800a1f6:	4620      	mov	r0, r4
 800a1f8:	bf18      	it	ne
 800a1fa:	f049 0902 	orrne.w	r9, r9, #2
 800a1fe:	f7ff fe21 	bl	8009e44 <rshift>
 800a202:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800a206:	1b76      	subs	r6, r6, r5
 800a208:	2502      	movs	r5, #2
 800a20a:	f1b9 0f00 	cmp.w	r9, #0
 800a20e:	d047      	beq.n	800a2a0 <__gethex+0x38c>
 800a210:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800a214:	2b02      	cmp	r3, #2
 800a216:	d015      	beq.n	800a244 <__gethex+0x330>
 800a218:	2b03      	cmp	r3, #3
 800a21a:	d017      	beq.n	800a24c <__gethex+0x338>
 800a21c:	2b01      	cmp	r3, #1
 800a21e:	d109      	bne.n	800a234 <__gethex+0x320>
 800a220:	f019 0f02 	tst.w	r9, #2
 800a224:	d006      	beq.n	800a234 <__gethex+0x320>
 800a226:	f8da 3000 	ldr.w	r3, [sl]
 800a22a:	ea49 0903 	orr.w	r9, r9, r3
 800a22e:	f019 0f01 	tst.w	r9, #1
 800a232:	d10e      	bne.n	800a252 <__gethex+0x33e>
 800a234:	f045 0510 	orr.w	r5, r5, #16
 800a238:	e032      	b.n	800a2a0 <__gethex+0x38c>
 800a23a:	f04f 0901 	mov.w	r9, #1
 800a23e:	e7d1      	b.n	800a1e4 <__gethex+0x2d0>
 800a240:	2501      	movs	r5, #1
 800a242:	e7e2      	b.n	800a20a <__gethex+0x2f6>
 800a244:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a246:	f1c3 0301 	rsb	r3, r3, #1
 800a24a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800a24c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a24e:	2b00      	cmp	r3, #0
 800a250:	d0f0      	beq.n	800a234 <__gethex+0x320>
 800a252:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800a256:	f104 0314 	add.w	r3, r4, #20
 800a25a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800a25e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800a262:	f04f 0c00 	mov.w	ip, #0
 800a266:	4618      	mov	r0, r3
 800a268:	f853 2b04 	ldr.w	r2, [r3], #4
 800a26c:	f1b2 3fff 	cmp.w	r2, #4294967295
 800a270:	d01b      	beq.n	800a2aa <__gethex+0x396>
 800a272:	3201      	adds	r2, #1
 800a274:	6002      	str	r2, [r0, #0]
 800a276:	2d02      	cmp	r5, #2
 800a278:	f104 0314 	add.w	r3, r4, #20
 800a27c:	d13c      	bne.n	800a2f8 <__gethex+0x3e4>
 800a27e:	f8d8 2000 	ldr.w	r2, [r8]
 800a282:	3a01      	subs	r2, #1
 800a284:	42b2      	cmp	r2, r6
 800a286:	d109      	bne.n	800a29c <__gethex+0x388>
 800a288:	1171      	asrs	r1, r6, #5
 800a28a:	2201      	movs	r2, #1
 800a28c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800a290:	f006 061f 	and.w	r6, r6, #31
 800a294:	fa02 f606 	lsl.w	r6, r2, r6
 800a298:	421e      	tst	r6, r3
 800a29a:	d13a      	bne.n	800a312 <__gethex+0x3fe>
 800a29c:	f045 0520 	orr.w	r5, r5, #32
 800a2a0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a2a2:	601c      	str	r4, [r3, #0]
 800a2a4:	9b02      	ldr	r3, [sp, #8]
 800a2a6:	601f      	str	r7, [r3, #0]
 800a2a8:	e6b0      	b.n	800a00c <__gethex+0xf8>
 800a2aa:	4299      	cmp	r1, r3
 800a2ac:	f843 cc04 	str.w	ip, [r3, #-4]
 800a2b0:	d8d9      	bhi.n	800a266 <__gethex+0x352>
 800a2b2:	68a3      	ldr	r3, [r4, #8]
 800a2b4:	459b      	cmp	fp, r3
 800a2b6:	db17      	blt.n	800a2e8 <__gethex+0x3d4>
 800a2b8:	6861      	ldr	r1, [r4, #4]
 800a2ba:	9801      	ldr	r0, [sp, #4]
 800a2bc:	3101      	adds	r1, #1
 800a2be:	f7fd fe33 	bl	8007f28 <_Balloc>
 800a2c2:	4681      	mov	r9, r0
 800a2c4:	b918      	cbnz	r0, 800a2ce <__gethex+0x3ba>
 800a2c6:	4b1a      	ldr	r3, [pc, #104]	@ (800a330 <__gethex+0x41c>)
 800a2c8:	4602      	mov	r2, r0
 800a2ca:	2184      	movs	r1, #132	@ 0x84
 800a2cc:	e6c5      	b.n	800a05a <__gethex+0x146>
 800a2ce:	6922      	ldr	r2, [r4, #16]
 800a2d0:	3202      	adds	r2, #2
 800a2d2:	f104 010c 	add.w	r1, r4, #12
 800a2d6:	0092      	lsls	r2, r2, #2
 800a2d8:	300c      	adds	r0, #12
 800a2da:	f7ff fd69 	bl	8009db0 <memcpy>
 800a2de:	4621      	mov	r1, r4
 800a2e0:	9801      	ldr	r0, [sp, #4]
 800a2e2:	f7fd fe61 	bl	8007fa8 <_Bfree>
 800a2e6:	464c      	mov	r4, r9
 800a2e8:	6923      	ldr	r3, [r4, #16]
 800a2ea:	1c5a      	adds	r2, r3, #1
 800a2ec:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800a2f0:	6122      	str	r2, [r4, #16]
 800a2f2:	2201      	movs	r2, #1
 800a2f4:	615a      	str	r2, [r3, #20]
 800a2f6:	e7be      	b.n	800a276 <__gethex+0x362>
 800a2f8:	6922      	ldr	r2, [r4, #16]
 800a2fa:	455a      	cmp	r2, fp
 800a2fc:	dd0b      	ble.n	800a316 <__gethex+0x402>
 800a2fe:	2101      	movs	r1, #1
 800a300:	4620      	mov	r0, r4
 800a302:	f7ff fd9f 	bl	8009e44 <rshift>
 800a306:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a30a:	3701      	adds	r7, #1
 800a30c:	42bb      	cmp	r3, r7
 800a30e:	f6ff aee0 	blt.w	800a0d2 <__gethex+0x1be>
 800a312:	2501      	movs	r5, #1
 800a314:	e7c2      	b.n	800a29c <__gethex+0x388>
 800a316:	f016 061f 	ands.w	r6, r6, #31
 800a31a:	d0fa      	beq.n	800a312 <__gethex+0x3fe>
 800a31c:	4453      	add	r3, sl
 800a31e:	f1c6 0620 	rsb	r6, r6, #32
 800a322:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800a326:	f7fd fef1 	bl	800810c <__hi0bits>
 800a32a:	42b0      	cmp	r0, r6
 800a32c:	dbe7      	blt.n	800a2fe <__gethex+0x3ea>
 800a32e:	e7f0      	b.n	800a312 <__gethex+0x3fe>
 800a330:	0800b9b1 	.word	0x0800b9b1

0800a334 <L_shift>:
 800a334:	f1c2 0208 	rsb	r2, r2, #8
 800a338:	0092      	lsls	r2, r2, #2
 800a33a:	b570      	push	{r4, r5, r6, lr}
 800a33c:	f1c2 0620 	rsb	r6, r2, #32
 800a340:	6843      	ldr	r3, [r0, #4]
 800a342:	6804      	ldr	r4, [r0, #0]
 800a344:	fa03 f506 	lsl.w	r5, r3, r6
 800a348:	432c      	orrs	r4, r5
 800a34a:	40d3      	lsrs	r3, r2
 800a34c:	6004      	str	r4, [r0, #0]
 800a34e:	f840 3f04 	str.w	r3, [r0, #4]!
 800a352:	4288      	cmp	r0, r1
 800a354:	d3f4      	bcc.n	800a340 <L_shift+0xc>
 800a356:	bd70      	pop	{r4, r5, r6, pc}

0800a358 <__match>:
 800a358:	b530      	push	{r4, r5, lr}
 800a35a:	6803      	ldr	r3, [r0, #0]
 800a35c:	3301      	adds	r3, #1
 800a35e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a362:	b914      	cbnz	r4, 800a36a <__match+0x12>
 800a364:	6003      	str	r3, [r0, #0]
 800a366:	2001      	movs	r0, #1
 800a368:	bd30      	pop	{r4, r5, pc}
 800a36a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a36e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800a372:	2d19      	cmp	r5, #25
 800a374:	bf98      	it	ls
 800a376:	3220      	addls	r2, #32
 800a378:	42a2      	cmp	r2, r4
 800a37a:	d0f0      	beq.n	800a35e <__match+0x6>
 800a37c:	2000      	movs	r0, #0
 800a37e:	e7f3      	b.n	800a368 <__match+0x10>

0800a380 <__hexnan>:
 800a380:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a384:	680b      	ldr	r3, [r1, #0]
 800a386:	6801      	ldr	r1, [r0, #0]
 800a388:	115e      	asrs	r6, r3, #5
 800a38a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800a38e:	f013 031f 	ands.w	r3, r3, #31
 800a392:	b087      	sub	sp, #28
 800a394:	bf18      	it	ne
 800a396:	3604      	addne	r6, #4
 800a398:	2500      	movs	r5, #0
 800a39a:	1f37      	subs	r7, r6, #4
 800a39c:	4682      	mov	sl, r0
 800a39e:	4690      	mov	r8, r2
 800a3a0:	9301      	str	r3, [sp, #4]
 800a3a2:	f846 5c04 	str.w	r5, [r6, #-4]
 800a3a6:	46b9      	mov	r9, r7
 800a3a8:	463c      	mov	r4, r7
 800a3aa:	9502      	str	r5, [sp, #8]
 800a3ac:	46ab      	mov	fp, r5
 800a3ae:	784a      	ldrb	r2, [r1, #1]
 800a3b0:	1c4b      	adds	r3, r1, #1
 800a3b2:	9303      	str	r3, [sp, #12]
 800a3b4:	b342      	cbz	r2, 800a408 <__hexnan+0x88>
 800a3b6:	4610      	mov	r0, r2
 800a3b8:	9105      	str	r1, [sp, #20]
 800a3ba:	9204      	str	r2, [sp, #16]
 800a3bc:	f7ff fd94 	bl	8009ee8 <__hexdig_fun>
 800a3c0:	2800      	cmp	r0, #0
 800a3c2:	d151      	bne.n	800a468 <__hexnan+0xe8>
 800a3c4:	9a04      	ldr	r2, [sp, #16]
 800a3c6:	9905      	ldr	r1, [sp, #20]
 800a3c8:	2a20      	cmp	r2, #32
 800a3ca:	d818      	bhi.n	800a3fe <__hexnan+0x7e>
 800a3cc:	9b02      	ldr	r3, [sp, #8]
 800a3ce:	459b      	cmp	fp, r3
 800a3d0:	dd13      	ble.n	800a3fa <__hexnan+0x7a>
 800a3d2:	454c      	cmp	r4, r9
 800a3d4:	d206      	bcs.n	800a3e4 <__hexnan+0x64>
 800a3d6:	2d07      	cmp	r5, #7
 800a3d8:	dc04      	bgt.n	800a3e4 <__hexnan+0x64>
 800a3da:	462a      	mov	r2, r5
 800a3dc:	4649      	mov	r1, r9
 800a3de:	4620      	mov	r0, r4
 800a3e0:	f7ff ffa8 	bl	800a334 <L_shift>
 800a3e4:	4544      	cmp	r4, r8
 800a3e6:	d952      	bls.n	800a48e <__hexnan+0x10e>
 800a3e8:	2300      	movs	r3, #0
 800a3ea:	f1a4 0904 	sub.w	r9, r4, #4
 800a3ee:	f844 3c04 	str.w	r3, [r4, #-4]
 800a3f2:	f8cd b008 	str.w	fp, [sp, #8]
 800a3f6:	464c      	mov	r4, r9
 800a3f8:	461d      	mov	r5, r3
 800a3fa:	9903      	ldr	r1, [sp, #12]
 800a3fc:	e7d7      	b.n	800a3ae <__hexnan+0x2e>
 800a3fe:	2a29      	cmp	r2, #41	@ 0x29
 800a400:	d157      	bne.n	800a4b2 <__hexnan+0x132>
 800a402:	3102      	adds	r1, #2
 800a404:	f8ca 1000 	str.w	r1, [sl]
 800a408:	f1bb 0f00 	cmp.w	fp, #0
 800a40c:	d051      	beq.n	800a4b2 <__hexnan+0x132>
 800a40e:	454c      	cmp	r4, r9
 800a410:	d206      	bcs.n	800a420 <__hexnan+0xa0>
 800a412:	2d07      	cmp	r5, #7
 800a414:	dc04      	bgt.n	800a420 <__hexnan+0xa0>
 800a416:	462a      	mov	r2, r5
 800a418:	4649      	mov	r1, r9
 800a41a:	4620      	mov	r0, r4
 800a41c:	f7ff ff8a 	bl	800a334 <L_shift>
 800a420:	4544      	cmp	r4, r8
 800a422:	d936      	bls.n	800a492 <__hexnan+0x112>
 800a424:	f1a8 0204 	sub.w	r2, r8, #4
 800a428:	4623      	mov	r3, r4
 800a42a:	f853 1b04 	ldr.w	r1, [r3], #4
 800a42e:	f842 1f04 	str.w	r1, [r2, #4]!
 800a432:	429f      	cmp	r7, r3
 800a434:	d2f9      	bcs.n	800a42a <__hexnan+0xaa>
 800a436:	1b3b      	subs	r3, r7, r4
 800a438:	f023 0303 	bic.w	r3, r3, #3
 800a43c:	3304      	adds	r3, #4
 800a43e:	3401      	adds	r4, #1
 800a440:	3e03      	subs	r6, #3
 800a442:	42b4      	cmp	r4, r6
 800a444:	bf88      	it	hi
 800a446:	2304      	movhi	r3, #4
 800a448:	4443      	add	r3, r8
 800a44a:	2200      	movs	r2, #0
 800a44c:	f843 2b04 	str.w	r2, [r3], #4
 800a450:	429f      	cmp	r7, r3
 800a452:	d2fb      	bcs.n	800a44c <__hexnan+0xcc>
 800a454:	683b      	ldr	r3, [r7, #0]
 800a456:	b91b      	cbnz	r3, 800a460 <__hexnan+0xe0>
 800a458:	4547      	cmp	r7, r8
 800a45a:	d128      	bne.n	800a4ae <__hexnan+0x12e>
 800a45c:	2301      	movs	r3, #1
 800a45e:	603b      	str	r3, [r7, #0]
 800a460:	2005      	movs	r0, #5
 800a462:	b007      	add	sp, #28
 800a464:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a468:	3501      	adds	r5, #1
 800a46a:	2d08      	cmp	r5, #8
 800a46c:	f10b 0b01 	add.w	fp, fp, #1
 800a470:	dd06      	ble.n	800a480 <__hexnan+0x100>
 800a472:	4544      	cmp	r4, r8
 800a474:	d9c1      	bls.n	800a3fa <__hexnan+0x7a>
 800a476:	2300      	movs	r3, #0
 800a478:	f844 3c04 	str.w	r3, [r4, #-4]
 800a47c:	2501      	movs	r5, #1
 800a47e:	3c04      	subs	r4, #4
 800a480:	6822      	ldr	r2, [r4, #0]
 800a482:	f000 000f 	and.w	r0, r0, #15
 800a486:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800a48a:	6020      	str	r0, [r4, #0]
 800a48c:	e7b5      	b.n	800a3fa <__hexnan+0x7a>
 800a48e:	2508      	movs	r5, #8
 800a490:	e7b3      	b.n	800a3fa <__hexnan+0x7a>
 800a492:	9b01      	ldr	r3, [sp, #4]
 800a494:	2b00      	cmp	r3, #0
 800a496:	d0dd      	beq.n	800a454 <__hexnan+0xd4>
 800a498:	f1c3 0320 	rsb	r3, r3, #32
 800a49c:	f04f 32ff 	mov.w	r2, #4294967295
 800a4a0:	40da      	lsrs	r2, r3
 800a4a2:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800a4a6:	4013      	ands	r3, r2
 800a4a8:	f846 3c04 	str.w	r3, [r6, #-4]
 800a4ac:	e7d2      	b.n	800a454 <__hexnan+0xd4>
 800a4ae:	3f04      	subs	r7, #4
 800a4b0:	e7d0      	b.n	800a454 <__hexnan+0xd4>
 800a4b2:	2004      	movs	r0, #4
 800a4b4:	e7d5      	b.n	800a462 <__hexnan+0xe2>

0800a4b6 <__ascii_mbtowc>:
 800a4b6:	b082      	sub	sp, #8
 800a4b8:	b901      	cbnz	r1, 800a4bc <__ascii_mbtowc+0x6>
 800a4ba:	a901      	add	r1, sp, #4
 800a4bc:	b142      	cbz	r2, 800a4d0 <__ascii_mbtowc+0x1a>
 800a4be:	b14b      	cbz	r3, 800a4d4 <__ascii_mbtowc+0x1e>
 800a4c0:	7813      	ldrb	r3, [r2, #0]
 800a4c2:	600b      	str	r3, [r1, #0]
 800a4c4:	7812      	ldrb	r2, [r2, #0]
 800a4c6:	1e10      	subs	r0, r2, #0
 800a4c8:	bf18      	it	ne
 800a4ca:	2001      	movne	r0, #1
 800a4cc:	b002      	add	sp, #8
 800a4ce:	4770      	bx	lr
 800a4d0:	4610      	mov	r0, r2
 800a4d2:	e7fb      	b.n	800a4cc <__ascii_mbtowc+0x16>
 800a4d4:	f06f 0001 	mvn.w	r0, #1
 800a4d8:	e7f8      	b.n	800a4cc <__ascii_mbtowc+0x16>

0800a4da <_realloc_r>:
 800a4da:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a4de:	4607      	mov	r7, r0
 800a4e0:	4614      	mov	r4, r2
 800a4e2:	460d      	mov	r5, r1
 800a4e4:	b921      	cbnz	r1, 800a4f0 <_realloc_r+0x16>
 800a4e6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a4ea:	4611      	mov	r1, r2
 800a4ec:	f7fd bc90 	b.w	8007e10 <_malloc_r>
 800a4f0:	b92a      	cbnz	r2, 800a4fe <_realloc_r+0x24>
 800a4f2:	f7fd fc19 	bl	8007d28 <_free_r>
 800a4f6:	4625      	mov	r5, r4
 800a4f8:	4628      	mov	r0, r5
 800a4fa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a4fe:	f000 f8c4 	bl	800a68a <_malloc_usable_size_r>
 800a502:	4284      	cmp	r4, r0
 800a504:	4606      	mov	r6, r0
 800a506:	d802      	bhi.n	800a50e <_realloc_r+0x34>
 800a508:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a50c:	d8f4      	bhi.n	800a4f8 <_realloc_r+0x1e>
 800a50e:	4621      	mov	r1, r4
 800a510:	4638      	mov	r0, r7
 800a512:	f7fd fc7d 	bl	8007e10 <_malloc_r>
 800a516:	4680      	mov	r8, r0
 800a518:	b908      	cbnz	r0, 800a51e <_realloc_r+0x44>
 800a51a:	4645      	mov	r5, r8
 800a51c:	e7ec      	b.n	800a4f8 <_realloc_r+0x1e>
 800a51e:	42b4      	cmp	r4, r6
 800a520:	4622      	mov	r2, r4
 800a522:	4629      	mov	r1, r5
 800a524:	bf28      	it	cs
 800a526:	4632      	movcs	r2, r6
 800a528:	f7ff fc42 	bl	8009db0 <memcpy>
 800a52c:	4629      	mov	r1, r5
 800a52e:	4638      	mov	r0, r7
 800a530:	f7fd fbfa 	bl	8007d28 <_free_r>
 800a534:	e7f1      	b.n	800a51a <_realloc_r+0x40>

0800a536 <__ascii_wctomb>:
 800a536:	4603      	mov	r3, r0
 800a538:	4608      	mov	r0, r1
 800a53a:	b141      	cbz	r1, 800a54e <__ascii_wctomb+0x18>
 800a53c:	2aff      	cmp	r2, #255	@ 0xff
 800a53e:	d904      	bls.n	800a54a <__ascii_wctomb+0x14>
 800a540:	228a      	movs	r2, #138	@ 0x8a
 800a542:	601a      	str	r2, [r3, #0]
 800a544:	f04f 30ff 	mov.w	r0, #4294967295
 800a548:	4770      	bx	lr
 800a54a:	700a      	strb	r2, [r1, #0]
 800a54c:	2001      	movs	r0, #1
 800a54e:	4770      	bx	lr

0800a550 <fiprintf>:
 800a550:	b40e      	push	{r1, r2, r3}
 800a552:	b503      	push	{r0, r1, lr}
 800a554:	4601      	mov	r1, r0
 800a556:	ab03      	add	r3, sp, #12
 800a558:	4805      	ldr	r0, [pc, #20]	@ (800a570 <fiprintf+0x20>)
 800a55a:	f853 2b04 	ldr.w	r2, [r3], #4
 800a55e:	6800      	ldr	r0, [r0, #0]
 800a560:	9301      	str	r3, [sp, #4]
 800a562:	f7ff f991 	bl	8009888 <_vfiprintf_r>
 800a566:	b002      	add	sp, #8
 800a568:	f85d eb04 	ldr.w	lr, [sp], #4
 800a56c:	b003      	add	sp, #12
 800a56e:	4770      	bx	lr
 800a570:	20000018 	.word	0x20000018

0800a574 <__swhatbuf_r>:
 800a574:	b570      	push	{r4, r5, r6, lr}
 800a576:	460c      	mov	r4, r1
 800a578:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a57c:	2900      	cmp	r1, #0
 800a57e:	b096      	sub	sp, #88	@ 0x58
 800a580:	4615      	mov	r5, r2
 800a582:	461e      	mov	r6, r3
 800a584:	da0d      	bge.n	800a5a2 <__swhatbuf_r+0x2e>
 800a586:	89a3      	ldrh	r3, [r4, #12]
 800a588:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a58c:	f04f 0100 	mov.w	r1, #0
 800a590:	bf14      	ite	ne
 800a592:	2340      	movne	r3, #64	@ 0x40
 800a594:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a598:	2000      	movs	r0, #0
 800a59a:	6031      	str	r1, [r6, #0]
 800a59c:	602b      	str	r3, [r5, #0]
 800a59e:	b016      	add	sp, #88	@ 0x58
 800a5a0:	bd70      	pop	{r4, r5, r6, pc}
 800a5a2:	466a      	mov	r2, sp
 800a5a4:	f000 f848 	bl	800a638 <_fstat_r>
 800a5a8:	2800      	cmp	r0, #0
 800a5aa:	dbec      	blt.n	800a586 <__swhatbuf_r+0x12>
 800a5ac:	9901      	ldr	r1, [sp, #4]
 800a5ae:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a5b2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a5b6:	4259      	negs	r1, r3
 800a5b8:	4159      	adcs	r1, r3
 800a5ba:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a5be:	e7eb      	b.n	800a598 <__swhatbuf_r+0x24>

0800a5c0 <__smakebuf_r>:
 800a5c0:	898b      	ldrh	r3, [r1, #12]
 800a5c2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a5c4:	079d      	lsls	r5, r3, #30
 800a5c6:	4606      	mov	r6, r0
 800a5c8:	460c      	mov	r4, r1
 800a5ca:	d507      	bpl.n	800a5dc <__smakebuf_r+0x1c>
 800a5cc:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a5d0:	6023      	str	r3, [r4, #0]
 800a5d2:	6123      	str	r3, [r4, #16]
 800a5d4:	2301      	movs	r3, #1
 800a5d6:	6163      	str	r3, [r4, #20]
 800a5d8:	b003      	add	sp, #12
 800a5da:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a5dc:	ab01      	add	r3, sp, #4
 800a5de:	466a      	mov	r2, sp
 800a5e0:	f7ff ffc8 	bl	800a574 <__swhatbuf_r>
 800a5e4:	9f00      	ldr	r7, [sp, #0]
 800a5e6:	4605      	mov	r5, r0
 800a5e8:	4639      	mov	r1, r7
 800a5ea:	4630      	mov	r0, r6
 800a5ec:	f7fd fc10 	bl	8007e10 <_malloc_r>
 800a5f0:	b948      	cbnz	r0, 800a606 <__smakebuf_r+0x46>
 800a5f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a5f6:	059a      	lsls	r2, r3, #22
 800a5f8:	d4ee      	bmi.n	800a5d8 <__smakebuf_r+0x18>
 800a5fa:	f023 0303 	bic.w	r3, r3, #3
 800a5fe:	f043 0302 	orr.w	r3, r3, #2
 800a602:	81a3      	strh	r3, [r4, #12]
 800a604:	e7e2      	b.n	800a5cc <__smakebuf_r+0xc>
 800a606:	89a3      	ldrh	r3, [r4, #12]
 800a608:	6020      	str	r0, [r4, #0]
 800a60a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a60e:	81a3      	strh	r3, [r4, #12]
 800a610:	9b01      	ldr	r3, [sp, #4]
 800a612:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a616:	b15b      	cbz	r3, 800a630 <__smakebuf_r+0x70>
 800a618:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a61c:	4630      	mov	r0, r6
 800a61e:	f000 f81d 	bl	800a65c <_isatty_r>
 800a622:	b128      	cbz	r0, 800a630 <__smakebuf_r+0x70>
 800a624:	89a3      	ldrh	r3, [r4, #12]
 800a626:	f023 0303 	bic.w	r3, r3, #3
 800a62a:	f043 0301 	orr.w	r3, r3, #1
 800a62e:	81a3      	strh	r3, [r4, #12]
 800a630:	89a3      	ldrh	r3, [r4, #12]
 800a632:	431d      	orrs	r5, r3
 800a634:	81a5      	strh	r5, [r4, #12]
 800a636:	e7cf      	b.n	800a5d8 <__smakebuf_r+0x18>

0800a638 <_fstat_r>:
 800a638:	b538      	push	{r3, r4, r5, lr}
 800a63a:	4d07      	ldr	r5, [pc, #28]	@ (800a658 <_fstat_r+0x20>)
 800a63c:	2300      	movs	r3, #0
 800a63e:	4604      	mov	r4, r0
 800a640:	4608      	mov	r0, r1
 800a642:	4611      	mov	r1, r2
 800a644:	602b      	str	r3, [r5, #0]
 800a646:	f7f8 fb80 	bl	8002d4a <_fstat>
 800a64a:	1c43      	adds	r3, r0, #1
 800a64c:	d102      	bne.n	800a654 <_fstat_r+0x1c>
 800a64e:	682b      	ldr	r3, [r5, #0]
 800a650:	b103      	cbz	r3, 800a654 <_fstat_r+0x1c>
 800a652:	6023      	str	r3, [r4, #0]
 800a654:	bd38      	pop	{r3, r4, r5, pc}
 800a656:	bf00      	nop
 800a658:	20000590 	.word	0x20000590

0800a65c <_isatty_r>:
 800a65c:	b538      	push	{r3, r4, r5, lr}
 800a65e:	4d06      	ldr	r5, [pc, #24]	@ (800a678 <_isatty_r+0x1c>)
 800a660:	2300      	movs	r3, #0
 800a662:	4604      	mov	r4, r0
 800a664:	4608      	mov	r0, r1
 800a666:	602b      	str	r3, [r5, #0]
 800a668:	f7f8 fb7f 	bl	8002d6a <_isatty>
 800a66c:	1c43      	adds	r3, r0, #1
 800a66e:	d102      	bne.n	800a676 <_isatty_r+0x1a>
 800a670:	682b      	ldr	r3, [r5, #0]
 800a672:	b103      	cbz	r3, 800a676 <_isatty_r+0x1a>
 800a674:	6023      	str	r3, [r4, #0]
 800a676:	bd38      	pop	{r3, r4, r5, pc}
 800a678:	20000590 	.word	0x20000590

0800a67c <abort>:
 800a67c:	b508      	push	{r3, lr}
 800a67e:	2006      	movs	r0, #6
 800a680:	f000 f834 	bl	800a6ec <raise>
 800a684:	2001      	movs	r0, #1
 800a686:	f7f8 fb10 	bl	8002caa <_exit>

0800a68a <_malloc_usable_size_r>:
 800a68a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a68e:	1f18      	subs	r0, r3, #4
 800a690:	2b00      	cmp	r3, #0
 800a692:	bfbc      	itt	lt
 800a694:	580b      	ldrlt	r3, [r1, r0]
 800a696:	18c0      	addlt	r0, r0, r3
 800a698:	4770      	bx	lr

0800a69a <_raise_r>:
 800a69a:	291f      	cmp	r1, #31
 800a69c:	b538      	push	{r3, r4, r5, lr}
 800a69e:	4605      	mov	r5, r0
 800a6a0:	460c      	mov	r4, r1
 800a6a2:	d904      	bls.n	800a6ae <_raise_r+0x14>
 800a6a4:	2316      	movs	r3, #22
 800a6a6:	6003      	str	r3, [r0, #0]
 800a6a8:	f04f 30ff 	mov.w	r0, #4294967295
 800a6ac:	bd38      	pop	{r3, r4, r5, pc}
 800a6ae:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800a6b0:	b112      	cbz	r2, 800a6b8 <_raise_r+0x1e>
 800a6b2:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a6b6:	b94b      	cbnz	r3, 800a6cc <_raise_r+0x32>
 800a6b8:	4628      	mov	r0, r5
 800a6ba:	f000 f831 	bl	800a720 <_getpid_r>
 800a6be:	4622      	mov	r2, r4
 800a6c0:	4601      	mov	r1, r0
 800a6c2:	4628      	mov	r0, r5
 800a6c4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a6c8:	f000 b818 	b.w	800a6fc <_kill_r>
 800a6cc:	2b01      	cmp	r3, #1
 800a6ce:	d00a      	beq.n	800a6e6 <_raise_r+0x4c>
 800a6d0:	1c59      	adds	r1, r3, #1
 800a6d2:	d103      	bne.n	800a6dc <_raise_r+0x42>
 800a6d4:	2316      	movs	r3, #22
 800a6d6:	6003      	str	r3, [r0, #0]
 800a6d8:	2001      	movs	r0, #1
 800a6da:	e7e7      	b.n	800a6ac <_raise_r+0x12>
 800a6dc:	2100      	movs	r1, #0
 800a6de:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800a6e2:	4620      	mov	r0, r4
 800a6e4:	4798      	blx	r3
 800a6e6:	2000      	movs	r0, #0
 800a6e8:	e7e0      	b.n	800a6ac <_raise_r+0x12>
	...

0800a6ec <raise>:
 800a6ec:	4b02      	ldr	r3, [pc, #8]	@ (800a6f8 <raise+0xc>)
 800a6ee:	4601      	mov	r1, r0
 800a6f0:	6818      	ldr	r0, [r3, #0]
 800a6f2:	f7ff bfd2 	b.w	800a69a <_raise_r>
 800a6f6:	bf00      	nop
 800a6f8:	20000018 	.word	0x20000018

0800a6fc <_kill_r>:
 800a6fc:	b538      	push	{r3, r4, r5, lr}
 800a6fe:	4d07      	ldr	r5, [pc, #28]	@ (800a71c <_kill_r+0x20>)
 800a700:	2300      	movs	r3, #0
 800a702:	4604      	mov	r4, r0
 800a704:	4608      	mov	r0, r1
 800a706:	4611      	mov	r1, r2
 800a708:	602b      	str	r3, [r5, #0]
 800a70a:	f7f8 fabe 	bl	8002c8a <_kill>
 800a70e:	1c43      	adds	r3, r0, #1
 800a710:	d102      	bne.n	800a718 <_kill_r+0x1c>
 800a712:	682b      	ldr	r3, [r5, #0]
 800a714:	b103      	cbz	r3, 800a718 <_kill_r+0x1c>
 800a716:	6023      	str	r3, [r4, #0]
 800a718:	bd38      	pop	{r3, r4, r5, pc}
 800a71a:	bf00      	nop
 800a71c:	20000590 	.word	0x20000590

0800a720 <_getpid_r>:
 800a720:	f7f8 baab 	b.w	8002c7a <_getpid>

0800a724 <powf>:
 800a724:	b508      	push	{r3, lr}
 800a726:	ed2d 8b04 	vpush	{d8-d9}
 800a72a:	eeb0 8a60 	vmov.f32	s16, s1
 800a72e:	eeb0 9a40 	vmov.f32	s18, s0
 800a732:	f000 f87b 	bl	800a82c <__ieee754_powf>
 800a736:	eeb4 8a48 	vcmp.f32	s16, s16
 800a73a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a73e:	eef0 8a40 	vmov.f32	s17, s0
 800a742:	d63e      	bvs.n	800a7c2 <powf+0x9e>
 800a744:	eeb5 9a40 	vcmp.f32	s18, #0.0
 800a748:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a74c:	d112      	bne.n	800a774 <powf+0x50>
 800a74e:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800a752:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a756:	d039      	beq.n	800a7cc <powf+0xa8>
 800a758:	eeb0 0a48 	vmov.f32	s0, s16
 800a75c:	f000 f858 	bl	800a810 <finitef>
 800a760:	b378      	cbz	r0, 800a7c2 <powf+0x9e>
 800a762:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800a766:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a76a:	d52a      	bpl.n	800a7c2 <powf+0x9e>
 800a76c:	f7fc fc4e 	bl	800700c <__errno>
 800a770:	2322      	movs	r3, #34	@ 0x22
 800a772:	e014      	b.n	800a79e <powf+0x7a>
 800a774:	f000 f84c 	bl	800a810 <finitef>
 800a778:	b998      	cbnz	r0, 800a7a2 <powf+0x7e>
 800a77a:	eeb0 0a49 	vmov.f32	s0, s18
 800a77e:	f000 f847 	bl	800a810 <finitef>
 800a782:	b170      	cbz	r0, 800a7a2 <powf+0x7e>
 800a784:	eeb0 0a48 	vmov.f32	s0, s16
 800a788:	f000 f842 	bl	800a810 <finitef>
 800a78c:	b148      	cbz	r0, 800a7a2 <powf+0x7e>
 800a78e:	eef4 8a68 	vcmp.f32	s17, s17
 800a792:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a796:	d7e9      	bvc.n	800a76c <powf+0x48>
 800a798:	f7fc fc38 	bl	800700c <__errno>
 800a79c:	2321      	movs	r3, #33	@ 0x21
 800a79e:	6003      	str	r3, [r0, #0]
 800a7a0:	e00f      	b.n	800a7c2 <powf+0x9e>
 800a7a2:	eef5 8a40 	vcmp.f32	s17, #0.0
 800a7a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a7aa:	d10a      	bne.n	800a7c2 <powf+0x9e>
 800a7ac:	eeb0 0a49 	vmov.f32	s0, s18
 800a7b0:	f000 f82e 	bl	800a810 <finitef>
 800a7b4:	b128      	cbz	r0, 800a7c2 <powf+0x9e>
 800a7b6:	eeb0 0a48 	vmov.f32	s0, s16
 800a7ba:	f000 f829 	bl	800a810 <finitef>
 800a7be:	2800      	cmp	r0, #0
 800a7c0:	d1d4      	bne.n	800a76c <powf+0x48>
 800a7c2:	eeb0 0a68 	vmov.f32	s0, s17
 800a7c6:	ecbd 8b04 	vpop	{d8-d9}
 800a7ca:	bd08      	pop	{r3, pc}
 800a7cc:	eef7 8a00 	vmov.f32	s17, #112	@ 0x3f800000  1.0
 800a7d0:	e7f7      	b.n	800a7c2 <powf+0x9e>
	...

0800a7d4 <sqrtf>:
 800a7d4:	b508      	push	{r3, lr}
 800a7d6:	ed2d 8b02 	vpush	{d8}
 800a7da:	eeb0 8a40 	vmov.f32	s16, s0
 800a7de:	f000 f821 	bl	800a824 <__ieee754_sqrtf>
 800a7e2:	eeb4 8a48 	vcmp.f32	s16, s16
 800a7e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a7ea:	d60c      	bvs.n	800a806 <sqrtf+0x32>
 800a7ec:	eddf 8a07 	vldr	s17, [pc, #28]	@ 800a80c <sqrtf+0x38>
 800a7f0:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800a7f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a7f8:	d505      	bpl.n	800a806 <sqrtf+0x32>
 800a7fa:	f7fc fc07 	bl	800700c <__errno>
 800a7fe:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800a802:	2321      	movs	r3, #33	@ 0x21
 800a804:	6003      	str	r3, [r0, #0]
 800a806:	ecbd 8b02 	vpop	{d8}
 800a80a:	bd08      	pop	{r3, pc}
 800a80c:	00000000 	.word	0x00000000

0800a810 <finitef>:
 800a810:	ee10 3a10 	vmov	r3, s0
 800a814:	f023 4000 	bic.w	r0, r3, #2147483648	@ 0x80000000
 800a818:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 800a81c:	bfac      	ite	ge
 800a81e:	2000      	movge	r0, #0
 800a820:	2001      	movlt	r0, #1
 800a822:	4770      	bx	lr

0800a824 <__ieee754_sqrtf>:
 800a824:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800a828:	4770      	bx	lr
	...

0800a82c <__ieee754_powf>:
 800a82c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a830:	ee10 4a90 	vmov	r4, s1
 800a834:	f034 4900 	bics.w	r9, r4, #2147483648	@ 0x80000000
 800a838:	ed2d 8b02 	vpush	{d8}
 800a83c:	ee10 6a10 	vmov	r6, s0
 800a840:	eeb0 8a40 	vmov.f32	s16, s0
 800a844:	eef0 8a60 	vmov.f32	s17, s1
 800a848:	d10c      	bne.n	800a864 <__ieee754_powf+0x38>
 800a84a:	f486 0680 	eor.w	r6, r6, #4194304	@ 0x400000
 800a84e:	0076      	lsls	r6, r6, #1
 800a850:	f516 0f00 	cmn.w	r6, #8388608	@ 0x800000
 800a854:	f240 8274 	bls.w	800ad40 <__ieee754_powf+0x514>
 800a858:	ee38 0a28 	vadd.f32	s0, s16, s17
 800a85c:	ecbd 8b02 	vpop	{d8}
 800a860:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a864:	f026 4800 	bic.w	r8, r6, #2147483648	@ 0x80000000
 800a868:	f1b8 4fff 	cmp.w	r8, #2139095040	@ 0x7f800000
 800a86c:	d802      	bhi.n	800a874 <__ieee754_powf+0x48>
 800a86e:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 800a872:	d908      	bls.n	800a886 <__ieee754_powf+0x5a>
 800a874:	f1b6 5f7e 	cmp.w	r6, #1065353216	@ 0x3f800000
 800a878:	d1ee      	bne.n	800a858 <__ieee754_powf+0x2c>
 800a87a:	f484 0480 	eor.w	r4, r4, #4194304	@ 0x400000
 800a87e:	0064      	lsls	r4, r4, #1
 800a880:	f514 0f00 	cmn.w	r4, #8388608	@ 0x800000
 800a884:	e7e6      	b.n	800a854 <__ieee754_powf+0x28>
 800a886:	2e00      	cmp	r6, #0
 800a888:	da1f      	bge.n	800a8ca <__ieee754_powf+0x9e>
 800a88a:	f1b9 4f97 	cmp.w	r9, #1266679808	@ 0x4b800000
 800a88e:	f080 8260 	bcs.w	800ad52 <__ieee754_powf+0x526>
 800a892:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 800a896:	d32f      	bcc.n	800a8f8 <__ieee754_powf+0xcc>
 800a898:	ea4f 53e9 	mov.w	r3, r9, asr #23
 800a89c:	f1c3 0396 	rsb	r3, r3, #150	@ 0x96
 800a8a0:	fa49 f503 	asr.w	r5, r9, r3
 800a8a4:	fa05 f303 	lsl.w	r3, r5, r3
 800a8a8:	454b      	cmp	r3, r9
 800a8aa:	d123      	bne.n	800a8f4 <__ieee754_powf+0xc8>
 800a8ac:	f005 0501 	and.w	r5, r5, #1
 800a8b0:	f1c5 0502 	rsb	r5, r5, #2
 800a8b4:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 800a8b8:	d11f      	bne.n	800a8fa <__ieee754_powf+0xce>
 800a8ba:	2c00      	cmp	r4, #0
 800a8bc:	f280 8246 	bge.w	800ad4c <__ieee754_powf+0x520>
 800a8c0:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800a8c4:	ee87 0a88 	vdiv.f32	s0, s15, s16
 800a8c8:	e7c8      	b.n	800a85c <__ieee754_powf+0x30>
 800a8ca:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 800a8ce:	d111      	bne.n	800a8f4 <__ieee754_powf+0xc8>
 800a8d0:	f1b8 5f7e 	cmp.w	r8, #1065353216	@ 0x3f800000
 800a8d4:	f000 8234 	beq.w	800ad40 <__ieee754_powf+0x514>
 800a8d8:	d906      	bls.n	800a8e8 <__ieee754_powf+0xbc>
 800a8da:	ed9f 0ac5 	vldr	s0, [pc, #788]	@ 800abf0 <__ieee754_powf+0x3c4>
 800a8de:	2c00      	cmp	r4, #0
 800a8e0:	bfa8      	it	ge
 800a8e2:	eeb0 0a68 	vmovge.f32	s0, s17
 800a8e6:	e7b9      	b.n	800a85c <__ieee754_powf+0x30>
 800a8e8:	2c00      	cmp	r4, #0
 800a8ea:	f280 822c 	bge.w	800ad46 <__ieee754_powf+0x51a>
 800a8ee:	eeb1 0a68 	vneg.f32	s0, s17
 800a8f2:	e7b3      	b.n	800a85c <__ieee754_powf+0x30>
 800a8f4:	2500      	movs	r5, #0
 800a8f6:	e7dd      	b.n	800a8b4 <__ieee754_powf+0x88>
 800a8f8:	2500      	movs	r5, #0
 800a8fa:	f1b4 4f80 	cmp.w	r4, #1073741824	@ 0x40000000
 800a8fe:	d102      	bne.n	800a906 <__ieee754_powf+0xda>
 800a900:	ee28 0a08 	vmul.f32	s0, s16, s16
 800a904:	e7aa      	b.n	800a85c <__ieee754_powf+0x30>
 800a906:	f1b4 5f7c 	cmp.w	r4, #1056964608	@ 0x3f000000
 800a90a:	f040 8227 	bne.w	800ad5c <__ieee754_powf+0x530>
 800a90e:	2e00      	cmp	r6, #0
 800a910:	f2c0 8224 	blt.w	800ad5c <__ieee754_powf+0x530>
 800a914:	eeb0 0a48 	vmov.f32	s0, s16
 800a918:	ecbd 8b02 	vpop	{d8}
 800a91c:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a920:	f7ff bf80 	b.w	800a824 <__ieee754_sqrtf>
 800a924:	2d01      	cmp	r5, #1
 800a926:	d199      	bne.n	800a85c <__ieee754_powf+0x30>
 800a928:	eeb1 0a40 	vneg.f32	s0, s0
 800a92c:	e796      	b.n	800a85c <__ieee754_powf+0x30>
 800a92e:	0ff0      	lsrs	r0, r6, #31
 800a930:	3801      	subs	r0, #1
 800a932:	ea55 0300 	orrs.w	r3, r5, r0
 800a936:	d104      	bne.n	800a942 <__ieee754_powf+0x116>
 800a938:	ee38 8a48 	vsub.f32	s16, s16, s16
 800a93c:	ee88 0a08 	vdiv.f32	s0, s16, s16
 800a940:	e78c      	b.n	800a85c <__ieee754_powf+0x30>
 800a942:	f1b9 4f9a 	cmp.w	r9, #1291845632	@ 0x4d000000
 800a946:	d96d      	bls.n	800aa24 <__ieee754_powf+0x1f8>
 800a948:	4baa      	ldr	r3, [pc, #680]	@ (800abf4 <__ieee754_powf+0x3c8>)
 800a94a:	4598      	cmp	r8, r3
 800a94c:	d808      	bhi.n	800a960 <__ieee754_powf+0x134>
 800a94e:	2c00      	cmp	r4, #0
 800a950:	da0b      	bge.n	800a96a <__ieee754_powf+0x13e>
 800a952:	2000      	movs	r0, #0
 800a954:	ecbd 8b02 	vpop	{d8}
 800a958:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a95c:	f000 bac2 	b.w	800aee4 <__math_oflowf>
 800a960:	4ba5      	ldr	r3, [pc, #660]	@ (800abf8 <__ieee754_powf+0x3cc>)
 800a962:	4598      	cmp	r8, r3
 800a964:	d908      	bls.n	800a978 <__ieee754_powf+0x14c>
 800a966:	2c00      	cmp	r4, #0
 800a968:	dcf3      	bgt.n	800a952 <__ieee754_powf+0x126>
 800a96a:	2000      	movs	r0, #0
 800a96c:	ecbd 8b02 	vpop	{d8}
 800a970:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a974:	f000 bab0 	b.w	800aed8 <__math_uflowf>
 800a978:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800a97c:	ee30 0a67 	vsub.f32	s0, s0, s15
 800a980:	eddf 6a9e 	vldr	s13, [pc, #632]	@ 800abfc <__ieee754_powf+0x3d0>
 800a984:	eef5 7a00 	vmov.f32	s15, #80	@ 0x3e800000  0.250
 800a988:	eee0 6a67 	vfms.f32	s13, s0, s15
 800a98c:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800a990:	eee6 7ac0 	vfms.f32	s15, s13, s0
 800a994:	ee20 7a00 	vmul.f32	s14, s0, s0
 800a998:	eddf 6a99 	vldr	s13, [pc, #612]	@ 800ac00 <__ieee754_powf+0x3d4>
 800a99c:	ee27 7a27 	vmul.f32	s14, s14, s15
 800a9a0:	eddf 7a98 	vldr	s15, [pc, #608]	@ 800ac04 <__ieee754_powf+0x3d8>
 800a9a4:	ee67 7ac7 	vnmul.f32	s15, s15, s14
 800a9a8:	ed9f 7a97 	vldr	s14, [pc, #604]	@ 800ac08 <__ieee754_powf+0x3dc>
 800a9ac:	eee0 7a07 	vfma.f32	s15, s0, s14
 800a9b0:	eeb0 7a67 	vmov.f32	s14, s15
 800a9b4:	eea0 7a26 	vfma.f32	s14, s0, s13
 800a9b8:	ee17 3a10 	vmov	r3, s14
 800a9bc:	f36f 030b 	bfc	r3, #0, #12
 800a9c0:	ee07 3a10 	vmov	s14, r3
 800a9c4:	eeb0 6a47 	vmov.f32	s12, s14
 800a9c8:	eea0 6a66 	vfms.f32	s12, s0, s13
 800a9cc:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800a9d0:	3d01      	subs	r5, #1
 800a9d2:	4305      	orrs	r5, r0
 800a9d4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a9d8:	eebf 8a00 	vmov.f32	s16, #240	@ 0xbf800000 -1.0
 800a9dc:	f36f 040b 	bfc	r4, #0, #12
 800a9e0:	bf18      	it	ne
 800a9e2:	eeb0 8a66 	vmovne.f32	s16, s13
 800a9e6:	ee06 4a90 	vmov	s13, r4
 800a9ea:	ee67 0aa8 	vmul.f32	s1, s15, s17
 800a9ee:	ee38 6ae6 	vsub.f32	s12, s17, s13
 800a9f2:	ee67 7a26 	vmul.f32	s15, s14, s13
 800a9f6:	eee6 0a07 	vfma.f32	s1, s12, s14
 800a9fa:	ee30 7aa7 	vadd.f32	s14, s1, s15
 800a9fe:	ee17 1a10 	vmov	r1, s14
 800aa02:	2900      	cmp	r1, #0
 800aa04:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800aa08:	f340 80dd 	ble.w	800abc6 <__ieee754_powf+0x39a>
 800aa0c:	f1b3 4f86 	cmp.w	r3, #1124073472	@ 0x43000000
 800aa10:	f240 80ca 	bls.w	800aba8 <__ieee754_powf+0x37c>
 800aa14:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800aa18:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800aa1c:	bf4c      	ite	mi
 800aa1e:	2001      	movmi	r0, #1
 800aa20:	2000      	movpl	r0, #0
 800aa22:	e797      	b.n	800a954 <__ieee754_powf+0x128>
 800aa24:	f016 4fff 	tst.w	r6, #2139095040	@ 0x7f800000
 800aa28:	bf01      	itttt	eq
 800aa2a:	eddf 7a78 	vldreq	s15, [pc, #480]	@ 800ac0c <__ieee754_powf+0x3e0>
 800aa2e:	ee60 7a27 	vmuleq.f32	s15, s0, s15
 800aa32:	f06f 0317 	mvneq.w	r3, #23
 800aa36:	ee17 7a90 	vmoveq	r7, s15
 800aa3a:	ea4f 52e7 	mov.w	r2, r7, asr #23
 800aa3e:	bf18      	it	ne
 800aa40:	2300      	movne	r3, #0
 800aa42:	3a7f      	subs	r2, #127	@ 0x7f
 800aa44:	441a      	add	r2, r3
 800aa46:	4b72      	ldr	r3, [pc, #456]	@ (800ac10 <__ieee754_powf+0x3e4>)
 800aa48:	f3c7 0716 	ubfx	r7, r7, #0, #23
 800aa4c:	429f      	cmp	r7, r3
 800aa4e:	f047 517e 	orr.w	r1, r7, #1065353216	@ 0x3f800000
 800aa52:	dd06      	ble.n	800aa62 <__ieee754_powf+0x236>
 800aa54:	4b6f      	ldr	r3, [pc, #444]	@ (800ac14 <__ieee754_powf+0x3e8>)
 800aa56:	429f      	cmp	r7, r3
 800aa58:	f340 80a4 	ble.w	800aba4 <__ieee754_powf+0x378>
 800aa5c:	3201      	adds	r2, #1
 800aa5e:	f5a1 0100 	sub.w	r1, r1, #8388608	@ 0x800000
 800aa62:	2600      	movs	r6, #0
 800aa64:	4b6c      	ldr	r3, [pc, #432]	@ (800ac18 <__ieee754_powf+0x3ec>)
 800aa66:	eb03 0386 	add.w	r3, r3, r6, lsl #2
 800aa6a:	ee07 1a10 	vmov	s14, r1
 800aa6e:	edd3 5a00 	vldr	s11, [r3]
 800aa72:	4b6a      	ldr	r3, [pc, #424]	@ (800ac1c <__ieee754_powf+0x3f0>)
 800aa74:	ee75 7a87 	vadd.f32	s15, s11, s14
 800aa78:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800aa7c:	eec6 4aa7 	vdiv.f32	s9, s13, s15
 800aa80:	1049      	asrs	r1, r1, #1
 800aa82:	f041 5100 	orr.w	r1, r1, #536870912	@ 0x20000000
 800aa86:	f501 2180 	add.w	r1, r1, #262144	@ 0x40000
 800aa8a:	eb01 5146 	add.w	r1, r1, r6, lsl #21
 800aa8e:	ee37 6a65 	vsub.f32	s12, s14, s11
 800aa92:	ee07 1a90 	vmov	s15, r1
 800aa96:	ee26 5a24 	vmul.f32	s10, s12, s9
 800aa9a:	ee77 5ae5 	vsub.f32	s11, s15, s11
 800aa9e:	ee15 7a10 	vmov	r7, s10
 800aaa2:	401f      	ands	r7, r3
 800aaa4:	ee06 7a90 	vmov	s13, r7
 800aaa8:	eea6 6ae7 	vfms.f32	s12, s13, s15
 800aaac:	ee37 7a65 	vsub.f32	s14, s14, s11
 800aab0:	ee65 7a05 	vmul.f32	s15, s10, s10
 800aab4:	eea6 6ac7 	vfms.f32	s12, s13, s14
 800aab8:	eddf 5a59 	vldr	s11, [pc, #356]	@ 800ac20 <__ieee754_powf+0x3f4>
 800aabc:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 800ac24 <__ieee754_powf+0x3f8>
 800aac0:	eee7 5a87 	vfma.f32	s11, s15, s14
 800aac4:	ed9f 7a58 	vldr	s14, [pc, #352]	@ 800ac28 <__ieee754_powf+0x3fc>
 800aac8:	eea5 7aa7 	vfma.f32	s14, s11, s15
 800aacc:	eddf 5a4b 	vldr	s11, [pc, #300]	@ 800abfc <__ieee754_powf+0x3d0>
 800aad0:	eee7 5a27 	vfma.f32	s11, s14, s15
 800aad4:	ed9f 7a55 	vldr	s14, [pc, #340]	@ 800ac2c <__ieee754_powf+0x400>
 800aad8:	eea5 7aa7 	vfma.f32	s14, s11, s15
 800aadc:	eddf 5a54 	vldr	s11, [pc, #336]	@ 800ac30 <__ieee754_powf+0x404>
 800aae0:	ee26 6a24 	vmul.f32	s12, s12, s9
 800aae4:	eee7 5a27 	vfma.f32	s11, s14, s15
 800aae8:	ee35 7a26 	vadd.f32	s14, s10, s13
 800aaec:	ee67 4aa7 	vmul.f32	s9, s15, s15
 800aaf0:	ee27 7a06 	vmul.f32	s14, s14, s12
 800aaf4:	eef0 7a08 	vmov.f32	s15, #8	@ 0x40400000  3.0
 800aaf8:	eea4 7aa5 	vfma.f32	s14, s9, s11
 800aafc:	eef0 5a67 	vmov.f32	s11, s15
 800ab00:	eee6 5aa6 	vfma.f32	s11, s13, s13
 800ab04:	ee75 5a87 	vadd.f32	s11, s11, s14
 800ab08:	ee15 1a90 	vmov	r1, s11
 800ab0c:	4019      	ands	r1, r3
 800ab0e:	ee05 1a90 	vmov	s11, r1
 800ab12:	ee75 7ae7 	vsub.f32	s15, s11, s15
 800ab16:	eee6 7ae6 	vfms.f32	s15, s13, s13
 800ab1a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ab1e:	ee67 7a85 	vmul.f32	s15, s15, s10
 800ab22:	eee6 7a25 	vfma.f32	s15, s12, s11
 800ab26:	eeb0 6a67 	vmov.f32	s12, s15
 800ab2a:	eea6 6aa5 	vfma.f32	s12, s13, s11
 800ab2e:	ee16 1a10 	vmov	r1, s12
 800ab32:	4019      	ands	r1, r3
 800ab34:	ee06 1a10 	vmov	s12, r1
 800ab38:	eeb0 7a46 	vmov.f32	s14, s12
 800ab3c:	eea6 7ae5 	vfms.f32	s14, s13, s11
 800ab40:	493c      	ldr	r1, [pc, #240]	@ (800ac34 <__ieee754_powf+0x408>)
 800ab42:	eb01 0186 	add.w	r1, r1, r6, lsl #2
 800ab46:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ab4a:	ed9f 7a3b 	vldr	s14, [pc, #236]	@ 800ac38 <__ieee754_powf+0x40c>
 800ab4e:	eddf 5a3b 	vldr	s11, [pc, #236]	@ 800ac3c <__ieee754_powf+0x410>
 800ab52:	ee67 7a87 	vmul.f32	s15, s15, s14
 800ab56:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 800ac40 <__ieee754_powf+0x414>
 800ab5a:	eee6 7a07 	vfma.f32	s15, s12, s14
 800ab5e:	ed91 7a00 	vldr	s14, [r1]
 800ab62:	ee77 7a87 	vadd.f32	s15, s15, s14
 800ab66:	ee07 2a10 	vmov	s14, r2
 800ab6a:	4a36      	ldr	r2, [pc, #216]	@ (800ac44 <__ieee754_powf+0x418>)
 800ab6c:	eef8 6ac7 	vcvt.f32.s32	s13, s14
 800ab70:	eeb0 7a67 	vmov.f32	s14, s15
 800ab74:	eea6 7a25 	vfma.f32	s14, s12, s11
 800ab78:	eb02 0286 	add.w	r2, r2, r6, lsl #2
 800ab7c:	ed92 5a00 	vldr	s10, [r2]
 800ab80:	ee37 7a05 	vadd.f32	s14, s14, s10
 800ab84:	ee37 7a26 	vadd.f32	s14, s14, s13
 800ab88:	ee17 2a10 	vmov	r2, s14
 800ab8c:	401a      	ands	r2, r3
 800ab8e:	ee07 2a10 	vmov	s14, r2
 800ab92:	ee77 6a66 	vsub.f32	s13, s14, s13
 800ab96:	ee76 6ac5 	vsub.f32	s13, s13, s10
 800ab9a:	eee6 6a65 	vfms.f32	s13, s12, s11
 800ab9e:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800aba2:	e715      	b.n	800a9d0 <__ieee754_powf+0x1a4>
 800aba4:	2601      	movs	r6, #1
 800aba6:	e75d      	b.n	800aa64 <__ieee754_powf+0x238>
 800aba8:	d152      	bne.n	800ac50 <__ieee754_powf+0x424>
 800abaa:	eddf 6a27 	vldr	s13, [pc, #156]	@ 800ac48 <__ieee754_powf+0x41c>
 800abae:	ee37 7a67 	vsub.f32	s14, s14, s15
 800abb2:	ee70 6aa6 	vadd.f32	s13, s1, s13
 800abb6:	eef4 6ac7 	vcmpe.f32	s13, s14
 800abba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800abbe:	f73f af29 	bgt.w	800aa14 <__ieee754_powf+0x1e8>
 800abc2:	2386      	movs	r3, #134	@ 0x86
 800abc4:	e048      	b.n	800ac58 <__ieee754_powf+0x42c>
 800abc6:	4a21      	ldr	r2, [pc, #132]	@ (800ac4c <__ieee754_powf+0x420>)
 800abc8:	4293      	cmp	r3, r2
 800abca:	d907      	bls.n	800abdc <__ieee754_powf+0x3b0>
 800abcc:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800abd0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800abd4:	bf4c      	ite	mi
 800abd6:	2001      	movmi	r0, #1
 800abd8:	2000      	movpl	r0, #0
 800abda:	e6c7      	b.n	800a96c <__ieee754_powf+0x140>
 800abdc:	d138      	bne.n	800ac50 <__ieee754_powf+0x424>
 800abde:	ee37 7a67 	vsub.f32	s14, s14, s15
 800abe2:	eeb4 7ae0 	vcmpe.f32	s14, s1
 800abe6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800abea:	dbea      	blt.n	800abc2 <__ieee754_powf+0x396>
 800abec:	e7ee      	b.n	800abcc <__ieee754_powf+0x3a0>
 800abee:	bf00      	nop
 800abf0:	00000000 	.word	0x00000000
 800abf4:	3f7ffff3 	.word	0x3f7ffff3
 800abf8:	3f800007 	.word	0x3f800007
 800abfc:	3eaaaaab 	.word	0x3eaaaaab
 800ac00:	3fb8aa00 	.word	0x3fb8aa00
 800ac04:	3fb8aa3b 	.word	0x3fb8aa3b
 800ac08:	36eca570 	.word	0x36eca570
 800ac0c:	4b800000 	.word	0x4b800000
 800ac10:	001cc471 	.word	0x001cc471
 800ac14:	005db3d6 	.word	0x005db3d6
 800ac18:	0800bd34 	.word	0x0800bd34
 800ac1c:	fffff000 	.word	0xfffff000
 800ac20:	3e6c3255 	.word	0x3e6c3255
 800ac24:	3e53f142 	.word	0x3e53f142
 800ac28:	3e8ba305 	.word	0x3e8ba305
 800ac2c:	3edb6db7 	.word	0x3edb6db7
 800ac30:	3f19999a 	.word	0x3f19999a
 800ac34:	0800bd24 	.word	0x0800bd24
 800ac38:	3f76384f 	.word	0x3f76384f
 800ac3c:	3f763800 	.word	0x3f763800
 800ac40:	369dc3a0 	.word	0x369dc3a0
 800ac44:	0800bd2c 	.word	0x0800bd2c
 800ac48:	3338aa3c 	.word	0x3338aa3c
 800ac4c:	43160000 	.word	0x43160000
 800ac50:	f1b3 5f7c 	cmp.w	r3, #1056964608	@ 0x3f000000
 800ac54:	d96f      	bls.n	800ad36 <__ieee754_powf+0x50a>
 800ac56:	15db      	asrs	r3, r3, #23
 800ac58:	3b7e      	subs	r3, #126	@ 0x7e
 800ac5a:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 800ac5e:	4118      	asrs	r0, r3
 800ac60:	4408      	add	r0, r1
 800ac62:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 800ac66:	4a4e      	ldr	r2, [pc, #312]	@ (800ada0 <__ieee754_powf+0x574>)
 800ac68:	3b7f      	subs	r3, #127	@ 0x7f
 800ac6a:	411a      	asrs	r2, r3
 800ac6c:	4002      	ands	r2, r0
 800ac6e:	ee07 2a10 	vmov	s14, r2
 800ac72:	f3c0 0016 	ubfx	r0, r0, #0, #23
 800ac76:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800ac7a:	f1c3 0317 	rsb	r3, r3, #23
 800ac7e:	4118      	asrs	r0, r3
 800ac80:	2900      	cmp	r1, #0
 800ac82:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ac86:	bfb8      	it	lt
 800ac88:	4240      	neglt	r0, r0
 800ac8a:	ee77 6aa0 	vadd.f32	s13, s15, s1
 800ac8e:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 800ada4 <__ieee754_powf+0x578>
 800ac92:	ed9f 6a45 	vldr	s12, [pc, #276]	@ 800ada8 <__ieee754_powf+0x57c>
 800ac96:	ee16 3a90 	vmov	r3, s13
 800ac9a:	f36f 030b 	bfc	r3, #0, #12
 800ac9e:	ee06 3a90 	vmov	s13, r3
 800aca2:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800aca6:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800acaa:	ee70 0ae7 	vsub.f32	s1, s1, s15
 800acae:	eddf 7a3f 	vldr	s15, [pc, #252]	@ 800adac <__ieee754_powf+0x580>
 800acb2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800acb6:	eee0 7a87 	vfma.f32	s15, s1, s14
 800acba:	eeb0 7a67 	vmov.f32	s14, s15
 800acbe:	eea6 7a86 	vfma.f32	s14, s13, s12
 800acc2:	eef0 5a47 	vmov.f32	s11, s14
 800acc6:	eee6 5ac6 	vfms.f32	s11, s13, s12
 800acca:	ee67 6a07 	vmul.f32	s13, s14, s14
 800acce:	ee77 7ae5 	vsub.f32	s15, s15, s11
 800acd2:	ed9f 6a37 	vldr	s12, [pc, #220]	@ 800adb0 <__ieee754_powf+0x584>
 800acd6:	eddf 5a37 	vldr	s11, [pc, #220]	@ 800adb4 <__ieee754_powf+0x588>
 800acda:	eea6 6aa5 	vfma.f32	s12, s13, s11
 800acde:	eddf 5a36 	vldr	s11, [pc, #216]	@ 800adb8 <__ieee754_powf+0x58c>
 800ace2:	eee6 5a26 	vfma.f32	s11, s12, s13
 800ace6:	ed9f 6a35 	vldr	s12, [pc, #212]	@ 800adbc <__ieee754_powf+0x590>
 800acea:	eea5 6aa6 	vfma.f32	s12, s11, s13
 800acee:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800adc0 <__ieee754_powf+0x594>
 800acf2:	eee6 5a26 	vfma.f32	s11, s12, s13
 800acf6:	eeb0 6a47 	vmov.f32	s12, s14
 800acfa:	eea5 6ae6 	vfms.f32	s12, s11, s13
 800acfe:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800ad02:	ee67 5a06 	vmul.f32	s11, s14, s12
 800ad06:	ee36 6a66 	vsub.f32	s12, s12, s13
 800ad0a:	eee7 7a27 	vfma.f32	s15, s14, s15
 800ad0e:	eec5 6a86 	vdiv.f32	s13, s11, s12
 800ad12:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800ad16:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ad1a:	ee30 0a67 	vsub.f32	s0, s0, s15
 800ad1e:	ee10 3a10 	vmov	r3, s0
 800ad22:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 800ad26:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800ad2a:	da06      	bge.n	800ad3a <__ieee754_powf+0x50e>
 800ad2c:	f000 f854 	bl	800add8 <scalbnf>
 800ad30:	ee20 0a08 	vmul.f32	s0, s0, s16
 800ad34:	e592      	b.n	800a85c <__ieee754_powf+0x30>
 800ad36:	2000      	movs	r0, #0
 800ad38:	e7a7      	b.n	800ac8a <__ieee754_powf+0x45e>
 800ad3a:	ee00 3a10 	vmov	s0, r3
 800ad3e:	e7f7      	b.n	800ad30 <__ieee754_powf+0x504>
 800ad40:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800ad44:	e58a      	b.n	800a85c <__ieee754_powf+0x30>
 800ad46:	ed9f 0a1f 	vldr	s0, [pc, #124]	@ 800adc4 <__ieee754_powf+0x598>
 800ad4a:	e587      	b.n	800a85c <__ieee754_powf+0x30>
 800ad4c:	eeb0 0a48 	vmov.f32	s0, s16
 800ad50:	e584      	b.n	800a85c <__ieee754_powf+0x30>
 800ad52:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 800ad56:	f43f adbb 	beq.w	800a8d0 <__ieee754_powf+0xa4>
 800ad5a:	2502      	movs	r5, #2
 800ad5c:	eeb0 0a48 	vmov.f32	s0, s16
 800ad60:	f000 f832 	bl	800adc8 <fabsf>
 800ad64:	f026 4340 	bic.w	r3, r6, #3221225472	@ 0xc0000000
 800ad68:	f1b3 5f7e 	cmp.w	r3, #1065353216	@ 0x3f800000
 800ad6c:	4647      	mov	r7, r8
 800ad6e:	d003      	beq.n	800ad78 <__ieee754_powf+0x54c>
 800ad70:	f1b8 0f00 	cmp.w	r8, #0
 800ad74:	f47f addb 	bne.w	800a92e <__ieee754_powf+0x102>
 800ad78:	2c00      	cmp	r4, #0
 800ad7a:	bfbc      	itt	lt
 800ad7c:	eef7 7a00 	vmovlt.f32	s15, #112	@ 0x3f800000  1.0
 800ad80:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 800ad84:	2e00      	cmp	r6, #0
 800ad86:	f6bf ad69 	bge.w	800a85c <__ieee754_powf+0x30>
 800ad8a:	f1a8 587e 	sub.w	r8, r8, #1065353216	@ 0x3f800000
 800ad8e:	ea58 0805 	orrs.w	r8, r8, r5
 800ad92:	f47f adc7 	bne.w	800a924 <__ieee754_powf+0xf8>
 800ad96:	ee70 7a40 	vsub.f32	s15, s0, s0
 800ad9a:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 800ad9e:	e55d      	b.n	800a85c <__ieee754_powf+0x30>
 800ada0:	ff800000 	.word	0xff800000
 800ada4:	3f317218 	.word	0x3f317218
 800ada8:	3f317200 	.word	0x3f317200
 800adac:	35bfbe8c 	.word	0x35bfbe8c
 800adb0:	b5ddea0e 	.word	0xb5ddea0e
 800adb4:	3331bb4c 	.word	0x3331bb4c
 800adb8:	388ab355 	.word	0x388ab355
 800adbc:	bb360b61 	.word	0xbb360b61
 800adc0:	3e2aaaab 	.word	0x3e2aaaab
 800adc4:	00000000 	.word	0x00000000

0800adc8 <fabsf>:
 800adc8:	ee10 3a10 	vmov	r3, s0
 800adcc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800add0:	ee00 3a10 	vmov	s0, r3
 800add4:	4770      	bx	lr
	...

0800add8 <scalbnf>:
 800add8:	ee10 3a10 	vmov	r3, s0
 800addc:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 800ade0:	d02b      	beq.n	800ae3a <scalbnf+0x62>
 800ade2:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 800ade6:	d302      	bcc.n	800adee <scalbnf+0x16>
 800ade8:	ee30 0a00 	vadd.f32	s0, s0, s0
 800adec:	4770      	bx	lr
 800adee:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 800adf2:	d123      	bne.n	800ae3c <scalbnf+0x64>
 800adf4:	4b24      	ldr	r3, [pc, #144]	@ (800ae88 <scalbnf+0xb0>)
 800adf6:	eddf 7a25 	vldr	s15, [pc, #148]	@ 800ae8c <scalbnf+0xb4>
 800adfa:	4298      	cmp	r0, r3
 800adfc:	ee20 0a27 	vmul.f32	s0, s0, s15
 800ae00:	db17      	blt.n	800ae32 <scalbnf+0x5a>
 800ae02:	ee10 3a10 	vmov	r3, s0
 800ae06:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800ae0a:	3a19      	subs	r2, #25
 800ae0c:	f24c 3150 	movw	r1, #50000	@ 0xc350
 800ae10:	4288      	cmp	r0, r1
 800ae12:	dd15      	ble.n	800ae40 <scalbnf+0x68>
 800ae14:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 800ae90 <scalbnf+0xb8>
 800ae18:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 800ae94 <scalbnf+0xbc>
 800ae1c:	ee10 3a10 	vmov	r3, s0
 800ae20:	eeb0 7a67 	vmov.f32	s14, s15
 800ae24:	2b00      	cmp	r3, #0
 800ae26:	bfb8      	it	lt
 800ae28:	eef0 7a66 	vmovlt.f32	s15, s13
 800ae2c:	ee27 0a87 	vmul.f32	s0, s15, s14
 800ae30:	4770      	bx	lr
 800ae32:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800ae98 <scalbnf+0xc0>
 800ae36:	ee27 0a80 	vmul.f32	s0, s15, s0
 800ae3a:	4770      	bx	lr
 800ae3c:	0dd2      	lsrs	r2, r2, #23
 800ae3e:	e7e5      	b.n	800ae0c <scalbnf+0x34>
 800ae40:	4410      	add	r0, r2
 800ae42:	28fe      	cmp	r0, #254	@ 0xfe
 800ae44:	dce6      	bgt.n	800ae14 <scalbnf+0x3c>
 800ae46:	2800      	cmp	r0, #0
 800ae48:	dd06      	ble.n	800ae58 <scalbnf+0x80>
 800ae4a:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800ae4e:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800ae52:	ee00 3a10 	vmov	s0, r3
 800ae56:	4770      	bx	lr
 800ae58:	f110 0f16 	cmn.w	r0, #22
 800ae5c:	da09      	bge.n	800ae72 <scalbnf+0x9a>
 800ae5e:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 800ae98 <scalbnf+0xc0>
 800ae62:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 800ae9c <scalbnf+0xc4>
 800ae66:	ee10 3a10 	vmov	r3, s0
 800ae6a:	eeb0 7a67 	vmov.f32	s14, s15
 800ae6e:	2b00      	cmp	r3, #0
 800ae70:	e7d9      	b.n	800ae26 <scalbnf+0x4e>
 800ae72:	3019      	adds	r0, #25
 800ae74:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800ae78:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800ae7c:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 800aea0 <scalbnf+0xc8>
 800ae80:	ee07 3a90 	vmov	s15, r3
 800ae84:	e7d7      	b.n	800ae36 <scalbnf+0x5e>
 800ae86:	bf00      	nop
 800ae88:	ffff3cb0 	.word	0xffff3cb0
 800ae8c:	4c000000 	.word	0x4c000000
 800ae90:	7149f2ca 	.word	0x7149f2ca
 800ae94:	f149f2ca 	.word	0xf149f2ca
 800ae98:	0da24260 	.word	0x0da24260
 800ae9c:	8da24260 	.word	0x8da24260
 800aea0:	33000000 	.word	0x33000000

0800aea4 <with_errnof>:
 800aea4:	b510      	push	{r4, lr}
 800aea6:	ed2d 8b02 	vpush	{d8}
 800aeaa:	eeb0 8a40 	vmov.f32	s16, s0
 800aeae:	4604      	mov	r4, r0
 800aeb0:	f7fc f8ac 	bl	800700c <__errno>
 800aeb4:	eeb0 0a48 	vmov.f32	s0, s16
 800aeb8:	ecbd 8b02 	vpop	{d8}
 800aebc:	6004      	str	r4, [r0, #0]
 800aebe:	bd10      	pop	{r4, pc}

0800aec0 <xflowf>:
 800aec0:	b130      	cbz	r0, 800aed0 <xflowf+0x10>
 800aec2:	eef1 7a40 	vneg.f32	s15, s0
 800aec6:	ee27 0a80 	vmul.f32	s0, s15, s0
 800aeca:	2022      	movs	r0, #34	@ 0x22
 800aecc:	f7ff bfea 	b.w	800aea4 <with_errnof>
 800aed0:	eef0 7a40 	vmov.f32	s15, s0
 800aed4:	e7f7      	b.n	800aec6 <xflowf+0x6>
	...

0800aed8 <__math_uflowf>:
 800aed8:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800aee0 <__math_uflowf+0x8>
 800aedc:	f7ff bff0 	b.w	800aec0 <xflowf>
 800aee0:	10000000 	.word	0x10000000

0800aee4 <__math_oflowf>:
 800aee4:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800aeec <__math_oflowf+0x8>
 800aee8:	f7ff bfea 	b.w	800aec0 <xflowf>
 800aeec:	70000000 	.word	0x70000000

0800aef0 <_init>:
 800aef0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aef2:	bf00      	nop
 800aef4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800aef6:	bc08      	pop	{r3}
 800aef8:	469e      	mov	lr, r3
 800aefa:	4770      	bx	lr

0800aefc <_fini>:
 800aefc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aefe:	bf00      	nop
 800af00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800af02:	bc08      	pop	{r3}
 800af04:	469e      	mov	lr, r3
 800af06:	4770      	bx	lr
