
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//mcookie_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004014e0 <.init>:
  4014e0:	stp	x29, x30, [sp, #-16]!
  4014e4:	mov	x29, sp
  4014e8:	bl	401960 <ferror@plt+0x60>
  4014ec:	ldp	x29, x30, [sp], #16
  4014f0:	ret

Disassembly of section .plt:

0000000000401500 <memcpy@plt-0x20>:
  401500:	stp	x16, x30, [sp, #-16]!
  401504:	adrp	x16, 417000 <ferror@plt+0x15700>
  401508:	ldr	x17, [x16, #4088]
  40150c:	add	x16, x16, #0xff8
  401510:	br	x17
  401514:	nop
  401518:	nop
  40151c:	nop

0000000000401520 <memcpy@plt>:
  401520:	adrp	x16, 418000 <ferror@plt+0x16700>
  401524:	ldr	x17, [x16]
  401528:	add	x16, x16, #0x0
  40152c:	br	x17

0000000000401530 <ngettext@plt>:
  401530:	adrp	x16, 418000 <ferror@plt+0x16700>
  401534:	ldr	x17, [x16, #8]
  401538:	add	x16, x16, #0x8
  40153c:	br	x17

0000000000401540 <_exit@plt>:
  401540:	adrp	x16, 418000 <ferror@plt+0x16700>
  401544:	ldr	x17, [x16, #16]
  401548:	add	x16, x16, #0x10
  40154c:	br	x17

0000000000401550 <strtoul@plt>:
  401550:	adrp	x16, 418000 <ferror@plt+0x16700>
  401554:	ldr	x17, [x16, #24]
  401558:	add	x16, x16, #0x18
  40155c:	br	x17

0000000000401560 <strlen@plt>:
  401560:	adrp	x16, 418000 <ferror@plt+0x16700>
  401564:	ldr	x17, [x16, #32]
  401568:	add	x16, x16, #0x20
  40156c:	br	x17

0000000000401570 <fputs@plt>:
  401570:	adrp	x16, 418000 <ferror@plt+0x16700>
  401574:	ldr	x17, [x16, #40]
  401578:	add	x16, x16, #0x28
  40157c:	br	x17

0000000000401580 <exit@plt>:
  401580:	adrp	x16, 418000 <ferror@plt+0x16700>
  401584:	ldr	x17, [x16, #48]
  401588:	add	x16, x16, #0x30
  40158c:	br	x17

0000000000401590 <dup@plt>:
  401590:	adrp	x16, 418000 <ferror@plt+0x16700>
  401594:	ldr	x17, [x16, #56]
  401598:	add	x16, x16, #0x38
  40159c:	br	x17

00000000004015a0 <strtoimax@plt>:
  4015a0:	adrp	x16, 418000 <ferror@plt+0x16700>
  4015a4:	ldr	x17, [x16, #64]
  4015a8:	add	x16, x16, #0x40
  4015ac:	br	x17

00000000004015b0 <strtod@plt>:
  4015b0:	adrp	x16, 418000 <ferror@plt+0x16700>
  4015b4:	ldr	x17, [x16, #72]
  4015b8:	add	x16, x16, #0x48
  4015bc:	br	x17

00000000004015c0 <getuid@plt>:
  4015c0:	adrp	x16, 418000 <ferror@plt+0x16700>
  4015c4:	ldr	x17, [x16, #80]
  4015c8:	add	x16, x16, #0x50
  4015cc:	br	x17

00000000004015d0 <__cxa_atexit@plt>:
  4015d0:	adrp	x16, 418000 <ferror@plt+0x16700>
  4015d4:	ldr	x17, [x16, #88]
  4015d8:	add	x16, x16, #0x58
  4015dc:	br	x17

00000000004015e0 <fputc@plt>:
  4015e0:	adrp	x16, 418000 <ferror@plt+0x16700>
  4015e4:	ldr	x17, [x16, #96]
  4015e8:	add	x16, x16, #0x60
  4015ec:	br	x17

00000000004015f0 <snprintf@plt>:
  4015f0:	adrp	x16, 418000 <ferror@plt+0x16700>
  4015f4:	ldr	x17, [x16, #104]
  4015f8:	add	x16, x16, #0x68
  4015fc:	br	x17

0000000000401600 <localeconv@plt>:
  401600:	adrp	x16, 418000 <ferror@plt+0x16700>
  401604:	ldr	x17, [x16, #112]
  401608:	add	x16, x16, #0x70
  40160c:	br	x17

0000000000401610 <fileno@plt>:
  401610:	adrp	x16, 418000 <ferror@plt+0x16700>
  401614:	ldr	x17, [x16, #120]
  401618:	add	x16, x16, #0x78
  40161c:	br	x17

0000000000401620 <getpid@plt>:
  401620:	adrp	x16, 418000 <ferror@plt+0x16700>
  401624:	ldr	x17, [x16, #128]
  401628:	add	x16, x16, #0x80
  40162c:	br	x17

0000000000401630 <malloc@plt>:
  401630:	adrp	x16, 418000 <ferror@plt+0x16700>
  401634:	ldr	x17, [x16, #136]
  401638:	add	x16, x16, #0x88
  40163c:	br	x17

0000000000401640 <open@plt>:
  401640:	adrp	x16, 418000 <ferror@plt+0x16700>
  401644:	ldr	x17, [x16, #144]
  401648:	add	x16, x16, #0x90
  40164c:	br	x17

0000000000401650 <getppid@plt>:
  401650:	adrp	x16, 418000 <ferror@plt+0x16700>
  401654:	ldr	x17, [x16, #152]
  401658:	add	x16, x16, #0x98
  40165c:	br	x17

0000000000401660 <strncmp@plt>:
  401660:	adrp	x16, 418000 <ferror@plt+0x16700>
  401664:	ldr	x17, [x16, #160]
  401668:	add	x16, x16, #0xa0
  40166c:	br	x17

0000000000401670 <bindtextdomain@plt>:
  401670:	adrp	x16, 418000 <ferror@plt+0x16700>
  401674:	ldr	x17, [x16, #168]
  401678:	add	x16, x16, #0xa8
  40167c:	br	x17

0000000000401680 <__libc_start_main@plt>:
  401680:	adrp	x16, 418000 <ferror@plt+0x16700>
  401684:	ldr	x17, [x16, #176]
  401688:	add	x16, x16, #0xb0
  40168c:	br	x17

0000000000401690 <fgetc@plt>:
  401690:	adrp	x16, 418000 <ferror@plt+0x16700>
  401694:	ldr	x17, [x16, #184]
  401698:	add	x16, x16, #0xb8
  40169c:	br	x17

00000000004016a0 <memset@plt>:
  4016a0:	adrp	x16, 418000 <ferror@plt+0x16700>
  4016a4:	ldr	x17, [x16, #192]
  4016a8:	add	x16, x16, #0xc0
  4016ac:	br	x17

00000000004016b0 <gettimeofday@plt>:
  4016b0:	adrp	x16, 418000 <ferror@plt+0x16700>
  4016b4:	ldr	x17, [x16, #200]
  4016b8:	add	x16, x16, #0xc8
  4016bc:	br	x17

00000000004016c0 <random@plt>:
  4016c0:	adrp	x16, 418000 <ferror@plt+0x16700>
  4016c4:	ldr	x17, [x16, #208]
  4016c8:	add	x16, x16, #0xd0
  4016cc:	br	x17

00000000004016d0 <strdup@plt>:
  4016d0:	adrp	x16, 418000 <ferror@plt+0x16700>
  4016d4:	ldr	x17, [x16, #216]
  4016d8:	add	x16, x16, #0xd8
  4016dc:	br	x17

00000000004016e0 <close@plt>:
  4016e0:	adrp	x16, 418000 <ferror@plt+0x16700>
  4016e4:	ldr	x17, [x16, #224]
  4016e8:	add	x16, x16, #0xe0
  4016ec:	br	x17

00000000004016f0 <__gmon_start__@plt>:
  4016f0:	adrp	x16, 418000 <ferror@plt+0x16700>
  4016f4:	ldr	x17, [x16, #232]
  4016f8:	add	x16, x16, #0xe8
  4016fc:	br	x17

0000000000401700 <strtoumax@plt>:
  401700:	adrp	x16, 418000 <ferror@plt+0x16700>
  401704:	ldr	x17, [x16, #240]
  401708:	add	x16, x16, #0xf0
  40170c:	br	x17

0000000000401710 <abort@plt>:
  401710:	adrp	x16, 418000 <ferror@plt+0x16700>
  401714:	ldr	x17, [x16, #248]
  401718:	add	x16, x16, #0xf8
  40171c:	br	x17

0000000000401720 <textdomain@plt>:
  401720:	adrp	x16, 418000 <ferror@plt+0x16700>
  401724:	ldr	x17, [x16, #256]
  401728:	add	x16, x16, #0x100
  40172c:	br	x17

0000000000401730 <getopt_long@plt>:
  401730:	adrp	x16, 418000 <ferror@plt+0x16700>
  401734:	ldr	x17, [x16, #264]
  401738:	add	x16, x16, #0x108
  40173c:	br	x17

0000000000401740 <strcmp@plt>:
  401740:	adrp	x16, 418000 <ferror@plt+0x16700>
  401744:	ldr	x17, [x16, #272]
  401748:	add	x16, x16, #0x110
  40174c:	br	x17

0000000000401750 <warn@plt>:
  401750:	adrp	x16, 418000 <ferror@plt+0x16700>
  401754:	ldr	x17, [x16, #280]
  401758:	add	x16, x16, #0x118
  40175c:	br	x17

0000000000401760 <__ctype_b_loc@plt>:
  401760:	adrp	x16, 418000 <ferror@plt+0x16700>
  401764:	ldr	x17, [x16, #288]
  401768:	add	x16, x16, #0x120
  40176c:	br	x17

0000000000401770 <strtol@plt>:
  401770:	adrp	x16, 418000 <ferror@plt+0x16700>
  401774:	ldr	x17, [x16, #296]
  401778:	add	x16, x16, #0x128
  40177c:	br	x17

0000000000401780 <free@plt>:
  401780:	adrp	x16, 418000 <ferror@plt+0x16700>
  401784:	ldr	x17, [x16, #304]
  401788:	add	x16, x16, #0x130
  40178c:	br	x17

0000000000401790 <nanosleep@plt>:
  401790:	adrp	x16, 418000 <ferror@plt+0x16700>
  401794:	ldr	x17, [x16, #312]
  401798:	add	x16, x16, #0x138
  40179c:	br	x17

00000000004017a0 <vasprintf@plt>:
  4017a0:	adrp	x16, 418000 <ferror@plt+0x16700>
  4017a4:	ldr	x17, [x16, #320]
  4017a8:	add	x16, x16, #0x140
  4017ac:	br	x17

00000000004017b0 <strndup@plt>:
  4017b0:	adrp	x16, 418000 <ferror@plt+0x16700>
  4017b4:	ldr	x17, [x16, #328]
  4017b8:	add	x16, x16, #0x148
  4017bc:	br	x17

00000000004017c0 <strspn@plt>:
  4017c0:	adrp	x16, 418000 <ferror@plt+0x16700>
  4017c4:	ldr	x17, [x16, #336]
  4017c8:	add	x16, x16, #0x150
  4017cc:	br	x17

00000000004017d0 <strchr@plt>:
  4017d0:	adrp	x16, 418000 <ferror@plt+0x16700>
  4017d4:	ldr	x17, [x16, #344]
  4017d8:	add	x16, x16, #0x158
  4017dc:	br	x17

00000000004017e0 <fcntl@plt>:
  4017e0:	adrp	x16, 418000 <ferror@plt+0x16700>
  4017e4:	ldr	x17, [x16, #352]
  4017e8:	add	x16, x16, #0x160
  4017ec:	br	x17

00000000004017f0 <fflush@plt>:
  4017f0:	adrp	x16, 418000 <ferror@plt+0x16700>
  4017f4:	ldr	x17, [x16, #360]
  4017f8:	add	x16, x16, #0x168
  4017fc:	br	x17

0000000000401800 <warnx@plt>:
  401800:	adrp	x16, 418000 <ferror@plt+0x16700>
  401804:	ldr	x17, [x16, #368]
  401808:	add	x16, x16, #0x170
  40180c:	br	x17

0000000000401810 <read@plt>:
  401810:	adrp	x16, 418000 <ferror@plt+0x16700>
  401814:	ldr	x17, [x16, #376]
  401818:	add	x16, x16, #0x178
  40181c:	br	x17

0000000000401820 <jrand48@plt>:
  401820:	adrp	x16, 418000 <ferror@plt+0x16700>
  401824:	ldr	x17, [x16, #384]
  401828:	add	x16, x16, #0x180
  40182c:	br	x17

0000000000401830 <srandom@plt>:
  401830:	adrp	x16, 418000 <ferror@plt+0x16700>
  401834:	ldr	x17, [x16, #392]
  401838:	add	x16, x16, #0x188
  40183c:	br	x17

0000000000401840 <errx@plt>:
  401840:	adrp	x16, 418000 <ferror@plt+0x16700>
  401844:	ldr	x17, [x16, #400]
  401848:	add	x16, x16, #0x190
  40184c:	br	x17

0000000000401850 <getrandom@plt>:
  401850:	adrp	x16, 418000 <ferror@plt+0x16700>
  401854:	ldr	x17, [x16, #408]
  401858:	add	x16, x16, #0x198
  40185c:	br	x17

0000000000401860 <strcspn@plt>:
  401860:	adrp	x16, 418000 <ferror@plt+0x16700>
  401864:	ldr	x17, [x16, #416]
  401868:	add	x16, x16, #0x1a0
  40186c:	br	x17

0000000000401870 <printf@plt>:
  401870:	adrp	x16, 418000 <ferror@plt+0x16700>
  401874:	ldr	x17, [x16, #424]
  401878:	add	x16, x16, #0x1a8
  40187c:	br	x17

0000000000401880 <__assert_fail@plt>:
  401880:	adrp	x16, 418000 <ferror@plt+0x16700>
  401884:	ldr	x17, [x16, #432]
  401888:	add	x16, x16, #0x1b0
  40188c:	br	x17

0000000000401890 <__errno_location@plt>:
  401890:	adrp	x16, 418000 <ferror@plt+0x16700>
  401894:	ldr	x17, [x16, #440]
  401898:	add	x16, x16, #0x1b8
  40189c:	br	x17

00000000004018a0 <putchar@plt>:
  4018a0:	adrp	x16, 418000 <ferror@plt+0x16700>
  4018a4:	ldr	x17, [x16, #448]
  4018a8:	add	x16, x16, #0x1c0
  4018ac:	br	x17

00000000004018b0 <syscall@plt>:
  4018b0:	adrp	x16, 418000 <ferror@plt+0x16700>
  4018b4:	ldr	x17, [x16, #456]
  4018b8:	add	x16, x16, #0x1c8
  4018bc:	br	x17

00000000004018c0 <gettext@plt>:
  4018c0:	adrp	x16, 418000 <ferror@plt+0x16700>
  4018c4:	ldr	x17, [x16, #464]
  4018c8:	add	x16, x16, #0x1d0
  4018cc:	br	x17

00000000004018d0 <fprintf@plt>:
  4018d0:	adrp	x16, 418000 <ferror@plt+0x16700>
  4018d4:	ldr	x17, [x16, #472]
  4018d8:	add	x16, x16, #0x1d8
  4018dc:	br	x17

00000000004018e0 <err@plt>:
  4018e0:	adrp	x16, 418000 <ferror@plt+0x16700>
  4018e4:	ldr	x17, [x16, #480]
  4018e8:	add	x16, x16, #0x1e0
  4018ec:	br	x17

00000000004018f0 <setlocale@plt>:
  4018f0:	adrp	x16, 418000 <ferror@plt+0x16700>
  4018f4:	ldr	x17, [x16, #488]
  4018f8:	add	x16, x16, #0x1e8
  4018fc:	br	x17

0000000000401900 <ferror@plt>:
  401900:	adrp	x16, 418000 <ferror@plt+0x16700>
  401904:	ldr	x17, [x16, #496]
  401908:	add	x16, x16, #0x1f0
  40190c:	br	x17

Disassembly of section .text:

0000000000401910 <.text>:
  401910:	mov	x29, #0x0                   	// #0
  401914:	mov	x30, #0x0                   	// #0
  401918:	mov	x5, x0
  40191c:	ldr	x1, [sp]
  401920:	add	x2, sp, #0x8
  401924:	mov	x6, sp
  401928:	movz	x0, #0x0, lsl #48
  40192c:	movk	x0, #0x0, lsl #32
  401930:	movk	x0, #0x40, lsl #16
  401934:	movk	x0, #0x21b4
  401938:	movz	x3, #0x0, lsl #48
  40193c:	movk	x3, #0x0, lsl #32
  401940:	movk	x3, #0x40, lsl #16
  401944:	movk	x3, #0x66e0
  401948:	movz	x4, #0x0, lsl #48
  40194c:	movk	x4, #0x0, lsl #32
  401950:	movk	x4, #0x40, lsl #16
  401954:	movk	x4, #0x6760
  401958:	bl	401680 <__libc_start_main@plt>
  40195c:	bl	401710 <abort@plt>
  401960:	adrp	x0, 417000 <ferror@plt+0x15700>
  401964:	ldr	x0, [x0, #4064]
  401968:	cbz	x0, 401970 <ferror@plt+0x70>
  40196c:	b	4016f0 <__gmon_start__@plt>
  401970:	ret
  401974:	stp	x29, x30, [sp, #-32]!
  401978:	mov	x29, sp
  40197c:	adrp	x0, 418000 <ferror@plt+0x16700>
  401980:	add	x0, x0, #0x220
  401984:	str	x0, [sp, #24]
  401988:	ldr	x0, [sp, #24]
  40198c:	str	x0, [sp, #24]
  401990:	ldr	x1, [sp, #24]
  401994:	adrp	x0, 418000 <ferror@plt+0x16700>
  401998:	add	x0, x0, #0x220
  40199c:	cmp	x1, x0
  4019a0:	b.eq	4019dc <ferror@plt+0xdc>  // b.none
  4019a4:	adrp	x0, 406000 <ferror@plt+0x4700>
  4019a8:	add	x0, x0, #0x790
  4019ac:	ldr	x0, [x0]
  4019b0:	str	x0, [sp, #16]
  4019b4:	ldr	x0, [sp, #16]
  4019b8:	str	x0, [sp, #16]
  4019bc:	ldr	x0, [sp, #16]
  4019c0:	cmp	x0, #0x0
  4019c4:	b.eq	4019e0 <ferror@plt+0xe0>  // b.none
  4019c8:	ldr	x1, [sp, #16]
  4019cc:	adrp	x0, 418000 <ferror@plt+0x16700>
  4019d0:	add	x0, x0, #0x220
  4019d4:	blr	x1
  4019d8:	b	4019e0 <ferror@plt+0xe0>
  4019dc:	nop
  4019e0:	ldp	x29, x30, [sp], #32
  4019e4:	ret
  4019e8:	stp	x29, x30, [sp, #-48]!
  4019ec:	mov	x29, sp
  4019f0:	adrp	x0, 418000 <ferror@plt+0x16700>
  4019f4:	add	x0, x0, #0x220
  4019f8:	str	x0, [sp, #40]
  4019fc:	ldr	x0, [sp, #40]
  401a00:	str	x0, [sp, #40]
  401a04:	ldr	x1, [sp, #40]
  401a08:	adrp	x0, 418000 <ferror@plt+0x16700>
  401a0c:	add	x0, x0, #0x220
  401a10:	sub	x0, x1, x0
  401a14:	asr	x0, x0, #3
  401a18:	lsr	x1, x0, #63
  401a1c:	add	x0, x1, x0
  401a20:	asr	x0, x0, #1
  401a24:	str	x0, [sp, #32]
  401a28:	ldr	x0, [sp, #32]
  401a2c:	cmp	x0, #0x0
  401a30:	b.eq	401a70 <ferror@plt+0x170>  // b.none
  401a34:	adrp	x0, 406000 <ferror@plt+0x4700>
  401a38:	add	x0, x0, #0x798
  401a3c:	ldr	x0, [x0]
  401a40:	str	x0, [sp, #24]
  401a44:	ldr	x0, [sp, #24]
  401a48:	str	x0, [sp, #24]
  401a4c:	ldr	x0, [sp, #24]
  401a50:	cmp	x0, #0x0
  401a54:	b.eq	401a74 <ferror@plt+0x174>  // b.none
  401a58:	ldr	x2, [sp, #24]
  401a5c:	ldr	x1, [sp, #32]
  401a60:	adrp	x0, 418000 <ferror@plt+0x16700>
  401a64:	add	x0, x0, #0x220
  401a68:	blr	x2
  401a6c:	b	401a74 <ferror@plt+0x174>
  401a70:	nop
  401a74:	ldp	x29, x30, [sp], #48
  401a78:	ret
  401a7c:	stp	x29, x30, [sp, #-16]!
  401a80:	mov	x29, sp
  401a84:	adrp	x0, 418000 <ferror@plt+0x16700>
  401a88:	add	x0, x0, #0x240
  401a8c:	ldrb	w0, [x0]
  401a90:	and	x0, x0, #0xff
  401a94:	cmp	x0, #0x0
  401a98:	b.ne	401ab4 <ferror@plt+0x1b4>  // b.any
  401a9c:	bl	401974 <ferror@plt+0x74>
  401aa0:	adrp	x0, 418000 <ferror@plt+0x16700>
  401aa4:	add	x0, x0, #0x240
  401aa8:	mov	w1, #0x1                   	// #1
  401aac:	strb	w1, [x0]
  401ab0:	b	401ab8 <ferror@plt+0x1b8>
  401ab4:	nop
  401ab8:	ldp	x29, x30, [sp], #16
  401abc:	ret
  401ac0:	stp	x29, x30, [sp, #-16]!
  401ac4:	mov	x29, sp
  401ac8:	bl	4019e8 <ferror@plt+0xe8>
  401acc:	nop
  401ad0:	ldp	x29, x30, [sp], #16
  401ad4:	ret
  401ad8:	stp	x29, x30, [sp, #-48]!
  401adc:	mov	x29, sp
  401ae0:	str	w0, [sp, #28]
  401ae4:	ldr	w1, [sp, #28]
  401ae8:	mov	w0, #0xde83                	// #56963
  401aec:	movk	w0, #0x431b, lsl #16
  401af0:	umull	x0, w1, w0
  401af4:	lsr	x0, x0, #32
  401af8:	lsr	w0, w0, #18
  401afc:	mov	w0, w0
  401b00:	str	x0, [sp, #32]
  401b04:	ldr	w1, [sp, #28]
  401b08:	mov	w0, #0xde83                	// #56963
  401b0c:	movk	w0, #0x431b, lsl #16
  401b10:	umull	x0, w1, w0
  401b14:	lsr	x0, x0, #32
  401b18:	lsr	w0, w0, #18
  401b1c:	mov	w2, #0x4240                	// #16960
  401b20:	movk	w2, #0xf, lsl #16
  401b24:	mul	w0, w0, w2
  401b28:	sub	w0, w1, w0
  401b2c:	mov	w1, w0
  401b30:	mov	x0, x1
  401b34:	lsl	x0, x0, #5
  401b38:	sub	x0, x0, x1
  401b3c:	lsl	x0, x0, #2
  401b40:	add	x0, x0, x1
  401b44:	lsl	x0, x0, #3
  401b48:	str	x0, [sp, #40]
  401b4c:	add	x0, sp, #0x20
  401b50:	mov	x1, #0x0                   	// #0
  401b54:	bl	401790 <nanosleep@plt>
  401b58:	ldp	x29, x30, [sp], #48
  401b5c:	ret
  401b60:	stp	x29, x30, [sp, #-48]!
  401b64:	mov	x29, sp
  401b68:	str	x0, [sp, #24]
  401b6c:	bl	401890 <__errno_location@plt>
  401b70:	str	wzr, [x0]
  401b74:	ldr	x0, [sp, #24]
  401b78:	bl	401900 <ferror@plt>
  401b7c:	cmp	w0, #0x0
  401b80:	b.ne	401bdc <ferror@plt+0x2dc>  // b.any
  401b84:	ldr	x0, [sp, #24]
  401b88:	bl	4017f0 <fflush@plt>
  401b8c:	cmp	w0, #0x0
  401b90:	b.ne	401bdc <ferror@plt+0x2dc>  // b.any
  401b94:	ldr	x0, [sp, #24]
  401b98:	bl	401610 <fileno@plt>
  401b9c:	str	w0, [sp, #44]
  401ba0:	ldr	w0, [sp, #44]
  401ba4:	cmp	w0, #0x0
  401ba8:	b.lt	401be4 <ferror@plt+0x2e4>  // b.tstop
  401bac:	ldr	w0, [sp, #44]
  401bb0:	bl	401590 <dup@plt>
  401bb4:	str	w0, [sp, #44]
  401bb8:	ldr	w0, [sp, #44]
  401bbc:	cmp	w0, #0x0
  401bc0:	b.lt	401be4 <ferror@plt+0x2e4>  // b.tstop
  401bc4:	ldr	w0, [sp, #44]
  401bc8:	bl	4016e0 <close@plt>
  401bcc:	cmp	w0, #0x0
  401bd0:	b.ne	401be4 <ferror@plt+0x2e4>  // b.any
  401bd4:	mov	w0, #0x0                   	// #0
  401bd8:	b	401c04 <ferror@plt+0x304>
  401bdc:	nop
  401be0:	b	401be8 <ferror@plt+0x2e8>
  401be4:	nop
  401be8:	bl	401890 <__errno_location@plt>
  401bec:	ldr	w0, [x0]
  401bf0:	cmp	w0, #0x9
  401bf4:	b.ne	401c00 <ferror@plt+0x300>  // b.any
  401bf8:	mov	w0, #0x0                   	// #0
  401bfc:	b	401c04 <ferror@plt+0x304>
  401c00:	mov	w0, #0xffffffff            	// #-1
  401c04:	ldp	x29, x30, [sp], #48
  401c08:	ret
  401c0c:	stp	x29, x30, [sp, #-16]!
  401c10:	mov	x29, sp
  401c14:	adrp	x0, 418000 <ferror@plt+0x16700>
  401c18:	add	x0, x0, #0x230
  401c1c:	ldr	x0, [x0]
  401c20:	bl	401b60 <ferror@plt+0x260>
  401c24:	cmp	w0, #0x0
  401c28:	b.eq	401c78 <ferror@plt+0x378>  // b.none
  401c2c:	bl	401890 <__errno_location@plt>
  401c30:	ldr	w0, [x0]
  401c34:	cmp	w0, #0x20
  401c38:	b.eq	401c78 <ferror@plt+0x378>  // b.none
  401c3c:	bl	401890 <__errno_location@plt>
  401c40:	ldr	w0, [x0]
  401c44:	cmp	w0, #0x0
  401c48:	b.eq	401c60 <ferror@plt+0x360>  // b.none
  401c4c:	adrp	x0, 406000 <ferror@plt+0x4700>
  401c50:	add	x0, x0, #0x7a0
  401c54:	bl	4018c0 <gettext@plt>
  401c58:	bl	401750 <warn@plt>
  401c5c:	b	401c70 <ferror@plt+0x370>
  401c60:	adrp	x0, 406000 <ferror@plt+0x4700>
  401c64:	add	x0, x0, #0x7a0
  401c68:	bl	4018c0 <gettext@plt>
  401c6c:	bl	401800 <warnx@plt>
  401c70:	mov	w0, #0x1                   	// #1
  401c74:	bl	401540 <_exit@plt>
  401c78:	adrp	x0, 418000 <ferror@plt+0x16700>
  401c7c:	add	x0, x0, #0x220
  401c80:	ldr	x0, [x0]
  401c84:	bl	401b60 <ferror@plt+0x260>
  401c88:	cmp	w0, #0x0
  401c8c:	b.eq	401c98 <ferror@plt+0x398>  // b.none
  401c90:	mov	w0, #0x1                   	// #1
  401c94:	bl	401540 <_exit@plt>
  401c98:	nop
  401c9c:	ldp	x29, x30, [sp], #16
  401ca0:	ret
  401ca4:	stp	x29, x30, [sp, #-16]!
  401ca8:	mov	x29, sp
  401cac:	adrp	x0, 401000 <memcpy@plt-0x520>
  401cb0:	add	x0, x0, #0xc0c
  401cb4:	bl	406768 <ferror@plt+0x4e68>
  401cb8:	nop
  401cbc:	ldp	x29, x30, [sp], #16
  401cc0:	ret
  401cc4:	stp	x29, x30, [sp, #-48]!
  401cc8:	mov	x29, sp
  401ccc:	str	x0, [sp, #24]
  401cd0:	ldr	x0, [sp, #24]
  401cd4:	bl	401630 <malloc@plt>
  401cd8:	str	x0, [sp, #40]
  401cdc:	ldr	x0, [sp, #40]
  401ce0:	cmp	x0, #0x0
  401ce4:	b.ne	401d08 <ferror@plt+0x408>  // b.any
  401ce8:	ldr	x0, [sp, #24]
  401cec:	cmp	x0, #0x0
  401cf0:	b.eq	401d08 <ferror@plt+0x408>  // b.none
  401cf4:	ldr	x2, [sp, #24]
  401cf8:	adrp	x0, 406000 <ferror@plt+0x4700>
  401cfc:	add	x1, x0, #0x7b0
  401d00:	mov	w0, #0x1                   	// #1
  401d04:	bl	4018e0 <err@plt>
  401d08:	ldr	x0, [sp, #40]
  401d0c:	ldp	x29, x30, [sp], #48
  401d10:	ret
  401d14:	stp	x29, x30, [sp, #-80]!
  401d18:	mov	x29, sp
  401d1c:	str	w0, [sp, #44]
  401d20:	str	x1, [sp, #32]
  401d24:	str	x2, [sp, #24]
  401d28:	str	xzr, [sp, #72]
  401d2c:	str	wzr, [sp, #68]
  401d30:	ldr	x2, [sp, #24]
  401d34:	mov	w1, #0x0                   	// #0
  401d38:	ldr	x0, [sp, #32]
  401d3c:	bl	4016a0 <memset@plt>
  401d40:	b	401e04 <ferror@plt+0x504>
  401d44:	ldr	x2, [sp, #24]
  401d48:	ldr	x1, [sp, #32]
  401d4c:	ldr	w0, [sp, #44]
  401d50:	bl	401810 <read@plt>
  401d54:	str	x0, [sp, #56]
  401d58:	ldr	x0, [sp, #56]
  401d5c:	cmp	x0, #0x0
  401d60:	b.gt	401dd0 <ferror@plt+0x4d0>
  401d64:	ldr	x0, [sp, #56]
  401d68:	cmp	x0, #0x0
  401d6c:	b.ge	401db4 <ferror@plt+0x4b4>  // b.tcont
  401d70:	bl	401890 <__errno_location@plt>
  401d74:	ldr	w0, [x0]
  401d78:	cmp	w0, #0xb
  401d7c:	b.eq	401d90 <ferror@plt+0x490>  // b.none
  401d80:	bl	401890 <__errno_location@plt>
  401d84:	ldr	w0, [x0]
  401d88:	cmp	w0, #0x4
  401d8c:	b.ne	401db4 <ferror@plt+0x4b4>  // b.any
  401d90:	ldr	w0, [sp, #68]
  401d94:	add	w1, w0, #0x1
  401d98:	str	w1, [sp, #68]
  401d9c:	cmp	w0, #0x4
  401da0:	b.gt	401db4 <ferror@plt+0x4b4>
  401da4:	mov	w0, #0xd090                	// #53392
  401da8:	movk	w0, #0x3, lsl #16
  401dac:	bl	401ad8 <ferror@plt+0x1d8>
  401db0:	b	401e04 <ferror@plt+0x504>
  401db4:	ldr	x0, [sp, #72]
  401db8:	cmp	x0, #0x0
  401dbc:	b.eq	401dc8 <ferror@plt+0x4c8>  // b.none
  401dc0:	ldr	x0, [sp, #72]
  401dc4:	b	401e14 <ferror@plt+0x514>
  401dc8:	mov	x0, #0xffffffffffffffff    	// #-1
  401dcc:	b	401e14 <ferror@plt+0x514>
  401dd0:	str	wzr, [sp, #68]
  401dd4:	ldr	x0, [sp, #56]
  401dd8:	ldr	x1, [sp, #24]
  401ddc:	sub	x0, x1, x0
  401de0:	str	x0, [sp, #24]
  401de4:	ldr	x0, [sp, #56]
  401de8:	ldr	x1, [sp, #32]
  401dec:	add	x0, x1, x0
  401df0:	str	x0, [sp, #32]
  401df4:	ldr	x1, [sp, #72]
  401df8:	ldr	x0, [sp, #56]
  401dfc:	add	x0, x1, x0
  401e00:	str	x0, [sp, #72]
  401e04:	ldr	x0, [sp, #24]
  401e08:	cmp	x0, #0x0
  401e0c:	b.ne	401d44 <ferror@plt+0x444>  // b.any
  401e10:	ldr	x0, [sp, #72]
  401e14:	ldp	x29, x30, [sp], #80
  401e18:	ret
  401e1c:	mov	x12, #0x1040                	// #4160
  401e20:	sub	sp, sp, x12
  401e24:	stp	x29, x30, [sp]
  401e28:	mov	x29, sp
  401e2c:	str	x0, [sp, #24]
  401e30:	str	w1, [sp, #20]
  401e34:	ldr	x0, [sp, #24]
  401e38:	ldr	x0, [x0, #104]
  401e3c:	cmp	x0, #0x0
  401e40:	b.eq	401e50 <ferror@plt+0x550>  // b.none
  401e44:	ldr	x0, [sp, #24]
  401e48:	ldr	x0, [x0, #104]
  401e4c:	b	401e54 <ferror@plt+0x554>
  401e50:	mov	x0, #0x1000                	// #4096
  401e54:	str	x0, [sp, #4136]
  401e58:	str	xzr, [sp, #4152]
  401e5c:	b	401ed8 <ferror@plt+0x5d8>
  401e60:	mov	x0, #0x1000                	// #4096
  401e64:	str	x0, [sp, #4144]
  401e68:	ldr	x1, [sp, #4136]
  401e6c:	ldr	x0, [sp, #4152]
  401e70:	sub	x0, x1, x0
  401e74:	ldr	x1, [sp, #4144]
  401e78:	cmp	x1, x0
  401e7c:	b.ls	401e90 <ferror@plt+0x590>  // b.plast
  401e80:	ldr	x1, [sp, #4136]
  401e84:	ldr	x0, [sp, #4152]
  401e88:	sub	x0, x1, x0
  401e8c:	str	x0, [sp, #4144]
  401e90:	add	x0, sp, #0x20
  401e94:	ldr	x2, [sp, #4144]
  401e98:	mov	x1, x0
  401e9c:	ldr	w0, [sp, #20]
  401ea0:	bl	401d14 <ferror@plt+0x414>
  401ea4:	str	x0, [sp, #4128]
  401ea8:	ldr	x0, [sp, #4128]
  401eac:	cmp	x0, #0x0
  401eb0:	b.lt	401eec <ferror@plt+0x5ec>  // b.tstop
  401eb4:	ldr	x0, [sp, #24]
  401eb8:	ldr	x1, [sp, #4128]
  401ebc:	mov	w2, w1
  401ec0:	add	x1, sp, #0x20
  401ec4:	bl	40252c <ferror@plt+0xc2c>
  401ec8:	ldr	x0, [sp, #4128]
  401ecc:	ldr	x1, [sp, #4152]
  401ed0:	add	x0, x1, x0
  401ed4:	str	x0, [sp, #4152]
  401ed8:	ldr	x1, [sp, #4152]
  401edc:	ldr	x0, [sp, #4136]
  401ee0:	cmp	x1, x0
  401ee4:	b.cc	401e60 <ferror@plt+0x560>  // b.lo, b.ul, b.last
  401ee8:	b	401ef0 <ferror@plt+0x5f0>
  401eec:	nop
  401ef0:	strb	wzr, [sp, #32]
  401ef4:	ldr	x0, [sp, #24]
  401ef8:	add	x1, sp, #0x20
  401efc:	mov	w2, #0x1                   	// #1
  401f00:	bl	40252c <ferror@plt+0xc2c>
  401f04:	ldr	x0, [sp, #4152]
  401f08:	ldp	x29, x30, [sp]
  401f0c:	mov	x12, #0x1040                	// #4160
  401f10:	add	sp, sp, x12
  401f14:	ret
  401f18:	stp	x29, x30, [sp, #-48]!
  401f1c:	mov	x29, sp
  401f20:	str	x19, [sp, #16]
  401f24:	adrp	x0, 418000 <ferror@plt+0x16700>
  401f28:	add	x0, x0, #0x230
  401f2c:	ldr	x0, [x0]
  401f30:	str	x0, [sp, #40]
  401f34:	adrp	x0, 406000 <ferror@plt+0x4700>
  401f38:	add	x0, x0, #0x7d0
  401f3c:	bl	4018c0 <gettext@plt>
  401f40:	ldr	x1, [sp, #40]
  401f44:	bl	401570 <fputs@plt>
  401f48:	adrp	x0, 406000 <ferror@plt+0x4700>
  401f4c:	add	x0, x0, #0x7e0
  401f50:	bl	4018c0 <gettext@plt>
  401f54:	mov	x1, x0
  401f58:	adrp	x0, 418000 <ferror@plt+0x16700>
  401f5c:	add	x0, x0, #0x238
  401f60:	ldr	x0, [x0]
  401f64:	mov	x2, x0
  401f68:	ldr	x0, [sp, #40]
  401f6c:	bl	4018d0 <fprintf@plt>
  401f70:	ldr	x1, [sp, #40]
  401f74:	mov	w0, #0xa                   	// #10
  401f78:	bl	4015e0 <fputc@plt>
  401f7c:	adrp	x0, 406000 <ferror@plt+0x4700>
  401f80:	add	x0, x0, #0x7f0
  401f84:	bl	4018c0 <gettext@plt>
  401f88:	ldr	x1, [sp, #40]
  401f8c:	bl	401570 <fputs@plt>
  401f90:	adrp	x0, 406000 <ferror@plt+0x4700>
  401f94:	add	x0, x0, #0x818
  401f98:	bl	4018c0 <gettext@plt>
  401f9c:	ldr	x1, [sp, #40]
  401fa0:	bl	401570 <fputs@plt>
  401fa4:	adrp	x0, 406000 <ferror@plt+0x4700>
  401fa8:	add	x0, x0, #0x828
  401fac:	bl	4018c0 <gettext@plt>
  401fb0:	ldr	x1, [sp, #40]
  401fb4:	bl	401570 <fputs@plt>
  401fb8:	adrp	x0, 406000 <ferror@plt+0x4700>
  401fbc:	add	x0, x0, #0x860
  401fc0:	bl	4018c0 <gettext@plt>
  401fc4:	ldr	x1, [sp, #40]
  401fc8:	bl	401570 <fputs@plt>
  401fcc:	adrp	x0, 406000 <ferror@plt+0x4700>
  401fd0:	add	x0, x0, #0x8a0
  401fd4:	bl	4018c0 <gettext@plt>
  401fd8:	ldr	x1, [sp, #40]
  401fdc:	bl	401570 <fputs@plt>
  401fe0:	ldr	x1, [sp, #40]
  401fe4:	mov	w0, #0xa                   	// #10
  401fe8:	bl	4015e0 <fputc@plt>
  401fec:	adrp	x0, 406000 <ferror@plt+0x4700>
  401ff0:	add	x0, x0, #0x8d8
  401ff4:	bl	4018c0 <gettext@plt>
  401ff8:	mov	x19, x0
  401ffc:	adrp	x0, 406000 <ferror@plt+0x4700>
  402000:	add	x0, x0, #0x8f0
  402004:	bl	4018c0 <gettext@plt>
  402008:	mov	x4, x0
  40200c:	adrp	x0, 406000 <ferror@plt+0x4700>
  402010:	add	x3, x0, #0x900
  402014:	mov	x2, x19
  402018:	adrp	x0, 406000 <ferror@plt+0x4700>
  40201c:	add	x1, x0, #0x910
  402020:	adrp	x0, 406000 <ferror@plt+0x4700>
  402024:	add	x0, x0, #0x920
  402028:	bl	401870 <printf@plt>
  40202c:	adrp	x0, 406000 <ferror@plt+0x4700>
  402030:	add	x0, x0, #0x938
  402034:	bl	4018c0 <gettext@plt>
  402038:	mov	x2, x0
  40203c:	adrp	x0, 406000 <ferror@plt+0x4700>
  402040:	add	x1, x0, #0x958
  402044:	mov	x0, x2
  402048:	bl	401870 <printf@plt>
  40204c:	mov	w0, #0x0                   	// #0
  402050:	bl	401580 <exit@plt>
  402054:	stp	x29, x30, [sp, #-80]!
  402058:	mov	x29, sp
  40205c:	str	x19, [sp, #16]
  402060:	str	x0, [sp, #40]
  402064:	str	xzr, [sp, #72]
  402068:	b	40218c <ferror@plt+0x88c>
  40206c:	ldr	x0, [sp, #40]
  402070:	ldr	x1, [x0, #88]
  402074:	ldr	x0, [sp, #72]
  402078:	lsl	x0, x0, #3
  40207c:	add	x0, x1, x0
  402080:	ldr	x0, [x0]
  402084:	str	x0, [sp, #56]
  402088:	ldr	x0, [sp, #56]
  40208c:	ldrsb	w0, [x0]
  402090:	cmp	w0, #0x2d
  402094:	b.ne	4020b4 <ferror@plt+0x7b4>  // b.any
  402098:	ldr	x0, [sp, #56]
  40209c:	add	x0, x0, #0x1
  4020a0:	ldrsb	w0, [x0]
  4020a4:	cmp	w0, #0x0
  4020a8:	b.ne	4020b4 <ferror@plt+0x7b4>  // b.any
  4020ac:	str	wzr, [sp, #68]
  4020b0:	b	4020c4 <ferror@plt+0x7c4>
  4020b4:	mov	w1, #0x0                   	// #0
  4020b8:	ldr	x0, [sp, #56]
  4020bc:	bl	401640 <open@plt>
  4020c0:	str	w0, [sp, #68]
  4020c4:	ldr	w0, [sp, #68]
  4020c8:	cmp	w0, #0x0
  4020cc:	b.ge	4020e8 <ferror@plt+0x7e8>  // b.tcont
  4020d0:	adrp	x0, 406000 <ferror@plt+0x4700>
  4020d4:	add	x0, x0, #0x968
  4020d8:	bl	4018c0 <gettext@plt>
  4020dc:	ldr	x1, [sp, #56]
  4020e0:	bl	401750 <warn@plt>
  4020e4:	b	402180 <ferror@plt+0x880>
  4020e8:	ldr	w1, [sp, #68]
  4020ec:	ldr	x0, [sp, #40]
  4020f0:	bl	401e1c <ferror@plt+0x51c>
  4020f4:	str	x0, [sp, #48]
  4020f8:	ldr	x0, [sp, #40]
  4020fc:	ldrb	w0, [x0, #112]
  402100:	and	w0, w0, #0x1
  402104:	and	w0, w0, #0xff
  402108:	cmp	w0, #0x0
  40210c:	b.eq	402148 <ferror@plt+0x848>  // b.none
  402110:	adrp	x0, 418000 <ferror@plt+0x16700>
  402114:	add	x0, x0, #0x220
  402118:	ldr	x19, [x0]
  40211c:	ldr	x2, [sp, #48]
  402120:	adrp	x0, 406000 <ferror@plt+0x4700>
  402124:	add	x1, x0, #0x978
  402128:	adrp	x0, 406000 <ferror@plt+0x4700>
  40212c:	add	x0, x0, #0x990
  402130:	bl	401530 <ngettext@plt>
  402134:	ldr	x3, [sp, #56]
  402138:	ldr	x2, [sp, #48]
  40213c:	mov	x1, x0
  402140:	mov	x0, x19
  402144:	bl	4018d0 <fprintf@plt>
  402148:	ldr	w0, [sp, #68]
  40214c:	cmp	w0, #0x0
  402150:	b.eq	402180 <ferror@plt+0x880>  // b.none
  402154:	ldr	w0, [sp, #68]
  402158:	bl	4016e0 <close@plt>
  40215c:	cmp	w0, #0x0
  402160:	b.eq	402180 <ferror@plt+0x880>  // b.none
  402164:	adrp	x0, 406000 <ferror@plt+0x4700>
  402168:	add	x0, x0, #0x9a8
  40216c:	bl	4018c0 <gettext@plt>
  402170:	ldr	x2, [sp, #56]
  402174:	mov	x1, x0
  402178:	mov	w0, #0x1                   	// #1
  40217c:	bl	4018e0 <err@plt>
  402180:	ldr	x0, [sp, #72]
  402184:	add	x0, x0, #0x1
  402188:	str	x0, [sp, #72]
  40218c:	ldr	x0, [sp, #40]
  402190:	ldr	x0, [x0, #96]
  402194:	ldr	x1, [sp, #72]
  402198:	cmp	x1, x0
  40219c:	b.cc	40206c <ferror@plt+0x76c>  // b.lo, b.ul, b.last
  4021a0:	nop
  4021a4:	nop
  4021a8:	ldr	x19, [sp, #16]
  4021ac:	ldp	x29, x30, [sp], #80
  4021b0:	ret
  4021b4:	stp	x29, x30, [sp, #-336]!
  4021b8:	mov	x29, sp
  4021bc:	stp	x19, x20, [sp, #16]
  4021c0:	str	w0, [sp, #44]
  4021c4:	str	x1, [sp, #32]
  4021c8:	stp	xzr, xzr, [sp, #200]
  4021cc:	stp	xzr, xzr, [sp, #216]
  4021d0:	stp	xzr, xzr, [sp, #232]
  4021d4:	stp	xzr, xzr, [sp, #248]
  4021d8:	add	x0, sp, #0x200
  4021dc:	stp	xzr, xzr, [x0, #-248]
  4021e0:	add	x0, sp, #0x200
  4021e4:	stp	xzr, xzr, [x0, #-232]
  4021e8:	add	x0, sp, #0x200
  4021ec:	stp	xzr, xzr, [x0, #-216]
  4021f0:	str	xzr, [sp, #312]
  4021f4:	adrp	x0, 406000 <ferror@plt+0x4700>
  4021f8:	add	x1, x0, #0x9c0
  4021fc:	mov	w0, #0x6                   	// #6
  402200:	bl	4018f0 <setlocale@plt>
  402204:	adrp	x0, 406000 <ferror@plt+0x4700>
  402208:	add	x1, x0, #0x9c8
  40220c:	adrp	x0, 406000 <ferror@plt+0x4700>
  402210:	add	x0, x0, #0x9e0
  402214:	bl	401670 <bindtextdomain@plt>
  402218:	adrp	x0, 406000 <ferror@plt+0x4700>
  40221c:	add	x0, x0, #0x9e0
  402220:	bl	401720 <textdomain@plt>
  402224:	bl	401ca4 <ferror@plt+0x3a4>
  402228:	b	402388 <ferror@plt+0xa88>
  40222c:	ldr	w0, [sp, #324]
  402230:	cmp	w0, #0x76
  402234:	b.eq	402290 <ferror@plt+0x990>  // b.none
  402238:	ldr	w0, [sp, #324]
  40223c:	cmp	w0, #0x76
  402240:	b.gt	40234c <ferror@plt+0xa4c>
  402244:	ldr	w0, [sp, #324]
  402248:	cmp	w0, #0x6d
  40224c:	b.eq	4022e8 <ferror@plt+0x9e8>  // b.none
  402250:	ldr	w0, [sp, #324]
  402254:	cmp	w0, #0x6d
  402258:	b.gt	40234c <ferror@plt+0xa4c>
  40225c:	ldr	w0, [sp, #324]
  402260:	cmp	w0, #0x68
  402264:	b.eq	402348 <ferror@plt+0xa48>  // b.none
  402268:	ldr	w0, [sp, #324]
  40226c:	cmp	w0, #0x68
  402270:	b.gt	40234c <ferror@plt+0xa4c>
  402274:	ldr	w0, [sp, #324]
  402278:	cmp	w0, #0x56
  40227c:	b.eq	402314 <ferror@plt+0xa14>  // b.none
  402280:	ldr	w0, [sp, #324]
  402284:	cmp	w0, #0x66
  402288:	b.eq	4022a0 <ferror@plt+0x9a0>  // b.none
  40228c:	b	40234c <ferror@plt+0xa4c>
  402290:	ldrb	w0, [sp, #312]
  402294:	orr	w0, w0, #0x1
  402298:	strb	w0, [sp, #312]
  40229c:	b	402388 <ferror@plt+0xa88>
  4022a0:	ldr	x0, [sp, #288]
  4022a4:	cmp	x0, #0x0
  4022a8:	b.ne	4022bc <ferror@plt+0x9bc>  // b.any
  4022ac:	ldrsw	x0, [sp, #44]
  4022b0:	lsl	x0, x0, #3
  4022b4:	bl	401cc4 <ferror@plt+0x3c4>
  4022b8:	str	x0, [sp, #288]
  4022bc:	ldr	x1, [sp, #288]
  4022c0:	ldr	x0, [sp, #296]
  4022c4:	add	x2, x0, #0x1
  4022c8:	str	x2, [sp, #296]
  4022cc:	lsl	x0, x0, #3
  4022d0:	add	x0, x1, x0
  4022d4:	adrp	x1, 418000 <ferror@plt+0x16700>
  4022d8:	add	x1, x1, #0x228
  4022dc:	ldr	x1, [x1]
  4022e0:	str	x1, [x0]
  4022e4:	b	402388 <ferror@plt+0xa88>
  4022e8:	adrp	x0, 418000 <ferror@plt+0x16700>
  4022ec:	add	x0, x0, #0x228
  4022f0:	ldr	x19, [x0]
  4022f4:	adrp	x0, 406000 <ferror@plt+0x4700>
  4022f8:	add	x0, x0, #0x9f0
  4022fc:	bl	4018c0 <gettext@plt>
  402300:	mov	x1, x0
  402304:	mov	x0, x19
  402308:	bl	404e04 <ferror@plt+0x3504>
  40230c:	str	x0, [sp, #304]
  402310:	b	402388 <ferror@plt+0xa88>
  402314:	adrp	x0, 406000 <ferror@plt+0x4700>
  402318:	add	x0, x0, #0xa08
  40231c:	bl	4018c0 <gettext@plt>
  402320:	mov	x3, x0
  402324:	adrp	x0, 418000 <ferror@plt+0x16700>
  402328:	add	x0, x0, #0x238
  40232c:	ldr	x1, [x0]
  402330:	adrp	x0, 406000 <ferror@plt+0x4700>
  402334:	add	x2, x0, #0xa18
  402338:	mov	x0, x3
  40233c:	bl	401870 <printf@plt>
  402340:	mov	w0, #0x0                   	// #0
  402344:	bl	401580 <exit@plt>
  402348:	bl	401f18 <ferror@plt+0x618>
  40234c:	adrp	x0, 418000 <ferror@plt+0x16700>
  402350:	add	x0, x0, #0x220
  402354:	ldr	x19, [x0]
  402358:	adrp	x0, 406000 <ferror@plt+0x4700>
  40235c:	add	x0, x0, #0xa30
  402360:	bl	4018c0 <gettext@plt>
  402364:	mov	x1, x0
  402368:	adrp	x0, 418000 <ferror@plt+0x16700>
  40236c:	add	x0, x0, #0x238
  402370:	ldr	x0, [x0]
  402374:	mov	x2, x0
  402378:	mov	x0, x19
  40237c:	bl	4018d0 <fprintf@plt>
  402380:	mov	w0, #0x1                   	// #1
  402384:	bl	401580 <exit@plt>
  402388:	mov	x4, #0x0                   	// #0
  40238c:	adrp	x0, 406000 <ferror@plt+0x4700>
  402390:	add	x3, x0, #0xaf8
  402394:	adrp	x0, 406000 <ferror@plt+0x4700>
  402398:	add	x2, x0, #0xa58
  40239c:	ldr	x1, [sp, #32]
  4023a0:	ldr	w0, [sp, #44]
  4023a4:	bl	401730 <getopt_long@plt>
  4023a8:	str	w0, [sp, #324]
  4023ac:	ldr	w0, [sp, #324]
  4023b0:	cmn	w0, #0x1
  4023b4:	b.ne	40222c <ferror@plt+0x92c>  // b.any
  4023b8:	ldr	x0, [sp, #304]
  4023bc:	cmp	x0, #0x0
  4023c0:	b.eq	4023e0 <ferror@plt+0xae0>  // b.none
  4023c4:	ldr	x0, [sp, #296]
  4023c8:	cmp	x0, #0x0
  4023cc:	b.ne	4023e0 <ferror@plt+0xae0>  // b.any
  4023d0:	adrp	x0, 406000 <ferror@plt+0x4700>
  4023d4:	add	x0, x0, #0xa60
  4023d8:	bl	4018c0 <gettext@plt>
  4023dc:	bl	401800 <warnx@plt>
  4023e0:	add	x0, sp, #0xc8
  4023e4:	bl	4024c8 <ferror@plt+0xbc8>
  4023e8:	add	x0, sp, #0xc8
  4023ec:	bl	402054 <ferror@plt+0x754>
  4023f0:	ldr	x0, [sp, #288]
  4023f4:	bl	401780 <free@plt>
  4023f8:	add	x0, sp, #0x38
  4023fc:	mov	x1, #0x80                  	// #128
  402400:	bl	403810 <ferror@plt+0x1f10>
  402404:	add	x1, sp, #0x38
  402408:	add	x0, sp, #0xc8
  40240c:	mov	w2, #0x80                  	// #128
  402410:	bl	40252c <ferror@plt+0xc2c>
  402414:	ldrb	w0, [sp, #312]
  402418:	and	w0, w0, #0x1
  40241c:	and	w0, w0, #0xff
  402420:	cmp	w0, #0x0
  402424:	b.eq	402468 <ferror@plt+0xb68>  // b.none
  402428:	adrp	x0, 418000 <ferror@plt+0x16700>
  40242c:	add	x0, x0, #0x220
  402430:	ldr	x19, [x0]
  402434:	mov	x2, #0x80                  	// #128
  402438:	adrp	x0, 406000 <ferror@plt+0x4700>
  40243c:	add	x1, x0, #0xa90
  402440:	adrp	x0, 406000 <ferror@plt+0x4700>
  402444:	add	x0, x0, #0xaa8
  402448:	bl	401530 <ngettext@plt>
  40244c:	mov	x20, x0
  402450:	bl	403b10 <ferror@plt+0x2210>
  402454:	mov	x3, x0
  402458:	mov	w2, #0x80                  	// #128
  40245c:	mov	x1, x20
  402460:	mov	x0, x19
  402464:	bl	4018d0 <fprintf@plt>
  402468:	add	x1, sp, #0xc8
  40246c:	add	x0, sp, #0xb8
  402470:	bl	4026d0 <ferror@plt+0xdd0>
  402474:	str	xzr, [sp, #328]
  402478:	b	4024a4 <ferror@plt+0xba4>
  40247c:	ldr	x0, [sp, #328]
  402480:	add	x1, sp, #0xb8
  402484:	ldrb	w0, [x1, x0]
  402488:	mov	w1, w0
  40248c:	adrp	x0, 406000 <ferror@plt+0x4700>
  402490:	add	x0, x0, #0xac0
  402494:	bl	401870 <printf@plt>
  402498:	ldr	x0, [sp, #328]
  40249c:	add	x0, x0, #0x1
  4024a0:	str	x0, [sp, #328]
  4024a4:	ldr	x0, [sp, #328]
  4024a8:	cmp	x0, #0xf
  4024ac:	b.ls	40247c <ferror@plt+0xb7c>  // b.plast
  4024b0:	mov	w0, #0xa                   	// #10
  4024b4:	bl	4018a0 <putchar@plt>
  4024b8:	mov	w0, #0x0                   	// #0
  4024bc:	ldp	x19, x20, [sp, #16]
  4024c0:	ldp	x29, x30, [sp], #336
  4024c4:	ret
  4024c8:	sub	sp, sp, #0x10
  4024cc:	str	x0, [sp, #8]
  4024d0:	ldr	x0, [sp, #8]
  4024d4:	mov	w1, #0x2301                	// #8961
  4024d8:	movk	w1, #0x6745, lsl #16
  4024dc:	str	w1, [x0]
  4024e0:	ldr	x0, [sp, #8]
  4024e4:	mov	w1, #0xab89                	// #43913
  4024e8:	movk	w1, #0xefcd, lsl #16
  4024ec:	str	w1, [x0, #4]
  4024f0:	ldr	x0, [sp, #8]
  4024f4:	mov	w1, #0xdcfe                	// #56574
  4024f8:	movk	w1, #0x98ba, lsl #16
  4024fc:	str	w1, [x0, #8]
  402500:	ldr	x0, [sp, #8]
  402504:	mov	w1, #0x5476                	// #21622
  402508:	movk	w1, #0x1032, lsl #16
  40250c:	str	w1, [x0, #12]
  402510:	ldr	x0, [sp, #8]
  402514:	str	wzr, [x0, #16]
  402518:	ldr	x0, [sp, #8]
  40251c:	str	wzr, [x0, #20]
  402520:	nop
  402524:	add	sp, sp, #0x10
  402528:	ret
  40252c:	stp	x29, x30, [sp, #-64]!
  402530:	mov	x29, sp
  402534:	str	x0, [sp, #40]
  402538:	str	x1, [sp, #32]
  40253c:	str	w2, [sp, #28]
  402540:	ldr	x0, [sp, #40]
  402544:	ldr	w0, [x0, #16]
  402548:	str	w0, [sp, #60]
  40254c:	ldr	w0, [sp, #28]
  402550:	lsl	w1, w0, #3
  402554:	ldr	w0, [sp, #60]
  402558:	add	w1, w1, w0
  40255c:	ldr	x0, [sp, #40]
  402560:	str	w1, [x0, #16]
  402564:	ldr	x0, [sp, #40]
  402568:	ldr	w0, [x0, #16]
  40256c:	ldr	w1, [sp, #60]
  402570:	cmp	w1, w0
  402574:	b.ls	40258c <ferror@plt+0xc8c>  // b.plast
  402578:	ldr	x0, [sp, #40]
  40257c:	ldr	w0, [x0, #20]
  402580:	add	w1, w0, #0x1
  402584:	ldr	x0, [sp, #40]
  402588:	str	w1, [x0, #20]
  40258c:	ldr	x0, [sp, #40]
  402590:	ldr	w1, [x0, #20]
  402594:	ldr	w0, [sp, #28]
  402598:	lsr	w0, w0, #29
  40259c:	add	w1, w1, w0
  4025a0:	ldr	x0, [sp, #40]
  4025a4:	str	w1, [x0, #20]
  4025a8:	ldr	w0, [sp, #60]
  4025ac:	lsr	w0, w0, #3
  4025b0:	and	w0, w0, #0x3f
  4025b4:	str	w0, [sp, #60]
  4025b8:	ldr	w0, [sp, #60]
  4025bc:	cmp	w0, #0x0
  4025c0:	b.eq	4026a4 <ferror@plt+0xda4>  // b.none
  4025c4:	ldr	x0, [sp, #40]
  4025c8:	add	x1, x0, #0x18
  4025cc:	ldr	w0, [sp, #60]
  4025d0:	add	x0, x1, x0
  4025d4:	str	x0, [sp, #48]
  4025d8:	mov	w1, #0x40                  	// #64
  4025dc:	ldr	w0, [sp, #60]
  4025e0:	sub	w0, w1, w0
  4025e4:	str	w0, [sp, #60]
  4025e8:	ldr	w1, [sp, #28]
  4025ec:	ldr	w0, [sp, #60]
  4025f0:	cmp	w1, w0
  4025f4:	b.cs	402610 <ferror@plt+0xd10>  // b.hs, b.nlast
  4025f8:	ldr	w0, [sp, #28]
  4025fc:	mov	x2, x0
  402600:	ldr	x1, [sp, #32]
  402604:	ldr	x0, [sp, #48]
  402608:	bl	401520 <memcpy@plt>
  40260c:	b	4026c8 <ferror@plt+0xdc8>
  402610:	ldr	w0, [sp, #60]
  402614:	mov	x2, x0
  402618:	ldr	x1, [sp, #32]
  40261c:	ldr	x0, [sp, #48]
  402620:	bl	401520 <memcpy@plt>
  402624:	ldr	x2, [sp, #40]
  402628:	ldr	x0, [sp, #40]
  40262c:	add	x0, x0, #0x18
  402630:	mov	x1, x0
  402634:	mov	x0, x2
  402638:	bl	40280c <ferror@plt+0xf0c>
  40263c:	ldr	w0, [sp, #60]
  402640:	ldr	x1, [sp, #32]
  402644:	add	x0, x1, x0
  402648:	str	x0, [sp, #32]
  40264c:	ldr	w1, [sp, #28]
  402650:	ldr	w0, [sp, #60]
  402654:	sub	w0, w1, w0
  402658:	str	w0, [sp, #28]
  40265c:	b	4026a4 <ferror@plt+0xda4>
  402660:	ldr	x0, [sp, #40]
  402664:	add	x0, x0, #0x18
  402668:	mov	x2, #0x40                  	// #64
  40266c:	ldr	x1, [sp, #32]
  402670:	bl	401520 <memcpy@plt>
  402674:	ldr	x2, [sp, #40]
  402678:	ldr	x0, [sp, #40]
  40267c:	add	x0, x0, #0x18
  402680:	mov	x1, x0
  402684:	mov	x0, x2
  402688:	bl	40280c <ferror@plt+0xf0c>
  40268c:	ldr	x0, [sp, #32]
  402690:	add	x0, x0, #0x40
  402694:	str	x0, [sp, #32]
  402698:	ldr	w0, [sp, #28]
  40269c:	sub	w0, w0, #0x40
  4026a0:	str	w0, [sp, #28]
  4026a4:	ldr	w0, [sp, #28]
  4026a8:	cmp	w0, #0x3f
  4026ac:	b.hi	402660 <ferror@plt+0xd60>  // b.pmore
  4026b0:	ldr	x0, [sp, #40]
  4026b4:	add	x0, x0, #0x18
  4026b8:	ldr	w1, [sp, #28]
  4026bc:	mov	x2, x1
  4026c0:	ldr	x1, [sp, #32]
  4026c4:	bl	401520 <memcpy@plt>
  4026c8:	ldp	x29, x30, [sp], #64
  4026cc:	ret
  4026d0:	stp	x29, x30, [sp, #-48]!
  4026d4:	mov	x29, sp
  4026d8:	str	x0, [sp, #24]
  4026dc:	str	x1, [sp, #16]
  4026e0:	ldr	x0, [sp, #16]
  4026e4:	ldr	w0, [x0, #16]
  4026e8:	lsr	w0, w0, #3
  4026ec:	and	w0, w0, #0x3f
  4026f0:	str	w0, [sp, #44]
  4026f4:	ldr	x0, [sp, #16]
  4026f8:	add	x1, x0, #0x18
  4026fc:	ldr	w0, [sp, #44]
  402700:	add	x0, x1, x0
  402704:	str	x0, [sp, #32]
  402708:	ldr	x0, [sp, #32]
  40270c:	add	x1, x0, #0x1
  402710:	str	x1, [sp, #32]
  402714:	mov	w1, #0xffffff80            	// #-128
  402718:	strb	w1, [x0]
  40271c:	mov	w1, #0x3f                  	// #63
  402720:	ldr	w0, [sp, #44]
  402724:	sub	w0, w1, w0
  402728:	str	w0, [sp, #44]
  40272c:	ldr	w0, [sp, #44]
  402730:	cmp	w0, #0x7
  402734:	b.hi	40277c <ferror@plt+0xe7c>  // b.pmore
  402738:	ldr	w0, [sp, #44]
  40273c:	mov	x2, x0
  402740:	mov	w1, #0x0                   	// #0
  402744:	ldr	x0, [sp, #32]
  402748:	bl	4016a0 <memset@plt>
  40274c:	ldr	x2, [sp, #16]
  402750:	ldr	x0, [sp, #16]
  402754:	add	x0, x0, #0x18
  402758:	mov	x1, x0
  40275c:	mov	x0, x2
  402760:	bl	40280c <ferror@plt+0xf0c>
  402764:	ldr	x0, [sp, #16]
  402768:	add	x0, x0, #0x18
  40276c:	mov	x2, #0x38                  	// #56
  402770:	mov	w1, #0x0                   	// #0
  402774:	bl	4016a0 <memset@plt>
  402778:	b	402798 <ferror@plt+0xe98>
  40277c:	ldr	w0, [sp, #44]
  402780:	sub	w0, w0, #0x8
  402784:	mov	w0, w0
  402788:	mov	x2, x0
  40278c:	mov	w1, #0x0                   	// #0
  402790:	ldr	x0, [sp, #32]
  402794:	bl	4016a0 <memset@plt>
  402798:	ldr	x0, [sp, #16]
  40279c:	add	x0, x0, #0x50
  4027a0:	ldr	x1, [sp, #16]
  4027a4:	add	x1, x1, #0x10
  4027a8:	ldr	w1, [x1]
  4027ac:	str	w1, [x0]
  4027b0:	ldr	x0, [sp, #16]
  4027b4:	add	x0, x0, #0x54
  4027b8:	ldr	x1, [sp, #16]
  4027bc:	add	x1, x1, #0x14
  4027c0:	ldr	w1, [x1]
  4027c4:	str	w1, [x0]
  4027c8:	ldr	x2, [sp, #16]
  4027cc:	ldr	x0, [sp, #16]
  4027d0:	add	x0, x0, #0x18
  4027d4:	mov	x1, x0
  4027d8:	mov	x0, x2
  4027dc:	bl	40280c <ferror@plt+0xf0c>
  4027e0:	ldr	x0, [sp, #16]
  4027e4:	ldp	x0, x1, [x0]
  4027e8:	ldr	x2, [sp, #24]
  4027ec:	stp	x0, x1, [x2]
  4027f0:	mov	x2, #0x58                  	// #88
  4027f4:	mov	w1, #0x0                   	// #0
  4027f8:	ldr	x0, [sp, #16]
  4027fc:	bl	4016a0 <memset@plt>
  402800:	nop
  402804:	ldp	x29, x30, [sp], #48
  402808:	ret
  40280c:	stp	x19, x20, [sp, #-48]!
  402810:	stp	x21, x22, [sp, #16]
  402814:	str	x0, [sp, #40]
  402818:	str	x1, [sp, #32]
  40281c:	ldr	x0, [sp, #40]
  402820:	ldr	w22, [x0]
  402824:	ldr	x0, [sp, #40]
  402828:	ldr	w21, [x0, #4]
  40282c:	ldr	x0, [sp, #40]
  402830:	ldr	w20, [x0, #8]
  402834:	ldr	x0, [sp, #40]
  402838:	ldr	w19, [x0, #12]
  40283c:	eor	w0, w20, w19
  402840:	and	w0, w21, w0
  402844:	eor	w1, w19, w0
  402848:	ldr	x0, [sp, #32]
  40284c:	ldr	w0, [x0]
  402850:	add	w0, w1, w0
  402854:	add	w1, w22, w0
  402858:	mov	w0, #0xa478                	// #42104
  40285c:	movk	w0, #0xd76a, lsl #16
  402860:	add	w22, w1, w0
  402864:	ror	w22, w22, #25
  402868:	add	w22, w22, w21
  40286c:	eor	w0, w21, w20
  402870:	and	w0, w22, w0
  402874:	eor	w1, w20, w0
  402878:	ldr	x0, [sp, #32]
  40287c:	add	x0, x0, #0x4
  402880:	ldr	w0, [x0]
  402884:	add	w0, w1, w0
  402888:	add	w1, w19, w0
  40288c:	mov	w0, #0xb756                	// #46934
  402890:	movk	w0, #0xe8c7, lsl #16
  402894:	add	w19, w1, w0
  402898:	ror	w19, w19, #20
  40289c:	add	w19, w19, w22
  4028a0:	eor	w0, w22, w21
  4028a4:	and	w0, w19, w0
  4028a8:	eor	w1, w21, w0
  4028ac:	ldr	x0, [sp, #32]
  4028b0:	add	x0, x0, #0x8
  4028b4:	ldr	w0, [x0]
  4028b8:	add	w0, w1, w0
  4028bc:	add	w1, w20, w0
  4028c0:	mov	w0, #0x70db                	// #28891
  4028c4:	movk	w0, #0x2420, lsl #16
  4028c8:	add	w20, w1, w0
  4028cc:	ror	w20, w20, #15
  4028d0:	add	w20, w20, w19
  4028d4:	eor	w0, w19, w22
  4028d8:	and	w0, w20, w0
  4028dc:	eor	w1, w22, w0
  4028e0:	ldr	x0, [sp, #32]
  4028e4:	add	x0, x0, #0xc
  4028e8:	ldr	w0, [x0]
  4028ec:	add	w0, w1, w0
  4028f0:	add	w1, w21, w0
  4028f4:	mov	w0, #0xceee                	// #52974
  4028f8:	movk	w0, #0xc1bd, lsl #16
  4028fc:	add	w21, w1, w0
  402900:	ror	w21, w21, #10
  402904:	add	w21, w21, w20
  402908:	eor	w0, w20, w19
  40290c:	and	w0, w21, w0
  402910:	eor	w1, w19, w0
  402914:	ldr	x0, [sp, #32]
  402918:	add	x0, x0, #0x10
  40291c:	ldr	w0, [x0]
  402920:	add	w0, w1, w0
  402924:	add	w1, w22, w0
  402928:	mov	w0, #0xfaf                 	// #4015
  40292c:	movk	w0, #0xf57c, lsl #16
  402930:	add	w22, w1, w0
  402934:	ror	w22, w22, #25
  402938:	add	w22, w22, w21
  40293c:	eor	w0, w21, w20
  402940:	and	w0, w22, w0
  402944:	eor	w1, w20, w0
  402948:	ldr	x0, [sp, #32]
  40294c:	add	x0, x0, #0x14
  402950:	ldr	w0, [x0]
  402954:	add	w0, w1, w0
  402958:	add	w1, w19, w0
  40295c:	mov	w0, #0xc62a                	// #50730
  402960:	movk	w0, #0x4787, lsl #16
  402964:	add	w19, w1, w0
  402968:	ror	w19, w19, #20
  40296c:	add	w19, w19, w22
  402970:	eor	w0, w22, w21
  402974:	and	w0, w19, w0
  402978:	eor	w1, w21, w0
  40297c:	ldr	x0, [sp, #32]
  402980:	add	x0, x0, #0x18
  402984:	ldr	w0, [x0]
  402988:	add	w0, w1, w0
  40298c:	add	w1, w20, w0
  402990:	mov	w0, #0x4613                	// #17939
  402994:	movk	w0, #0xa830, lsl #16
  402998:	add	w20, w1, w0
  40299c:	ror	w20, w20, #15
  4029a0:	add	w20, w20, w19
  4029a4:	eor	w0, w19, w22
  4029a8:	and	w0, w20, w0
  4029ac:	eor	w1, w22, w0
  4029b0:	ldr	x0, [sp, #32]
  4029b4:	add	x0, x0, #0x1c
  4029b8:	ldr	w0, [x0]
  4029bc:	add	w0, w1, w0
  4029c0:	add	w1, w21, w0
  4029c4:	mov	w0, #0x9501                	// #38145
  4029c8:	movk	w0, #0xfd46, lsl #16
  4029cc:	add	w21, w1, w0
  4029d0:	ror	w21, w21, #10
  4029d4:	add	w21, w21, w20
  4029d8:	eor	w0, w20, w19
  4029dc:	and	w0, w21, w0
  4029e0:	eor	w1, w19, w0
  4029e4:	ldr	x0, [sp, #32]
  4029e8:	add	x0, x0, #0x20
  4029ec:	ldr	w0, [x0]
  4029f0:	add	w0, w1, w0
  4029f4:	add	w1, w22, w0
  4029f8:	mov	w0, #0x98d8                	// #39128
  4029fc:	movk	w0, #0x6980, lsl #16
  402a00:	add	w22, w1, w0
  402a04:	ror	w22, w22, #25
  402a08:	add	w22, w22, w21
  402a0c:	eor	w0, w21, w20
  402a10:	and	w0, w22, w0
  402a14:	eor	w1, w20, w0
  402a18:	ldr	x0, [sp, #32]
  402a1c:	add	x0, x0, #0x24
  402a20:	ldr	w0, [x0]
  402a24:	add	w0, w1, w0
  402a28:	add	w1, w19, w0
  402a2c:	mov	w0, #0xf7af                	// #63407
  402a30:	movk	w0, #0x8b44, lsl #16
  402a34:	add	w19, w1, w0
  402a38:	ror	w19, w19, #20
  402a3c:	add	w19, w19, w22
  402a40:	eor	w0, w22, w21
  402a44:	and	w0, w19, w0
  402a48:	eor	w1, w21, w0
  402a4c:	ldr	x0, [sp, #32]
  402a50:	add	x0, x0, #0x28
  402a54:	ldr	w0, [x0]
  402a58:	add	w0, w1, w0
  402a5c:	add	w1, w20, w0
  402a60:	mov	w0, #0xffff5bb1            	// #-42063
  402a64:	add	w20, w1, w0
  402a68:	ror	w20, w20, #15
  402a6c:	add	w20, w20, w19
  402a70:	eor	w0, w19, w22
  402a74:	and	w0, w20, w0
  402a78:	eor	w1, w22, w0
  402a7c:	ldr	x0, [sp, #32]
  402a80:	add	x0, x0, #0x2c
  402a84:	ldr	w0, [x0]
  402a88:	add	w0, w1, w0
  402a8c:	add	w1, w21, w0
  402a90:	mov	w0, #0xd7be                	// #55230
  402a94:	movk	w0, #0x895c, lsl #16
  402a98:	add	w21, w1, w0
  402a9c:	ror	w21, w21, #10
  402aa0:	add	w21, w21, w20
  402aa4:	eor	w0, w20, w19
  402aa8:	and	w0, w21, w0
  402aac:	eor	w1, w19, w0
  402ab0:	ldr	x0, [sp, #32]
  402ab4:	add	x0, x0, #0x30
  402ab8:	ldr	w0, [x0]
  402abc:	add	w0, w1, w0
  402ac0:	add	w1, w22, w0
  402ac4:	mov	w0, #0x1122                	// #4386
  402ac8:	movk	w0, #0x6b90, lsl #16
  402acc:	add	w22, w1, w0
  402ad0:	ror	w22, w22, #25
  402ad4:	add	w22, w22, w21
  402ad8:	eor	w0, w21, w20
  402adc:	and	w0, w22, w0
  402ae0:	eor	w1, w20, w0
  402ae4:	ldr	x0, [sp, #32]
  402ae8:	add	x0, x0, #0x34
  402aec:	ldr	w0, [x0]
  402af0:	add	w0, w1, w0
  402af4:	add	w1, w19, w0
  402af8:	mov	w0, #0x7193                	// #29075
  402afc:	movk	w0, #0xfd98, lsl #16
  402b00:	add	w19, w1, w0
  402b04:	ror	w19, w19, #20
  402b08:	add	w19, w19, w22
  402b0c:	eor	w0, w22, w21
  402b10:	and	w0, w19, w0
  402b14:	eor	w1, w21, w0
  402b18:	ldr	x0, [sp, #32]
  402b1c:	add	x0, x0, #0x38
  402b20:	ldr	w0, [x0]
  402b24:	add	w0, w1, w0
  402b28:	add	w1, w20, w0
  402b2c:	mov	w0, #0x438e                	// #17294
  402b30:	movk	w0, #0xa679, lsl #16
  402b34:	add	w20, w1, w0
  402b38:	ror	w20, w20, #15
  402b3c:	add	w20, w20, w19
  402b40:	eor	w0, w19, w22
  402b44:	and	w0, w20, w0
  402b48:	eor	w1, w22, w0
  402b4c:	ldr	x0, [sp, #32]
  402b50:	add	x0, x0, #0x3c
  402b54:	ldr	w0, [x0]
  402b58:	add	w0, w1, w0
  402b5c:	add	w1, w21, w0
  402b60:	mov	w0, #0x821                 	// #2081
  402b64:	movk	w0, #0x49b4, lsl #16
  402b68:	add	w21, w1, w0
  402b6c:	ror	w21, w21, #10
  402b70:	add	w21, w21, w20
  402b74:	eor	w0, w21, w20
  402b78:	and	w0, w19, w0
  402b7c:	eor	w1, w20, w0
  402b80:	ldr	x0, [sp, #32]
  402b84:	add	x0, x0, #0x4
  402b88:	ldr	w0, [x0]
  402b8c:	add	w0, w1, w0
  402b90:	add	w1, w22, w0
  402b94:	mov	w0, #0x2562                	// #9570
  402b98:	movk	w0, #0xf61e, lsl #16
  402b9c:	add	w22, w1, w0
  402ba0:	ror	w22, w22, #27
  402ba4:	add	w22, w22, w21
  402ba8:	eor	w0, w22, w21
  402bac:	and	w0, w20, w0
  402bb0:	eor	w1, w21, w0
  402bb4:	ldr	x0, [sp, #32]
  402bb8:	add	x0, x0, #0x18
  402bbc:	ldr	w0, [x0]
  402bc0:	add	w0, w1, w0
  402bc4:	add	w1, w19, w0
  402bc8:	mov	w0, #0xb340                	// #45888
  402bcc:	movk	w0, #0xc040, lsl #16
  402bd0:	add	w19, w1, w0
  402bd4:	ror	w19, w19, #23
  402bd8:	add	w19, w19, w22
  402bdc:	eor	w0, w19, w22
  402be0:	and	w0, w21, w0
  402be4:	eor	w1, w22, w0
  402be8:	ldr	x0, [sp, #32]
  402bec:	add	x0, x0, #0x2c
  402bf0:	ldr	w0, [x0]
  402bf4:	add	w0, w1, w0
  402bf8:	add	w1, w20, w0
  402bfc:	mov	w0, #0x5a51                	// #23121
  402c00:	movk	w0, #0x265e, lsl #16
  402c04:	add	w20, w1, w0
  402c08:	ror	w20, w20, #18
  402c0c:	add	w20, w20, w19
  402c10:	eor	w0, w20, w19
  402c14:	and	w0, w22, w0
  402c18:	eor	w1, w19, w0
  402c1c:	ldr	x0, [sp, #32]
  402c20:	ldr	w0, [x0]
  402c24:	add	w0, w1, w0
  402c28:	add	w1, w21, w0
  402c2c:	mov	w0, #0xc7aa                	// #51114
  402c30:	movk	w0, #0xe9b6, lsl #16
  402c34:	add	w21, w1, w0
  402c38:	ror	w21, w21, #12
  402c3c:	add	w21, w21, w20
  402c40:	eor	w0, w21, w20
  402c44:	and	w0, w19, w0
  402c48:	eor	w1, w20, w0
  402c4c:	ldr	x0, [sp, #32]
  402c50:	add	x0, x0, #0x14
  402c54:	ldr	w0, [x0]
  402c58:	add	w0, w1, w0
  402c5c:	add	w1, w22, w0
  402c60:	mov	w0, #0x105d                	// #4189
  402c64:	movk	w0, #0xd62f, lsl #16
  402c68:	add	w22, w1, w0
  402c6c:	ror	w22, w22, #27
  402c70:	add	w22, w22, w21
  402c74:	eor	w0, w22, w21
  402c78:	and	w0, w20, w0
  402c7c:	eor	w1, w21, w0
  402c80:	ldr	x0, [sp, #32]
  402c84:	add	x0, x0, #0x28
  402c88:	ldr	w0, [x0]
  402c8c:	add	w0, w1, w0
  402c90:	add	w1, w19, w0
  402c94:	mov	w0, #0x1453                	// #5203
  402c98:	movk	w0, #0x244, lsl #16
  402c9c:	add	w19, w1, w0
  402ca0:	ror	w19, w19, #23
  402ca4:	add	w19, w19, w22
  402ca8:	eor	w0, w19, w22
  402cac:	and	w0, w21, w0
  402cb0:	eor	w1, w22, w0
  402cb4:	ldr	x0, [sp, #32]
  402cb8:	add	x0, x0, #0x3c
  402cbc:	ldr	w0, [x0]
  402cc0:	add	w0, w1, w0
  402cc4:	add	w1, w20, w0
  402cc8:	mov	w0, #0xe681                	// #59009
  402ccc:	movk	w0, #0xd8a1, lsl #16
  402cd0:	add	w20, w1, w0
  402cd4:	ror	w20, w20, #18
  402cd8:	add	w20, w20, w19
  402cdc:	eor	w0, w20, w19
  402ce0:	and	w0, w22, w0
  402ce4:	eor	w1, w19, w0
  402ce8:	ldr	x0, [sp, #32]
  402cec:	add	x0, x0, #0x10
  402cf0:	ldr	w0, [x0]
  402cf4:	add	w0, w1, w0
  402cf8:	add	w1, w21, w0
  402cfc:	mov	w0, #0xfbc8                	// #64456
  402d00:	movk	w0, #0xe7d3, lsl #16
  402d04:	add	w21, w1, w0
  402d08:	ror	w21, w21, #12
  402d0c:	add	w21, w21, w20
  402d10:	eor	w0, w21, w20
  402d14:	and	w0, w19, w0
  402d18:	eor	w1, w20, w0
  402d1c:	ldr	x0, [sp, #32]
  402d20:	add	x0, x0, #0x24
  402d24:	ldr	w0, [x0]
  402d28:	add	w0, w1, w0
  402d2c:	add	w1, w22, w0
  402d30:	mov	w0, #0xcde6                	// #52710
  402d34:	movk	w0, #0x21e1, lsl #16
  402d38:	add	w22, w1, w0
  402d3c:	ror	w22, w22, #27
  402d40:	add	w22, w22, w21
  402d44:	eor	w0, w22, w21
  402d48:	and	w0, w20, w0
  402d4c:	eor	w1, w21, w0
  402d50:	ldr	x0, [sp, #32]
  402d54:	add	x0, x0, #0x38
  402d58:	ldr	w0, [x0]
  402d5c:	add	w0, w1, w0
  402d60:	add	w1, w19, w0
  402d64:	mov	w0, #0x7d6                 	// #2006
  402d68:	movk	w0, #0xc337, lsl #16
  402d6c:	add	w19, w1, w0
  402d70:	ror	w19, w19, #23
  402d74:	add	w19, w19, w22
  402d78:	eor	w0, w19, w22
  402d7c:	and	w0, w21, w0
  402d80:	eor	w1, w22, w0
  402d84:	ldr	x0, [sp, #32]
  402d88:	add	x0, x0, #0xc
  402d8c:	ldr	w0, [x0]
  402d90:	add	w0, w1, w0
  402d94:	add	w1, w20, w0
  402d98:	mov	w0, #0xd87                 	// #3463
  402d9c:	movk	w0, #0xf4d5, lsl #16
  402da0:	add	w20, w1, w0
  402da4:	ror	w20, w20, #18
  402da8:	add	w20, w20, w19
  402dac:	eor	w0, w20, w19
  402db0:	and	w0, w22, w0
  402db4:	eor	w1, w19, w0
  402db8:	ldr	x0, [sp, #32]
  402dbc:	add	x0, x0, #0x20
  402dc0:	ldr	w0, [x0]
  402dc4:	add	w0, w1, w0
  402dc8:	add	w1, w21, w0
  402dcc:	mov	w0, #0x14ed                	// #5357
  402dd0:	movk	w0, #0x455a, lsl #16
  402dd4:	add	w21, w1, w0
  402dd8:	ror	w21, w21, #12
  402ddc:	add	w21, w21, w20
  402de0:	eor	w0, w21, w20
  402de4:	and	w0, w19, w0
  402de8:	eor	w1, w20, w0
  402dec:	ldr	x0, [sp, #32]
  402df0:	add	x0, x0, #0x34
  402df4:	ldr	w0, [x0]
  402df8:	add	w0, w1, w0
  402dfc:	add	w1, w22, w0
  402e00:	mov	w0, #0xe905                	// #59653
  402e04:	movk	w0, #0xa9e3, lsl #16
  402e08:	add	w22, w1, w0
  402e0c:	ror	w22, w22, #27
  402e10:	add	w22, w22, w21
  402e14:	eor	w0, w22, w21
  402e18:	and	w0, w20, w0
  402e1c:	eor	w1, w21, w0
  402e20:	ldr	x0, [sp, #32]
  402e24:	add	x0, x0, #0x8
  402e28:	ldr	w0, [x0]
  402e2c:	add	w0, w1, w0
  402e30:	add	w1, w19, w0
  402e34:	mov	w0, #0xa3f8                	// #41976
  402e38:	movk	w0, #0xfcef, lsl #16
  402e3c:	add	w19, w1, w0
  402e40:	ror	w19, w19, #23
  402e44:	add	w19, w19, w22
  402e48:	eor	w0, w19, w22
  402e4c:	and	w0, w21, w0
  402e50:	eor	w1, w22, w0
  402e54:	ldr	x0, [sp, #32]
  402e58:	add	x0, x0, #0x1c
  402e5c:	ldr	w0, [x0]
  402e60:	add	w0, w1, w0
  402e64:	add	w1, w20, w0
  402e68:	mov	w0, #0x2d9                 	// #729
  402e6c:	movk	w0, #0x676f, lsl #16
  402e70:	add	w20, w1, w0
  402e74:	ror	w20, w20, #18
  402e78:	add	w20, w20, w19
  402e7c:	eor	w0, w20, w19
  402e80:	and	w0, w22, w0
  402e84:	eor	w1, w19, w0
  402e88:	ldr	x0, [sp, #32]
  402e8c:	add	x0, x0, #0x30
  402e90:	ldr	w0, [x0]
  402e94:	add	w0, w1, w0
  402e98:	add	w1, w21, w0
  402e9c:	mov	w0, #0x4c8a                	// #19594
  402ea0:	movk	w0, #0x8d2a, lsl #16
  402ea4:	add	w21, w1, w0
  402ea8:	ror	w21, w21, #12
  402eac:	add	w21, w21, w20
  402eb0:	eor	w0, w21, w20
  402eb4:	eor	w1, w19, w0
  402eb8:	ldr	x0, [sp, #32]
  402ebc:	add	x0, x0, #0x14
  402ec0:	ldr	w0, [x0]
  402ec4:	add	w0, w1, w0
  402ec8:	add	w1, w22, w0
  402ecc:	mov	w0, #0x3942                	// #14658
  402ed0:	movk	w0, #0xfffa, lsl #16
  402ed4:	add	w22, w1, w0
  402ed8:	ror	w22, w22, #28
  402edc:	add	w22, w22, w21
  402ee0:	eor	w0, w22, w21
  402ee4:	eor	w1, w20, w0
  402ee8:	ldr	x0, [sp, #32]
  402eec:	add	x0, x0, #0x20
  402ef0:	ldr	w0, [x0]
  402ef4:	add	w0, w1, w0
  402ef8:	add	w1, w19, w0
  402efc:	mov	w0, #0xf681                	// #63105
  402f00:	movk	w0, #0x8771, lsl #16
  402f04:	add	w19, w1, w0
  402f08:	ror	w19, w19, #21
  402f0c:	add	w19, w19, w22
  402f10:	eor	w0, w19, w22
  402f14:	eor	w1, w21, w0
  402f18:	ldr	x0, [sp, #32]
  402f1c:	add	x0, x0, #0x2c
  402f20:	ldr	w0, [x0]
  402f24:	add	w0, w1, w0
  402f28:	add	w1, w20, w0
  402f2c:	mov	w0, #0x6122                	// #24866
  402f30:	movk	w0, #0x6d9d, lsl #16
  402f34:	add	w20, w1, w0
  402f38:	ror	w20, w20, #16
  402f3c:	add	w20, w20, w19
  402f40:	eor	w0, w20, w19
  402f44:	eor	w1, w22, w0
  402f48:	ldr	x0, [sp, #32]
  402f4c:	add	x0, x0, #0x38
  402f50:	ldr	w0, [x0]
  402f54:	add	w0, w1, w0
  402f58:	add	w1, w21, w0
  402f5c:	mov	w0, #0x380c                	// #14348
  402f60:	movk	w0, #0xfde5, lsl #16
  402f64:	add	w21, w1, w0
  402f68:	ror	w21, w21, #9
  402f6c:	add	w21, w21, w20
  402f70:	eor	w0, w21, w20
  402f74:	eor	w1, w19, w0
  402f78:	ldr	x0, [sp, #32]
  402f7c:	add	x0, x0, #0x4
  402f80:	ldr	w0, [x0]
  402f84:	add	w0, w1, w0
  402f88:	add	w1, w22, w0
  402f8c:	mov	w0, #0xea44                	// #59972
  402f90:	movk	w0, #0xa4be, lsl #16
  402f94:	add	w22, w1, w0
  402f98:	ror	w22, w22, #28
  402f9c:	add	w22, w22, w21
  402fa0:	eor	w0, w22, w21
  402fa4:	eor	w1, w20, w0
  402fa8:	ldr	x0, [sp, #32]
  402fac:	add	x0, x0, #0x10
  402fb0:	ldr	w0, [x0]
  402fb4:	add	w0, w1, w0
  402fb8:	add	w1, w19, w0
  402fbc:	mov	w0, #0xcfa9                	// #53161
  402fc0:	movk	w0, #0x4bde, lsl #16
  402fc4:	add	w19, w1, w0
  402fc8:	ror	w19, w19, #21
  402fcc:	add	w19, w19, w22
  402fd0:	eor	w0, w19, w22
  402fd4:	eor	w1, w21, w0
  402fd8:	ldr	x0, [sp, #32]
  402fdc:	add	x0, x0, #0x1c
  402fe0:	ldr	w0, [x0]
  402fe4:	add	w0, w1, w0
  402fe8:	add	w1, w20, w0
  402fec:	mov	w0, #0x4b60                	// #19296
  402ff0:	movk	w0, #0xf6bb, lsl #16
  402ff4:	add	w20, w1, w0
  402ff8:	ror	w20, w20, #16
  402ffc:	add	w20, w20, w19
  403000:	eor	w0, w20, w19
  403004:	eor	w1, w22, w0
  403008:	ldr	x0, [sp, #32]
  40300c:	add	x0, x0, #0x28
  403010:	ldr	w0, [x0]
  403014:	add	w0, w1, w0
  403018:	add	w1, w21, w0
  40301c:	mov	w0, #0xbc70                	// #48240
  403020:	movk	w0, #0xbebf, lsl #16
  403024:	add	w21, w1, w0
  403028:	ror	w21, w21, #9
  40302c:	add	w21, w21, w20
  403030:	eor	w0, w21, w20
  403034:	eor	w1, w19, w0
  403038:	ldr	x0, [sp, #32]
  40303c:	add	x0, x0, #0x34
  403040:	ldr	w0, [x0]
  403044:	add	w0, w1, w0
  403048:	add	w1, w22, w0
  40304c:	mov	w0, #0x7ec6                	// #32454
  403050:	movk	w0, #0x289b, lsl #16
  403054:	add	w22, w1, w0
  403058:	ror	w22, w22, #28
  40305c:	add	w22, w22, w21
  403060:	eor	w0, w22, w21
  403064:	eor	w1, w20, w0
  403068:	ldr	x0, [sp, #32]
  40306c:	ldr	w0, [x0]
  403070:	add	w0, w1, w0
  403074:	add	w1, w19, w0
  403078:	mov	w0, #0x27fa                	// #10234
  40307c:	movk	w0, #0xeaa1, lsl #16
  403080:	add	w19, w1, w0
  403084:	ror	w19, w19, #21
  403088:	add	w19, w19, w22
  40308c:	eor	w0, w19, w22
  403090:	eor	w1, w21, w0
  403094:	ldr	x0, [sp, #32]
  403098:	add	x0, x0, #0xc
  40309c:	ldr	w0, [x0]
  4030a0:	add	w0, w1, w0
  4030a4:	add	w1, w20, w0
  4030a8:	mov	w0, #0x3085                	// #12421
  4030ac:	movk	w0, #0xd4ef, lsl #16
  4030b0:	add	w20, w1, w0
  4030b4:	ror	w20, w20, #16
  4030b8:	add	w20, w20, w19
  4030bc:	eor	w0, w20, w19
  4030c0:	eor	w1, w22, w0
  4030c4:	ldr	x0, [sp, #32]
  4030c8:	add	x0, x0, #0x18
  4030cc:	ldr	w0, [x0]
  4030d0:	add	w0, w1, w0
  4030d4:	add	w1, w21, w0
  4030d8:	mov	w0, #0x1d05                	// #7429
  4030dc:	movk	w0, #0x488, lsl #16
  4030e0:	add	w21, w1, w0
  4030e4:	ror	w21, w21, #9
  4030e8:	add	w21, w21, w20
  4030ec:	eor	w0, w21, w20
  4030f0:	eor	w1, w19, w0
  4030f4:	ldr	x0, [sp, #32]
  4030f8:	add	x0, x0, #0x24
  4030fc:	ldr	w0, [x0]
  403100:	add	w0, w1, w0
  403104:	add	w1, w22, w0
  403108:	mov	w0, #0xd039                	// #53305
  40310c:	movk	w0, #0xd9d4, lsl #16
  403110:	add	w22, w1, w0
  403114:	ror	w22, w22, #28
  403118:	add	w22, w22, w21
  40311c:	eor	w0, w22, w21
  403120:	eor	w1, w20, w0
  403124:	ldr	x0, [sp, #32]
  403128:	add	x0, x0, #0x30
  40312c:	ldr	w0, [x0]
  403130:	add	w0, w1, w0
  403134:	add	w1, w19, w0
  403138:	mov	w0, #0x99e5                	// #39397
  40313c:	movk	w0, #0xe6db, lsl #16
  403140:	add	w19, w1, w0
  403144:	ror	w19, w19, #21
  403148:	add	w19, w19, w22
  40314c:	eor	w0, w19, w22
  403150:	eor	w1, w21, w0
  403154:	ldr	x0, [sp, #32]
  403158:	add	x0, x0, #0x3c
  40315c:	ldr	w0, [x0]
  403160:	add	w0, w1, w0
  403164:	add	w1, w20, w0
  403168:	mov	w0, #0x7cf8                	// #31992
  40316c:	movk	w0, #0x1fa2, lsl #16
  403170:	add	w20, w1, w0
  403174:	ror	w20, w20, #16
  403178:	add	w20, w20, w19
  40317c:	eor	w0, w20, w19
  403180:	eor	w1, w22, w0
  403184:	ldr	x0, [sp, #32]
  403188:	add	x0, x0, #0x8
  40318c:	ldr	w0, [x0]
  403190:	add	w0, w1, w0
  403194:	add	w1, w21, w0
  403198:	mov	w0, #0x5665                	// #22117
  40319c:	movk	w0, #0xc4ac, lsl #16
  4031a0:	add	w21, w1, w0
  4031a4:	ror	w21, w21, #9
  4031a8:	add	w21, w21, w20
  4031ac:	mvn	w0, w19
  4031b0:	orr	w0, w21, w0
  4031b4:	eor	w1, w20, w0
  4031b8:	ldr	x0, [sp, #32]
  4031bc:	ldr	w0, [x0]
  4031c0:	add	w0, w1, w0
  4031c4:	add	w1, w22, w0
  4031c8:	mov	w0, #0x2244                	// #8772
  4031cc:	movk	w0, #0xf429, lsl #16
  4031d0:	add	w22, w1, w0
  4031d4:	ror	w22, w22, #26
  4031d8:	add	w22, w22, w21
  4031dc:	mvn	w0, w20
  4031e0:	orr	w0, w22, w0
  4031e4:	eor	w1, w21, w0
  4031e8:	ldr	x0, [sp, #32]
  4031ec:	add	x0, x0, #0x1c
  4031f0:	ldr	w0, [x0]
  4031f4:	add	w0, w1, w0
  4031f8:	add	w1, w19, w0
  4031fc:	mov	w0, #0xff97                	// #65431
  403200:	movk	w0, #0x432a, lsl #16
  403204:	add	w19, w1, w0
  403208:	ror	w19, w19, #22
  40320c:	add	w19, w19, w22
  403210:	mvn	w0, w21
  403214:	orr	w0, w19, w0
  403218:	eor	w1, w22, w0
  40321c:	ldr	x0, [sp, #32]
  403220:	add	x0, x0, #0x38
  403224:	ldr	w0, [x0]
  403228:	add	w0, w1, w0
  40322c:	add	w1, w20, w0
  403230:	mov	w0, #0x23a7                	// #9127
  403234:	movk	w0, #0xab94, lsl #16
  403238:	add	w20, w1, w0
  40323c:	ror	w20, w20, #17
  403240:	add	w20, w20, w19
  403244:	mvn	w0, w22
  403248:	orr	w0, w20, w0
  40324c:	eor	w1, w19, w0
  403250:	ldr	x0, [sp, #32]
  403254:	add	x0, x0, #0x14
  403258:	ldr	w0, [x0]
  40325c:	add	w0, w1, w0
  403260:	add	w1, w21, w0
  403264:	mov	w0, #0xa039                	// #41017
  403268:	movk	w0, #0xfc93, lsl #16
  40326c:	add	w21, w1, w0
  403270:	ror	w21, w21, #11
  403274:	add	w21, w21, w20
  403278:	mvn	w0, w19
  40327c:	orr	w0, w21, w0
  403280:	eor	w1, w20, w0
  403284:	ldr	x0, [sp, #32]
  403288:	add	x0, x0, #0x30
  40328c:	ldr	w0, [x0]
  403290:	add	w0, w1, w0
  403294:	add	w1, w22, w0
  403298:	mov	w0, #0x59c3                	// #22979
  40329c:	movk	w0, #0x655b, lsl #16
  4032a0:	add	w22, w1, w0
  4032a4:	ror	w22, w22, #26
  4032a8:	add	w22, w22, w21
  4032ac:	mvn	w0, w20
  4032b0:	orr	w0, w22, w0
  4032b4:	eor	w1, w21, w0
  4032b8:	ldr	x0, [sp, #32]
  4032bc:	add	x0, x0, #0xc
  4032c0:	ldr	w0, [x0]
  4032c4:	add	w0, w1, w0
  4032c8:	add	w1, w19, w0
  4032cc:	mov	w0, #0xcc92                	// #52370
  4032d0:	movk	w0, #0x8f0c, lsl #16
  4032d4:	add	w19, w1, w0
  4032d8:	ror	w19, w19, #22
  4032dc:	add	w19, w19, w22
  4032e0:	mvn	w0, w21
  4032e4:	orr	w0, w19, w0
  4032e8:	eor	w1, w22, w0
  4032ec:	ldr	x0, [sp, #32]
  4032f0:	add	x0, x0, #0x28
  4032f4:	ldr	w0, [x0]
  4032f8:	add	w0, w1, w0
  4032fc:	add	w1, w20, w0
  403300:	mov	w0, #0xf47d                	// #62589
  403304:	movk	w0, #0xffef, lsl #16
  403308:	add	w20, w1, w0
  40330c:	ror	w20, w20, #17
  403310:	add	w20, w20, w19
  403314:	mvn	w0, w22
  403318:	orr	w0, w20, w0
  40331c:	eor	w1, w19, w0
  403320:	ldr	x0, [sp, #32]
  403324:	add	x0, x0, #0x4
  403328:	ldr	w0, [x0]
  40332c:	add	w0, w1, w0
  403330:	add	w1, w21, w0
  403334:	mov	w0, #0x5dd1                	// #24017
  403338:	movk	w0, #0x8584, lsl #16
  40333c:	add	w21, w1, w0
  403340:	ror	w21, w21, #11
  403344:	add	w21, w21, w20
  403348:	mvn	w0, w19
  40334c:	orr	w0, w21, w0
  403350:	eor	w1, w20, w0
  403354:	ldr	x0, [sp, #32]
  403358:	add	x0, x0, #0x20
  40335c:	ldr	w0, [x0]
  403360:	add	w0, w1, w0
  403364:	add	w1, w22, w0
  403368:	mov	w0, #0x7e4f                	// #32335
  40336c:	movk	w0, #0x6fa8, lsl #16
  403370:	add	w22, w1, w0
  403374:	ror	w22, w22, #26
  403378:	add	w22, w22, w21
  40337c:	mvn	w0, w20
  403380:	orr	w0, w22, w0
  403384:	eor	w1, w21, w0
  403388:	ldr	x0, [sp, #32]
  40338c:	add	x0, x0, #0x3c
  403390:	ldr	w0, [x0]
  403394:	add	w0, w1, w0
  403398:	add	w1, w19, w0
  40339c:	mov	w0, #0xe6e0                	// #59104
  4033a0:	movk	w0, #0xfe2c, lsl #16
  4033a4:	add	w19, w1, w0
  4033a8:	ror	w19, w19, #22
  4033ac:	add	w19, w19, w22
  4033b0:	mvn	w0, w21
  4033b4:	orr	w0, w19, w0
  4033b8:	eor	w1, w22, w0
  4033bc:	ldr	x0, [sp, #32]
  4033c0:	add	x0, x0, #0x18
  4033c4:	ldr	w0, [x0]
  4033c8:	add	w0, w1, w0
  4033cc:	add	w1, w20, w0
  4033d0:	mov	w0, #0x4314                	// #17172
  4033d4:	movk	w0, #0xa301, lsl #16
  4033d8:	add	w20, w1, w0
  4033dc:	ror	w20, w20, #17
  4033e0:	add	w20, w20, w19
  4033e4:	mvn	w0, w22
  4033e8:	orr	w0, w20, w0
  4033ec:	eor	w1, w19, w0
  4033f0:	ldr	x0, [sp, #32]
  4033f4:	add	x0, x0, #0x34
  4033f8:	ldr	w0, [x0]
  4033fc:	add	w0, w1, w0
  403400:	add	w1, w21, w0
  403404:	mov	w0, #0x11a1                	// #4513
  403408:	movk	w0, #0x4e08, lsl #16
  40340c:	add	w21, w1, w0
  403410:	ror	w21, w21, #11
  403414:	add	w21, w21, w20
  403418:	mvn	w0, w19
  40341c:	orr	w0, w21, w0
  403420:	eor	w1, w20, w0
  403424:	ldr	x0, [sp, #32]
  403428:	add	x0, x0, #0x10
  40342c:	ldr	w0, [x0]
  403430:	add	w0, w1, w0
  403434:	add	w1, w22, w0
  403438:	mov	w0, #0x7e82                	// #32386
  40343c:	movk	w0, #0xf753, lsl #16
  403440:	add	w22, w1, w0
  403444:	ror	w22, w22, #26
  403448:	add	w22, w22, w21
  40344c:	mvn	w0, w20
  403450:	orr	w0, w22, w0
  403454:	eor	w1, w21, w0
  403458:	ldr	x0, [sp, #32]
  40345c:	add	x0, x0, #0x2c
  403460:	ldr	w0, [x0]
  403464:	add	w0, w1, w0
  403468:	add	w1, w19, w0
  40346c:	mov	w0, #0xf235                	// #62005
  403470:	movk	w0, #0xbd3a, lsl #16
  403474:	add	w19, w1, w0
  403478:	ror	w19, w19, #22
  40347c:	add	w19, w19, w22
  403480:	mvn	w0, w21
  403484:	orr	w0, w19, w0
  403488:	eor	w1, w22, w0
  40348c:	ldr	x0, [sp, #32]
  403490:	add	x0, x0, #0x8
  403494:	ldr	w0, [x0]
  403498:	add	w0, w1, w0
  40349c:	add	w1, w20, w0
  4034a0:	mov	w0, #0xd2bb                	// #53947
  4034a4:	movk	w0, #0x2ad7, lsl #16
  4034a8:	add	w20, w1, w0
  4034ac:	ror	w20, w20, #17
  4034b0:	add	w20, w20, w19
  4034b4:	mvn	w0, w22
  4034b8:	orr	w0, w20, w0
  4034bc:	eor	w1, w19, w0
  4034c0:	ldr	x0, [sp, #32]
  4034c4:	add	x0, x0, #0x24
  4034c8:	ldr	w0, [x0]
  4034cc:	add	w0, w1, w0
  4034d0:	add	w1, w21, w0
  4034d4:	mov	w0, #0xd391                	// #54161
  4034d8:	movk	w0, #0xeb86, lsl #16
  4034dc:	add	w21, w1, w0
  4034e0:	ror	w21, w21, #11
  4034e4:	add	w21, w21, w20
  4034e8:	ldr	x0, [sp, #40]
  4034ec:	ldr	w0, [x0]
  4034f0:	add	w1, w22, w0
  4034f4:	ldr	x0, [sp, #40]
  4034f8:	str	w1, [x0]
  4034fc:	ldr	x0, [sp, #40]
  403500:	add	x0, x0, #0x4
  403504:	ldr	w1, [x0]
  403508:	ldr	x0, [sp, #40]
  40350c:	add	x0, x0, #0x4
  403510:	add	w1, w21, w1
  403514:	str	w1, [x0]
  403518:	ldr	x0, [sp, #40]
  40351c:	add	x0, x0, #0x8
  403520:	ldr	w1, [x0]
  403524:	ldr	x0, [sp, #40]
  403528:	add	x0, x0, #0x8
  40352c:	add	w1, w20, w1
  403530:	str	w1, [x0]
  403534:	ldr	x0, [sp, #40]
  403538:	add	x0, x0, #0xc
  40353c:	ldr	w1, [x0]
  403540:	ldr	x0, [sp, #40]
  403544:	add	x0, x0, #0xc
  403548:	add	w1, w19, w1
  40354c:	str	w1, [x0]
  403550:	nop
  403554:	ldp	x21, x22, [sp, #16]
  403558:	ldp	x19, x20, [sp], #48
  40355c:	ret
  403560:	stp	x29, x30, [sp, #-48]!
  403564:	mov	x29, sp
  403568:	str	w0, [sp, #28]
  40356c:	ldr	w1, [sp, #28]
  403570:	mov	w0, #0xde83                	// #56963
  403574:	movk	w0, #0x431b, lsl #16
  403578:	umull	x0, w1, w0
  40357c:	lsr	x0, x0, #32
  403580:	lsr	w0, w0, #18
  403584:	mov	w0, w0
  403588:	str	x0, [sp, #32]
  40358c:	ldr	w1, [sp, #28]
  403590:	mov	w0, #0xde83                	// #56963
  403594:	movk	w0, #0x431b, lsl #16
  403598:	umull	x0, w1, w0
  40359c:	lsr	x0, x0, #32
  4035a0:	lsr	w0, w0, #18
  4035a4:	mov	w2, #0x4240                	// #16960
  4035a8:	movk	w2, #0xf, lsl #16
  4035ac:	mul	w0, w0, w2
  4035b0:	sub	w0, w1, w0
  4035b4:	mov	w1, w0
  4035b8:	mov	x0, x1
  4035bc:	lsl	x0, x0, #5
  4035c0:	sub	x0, x0, x1
  4035c4:	lsl	x0, x0, #2
  4035c8:	add	x0, x0, x1
  4035cc:	lsl	x0, x0, #3
  4035d0:	str	x0, [sp, #40]
  4035d4:	add	x0, sp, #0x20
  4035d8:	mov	x1, #0x0                   	// #0
  4035dc:	bl	401790 <nanosleep@plt>
  4035e0:	ldp	x29, x30, [sp], #48
  4035e4:	ret
  4035e8:	stp	x29, x30, [sp, #-32]!
  4035ec:	mov	x29, sp
  4035f0:	str	w0, [sp, #28]
  4035f4:	str	w1, [sp, #24]
  4035f8:	bl	4016c0 <random@plt>
  4035fc:	mov	x1, x0
  403600:	ldr	w2, [sp, #24]
  403604:	ldr	w0, [sp, #28]
  403608:	sub	w0, w2, w0
  40360c:	add	w0, w0, #0x1
  403610:	sxtw	x0, w0
  403614:	sdiv	x2, x1, x0
  403618:	mul	x0, x2, x0
  40361c:	sub	x0, x1, x0
  403620:	mov	w1, w0
  403624:	ldr	w0, [sp, #28]
  403628:	add	w0, w1, w0
  40362c:	ldp	x29, x30, [sp], #32
  403630:	ret
  403634:	stp	x29, x30, [sp, #-48]!
  403638:	mov	x29, sp
  40363c:	add	x0, sp, #0x10
  403640:	mov	x1, #0x0                   	// #0
  403644:	bl	4016b0 <gettimeofday@plt>
  403648:	bl	401620 <getpid@plt>
  40364c:	str	w0, [sp, #40]
  403650:	bl	4015c0 <getuid@plt>
  403654:	str	w0, [sp, #36]
  403658:	ldr	w0, [sp, #40]
  40365c:	lsl	w1, w0, #16
  403660:	ldr	w0, [sp, #36]
  403664:	eor	w0, w1, w0
  403668:	mov	w1, w0
  40366c:	ldr	x0, [sp, #16]
  403670:	eor	w0, w1, w0
  403674:	ldr	x1, [sp, #24]
  403678:	eor	w0, w0, w1
  40367c:	bl	401830 <srandom@plt>
  403680:	bl	401620 <getpid@plt>
  403684:	sxth	w1, w0
  403688:	ldr	x0, [sp, #16]
  40368c:	sxth	w0, w0
  403690:	eor	w0, w1, w0
  403694:	sxth	w0, w0
  403698:	and	w2, w0, #0xffff
  40369c:	movz	x0, #0x0, lsl #16
  4036a0:	movk	x0, #0x10
  4036a4:	nop
  4036a8:	nop
  4036ac:	mrs	x1, tpidr_el0
  4036b0:	add	x0, x1, x0
  4036b4:	mov	w1, w2
  4036b8:	strh	w1, [x0]
  4036bc:	bl	401650 <getppid@plt>
  4036c0:	sxth	w1, w0
  4036c4:	ldr	x0, [sp, #24]
  4036c8:	sxth	w0, w0
  4036cc:	eor	w0, w1, w0
  4036d0:	sxth	w0, w0
  4036d4:	and	w2, w0, #0xffff
  4036d8:	movz	x0, #0x0, lsl #16
  4036dc:	movk	x0, #0x10
  4036e0:	nop
  4036e4:	nop
  4036e8:	mrs	x1, tpidr_el0
  4036ec:	add	x0, x1, x0
  4036f0:	mov	w1, w2
  4036f4:	strh	w1, [x0, #2]
  4036f8:	ldr	x1, [sp, #16]
  4036fc:	ldr	x0, [sp, #24]
  403700:	eor	x0, x1, x0
  403704:	asr	x0, x0, #16
  403708:	and	w2, w0, #0xffff
  40370c:	movz	x0, #0x0, lsl #16
  403710:	movk	x0, #0x10
  403714:	nop
  403718:	nop
  40371c:	mrs	x1, tpidr_el0
  403720:	add	x0, x1, x0
  403724:	mov	w1, w2
  403728:	strh	w1, [x0, #4]
  40372c:	add	x0, sp, #0x10
  403730:	mov	x1, #0x0                   	// #0
  403734:	bl	4016b0 <gettimeofday@plt>
  403738:	ldr	x0, [sp, #16]
  40373c:	mov	w1, w0
  403740:	ldr	x0, [sp, #24]
  403744:	eor	w0, w1, w0
  403748:	and	w0, w0, #0x1f
  40374c:	str	w0, [sp, #44]
  403750:	b	403764 <ferror@plt+0x1e64>
  403754:	bl	4016c0 <random@plt>
  403758:	ldr	w0, [sp, #44]
  40375c:	sub	w0, w0, #0x1
  403760:	str	w0, [sp, #44]
  403764:	ldr	w0, [sp, #44]
  403768:	cmp	w0, #0x0
  40376c:	b.gt	403754 <ferror@plt+0x1e54>
  403770:	nop
  403774:	nop
  403778:	ldp	x29, x30, [sp], #48
  40377c:	ret
  403780:	stp	x29, x30, [sp, #-32]!
  403784:	mov	x29, sp
  403788:	mov	w1, #0x80000               	// #524288
  40378c:	adrp	x0, 406000 <ferror@plt+0x4700>
  403790:	add	x0, x0, #0xbb8
  403794:	bl	401640 <open@plt>
  403798:	str	w0, [sp, #28]
  40379c:	ldr	w0, [sp, #28]
  4037a0:	cmn	w0, #0x1
  4037a4:	b.ne	4037c0 <ferror@plt+0x1ec0>  // b.any
  4037a8:	mov	w1, #0x800                 	// #2048
  4037ac:	movk	w1, #0x8, lsl #16
  4037b0:	adrp	x0, 406000 <ferror@plt+0x4700>
  4037b4:	add	x0, x0, #0xbc8
  4037b8:	bl	401640 <open@plt>
  4037bc:	str	w0, [sp, #28]
  4037c0:	ldr	w0, [sp, #28]
  4037c4:	cmp	w0, #0x0
  4037c8:	b.lt	403800 <ferror@plt+0x1f00>  // b.tstop
  4037cc:	mov	w1, #0x1                   	// #1
  4037d0:	ldr	w0, [sp, #28]
  4037d4:	bl	4017e0 <fcntl@plt>
  4037d8:	str	w0, [sp, #24]
  4037dc:	ldr	w0, [sp, #24]
  4037e0:	cmp	w0, #0x0
  4037e4:	b.lt	403800 <ferror@plt+0x1f00>  // b.tstop
  4037e8:	ldr	w0, [sp, #24]
  4037ec:	orr	w0, w0, #0x1
  4037f0:	mov	w2, w0
  4037f4:	mov	w1, #0x2                   	// #2
  4037f8:	ldr	w0, [sp, #28]
  4037fc:	bl	4017e0 <fcntl@plt>
  403800:	bl	403634 <ferror@plt+0x1d34>
  403804:	ldr	w0, [sp, #28]
  403808:	ldp	x29, x30, [sp], #32
  40380c:	ret
  403810:	stp	x29, x30, [sp, #-112]!
  403814:	mov	x29, sp
  403818:	str	x19, [sp, #16]
  40381c:	str	x0, [sp, #40]
  403820:	str	x1, [sp, #32]
  403824:	ldr	x0, [sp, #40]
  403828:	str	x0, [sp, #104]
  40382c:	ldr	x0, [sp, #32]
  403830:	str	x0, [sp, #88]
  403834:	str	wzr, [sp, #84]
  403838:	b	4038d0 <ferror@plt+0x1fd0>
  40383c:	bl	401890 <__errno_location@plt>
  403840:	str	wzr, [x0]
  403844:	mov	w2, #0x1                   	// #1
  403848:	ldr	x1, [sp, #88]
  40384c:	ldr	x0, [sp, #104]
  403850:	bl	401850 <getrandom@plt>
  403854:	str	w0, [sp, #80]
  403858:	ldr	w0, [sp, #80]
  40385c:	cmp	w0, #0x0
  403860:	b.le	40388c <ferror@plt+0x1f8c>
  403864:	ldrsw	x0, [sp, #80]
  403868:	ldr	x1, [sp, #88]
  40386c:	sub	x0, x1, x0
  403870:	str	x0, [sp, #88]
  403874:	ldrsw	x0, [sp, #80]
  403878:	ldr	x1, [sp, #104]
  40387c:	add	x0, x1, x0
  403880:	str	x0, [sp, #104]
  403884:	str	wzr, [sp, #84]
  403888:	b	4038d0 <ferror@plt+0x1fd0>
  40388c:	bl	401890 <__errno_location@plt>
  403890:	ldr	w0, [x0]
  403894:	cmp	w0, #0x26
  403898:	b.eq	4038e0 <ferror@plt+0x1fe0>  // b.none
  40389c:	bl	401890 <__errno_location@plt>
  4038a0:	ldr	w0, [x0]
  4038a4:	cmp	w0, #0xb
  4038a8:	b.ne	4038e4 <ferror@plt+0x1fe4>  // b.any
  4038ac:	ldr	w0, [sp, #84]
  4038b0:	cmp	w0, #0x7
  4038b4:	b.gt	4038e4 <ferror@plt+0x1fe4>
  4038b8:	mov	w0, #0xe848                	// #59464
  4038bc:	movk	w0, #0x1, lsl #16
  4038c0:	bl	403560 <ferror@plt+0x1c60>
  4038c4:	ldr	w0, [sp, #84]
  4038c8:	add	w0, w0, #0x1
  4038cc:	str	w0, [sp, #84]
  4038d0:	ldr	x0, [sp, #88]
  4038d4:	cmp	x0, #0x0
  4038d8:	b.ne	40383c <ferror@plt+0x1f3c>  // b.any
  4038dc:	b	4038e4 <ferror@plt+0x1fe4>
  4038e0:	nop
  4038e4:	bl	401890 <__errno_location@plt>
  4038e8:	ldr	w0, [x0]
  4038ec:	cmp	w0, #0x26
  4038f0:	b.ne	403994 <ferror@plt+0x2094>  // b.any
  4038f4:	bl	403780 <ferror@plt+0x1e80>
  4038f8:	str	w0, [sp, #76]
  4038fc:	str	wzr, [sp, #84]
  403900:	ldr	w0, [sp, #76]
  403904:	cmp	w0, #0x0
  403908:	b.lt	403994 <ferror@plt+0x2094>  // b.tstop
  40390c:	b	403978 <ferror@plt+0x2078>
  403910:	ldr	x2, [sp, #88]
  403914:	ldr	x1, [sp, #104]
  403918:	ldr	w0, [sp, #76]
  40391c:	bl	401810 <read@plt>
  403920:	str	x0, [sp, #64]
  403924:	ldr	x0, [sp, #64]
  403928:	cmp	x0, #0x0
  40392c:	b.gt	403954 <ferror@plt+0x2054>
  403930:	ldr	w0, [sp, #84]
  403934:	add	w1, w0, #0x1
  403938:	str	w1, [sp, #84]
  40393c:	cmp	w0, #0x8
  403940:	b.gt	403988 <ferror@plt+0x2088>
  403944:	mov	w0, #0xe848                	// #59464
  403948:	movk	w0, #0x1, lsl #16
  40394c:	bl	403560 <ferror@plt+0x1c60>
  403950:	b	403978 <ferror@plt+0x2078>
  403954:	ldr	x0, [sp, #64]
  403958:	ldr	x1, [sp, #88]
  40395c:	sub	x0, x1, x0
  403960:	str	x0, [sp, #88]
  403964:	ldr	x0, [sp, #64]
  403968:	ldr	x1, [sp, #104]
  40396c:	add	x0, x1, x0
  403970:	str	x0, [sp, #104]
  403974:	str	wzr, [sp, #84]
  403978:	ldr	x0, [sp, #88]
  40397c:	cmp	x0, #0x0
  403980:	b.ne	403910 <ferror@plt+0x2010>  // b.any
  403984:	b	40398c <ferror@plt+0x208c>
  403988:	nop
  40398c:	ldr	w0, [sp, #76]
  403990:	bl	4016e0 <close@plt>
  403994:	bl	403634 <ferror@plt+0x1d34>
  403998:	ldr	x0, [sp, #40]
  40399c:	str	x0, [sp, #104]
  4039a0:	str	xzr, [sp, #96]
  4039a4:	b	4039e8 <ferror@plt+0x20e8>
  4039a8:	bl	4016c0 <random@plt>
  4039ac:	asr	x0, x0, #7
  4039b0:	and	x3, x0, #0xff
  4039b4:	ldr	x0, [sp, #104]
  4039b8:	add	x1, x0, #0x1
  4039bc:	str	x1, [sp, #104]
  4039c0:	ldrb	w1, [x0]
  4039c4:	sxtb	w2, w1
  4039c8:	sxtb	w1, w3
  4039cc:	eor	w1, w2, w1
  4039d0:	sxtb	w1, w1
  4039d4:	and	w1, w1, #0xff
  4039d8:	strb	w1, [x0]
  4039dc:	ldr	x0, [sp, #96]
  4039e0:	add	x0, x0, #0x1
  4039e4:	str	x0, [sp, #96]
  4039e8:	ldr	x1, [sp, #96]
  4039ec:	ldr	x0, [sp, #32]
  4039f0:	cmp	x1, x0
  4039f4:	b.cc	4039a8 <ferror@plt+0x20a8>  // b.lo, b.ul, b.last
  4039f8:	movz	x0, #0x0, lsl #16
  4039fc:	movk	x0, #0x10
  403a00:	nop
  403a04:	nop
  403a08:	mrs	x1, tpidr_el0
  403a0c:	add	x1, x1, x0
  403a10:	add	x0, sp, #0x38
  403a14:	ldr	w2, [x1]
  403a18:	str	w2, [x0]
  403a1c:	ldrh	w1, [x1, #4]
  403a20:	strh	w1, [x0, #4]
  403a24:	movz	x0, #0x0, lsl #16
  403a28:	movk	x0, #0x10
  403a2c:	nop
  403a30:	nop
  403a34:	mrs	x1, tpidr_el0
  403a38:	add	x0, x1, x0
  403a3c:	ldrh	w0, [x0, #4]
  403a40:	sxth	w19, w0
  403a44:	mov	x0, #0xb2                  	// #178
  403a48:	bl	4018b0 <syscall@plt>
  403a4c:	sxth	w0, w0
  403a50:	eor	w0, w19, w0
  403a54:	sxth	w0, w0
  403a58:	and	w2, w0, #0xffff
  403a5c:	movz	x0, #0x0, lsl #16
  403a60:	movk	x0, #0x10
  403a64:	nop
  403a68:	nop
  403a6c:	mrs	x1, tpidr_el0
  403a70:	add	x0, x1, x0
  403a74:	mov	w1, w2
  403a78:	strh	w1, [x0, #4]
  403a7c:	ldr	x0, [sp, #40]
  403a80:	str	x0, [sp, #104]
  403a84:	str	xzr, [sp, #96]
  403a88:	b	403ad0 <ferror@plt+0x21d0>
  403a8c:	add	x0, sp, #0x38
  403a90:	bl	401820 <jrand48@plt>
  403a94:	asr	x0, x0, #7
  403a98:	and	x3, x0, #0xff
  403a9c:	ldr	x0, [sp, #104]
  403aa0:	add	x1, x0, #0x1
  403aa4:	str	x1, [sp, #104]
  403aa8:	ldrb	w1, [x0]
  403aac:	sxtb	w2, w1
  403ab0:	sxtb	w1, w3
  403ab4:	eor	w1, w2, w1
  403ab8:	sxtb	w1, w1
  403abc:	and	w1, w1, #0xff
  403ac0:	strb	w1, [x0]
  403ac4:	ldr	x0, [sp, #96]
  403ac8:	add	x0, x0, #0x1
  403acc:	str	x0, [sp, #96]
  403ad0:	ldr	x1, [sp, #96]
  403ad4:	ldr	x0, [sp, #32]
  403ad8:	cmp	x1, x0
  403adc:	b.cc	403a8c <ferror@plt+0x218c>  // b.lo, b.ul, b.last
  403ae0:	ldr	w1, [sp, #56]
  403ae4:	movz	x0, #0x0, lsl #16
  403ae8:	movk	x0, #0x10
  403aec:	nop
  403af0:	nop
  403af4:	mrs	x2, tpidr_el0
  403af8:	add	x0, x2, x0
  403afc:	str	w1, [x0]
  403b00:	nop
  403b04:	ldr	x19, [sp, #16]
  403b08:	ldp	x29, x30, [sp], #112
  403b0c:	ret
  403b10:	stp	x29, x30, [sp, #-16]!
  403b14:	mov	x29, sp
  403b18:	adrp	x0, 406000 <ferror@plt+0x4700>
  403b1c:	add	x0, x0, #0xbd8
  403b20:	bl	4018c0 <gettext@plt>
  403b24:	ldp	x29, x30, [sp], #16
  403b28:	ret
  403b2c:	sub	sp, sp, #0x10
  403b30:	str	w0, [sp, #12]
  403b34:	adrp	x0, 418000 <ferror@plt+0x16700>
  403b38:	add	x0, x0, #0x208
  403b3c:	ldr	w1, [sp, #12]
  403b40:	str	w1, [x0]
  403b44:	nop
  403b48:	add	sp, sp, #0x10
  403b4c:	ret
  403b50:	sub	sp, sp, #0x10
  403b54:	str	x0, [sp, #8]
  403b58:	str	w1, [sp, #4]
  403b5c:	str	w2, [sp]
  403b60:	b	403bb0 <ferror@plt+0x22b0>
  403b64:	ldr	x0, [sp, #8]
  403b68:	ldr	x1, [x0]
  403b6c:	ldrsw	x0, [sp, #4]
  403b70:	mov	x2, #0x0                   	// #0
  403b74:	umulh	x0, x1, x0
  403b78:	cmp	x0, #0x0
  403b7c:	b.eq	403b84 <ferror@plt+0x2284>  // b.none
  403b80:	mov	x2, #0x1                   	// #1
  403b84:	mov	x0, x2
  403b88:	cmp	x0, #0x0
  403b8c:	b.eq	403b98 <ferror@plt+0x2298>  // b.none
  403b90:	mov	w0, #0xffffffde            	// #-34
  403b94:	b	403bc8 <ferror@plt+0x22c8>
  403b98:	ldr	x0, [sp, #8]
  403b9c:	ldr	x1, [x0]
  403ba0:	ldrsw	x0, [sp, #4]
  403ba4:	mul	x1, x1, x0
  403ba8:	ldr	x0, [sp, #8]
  403bac:	str	x1, [x0]
  403bb0:	ldr	w0, [sp]
  403bb4:	sub	w1, w0, #0x1
  403bb8:	str	w1, [sp]
  403bbc:	cmp	w0, #0x0
  403bc0:	b.ne	403b64 <ferror@plt+0x2264>  // b.any
  403bc4:	mov	w0, #0x0                   	// #0
  403bc8:	add	sp, sp, #0x10
  403bcc:	ret
  403bd0:	stp	x29, x30, [sp, #-192]!
  403bd4:	mov	x29, sp
  403bd8:	str	x0, [sp, #40]
  403bdc:	str	x1, [sp, #32]
  403be0:	str	x2, [sp, #24]
  403be4:	str	xzr, [sp, #176]
  403be8:	mov	w0, #0x400                 	// #1024
  403bec:	str	w0, [sp, #172]
  403bf0:	str	wzr, [sp, #168]
  403bf4:	str	wzr, [sp, #164]
  403bf8:	str	wzr, [sp, #160]
  403bfc:	ldr	x0, [sp, #32]
  403c00:	str	xzr, [x0]
  403c04:	ldr	x0, [sp, #40]
  403c08:	cmp	x0, #0x0
  403c0c:	b.eq	403c20 <ferror@plt+0x2320>  // b.none
  403c10:	ldr	x0, [sp, #40]
  403c14:	ldrsb	w0, [x0]
  403c18:	cmp	w0, #0x0
  403c1c:	b.ne	403c2c <ferror@plt+0x232c>  // b.any
  403c20:	mov	w0, #0xffffffea            	// #-22
  403c24:	str	w0, [sp, #168]
  403c28:	b	404214 <ferror@plt+0x2914>
  403c2c:	ldr	x0, [sp, #40]
  403c30:	str	x0, [sp, #184]
  403c34:	b	403c44 <ferror@plt+0x2344>
  403c38:	ldr	x0, [sp, #184]
  403c3c:	add	x0, x0, #0x1
  403c40:	str	x0, [sp, #184]
  403c44:	bl	401760 <__ctype_b_loc@plt>
  403c48:	ldr	x1, [x0]
  403c4c:	ldr	x0, [sp, #184]
  403c50:	ldrsb	w0, [x0]
  403c54:	and	w0, w0, #0xff
  403c58:	and	x0, x0, #0xff
  403c5c:	lsl	x0, x0, #1
  403c60:	add	x0, x1, x0
  403c64:	ldrh	w0, [x0]
  403c68:	and	w0, w0, #0x2000
  403c6c:	cmp	w0, #0x0
  403c70:	b.ne	403c38 <ferror@plt+0x2338>  // b.any
  403c74:	ldr	x0, [sp, #184]
  403c78:	ldrsb	w0, [x0]
  403c7c:	cmp	w0, #0x2d
  403c80:	b.ne	403c90 <ferror@plt+0x2390>  // b.any
  403c84:	mov	w0, #0xffffffea            	// #-22
  403c88:	str	w0, [sp, #168]
  403c8c:	b	404214 <ferror@plt+0x2914>
  403c90:	bl	401890 <__errno_location@plt>
  403c94:	str	wzr, [x0]
  403c98:	str	xzr, [sp, #72]
  403c9c:	add	x0, sp, #0x48
  403ca0:	mov	w2, #0x0                   	// #0
  403ca4:	mov	x1, x0
  403ca8:	ldr	x0, [sp, #40]
  403cac:	bl	401700 <strtoumax@plt>
  403cb0:	str	x0, [sp, #64]
  403cb4:	ldr	x0, [sp, #72]
  403cb8:	ldr	x1, [sp, #40]
  403cbc:	cmp	x1, x0
  403cc0:	b.eq	403cec <ferror@plt+0x23ec>  // b.none
  403cc4:	bl	401890 <__errno_location@plt>
  403cc8:	ldr	w0, [x0]
  403ccc:	cmp	w0, #0x0
  403cd0:	b.eq	403d18 <ferror@plt+0x2418>  // b.none
  403cd4:	ldr	x0, [sp, #64]
  403cd8:	cmn	x0, #0x1
  403cdc:	b.eq	403cec <ferror@plt+0x23ec>  // b.none
  403ce0:	ldr	x0, [sp, #64]
  403ce4:	cmp	x0, #0x0
  403ce8:	b.ne	403d18 <ferror@plt+0x2418>  // b.any
  403cec:	bl	401890 <__errno_location@plt>
  403cf0:	ldr	w0, [x0]
  403cf4:	cmp	w0, #0x0
  403cf8:	b.eq	403d0c <ferror@plt+0x240c>  // b.none
  403cfc:	bl	401890 <__errno_location@plt>
  403d00:	ldr	w0, [x0]
  403d04:	neg	w0, w0
  403d08:	b	403d10 <ferror@plt+0x2410>
  403d0c:	mov	w0, #0xffffffea            	// #-22
  403d10:	str	w0, [sp, #168]
  403d14:	b	404214 <ferror@plt+0x2914>
  403d18:	ldr	x0, [sp, #72]
  403d1c:	cmp	x0, #0x0
  403d20:	b.eq	4041fc <ferror@plt+0x28fc>  // b.none
  403d24:	ldr	x0, [sp, #72]
  403d28:	ldrsb	w0, [x0]
  403d2c:	cmp	w0, #0x0
  403d30:	b.eq	4041fc <ferror@plt+0x28fc>  // b.none
  403d34:	ldr	x0, [sp, #72]
  403d38:	str	x0, [sp, #184]
  403d3c:	ldr	x0, [sp, #184]
  403d40:	add	x0, x0, #0x1
  403d44:	ldrsb	w0, [x0]
  403d48:	cmp	w0, #0x69
  403d4c:	b.ne	403d98 <ferror@plt+0x2498>  // b.any
  403d50:	ldr	x0, [sp, #184]
  403d54:	add	x0, x0, #0x2
  403d58:	ldrsb	w0, [x0]
  403d5c:	cmp	w0, #0x42
  403d60:	b.eq	403d78 <ferror@plt+0x2478>  // b.none
  403d64:	ldr	x0, [sp, #184]
  403d68:	add	x0, x0, #0x2
  403d6c:	ldrsb	w0, [x0]
  403d70:	cmp	w0, #0x62
  403d74:	b.ne	403d98 <ferror@plt+0x2498>  // b.any
  403d78:	ldr	x0, [sp, #184]
  403d7c:	add	x0, x0, #0x3
  403d80:	ldrsb	w0, [x0]
  403d84:	cmp	w0, #0x0
  403d88:	b.ne	403d98 <ferror@plt+0x2498>  // b.any
  403d8c:	mov	w0, #0x400                 	// #1024
  403d90:	str	w0, [sp, #172]
  403d94:	b	403fd0 <ferror@plt+0x26d0>
  403d98:	ldr	x0, [sp, #184]
  403d9c:	add	x0, x0, #0x1
  403da0:	ldrsb	w0, [x0]
  403da4:	cmp	w0, #0x42
  403da8:	b.eq	403dc0 <ferror@plt+0x24c0>  // b.none
  403dac:	ldr	x0, [sp, #184]
  403db0:	add	x0, x0, #0x1
  403db4:	ldrsb	w0, [x0]
  403db8:	cmp	w0, #0x62
  403dbc:	b.ne	403de0 <ferror@plt+0x24e0>  // b.any
  403dc0:	ldr	x0, [sp, #184]
  403dc4:	add	x0, x0, #0x2
  403dc8:	ldrsb	w0, [x0]
  403dcc:	cmp	w0, #0x0
  403dd0:	b.ne	403de0 <ferror@plt+0x24e0>  // b.any
  403dd4:	mov	w0, #0x3e8                 	// #1000
  403dd8:	str	w0, [sp, #172]
  403ddc:	b	403fd0 <ferror@plt+0x26d0>
  403de0:	ldr	x0, [sp, #184]
  403de4:	add	x0, x0, #0x1
  403de8:	ldrsb	w0, [x0]
  403dec:	cmp	w0, #0x0
  403df0:	b.eq	403fd0 <ferror@plt+0x26d0>  // b.none
  403df4:	bl	401600 <localeconv@plt>
  403df8:	str	x0, [sp, #128]
  403dfc:	ldr	x0, [sp, #128]
  403e00:	cmp	x0, #0x0
  403e04:	b.eq	403e14 <ferror@plt+0x2514>  // b.none
  403e08:	ldr	x0, [sp, #128]
  403e0c:	ldr	x0, [x0]
  403e10:	b	403e18 <ferror@plt+0x2518>
  403e14:	mov	x0, #0x0                   	// #0
  403e18:	str	x0, [sp, #120]
  403e1c:	ldr	x0, [sp, #120]
  403e20:	cmp	x0, #0x0
  403e24:	b.eq	403e34 <ferror@plt+0x2534>  // b.none
  403e28:	ldr	x0, [sp, #120]
  403e2c:	bl	401560 <strlen@plt>
  403e30:	b	403e38 <ferror@plt+0x2538>
  403e34:	mov	x0, #0x0                   	// #0
  403e38:	str	x0, [sp, #112]
  403e3c:	ldr	x0, [sp, #176]
  403e40:	cmp	x0, #0x0
  403e44:	b.ne	403fc4 <ferror@plt+0x26c4>  // b.any
  403e48:	ldr	x0, [sp, #184]
  403e4c:	ldrsb	w0, [x0]
  403e50:	cmp	w0, #0x0
  403e54:	b.eq	403fc4 <ferror@plt+0x26c4>  // b.none
  403e58:	ldr	x0, [sp, #120]
  403e5c:	cmp	x0, #0x0
  403e60:	b.eq	403fc4 <ferror@plt+0x26c4>  // b.none
  403e64:	ldr	x2, [sp, #112]
  403e68:	ldr	x1, [sp, #184]
  403e6c:	ldr	x0, [sp, #120]
  403e70:	bl	401660 <strncmp@plt>
  403e74:	cmp	w0, #0x0
  403e78:	b.ne	403fc4 <ferror@plt+0x26c4>  // b.any
  403e7c:	ldr	x1, [sp, #184]
  403e80:	ldr	x0, [sp, #112]
  403e84:	add	x0, x1, x0
  403e88:	str	x0, [sp, #104]
  403e8c:	ldr	x0, [sp, #104]
  403e90:	str	x0, [sp, #184]
  403e94:	b	403eb0 <ferror@plt+0x25b0>
  403e98:	ldr	w0, [sp, #160]
  403e9c:	add	w0, w0, #0x1
  403ea0:	str	w0, [sp, #160]
  403ea4:	ldr	x0, [sp, #184]
  403ea8:	add	x0, x0, #0x1
  403eac:	str	x0, [sp, #184]
  403eb0:	ldr	x0, [sp, #184]
  403eb4:	ldrsb	w0, [x0]
  403eb8:	cmp	w0, #0x30
  403ebc:	b.eq	403e98 <ferror@plt+0x2598>  // b.none
  403ec0:	ldr	x0, [sp, #184]
  403ec4:	str	x0, [sp, #104]
  403ec8:	bl	401760 <__ctype_b_loc@plt>
  403ecc:	ldr	x1, [x0]
  403ed0:	ldr	x0, [sp, #104]
  403ed4:	ldrsb	w0, [x0]
  403ed8:	sxtb	x0, w0
  403edc:	lsl	x0, x0, #1
  403ee0:	add	x0, x1, x0
  403ee4:	ldrh	w0, [x0]
  403ee8:	and	w0, w0, #0x800
  403eec:	cmp	w0, #0x0
  403ef0:	b.eq	403f7c <ferror@plt+0x267c>  // b.none
  403ef4:	bl	401890 <__errno_location@plt>
  403ef8:	str	wzr, [x0]
  403efc:	str	xzr, [sp, #72]
  403f00:	add	x0, sp, #0x48
  403f04:	mov	w2, #0x0                   	// #0
  403f08:	mov	x1, x0
  403f0c:	ldr	x0, [sp, #104]
  403f10:	bl	401700 <strtoumax@plt>
  403f14:	str	x0, [sp, #176]
  403f18:	ldr	x0, [sp, #72]
  403f1c:	ldr	x1, [sp, #104]
  403f20:	cmp	x1, x0
  403f24:	b.eq	403f50 <ferror@plt+0x2650>  // b.none
  403f28:	bl	401890 <__errno_location@plt>
  403f2c:	ldr	w0, [x0]
  403f30:	cmp	w0, #0x0
  403f34:	b.eq	403f84 <ferror@plt+0x2684>  // b.none
  403f38:	ldr	x0, [sp, #176]
  403f3c:	cmn	x0, #0x1
  403f40:	b.eq	403f50 <ferror@plt+0x2650>  // b.none
  403f44:	ldr	x0, [sp, #176]
  403f48:	cmp	x0, #0x0
  403f4c:	b.ne	403f84 <ferror@plt+0x2684>  // b.any
  403f50:	bl	401890 <__errno_location@plt>
  403f54:	ldr	w0, [x0]
  403f58:	cmp	w0, #0x0
  403f5c:	b.eq	403f70 <ferror@plt+0x2670>  // b.none
  403f60:	bl	401890 <__errno_location@plt>
  403f64:	ldr	w0, [x0]
  403f68:	neg	w0, w0
  403f6c:	b	403f74 <ferror@plt+0x2674>
  403f70:	mov	w0, #0xffffffea            	// #-22
  403f74:	str	w0, [sp, #168]
  403f78:	b	404214 <ferror@plt+0x2914>
  403f7c:	ldr	x0, [sp, #184]
  403f80:	str	x0, [sp, #72]
  403f84:	ldr	x0, [sp, #176]
  403f88:	cmp	x0, #0x0
  403f8c:	b.eq	403fb8 <ferror@plt+0x26b8>  // b.none
  403f90:	ldr	x0, [sp, #72]
  403f94:	cmp	x0, #0x0
  403f98:	b.eq	403fac <ferror@plt+0x26ac>  // b.none
  403f9c:	ldr	x0, [sp, #72]
  403fa0:	ldrsb	w0, [x0]
  403fa4:	cmp	w0, #0x0
  403fa8:	b.ne	403fb8 <ferror@plt+0x26b8>  // b.any
  403fac:	mov	w0, #0xffffffea            	// #-22
  403fb0:	str	w0, [sp, #168]
  403fb4:	b	404214 <ferror@plt+0x2914>
  403fb8:	ldr	x0, [sp, #72]
  403fbc:	str	x0, [sp, #184]
  403fc0:	b	403d3c <ferror@plt+0x243c>
  403fc4:	mov	w0, #0xffffffea            	// #-22
  403fc8:	str	w0, [sp, #168]
  403fcc:	b	404214 <ferror@plt+0x2914>
  403fd0:	adrp	x0, 418000 <ferror@plt+0x16700>
  403fd4:	add	x0, x0, #0x210
  403fd8:	ldr	x2, [x0]
  403fdc:	ldr	x0, [sp, #184]
  403fe0:	ldrsb	w0, [x0]
  403fe4:	mov	w1, w0
  403fe8:	mov	x0, x2
  403fec:	bl	4017d0 <strchr@plt>
  403ff0:	str	x0, [sp, #96]
  403ff4:	ldr	x0, [sp, #96]
  403ff8:	cmp	x0, #0x0
  403ffc:	b.eq	404020 <ferror@plt+0x2720>  // b.none
  404000:	adrp	x0, 418000 <ferror@plt+0x16700>
  404004:	add	x0, x0, #0x210
  404008:	ldr	x0, [x0]
  40400c:	ldr	x1, [sp, #96]
  404010:	sub	x0, x1, x0
  404014:	add	w0, w0, #0x1
  404018:	str	w0, [sp, #164]
  40401c:	b	40407c <ferror@plt+0x277c>
  404020:	adrp	x0, 418000 <ferror@plt+0x16700>
  404024:	add	x0, x0, #0x218
  404028:	ldr	x2, [x0]
  40402c:	ldr	x0, [sp, #184]
  404030:	ldrsb	w0, [x0]
  404034:	mov	w1, w0
  404038:	mov	x0, x2
  40403c:	bl	4017d0 <strchr@plt>
  404040:	str	x0, [sp, #96]
  404044:	ldr	x0, [sp, #96]
  404048:	cmp	x0, #0x0
  40404c:	b.eq	404070 <ferror@plt+0x2770>  // b.none
  404050:	adrp	x0, 418000 <ferror@plt+0x16700>
  404054:	add	x0, x0, #0x218
  404058:	ldr	x0, [x0]
  40405c:	ldr	x1, [sp, #96]
  404060:	sub	x0, x1, x0
  404064:	add	w0, w0, #0x1
  404068:	str	w0, [sp, #164]
  40406c:	b	40407c <ferror@plt+0x277c>
  404070:	mov	w0, #0xffffffea            	// #-22
  404074:	str	w0, [sp, #168]
  404078:	b	404214 <ferror@plt+0x2914>
  40407c:	add	x0, sp, #0x40
  404080:	ldr	w2, [sp, #164]
  404084:	ldr	w1, [sp, #172]
  404088:	bl	403b50 <ferror@plt+0x2250>
  40408c:	str	w0, [sp, #168]
  404090:	ldr	x0, [sp, #24]
  404094:	cmp	x0, #0x0
  404098:	b.eq	4040a8 <ferror@plt+0x27a8>  // b.none
  40409c:	ldr	x0, [sp, #24]
  4040a0:	ldr	w1, [sp, #164]
  4040a4:	str	w1, [x0]
  4040a8:	ldr	x0, [sp, #176]
  4040ac:	cmp	x0, #0x0
  4040b0:	b.eq	404204 <ferror@plt+0x2904>  // b.none
  4040b4:	ldr	w0, [sp, #164]
  4040b8:	cmp	w0, #0x0
  4040bc:	b.eq	404204 <ferror@plt+0x2904>  // b.none
  4040c0:	mov	x0, #0xa                   	// #10
  4040c4:	str	x0, [sp, #144]
  4040c8:	mov	x0, #0x1                   	// #1
  4040cc:	str	x0, [sp, #136]
  4040d0:	mov	x0, #0x1                   	// #1
  4040d4:	str	x0, [sp, #56]
  4040d8:	add	x0, sp, #0x38
  4040dc:	ldr	w2, [sp, #164]
  4040e0:	ldr	w1, [sp, #172]
  4040e4:	bl	403b50 <ferror@plt+0x2250>
  4040e8:	b	404104 <ferror@plt+0x2804>
  4040ec:	ldr	x1, [sp, #144]
  4040f0:	mov	x0, x1
  4040f4:	lsl	x0, x0, #2
  4040f8:	add	x0, x0, x1
  4040fc:	lsl	x0, x0, #1
  404100:	str	x0, [sp, #144]
  404104:	ldr	x1, [sp, #144]
  404108:	ldr	x0, [sp, #176]
  40410c:	cmp	x1, x0
  404110:	b.cc	4040ec <ferror@plt+0x27ec>  // b.lo, b.ul, b.last
  404114:	str	wzr, [sp, #156]
  404118:	b	404140 <ferror@plt+0x2840>
  40411c:	ldr	x1, [sp, #144]
  404120:	mov	x0, x1
  404124:	lsl	x0, x0, #2
  404128:	add	x0, x0, x1
  40412c:	lsl	x0, x0, #1
  404130:	str	x0, [sp, #144]
  404134:	ldr	w0, [sp, #156]
  404138:	add	w0, w0, #0x1
  40413c:	str	w0, [sp, #156]
  404140:	ldr	w1, [sp, #156]
  404144:	ldr	w0, [sp, #160]
  404148:	cmp	w1, w0
  40414c:	b.lt	40411c <ferror@plt+0x281c>  // b.tstop
  404150:	ldr	x2, [sp, #176]
  404154:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  404158:	movk	x0, #0xcccd
  40415c:	umulh	x0, x2, x0
  404160:	lsr	x1, x0, #3
  404164:	mov	x0, x1
  404168:	lsl	x0, x0, #2
  40416c:	add	x0, x0, x1
  404170:	lsl	x0, x0, #1
  404174:	sub	x1, x2, x0
  404178:	mov	w0, w1
  40417c:	str	w0, [sp, #92]
  404180:	ldr	x1, [sp, #144]
  404184:	ldr	x0, [sp, #136]
  404188:	udiv	x0, x1, x0
  40418c:	str	x0, [sp, #80]
  404190:	ldr	x1, [sp, #176]
  404194:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  404198:	movk	x0, #0xcccd
  40419c:	umulh	x0, x1, x0
  4041a0:	lsr	x0, x0, #3
  4041a4:	str	x0, [sp, #176]
  4041a8:	ldr	x1, [sp, #136]
  4041ac:	mov	x0, x1
  4041b0:	lsl	x0, x0, #2
  4041b4:	add	x0, x0, x1
  4041b8:	lsl	x0, x0, #1
  4041bc:	str	x0, [sp, #136]
  4041c0:	ldr	w0, [sp, #92]
  4041c4:	cmp	w0, #0x0
  4041c8:	b.eq	4041ec <ferror@plt+0x28ec>  // b.none
  4041cc:	ldr	x1, [sp, #56]
  4041d0:	ldr	w0, [sp, #92]
  4041d4:	ldr	x2, [sp, #80]
  4041d8:	udiv	x0, x2, x0
  4041dc:	udiv	x1, x1, x0
  4041e0:	ldr	x0, [sp, #64]
  4041e4:	add	x0, x1, x0
  4041e8:	str	x0, [sp, #64]
  4041ec:	ldr	x0, [sp, #176]
  4041f0:	cmp	x0, #0x0
  4041f4:	b.ne	404150 <ferror@plt+0x2850>  // b.any
  4041f8:	b	404208 <ferror@plt+0x2908>
  4041fc:	nop
  404200:	b	404208 <ferror@plt+0x2908>
  404204:	nop
  404208:	ldr	x1, [sp, #64]
  40420c:	ldr	x0, [sp, #32]
  404210:	str	x1, [x0]
  404214:	ldr	w0, [sp, #168]
  404218:	cmp	w0, #0x0
  40421c:	b.ge	404234 <ferror@plt+0x2934>  // b.tcont
  404220:	bl	401890 <__errno_location@plt>
  404224:	mov	x1, x0
  404228:	ldr	w0, [sp, #168]
  40422c:	neg	w0, w0
  404230:	str	w0, [x1]
  404234:	ldr	w0, [sp, #168]
  404238:	ldp	x29, x30, [sp], #192
  40423c:	ret
  404240:	stp	x29, x30, [sp, #-32]!
  404244:	mov	x29, sp
  404248:	str	x0, [sp, #24]
  40424c:	str	x1, [sp, #16]
  404250:	mov	x2, #0x0                   	// #0
  404254:	ldr	x1, [sp, #16]
  404258:	ldr	x0, [sp, #24]
  40425c:	bl	403bd0 <ferror@plt+0x22d0>
  404260:	ldp	x29, x30, [sp], #32
  404264:	ret
  404268:	stp	x29, x30, [sp, #-48]!
  40426c:	mov	x29, sp
  404270:	str	x0, [sp, #24]
  404274:	str	x1, [sp, #16]
  404278:	ldr	x0, [sp, #24]
  40427c:	str	x0, [sp, #40]
  404280:	b	404290 <ferror@plt+0x2990>
  404284:	ldr	x0, [sp, #40]
  404288:	add	x0, x0, #0x1
  40428c:	str	x0, [sp, #40]
  404290:	ldr	x0, [sp, #40]
  404294:	cmp	x0, #0x0
  404298:	b.eq	4042dc <ferror@plt+0x29dc>  // b.none
  40429c:	ldr	x0, [sp, #40]
  4042a0:	ldrsb	w0, [x0]
  4042a4:	cmp	w0, #0x0
  4042a8:	b.eq	4042dc <ferror@plt+0x29dc>  // b.none
  4042ac:	bl	401760 <__ctype_b_loc@plt>
  4042b0:	ldr	x1, [x0]
  4042b4:	ldr	x0, [sp, #40]
  4042b8:	ldrsb	w0, [x0]
  4042bc:	and	w0, w0, #0xff
  4042c0:	and	x0, x0, #0xff
  4042c4:	lsl	x0, x0, #1
  4042c8:	add	x0, x1, x0
  4042cc:	ldrh	w0, [x0]
  4042d0:	and	w0, w0, #0x800
  4042d4:	cmp	w0, #0x0
  4042d8:	b.ne	404284 <ferror@plt+0x2984>  // b.any
  4042dc:	ldr	x0, [sp, #16]
  4042e0:	cmp	x0, #0x0
  4042e4:	b.eq	4042f4 <ferror@plt+0x29f4>  // b.none
  4042e8:	ldr	x0, [sp, #16]
  4042ec:	ldr	x1, [sp, #40]
  4042f0:	str	x1, [x0]
  4042f4:	ldr	x0, [sp, #40]
  4042f8:	cmp	x0, #0x0
  4042fc:	b.eq	404328 <ferror@plt+0x2a28>  // b.none
  404300:	ldr	x1, [sp, #40]
  404304:	ldr	x0, [sp, #24]
  404308:	cmp	x1, x0
  40430c:	b.ls	404328 <ferror@plt+0x2a28>  // b.plast
  404310:	ldr	x0, [sp, #40]
  404314:	ldrsb	w0, [x0]
  404318:	cmp	w0, #0x0
  40431c:	b.ne	404328 <ferror@plt+0x2a28>  // b.any
  404320:	mov	w0, #0x1                   	// #1
  404324:	b	40432c <ferror@plt+0x2a2c>
  404328:	mov	w0, #0x0                   	// #0
  40432c:	ldp	x29, x30, [sp], #48
  404330:	ret
  404334:	stp	x29, x30, [sp, #-48]!
  404338:	mov	x29, sp
  40433c:	str	x0, [sp, #24]
  404340:	str	x1, [sp, #16]
  404344:	ldr	x0, [sp, #24]
  404348:	str	x0, [sp, #40]
  40434c:	b	40435c <ferror@plt+0x2a5c>
  404350:	ldr	x0, [sp, #40]
  404354:	add	x0, x0, #0x1
  404358:	str	x0, [sp, #40]
  40435c:	ldr	x0, [sp, #40]
  404360:	cmp	x0, #0x0
  404364:	b.eq	4043a8 <ferror@plt+0x2aa8>  // b.none
  404368:	ldr	x0, [sp, #40]
  40436c:	ldrsb	w0, [x0]
  404370:	cmp	w0, #0x0
  404374:	b.eq	4043a8 <ferror@plt+0x2aa8>  // b.none
  404378:	bl	401760 <__ctype_b_loc@plt>
  40437c:	ldr	x1, [x0]
  404380:	ldr	x0, [sp, #40]
  404384:	ldrsb	w0, [x0]
  404388:	and	w0, w0, #0xff
  40438c:	and	x0, x0, #0xff
  404390:	lsl	x0, x0, #1
  404394:	add	x0, x1, x0
  404398:	ldrh	w0, [x0]
  40439c:	and	w0, w0, #0x1000
  4043a0:	cmp	w0, #0x0
  4043a4:	b.ne	404350 <ferror@plt+0x2a50>  // b.any
  4043a8:	ldr	x0, [sp, #16]
  4043ac:	cmp	x0, #0x0
  4043b0:	b.eq	4043c0 <ferror@plt+0x2ac0>  // b.none
  4043b4:	ldr	x0, [sp, #16]
  4043b8:	ldr	x1, [sp, #40]
  4043bc:	str	x1, [x0]
  4043c0:	ldr	x0, [sp, #40]
  4043c4:	cmp	x0, #0x0
  4043c8:	b.eq	4043f4 <ferror@plt+0x2af4>  // b.none
  4043cc:	ldr	x1, [sp, #40]
  4043d0:	ldr	x0, [sp, #24]
  4043d4:	cmp	x1, x0
  4043d8:	b.ls	4043f4 <ferror@plt+0x2af4>  // b.plast
  4043dc:	ldr	x0, [sp, #40]
  4043e0:	ldrsb	w0, [x0]
  4043e4:	cmp	w0, #0x0
  4043e8:	b.ne	4043f4 <ferror@plt+0x2af4>  // b.any
  4043ec:	mov	w0, #0x1                   	// #1
  4043f0:	b	4043f8 <ferror@plt+0x2af8>
  4043f4:	mov	w0, #0x0                   	// #0
  4043f8:	ldp	x29, x30, [sp], #48
  4043fc:	ret
  404400:	stp	x29, x30, [sp, #-256]!
  404404:	mov	x29, sp
  404408:	str	x0, [sp, #24]
  40440c:	str	x1, [sp, #16]
  404410:	str	x2, [sp, #208]
  404414:	str	x3, [sp, #216]
  404418:	str	x4, [sp, #224]
  40441c:	str	x5, [sp, #232]
  404420:	str	x6, [sp, #240]
  404424:	str	x7, [sp, #248]
  404428:	str	q0, [sp, #80]
  40442c:	str	q1, [sp, #96]
  404430:	str	q2, [sp, #112]
  404434:	str	q3, [sp, #128]
  404438:	str	q4, [sp, #144]
  40443c:	str	q5, [sp, #160]
  404440:	str	q6, [sp, #176]
  404444:	str	q7, [sp, #192]
  404448:	add	x0, sp, #0x100
  40444c:	str	x0, [sp, #32]
  404450:	add	x0, sp, #0x100
  404454:	str	x0, [sp, #40]
  404458:	add	x0, sp, #0xd0
  40445c:	str	x0, [sp, #48]
  404460:	mov	w0, #0xffffffd0            	// #-48
  404464:	str	w0, [sp, #56]
  404468:	mov	w0, #0xffffff80            	// #-128
  40446c:	str	w0, [sp, #60]
  404470:	ldr	w1, [sp, #56]
  404474:	ldr	x0, [sp, #32]
  404478:	cmp	w1, #0x0
  40447c:	b.lt	404490 <ferror@plt+0x2b90>  // b.tstop
  404480:	add	x1, x0, #0xf
  404484:	and	x1, x1, #0xfffffffffffffff8
  404488:	str	x1, [sp, #32]
  40448c:	b	4044c0 <ferror@plt+0x2bc0>
  404490:	add	w2, w1, #0x8
  404494:	str	w2, [sp, #56]
  404498:	ldr	w2, [sp, #56]
  40449c:	cmp	w2, #0x0
  4044a0:	b.le	4044b4 <ferror@plt+0x2bb4>
  4044a4:	add	x1, x0, #0xf
  4044a8:	and	x1, x1, #0xfffffffffffffff8
  4044ac:	str	x1, [sp, #32]
  4044b0:	b	4044c0 <ferror@plt+0x2bc0>
  4044b4:	ldr	x2, [sp, #40]
  4044b8:	sxtw	x0, w1
  4044bc:	add	x0, x2, x0
  4044c0:	ldr	x0, [x0]
  4044c4:	str	x0, [sp, #72]
  4044c8:	ldr	x0, [sp, #72]
  4044cc:	cmp	x0, #0x0
  4044d0:	b.eq	404570 <ferror@plt+0x2c70>  // b.none
  4044d4:	ldr	w1, [sp, #56]
  4044d8:	ldr	x0, [sp, #32]
  4044dc:	cmp	w1, #0x0
  4044e0:	b.lt	4044f4 <ferror@plt+0x2bf4>  // b.tstop
  4044e4:	add	x1, x0, #0xf
  4044e8:	and	x1, x1, #0xfffffffffffffff8
  4044ec:	str	x1, [sp, #32]
  4044f0:	b	404524 <ferror@plt+0x2c24>
  4044f4:	add	w2, w1, #0x8
  4044f8:	str	w2, [sp, #56]
  4044fc:	ldr	w2, [sp, #56]
  404500:	cmp	w2, #0x0
  404504:	b.le	404518 <ferror@plt+0x2c18>
  404508:	add	x1, x0, #0xf
  40450c:	and	x1, x1, #0xfffffffffffffff8
  404510:	str	x1, [sp, #32]
  404514:	b	404524 <ferror@plt+0x2c24>
  404518:	ldr	x2, [sp, #40]
  40451c:	sxtw	x0, w1
  404520:	add	x0, x2, x0
  404524:	ldr	x0, [x0]
  404528:	str	x0, [sp, #64]
  40452c:	ldr	x0, [sp, #64]
  404530:	cmp	x0, #0x0
  404534:	b.eq	404578 <ferror@plt+0x2c78>  // b.none
  404538:	ldr	x1, [sp, #72]
  40453c:	ldr	x0, [sp, #24]
  404540:	bl	401740 <strcmp@plt>
  404544:	cmp	w0, #0x0
  404548:	b.ne	404554 <ferror@plt+0x2c54>  // b.any
  40454c:	mov	w0, #0x1                   	// #1
  404550:	b	4045a0 <ferror@plt+0x2ca0>
  404554:	ldr	x1, [sp, #64]
  404558:	ldr	x0, [sp, #24]
  40455c:	bl	401740 <strcmp@plt>
  404560:	cmp	w0, #0x0
  404564:	b.ne	404470 <ferror@plt+0x2b70>  // b.any
  404568:	mov	w0, #0x0                   	// #0
  40456c:	b	4045a0 <ferror@plt+0x2ca0>
  404570:	nop
  404574:	b	40457c <ferror@plt+0x2c7c>
  404578:	nop
  40457c:	adrp	x0, 418000 <ferror@plt+0x16700>
  404580:	add	x0, x0, #0x208
  404584:	ldr	w4, [x0]
  404588:	ldr	x3, [sp, #24]
  40458c:	ldr	x2, [sp, #16]
  404590:	adrp	x0, 406000 <ferror@plt+0x4700>
  404594:	add	x1, x0, #0xbf0
  404598:	mov	w0, w4
  40459c:	bl	401840 <errx@plt>
  4045a0:	ldp	x29, x30, [sp], #256
  4045a4:	ret
  4045a8:	sub	sp, sp, #0x20
  4045ac:	str	x0, [sp, #24]
  4045b0:	str	x1, [sp, #16]
  4045b4:	str	w2, [sp, #12]
  4045b8:	b	4045e8 <ferror@plt+0x2ce8>
  4045bc:	ldr	x0, [sp, #24]
  4045c0:	ldrsb	w1, [x0]
  4045c4:	ldr	w0, [sp, #12]
  4045c8:	sxtb	w0, w0
  4045cc:	cmp	w1, w0
  4045d0:	b.ne	4045dc <ferror@plt+0x2cdc>  // b.any
  4045d4:	ldr	x0, [sp, #24]
  4045d8:	b	404610 <ferror@plt+0x2d10>
  4045dc:	ldr	x0, [sp, #24]
  4045e0:	add	x0, x0, #0x1
  4045e4:	str	x0, [sp, #24]
  4045e8:	ldr	x0, [sp, #16]
  4045ec:	sub	x1, x0, #0x1
  4045f0:	str	x1, [sp, #16]
  4045f4:	cmp	x0, #0x0
  4045f8:	b.eq	40460c <ferror@plt+0x2d0c>  // b.none
  4045fc:	ldr	x0, [sp, #24]
  404600:	ldrsb	w0, [x0]
  404604:	cmp	w0, #0x0
  404608:	b.ne	4045bc <ferror@plt+0x2cbc>  // b.any
  40460c:	mov	x0, #0x0                   	// #0
  404610:	add	sp, sp, #0x20
  404614:	ret
  404618:	stp	x29, x30, [sp, #-48]!
  40461c:	mov	x29, sp
  404620:	str	x0, [sp, #24]
  404624:	str	x1, [sp, #16]
  404628:	ldr	x1, [sp, #16]
  40462c:	ldr	x0, [sp, #24]
  404630:	bl	40476c <ferror@plt+0x2e6c>
  404634:	str	w0, [sp, #44]
  404638:	ldr	w0, [sp, #44]
  40463c:	cmn	w0, #0x8, lsl #12
  404640:	b.lt	404654 <ferror@plt+0x2d54>  // b.tstop
  404644:	ldr	w1, [sp, #44]
  404648:	mov	w0, #0x7fff                	// #32767
  40464c:	cmp	w1, w0
  404650:	b.le	404688 <ferror@plt+0x2d88>
  404654:	bl	401890 <__errno_location@plt>
  404658:	mov	x1, x0
  40465c:	mov	w0, #0x22                  	// #34
  404660:	str	w0, [x1]
  404664:	adrp	x0, 418000 <ferror@plt+0x16700>
  404668:	add	x0, x0, #0x208
  40466c:	ldr	w4, [x0]
  404670:	ldr	x3, [sp, #24]
  404674:	ldr	x2, [sp, #16]
  404678:	adrp	x0, 406000 <ferror@plt+0x4700>
  40467c:	add	x1, x0, #0xbf0
  404680:	mov	w0, w4
  404684:	bl	4018e0 <err@plt>
  404688:	ldr	w0, [sp, #44]
  40468c:	sxth	w0, w0
  404690:	ldp	x29, x30, [sp], #48
  404694:	ret
  404698:	stp	x29, x30, [sp, #-64]!
  40469c:	mov	x29, sp
  4046a0:	str	x0, [sp, #40]
  4046a4:	str	x1, [sp, #32]
  4046a8:	str	w2, [sp, #28]
  4046ac:	ldr	w2, [sp, #28]
  4046b0:	ldr	x1, [sp, #32]
  4046b4:	ldr	x0, [sp, #40]
  4046b8:	bl	4047ec <ferror@plt+0x2eec>
  4046bc:	str	w0, [sp, #60]
  4046c0:	ldr	w1, [sp, #60]
  4046c4:	mov	w0, #0xffff                	// #65535
  4046c8:	cmp	w1, w0
  4046cc:	b.ls	404704 <ferror@plt+0x2e04>  // b.plast
  4046d0:	bl	401890 <__errno_location@plt>
  4046d4:	mov	x1, x0
  4046d8:	mov	w0, #0x22                  	// #34
  4046dc:	str	w0, [x1]
  4046e0:	adrp	x0, 418000 <ferror@plt+0x16700>
  4046e4:	add	x0, x0, #0x208
  4046e8:	ldr	w4, [x0]
  4046ec:	ldr	x3, [sp, #40]
  4046f0:	ldr	x2, [sp, #32]
  4046f4:	adrp	x0, 406000 <ferror@plt+0x4700>
  4046f8:	add	x1, x0, #0xbf0
  4046fc:	mov	w0, w4
  404700:	bl	4018e0 <err@plt>
  404704:	ldr	w0, [sp, #60]
  404708:	and	w0, w0, #0xffff
  40470c:	ldp	x29, x30, [sp], #64
  404710:	ret
  404714:	stp	x29, x30, [sp, #-32]!
  404718:	mov	x29, sp
  40471c:	str	x0, [sp, #24]
  404720:	str	x1, [sp, #16]
  404724:	mov	w2, #0xa                   	// #10
  404728:	ldr	x1, [sp, #16]
  40472c:	ldr	x0, [sp, #24]
  404730:	bl	404698 <ferror@plt+0x2d98>
  404734:	and	w0, w0, #0xffff
  404738:	ldp	x29, x30, [sp], #32
  40473c:	ret
  404740:	stp	x29, x30, [sp, #-32]!
  404744:	mov	x29, sp
  404748:	str	x0, [sp, #24]
  40474c:	str	x1, [sp, #16]
  404750:	mov	w2, #0x10                  	// #16
  404754:	ldr	x1, [sp, #16]
  404758:	ldr	x0, [sp, #24]
  40475c:	bl	404698 <ferror@plt+0x2d98>
  404760:	and	w0, w0, #0xffff
  404764:	ldp	x29, x30, [sp], #32
  404768:	ret
  40476c:	stp	x29, x30, [sp, #-48]!
  404770:	mov	x29, sp
  404774:	str	x0, [sp, #24]
  404778:	str	x1, [sp, #16]
  40477c:	ldr	x1, [sp, #16]
  404780:	ldr	x0, [sp, #24]
  404784:	bl	4048b4 <ferror@plt+0x2fb4>
  404788:	str	x0, [sp, #40]
  40478c:	ldr	x1, [sp, #40]
  404790:	mov	x0, #0xffffffff80000000    	// #-2147483648
  404794:	cmp	x1, x0
  404798:	b.lt	4047ac <ferror@plt+0x2eac>  // b.tstop
  40479c:	ldr	x1, [sp, #40]
  4047a0:	mov	x0, #0x7fffffff            	// #2147483647
  4047a4:	cmp	x1, x0
  4047a8:	b.le	4047e0 <ferror@plt+0x2ee0>
  4047ac:	bl	401890 <__errno_location@plt>
  4047b0:	mov	x1, x0
  4047b4:	mov	w0, #0x22                  	// #34
  4047b8:	str	w0, [x1]
  4047bc:	adrp	x0, 418000 <ferror@plt+0x16700>
  4047c0:	add	x0, x0, #0x208
  4047c4:	ldr	w4, [x0]
  4047c8:	ldr	x3, [sp, #24]
  4047cc:	ldr	x2, [sp, #16]
  4047d0:	adrp	x0, 406000 <ferror@plt+0x4700>
  4047d4:	add	x1, x0, #0xbf0
  4047d8:	mov	w0, w4
  4047dc:	bl	4018e0 <err@plt>
  4047e0:	ldr	x0, [sp, #40]
  4047e4:	ldp	x29, x30, [sp], #48
  4047e8:	ret
  4047ec:	stp	x29, x30, [sp, #-64]!
  4047f0:	mov	x29, sp
  4047f4:	str	x0, [sp, #40]
  4047f8:	str	x1, [sp, #32]
  4047fc:	str	w2, [sp, #28]
  404800:	ldr	w2, [sp, #28]
  404804:	ldr	x1, [sp, #32]
  404808:	ldr	x0, [sp, #40]
  40480c:	bl	4049b4 <ferror@plt+0x30b4>
  404810:	str	x0, [sp, #56]
  404814:	ldr	x1, [sp, #56]
  404818:	mov	x0, #0xffffffff            	// #4294967295
  40481c:	cmp	x1, x0
  404820:	b.ls	404858 <ferror@plt+0x2f58>  // b.plast
  404824:	bl	401890 <__errno_location@plt>
  404828:	mov	x1, x0
  40482c:	mov	w0, #0x22                  	// #34
  404830:	str	w0, [x1]
  404834:	adrp	x0, 418000 <ferror@plt+0x16700>
  404838:	add	x0, x0, #0x208
  40483c:	ldr	w4, [x0]
  404840:	ldr	x3, [sp, #40]
  404844:	ldr	x2, [sp, #32]
  404848:	adrp	x0, 406000 <ferror@plt+0x4700>
  40484c:	add	x1, x0, #0xbf0
  404850:	mov	w0, w4
  404854:	bl	4018e0 <err@plt>
  404858:	ldr	x0, [sp, #56]
  40485c:	ldp	x29, x30, [sp], #64
  404860:	ret
  404864:	stp	x29, x30, [sp, #-32]!
  404868:	mov	x29, sp
  40486c:	str	x0, [sp, #24]
  404870:	str	x1, [sp, #16]
  404874:	mov	w2, #0xa                   	// #10
  404878:	ldr	x1, [sp, #16]
  40487c:	ldr	x0, [sp, #24]
  404880:	bl	4047ec <ferror@plt+0x2eec>
  404884:	ldp	x29, x30, [sp], #32
  404888:	ret
  40488c:	stp	x29, x30, [sp, #-32]!
  404890:	mov	x29, sp
  404894:	str	x0, [sp, #24]
  404898:	str	x1, [sp, #16]
  40489c:	mov	w2, #0x10                  	// #16
  4048a0:	ldr	x1, [sp, #16]
  4048a4:	ldr	x0, [sp, #24]
  4048a8:	bl	4047ec <ferror@plt+0x2eec>
  4048ac:	ldp	x29, x30, [sp], #32
  4048b0:	ret
  4048b4:	stp	x29, x30, [sp, #-48]!
  4048b8:	mov	x29, sp
  4048bc:	str	x0, [sp, #24]
  4048c0:	str	x1, [sp, #16]
  4048c4:	str	xzr, [sp, #32]
  4048c8:	bl	401890 <__errno_location@plt>
  4048cc:	str	wzr, [x0]
  4048d0:	ldr	x0, [sp, #24]
  4048d4:	cmp	x0, #0x0
  4048d8:	b.eq	404948 <ferror@plt+0x3048>  // b.none
  4048dc:	ldr	x0, [sp, #24]
  4048e0:	ldrsb	w0, [x0]
  4048e4:	cmp	w0, #0x0
  4048e8:	b.eq	404948 <ferror@plt+0x3048>  // b.none
  4048ec:	add	x0, sp, #0x20
  4048f0:	mov	w2, #0xa                   	// #10
  4048f4:	mov	x1, x0
  4048f8:	ldr	x0, [sp, #24]
  4048fc:	bl	4015a0 <strtoimax@plt>
  404900:	str	x0, [sp, #40]
  404904:	bl	401890 <__errno_location@plt>
  404908:	ldr	w0, [x0]
  40490c:	cmp	w0, #0x0
  404910:	b.ne	404950 <ferror@plt+0x3050>  // b.any
  404914:	ldr	x0, [sp, #32]
  404918:	ldr	x1, [sp, #24]
  40491c:	cmp	x1, x0
  404920:	b.eq	404950 <ferror@plt+0x3050>  // b.none
  404924:	ldr	x0, [sp, #32]
  404928:	cmp	x0, #0x0
  40492c:	b.eq	404940 <ferror@plt+0x3040>  // b.none
  404930:	ldr	x0, [sp, #32]
  404934:	ldrsb	w0, [x0]
  404938:	cmp	w0, #0x0
  40493c:	b.ne	404950 <ferror@plt+0x3050>  // b.any
  404940:	ldr	x0, [sp, #40]
  404944:	b	4049ac <ferror@plt+0x30ac>
  404948:	nop
  40494c:	b	404954 <ferror@plt+0x3054>
  404950:	nop
  404954:	bl	401890 <__errno_location@plt>
  404958:	ldr	w0, [x0]
  40495c:	cmp	w0, #0x22
  404960:	b.ne	404988 <ferror@plt+0x3088>  // b.any
  404964:	adrp	x0, 418000 <ferror@plt+0x16700>
  404968:	add	x0, x0, #0x208
  40496c:	ldr	w4, [x0]
  404970:	ldr	x3, [sp, #24]
  404974:	ldr	x2, [sp, #16]
  404978:	adrp	x0, 406000 <ferror@plt+0x4700>
  40497c:	add	x1, x0, #0xbf0
  404980:	mov	w0, w4
  404984:	bl	4018e0 <err@plt>
  404988:	adrp	x0, 418000 <ferror@plt+0x16700>
  40498c:	add	x0, x0, #0x208
  404990:	ldr	w4, [x0]
  404994:	ldr	x3, [sp, #24]
  404998:	ldr	x2, [sp, #16]
  40499c:	adrp	x0, 406000 <ferror@plt+0x4700>
  4049a0:	add	x1, x0, #0xbf0
  4049a4:	mov	w0, w4
  4049a8:	bl	401840 <errx@plt>
  4049ac:	ldp	x29, x30, [sp], #48
  4049b0:	ret
  4049b4:	stp	x29, x30, [sp, #-64]!
  4049b8:	mov	x29, sp
  4049bc:	str	x0, [sp, #40]
  4049c0:	str	x1, [sp, #32]
  4049c4:	str	w2, [sp, #28]
  4049c8:	str	xzr, [sp, #48]
  4049cc:	bl	401890 <__errno_location@plt>
  4049d0:	str	wzr, [x0]
  4049d4:	ldr	x0, [sp, #40]
  4049d8:	cmp	x0, #0x0
  4049dc:	b.eq	404a4c <ferror@plt+0x314c>  // b.none
  4049e0:	ldr	x0, [sp, #40]
  4049e4:	ldrsb	w0, [x0]
  4049e8:	cmp	w0, #0x0
  4049ec:	b.eq	404a4c <ferror@plt+0x314c>  // b.none
  4049f0:	add	x0, sp, #0x30
  4049f4:	ldr	w2, [sp, #28]
  4049f8:	mov	x1, x0
  4049fc:	ldr	x0, [sp, #40]
  404a00:	bl	401700 <strtoumax@plt>
  404a04:	str	x0, [sp, #56]
  404a08:	bl	401890 <__errno_location@plt>
  404a0c:	ldr	w0, [x0]
  404a10:	cmp	w0, #0x0
  404a14:	b.ne	404a54 <ferror@plt+0x3154>  // b.any
  404a18:	ldr	x0, [sp, #48]
  404a1c:	ldr	x1, [sp, #40]
  404a20:	cmp	x1, x0
  404a24:	b.eq	404a54 <ferror@plt+0x3154>  // b.none
  404a28:	ldr	x0, [sp, #48]
  404a2c:	cmp	x0, #0x0
  404a30:	b.eq	404a44 <ferror@plt+0x3144>  // b.none
  404a34:	ldr	x0, [sp, #48]
  404a38:	ldrsb	w0, [x0]
  404a3c:	cmp	w0, #0x0
  404a40:	b.ne	404a54 <ferror@plt+0x3154>  // b.any
  404a44:	ldr	x0, [sp, #56]
  404a48:	b	404ab0 <ferror@plt+0x31b0>
  404a4c:	nop
  404a50:	b	404a58 <ferror@plt+0x3158>
  404a54:	nop
  404a58:	bl	401890 <__errno_location@plt>
  404a5c:	ldr	w0, [x0]
  404a60:	cmp	w0, #0x22
  404a64:	b.ne	404a8c <ferror@plt+0x318c>  // b.any
  404a68:	adrp	x0, 418000 <ferror@plt+0x16700>
  404a6c:	add	x0, x0, #0x208
  404a70:	ldr	w4, [x0]
  404a74:	ldr	x3, [sp, #40]
  404a78:	ldr	x2, [sp, #32]
  404a7c:	adrp	x0, 406000 <ferror@plt+0x4700>
  404a80:	add	x1, x0, #0xbf0
  404a84:	mov	w0, w4
  404a88:	bl	4018e0 <err@plt>
  404a8c:	adrp	x0, 418000 <ferror@plt+0x16700>
  404a90:	add	x0, x0, #0x208
  404a94:	ldr	w4, [x0]
  404a98:	ldr	x3, [sp, #40]
  404a9c:	ldr	x2, [sp, #32]
  404aa0:	adrp	x0, 406000 <ferror@plt+0x4700>
  404aa4:	add	x1, x0, #0xbf0
  404aa8:	mov	w0, w4
  404aac:	bl	401840 <errx@plt>
  404ab0:	ldp	x29, x30, [sp], #64
  404ab4:	ret
  404ab8:	stp	x29, x30, [sp, #-32]!
  404abc:	mov	x29, sp
  404ac0:	str	x0, [sp, #24]
  404ac4:	str	x1, [sp, #16]
  404ac8:	mov	w2, #0xa                   	// #10
  404acc:	ldr	x1, [sp, #16]
  404ad0:	ldr	x0, [sp, #24]
  404ad4:	bl	4049b4 <ferror@plt+0x30b4>
  404ad8:	ldp	x29, x30, [sp], #32
  404adc:	ret
  404ae0:	stp	x29, x30, [sp, #-32]!
  404ae4:	mov	x29, sp
  404ae8:	str	x0, [sp, #24]
  404aec:	str	x1, [sp, #16]
  404af0:	mov	w2, #0x10                  	// #16
  404af4:	ldr	x1, [sp, #16]
  404af8:	ldr	x0, [sp, #24]
  404afc:	bl	4049b4 <ferror@plt+0x30b4>
  404b00:	ldp	x29, x30, [sp], #32
  404b04:	ret
  404b08:	stp	x29, x30, [sp, #-48]!
  404b0c:	mov	x29, sp
  404b10:	str	x0, [sp, #24]
  404b14:	str	x1, [sp, #16]
  404b18:	str	xzr, [sp, #32]
  404b1c:	bl	401890 <__errno_location@plt>
  404b20:	str	wzr, [x0]
  404b24:	ldr	x0, [sp, #24]
  404b28:	cmp	x0, #0x0
  404b2c:	b.eq	404b98 <ferror@plt+0x3298>  // b.none
  404b30:	ldr	x0, [sp, #24]
  404b34:	ldrsb	w0, [x0]
  404b38:	cmp	w0, #0x0
  404b3c:	b.eq	404b98 <ferror@plt+0x3298>  // b.none
  404b40:	add	x0, sp, #0x20
  404b44:	mov	x1, x0
  404b48:	ldr	x0, [sp, #24]
  404b4c:	bl	4015b0 <strtod@plt>
  404b50:	str	d0, [sp, #40]
  404b54:	bl	401890 <__errno_location@plt>
  404b58:	ldr	w0, [x0]
  404b5c:	cmp	w0, #0x0
  404b60:	b.ne	404ba0 <ferror@plt+0x32a0>  // b.any
  404b64:	ldr	x0, [sp, #32]
  404b68:	ldr	x1, [sp, #24]
  404b6c:	cmp	x1, x0
  404b70:	b.eq	404ba0 <ferror@plt+0x32a0>  // b.none
  404b74:	ldr	x0, [sp, #32]
  404b78:	cmp	x0, #0x0
  404b7c:	b.eq	404b90 <ferror@plt+0x3290>  // b.none
  404b80:	ldr	x0, [sp, #32]
  404b84:	ldrsb	w0, [x0]
  404b88:	cmp	w0, #0x0
  404b8c:	b.ne	404ba0 <ferror@plt+0x32a0>  // b.any
  404b90:	ldr	d0, [sp, #40]
  404b94:	b	404bfc <ferror@plt+0x32fc>
  404b98:	nop
  404b9c:	b	404ba4 <ferror@plt+0x32a4>
  404ba0:	nop
  404ba4:	bl	401890 <__errno_location@plt>
  404ba8:	ldr	w0, [x0]
  404bac:	cmp	w0, #0x22
  404bb0:	b.ne	404bd8 <ferror@plt+0x32d8>  // b.any
  404bb4:	adrp	x0, 418000 <ferror@plt+0x16700>
  404bb8:	add	x0, x0, #0x208
  404bbc:	ldr	w4, [x0]
  404bc0:	ldr	x3, [sp, #24]
  404bc4:	ldr	x2, [sp, #16]
  404bc8:	adrp	x0, 406000 <ferror@plt+0x4700>
  404bcc:	add	x1, x0, #0xbf0
  404bd0:	mov	w0, w4
  404bd4:	bl	4018e0 <err@plt>
  404bd8:	adrp	x0, 418000 <ferror@plt+0x16700>
  404bdc:	add	x0, x0, #0x208
  404be0:	ldr	w4, [x0]
  404be4:	ldr	x3, [sp, #24]
  404be8:	ldr	x2, [sp, #16]
  404bec:	adrp	x0, 406000 <ferror@plt+0x4700>
  404bf0:	add	x1, x0, #0xbf0
  404bf4:	mov	w0, w4
  404bf8:	bl	401840 <errx@plt>
  404bfc:	ldp	x29, x30, [sp], #48
  404c00:	ret
  404c04:	stp	x29, x30, [sp, #-48]!
  404c08:	mov	x29, sp
  404c0c:	str	x0, [sp, #24]
  404c10:	str	x1, [sp, #16]
  404c14:	str	xzr, [sp, #32]
  404c18:	bl	401890 <__errno_location@plt>
  404c1c:	str	wzr, [x0]
  404c20:	ldr	x0, [sp, #24]
  404c24:	cmp	x0, #0x0
  404c28:	b.eq	404c98 <ferror@plt+0x3398>  // b.none
  404c2c:	ldr	x0, [sp, #24]
  404c30:	ldrsb	w0, [x0]
  404c34:	cmp	w0, #0x0
  404c38:	b.eq	404c98 <ferror@plt+0x3398>  // b.none
  404c3c:	add	x0, sp, #0x20
  404c40:	mov	w2, #0xa                   	// #10
  404c44:	mov	x1, x0
  404c48:	ldr	x0, [sp, #24]
  404c4c:	bl	401770 <strtol@plt>
  404c50:	str	x0, [sp, #40]
  404c54:	bl	401890 <__errno_location@plt>
  404c58:	ldr	w0, [x0]
  404c5c:	cmp	w0, #0x0
  404c60:	b.ne	404ca0 <ferror@plt+0x33a0>  // b.any
  404c64:	ldr	x0, [sp, #32]
  404c68:	ldr	x1, [sp, #24]
  404c6c:	cmp	x1, x0
  404c70:	b.eq	404ca0 <ferror@plt+0x33a0>  // b.none
  404c74:	ldr	x0, [sp, #32]
  404c78:	cmp	x0, #0x0
  404c7c:	b.eq	404c90 <ferror@plt+0x3390>  // b.none
  404c80:	ldr	x0, [sp, #32]
  404c84:	ldrsb	w0, [x0]
  404c88:	cmp	w0, #0x0
  404c8c:	b.ne	404ca0 <ferror@plt+0x33a0>  // b.any
  404c90:	ldr	x0, [sp, #40]
  404c94:	b	404cfc <ferror@plt+0x33fc>
  404c98:	nop
  404c9c:	b	404ca4 <ferror@plt+0x33a4>
  404ca0:	nop
  404ca4:	bl	401890 <__errno_location@plt>
  404ca8:	ldr	w0, [x0]
  404cac:	cmp	w0, #0x22
  404cb0:	b.ne	404cd8 <ferror@plt+0x33d8>  // b.any
  404cb4:	adrp	x0, 418000 <ferror@plt+0x16700>
  404cb8:	add	x0, x0, #0x208
  404cbc:	ldr	w4, [x0]
  404cc0:	ldr	x3, [sp, #24]
  404cc4:	ldr	x2, [sp, #16]
  404cc8:	adrp	x0, 406000 <ferror@plt+0x4700>
  404ccc:	add	x1, x0, #0xbf0
  404cd0:	mov	w0, w4
  404cd4:	bl	4018e0 <err@plt>
  404cd8:	adrp	x0, 418000 <ferror@plt+0x16700>
  404cdc:	add	x0, x0, #0x208
  404ce0:	ldr	w4, [x0]
  404ce4:	ldr	x3, [sp, #24]
  404ce8:	ldr	x2, [sp, #16]
  404cec:	adrp	x0, 406000 <ferror@plt+0x4700>
  404cf0:	add	x1, x0, #0xbf0
  404cf4:	mov	w0, w4
  404cf8:	bl	401840 <errx@plt>
  404cfc:	ldp	x29, x30, [sp], #48
  404d00:	ret
  404d04:	stp	x29, x30, [sp, #-48]!
  404d08:	mov	x29, sp
  404d0c:	str	x0, [sp, #24]
  404d10:	str	x1, [sp, #16]
  404d14:	str	xzr, [sp, #32]
  404d18:	bl	401890 <__errno_location@plt>
  404d1c:	str	wzr, [x0]
  404d20:	ldr	x0, [sp, #24]
  404d24:	cmp	x0, #0x0
  404d28:	b.eq	404d98 <ferror@plt+0x3498>  // b.none
  404d2c:	ldr	x0, [sp, #24]
  404d30:	ldrsb	w0, [x0]
  404d34:	cmp	w0, #0x0
  404d38:	b.eq	404d98 <ferror@plt+0x3498>  // b.none
  404d3c:	add	x0, sp, #0x20
  404d40:	mov	w2, #0xa                   	// #10
  404d44:	mov	x1, x0
  404d48:	ldr	x0, [sp, #24]
  404d4c:	bl	401550 <strtoul@plt>
  404d50:	str	x0, [sp, #40]
  404d54:	bl	401890 <__errno_location@plt>
  404d58:	ldr	w0, [x0]
  404d5c:	cmp	w0, #0x0
  404d60:	b.ne	404da0 <ferror@plt+0x34a0>  // b.any
  404d64:	ldr	x0, [sp, #32]
  404d68:	ldr	x1, [sp, #24]
  404d6c:	cmp	x1, x0
  404d70:	b.eq	404da0 <ferror@plt+0x34a0>  // b.none
  404d74:	ldr	x0, [sp, #32]
  404d78:	cmp	x0, #0x0
  404d7c:	b.eq	404d90 <ferror@plt+0x3490>  // b.none
  404d80:	ldr	x0, [sp, #32]
  404d84:	ldrsb	w0, [x0]
  404d88:	cmp	w0, #0x0
  404d8c:	b.ne	404da0 <ferror@plt+0x34a0>  // b.any
  404d90:	ldr	x0, [sp, #40]
  404d94:	b	404dfc <ferror@plt+0x34fc>
  404d98:	nop
  404d9c:	b	404da4 <ferror@plt+0x34a4>
  404da0:	nop
  404da4:	bl	401890 <__errno_location@plt>
  404da8:	ldr	w0, [x0]
  404dac:	cmp	w0, #0x22
  404db0:	b.ne	404dd8 <ferror@plt+0x34d8>  // b.any
  404db4:	adrp	x0, 418000 <ferror@plt+0x16700>
  404db8:	add	x0, x0, #0x208
  404dbc:	ldr	w4, [x0]
  404dc0:	ldr	x3, [sp, #24]
  404dc4:	ldr	x2, [sp, #16]
  404dc8:	adrp	x0, 406000 <ferror@plt+0x4700>
  404dcc:	add	x1, x0, #0xbf0
  404dd0:	mov	w0, w4
  404dd4:	bl	4018e0 <err@plt>
  404dd8:	adrp	x0, 418000 <ferror@plt+0x16700>
  404ddc:	add	x0, x0, #0x208
  404de0:	ldr	w4, [x0]
  404de4:	ldr	x3, [sp, #24]
  404de8:	ldr	x2, [sp, #16]
  404dec:	adrp	x0, 406000 <ferror@plt+0x4700>
  404df0:	add	x1, x0, #0xbf0
  404df4:	mov	w0, w4
  404df8:	bl	401840 <errx@plt>
  404dfc:	ldp	x29, x30, [sp], #48
  404e00:	ret
  404e04:	stp	x29, x30, [sp, #-48]!
  404e08:	mov	x29, sp
  404e0c:	str	x0, [sp, #24]
  404e10:	str	x1, [sp, #16]
  404e14:	add	x0, sp, #0x28
  404e18:	mov	x1, x0
  404e1c:	ldr	x0, [sp, #24]
  404e20:	bl	404240 <ferror@plt+0x2940>
  404e24:	cmp	w0, #0x0
  404e28:	b.ne	404e34 <ferror@plt+0x3534>  // b.any
  404e2c:	ldr	x0, [sp, #40]
  404e30:	b	404e8c <ferror@plt+0x358c>
  404e34:	bl	401890 <__errno_location@plt>
  404e38:	ldr	w0, [x0]
  404e3c:	cmp	w0, #0x0
  404e40:	b.eq	404e68 <ferror@plt+0x3568>  // b.none
  404e44:	adrp	x0, 418000 <ferror@plt+0x16700>
  404e48:	add	x0, x0, #0x208
  404e4c:	ldr	w4, [x0]
  404e50:	ldr	x3, [sp, #24]
  404e54:	ldr	x2, [sp, #16]
  404e58:	adrp	x0, 406000 <ferror@plt+0x4700>
  404e5c:	add	x1, x0, #0xbf0
  404e60:	mov	w0, w4
  404e64:	bl	4018e0 <err@plt>
  404e68:	adrp	x0, 418000 <ferror@plt+0x16700>
  404e6c:	add	x0, x0, #0x208
  404e70:	ldr	w4, [x0]
  404e74:	ldr	x3, [sp, #24]
  404e78:	ldr	x2, [sp, #16]
  404e7c:	adrp	x0, 406000 <ferror@plt+0x4700>
  404e80:	add	x1, x0, #0xbf0
  404e84:	mov	w0, w4
  404e88:	bl	401840 <errx@plt>
  404e8c:	ldp	x29, x30, [sp], #48
  404e90:	ret
  404e94:	stp	x29, x30, [sp, #-64]!
  404e98:	mov	x29, sp
  404e9c:	str	x0, [sp, #40]
  404ea0:	str	x1, [sp, #32]
  404ea4:	str	x2, [sp, #24]
  404ea8:	ldr	x1, [sp, #24]
  404eac:	ldr	x0, [sp, #40]
  404eb0:	bl	404b08 <ferror@plt+0x3208>
  404eb4:	str	d0, [sp, #56]
  404eb8:	ldr	d0, [sp, #56]
  404ebc:	fcvtzs	d0, d0
  404ec0:	ldr	x0, [sp, #32]
  404ec4:	str	d0, [x0]
  404ec8:	ldr	x0, [sp, #32]
  404ecc:	ldr	d0, [x0]
  404ed0:	scvtf	d0, d0
  404ed4:	ldr	d1, [sp, #56]
  404ed8:	fsub	d0, d1, d0
  404edc:	mov	x0, #0x848000000000        	// #145685290680320
  404ee0:	movk	x0, #0x412e, lsl #48
  404ee4:	fmov	d1, x0
  404ee8:	fmul	d0, d0, d1
  404eec:	fcvtzs	d0, d0
  404ef0:	ldr	x0, [sp, #32]
  404ef4:	str	d0, [x0, #8]
  404ef8:	nop
  404efc:	ldp	x29, x30, [sp], #64
  404f00:	ret
  404f04:	sub	sp, sp, #0x20
  404f08:	str	w0, [sp, #12]
  404f0c:	str	x1, [sp]
  404f10:	strh	wzr, [sp, #30]
  404f14:	ldr	w0, [sp, #12]
  404f18:	and	w0, w0, #0xf000
  404f1c:	cmp	w0, #0x4, lsl #12
  404f20:	b.ne	404f48 <ferror@plt+0x3648>  // b.any
  404f24:	ldrh	w0, [sp, #30]
  404f28:	add	w1, w0, #0x1
  404f2c:	strh	w1, [sp, #30]
  404f30:	and	x0, x0, #0xffff
  404f34:	ldr	x1, [sp]
  404f38:	add	x0, x1, x0
  404f3c:	mov	w1, #0x64                  	// #100
  404f40:	strb	w1, [x0]
  404f44:	b	40507c <ferror@plt+0x377c>
  404f48:	ldr	w0, [sp, #12]
  404f4c:	and	w0, w0, #0xf000
  404f50:	cmp	w0, #0xa, lsl #12
  404f54:	b.ne	404f7c <ferror@plt+0x367c>  // b.any
  404f58:	ldrh	w0, [sp, #30]
  404f5c:	add	w1, w0, #0x1
  404f60:	strh	w1, [sp, #30]
  404f64:	and	x0, x0, #0xffff
  404f68:	ldr	x1, [sp]
  404f6c:	add	x0, x1, x0
  404f70:	mov	w1, #0x6c                  	// #108
  404f74:	strb	w1, [x0]
  404f78:	b	40507c <ferror@plt+0x377c>
  404f7c:	ldr	w0, [sp, #12]
  404f80:	and	w0, w0, #0xf000
  404f84:	cmp	w0, #0x2, lsl #12
  404f88:	b.ne	404fb0 <ferror@plt+0x36b0>  // b.any
  404f8c:	ldrh	w0, [sp, #30]
  404f90:	add	w1, w0, #0x1
  404f94:	strh	w1, [sp, #30]
  404f98:	and	x0, x0, #0xffff
  404f9c:	ldr	x1, [sp]
  404fa0:	add	x0, x1, x0
  404fa4:	mov	w1, #0x63                  	// #99
  404fa8:	strb	w1, [x0]
  404fac:	b	40507c <ferror@plt+0x377c>
  404fb0:	ldr	w0, [sp, #12]
  404fb4:	and	w0, w0, #0xf000
  404fb8:	cmp	w0, #0x6, lsl #12
  404fbc:	b.ne	404fe4 <ferror@plt+0x36e4>  // b.any
  404fc0:	ldrh	w0, [sp, #30]
  404fc4:	add	w1, w0, #0x1
  404fc8:	strh	w1, [sp, #30]
  404fcc:	and	x0, x0, #0xffff
  404fd0:	ldr	x1, [sp]
  404fd4:	add	x0, x1, x0
  404fd8:	mov	w1, #0x62                  	// #98
  404fdc:	strb	w1, [x0]
  404fe0:	b	40507c <ferror@plt+0x377c>
  404fe4:	ldr	w0, [sp, #12]
  404fe8:	and	w0, w0, #0xf000
  404fec:	cmp	w0, #0xc, lsl #12
  404ff0:	b.ne	405018 <ferror@plt+0x3718>  // b.any
  404ff4:	ldrh	w0, [sp, #30]
  404ff8:	add	w1, w0, #0x1
  404ffc:	strh	w1, [sp, #30]
  405000:	and	x0, x0, #0xffff
  405004:	ldr	x1, [sp]
  405008:	add	x0, x1, x0
  40500c:	mov	w1, #0x73                  	// #115
  405010:	strb	w1, [x0]
  405014:	b	40507c <ferror@plt+0x377c>
  405018:	ldr	w0, [sp, #12]
  40501c:	and	w0, w0, #0xf000
  405020:	cmp	w0, #0x1, lsl #12
  405024:	b.ne	40504c <ferror@plt+0x374c>  // b.any
  405028:	ldrh	w0, [sp, #30]
  40502c:	add	w1, w0, #0x1
  405030:	strh	w1, [sp, #30]
  405034:	and	x0, x0, #0xffff
  405038:	ldr	x1, [sp]
  40503c:	add	x0, x1, x0
  405040:	mov	w1, #0x70                  	// #112
  405044:	strb	w1, [x0]
  405048:	b	40507c <ferror@plt+0x377c>
  40504c:	ldr	w0, [sp, #12]
  405050:	and	w0, w0, #0xf000
  405054:	cmp	w0, #0x8, lsl #12
  405058:	b.ne	40507c <ferror@plt+0x377c>  // b.any
  40505c:	ldrh	w0, [sp, #30]
  405060:	add	w1, w0, #0x1
  405064:	strh	w1, [sp, #30]
  405068:	and	x0, x0, #0xffff
  40506c:	ldr	x1, [sp]
  405070:	add	x0, x1, x0
  405074:	mov	w1, #0x2d                  	// #45
  405078:	strb	w1, [x0]
  40507c:	ldr	w0, [sp, #12]
  405080:	and	w0, w0, #0x100
  405084:	cmp	w0, #0x0
  405088:	b.eq	405094 <ferror@plt+0x3794>  // b.none
  40508c:	mov	w0, #0x72                  	// #114
  405090:	b	405098 <ferror@plt+0x3798>
  405094:	mov	w0, #0x2d                  	// #45
  405098:	ldrh	w1, [sp, #30]
  40509c:	add	w2, w1, #0x1
  4050a0:	strh	w2, [sp, #30]
  4050a4:	and	x1, x1, #0xffff
  4050a8:	ldr	x2, [sp]
  4050ac:	add	x1, x2, x1
  4050b0:	strb	w0, [x1]
  4050b4:	ldr	w0, [sp, #12]
  4050b8:	and	w0, w0, #0x80
  4050bc:	cmp	w0, #0x0
  4050c0:	b.eq	4050cc <ferror@plt+0x37cc>  // b.none
  4050c4:	mov	w0, #0x77                  	// #119
  4050c8:	b	4050d0 <ferror@plt+0x37d0>
  4050cc:	mov	w0, #0x2d                  	// #45
  4050d0:	ldrh	w1, [sp, #30]
  4050d4:	add	w2, w1, #0x1
  4050d8:	strh	w2, [sp, #30]
  4050dc:	and	x1, x1, #0xffff
  4050e0:	ldr	x2, [sp]
  4050e4:	add	x1, x2, x1
  4050e8:	strb	w0, [x1]
  4050ec:	ldr	w0, [sp, #12]
  4050f0:	and	w0, w0, #0x800
  4050f4:	cmp	w0, #0x0
  4050f8:	b.eq	40511c <ferror@plt+0x381c>  // b.none
  4050fc:	ldr	w0, [sp, #12]
  405100:	and	w0, w0, #0x40
  405104:	cmp	w0, #0x0
  405108:	b.eq	405114 <ferror@plt+0x3814>  // b.none
  40510c:	mov	w0, #0x73                  	// #115
  405110:	b	405138 <ferror@plt+0x3838>
  405114:	mov	w0, #0x53                  	// #83
  405118:	b	405138 <ferror@plt+0x3838>
  40511c:	ldr	w0, [sp, #12]
  405120:	and	w0, w0, #0x40
  405124:	cmp	w0, #0x0
  405128:	b.eq	405134 <ferror@plt+0x3834>  // b.none
  40512c:	mov	w0, #0x78                  	// #120
  405130:	b	405138 <ferror@plt+0x3838>
  405134:	mov	w0, #0x2d                  	// #45
  405138:	ldrh	w1, [sp, #30]
  40513c:	add	w2, w1, #0x1
  405140:	strh	w2, [sp, #30]
  405144:	and	x1, x1, #0xffff
  405148:	ldr	x2, [sp]
  40514c:	add	x1, x2, x1
  405150:	strb	w0, [x1]
  405154:	ldr	w0, [sp, #12]
  405158:	and	w0, w0, #0x20
  40515c:	cmp	w0, #0x0
  405160:	b.eq	40516c <ferror@plt+0x386c>  // b.none
  405164:	mov	w0, #0x72                  	// #114
  405168:	b	405170 <ferror@plt+0x3870>
  40516c:	mov	w0, #0x2d                  	// #45
  405170:	ldrh	w1, [sp, #30]
  405174:	add	w2, w1, #0x1
  405178:	strh	w2, [sp, #30]
  40517c:	and	x1, x1, #0xffff
  405180:	ldr	x2, [sp]
  405184:	add	x1, x2, x1
  405188:	strb	w0, [x1]
  40518c:	ldr	w0, [sp, #12]
  405190:	and	w0, w0, #0x10
  405194:	cmp	w0, #0x0
  405198:	b.eq	4051a4 <ferror@plt+0x38a4>  // b.none
  40519c:	mov	w0, #0x77                  	// #119
  4051a0:	b	4051a8 <ferror@plt+0x38a8>
  4051a4:	mov	w0, #0x2d                  	// #45
  4051a8:	ldrh	w1, [sp, #30]
  4051ac:	add	w2, w1, #0x1
  4051b0:	strh	w2, [sp, #30]
  4051b4:	and	x1, x1, #0xffff
  4051b8:	ldr	x2, [sp]
  4051bc:	add	x1, x2, x1
  4051c0:	strb	w0, [x1]
  4051c4:	ldr	w0, [sp, #12]
  4051c8:	and	w0, w0, #0x400
  4051cc:	cmp	w0, #0x0
  4051d0:	b.eq	4051f4 <ferror@plt+0x38f4>  // b.none
  4051d4:	ldr	w0, [sp, #12]
  4051d8:	and	w0, w0, #0x8
  4051dc:	cmp	w0, #0x0
  4051e0:	b.eq	4051ec <ferror@plt+0x38ec>  // b.none
  4051e4:	mov	w0, #0x73                  	// #115
  4051e8:	b	405210 <ferror@plt+0x3910>
  4051ec:	mov	w0, #0x53                  	// #83
  4051f0:	b	405210 <ferror@plt+0x3910>
  4051f4:	ldr	w0, [sp, #12]
  4051f8:	and	w0, w0, #0x8
  4051fc:	cmp	w0, #0x0
  405200:	b.eq	40520c <ferror@plt+0x390c>  // b.none
  405204:	mov	w0, #0x78                  	// #120
  405208:	b	405210 <ferror@plt+0x3910>
  40520c:	mov	w0, #0x2d                  	// #45
  405210:	ldrh	w1, [sp, #30]
  405214:	add	w2, w1, #0x1
  405218:	strh	w2, [sp, #30]
  40521c:	and	x1, x1, #0xffff
  405220:	ldr	x2, [sp]
  405224:	add	x1, x2, x1
  405228:	strb	w0, [x1]
  40522c:	ldr	w0, [sp, #12]
  405230:	and	w0, w0, #0x4
  405234:	cmp	w0, #0x0
  405238:	b.eq	405244 <ferror@plt+0x3944>  // b.none
  40523c:	mov	w0, #0x72                  	// #114
  405240:	b	405248 <ferror@plt+0x3948>
  405244:	mov	w0, #0x2d                  	// #45
  405248:	ldrh	w1, [sp, #30]
  40524c:	add	w2, w1, #0x1
  405250:	strh	w2, [sp, #30]
  405254:	and	x1, x1, #0xffff
  405258:	ldr	x2, [sp]
  40525c:	add	x1, x2, x1
  405260:	strb	w0, [x1]
  405264:	ldr	w0, [sp, #12]
  405268:	and	w0, w0, #0x2
  40526c:	cmp	w0, #0x0
  405270:	b.eq	40527c <ferror@plt+0x397c>  // b.none
  405274:	mov	w0, #0x77                  	// #119
  405278:	b	405280 <ferror@plt+0x3980>
  40527c:	mov	w0, #0x2d                  	// #45
  405280:	ldrh	w1, [sp, #30]
  405284:	add	w2, w1, #0x1
  405288:	strh	w2, [sp, #30]
  40528c:	and	x1, x1, #0xffff
  405290:	ldr	x2, [sp]
  405294:	add	x1, x2, x1
  405298:	strb	w0, [x1]
  40529c:	ldr	w0, [sp, #12]
  4052a0:	and	w0, w0, #0x200
  4052a4:	cmp	w0, #0x0
  4052a8:	b.eq	4052cc <ferror@plt+0x39cc>  // b.none
  4052ac:	ldr	w0, [sp, #12]
  4052b0:	and	w0, w0, #0x1
  4052b4:	cmp	w0, #0x0
  4052b8:	b.eq	4052c4 <ferror@plt+0x39c4>  // b.none
  4052bc:	mov	w0, #0x74                  	// #116
  4052c0:	b	4052e8 <ferror@plt+0x39e8>
  4052c4:	mov	w0, #0x54                  	// #84
  4052c8:	b	4052e8 <ferror@plt+0x39e8>
  4052cc:	ldr	w0, [sp, #12]
  4052d0:	and	w0, w0, #0x1
  4052d4:	cmp	w0, #0x0
  4052d8:	b.eq	4052e4 <ferror@plt+0x39e4>  // b.none
  4052dc:	mov	w0, #0x78                  	// #120
  4052e0:	b	4052e8 <ferror@plt+0x39e8>
  4052e4:	mov	w0, #0x2d                  	// #45
  4052e8:	ldrh	w1, [sp, #30]
  4052ec:	add	w2, w1, #0x1
  4052f0:	strh	w2, [sp, #30]
  4052f4:	and	x1, x1, #0xffff
  4052f8:	ldr	x2, [sp]
  4052fc:	add	x1, x2, x1
  405300:	strb	w0, [x1]
  405304:	ldrh	w0, [sp, #30]
  405308:	ldr	x1, [sp]
  40530c:	add	x0, x1, x0
  405310:	strb	wzr, [x0]
  405314:	ldr	x0, [sp]
  405318:	add	sp, sp, #0x20
  40531c:	ret
  405320:	sub	sp, sp, #0x20
  405324:	str	x0, [sp, #8]
  405328:	mov	w0, #0xa                   	// #10
  40532c:	str	w0, [sp, #28]
  405330:	b	405358 <ferror@plt+0x3a58>
  405334:	ldr	w0, [sp, #28]
  405338:	mov	x1, #0x1                   	// #1
  40533c:	lsl	x0, x1, x0
  405340:	ldr	x1, [sp, #8]
  405344:	cmp	x1, x0
  405348:	b.cc	405368 <ferror@plt+0x3a68>  // b.lo, b.ul, b.last
  40534c:	ldr	w0, [sp, #28]
  405350:	add	w0, w0, #0xa
  405354:	str	w0, [sp, #28]
  405358:	ldr	w0, [sp, #28]
  40535c:	cmp	w0, #0x3c
  405360:	b.le	405334 <ferror@plt+0x3a34>
  405364:	b	40536c <ferror@plt+0x3a6c>
  405368:	nop
  40536c:	ldr	w0, [sp, #28]
  405370:	sub	w0, w0, #0xa
  405374:	add	sp, sp, #0x20
  405378:	ret
  40537c:	stp	x29, x30, [sp, #-128]!
  405380:	mov	x29, sp
  405384:	str	w0, [sp, #28]
  405388:	str	x1, [sp, #16]
  40538c:	adrp	x0, 406000 <ferror@plt+0x4700>
  405390:	add	x0, x0, #0xc00
  405394:	str	x0, [sp, #88]
  405398:	add	x0, sp, #0x20
  40539c:	str	x0, [sp, #104]
  4053a0:	ldr	w0, [sp, #28]
  4053a4:	and	w0, w0, #0x2
  4053a8:	cmp	w0, #0x0
  4053ac:	b.eq	4053c4 <ferror@plt+0x3ac4>  // b.none
  4053b0:	ldr	x0, [sp, #104]
  4053b4:	add	x1, x0, #0x1
  4053b8:	str	x1, [sp, #104]
  4053bc:	mov	w1, #0x20                  	// #32
  4053c0:	strb	w1, [x0]
  4053c4:	ldr	x0, [sp, #16]
  4053c8:	bl	405320 <ferror@plt+0x3a20>
  4053cc:	str	w0, [sp, #84]
  4053d0:	ldr	w0, [sp, #84]
  4053d4:	cmp	w0, #0x0
  4053d8:	b.eq	405404 <ferror@plt+0x3b04>  // b.none
  4053dc:	ldr	w0, [sp, #84]
  4053e0:	mov	w1, #0x6667                	// #26215
  4053e4:	movk	w1, #0x6666, lsl #16
  4053e8:	smull	x1, w0, w1
  4053ec:	lsr	x1, x1, #32
  4053f0:	asr	w1, w1, #2
  4053f4:	asr	w0, w0, #31
  4053f8:	sub	w0, w1, w0
  4053fc:	sxtw	x0, w0
  405400:	b	405408 <ferror@plt+0x3b08>
  405404:	mov	x0, #0x0                   	// #0
  405408:	ldr	x1, [sp, #88]
  40540c:	add	x0, x1, x0
  405410:	ldrb	w0, [x0]
  405414:	strb	w0, [sp, #83]
  405418:	ldr	w0, [sp, #84]
  40541c:	cmp	w0, #0x0
  405420:	b.eq	405434 <ferror@plt+0x3b34>  // b.none
  405424:	ldr	w0, [sp, #84]
  405428:	ldr	x1, [sp, #16]
  40542c:	lsr	x0, x1, x0
  405430:	b	405438 <ferror@plt+0x3b38>
  405434:	ldr	x0, [sp, #16]
  405438:	str	w0, [sp, #124]
  40543c:	ldr	w0, [sp, #84]
  405440:	cmp	w0, #0x0
  405444:	b.eq	405464 <ferror@plt+0x3b64>  // b.none
  405448:	ldr	w0, [sp, #84]
  40544c:	mov	x1, #0xffffffffffffffff    	// #-1
  405450:	lsl	x0, x1, x0
  405454:	mvn	x1, x0
  405458:	ldr	x0, [sp, #16]
  40545c:	and	x0, x1, x0
  405460:	b	405468 <ferror@plt+0x3b68>
  405464:	mov	x0, #0x0                   	// #0
  405468:	str	x0, [sp, #112]
  40546c:	ldr	x0, [sp, #104]
  405470:	add	x1, x0, #0x1
  405474:	str	x1, [sp, #104]
  405478:	ldrb	w1, [sp, #83]
  40547c:	strb	w1, [x0]
  405480:	ldr	w0, [sp, #28]
  405484:	and	w0, w0, #0x1
  405488:	cmp	w0, #0x0
  40548c:	b.eq	4054c4 <ferror@plt+0x3bc4>  // b.none
  405490:	ldrsb	w0, [sp, #83]
  405494:	cmp	w0, #0x42
  405498:	b.eq	4054c4 <ferror@plt+0x3bc4>  // b.none
  40549c:	ldr	x0, [sp, #104]
  4054a0:	add	x1, x0, #0x1
  4054a4:	str	x1, [sp, #104]
  4054a8:	mov	w1, #0x69                  	// #105
  4054ac:	strb	w1, [x0]
  4054b0:	ldr	x0, [sp, #104]
  4054b4:	add	x1, x0, #0x1
  4054b8:	str	x1, [sp, #104]
  4054bc:	mov	w1, #0x42                  	// #66
  4054c0:	strb	w1, [x0]
  4054c4:	ldr	x0, [sp, #104]
  4054c8:	strb	wzr, [x0]
  4054cc:	ldr	x0, [sp, #112]
  4054d0:	cmp	x0, #0x0
  4054d4:	b.eq	4055ac <ferror@plt+0x3cac>  // b.none
  4054d8:	ldr	w0, [sp, #28]
  4054dc:	and	w0, w0, #0x4
  4054e0:	cmp	w0, #0x0
  4054e4:	b.eq	40555c <ferror@plt+0x3c5c>  // b.none
  4054e8:	ldr	w0, [sp, #84]
  4054ec:	sub	w0, w0, #0xa
  4054f0:	ldr	x1, [sp, #112]
  4054f4:	lsr	x0, x1, x0
  4054f8:	add	x1, x0, #0x5
  4054fc:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  405500:	movk	x0, #0xcccd
  405504:	umulh	x0, x1, x0
  405508:	lsr	x0, x0, #3
  40550c:	str	x0, [sp, #112]
  405510:	ldr	x2, [sp, #112]
  405514:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  405518:	movk	x0, #0xcccd
  40551c:	umulh	x0, x2, x0
  405520:	lsr	x1, x0, #3
  405524:	mov	x0, x1
  405528:	lsl	x0, x0, #2
  40552c:	add	x0, x0, x1
  405530:	lsl	x0, x0, #1
  405534:	sub	x1, x2, x0
  405538:	cmp	x1, #0x0
  40553c:	b.ne	4055ac <ferror@plt+0x3cac>  // b.any
  405540:	ldr	x1, [sp, #112]
  405544:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  405548:	movk	x0, #0xcccd
  40554c:	umulh	x0, x1, x0
  405550:	lsr	x0, x0, #3
  405554:	str	x0, [sp, #112]
  405558:	b	4055ac <ferror@plt+0x3cac>
  40555c:	ldr	w0, [sp, #84]
  405560:	sub	w0, w0, #0xa
  405564:	ldr	x1, [sp, #112]
  405568:	lsr	x0, x1, x0
  40556c:	add	x0, x0, #0x32
  405570:	lsr	x1, x0, #2
  405574:	mov	x0, #0xf5c3                	// #62915
  405578:	movk	x0, #0x5c28, lsl #16
  40557c:	movk	x0, #0xc28f, lsl #32
  405580:	movk	x0, #0x28f5, lsl #48
  405584:	umulh	x0, x1, x0
  405588:	lsr	x0, x0, #2
  40558c:	str	x0, [sp, #112]
  405590:	ldr	x0, [sp, #112]
  405594:	cmp	x0, #0xa
  405598:	b.ne	4055ac <ferror@plt+0x3cac>  // b.any
  40559c:	ldr	w0, [sp, #124]
  4055a0:	add	w0, w0, #0x1
  4055a4:	str	w0, [sp, #124]
  4055a8:	str	xzr, [sp, #112]
  4055ac:	ldr	x0, [sp, #112]
  4055b0:	cmp	x0, #0x0
  4055b4:	b.eq	405638 <ferror@plt+0x3d38>  // b.none
  4055b8:	bl	401600 <localeconv@plt>
  4055bc:	str	x0, [sp, #72]
  4055c0:	ldr	x0, [sp, #72]
  4055c4:	cmp	x0, #0x0
  4055c8:	b.eq	4055d8 <ferror@plt+0x3cd8>  // b.none
  4055cc:	ldr	x0, [sp, #72]
  4055d0:	ldr	x0, [x0]
  4055d4:	b	4055dc <ferror@plt+0x3cdc>
  4055d8:	mov	x0, #0x0                   	// #0
  4055dc:	str	x0, [sp, #96]
  4055e0:	ldr	x0, [sp, #96]
  4055e4:	cmp	x0, #0x0
  4055e8:	b.eq	4055fc <ferror@plt+0x3cfc>  // b.none
  4055ec:	ldr	x0, [sp, #96]
  4055f0:	ldrsb	w0, [x0]
  4055f4:	cmp	w0, #0x0
  4055f8:	b.ne	405608 <ferror@plt+0x3d08>  // b.any
  4055fc:	adrp	x0, 406000 <ferror@plt+0x4700>
  405600:	add	x0, x0, #0xc08
  405604:	str	x0, [sp, #96]
  405608:	add	x0, sp, #0x20
  40560c:	add	x7, sp, #0x28
  405610:	mov	x6, x0
  405614:	ldr	x5, [sp, #112]
  405618:	ldr	x4, [sp, #96]
  40561c:	ldr	w3, [sp, #124]
  405620:	adrp	x0, 406000 <ferror@plt+0x4700>
  405624:	add	x2, x0, #0xc10
  405628:	mov	x1, #0x20                  	// #32
  40562c:	mov	x0, x7
  405630:	bl	4015f0 <snprintf@plt>
  405634:	b	40565c <ferror@plt+0x3d5c>
  405638:	add	x0, sp, #0x20
  40563c:	add	x5, sp, #0x28
  405640:	mov	x4, x0
  405644:	ldr	w3, [sp, #124]
  405648:	adrp	x0, 406000 <ferror@plt+0x4700>
  40564c:	add	x2, x0, #0xc20
  405650:	mov	x1, #0x20                  	// #32
  405654:	mov	x0, x5
  405658:	bl	4015f0 <snprintf@plt>
  40565c:	add	x0, sp, #0x28
  405660:	bl	4016d0 <strdup@plt>
  405664:	ldp	x29, x30, [sp], #128
  405668:	ret
  40566c:	stp	x29, x30, [sp, #-96]!
  405670:	mov	x29, sp
  405674:	str	x0, [sp, #40]
  405678:	str	x1, [sp, #32]
  40567c:	str	x2, [sp, #24]
  405680:	str	x3, [sp, #16]
  405684:	str	xzr, [sp, #88]
  405688:	str	xzr, [sp, #72]
  40568c:	ldr	x0, [sp, #40]
  405690:	cmp	x0, #0x0
  405694:	b.eq	4056cc <ferror@plt+0x3dcc>  // b.none
  405698:	ldr	x0, [sp, #40]
  40569c:	ldrsb	w0, [x0]
  4056a0:	cmp	w0, #0x0
  4056a4:	b.eq	4056cc <ferror@plt+0x3dcc>  // b.none
  4056a8:	ldr	x0, [sp, #32]
  4056ac:	cmp	x0, #0x0
  4056b0:	b.eq	4056cc <ferror@plt+0x3dcc>  // b.none
  4056b4:	ldr	x0, [sp, #24]
  4056b8:	cmp	x0, #0x0
  4056bc:	b.eq	4056cc <ferror@plt+0x3dcc>  // b.none
  4056c0:	ldr	x0, [sp, #16]
  4056c4:	cmp	x0, #0x0
  4056c8:	b.ne	4056d4 <ferror@plt+0x3dd4>  // b.any
  4056cc:	mov	w0, #0xffffffff            	// #-1
  4056d0:	b	405828 <ferror@plt+0x3f28>
  4056d4:	ldr	x0, [sp, #40]
  4056d8:	str	x0, [sp, #80]
  4056dc:	b	405800 <ferror@plt+0x3f00>
  4056e0:	str	xzr, [sp, #64]
  4056e4:	ldr	x1, [sp, #72]
  4056e8:	ldr	x0, [sp, #24]
  4056ec:	cmp	x1, x0
  4056f0:	b.cc	4056fc <ferror@plt+0x3dfc>  // b.lo, b.ul, b.last
  4056f4:	mov	w0, #0xfffffffe            	// #-2
  4056f8:	b	405828 <ferror@plt+0x3f28>
  4056fc:	ldr	x0, [sp, #88]
  405700:	cmp	x0, #0x0
  405704:	b.ne	405710 <ferror@plt+0x3e10>  // b.any
  405708:	ldr	x0, [sp, #80]
  40570c:	str	x0, [sp, #88]
  405710:	ldr	x0, [sp, #80]
  405714:	ldrsb	w0, [x0]
  405718:	cmp	w0, #0x2c
  40571c:	b.ne	405728 <ferror@plt+0x3e28>  // b.any
  405720:	ldr	x0, [sp, #80]
  405724:	str	x0, [sp, #64]
  405728:	ldr	x0, [sp, #80]
  40572c:	add	x0, x0, #0x1
  405730:	ldrsb	w0, [x0]
  405734:	cmp	w0, #0x0
  405738:	b.ne	405748 <ferror@plt+0x3e48>  // b.any
  40573c:	ldr	x0, [sp, #80]
  405740:	add	x0, x0, #0x1
  405744:	str	x0, [sp, #64]
  405748:	ldr	x0, [sp, #88]
  40574c:	cmp	x0, #0x0
  405750:	b.eq	4057f0 <ferror@plt+0x3ef0>  // b.none
  405754:	ldr	x0, [sp, #64]
  405758:	cmp	x0, #0x0
  40575c:	b.eq	4057f0 <ferror@plt+0x3ef0>  // b.none
  405760:	ldr	x1, [sp, #64]
  405764:	ldr	x0, [sp, #88]
  405768:	cmp	x1, x0
  40576c:	b.hi	405778 <ferror@plt+0x3e78>  // b.pmore
  405770:	mov	w0, #0xffffffff            	// #-1
  405774:	b	405828 <ferror@plt+0x3f28>
  405778:	ldr	x1, [sp, #64]
  40577c:	ldr	x0, [sp, #88]
  405780:	sub	x0, x1, x0
  405784:	ldr	x2, [sp, #16]
  405788:	mov	x1, x0
  40578c:	ldr	x0, [sp, #88]
  405790:	blr	x2
  405794:	str	w0, [sp, #60]
  405798:	ldr	w0, [sp, #60]
  40579c:	cmn	w0, #0x1
  4057a0:	b.ne	4057ac <ferror@plt+0x3eac>  // b.any
  4057a4:	mov	w0, #0xffffffff            	// #-1
  4057a8:	b	405828 <ferror@plt+0x3f28>
  4057ac:	ldr	x0, [sp, #72]
  4057b0:	add	x1, x0, #0x1
  4057b4:	str	x1, [sp, #72]
  4057b8:	lsl	x0, x0, #2
  4057bc:	ldr	x1, [sp, #32]
  4057c0:	add	x0, x1, x0
  4057c4:	ldr	w1, [sp, #60]
  4057c8:	str	w1, [x0]
  4057cc:	str	xzr, [sp, #88]
  4057d0:	ldr	x0, [sp, #64]
  4057d4:	cmp	x0, #0x0
  4057d8:	b.eq	4057f4 <ferror@plt+0x3ef4>  // b.none
  4057dc:	ldr	x0, [sp, #64]
  4057e0:	ldrsb	w0, [x0]
  4057e4:	cmp	w0, #0x0
  4057e8:	b.eq	405820 <ferror@plt+0x3f20>  // b.none
  4057ec:	b	4057f4 <ferror@plt+0x3ef4>
  4057f0:	nop
  4057f4:	ldr	x0, [sp, #80]
  4057f8:	add	x0, x0, #0x1
  4057fc:	str	x0, [sp, #80]
  405800:	ldr	x0, [sp, #80]
  405804:	cmp	x0, #0x0
  405808:	b.eq	405824 <ferror@plt+0x3f24>  // b.none
  40580c:	ldr	x0, [sp, #80]
  405810:	ldrsb	w0, [x0]
  405814:	cmp	w0, #0x0
  405818:	b.ne	4056e0 <ferror@plt+0x3de0>  // b.any
  40581c:	b	405824 <ferror@plt+0x3f24>
  405820:	nop
  405824:	ldr	x0, [sp, #72]
  405828:	ldp	x29, x30, [sp], #96
  40582c:	ret
  405830:	stp	x29, x30, [sp, #-80]!
  405834:	mov	x29, sp
  405838:	str	x0, [sp, #56]
  40583c:	str	x1, [sp, #48]
  405840:	str	x2, [sp, #40]
  405844:	str	x3, [sp, #32]
  405848:	str	x4, [sp, #24]
  40584c:	ldr	x0, [sp, #56]
  405850:	cmp	x0, #0x0
  405854:	b.eq	405888 <ferror@plt+0x3f88>  // b.none
  405858:	ldr	x0, [sp, #56]
  40585c:	ldrsb	w0, [x0]
  405860:	cmp	w0, #0x0
  405864:	b.eq	405888 <ferror@plt+0x3f88>  // b.none
  405868:	ldr	x0, [sp, #32]
  40586c:	cmp	x0, #0x0
  405870:	b.eq	405888 <ferror@plt+0x3f88>  // b.none
  405874:	ldr	x0, [sp, #32]
  405878:	ldr	x0, [x0]
  40587c:	ldr	x1, [sp, #40]
  405880:	cmp	x1, x0
  405884:	b.cs	405890 <ferror@plt+0x3f90>  // b.hs, b.nlast
  405888:	mov	w0, #0xffffffff            	// #-1
  40588c:	b	405924 <ferror@plt+0x4024>
  405890:	ldr	x0, [sp, #56]
  405894:	ldrsb	w0, [x0]
  405898:	cmp	w0, #0x2b
  40589c:	b.ne	4058b0 <ferror@plt+0x3fb0>  // b.any
  4058a0:	ldr	x0, [sp, #56]
  4058a4:	add	x0, x0, #0x1
  4058a8:	str	x0, [sp, #72]
  4058ac:	b	4058c0 <ferror@plt+0x3fc0>
  4058b0:	ldr	x0, [sp, #56]
  4058b4:	str	x0, [sp, #72]
  4058b8:	ldr	x0, [sp, #32]
  4058bc:	str	xzr, [x0]
  4058c0:	ldr	x0, [sp, #32]
  4058c4:	ldr	x0, [x0]
  4058c8:	lsl	x0, x0, #2
  4058cc:	ldr	x1, [sp, #48]
  4058d0:	add	x4, x1, x0
  4058d4:	ldr	x0, [sp, #32]
  4058d8:	ldr	x0, [x0]
  4058dc:	ldr	x1, [sp, #40]
  4058e0:	sub	x0, x1, x0
  4058e4:	ldr	x3, [sp, #24]
  4058e8:	mov	x2, x0
  4058ec:	mov	x1, x4
  4058f0:	ldr	x0, [sp, #72]
  4058f4:	bl	40566c <ferror@plt+0x3d6c>
  4058f8:	str	w0, [sp, #68]
  4058fc:	ldr	w0, [sp, #68]
  405900:	cmp	w0, #0x0
  405904:	b.le	405920 <ferror@plt+0x4020>
  405908:	ldr	x0, [sp, #32]
  40590c:	ldr	x1, [x0]
  405910:	ldrsw	x0, [sp, #68]
  405914:	add	x1, x1, x0
  405918:	ldr	x0, [sp, #32]
  40591c:	str	x1, [x0]
  405920:	ldr	w0, [sp, #68]
  405924:	ldp	x29, x30, [sp], #80
  405928:	ret
  40592c:	stp	x29, x30, [sp, #-80]!
  405930:	mov	x29, sp
  405934:	str	x0, [sp, #40]
  405938:	str	x1, [sp, #32]
  40593c:	str	x2, [sp, #24]
  405940:	str	xzr, [sp, #72]
  405944:	ldr	x0, [sp, #40]
  405948:	cmp	x0, #0x0
  40594c:	b.eq	405968 <ferror@plt+0x4068>  // b.none
  405950:	ldr	x0, [sp, #24]
  405954:	cmp	x0, #0x0
  405958:	b.eq	405968 <ferror@plt+0x4068>  // b.none
  40595c:	ldr	x0, [sp, #32]
  405960:	cmp	x0, #0x0
  405964:	b.ne	405970 <ferror@plt+0x4070>  // b.any
  405968:	mov	w0, #0xffffffea            	// #-22
  40596c:	b	405aec <ferror@plt+0x41ec>
  405970:	ldr	x0, [sp, #40]
  405974:	str	x0, [sp, #64]
  405978:	b	405ac4 <ferror@plt+0x41c4>
  40597c:	str	xzr, [sp, #56]
  405980:	ldr	x0, [sp, #72]
  405984:	cmp	x0, #0x0
  405988:	b.ne	405994 <ferror@plt+0x4094>  // b.any
  40598c:	ldr	x0, [sp, #64]
  405990:	str	x0, [sp, #72]
  405994:	ldr	x0, [sp, #64]
  405998:	ldrsb	w0, [x0]
  40599c:	cmp	w0, #0x2c
  4059a0:	b.ne	4059ac <ferror@plt+0x40ac>  // b.any
  4059a4:	ldr	x0, [sp, #64]
  4059a8:	str	x0, [sp, #56]
  4059ac:	ldr	x0, [sp, #64]
  4059b0:	add	x0, x0, #0x1
  4059b4:	ldrsb	w0, [x0]
  4059b8:	cmp	w0, #0x0
  4059bc:	b.ne	4059cc <ferror@plt+0x40cc>  // b.any
  4059c0:	ldr	x0, [sp, #64]
  4059c4:	add	x0, x0, #0x1
  4059c8:	str	x0, [sp, #56]
  4059cc:	ldr	x0, [sp, #72]
  4059d0:	cmp	x0, #0x0
  4059d4:	b.eq	405ab4 <ferror@plt+0x41b4>  // b.none
  4059d8:	ldr	x0, [sp, #56]
  4059dc:	cmp	x0, #0x0
  4059e0:	b.eq	405ab4 <ferror@plt+0x41b4>  // b.none
  4059e4:	ldr	x1, [sp, #56]
  4059e8:	ldr	x0, [sp, #72]
  4059ec:	cmp	x1, x0
  4059f0:	b.hi	4059fc <ferror@plt+0x40fc>  // b.pmore
  4059f4:	mov	w0, #0xffffffff            	// #-1
  4059f8:	b	405aec <ferror@plt+0x41ec>
  4059fc:	ldr	x1, [sp, #56]
  405a00:	ldr	x0, [sp, #72]
  405a04:	sub	x0, x1, x0
  405a08:	ldr	x2, [sp, #24]
  405a0c:	mov	x1, x0
  405a10:	ldr	x0, [sp, #72]
  405a14:	blr	x2
  405a18:	str	w0, [sp, #52]
  405a1c:	ldr	w0, [sp, #52]
  405a20:	cmp	w0, #0x0
  405a24:	b.ge	405a30 <ferror@plt+0x4130>  // b.tcont
  405a28:	ldr	w0, [sp, #52]
  405a2c:	b	405aec <ferror@plt+0x41ec>
  405a30:	ldr	w0, [sp, #52]
  405a34:	add	w1, w0, #0x7
  405a38:	cmp	w0, #0x0
  405a3c:	csel	w0, w1, w0, lt  // lt = tstop
  405a40:	asr	w0, w0, #3
  405a44:	mov	w3, w0
  405a48:	sxtw	x0, w3
  405a4c:	ldr	x1, [sp, #32]
  405a50:	add	x0, x1, x0
  405a54:	ldrsb	w2, [x0]
  405a58:	ldr	w0, [sp, #52]
  405a5c:	negs	w1, w0
  405a60:	and	w0, w0, #0x7
  405a64:	and	w1, w1, #0x7
  405a68:	csneg	w0, w0, w1, mi  // mi = first
  405a6c:	mov	w1, #0x1                   	// #1
  405a70:	lsl	w0, w1, w0
  405a74:	sxtb	w1, w0
  405a78:	sxtw	x0, w3
  405a7c:	ldr	x3, [sp, #32]
  405a80:	add	x0, x3, x0
  405a84:	orr	w1, w2, w1
  405a88:	sxtb	w1, w1
  405a8c:	strb	w1, [x0]
  405a90:	str	xzr, [sp, #72]
  405a94:	ldr	x0, [sp, #56]
  405a98:	cmp	x0, #0x0
  405a9c:	b.eq	405ab8 <ferror@plt+0x41b8>  // b.none
  405aa0:	ldr	x0, [sp, #56]
  405aa4:	ldrsb	w0, [x0]
  405aa8:	cmp	w0, #0x0
  405aac:	b.eq	405ae4 <ferror@plt+0x41e4>  // b.none
  405ab0:	b	405ab8 <ferror@plt+0x41b8>
  405ab4:	nop
  405ab8:	ldr	x0, [sp, #64]
  405abc:	add	x0, x0, #0x1
  405ac0:	str	x0, [sp, #64]
  405ac4:	ldr	x0, [sp, #64]
  405ac8:	cmp	x0, #0x0
  405acc:	b.eq	405ae8 <ferror@plt+0x41e8>  // b.none
  405ad0:	ldr	x0, [sp, #64]
  405ad4:	ldrsb	w0, [x0]
  405ad8:	cmp	w0, #0x0
  405adc:	b.ne	40597c <ferror@plt+0x407c>  // b.any
  405ae0:	b	405ae8 <ferror@plt+0x41e8>
  405ae4:	nop
  405ae8:	mov	w0, #0x0                   	// #0
  405aec:	ldp	x29, x30, [sp], #80
  405af0:	ret
  405af4:	stp	x29, x30, [sp, #-80]!
  405af8:	mov	x29, sp
  405afc:	str	x0, [sp, #40]
  405b00:	str	x1, [sp, #32]
  405b04:	str	x2, [sp, #24]
  405b08:	str	xzr, [sp, #72]
  405b0c:	ldr	x0, [sp, #40]
  405b10:	cmp	x0, #0x0
  405b14:	b.eq	405b30 <ferror@plt+0x4230>  // b.none
  405b18:	ldr	x0, [sp, #24]
  405b1c:	cmp	x0, #0x0
  405b20:	b.eq	405b30 <ferror@plt+0x4230>  // b.none
  405b24:	ldr	x0, [sp, #32]
  405b28:	cmp	x0, #0x0
  405b2c:	b.ne	405b38 <ferror@plt+0x4238>  // b.any
  405b30:	mov	w0, #0xffffffea            	// #-22
  405b34:	b	405c6c <ferror@plt+0x436c>
  405b38:	ldr	x0, [sp, #40]
  405b3c:	str	x0, [sp, #64]
  405b40:	b	405c44 <ferror@plt+0x4344>
  405b44:	str	xzr, [sp, #56]
  405b48:	ldr	x0, [sp, #72]
  405b4c:	cmp	x0, #0x0
  405b50:	b.ne	405b5c <ferror@plt+0x425c>  // b.any
  405b54:	ldr	x0, [sp, #64]
  405b58:	str	x0, [sp, #72]
  405b5c:	ldr	x0, [sp, #64]
  405b60:	ldrsb	w0, [x0]
  405b64:	cmp	w0, #0x2c
  405b68:	b.ne	405b74 <ferror@plt+0x4274>  // b.any
  405b6c:	ldr	x0, [sp, #64]
  405b70:	str	x0, [sp, #56]
  405b74:	ldr	x0, [sp, #64]
  405b78:	add	x0, x0, #0x1
  405b7c:	ldrsb	w0, [x0]
  405b80:	cmp	w0, #0x0
  405b84:	b.ne	405b94 <ferror@plt+0x4294>  // b.any
  405b88:	ldr	x0, [sp, #64]
  405b8c:	add	x0, x0, #0x1
  405b90:	str	x0, [sp, #56]
  405b94:	ldr	x0, [sp, #72]
  405b98:	cmp	x0, #0x0
  405b9c:	b.eq	405c34 <ferror@plt+0x4334>  // b.none
  405ba0:	ldr	x0, [sp, #56]
  405ba4:	cmp	x0, #0x0
  405ba8:	b.eq	405c34 <ferror@plt+0x4334>  // b.none
  405bac:	ldr	x1, [sp, #56]
  405bb0:	ldr	x0, [sp, #72]
  405bb4:	cmp	x1, x0
  405bb8:	b.hi	405bc4 <ferror@plt+0x42c4>  // b.pmore
  405bbc:	mov	w0, #0xffffffff            	// #-1
  405bc0:	b	405c6c <ferror@plt+0x436c>
  405bc4:	ldr	x1, [sp, #56]
  405bc8:	ldr	x0, [sp, #72]
  405bcc:	sub	x0, x1, x0
  405bd0:	ldr	x2, [sp, #24]
  405bd4:	mov	x1, x0
  405bd8:	ldr	x0, [sp, #72]
  405bdc:	blr	x2
  405be0:	str	x0, [sp, #48]
  405be4:	ldr	x0, [sp, #48]
  405be8:	cmp	x0, #0x0
  405bec:	b.ge	405bf8 <ferror@plt+0x42f8>  // b.tcont
  405bf0:	ldr	x0, [sp, #48]
  405bf4:	b	405c6c <ferror@plt+0x436c>
  405bf8:	ldr	x0, [sp, #32]
  405bfc:	ldr	x1, [x0]
  405c00:	ldr	x0, [sp, #48]
  405c04:	orr	x1, x1, x0
  405c08:	ldr	x0, [sp, #32]
  405c0c:	str	x1, [x0]
  405c10:	str	xzr, [sp, #72]
  405c14:	ldr	x0, [sp, #56]
  405c18:	cmp	x0, #0x0
  405c1c:	b.eq	405c38 <ferror@plt+0x4338>  // b.none
  405c20:	ldr	x0, [sp, #56]
  405c24:	ldrsb	w0, [x0]
  405c28:	cmp	w0, #0x0
  405c2c:	b.eq	405c64 <ferror@plt+0x4364>  // b.none
  405c30:	b	405c38 <ferror@plt+0x4338>
  405c34:	nop
  405c38:	ldr	x0, [sp, #64]
  405c3c:	add	x0, x0, #0x1
  405c40:	str	x0, [sp, #64]
  405c44:	ldr	x0, [sp, #64]
  405c48:	cmp	x0, #0x0
  405c4c:	b.eq	405c68 <ferror@plt+0x4368>  // b.none
  405c50:	ldr	x0, [sp, #64]
  405c54:	ldrsb	w0, [x0]
  405c58:	cmp	w0, #0x0
  405c5c:	b.ne	405b44 <ferror@plt+0x4244>  // b.any
  405c60:	b	405c68 <ferror@plt+0x4368>
  405c64:	nop
  405c68:	mov	w0, #0x0                   	// #0
  405c6c:	ldp	x29, x30, [sp], #80
  405c70:	ret
  405c74:	stp	x29, x30, [sp, #-64]!
  405c78:	mov	x29, sp
  405c7c:	str	x0, [sp, #40]
  405c80:	str	x1, [sp, #32]
  405c84:	str	x2, [sp, #24]
  405c88:	str	w3, [sp, #20]
  405c8c:	str	xzr, [sp, #56]
  405c90:	ldr	x0, [sp, #40]
  405c94:	cmp	x0, #0x0
  405c98:	b.ne	405ca4 <ferror@plt+0x43a4>  // b.any
  405c9c:	mov	w0, #0x0                   	// #0
  405ca0:	b	405e80 <ferror@plt+0x4580>
  405ca4:	ldr	x0, [sp, #32]
  405ca8:	ldr	w1, [sp, #20]
  405cac:	str	w1, [x0]
  405cb0:	ldr	x0, [sp, #32]
  405cb4:	ldr	w1, [x0]
  405cb8:	ldr	x0, [sp, #24]
  405cbc:	str	w1, [x0]
  405cc0:	bl	401890 <__errno_location@plt>
  405cc4:	str	wzr, [x0]
  405cc8:	ldr	x0, [sp, #40]
  405ccc:	ldrsb	w0, [x0]
  405cd0:	cmp	w0, #0x3a
  405cd4:	b.ne	405d48 <ferror@plt+0x4448>  // b.any
  405cd8:	ldr	x0, [sp, #40]
  405cdc:	add	x0, x0, #0x1
  405ce0:	str	x0, [sp, #40]
  405ce4:	add	x0, sp, #0x38
  405ce8:	mov	w2, #0xa                   	// #10
  405cec:	mov	x1, x0
  405cf0:	ldr	x0, [sp, #40]
  405cf4:	bl	401770 <strtol@plt>
  405cf8:	mov	w1, w0
  405cfc:	ldr	x0, [sp, #24]
  405d00:	str	w1, [x0]
  405d04:	bl	401890 <__errno_location@plt>
  405d08:	ldr	w0, [x0]
  405d0c:	cmp	w0, #0x0
  405d10:	b.ne	405d40 <ferror@plt+0x4440>  // b.any
  405d14:	ldr	x0, [sp, #56]
  405d18:	cmp	x0, #0x0
  405d1c:	b.eq	405d40 <ferror@plt+0x4440>  // b.none
  405d20:	ldr	x0, [sp, #56]
  405d24:	ldrsb	w0, [x0]
  405d28:	cmp	w0, #0x0
  405d2c:	b.ne	405d40 <ferror@plt+0x4440>  // b.any
  405d30:	ldr	x0, [sp, #56]
  405d34:	ldr	x1, [sp, #40]
  405d38:	cmp	x1, x0
  405d3c:	b.ne	405e7c <ferror@plt+0x457c>  // b.any
  405d40:	mov	w0, #0xffffffff            	// #-1
  405d44:	b	405e80 <ferror@plt+0x4580>
  405d48:	add	x0, sp, #0x38
  405d4c:	mov	w2, #0xa                   	// #10
  405d50:	mov	x1, x0
  405d54:	ldr	x0, [sp, #40]
  405d58:	bl	401770 <strtol@plt>
  405d5c:	mov	w1, w0
  405d60:	ldr	x0, [sp, #32]
  405d64:	str	w1, [x0]
  405d68:	ldr	x0, [sp, #32]
  405d6c:	ldr	w1, [x0]
  405d70:	ldr	x0, [sp, #24]
  405d74:	str	w1, [x0]
  405d78:	bl	401890 <__errno_location@plt>
  405d7c:	ldr	w0, [x0]
  405d80:	cmp	w0, #0x0
  405d84:	b.ne	405da4 <ferror@plt+0x44a4>  // b.any
  405d88:	ldr	x0, [sp, #56]
  405d8c:	cmp	x0, #0x0
  405d90:	b.eq	405da4 <ferror@plt+0x44a4>  // b.none
  405d94:	ldr	x0, [sp, #56]
  405d98:	ldr	x1, [sp, #40]
  405d9c:	cmp	x1, x0
  405da0:	b.ne	405dac <ferror@plt+0x44ac>  // b.any
  405da4:	mov	w0, #0xffffffff            	// #-1
  405da8:	b	405e80 <ferror@plt+0x4580>
  405dac:	ldr	x0, [sp, #56]
  405db0:	ldrsb	w0, [x0]
  405db4:	cmp	w0, #0x3a
  405db8:	b.ne	405de0 <ferror@plt+0x44e0>  // b.any
  405dbc:	ldr	x0, [sp, #56]
  405dc0:	add	x0, x0, #0x1
  405dc4:	ldrsb	w0, [x0]
  405dc8:	cmp	w0, #0x0
  405dcc:	b.ne	405de0 <ferror@plt+0x44e0>  // b.any
  405dd0:	ldr	x0, [sp, #24]
  405dd4:	ldr	w1, [sp, #20]
  405dd8:	str	w1, [x0]
  405ddc:	b	405e7c <ferror@plt+0x457c>
  405de0:	ldr	x0, [sp, #56]
  405de4:	ldrsb	w0, [x0]
  405de8:	cmp	w0, #0x2d
  405dec:	b.eq	405e00 <ferror@plt+0x4500>  // b.none
  405df0:	ldr	x0, [sp, #56]
  405df4:	ldrsb	w0, [x0]
  405df8:	cmp	w0, #0x3a
  405dfc:	b.ne	405e7c <ferror@plt+0x457c>  // b.any
  405e00:	ldr	x0, [sp, #56]
  405e04:	add	x0, x0, #0x1
  405e08:	str	x0, [sp, #40]
  405e0c:	str	xzr, [sp, #56]
  405e10:	bl	401890 <__errno_location@plt>
  405e14:	str	wzr, [x0]
  405e18:	add	x0, sp, #0x38
  405e1c:	mov	w2, #0xa                   	// #10
  405e20:	mov	x1, x0
  405e24:	ldr	x0, [sp, #40]
  405e28:	bl	401770 <strtol@plt>
  405e2c:	mov	w1, w0
  405e30:	ldr	x0, [sp, #24]
  405e34:	str	w1, [x0]
  405e38:	bl	401890 <__errno_location@plt>
  405e3c:	ldr	w0, [x0]
  405e40:	cmp	w0, #0x0
  405e44:	b.ne	405e74 <ferror@plt+0x4574>  // b.any
  405e48:	ldr	x0, [sp, #56]
  405e4c:	cmp	x0, #0x0
  405e50:	b.eq	405e74 <ferror@plt+0x4574>  // b.none
  405e54:	ldr	x0, [sp, #56]
  405e58:	ldrsb	w0, [x0]
  405e5c:	cmp	w0, #0x0
  405e60:	b.ne	405e74 <ferror@plt+0x4574>  // b.any
  405e64:	ldr	x0, [sp, #56]
  405e68:	ldr	x1, [sp, #40]
  405e6c:	cmp	x1, x0
  405e70:	b.ne	405e7c <ferror@plt+0x457c>  // b.any
  405e74:	mov	w0, #0xffffffff            	// #-1
  405e78:	b	405e80 <ferror@plt+0x4580>
  405e7c:	mov	w0, #0x0                   	// #0
  405e80:	ldp	x29, x30, [sp], #64
  405e84:	ret
  405e88:	sub	sp, sp, #0x20
  405e8c:	str	x0, [sp, #8]
  405e90:	str	x1, [sp]
  405e94:	ldr	x0, [sp, #8]
  405e98:	str	x0, [sp, #24]
  405e9c:	ldr	x0, [sp]
  405ea0:	str	xzr, [x0]
  405ea4:	b	405eb4 <ferror@plt+0x45b4>
  405ea8:	ldr	x0, [sp, #24]
  405eac:	add	x0, x0, #0x1
  405eb0:	str	x0, [sp, #24]
  405eb4:	ldr	x0, [sp, #24]
  405eb8:	cmp	x0, #0x0
  405ebc:	b.eq	405ee4 <ferror@plt+0x45e4>  // b.none
  405ec0:	ldr	x0, [sp, #24]
  405ec4:	ldrsb	w0, [x0]
  405ec8:	cmp	w0, #0x2f
  405ecc:	b.ne	405ee4 <ferror@plt+0x45e4>  // b.any
  405ed0:	ldr	x0, [sp, #24]
  405ed4:	add	x0, x0, #0x1
  405ed8:	ldrsb	w0, [x0]
  405edc:	cmp	w0, #0x2f
  405ee0:	b.eq	405ea8 <ferror@plt+0x45a8>  // b.none
  405ee4:	ldr	x0, [sp, #24]
  405ee8:	cmp	x0, #0x0
  405eec:	b.eq	405f00 <ferror@plt+0x4600>  // b.none
  405ef0:	ldr	x0, [sp, #24]
  405ef4:	ldrsb	w0, [x0]
  405ef8:	cmp	w0, #0x0
  405efc:	b.ne	405f08 <ferror@plt+0x4608>  // b.any
  405f00:	mov	x0, #0x0                   	// #0
  405f04:	b	405f68 <ferror@plt+0x4668>
  405f08:	ldr	x0, [sp]
  405f0c:	mov	x1, #0x1                   	// #1
  405f10:	str	x1, [x0]
  405f14:	ldr	x0, [sp, #24]
  405f18:	add	x0, x0, #0x1
  405f1c:	str	x0, [sp, #16]
  405f20:	b	405f44 <ferror@plt+0x4644>
  405f24:	ldr	x0, [sp]
  405f28:	ldr	x0, [x0]
  405f2c:	add	x1, x0, #0x1
  405f30:	ldr	x0, [sp]
  405f34:	str	x1, [x0]
  405f38:	ldr	x0, [sp, #16]
  405f3c:	add	x0, x0, #0x1
  405f40:	str	x0, [sp, #16]
  405f44:	ldr	x0, [sp, #16]
  405f48:	ldrsb	w0, [x0]
  405f4c:	cmp	w0, #0x0
  405f50:	b.eq	405f64 <ferror@plt+0x4664>  // b.none
  405f54:	ldr	x0, [sp, #16]
  405f58:	ldrsb	w0, [x0]
  405f5c:	cmp	w0, #0x2f
  405f60:	b.ne	405f24 <ferror@plt+0x4624>  // b.any
  405f64:	ldr	x0, [sp, #24]
  405f68:	add	sp, sp, #0x20
  405f6c:	ret
  405f70:	stp	x29, x30, [sp, #-64]!
  405f74:	mov	x29, sp
  405f78:	str	x0, [sp, #24]
  405f7c:	str	x1, [sp, #16]
  405f80:	b	406080 <ferror@plt+0x4780>
  405f84:	add	x0, sp, #0x28
  405f88:	mov	x1, x0
  405f8c:	ldr	x0, [sp, #24]
  405f90:	bl	405e88 <ferror@plt+0x4588>
  405f94:	str	x0, [sp, #56]
  405f98:	add	x0, sp, #0x20
  405f9c:	mov	x1, x0
  405fa0:	ldr	x0, [sp, #16]
  405fa4:	bl	405e88 <ferror@plt+0x4588>
  405fa8:	str	x0, [sp, #48]
  405fac:	ldr	x1, [sp, #40]
  405fb0:	ldr	x0, [sp, #32]
  405fb4:	add	x0, x1, x0
  405fb8:	cmp	x0, #0x0
  405fbc:	b.ne	405fc8 <ferror@plt+0x46c8>  // b.any
  405fc0:	mov	w0, #0x1                   	// #1
  405fc4:	b	40609c <ferror@plt+0x479c>
  405fc8:	ldr	x1, [sp, #40]
  405fcc:	ldr	x0, [sp, #32]
  405fd0:	add	x0, x1, x0
  405fd4:	cmp	x0, #0x1
  405fd8:	b.ne	40601c <ferror@plt+0x471c>  // b.any
  405fdc:	ldr	x0, [sp, #56]
  405fe0:	cmp	x0, #0x0
  405fe4:	b.eq	405ff8 <ferror@plt+0x46f8>  // b.none
  405fe8:	ldr	x0, [sp, #56]
  405fec:	ldrsb	w0, [x0]
  405ff0:	cmp	w0, #0x2f
  405ff4:	b.eq	406014 <ferror@plt+0x4714>  // b.none
  405ff8:	ldr	x0, [sp, #48]
  405ffc:	cmp	x0, #0x0
  406000:	b.eq	40601c <ferror@plt+0x471c>  // b.none
  406004:	ldr	x0, [sp, #48]
  406008:	ldrsb	w0, [x0]
  40600c:	cmp	w0, #0x2f
  406010:	b.ne	40601c <ferror@plt+0x471c>  // b.any
  406014:	mov	w0, #0x1                   	// #1
  406018:	b	40609c <ferror@plt+0x479c>
  40601c:	ldr	x0, [sp, #56]
  406020:	cmp	x0, #0x0
  406024:	b.eq	406098 <ferror@plt+0x4798>  // b.none
  406028:	ldr	x0, [sp, #48]
  40602c:	cmp	x0, #0x0
  406030:	b.eq	406098 <ferror@plt+0x4798>  // b.none
  406034:	ldr	x1, [sp, #40]
  406038:	ldr	x0, [sp, #32]
  40603c:	cmp	x1, x0
  406040:	b.ne	406098 <ferror@plt+0x4798>  // b.any
  406044:	ldr	x0, [sp, #40]
  406048:	mov	x2, x0
  40604c:	ldr	x1, [sp, #48]
  406050:	ldr	x0, [sp, #56]
  406054:	bl	401660 <strncmp@plt>
  406058:	cmp	w0, #0x0
  40605c:	b.ne	406098 <ferror@plt+0x4798>  // b.any
  406060:	ldr	x0, [sp, #40]
  406064:	ldr	x1, [sp, #56]
  406068:	add	x0, x1, x0
  40606c:	str	x0, [sp, #24]
  406070:	ldr	x0, [sp, #32]
  406074:	ldr	x1, [sp, #48]
  406078:	add	x0, x1, x0
  40607c:	str	x0, [sp, #16]
  406080:	ldr	x0, [sp, #24]
  406084:	cmp	x0, #0x0
  406088:	b.eq	406098 <ferror@plt+0x4798>  // b.none
  40608c:	ldr	x0, [sp, #16]
  406090:	cmp	x0, #0x0
  406094:	b.ne	405f84 <ferror@plt+0x4684>  // b.any
  406098:	mov	w0, #0x0                   	// #0
  40609c:	ldp	x29, x30, [sp], #64
  4060a0:	ret
  4060a4:	stp	x29, x30, [sp, #-64]!
  4060a8:	mov	x29, sp
  4060ac:	str	x0, [sp, #40]
  4060b0:	str	x1, [sp, #32]
  4060b4:	str	x2, [sp, #24]
  4060b8:	ldr	x0, [sp, #40]
  4060bc:	cmp	x0, #0x0
  4060c0:	b.ne	4060e0 <ferror@plt+0x47e0>  // b.any
  4060c4:	ldr	x0, [sp, #32]
  4060c8:	cmp	x0, #0x0
  4060cc:	b.ne	4060e0 <ferror@plt+0x47e0>  // b.any
  4060d0:	adrp	x0, 406000 <ferror@plt+0x4700>
  4060d4:	add	x0, x0, #0xc28
  4060d8:	bl	4016d0 <strdup@plt>
  4060dc:	b	406204 <ferror@plt+0x4904>
  4060e0:	ldr	x0, [sp, #40]
  4060e4:	cmp	x0, #0x0
  4060e8:	b.ne	4060fc <ferror@plt+0x47fc>  // b.any
  4060ec:	ldr	x1, [sp, #24]
  4060f0:	ldr	x0, [sp, #32]
  4060f4:	bl	4017b0 <strndup@plt>
  4060f8:	b	406204 <ferror@plt+0x4904>
  4060fc:	ldr	x0, [sp, #32]
  406100:	cmp	x0, #0x0
  406104:	b.ne	406114 <ferror@plt+0x4814>  // b.any
  406108:	ldr	x0, [sp, #40]
  40610c:	bl	4016d0 <strdup@plt>
  406110:	b	406204 <ferror@plt+0x4904>
  406114:	ldr	x0, [sp, #40]
  406118:	cmp	x0, #0x0
  40611c:	b.ne	406140 <ferror@plt+0x4840>  // b.any
  406120:	adrp	x0, 406000 <ferror@plt+0x4700>
  406124:	add	x3, x0, #0xc88
  406128:	mov	w2, #0x383                 	// #899
  40612c:	adrp	x0, 406000 <ferror@plt+0x4700>
  406130:	add	x1, x0, #0xc30
  406134:	adrp	x0, 406000 <ferror@plt+0x4700>
  406138:	add	x0, x0, #0xc40
  40613c:	bl	401880 <__assert_fail@plt>
  406140:	ldr	x0, [sp, #32]
  406144:	cmp	x0, #0x0
  406148:	b.ne	40616c <ferror@plt+0x486c>  // b.any
  40614c:	adrp	x0, 406000 <ferror@plt+0x4700>
  406150:	add	x3, x0, #0xc88
  406154:	mov	w2, #0x384                 	// #900
  406158:	adrp	x0, 406000 <ferror@plt+0x4700>
  40615c:	add	x1, x0, #0xc30
  406160:	adrp	x0, 406000 <ferror@plt+0x4700>
  406164:	add	x0, x0, #0xc48
  406168:	bl	401880 <__assert_fail@plt>
  40616c:	ldr	x0, [sp, #40]
  406170:	bl	401560 <strlen@plt>
  406174:	str	x0, [sp, #56]
  406178:	ldr	x0, [sp, #56]
  40617c:	mvn	x0, x0
  406180:	ldr	x1, [sp, #24]
  406184:	cmp	x1, x0
  406188:	b.ls	406194 <ferror@plt+0x4894>  // b.plast
  40618c:	mov	x0, #0x0                   	// #0
  406190:	b	406204 <ferror@plt+0x4904>
  406194:	ldr	x1, [sp, #56]
  406198:	ldr	x0, [sp, #24]
  40619c:	add	x0, x1, x0
  4061a0:	add	x0, x0, #0x1
  4061a4:	bl	401630 <malloc@plt>
  4061a8:	str	x0, [sp, #48]
  4061ac:	ldr	x0, [sp, #48]
  4061b0:	cmp	x0, #0x0
  4061b4:	b.ne	4061c0 <ferror@plt+0x48c0>  // b.any
  4061b8:	mov	x0, #0x0                   	// #0
  4061bc:	b	406204 <ferror@plt+0x4904>
  4061c0:	ldr	x2, [sp, #56]
  4061c4:	ldr	x1, [sp, #40]
  4061c8:	ldr	x0, [sp, #48]
  4061cc:	bl	401520 <memcpy@plt>
  4061d0:	ldr	x1, [sp, #48]
  4061d4:	ldr	x0, [sp, #56]
  4061d8:	add	x0, x1, x0
  4061dc:	ldr	x2, [sp, #24]
  4061e0:	ldr	x1, [sp, #32]
  4061e4:	bl	401520 <memcpy@plt>
  4061e8:	ldr	x1, [sp, #56]
  4061ec:	ldr	x0, [sp, #24]
  4061f0:	add	x0, x1, x0
  4061f4:	ldr	x1, [sp, #48]
  4061f8:	add	x0, x1, x0
  4061fc:	strb	wzr, [x0]
  406200:	ldr	x0, [sp, #48]
  406204:	ldp	x29, x30, [sp], #64
  406208:	ret
  40620c:	stp	x29, x30, [sp, #-32]!
  406210:	mov	x29, sp
  406214:	str	x0, [sp, #24]
  406218:	str	x1, [sp, #16]
  40621c:	ldr	x0, [sp, #16]
  406220:	cmp	x0, #0x0
  406224:	b.eq	406234 <ferror@plt+0x4934>  // b.none
  406228:	ldr	x0, [sp, #16]
  40622c:	bl	401560 <strlen@plt>
  406230:	b	406238 <ferror@plt+0x4938>
  406234:	mov	x0, #0x0                   	// #0
  406238:	mov	x2, x0
  40623c:	ldr	x1, [sp, #16]
  406240:	ldr	x0, [sp, #24]
  406244:	bl	4060a4 <ferror@plt+0x47a4>
  406248:	ldp	x29, x30, [sp], #32
  40624c:	ret
  406250:	stp	x29, x30, [sp, #-304]!
  406254:	mov	x29, sp
  406258:	str	x0, [sp, #56]
  40625c:	str	x1, [sp, #48]
  406260:	str	x2, [sp, #256]
  406264:	str	x3, [sp, #264]
  406268:	str	x4, [sp, #272]
  40626c:	str	x5, [sp, #280]
  406270:	str	x6, [sp, #288]
  406274:	str	x7, [sp, #296]
  406278:	str	q0, [sp, #128]
  40627c:	str	q1, [sp, #144]
  406280:	str	q2, [sp, #160]
  406284:	str	q3, [sp, #176]
  406288:	str	q4, [sp, #192]
  40628c:	str	q5, [sp, #208]
  406290:	str	q6, [sp, #224]
  406294:	str	q7, [sp, #240]
  406298:	add	x0, sp, #0x130
  40629c:	str	x0, [sp, #80]
  4062a0:	add	x0, sp, #0x130
  4062a4:	str	x0, [sp, #88]
  4062a8:	add	x0, sp, #0x100
  4062ac:	str	x0, [sp, #96]
  4062b0:	mov	w0, #0xffffffd0            	// #-48
  4062b4:	str	w0, [sp, #104]
  4062b8:	mov	w0, #0xffffff80            	// #-128
  4062bc:	str	w0, [sp, #108]
  4062c0:	add	x2, sp, #0x10
  4062c4:	add	x3, sp, #0x50
  4062c8:	ldp	x0, x1, [x3]
  4062cc:	stp	x0, x1, [x2]
  4062d0:	ldp	x0, x1, [x3, #16]
  4062d4:	stp	x0, x1, [x2, #16]
  4062d8:	add	x1, sp, #0x10
  4062dc:	add	x0, sp, #0x48
  4062e0:	mov	x2, x1
  4062e4:	ldr	x1, [sp, #48]
  4062e8:	bl	4017a0 <vasprintf@plt>
  4062ec:	str	w0, [sp, #124]
  4062f0:	ldr	w0, [sp, #124]
  4062f4:	cmp	w0, #0x0
  4062f8:	b.ge	406304 <ferror@plt+0x4a04>  // b.tcont
  4062fc:	mov	x0, #0x0                   	// #0
  406300:	b	40632c <ferror@plt+0x4a2c>
  406304:	ldr	x0, [sp, #72]
  406308:	ldrsw	x1, [sp, #124]
  40630c:	mov	x2, x1
  406310:	mov	x1, x0
  406314:	ldr	x0, [sp, #56]
  406318:	bl	4060a4 <ferror@plt+0x47a4>
  40631c:	str	x0, [sp, #112]
  406320:	ldr	x0, [sp, #72]
  406324:	bl	401780 <free@plt>
  406328:	ldr	x0, [sp, #112]
  40632c:	ldp	x29, x30, [sp], #304
  406330:	ret
  406334:	stp	x29, x30, [sp, #-48]!
  406338:	mov	x29, sp
  40633c:	str	x0, [sp, #24]
  406340:	str	x1, [sp, #16]
  406344:	str	wzr, [sp, #44]
  406348:	str	wzr, [sp, #40]
  40634c:	b	4063b8 <ferror@plt+0x4ab8>
  406350:	ldr	w0, [sp, #44]
  406354:	cmp	w0, #0x0
  406358:	b.eq	406364 <ferror@plt+0x4a64>  // b.none
  40635c:	str	wzr, [sp, #44]
  406360:	b	4063ac <ferror@plt+0x4aac>
  406364:	ldrsw	x0, [sp, #40]
  406368:	ldr	x1, [sp, #24]
  40636c:	add	x0, x1, x0
  406370:	ldrsb	w0, [x0]
  406374:	cmp	w0, #0x5c
  406378:	b.ne	406388 <ferror@plt+0x4a88>  // b.any
  40637c:	mov	w0, #0x1                   	// #1
  406380:	str	w0, [sp, #44]
  406384:	b	4063ac <ferror@plt+0x4aac>
  406388:	ldrsw	x0, [sp, #40]
  40638c:	ldr	x1, [sp, #24]
  406390:	add	x0, x1, x0
  406394:	ldrsb	w0, [x0]
  406398:	mov	w1, w0
  40639c:	ldr	x0, [sp, #16]
  4063a0:	bl	4017d0 <strchr@plt>
  4063a4:	cmp	x0, #0x0
  4063a8:	b.ne	4063d4 <ferror@plt+0x4ad4>  // b.any
  4063ac:	ldr	w0, [sp, #40]
  4063b0:	add	w0, w0, #0x1
  4063b4:	str	w0, [sp, #40]
  4063b8:	ldrsw	x0, [sp, #40]
  4063bc:	ldr	x1, [sp, #24]
  4063c0:	add	x0, x1, x0
  4063c4:	ldrsb	w0, [x0]
  4063c8:	cmp	w0, #0x0
  4063cc:	b.ne	406350 <ferror@plt+0x4a50>  // b.any
  4063d0:	b	4063d8 <ferror@plt+0x4ad8>
  4063d4:	nop
  4063d8:	ldr	w1, [sp, #40]
  4063dc:	ldr	w0, [sp, #44]
  4063e0:	sub	w0, w1, w0
  4063e4:	sxtw	x0, w0
  4063e8:	ldp	x29, x30, [sp], #48
  4063ec:	ret
  4063f0:	stp	x29, x30, [sp, #-64]!
  4063f4:	mov	x29, sp
  4063f8:	str	x0, [sp, #40]
  4063fc:	str	x1, [sp, #32]
  406400:	str	x2, [sp, #24]
  406404:	str	w3, [sp, #20]
  406408:	ldr	x0, [sp, #40]
  40640c:	ldr	x0, [x0]
  406410:	str	x0, [sp, #56]
  406414:	ldr	x0, [sp, #56]
  406418:	ldrsb	w0, [x0]
  40641c:	cmp	w0, #0x0
  406420:	b.ne	406460 <ferror@plt+0x4b60>  // b.any
  406424:	ldr	x0, [sp, #40]
  406428:	ldr	x0, [x0]
  40642c:	ldrsb	w0, [x0]
  406430:	cmp	w0, #0x0
  406434:	b.eq	406458 <ferror@plt+0x4b58>  // b.none
  406438:	adrp	x0, 406000 <ferror@plt+0x4700>
  40643c:	add	x3, x0, #0xc98
  406440:	mov	w2, #0x3c6                 	// #966
  406444:	adrp	x0, 406000 <ferror@plt+0x4700>
  406448:	add	x1, x0, #0xc30
  40644c:	adrp	x0, 406000 <ferror@plt+0x4700>
  406450:	add	x0, x0, #0xc50
  406454:	bl	401880 <__assert_fail@plt>
  406458:	mov	x0, #0x0                   	// #0
  40645c:	b	406690 <ferror@plt+0x4d90>
  406460:	ldr	x1, [sp, #24]
  406464:	ldr	x0, [sp, #56]
  406468:	bl	4017c0 <strspn@plt>
  40646c:	mov	x1, x0
  406470:	ldr	x0, [sp, #56]
  406474:	add	x0, x0, x1
  406478:	str	x0, [sp, #56]
  40647c:	ldr	x0, [sp, #56]
  406480:	ldrsb	w0, [x0]
  406484:	cmp	w0, #0x0
  406488:	b.ne	4064a0 <ferror@plt+0x4ba0>  // b.any
  40648c:	ldr	x0, [sp, #40]
  406490:	ldr	x1, [sp, #56]
  406494:	str	x1, [x0]
  406498:	mov	x0, #0x0                   	// #0
  40649c:	b	406690 <ferror@plt+0x4d90>
  4064a0:	ldr	w0, [sp, #20]
  4064a4:	cmp	w0, #0x0
  4064a8:	b.eq	4065c4 <ferror@plt+0x4cc4>  // b.none
  4064ac:	ldr	x0, [sp, #56]
  4064b0:	ldrsb	w0, [x0]
  4064b4:	mov	w1, w0
  4064b8:	adrp	x0, 406000 <ferror@plt+0x4700>
  4064bc:	add	x0, x0, #0xc60
  4064c0:	bl	4017d0 <strchr@plt>
  4064c4:	cmp	x0, #0x0
  4064c8:	b.eq	4065c4 <ferror@plt+0x4cc4>  // b.none
  4064cc:	ldr	x0, [sp, #56]
  4064d0:	ldrsb	w0, [x0]
  4064d4:	strb	w0, [sp, #48]
  4064d8:	strb	wzr, [sp, #49]
  4064dc:	ldr	x0, [sp, #56]
  4064e0:	add	x0, x0, #0x1
  4064e4:	add	x1, sp, #0x30
  4064e8:	bl	406334 <ferror@plt+0x4a34>
  4064ec:	mov	x1, x0
  4064f0:	ldr	x0, [sp, #32]
  4064f4:	str	x1, [x0]
  4064f8:	ldr	x0, [sp, #32]
  4064fc:	ldr	x0, [x0]
  406500:	add	x0, x0, #0x1
  406504:	ldr	x1, [sp, #56]
  406508:	add	x0, x1, x0
  40650c:	ldrsb	w0, [x0]
  406510:	cmp	w0, #0x0
  406514:	b.eq	406588 <ferror@plt+0x4c88>  // b.none
  406518:	ldr	x0, [sp, #32]
  40651c:	ldr	x0, [x0]
  406520:	add	x0, x0, #0x1
  406524:	ldr	x1, [sp, #56]
  406528:	add	x0, x1, x0
  40652c:	ldrsb	w1, [x0]
  406530:	ldrsb	w0, [sp, #48]
  406534:	cmp	w1, w0
  406538:	b.ne	406588 <ferror@plt+0x4c88>  // b.any
  40653c:	ldr	x0, [sp, #32]
  406540:	ldr	x0, [x0]
  406544:	add	x0, x0, #0x2
  406548:	ldr	x1, [sp, #56]
  40654c:	add	x0, x1, x0
  406550:	ldrsb	w0, [x0]
  406554:	cmp	w0, #0x0
  406558:	b.eq	40659c <ferror@plt+0x4c9c>  // b.none
  40655c:	ldr	x0, [sp, #32]
  406560:	ldr	x0, [x0]
  406564:	add	x0, x0, #0x2
  406568:	ldr	x1, [sp, #56]
  40656c:	add	x0, x1, x0
  406570:	ldrsb	w0, [x0]
  406574:	mov	w1, w0
  406578:	ldr	x0, [sp, #24]
  40657c:	bl	4017d0 <strchr@plt>
  406580:	cmp	x0, #0x0
  406584:	b.ne	40659c <ferror@plt+0x4c9c>  // b.any
  406588:	ldr	x0, [sp, #40]
  40658c:	ldr	x1, [sp, #56]
  406590:	str	x1, [x0]
  406594:	mov	x0, #0x0                   	// #0
  406598:	b	406690 <ferror@plt+0x4d90>
  40659c:	ldr	x0, [sp, #56]
  4065a0:	add	x1, x0, #0x1
  4065a4:	str	x1, [sp, #56]
  4065a8:	ldr	x1, [sp, #32]
  4065ac:	ldr	x1, [x1]
  4065b0:	add	x1, x1, #0x2
  4065b4:	add	x1, x0, x1
  4065b8:	ldr	x0, [sp, #40]
  4065bc:	str	x1, [x0]
  4065c0:	b	40668c <ferror@plt+0x4d8c>
  4065c4:	ldr	w0, [sp, #20]
  4065c8:	cmp	w0, #0x0
  4065cc:	b.eq	40665c <ferror@plt+0x4d5c>  // b.none
  4065d0:	ldr	x1, [sp, #24]
  4065d4:	ldr	x0, [sp, #56]
  4065d8:	bl	406334 <ferror@plt+0x4a34>
  4065dc:	mov	x1, x0
  4065e0:	ldr	x0, [sp, #32]
  4065e4:	str	x1, [x0]
  4065e8:	ldr	x0, [sp, #32]
  4065ec:	ldr	x0, [x0]
  4065f0:	ldr	x1, [sp, #56]
  4065f4:	add	x0, x1, x0
  4065f8:	ldrsb	w0, [x0]
  4065fc:	cmp	w0, #0x0
  406600:	b.eq	406640 <ferror@plt+0x4d40>  // b.none
  406604:	ldr	x0, [sp, #32]
  406608:	ldr	x0, [x0]
  40660c:	ldr	x1, [sp, #56]
  406610:	add	x0, x1, x0
  406614:	ldrsb	w0, [x0]
  406618:	mov	w1, w0
  40661c:	ldr	x0, [sp, #24]
  406620:	bl	4017d0 <strchr@plt>
  406624:	cmp	x0, #0x0
  406628:	b.ne	406640 <ferror@plt+0x4d40>  // b.any
  40662c:	ldr	x0, [sp, #40]
  406630:	ldr	x1, [sp, #56]
  406634:	str	x1, [x0]
  406638:	mov	x0, #0x0                   	// #0
  40663c:	b	406690 <ferror@plt+0x4d90>
  406640:	ldr	x0, [sp, #32]
  406644:	ldr	x0, [x0]
  406648:	ldr	x1, [sp, #56]
  40664c:	add	x1, x1, x0
  406650:	ldr	x0, [sp, #40]
  406654:	str	x1, [x0]
  406658:	b	40668c <ferror@plt+0x4d8c>
  40665c:	ldr	x1, [sp, #24]
  406660:	ldr	x0, [sp, #56]
  406664:	bl	401860 <strcspn@plt>
  406668:	mov	x1, x0
  40666c:	ldr	x0, [sp, #32]
  406670:	str	x1, [x0]
  406674:	ldr	x0, [sp, #32]
  406678:	ldr	x0, [x0]
  40667c:	ldr	x1, [sp, #56]
  406680:	add	x1, x1, x0
  406684:	ldr	x0, [sp, #40]
  406688:	str	x1, [x0]
  40668c:	ldr	x0, [sp, #56]
  406690:	ldp	x29, x30, [sp], #64
  406694:	ret
  406698:	stp	x29, x30, [sp, #-48]!
  40669c:	mov	x29, sp
  4066a0:	str	x0, [sp, #24]
  4066a4:	ldr	x0, [sp, #24]
  4066a8:	bl	401690 <fgetc@plt>
  4066ac:	str	w0, [sp, #44]
  4066b0:	ldr	w0, [sp, #44]
  4066b4:	cmn	w0, #0x1
  4066b8:	b.ne	4066c4 <ferror@plt+0x4dc4>  // b.any
  4066bc:	mov	w0, #0x1                   	// #1
  4066c0:	b	4066d4 <ferror@plt+0x4dd4>
  4066c4:	ldr	w0, [sp, #44]
  4066c8:	cmp	w0, #0xa
  4066cc:	b.ne	4066a4 <ferror@plt+0x4da4>  // b.any
  4066d0:	mov	w0, #0x0                   	// #0
  4066d4:	ldp	x29, x30, [sp], #48
  4066d8:	ret
  4066dc:	nop
  4066e0:	stp	x29, x30, [sp, #-64]!
  4066e4:	mov	x29, sp
  4066e8:	stp	x19, x20, [sp, #16]
  4066ec:	adrp	x20, 417000 <ferror@plt+0x15700>
  4066f0:	add	x20, x20, #0xdf0
  4066f4:	stp	x21, x22, [sp, #32]
  4066f8:	adrp	x21, 417000 <ferror@plt+0x15700>
  4066fc:	add	x21, x21, #0xde8
  406700:	sub	x20, x20, x21
  406704:	mov	w22, w0
  406708:	stp	x23, x24, [sp, #48]
  40670c:	mov	x23, x1
  406710:	mov	x24, x2
  406714:	bl	4014e0 <memcpy@plt-0x40>
  406718:	cmp	xzr, x20, asr #3
  40671c:	b.eq	406748 <ferror@plt+0x4e48>  // b.none
  406720:	asr	x20, x20, #3
  406724:	mov	x19, #0x0                   	// #0
  406728:	ldr	x3, [x21, x19, lsl #3]
  40672c:	mov	x2, x24
  406730:	add	x19, x19, #0x1
  406734:	mov	x1, x23
  406738:	mov	w0, w22
  40673c:	blr	x3
  406740:	cmp	x20, x19
  406744:	b.ne	406728 <ferror@plt+0x4e28>  // b.any
  406748:	ldp	x19, x20, [sp, #16]
  40674c:	ldp	x21, x22, [sp, #32]
  406750:	ldp	x23, x24, [sp, #48]
  406754:	ldp	x29, x30, [sp], #64
  406758:	ret
  40675c:	nop
  406760:	ret
  406764:	nop
  406768:	adrp	x2, 418000 <ferror@plt+0x16700>
  40676c:	mov	x1, #0x0                   	// #0
  406770:	ldr	x2, [x2, #512]
  406774:	b	4015d0 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000406778 <.fini>:
  406778:	stp	x29, x30, [sp, #-16]!
  40677c:	mov	x29, sp
  406780:	ldp	x29, x30, [sp], #16
  406784:	ret
