
---------- Begin Simulation Statistics ----------
final_tick                               955589927000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  91852                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739140                       # Number of bytes of host memory used
host_op_rate                                    92152                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 12077.70                       # Real time elapsed on the host
host_tick_rate                               79120219                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1109360190                       # Number of instructions simulated
sim_ops                                    1112986681                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.955590                       # Number of seconds simulated
sim_ticks                                955589927000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            88.302115                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              136233146                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           154280729                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         13909402                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        205243927                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          16867400                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       16957314                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           89914                       # Number of indirect misses.
system.cpu0.branchPred.lookups              264231913                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1850893                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        905993                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          8090726                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 252689052                       # Number of branches committed
system.cpu0.commit.bw_lim_events             31790590                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        2725317                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       27209810                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1016658178                       # Number of instructions committed
system.cpu0.commit.committedOps            1017566716                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1694942567                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.600355                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.375243                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1200342708     70.82%     70.82% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    297976824     17.58%     88.40% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     74100813      4.37%     92.77% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     64495814      3.81%     96.58% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     15259373      0.90%     97.48% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      5475717      0.32%     97.80% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      3345069      0.20%     98.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2155659      0.13%     98.12% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     31790590      1.88%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1694942567                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            20545649                       # Number of function calls committed.
system.cpu0.commit.int_insts                983044001                       # Number of committed integer instructions.
system.cpu0.commit.loads                    316453003                       # Number of loads committed
system.cpu0.commit.membars                    1814448                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1814454      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       563721222     55.40%     55.58% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        8031684      0.79%     56.37% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1811039      0.18%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      317358988     31.19%     87.73% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     124829279     12.27%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1017566716                       # Class of committed instruction
system.cpu0.commit.refs                     442188295                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1016658178                       # Number of Instructions Simulated
system.cpu0.committedOps                   1017566716                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.857401                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.857401                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            173030800                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              5822174                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           132107325                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1068391126                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               764966327                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                755165080                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               8099917                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              4199425                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              2521813                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  264231913                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                172235730                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    933504169                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              3927783                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          145                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1079442597                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  19                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           12                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               27837190                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.139928                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         756360997                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         153100546                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.571635                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1703783937                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.634090                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.897666                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               928160681     54.48%     54.48% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               585207693     34.35%     88.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               111669938      6.55%     95.38% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                60391966      3.54%     98.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                10604241      0.62%     99.55% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 3900656      0.23%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  134537      0.01%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1813177      0.11%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1901048      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1703783937                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       59                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      25                       # number of floating regfile writes
system.cpu0.idleCycles                      184557630                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             8206184                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               255000761                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.550759                       # Inst execution rate
system.cpu0.iew.exec_refs                   457939480                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 127248402                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              143138740                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            331136491                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            911377                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          6904155                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           128015626                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1044767355                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            330691078                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          6084054                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1040020520                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                908286                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2737670                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               8099917                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              4575767                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        96402                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        19374667                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        11712                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         9111                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      3653052                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     14683488                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      2280323                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          9111                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1125507                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       7080677                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                455528808                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1030784999                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.828310                       # average fanout of values written-back
system.cpu0.iew.wb_producers                377318873                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.545868                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1030853778                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1273716395                       # number of integer regfile reads
system.cpu0.int_regfile_writes              657172446                       # number of integer regfile writes
system.cpu0.ipc                              0.538387                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.538387                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1816086      0.17%      0.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            572277897     54.71%     54.88% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             8140411      0.78%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1811750      0.17%     55.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              3      0.00%     55.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.83% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           335481289     32.07%     87.90% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          126577083     12.10%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              8      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            26      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1046104575                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     61                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                120                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           59                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                68                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1177120                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001125                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 212068     18.02%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     18.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                842027     71.53%     89.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               123023     10.45%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1045465548                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        3797239549                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1030784940                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1071976171                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1042041348                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1046104575                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            2726007                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       27200554                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            69463                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           690                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     14048473                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1703783937                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.613989                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.843439                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          943826447     55.40%     55.40% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          555296079     32.59%     87.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          146026871      8.57%     96.56% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           44928860      2.64%     99.20% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            8000415      0.47%     99.67% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            3205145      0.19%     99.85% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1673825      0.10%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             712521      0.04%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             113774      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1703783937                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.553981                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         14733500                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          985005                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           331136491                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          128015626                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1661                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1888341567                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    22838299                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              155138542                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            647598141                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               6212903                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               775401654                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               5593307                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                22477                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1297300253                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1059417344                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          680975276                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                746709578                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               6085354                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               8099917                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             18059014                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                33377068                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               59                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1297300194                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        375232                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              5060                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 13624781                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          5060                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  2707907482                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2098403697                       # The number of ROB writes
system.cpu0.timesIdled                       26770911                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1625                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            82.470256                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                5765169                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             6990604                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           770129                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          9534849                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            221645                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         230744                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            9099                       # Number of indirect misses.
system.cpu1.branchPred.lookups               10795773                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        13614                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        905833                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           628281                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   8756945                       # Number of branches committed
system.cpu1.commit.bw_lim_events               701081                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        2718134                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        4128003                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            37137341                       # Number of instructions committed
system.cpu1.commit.committedOps              38043360                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    202629234                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.187749                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.823388                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    186263087     91.92%     91.92% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      8001968      3.95%     95.87% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2932788      1.45%     97.32% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2608933      1.29%     98.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       895758      0.44%     99.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       267227      0.13%     99.18% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       887542      0.44%     99.62% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        70850      0.03%     99.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       701081      0.35%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    202629234                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              375361                       # Number of function calls committed.
system.cpu1.commit.int_insts                 35751835                       # Number of committed integer instructions.
system.cpu1.commit.loads                     10290663                       # Number of loads committed
system.cpu1.commit.membars                    1811709                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1811709      4.76%      4.76% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        22319411     58.67%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       11196496     29.43%     92.86% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       2715603      7.14%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         38043360                       # Class of committed instruction
system.cpu1.commit.refs                      13912111                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   37137341                       # Number of Instructions Simulated
system.cpu1.committedOps                     38043360                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.494806                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.494806                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            177436762                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               150386                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             5544692                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              44521218                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 5756281                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 17650220                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                629127                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               340781                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2036222                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   10795773                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  5570386                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    196488033                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                79518                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      45221131                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                1541950                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.052904                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           6249603                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           5986814                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.221604                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         203508612                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.226664                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.659490                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               175082792     86.03%     86.03% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                17066658      8.39%     94.42% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 6896747      3.39%     97.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 2930638      1.44%     99.25% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1276143      0.63%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  196618      0.10%     99.97% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   41861      0.02%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      78      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   17077      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           203508612                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         553855                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              666821                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 9289596                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.199661                       # Inst execution rate
system.cpu1.iew.exec_refs                    14894832                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   3859427                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              157766036                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             11302395                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            906638                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           674428                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             4018633                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           42165559                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             11035405                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           693507                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             40743259                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                909525                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents               866961                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                629127                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              2733908                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        18170                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          143539                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         4069                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1141                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         2577                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      1011732                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       397185                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1141                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       243159                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        423662                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 21751393                       # num instructions consuming a value
system.cpu1.iew.wb_count                     40308336                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.852151                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 18535463                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.197529                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      40323291                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                51628282                       # number of integer regfile reads
system.cpu1.int_regfile_writes               26473813                       # number of integer regfile writes
system.cpu1.ipc                              0.181990                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.181990                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1811907      4.37%      4.37% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             24501804     59.13%     63.50% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  47      0.00%     63.50% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     63.50% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     63.50% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     63.50% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     63.50% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     63.50% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     63.50% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     63.50% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     63.50% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     63.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     63.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     63.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     63.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     63.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     63.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     63.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     63.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     63.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     63.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     63.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     63.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     63.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     63.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     63.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.50% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     63.50% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            12135077     29.29%     92.79% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            2987833      7.21%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              41436766                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     977609                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.023593                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 155830     15.94%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                737436     75.43%     91.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                84341      8.63%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              40602454                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         287391923                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     40308324                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         46288531                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  39447067                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 41436766                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            2718492                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        4122198                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            32196                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           358                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      1905056                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    203508612                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.203612                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.649306                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          177870519     87.40%     87.40% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           16213852      7.97%     95.37% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            5752186      2.83%     98.20% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1897211      0.93%     99.13% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1280022      0.63%     99.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             199206      0.10%     99.85% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             185293      0.09%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              83551      0.04%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              26772      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      203508612                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.203059                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          5967663                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          599019                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            11302395                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            4018633                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    198                       # number of misc regfile reads
system.cpu1.numCycles                       204062467                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1707101464                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              166947337                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             24942258                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               5898682                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 6803361                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                823009                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                12073                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             55595974                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              43665111                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           28581755                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 18167051                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               4069086                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                629127                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             10943064                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 3639497                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        55595962                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         18672                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               760                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 11803628                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           760                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   244098697                       # The number of ROB reads
system.cpu1.rob.rob_writes                   85225606                       # The number of ROB writes
system.cpu1.timesIdled                          11970                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            85.388471                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                3789332                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             4437756                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           418720                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          7016092                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            156177                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         159901                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            3724                       # Number of indirect misses.
system.cpu2.branchPred.lookups                7636002                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         4357                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        905794                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           310504                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   6442492                       # Number of branches committed
system.cpu2.commit.bw_lim_events               576343                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        2718021                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts        2572887                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            28877151                       # Number of instructions committed
system.cpu2.commit.committedOps              29783118                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    194459296                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.153159                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.764721                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    182078589     93.63%     93.63% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      6084953      3.13%     96.76% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1956446      1.01%     97.77% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      2028785      1.04%     98.81% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       584070      0.30%     99.11% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       204990      0.11%     99.22% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       888896      0.46%     99.67% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        56224      0.03%     99.70% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       576343      0.30%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    194459296                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              279427                       # Number of function calls committed.
system.cpu2.commit.int_insts                 27787454                       # Number of committed integer instructions.
system.cpu2.commit.loads                      8342169                       # Number of loads committed
system.cpu2.commit.membars                    1811649                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      1811649      6.08%      6.08% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        16903062     56.75%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             43      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              86      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        9247963     31.05%     93.89% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       1820303      6.11%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         29783118                       # Class of committed instruction
system.cpu2.commit.refs                      11068278                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   28877151                       # Number of Instructions Simulated
system.cpu2.committedOps                     29783118                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              6.761631                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        6.761631                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            178604775                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               113778                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             3640002                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              33567959                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 3678676                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 10366699                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                311020                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               275022                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2025102                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    7636002                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  4122881                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    190100535                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                30922                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                      33705617                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles           16                       # Number of stall cycles due to pending traps
system.cpu2.fetch.SquashCycles                 838474                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.039108                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           4466481                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           3945509                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.172622                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         194986272                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.177514                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.600314                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               174314284     89.40%     89.40% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                11846516      6.08%     95.47% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 5308682      2.72%     98.20% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 2135609      1.10%     99.29% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 1183304      0.61%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  184035      0.09%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   10999      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      45      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    2798      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           194986272                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         270377                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              339155                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 6803060                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.161617                       # Inst execution rate
system.cpu2.iew.exec_refs                    11638969                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   2788896                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              159293629                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              8947788                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            906630                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           311926                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             2835234                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           32351859                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              8850073                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           370104                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             31556751                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                820393                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents               851693                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                311020                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              2626267                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        15350                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          117504                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses         4073                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          490                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads         2190                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads       605619                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       109125                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           490                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       116320                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        222835                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 17934968                       # num instructions consuming a value
system.cpu2.iew.wb_count                     31333679                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.867297                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 15554946                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.160474                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      31343035                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                39358705                       # number of integer regfile reads
system.cpu2.int_regfile_writes               20996512                       # number of integer regfile writes
system.cpu2.ipc                              0.147893                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.147893                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          1811844      5.67%      5.67% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             18365718     57.52%     63.20% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  48      0.00%     63.20% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   86      0.00%     63.20% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     63.20% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     63.20% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     63.20% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     63.20% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     63.20% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     63.20% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     63.20% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     63.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     63.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     63.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     63.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     63.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     63.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     63.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     63.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     63.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     63.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     63.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     63.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     63.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     63.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     63.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     63.20% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             9858874     30.88%     94.08% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            1890273      5.92%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              31926855                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     958809                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.030031                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 155581     16.23%     16.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     16.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     16.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     16.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     16.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     16.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     16.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     16.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     16.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     16.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     16.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     16.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     16.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     16.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     16.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     16.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     16.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     16.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     16.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     16.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     16.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     16.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     16.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     16.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     16.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     16.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     16.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     16.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     16.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     16.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     16.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     16.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     16.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     16.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     16.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     16.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     16.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     16.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     16.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     16.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     16.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     16.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     16.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                724484     75.56%     91.79% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                78742      8.21%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              31073806                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         259835350                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     31333667                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         34920948                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  29633413                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 31926855                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            2718446                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        2568740                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            36585                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           425                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined       995749                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    194986272                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.163739                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.599239                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          175456468     89.98%     89.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           12613799      6.47%     96.45% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            3917365      2.01%     98.46% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            1324673      0.68%     99.14% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1235521      0.63%     99.78% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             171141      0.09%     99.86% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             181926      0.09%     99.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              68070      0.03%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              17309      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      194986272                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.163512                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          5634234                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          573842                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             8947788                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            2835234                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    193                       # number of misc regfile reads
system.cpu2.numCycles                       195256649                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  1715907417                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              168402551                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             19846753                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               5936203                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 4439370                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                890956                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 6637                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             41362769                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              33092219                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           22152488                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 11223025                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               3708280                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                311020                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             10586494                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 2305735                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        41362757                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         23812                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               807                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 11408836                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           806                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   226237931                       # The number of ROB reads
system.cpu2.rob.rob_writes                   65241136                       # The number of ROB writes
system.cpu2.timesIdled                           5472                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            90.247098                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                3633914                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             4026627                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           751622                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          6588023                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            169600                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         364196                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses          194596                       # Number of indirect misses.
system.cpu3.branchPred.lookups                7310459                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1189                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        905799                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           444334                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   5864058                       # Number of branches committed
system.cpu3.commit.bw_lim_events               446189                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        2718047                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        3245720                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            26687520                       # Number of instructions committed
system.cpu3.commit.committedOps              27593487                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    160864062                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.171533                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.792815                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    148964957     92.60%     92.60% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      6020881      3.74%     96.35% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      2029012      1.26%     97.61% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      1801344      1.12%     98.73% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       467539      0.29%     99.02% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       185925      0.12%     99.13% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       896248      0.56%     99.69% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        51967      0.03%     99.72% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       446189      0.28%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    160864062                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              240657                       # Number of function calls committed.
system.cpu3.commit.int_insts                 25659187                       # Number of committed integer instructions.
system.cpu3.commit.loads                      7863663                       # Number of loads committed
system.cpu3.commit.membars                    1811646                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      1811646      6.57%      6.57% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        15430861     55.92%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             43      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              86      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        8769462     31.78%     94.27% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       1581377      5.73%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         27593487                       # Class of committed instruction
system.cpu3.commit.refs                      10350851                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   26687520                       # Number of Instructions Simulated
system.cpu3.committedOps                     27593487                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              6.062127                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        6.062127                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            145116816                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               308370                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             3500300                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              33489961                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 4311009                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                  9663154                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                444672                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               446039                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2089589                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                    7310459                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  4119316                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    156131164                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                63336                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           27                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      34211567                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   8                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingTrapStallCycles           38                       # Number of stall cycles due to pending traps
system.cpu3.fetch.SquashCycles                1503930                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.045187                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           4742038                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           3803514                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.211466                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         161625240                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.217286                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.666299                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               141269322     87.41%     87.41% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                11179627      6.92%     94.32% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 5186979      3.21%     97.53% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 2573302      1.59%     99.12% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 1237957      0.77%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  176015      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                    1420      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      36      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     582      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           161625240                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         157902                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              469312                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 6371199                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.185103                       # Inst execution rate
system.cpu3.iew.exec_refs                    10958925                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   2518318                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              125774231                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              8505551                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            906728                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           667349                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             2536599                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           30835824                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              8440607                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           323857                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             29946563                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                851754                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              1062161                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                444672                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              2979458                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        13957                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          100096                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses         2568                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          208                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads          914                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads       641888                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores        49411                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           208                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect        91379                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        377933                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 17151948                       # num instructions consuming a value
system.cpu3.iew.wb_count                     29750720                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.877674                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 15053815                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.183893                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      29756893                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                37017728                       # number of integer regfile reads
system.cpu3.int_regfile_writes               20096693                       # number of integer regfile writes
system.cpu3.ipc                              0.164959                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.164959                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          1811856      5.99%      5.99% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             17427013     57.57%     63.56% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  46      0.00%     63.56% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   86      0.00%     63.56% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     63.56% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     63.56% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     63.56% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     63.56% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     63.56% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     63.56% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     63.56% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     63.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     63.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     63.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     63.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     63.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     63.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     63.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     63.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     63.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     63.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     63.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     63.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     63.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     63.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     63.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     63.56% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             9416405     31.11%     94.66% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            1615002      5.34%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              30270420                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     931064                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.030758                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 128691     13.82%     13.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     13.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     13.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     13.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     13.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     13.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     13.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     13.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     13.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     13.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     13.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     13.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     13.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     13.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     13.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     13.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     13.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     13.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     13.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     13.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     13.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     13.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     13.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     13.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     13.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     13.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     13.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     13.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     13.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     13.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     13.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     13.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     13.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     13.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     13.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     13.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     13.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     13.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     13.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     13.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     13.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     13.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     13.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     13.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     13.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                720975     77.44%     91.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                81396      8.74%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              29389614                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         223156411                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     29750708                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         34078305                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  28117325                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 30270420                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            2718499                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        3242336                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            59293                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           452                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      1108213                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    161625240                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.187288                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.637689                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          142905645     88.42%     88.42% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           12540842      7.76%     96.18% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            3258983      2.02%     98.19% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            1207995      0.75%     98.94% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1304475      0.81%     99.75% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             168719      0.10%     99.85% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             162000      0.10%     99.95% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              58516      0.04%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              18065      0.01%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      161625240                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.187105                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          5517326                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          509692                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             8505551                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            2536599                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    204                       # number of misc regfile reads
system.cpu3.numCycles                       161783142                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  1749380947                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              134966738                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             18456795                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               5826412                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 5351110                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                791979                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 4833                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             40228763                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              32541644                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           22425088                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 10267615                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               3774365                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                444672                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             10570904                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 3968293                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        40228751                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         24201                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               881                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 11465922                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           881                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   191255936                       # The number of ROB reads
system.cpu3.rob.rob_writes                   62441074                       # The number of ROB writes
system.cpu3.timesIdled                           1957                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued          6713525                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                62815                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             6863388                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                191628                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      8904670                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      17740104                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      2080254                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       145503                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     63776471                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      5006432                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    127753476                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        5151935                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 955589927000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            6678691                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2843769                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5991542                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1061                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            604                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2224180                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2224141                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       6678692                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           245                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     26642925                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               26642925                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    751782464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               751782464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1579                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           8904782                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 8904782    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             8904782                       # Request fanout histogram
system.membus.respLayer1.occupancy        45924313375                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         31131387668                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                227                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          114                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    7523256688.596491                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   40972319722.397987                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          110     96.49%     96.49% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.88%     97.37% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.88%     98.25% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.88%     99.12% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::3e+11-3.5e+11            1      0.88%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        12000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 348869162500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            114                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    97938664500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 857651262500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 955589927000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      4116089                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         4116089                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      4116089                       # number of overall hits
system.cpu2.icache.overall_hits::total        4116089                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         6792                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          6792                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         6792                       # number of overall misses
system.cpu2.icache.overall_misses::total         6792                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    262720000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    262720000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    262720000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    262720000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      4122881                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      4122881                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      4122881                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      4122881                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.001647                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.001647                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.001647                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.001647                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 38680.800942                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 38680.800942                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 38680.800942                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 38680.800942                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          191                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    47.750000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         6249                       # number of writebacks
system.cpu2.icache.writebacks::total             6249                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          511                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          511                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          511                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          511                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         6281                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         6281                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         6281                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         6281                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    233628000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    233628000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    233628000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    233628000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.001523                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.001523                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.001523                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.001523                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 37195.987900                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 37195.987900                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 37195.987900                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 37195.987900                       # average overall mshr miss latency
system.cpu2.icache.replacements                  6249                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      4116089                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        4116089                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         6792                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         6792                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    262720000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    262720000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      4122881                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      4122881                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.001647                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.001647                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 38680.800942                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 38680.800942                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          511                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          511                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         6281                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         6281                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    233628000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    233628000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.001523                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.001523                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 37195.987900                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 37195.987900                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 955589927000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.989540                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            3784890                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             6249                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           605.679309                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        310412000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.989540                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999673                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999673                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          8252043                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         8252043                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 955589927000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      8479644                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         8479644                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      8479644                       # number of overall hits
system.cpu2.dcache.overall_hits::total        8479644                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      2002686                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2002686                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      2002686                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2002686                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 169156502864                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 169156502864                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 169156502864                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 169156502864                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     10482330                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     10482330                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     10482330                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     10482330                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.191054                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.191054                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.191054                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.191054                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 84464.815185                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 84464.815185                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 84464.815185                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 84464.815185                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      1121149                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        79879                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            16240                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            691                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    69.036268                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   115.599132                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       939011                       # number of writebacks
system.cpu2.dcache.writebacks::total           939011                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1458312                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1458312                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1458312                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1458312                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       544374                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       544374                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       544374                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       544374                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  50968464101                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  50968464101                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  50968464101                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  50968464101                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.051933                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.051933                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.051933                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.051933                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 93627.660581                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 93627.660581                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 93627.660581                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 93627.660581                       # average overall mshr miss latency
system.cpu2.dcache.replacements                939011                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      7531002                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        7531002                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      1131398                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1131398                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data  83930379000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  83930379000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      8662400                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      8662400                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.130610                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.130610                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 74182.894967                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 74182.894967                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data       872046                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       872046                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       259352                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       259352                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  18762426500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  18762426500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.029940                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.029940                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 72343.481060                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 72343.481060                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       948642                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        948642                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       871288                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       871288                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  85226123864                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  85226123864                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      1819930                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1819930                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.478748                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.478748                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 97816.248891                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 97816.248891                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       586266                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       586266                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       285022                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       285022                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  32206037601                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  32206037601                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.156612                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.156612                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 112994.918291                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 112994.918291                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          379                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          379                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          129                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          129                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      3336500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      3336500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          508                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          508                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.253937                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.253937                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 25864.341085                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 25864.341085                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data           92                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           92                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           37                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           37                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       491500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       491500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.072835                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.072835                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 13283.783784                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13283.783784                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          205                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          205                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          158                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          158                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data       898000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       898000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          363                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          363                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.435262                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.435262                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  5683.544304                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  5683.544304                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          157                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          157                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       759000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       759000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.432507                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.432507                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  4834.394904                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  4834.394904                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       273500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       273500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       255500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       255500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       496457                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         496457                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       409337                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       409337                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  41759159000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  41759159000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       905794                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       905794                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.451910                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.451910                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 102016.575584                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 102016.575584                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_hits::.cpu2.data            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       409336                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       409336                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  41349818500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  41349818500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.451908                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.451908                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 101016.813816                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 101016.813816                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 955589927000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           28.246238                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            9927059                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           953453                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            10.411692                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        310423500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    28.246238                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.882695                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.882695                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         23731471                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        23731471                       # Number of data accesses
system.cpu3.numPwrStateTransitions                231                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          116                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    7537780137.931034                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   40617710083.844231                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          112     96.55%     96.55% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.86%     97.41% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.86%     98.28% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.86%     99.14% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::3e+11-3.5e+11            1      0.86%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        13500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 348869056500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            116                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    81207431000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 874382496000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 955589927000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      4116457                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         4116457                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      4116457                       # number of overall hits
system.cpu3.icache.overall_hits::total        4116457                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         2859                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          2859                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         2859                       # number of overall misses
system.cpu3.icache.overall_misses::total         2859                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    157925500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    157925500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    157925500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    157925500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      4119316                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      4119316                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      4119316                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      4119316                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000694                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000694                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000694                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000694                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 55238.020287                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 55238.020287                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 55238.020287                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 55238.020287                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          296                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs           74                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         2356                       # number of writebacks
system.cpu3.icache.writebacks::total             2356                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          471                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          471                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          471                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          471                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         2388                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         2388                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         2388                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         2388                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    129702500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    129702500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    129702500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    129702500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000580                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000580                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000580                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000580                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 54314.279732                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 54314.279732                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 54314.279732                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 54314.279732                       # average overall mshr miss latency
system.cpu3.icache.replacements                  2356                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      4116457                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        4116457                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         2859                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         2859                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    157925500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    157925500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      4119316                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      4119316                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000694                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000694                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 55238.020287                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 55238.020287                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          471                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          471                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         2388                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         2388                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    129702500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    129702500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000580                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000580                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 54314.279732                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 54314.279732                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 955589927000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.989385                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            3960950                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             2356                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1681.218166                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        315933000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.989385                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999668                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999668                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          8241020                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         8241020                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 955589927000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      7972653                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         7972653                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      7972653                       # number of overall hits
system.cpu3.dcache.overall_hits::total        7972653                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      1887524                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1887524                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      1887524                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1887524                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 160993609478                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 160993609478                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 160993609478                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 160993609478                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      9860177                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      9860177                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      9860177                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      9860177                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.191429                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.191429                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.191429                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.191429                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 85293.543011                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 85293.543011                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 85293.543011                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 85293.543011                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      1064583                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        31966                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            15127                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            303                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    70.376347                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   105.498350                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       770698                       # number of writebacks
system.cpu3.dcache.writebacks::total           770698                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      1404431                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1404431                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      1404431                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1404431                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       483093                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       483093                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       483093                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       483093                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  43491591644                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  43491591644                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  43491591644                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  43491591644                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.048994                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.048994                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.048994                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.048994                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 90027.368734                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 90027.368734                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 90027.368734                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 90027.368734                       # average overall mshr miss latency
system.cpu3.dcache.replacements                770698                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      7185775                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        7185775                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      1093411                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1093411                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data  82740264000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  82740264000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      8279186                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      8279186                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.132067                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.132067                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 75671.695273                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 75671.695273                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data       842656                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       842656                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       250755                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       250755                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  18014128000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  18014128000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.030287                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.030287                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 71839.556539                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 71839.556539                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       786878                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        786878                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       794113                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       794113                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  78253345478                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  78253345478                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      1580991                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      1580991                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.502288                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.502288                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 98541.826513                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 98541.826513                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       561775                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       561775                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       232338                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       232338                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  25477463644                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  25477463644                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.146957                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.146957                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 109656.894886                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 109656.894886                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          400                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          400                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          137                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          137                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      3052000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      3052000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          537                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          537                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.255121                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.255121                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 22277.372263                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 22277.372263                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data           86                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           86                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           51                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           51                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       434000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       434000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.094972                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.094972                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  8509.803922                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8509.803922                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          211                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          211                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          166                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          166                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data       977000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       977000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          377                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          377                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.440318                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.440318                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  5885.542169                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  5885.542169                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          162                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          162                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data       833000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       833000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.429708                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.429708                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  5141.975309                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5141.975309                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       275500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       275500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       257500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       257500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       607619                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         607619                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       298180                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       298180                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  30646069000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  30646069000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       905799                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       905799                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.329190                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.329190                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 102777.077604                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 102777.077604                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       298180                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       298180                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  30347889000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  30347889000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.329190                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.329190                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 101777.077604                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 101777.077604                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 955589927000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           28.973414                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            9358167                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           781008                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            11.982165                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        315944500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    28.973414                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.905419                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.905419                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         22314814                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        22314814                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 20                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           10                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean      1141915450                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   2074576815.712992                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           10    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       100500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   5643579000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             10                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   944170772500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED  11419154500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 955589927000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    138676666                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       138676666                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    138676666                       # number of overall hits
system.cpu0.icache.overall_hits::total      138676666                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     33559064                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      33559064                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     33559064                       # number of overall misses
system.cpu0.icache.overall_misses::total     33559064                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 451716563996                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 451716563996                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 451716563996                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 451716563996                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    172235730                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    172235730                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    172235730                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    172235730                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.194844                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.194844                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.194844                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.194844                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13460.344543                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13460.344543                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13460.344543                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13460.344543                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2629                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               79                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    33.278481                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     31767420                       # number of writebacks
system.cpu0.icache.writebacks::total         31767420                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1791608                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1791608                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1791608                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1791608                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     31767456                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     31767456                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     31767456                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     31767456                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 402958047997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 402958047997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 402958047997                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 402958047997                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.184442                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.184442                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.184442                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.184442                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12684.618120                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12684.618120                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12684.618120                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12684.618120                       # average overall mshr miss latency
system.cpu0.icache.replacements              31767420                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    138676666                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      138676666                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     33559064                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     33559064                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 451716563996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 451716563996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    172235730                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    172235730                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.194844                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.194844                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13460.344543                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13460.344543                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1791608                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1791608                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     31767456                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     31767456                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 402958047997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 402958047997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.184442                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.184442                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12684.618120                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12684.618120                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 955589927000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999958                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          170443871                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         31767423                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             5.365367                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            97500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999958                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        376238915                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       376238915                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 955589927000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    393228328                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       393228328                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    393228328                       # number of overall hits
system.cpu0.dcache.overall_hits::total      393228328                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     38897991                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      38897991                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     38897991                       # number of overall misses
system.cpu0.dcache.overall_misses::total     38897991                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 772404647863                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 772404647863                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 772404647863                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 772404647863                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    432126319                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    432126319                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    432126319                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    432126319                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.090015                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.090015                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.090015                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.090015                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 19857.186143                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 19857.186143                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 19857.186143                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 19857.186143                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      4545340                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       127706                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           107916                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1237                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    42.119241                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   103.238480                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     29358213                       # number of writebacks
system.cpu0.dcache.writebacks::total         29358213                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      9872376                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      9872376                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      9872376                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      9872376                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     29025615                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     29025615                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     29025615                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     29025615                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 440583341137                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 440583341137                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 440583341137                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 440583341137                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.067169                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.067169                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.067169                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.067169                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 15179.121653                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 15179.121653                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 15179.121653                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 15179.121653                       # average overall mshr miss latency
system.cpu0.dcache.replacements              29358213                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    274057563                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      274057563                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     33242702                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     33242702                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 574016809000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 574016809000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    307300265                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    307300265                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.108177                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.108177                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 17267.453440                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 17267.453440                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      7753829                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      7753829                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     25488873                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     25488873                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 354621086000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 354621086000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.082945                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.082945                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 13912.780137                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 13912.780137                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    119170765                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     119170765                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      5655289                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      5655289                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 198387838863                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 198387838863                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    124826054                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    124826054                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.045305                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.045305                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 35080.053179                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 35080.053179                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2118547                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2118547                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      3536742                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      3536742                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  85962255137                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  85962255137                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.028333                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.028333                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 24305.492212                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 24305.492212                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1822                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1822                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1499                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1499                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    122224000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    122224000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3321                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3321                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.451370                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.451370                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 81537.024683                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 81537.024683                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1473                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1473                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           26                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           26                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1119500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1119500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.007829                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.007829                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 43057.692308                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 43057.692308                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2942                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2942                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          301                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          301                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      2266000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      2266000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3243                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3243                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.092815                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.092815                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  7528.239203                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  7528.239203                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          299                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          299                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      1967000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1967000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.092199                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.092199                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  6578.595318                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  6578.595318                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       558772                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         558772                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       347221                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       347221                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  32711022000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  32711022000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       905993                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       905993                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.383249                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.383249                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 94208.074972                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 94208.074972                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       347221                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       347221                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  32363801000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  32363801000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.383249                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.383249                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 93208.074972                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 93208.074972                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 955589927000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.935271                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          423164992                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         29372558                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            14.406814                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           203500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.935271                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.997977                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.997977                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        895450342                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       895450342                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 955589927000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            31520068                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            28160232                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               13966                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              233090                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                4537                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              191473                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                1270                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              194556                       # number of demand (read+write) hits
system.l2.demand_hits::total                 60319192                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           31520068                       # number of overall hits
system.l2.overall_hits::.cpu0.data           28160232                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              13966                       # number of overall hits
system.l2.overall_hits::.cpu1.data             233090                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               4537                       # number of overall hits
system.l2.overall_hits::.cpu2.data             191473                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               1270                       # number of overall hits
system.l2.overall_hits::.cpu3.data             194556                       # number of overall hits
system.l2.overall_hits::total                60319192                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            247379                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1196379                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3637                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            752204                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              1744                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            748330                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              1118                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            576717                       # number of demand (read+write) misses
system.l2.demand_misses::total                3527508                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           247379                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1196379                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3637                       # number of overall misses
system.l2.overall_misses::.cpu1.data           752204                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             1744                       # number of overall misses
system.l2.overall_misses::.cpu2.data           748330                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             1118                       # number of overall misses
system.l2.overall_misses::.cpu3.data           576717                       # number of overall misses
system.l2.overall_misses::total               3527508                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  20691310498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 121627316588                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    348625998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  89439555601                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    172370998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  88415042113                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    111110999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  70136864122                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     390942196917                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  20691310498                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 121627316588                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    348625998                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  89439555601                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    172370998                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  88415042113                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    111110999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  70136864122                       # number of overall miss cycles
system.l2.overall_miss_latency::total    390942196917                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        31767447                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        29356611                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           17603                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          985294                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            6281                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          939803                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            2388                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          771273                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             63846700                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       31767447                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       29356611                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          17603                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         985294                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           6281                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         939803                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           2388                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         771273                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            63846700                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.007787                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.040753                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.206613                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.763431                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.277663                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.796263                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.468174                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.747747                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.055250                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.007787                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.040753                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.206613                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.763431                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.277663                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.796263                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.468174                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.747747                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.055250                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83642.146253                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 101662.864851                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 95855.374759                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 118903.323568                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 98836.581422                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 118149.803045                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 99383.720036                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 121614.005001                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 110826.735734                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83642.146253                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 101662.864851                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 95855.374759                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 118903.323568                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 98836.581422                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 118149.803045                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 99383.720036                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 121614.005001                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 110826.735734                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             449211                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      7782                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      57.724364                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   4690784                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             2843770                       # number of writebacks
system.l2.writebacks::total                   2843770                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             90                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         133981                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            219                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          51162                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            224                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          45275                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            171                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          44059                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              275181                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            90                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        133981                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           219                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         51162                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           224                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         45275                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           171                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         44059                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             275181                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       247289                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1062398                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3418                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       701042                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         1520                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       703055                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst          947                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       532658                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3252327                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       247289                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1062398                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3418                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       701042                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         1520                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       703055                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst          947                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       532658                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      5810669                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          9062996                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  18212733999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 100275366271                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    299161998                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  77127842765                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    141360498                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  76683959774                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst     88806500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  60188719764                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 333017951569                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  18212733999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 100275366271                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    299161998                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  77127842765                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    141360498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  76683959774                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst     88806500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  60188719764                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 546189260571                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 879207212140                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.007784                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.036189                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.194171                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.711505                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.242000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.748088                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.396566                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.690622                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.050940                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.007784                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.036189                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.194171                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.711505                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.242000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.748088                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.396566                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.690622                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.141949                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73649.592174                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 94385.876358                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 87525.452896                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 110018.861587                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 93000.327632                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 109072.490451                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 93776.663147                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 112996.931923                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 102393.748098                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73649.592174                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 94385.876358                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 87525.452896                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 110018.861587                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 93000.327632                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 109072.490451                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 93776.663147                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 112996.931923                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 93997.655102                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 97010.658742                       # average overall mshr miss latency
system.l2.replacements                       13752394                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      6039607                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          6039607                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      6039607                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      6039607                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     57665687                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         57665687                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     57665687                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     57665687                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      5810669                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        5810669                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 546189260571                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 546189260571                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 93997.655102                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 93997.655102                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              31                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              44                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              34                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  114                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            76                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data             7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data             4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 90                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1448000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data        29500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1477500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           81                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           34                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           51                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           38                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              204                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.938272                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.088235                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.137255                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.105263                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.441176                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 19052.631579                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data         7375                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 16416.666667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           76                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data            7                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            90                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1530000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data        60500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       139500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data        82000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1812000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.938272                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.088235                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.137255                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.105263                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.441176                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20131.578947                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20166.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 19928.571429                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data        20500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20133.333333                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            36                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            12                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            25                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            22                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 95                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           23                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               34                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data           59                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           28                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           28                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            129                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.389831                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.142857                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.107143                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.214286                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.263566                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           23                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           34                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       470000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data        40000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data        59500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       119000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       688500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.389831                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.142857                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.107143                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.214286                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.263566                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20434.782609                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 19833.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 19833.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        20250                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          3159817                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           102016                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            75336                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            79271                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               3416440                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         708513                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         597007                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         605612                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         441852                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2352984                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  75453796333                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  71084043838                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  71453407357                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  53899704852                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  271890952380                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3868330                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       699023                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       680948                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       521123                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           5769424                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.183157                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.854059                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.889366                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.847884                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.407837                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 106495.994192                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 119067.354048                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 117985.454973                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 121985.879552                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 115551.551723                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        65725                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        23657                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data        21553                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data        20703                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           131638                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       642788                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       573350                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       584059                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       421149                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2221346                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  63265682902                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  62721354902                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  63299827911                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  47412340408                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 236699206123                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.166167                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.820216                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.857715                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.808157                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.385020                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 98423.870548                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 109394.531965                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 108379.167021                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 112578.542055                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 106556.658046                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      31520068                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         13966                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          4537                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          1270                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           31539841                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       247379                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3637                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         1744                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         1118                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           253878                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  20691310498                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    348625998                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    172370998                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    111110999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  21323418493                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     31767447                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        17603                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         6281                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         2388                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       31793719                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.007787                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.206613                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.277663                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.468174                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.007985                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83642.146253                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 95855.374759                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 98836.581422                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 99383.720036                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83990.808550                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           90                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          219                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          224                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          171                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           704                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       247289                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3418                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         1520                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst          947                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       253174                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  18212733999                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    299161998                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    141360498                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst     88806500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  18742062995                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.007784                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.194171                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.242000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.396566                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.007963                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73649.592174                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 87525.452896                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 93000.327632                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 93776.663147                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74028.387571                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     25000415                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       131074                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       116137                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       115285                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          25362911                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       487866                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       155197                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       142718                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       134865                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          920646                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  46173520255                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  18355511763                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  16961634756                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  16237159270                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  97727826044                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     25488281                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       286271                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       258855                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       250150                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      26283557                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.019141                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.542133                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.551343                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.539137                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.035027                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 94643.857647                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 118272.336211                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 118847.200465                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 120395.649501                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 106151.361157                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        68256                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        27505                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        23722                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        23356                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       142839                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       419610                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       127692                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       118996                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       111509                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       777807                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  37009683369                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  14406487863                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  13384131863                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  12776379356                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  77576682451                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.016463                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.446053                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.459701                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.445769                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.029593                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 88200.193916                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 112822.164764                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 112475.477016                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 114577.113560                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 99737.701578                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          306                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           19                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data            7                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data            7                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               339                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          359                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           72                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           61                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           65                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             557                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     13755470                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      4549969                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data      4083467                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data      4313467                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     26702373                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          665                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           91                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           68                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           72                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           896                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.539850                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.791209                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.897059                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.902778                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.621652                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 38316.072423                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 63194.013889                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data 66942.081967                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data 66361.030769                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 47939.628366                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          196                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           45                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data           43                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data           39                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          323                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          163                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           27                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           18                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           26                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          234                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      3328485                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       559498                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       379498                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       556494                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      4823975                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.245113                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.296703                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.264706                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.361111                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.261161                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20420.153374                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20722.148148                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 21083.222222                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 21403.615385                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20615.277778                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 955589927000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 955589927000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999939                       # Cycle average of tags in use
system.l2.tags.total_refs                   132927882                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  13753045                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.665342                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      26.439785                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        5.012922                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       11.542270                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.016594                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.445843                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.003104                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.431169                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.000992                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.299813                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    19.807447                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.413122                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.078327                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.180348                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000259                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.006966                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000048                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.006737                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000015                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.004685                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.309491                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            26                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            38                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           26                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.406250                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.593750                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1034178901                       # Number of tag accesses
system.l2.tags.data_accesses               1034178901                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 955589927000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      15826432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      68095424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        218752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      44921600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst         97280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      45041920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         60608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      34135360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    361383936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          569781312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     15826432                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       218752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst        97280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        60608                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      16203072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    182001216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       182001216                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         247288                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1063991                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3418                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         701900                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           1520                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         703780                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst            947                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         533365                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      5646624                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             8902833                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2843769                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2843769                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         16561949                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         71260090                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           228918                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         47009286                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           101801                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         47135198                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst            63425                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         35721766                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    378178888                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             596261321                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     16561949                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       228918                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       101801                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst        63425                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         16956093                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      190459538                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            190459538                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      190459538                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        16561949                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        71260090                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          228918                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        47009286                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          101801                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        47135198                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst           63425                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        35721766                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    378178888                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            786720859                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2764973.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    247288.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    969631.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3418.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    695894.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      1520.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    694103.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples       947.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    522272.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   5630013.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003645526750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       170576                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       170576                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            14796847                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2610380                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     8902833                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2843769                       # Number of write requests accepted
system.mem_ctrls.readBursts                   8902833                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2843769                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 137747                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 78796                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            466067                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            465706                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            495909                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            437332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            839259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            610986                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            619166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            600366                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            626190                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            515503                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           565215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           501639                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           543998                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           427373                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           554628                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           495749                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            162052                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            158841                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            170320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            146008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            178348                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            167845                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            188767                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            210558                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            232050                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            183307                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           196932                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           175711                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           156089                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           145103                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           143931                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           149087                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.76                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.79                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 400883897528                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                43825430000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            565229260028                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     45736.45                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                64486.45                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        11                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  6602580                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1610169                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.33                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                58.23                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               8902833                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2843769                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1036604                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  932533                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1050632                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  970071                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  960738                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  883671                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  729314                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  608558                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  467267                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  317782                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 254487                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 226765                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 123261                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  70815                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  52802                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  31479                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  23656                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  16794                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   5700                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   2157                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  12930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  13688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  26542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  55540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  98153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 138845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 167491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 183604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 189765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 192329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 193655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 195656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 189430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 186488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 182760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 178482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 174645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 176341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  25975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  12195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   6539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   4029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   4736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   6238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   7922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   9577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  11112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  12329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  12792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  12756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  12714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  12696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  12585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  14080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   9170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     27                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3317273                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    222.447448                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   163.252569                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   213.594191                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       972110     29.30%     29.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1619330     48.82%     78.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       244387      7.37%     85.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       197621      5.96%     91.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        71577      2.16%     93.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        35436      1.07%     94.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        29554      0.89%     95.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        20989      0.63%     96.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       126269      3.81%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3317273                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       170576                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      51.385177                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    277.372304                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       170571    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::110592-114687            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        170576                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       170576                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.209484                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.194074                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.748416                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           156105     91.52%     91.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              819      0.48%     92.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             8958      5.25%     97.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2913      1.71%     98.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1109      0.65%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              391      0.23%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              161      0.09%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               74      0.04%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               32      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               12      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        170576                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              560965504                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 8815808                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               176956736                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               569781312                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            182001216                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       587.04                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       185.18                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    596.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    190.46                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.03                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.59                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.45                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  955589925500                       # Total gap between requests
system.mem_ctrls.avgGap                      81350.33                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     15826432                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     62056384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       218752                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     44537216                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst        97280                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     44422592                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst        60608                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     33425408                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    360320832                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    176956736                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 16561949.381034025922                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 64940391.528425976634                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 228918.277410850103                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 46607037.958029881120                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 101800.989369365750                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 46487086.923845313489                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 63424.695350519323                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 34978819.947314076126                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 377066377.343678295612                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 185180620.891999006271                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       247288                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1063991                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3418                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       701900                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         1520                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       703780                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst          947                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       533365                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      5646624                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2843769                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   8011270369                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  56900054356                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    154625444                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  47780833862                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     76939151                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  47286334921                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     48635316                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  37928792164                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 367041774445                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 22786650014128                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32396.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     53477.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     45238.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     68073.56                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     50617.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     67189.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     51357.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     71112.26                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     65001.99                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8012834.38                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    71.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          11310973800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           6011902380                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         30204306300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         7215136200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     75432923280.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     198090710910                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     200133301920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       528399254790                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        552.956074                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 518251848098                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  31909020000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 405429058902                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          12374448240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           6577148655                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         32378407740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         7217897580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     75432923280.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     265785334200                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     143127303360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       542893463055                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        568.123886                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 369210764067                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  31909020000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 554470142933                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                269                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          135                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    6320397348.148149                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   37713144517.132889                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          131     97.04%     97.04% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.74%     97.78% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.74%     98.52% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.74%     99.26% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::3e+11-3.5e+11            1      0.74%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        32500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 348869251500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            135                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   102336285000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 853253642000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 955589927000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      5548130                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         5548130                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      5548130                       # number of overall hits
system.cpu1.icache.overall_hits::total        5548130                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        22256                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         22256                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        22256                       # number of overall misses
system.cpu1.icache.overall_misses::total        22256                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    639196500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    639196500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    639196500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    639196500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5570386                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      5570386                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5570386                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      5570386                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.003995                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003995                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.003995                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003995                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 28720.187815                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 28720.187815                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 28720.187815                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 28720.187815                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          223                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs   111.500000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        17571                       # number of writebacks
system.cpu1.icache.writebacks::total            17571                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         4653                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         4653                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         4653                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         4653                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        17603                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        17603                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        17603                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        17603                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    531396500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    531396500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    531396500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    531396500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.003160                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.003160                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.003160                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.003160                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 30187.837300                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 30187.837300                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 30187.837300                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 30187.837300                       # average overall mshr miss latency
system.cpu1.icache.replacements                 17571                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      5548130                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        5548130                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        22256                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        22256                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    639196500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    639196500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5570386                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      5570386                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.003995                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003995                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 28720.187815                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 28720.187815                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         4653                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         4653                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        17603                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        17603                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    531396500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    531396500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.003160                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.003160                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 30187.837300                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 30187.837300                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 955589927000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.989705                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            5372927                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            17571                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           305.783791                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        305133000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.989705                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999678                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999678                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         11158375                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        11158375                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 955589927000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     11316136                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        11316136                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     11316136                       # number of overall hits
system.cpu1.dcache.overall_hits::total       11316136                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2206481                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2206481                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2206481                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2206481                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 185857764818                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 185857764818                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 185857764818                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 185857764818                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     13522617                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     13522617                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     13522617                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     13522617                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.163170                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.163170                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.163170                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.163170                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 84232.660430                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 84232.660430                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 84232.660430                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 84232.660430                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1337755                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        76051                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            19658                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            756                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    68.051429                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   100.596561                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       985655                       # number of writebacks
system.cpu1.dcache.writebacks::total           985655                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1616904                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1616904                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1616904                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1616904                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       589577                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       589577                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       589577                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       589577                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  54158931682                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  54158931682                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  54158931682                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  54158931682                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.043599                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.043599                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.043599                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.043599                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 91860.658883                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 91860.658883                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 91860.658883                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 91860.658883                       # average overall mshr miss latency
system.cpu1.dcache.replacements                985655                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      9551972                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9551972                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1255424                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1255424                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  92363497500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  92363497500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     10807396                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10807396                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.116163                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.116163                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 73571.556303                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 73571.556303                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       968591                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       968591                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       286833                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       286833                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  20362670500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  20362670500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.026540                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.026540                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 70991.380002                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 70991.380002                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1764164                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1764164                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       951057                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       951057                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  93494267318                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  93494267318                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      2715221                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      2715221                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.350269                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.350269                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 98305.640270                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 98305.640270                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       648313                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       648313                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       302744                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       302744                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  33796261182                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  33796261182                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.111499                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.111499                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 111633.132885                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 111633.132885                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          382                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          382                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          156                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          156                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      3204500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      3204500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          538                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          538                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.289963                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.289963                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 20541.666667                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 20541.666667                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           87                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           87                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           69                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           69                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       494000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       494000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.128253                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.128253                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  7159.420290                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7159.420290                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          216                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          216                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          129                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          129                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       656000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       656000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          345                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          345                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.373913                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.373913                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5085.271318                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5085.271318                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          129                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          129                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       539000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       539000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.373913                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.373913                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4178.294574                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4178.294574                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       160000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       160000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       148000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       148000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       495003                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         495003                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       410830                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       410830                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  40126304000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  40126304000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       905833                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       905833                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.453538                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.453538                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 97671.309301                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 97671.309301                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       410830                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       410830                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  39715474000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  39715474000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.453538                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.453538                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 96671.309301                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 96671.309301                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 955589927000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.732973                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           12809848                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1000155                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            12.807863                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        305144500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.732973                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.929155                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.929155                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         29858851                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        29858851                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 955589927000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          58079702                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      8883377                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     57807545                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        10908624                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          9387225                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              42                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1174                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           699                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1873                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           48                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           48                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          5820372                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         5820371                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      31793728                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     26285975                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          896                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          896                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     95302322                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     88088793                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        52777                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      2971699                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        18811                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      2832873                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         7132                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      2323606                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             191598013                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   4066231424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   3757748736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2251136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    126140992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       801920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    120244480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       303616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     98686784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8172409088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        23194624                       # Total snoops (count)
system.tol2bus.snoopTraffic                 185423040                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         87043959                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.088695                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.319462                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               79884575     91.77%     91.77% # Request fanout histogram
system.tol2bus.snoop_fanout::1                6887295      7.91%     99.69% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  57202      0.07%     99.75% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 140895      0.16%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  73982      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                     10      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           87043959                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       127725565637                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             13.4                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1431773157                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           9542715                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1173001865                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           3675783                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       44060819856                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       47653682988                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             5.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1501947352                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          26527705                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            63019                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1413062270000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 118951                       # Simulator instruction rate (inst/s)
host_mem_usage                                 784884                       # Number of bytes of host memory used
host_op_rate                                   120167                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 13605.47                       # Real time elapsed on the host
host_tick_rate                               33624138                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1618384201                       # Number of instructions simulated
sim_ops                                    1634934251                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.457472                       # Number of seconds simulated
sim_ticks                                457472343000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            98.256549                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               32594636                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            33172991                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          4814127                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         55354980                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             57592                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          99712                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           42120                       # Number of indirect misses.
system.cpu0.branchPred.lookups               56808713                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        11923                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        886383                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          3202916                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  24757687                       # Number of branches committed
system.cpu0.commit.bw_lim_events              7458575                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        7390661                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       69186241                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           128499748                       # Number of instructions committed
system.cpu0.commit.committedOps             131748252                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    861390169                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.152948                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.854064                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    810185989     94.06%     94.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     27910394      3.24%     97.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      9076099      1.05%     98.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      3071244      0.36%     98.71% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      2327606      0.27%     98.98% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       873728      0.10%     99.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       281474      0.03%     99.11% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       205060      0.02%     99.13% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      7458575      0.87%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    861390169                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                   9330821                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               83606                       # Number of function calls committed.
system.cpu0.commit.int_insts                122268425                       # Number of committed integer instructions.
system.cpu0.commit.loads                     34271475                       # Number of loads committed
system.cpu0.commit.membars                    5313509                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      5313704      4.03%      4.03% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        81706380     62.02%     66.05% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           3283      0.00%     66.05% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             472      0.00%     66.05% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd       1193872      0.91%     66.96% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp        309586      0.23%     67.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt       2078516      1.58%     68.77% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     68.77% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc       884237      0.67%     69.44% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv       1193742      0.91%     70.35% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          243      0.00%     70.35% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.35% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.35% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.35% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.35% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.35% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.35% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.35% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.35% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.35% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.35% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.35% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.35% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.35% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.35% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.35% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.35% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.35% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.35% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.35% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.35% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.35% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.35% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.35% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.35% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.35% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.35% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.35% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.35% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.35% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.35% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.35% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.35% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.35% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.35% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.35% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.35% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       33035117     25.07%     95.42% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       2358475      1.79%     97.21% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead      2122741      1.61%     98.83% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite      1547884      1.17%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        131748252                       # Class of committed instruction
system.cpu0.commit.refs                      39064217                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  128499748                       # Number of Instructions Simulated
system.cpu0.committedOps                    131748252                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              6.841864                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        6.841864                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            750360497                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              1613862                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            24668884                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             216509714                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                31190889                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 80461895                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               3216576                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              4020084                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              6825804                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   56808713                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 27750416                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    835178664                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               484467                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          578                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     271631683                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 168                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           61                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                9655590                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.064616                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          32048395                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          32652228                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.308961                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         872055661                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.323242                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.867294                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               699553341     80.22%     80.22% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               122070565     14.00%     94.22% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                23343990      2.68%     96.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                11843025      1.36%     98.25% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 8851956      1.02%     99.27% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  469329      0.05%     99.32% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 2876148      0.33%     99.65% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1792720      0.21%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1254587      0.14%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           872055661                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                 10139821                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                 8092080                       # number of floating regfile writes
system.cpu0.idleCycles                        7122125                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             3645053                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                31930172                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.218022                       # Inst execution rate
system.cpu0.iew.exec_refs                    67045287                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   5066865                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              125713448                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             50378873                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2784431                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1651798                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             6184647                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          200287812                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             61978422                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          2081174                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            191680001                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                754220                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            128754016                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               3216576                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            129940759                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      3080233                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           10058                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          212                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         9983                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           66                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     16107398                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      1391916                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          9983                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       852682                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       2792371                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                141847330                       # num instructions consuming a value
system.cpu0.iew.wb_count                    172678811                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.834107                       # average fanout of values written-back
system.cpu0.iew.wb_producers                118315894                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.196409                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     172937313                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               242428962                       # number of integer regfile reads
system.cpu0.int_regfile_writes              124691208                       # number of integer regfile writes
system.cpu0.ipc                              0.146159                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.146159                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          5317660      2.74%      2.74% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            114478209     59.08%     61.83% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                3604      0.00%     61.83% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  511      0.00%     61.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd            1243576      0.64%     62.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp             329121      0.17%     62.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt            2348261      1.21%     63.85% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     63.85% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc         884390      0.46%     64.31% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv            1194064      0.62%     64.92% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc            406389      0.21%     65.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     65.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     65.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     65.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     65.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     65.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     65.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     65.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     65.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     65.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     65.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     65.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     65.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     65.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     65.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     65.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     65.13% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            59920343     30.92%     96.06% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            2384965      1.23%     97.29% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead        3404346      1.76%     99.05% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite       1845735      0.95%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             193761174                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses               12537521                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads           24268254                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses     10221077                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes          13984065                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    4889625                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.025235                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 817584     16.72%     16.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     4      0.00%     16.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     10      0.00%     16.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                   93      0.00%     16.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    2      0.00%     16.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                  753      0.02%     16.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     16.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc           165795      3.39%     20.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv               477448      9.76%     29.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc               25994      0.53%     30.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     30.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     30.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     30.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     30.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     30.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     30.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     30.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     30.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     30.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     30.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     30.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     30.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     30.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     30.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     30.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     30.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     30.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     30.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     30.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     30.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     30.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     30.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     30.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     30.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     30.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     30.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     30.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     30.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     30.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     30.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     30.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     30.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     30.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     30.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     30.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     30.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               3151814     64.46%     94.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                38574      0.79%     95.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead           208527      4.26%     99.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite            3027      0.06%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             180795618                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        1240954930                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    162457734                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        254853262                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 191010176                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                193761174                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            9277636                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       68539644                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           755549                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       1886975                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     33488177                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    872055661                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.222189                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.709655                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          756403821     86.74%     86.74% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           73980730      8.48%     95.22% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           23635481      2.71%     97.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            7383906      0.85%     98.78% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5813344      0.67%     99.45% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2438344      0.28%     99.72% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1994582      0.23%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             298448      0.03%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             107005      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      872055661                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.220389                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         15940436                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          672339                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            50378873                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            6184647                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads               11154307                       # number of misc regfile reads
system.cpu0.misc_regfile_writes               5660196                       # number of misc regfile writes
system.cpu0.numCycles                       879177786                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    35766901                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              331827822                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             99005514                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               7770488                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                37348110                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              74594231                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              3070301                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            279639113                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             206672637                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          156953020                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 79523864                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               6815806                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               3216576                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             88735461                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                57947573                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups         12856207                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       266782906                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     331403828                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts           1898670                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 38850159                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts       1901172                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1054827997                       # The number of ROB reads
system.cpu0.rob.rob_writes                  412538493                       # The number of ROB writes
system.cpu0.timesIdled                          86910                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 3881                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.026203                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               30911153                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            31215125                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          4539513                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         53061608                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             55205                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          85205                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           30000                       # Number of indirect misses.
system.cpu1.branchPred.lookups               54542916                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         6007                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        900612                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          3063180                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  24753895                       # Number of branches committed
system.cpu1.commit.bw_lim_events              7406439                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        7543016                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       67896027                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           127468615                       # Number of instructions committed
system.cpu1.commit.committedOps             130787363                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    858895444                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.152274                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.852401                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    808171504     94.09%     94.09% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     27593711      3.21%     97.31% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      8884336      1.03%     98.34% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3153119      0.37%     98.71% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2394743      0.28%     98.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       815367      0.09%     99.08% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       275271      0.03%     99.11% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       200954      0.02%     99.14% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      7406439      0.86%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    858895444                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                   9040520                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               63615                       # Number of function calls committed.
system.cpu1.commit.int_insts                121323619                       # Number of committed integer instructions.
system.cpu1.commit.loads                     34209602                       # Number of loads committed
system.cpu1.commit.membars                    5425498                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      5425498      4.15%      4.15% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        81197267     62.08%     66.23% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            268      0.00%     66.23% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             192      0.00%     66.23% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd       1145288      0.88%     67.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp        309456      0.24%     67.34% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt       1983207      1.52%     68.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     68.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc       837887      0.64%     69.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv       1147327      0.88%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc          106      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.38% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       33036283     25.26%     95.64% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       2087335      1.60%     97.23% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead      2073931      1.59%     98.82% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite      1543318      1.18%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        130787363                       # Class of committed instruction
system.cpu1.commit.refs                      38740867                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  127468615                       # Number of Instructions Simulated
system.cpu1.committedOps                    130787363                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.849952                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.849952                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            751764908                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred              1480672                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            24137118                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             214388025                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                29683427                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 77943742                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               3076382                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              3391788                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              6861238                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   54542916                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 27455410                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    833918439                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               463577                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           89                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     267158240                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                  43                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles          532                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                9105478                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.062467                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          30857855                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          30966358                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.305969                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         869329697                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.316205                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.840390                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               697011187     80.18%     80.18% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               123324545     14.19%     94.36% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                23197124      2.67%     97.03% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                12262251      1.41%     98.44% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 8376831      0.96%     99.41% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  485361      0.06%     99.46% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 1601967      0.18%     99.65% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                 1728386      0.20%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                 1342045      0.15%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           869329697                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                  9802766                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                 7799165                       # number of floating regfile writes
system.cpu1.idleCycles                        3824223                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             3488380                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                31788687                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.217229                       # Inst execution rate
system.cpu1.iew.exec_refs                    66480560                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   4799720                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              126659415                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             50211437                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2761637                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1630574                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             5840624                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          198032235                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             61680840                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2015848                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            189674075                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                754698                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            128479320                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               3076382                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            129666707                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      3033375                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads            5798                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           75                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         9738                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     16001835                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1309359                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          9738                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       851425                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       2636955                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                140793671                       # num instructions consuming a value
system.cpu1.iew.wb_count                    170889491                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.833440                       # average fanout of values written-back
system.cpu1.iew.wb_producers                117343114                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.195715                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     171152589                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               239727981                       # number of integer regfile reads
system.cpu1.int_regfile_writes              123526132                       # number of integer regfile writes
system.cpu1.ipc                              0.145986                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.145986                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          5429539      2.83%      2.83% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            113133185     59.02%     61.85% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 295      0.00%     61.85% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  192      0.00%     61.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd            1194887      0.62%     62.47% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp             329102      0.17%     62.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt            2249094      1.17%     63.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     63.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc         838024      0.44%     64.26% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv            1147635      0.60%     64.86% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc            399331      0.21%     65.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.06% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            59698088     31.14%     96.21% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            2107246      1.10%     97.31% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead        3322766      1.73%     99.04% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite       1840539      0.96%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             191689923                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses               12150669                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads           23544983                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses      9922303                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes          13639392                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    4760530                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.024835                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 795299     16.71%     16.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     16.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     16.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                   95      0.00%     16.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    4      0.00%     16.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                  672      0.01%     16.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     16.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc           154332      3.24%     19.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv               445304      9.35%     29.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc               24993      0.53%     29.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     29.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     29.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     29.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     29.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     29.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     29.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     29.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     29.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     29.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     29.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     29.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     29.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     29.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     29.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     29.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     29.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     29.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     29.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     29.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     29.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     29.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     29.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     29.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     29.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     29.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     29.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     29.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     29.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     29.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     29.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     29.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     29.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     29.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     29.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     29.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     29.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               3123216     65.61%     95.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                12724      0.27%     95.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead           200947      4.22%     99.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite            2944      0.06%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             178870245                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1234672567                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    160967188                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        251647451                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 188724711                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                191689923                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            9307524                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       67244872                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           747477                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       1764508                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     33128708                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    869329697                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.220503                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.708677                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          755443328     86.90%     86.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           72500301      8.34%     95.24% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           23232963      2.67%     97.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            7525382      0.87%     98.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            5850834      0.67%     99.45% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            2419301      0.28%     99.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1959193      0.23%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             294609      0.03%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             103786      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      869329697                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.219537                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         16484175                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          716035                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            50211437                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            5840624                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads               10677357                       # number of misc regfile reads
system.cpu1.misc_regfile_writes               5423271                       # number of misc regfile writes
system.cpu1.numCycles                       873153920                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    41721497                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              331675758                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             98228156                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               7551756                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                35754943                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              74156381                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              2940605                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            276308057                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             204441609                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          155159968                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 77159665                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               5973064                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               3076382                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             87505253                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                56931812                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups         12486074                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       263821983                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles     334157696                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts           1861679                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 39759281                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts       1864455                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  1050147500                       # The number of ROB reads
system.cpu1.rob.rob_writes                  407805007                       # The number of ROB writes
system.cpu1.timesIdled                          45319                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.338342                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               31056725                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            31263583                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          4510038                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         52993796                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             55828                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          87583                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses           31755                       # Number of indirect misses.
system.cpu2.branchPred.lookups               54431114                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         5980                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        875192                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          3043809                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  24509636                       # Number of branches committed
system.cpu2.commit.bw_lim_events              7463758                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        7283646                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       68056107                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts           126660946                       # Number of instructions committed
system.cpu2.commit.committedOps             129862605                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    852563836                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.152320                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.856164                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    802703214     94.15%     94.15% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     26951643      3.16%     97.31% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      8692462      1.02%     98.33% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      3130537      0.37%     98.70% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4      2369794      0.28%     98.98% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       772634      0.09%     99.07% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       276541      0.03%     99.10% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       203253      0.02%     99.12% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      7463758      0.88%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    852563836                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                   9206276                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               63771                       # Number of function calls committed.
system.cpu2.commit.int_insts                120534473                       # Number of committed integer instructions.
system.cpu2.commit.loads                     33895203                       # Number of loads committed
system.cpu2.commit.membars                    5237328                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      5237328      4.03%      4.03% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        80739242     62.17%     66.21% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            268      0.00%     66.21% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             192      0.00%     66.21% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd       1173355      0.90%     67.11% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp        309456      0.24%     67.35% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt       2036669      1.57%     68.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     68.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc       863282      0.66%     69.58% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv       1172722      0.90%     70.48% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc          133      0.00%     70.48% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     70.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     70.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     70.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     70.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     70.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     70.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     70.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     70.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     70.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     70.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     70.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     70.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     70.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     70.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     70.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     70.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     70.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     70.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     70.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     70.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     70.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     70.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     70.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     70.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     70.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     70.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     70.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     70.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     70.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     70.48% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       32668398     25.16%     95.64% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       2010901      1.55%     97.19% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead      2101997      1.62%     98.81% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite      1548662      1.19%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total        129862605                       # Class of committed instruction
system.cpu2.commit.refs                      38329958                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                  126660946                       # Number of Instructions Simulated
system.cpu2.committedOps                    129862605                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              6.843969                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        6.843969                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            745940486                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred              1468526                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            24088778                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts             213652717                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                29536645                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 77620510                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               3056814                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts              3282968                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              6852233                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   54431114                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 27249576                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    827955545                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               459411                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles          138                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                     265264747                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                  26                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles           64                       # Number of stall cycles due to pending traps
system.cpu2.fetch.SquashCycles                9046104                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.062791                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          30527863                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          31112553                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.306005                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         863006688                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.316684                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.845181                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               692692287     80.26%     80.26% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1               121519959     14.08%     94.35% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                22998153      2.66%     97.01% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                11929925      1.38%     98.39% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 8537065      0.99%     99.38% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  423430      0.05%     99.43% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                 1878116      0.22%     99.65% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                 1761829      0.20%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                 1265924      0.15%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           863006688                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                  9986089                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                 7954196                       # number of floating regfile writes
system.cpu2.idleCycles                        3856880                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             3474872                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                31577603                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.218127                       # Inst execution rate
system.cpu2.iew.exec_refs                    66130268                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   4701235                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              127084294                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             49828534                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           2659299                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1647088                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             5713253                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts          197271852                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             61429033                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          2035667                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts            189086254                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                754666                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents            128375130                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               3056814                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles            129569410                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked      3053210                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads            5496                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           77                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         9687                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads     15933331                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      1278498                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          9687                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       841887                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       2632985                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                140760189                       # num instructions consuming a value
system.cpu2.iew.wb_count                    170202037                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.833851                       # average fanout of values written-back
system.cpu2.iew.wb_producers                117373030                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.196342                       # insts written-back per cycle
system.cpu2.iew.wb_sent                     170461060                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads               238985168                       # number of integer regfile reads
system.cpu2.int_regfile_writes              123105278                       # number of integer regfile writes
system.cpu2.ipc                              0.146114                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.146114                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          5240846      2.74%      2.74% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu            112976895     59.11%     61.85% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 289      0.00%     61.85% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  192      0.00%     61.85% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd            1222405      0.64%     62.49% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp             329343      0.17%     62.67% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt            2301456      1.20%     63.87% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     63.87% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc         863433      0.45%     64.32% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv            1173093      0.61%     64.94% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc            394825      0.21%     65.14% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     65.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     65.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     65.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     65.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     65.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     65.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     65.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     65.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     65.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     65.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     65.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     65.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     65.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     65.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     65.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     65.14% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            59375331     31.07%     96.21% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            2031313      1.06%     97.27% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead        3369256      1.76%     99.04% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite       1843244      0.96%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total             191121921                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses               12363928                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads           23931979                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses     10080249                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes          13779440                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    4815181                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.025194                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 804562     16.71%     16.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     16.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     16.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                   79      0.00%     16.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    3      0.00%     16.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                  663      0.01%     16.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     16.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc           160961      3.34%     20.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv               471013      9.78%     29.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc               24661      0.51%     30.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     30.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     30.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     30.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     30.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     30.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     30.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     30.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     30.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     30.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     30.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     30.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     30.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     30.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     30.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     30.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     30.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     30.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     30.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     30.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     30.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     30.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     30.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     30.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     30.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     30.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     30.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     30.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     30.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     30.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     30.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     30.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     30.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     30.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     30.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     30.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     30.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead               3131322     65.03%     95.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                12424      0.26%     95.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead           206462      4.29%     99.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite            3031      0.06%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses             178332328                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads        1226883313                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses    160121788                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes        250911216                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                 188297027                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                191121921                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            8974825                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       67409247                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           749581                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved       1691179                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     33061789                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    863006688                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.221461                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.711531                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          749770684     86.88%     86.88% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           71957067      8.34%     95.22% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           23049316      2.67%     97.89% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            7548528      0.87%     98.76% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            5868585      0.68%     99.44% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5            2435187      0.28%     99.72% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6            1976187      0.23%     99.95% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             295831      0.03%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             105303      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      863006688                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.220475                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads         16184283                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          715418                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            49828534                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            5713253                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads               10936529                       # number of misc regfile reads
system.cpu2.misc_regfile_writes               5555617                       # number of misc regfile writes
system.cpu2.numCycles                       866863568                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    48011826                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              332406525                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             97761281                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               7609912                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                35576044                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents              74716925                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents              3016130                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            275674746                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts             203769164                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands          154987850                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 76843017                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               5635038                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               3056814                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             87747907                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                57226569                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups         12652907                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups       263021839                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles     327376381                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts           1783713                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 39724842                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts       1786663                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                  1042992946                       # The number of ROB reads
system.cpu2.rob.rob_writes                  406284325                       # The number of ROB writes
system.cpu2.timesIdled                          44718                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            99.414036                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               31129871                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            31313356                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          4441370                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         53316437                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             56050                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          83706                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           27656                       # Number of indirect misses.
system.cpu3.branchPred.lookups               54731654                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         6015                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        859113                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          3005370                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  24428827                       # Number of branches committed
system.cpu3.commit.bw_lim_events              7469453                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        7173616                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       68521629                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts           126394702                       # Number of instructions committed
system.cpu3.commit.committedOps             129549350                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    853251604                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.151830                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.855388                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    803516317     94.17%     94.17% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     26947370      3.16%     97.33% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      8628881      1.01%     98.34% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      3112640      0.36%     98.71% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4      2307764      0.27%     98.98% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       794209      0.09%     99.07% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       276217      0.03%     99.10% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       198753      0.02%     99.12% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      7469453      0.88%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    853251604                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                   9272226                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               64174                       # Number of function calls committed.
system.cpu3.commit.int_insts                120284014                       # Number of committed integer instructions.
system.cpu3.commit.loads                     33780852                       # Number of loads committed
system.cpu3.commit.membars                    5158637                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      5158637      3.98%      3.98% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        80593674     62.21%     66.19% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            304      0.00%     66.19% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             192      0.00%     66.19% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd       1184455      0.91%     67.11% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp        309456      0.24%     67.35% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt       2058275      1.59%     68.94% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     68.94% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc       873788      0.67%     69.61% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv       1183228      0.91%     70.52% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc           73      0.00%     70.52% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     70.52% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     70.52% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     70.52% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     70.52% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     70.52% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     70.52% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     70.52% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     70.52% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     70.52% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     70.52% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     70.52% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     70.52% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     70.52% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     70.52% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     70.52% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     70.52% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     70.52% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     70.52% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     70.52% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     70.52% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.52% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.52% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     70.52% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     70.52% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     70.52% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.52% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.52% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     70.52% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     70.52% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     70.52% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.52% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     70.52% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.52% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     70.52% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     70.52% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     70.52% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       32526864     25.11%     95.63% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       1997453      1.54%     97.17% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead      2113101      1.63%     98.80% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite      1549850      1.20%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total        129549350                       # Class of committed instruction
system.cpu3.commit.refs                      38187268                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                  126394702                       # Number of Instructions Simulated
system.cpu3.committedOps                    129549350                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              6.863478                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        6.863478                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            746523095                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred              1438270                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            24118084                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts             213330411                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                29419965                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 77871289                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               3018454                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts              3408909                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              6859405                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   54731654                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 27278215                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    828748109                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               463613                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles          199                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                     266114422                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                  29                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingTrapStallCycles          285                       # Number of stall cycles due to pending traps
system.cpu3.fetch.SquashCycles                8908918                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.063091                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          30489127                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          31185921                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.306758                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         863692208                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.317664                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.848602                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               693260570     80.27%     80.27% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1               121407526     14.06%     94.32% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                23002109      2.66%     96.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                11919151      1.38%     98.37% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 8648800      1.00%     99.37% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  411880      0.05%     99.42% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                 2010197      0.23%     99.65% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                 1777161      0.21%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                 1254814      0.15%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           863692208                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                 10063873                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                 8021013                       # number of floating regfile writes
system.cpu3.idleCycles                        3815023                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             3444683                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                31551948                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.218240                       # Inst execution rate
system.cpu3.iew.exec_refs                    66209548                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   4671473                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              127292388                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             49726737                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           2663399                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          1472772                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             5716243                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts          197422156                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             61538075                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          2025502                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts            189324545                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                755721                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents            129776166                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               3018454                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles            130974364                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked      3086308                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads            7076                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses          109                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         9662                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads     15945885                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      1309827                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          9662                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       836545                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       2608138                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                140810184                       # num instructions consuming a value
system.cpu3.iew.wb_count                    170238159                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.834259                       # average fanout of values written-back
system.cpu3.iew.wb_producers                117472179                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.196238                       # insts written-back per cycle
system.cpu3.iew.wb_sent                     170496637                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads               239275708                       # number of integer regfile reads
system.cpu3.int_regfile_writes              123178070                       # number of integer regfile writes
system.cpu3.ipc                              0.145699                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.145699                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          5162240      2.70%      2.70% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu            113153692     59.13%     61.83% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 333      0.00%     61.83% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  192      0.00%     61.83% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd            1233257      0.64%     62.48% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp             329515      0.17%     62.65% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt            2321111      1.21%     63.86% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     63.86% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc         873948      0.46%     64.32% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv            1183534      0.62%     64.94% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc            398584      0.21%     65.15% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     65.15% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     65.15% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     65.15% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     65.15% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     65.15% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     65.15% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     65.15% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     65.15% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     65.15% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     65.15% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.15% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     65.15% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     65.15% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.15% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.15% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.15% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.15% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.15% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.15% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     65.15% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.15% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.15% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.15% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.15% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.15% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.15% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.15% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     65.15% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     65.15% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.15% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.15% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.15% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.15% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.15% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.15% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     65.15% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            59428257     31.06%     96.20% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            2016716      1.05%     97.26% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead        3404423      1.78%     99.04% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite       1844245      0.96%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total             191350047                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses               12451440                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads           24112650                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses     10148567                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes          13857564                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    4852218                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.025358                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 816112     16.82%     16.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     16.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     16.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                  113      0.00%     16.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    2      0.00%     16.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                  791      0.02%     16.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     16.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc           157763      3.25%     20.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv               463386      9.55%     29.64% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc               25624      0.53%     30.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     30.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     30.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     30.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     30.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     30.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     30.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     30.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     30.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     30.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     30.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     30.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     30.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     30.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     30.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     30.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     30.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     30.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     30.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     30.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     30.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     30.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     30.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     30.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     30.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     30.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     30.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     30.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     30.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     30.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     30.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     30.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     30.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     30.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     30.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     30.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     30.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead               3161358     65.15%     95.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                11925      0.25%     95.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead           212019      4.37%     99.94% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite            3125      0.06%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses             178588585                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads        1227891816                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses    160089592                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes        251446951                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                 188511308                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                191350047                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            8910848                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       67872806                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           759946                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved       1737232                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     33173925                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    863692208                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.221549                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.711915                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          750305351     86.87%     86.87% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           72089020      8.35%     95.22% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2           23103636      2.67%     97.89% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            7487312      0.87%     98.76% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            5853615      0.68%     99.44% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5            2451956      0.28%     99.72% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6            1998277      0.23%     99.95% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             296411      0.03%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8             106630      0.01%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      863692208                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.220575                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads         15846789                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          703745                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            49726737                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            5716243                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads               11042595                       # number of misc regfile reads
system.cpu3.misc_regfile_writes               5609275                       # number of misc regfile writes
system.cpu3.numCycles                       867507231                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    47368141                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              334486288                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             97604693                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               7625564                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                35336580                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents              75084543                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents              3090952                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups            275628439                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts             203603798                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands          154932326                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 77207494                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               5854459                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               3018454                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             88349984                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                57327633                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups         12741704                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups       262886735                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles     325293408                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts           1804371                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 39607350                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts       1807376                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                  1043826662                       # The number of ROB reads
system.cpu3.rob.rob_writes                  406586515                       # The number of ROB writes
system.cpu3.timesIdled                          45343                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued         35128555                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              1694194                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            51690214                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull           12830866                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1159056                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     58694410                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     115986106                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      3104923                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      1703810                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     31663385                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     26762663                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     65444998                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       28466473                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 457472343000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           55177193                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5799858                       # Transaction distribution
system.membus.trans_dist::CleanEvict         51500058                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            25368                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          27377                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq            2                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3455811                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3454729                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      55177200                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           314                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    174617910                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              174617910                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   4123633920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              4123633920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            41916                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          58686072                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                58686072    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            58686072                       # Request fanout histogram
system.membus.respLayer1.occupancy       300613284048                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             65.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        158553763505                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              34.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               3042                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples         1522                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    15795873.521682                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   110082674.576043                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10         1522    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        10500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value   1746539500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total           1522                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   433431023500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED  24041319500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 457472343000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     27199620                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        27199620                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     27199620                       # number of overall hits
system.cpu2.icache.overall_hits::total       27199620                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        49956                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         49956                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        49956                       # number of overall misses
system.cpu2.icache.overall_misses::total        49956                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   3663185998                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   3663185998                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   3663185998                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   3663185998                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     27249576                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     27249576                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     27249576                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     27249576                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.001833                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.001833                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.001833                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.001833                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 73328.248819                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 73328.248819                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 73328.248819                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 73328.248819                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         4495                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               95                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    47.315789                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        46026                       # number of writebacks
system.cpu2.icache.writebacks::total            46026                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         3930                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         3930                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         3930                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         3930                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        46026                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        46026                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        46026                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        46026                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   3354681499                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   3354681499                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   3354681499                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   3354681499                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.001689                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.001689                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.001689                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.001689                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 72886.661865                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 72886.661865                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 72886.661865                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 72886.661865                       # average overall mshr miss latency
system.cpu2.icache.replacements                 46026                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     27199620                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       27199620                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        49956                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        49956                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   3663185998                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   3663185998                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     27249576                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     27249576                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.001833                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.001833                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 73328.248819                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 73328.248819                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         3930                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         3930                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        46026                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        46026                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   3354681499                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   3354681499                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.001689                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.001689                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 72886.661865                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 72886.661865                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 457472343000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           27583126                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            46058                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           598.878067                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         54545178                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        54545178                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 457472343000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     33888613                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        33888613                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     33888613                       # number of overall hits
system.cpu2.dcache.overall_hits::total       33888613                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data     11815854                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      11815854                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data     11815854                       # number of overall misses
system.cpu2.dcache.overall_misses::total     11815854                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 1340807110320                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 1340807110320                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 1340807110320                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 1340807110320                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     45704467                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     45704467                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     45704467                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     45704467                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.258527                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.258527                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.258527                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.258527                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 113475.260470                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 113475.260470                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 113475.260470                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 113475.260470                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs    248751796                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        26058                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs          3301679                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            206                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    75.341000                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   126.495146                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      7403802                       # number of writebacks
system.cpu2.dcache.writebacks::total          7403802                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      5039597                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      5039597                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      5039597                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      5039597                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      6776257                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      6776257                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      6776257                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      6776257                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 825659316145                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 825659316145                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 825659316145                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 825659316145                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.148262                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.148262                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.148262                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.148262                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 121845.927058                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 121845.927058                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 121845.927058                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 121845.927058                       # average overall mshr miss latency
system.cpu2.dcache.replacements               7403802                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     32830262                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       32830262                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data     10482259                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     10482259                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 1201395577500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 1201395577500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     43312521                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     43312521                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.242015                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.242015                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 114612.277516                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 114612.277516                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      4094771                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      4094771                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data      6387488                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      6387488                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data 779908537000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 779908537000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.147474                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.147474                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 122099.413259                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 122099.413259                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      1058351                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1058351                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      1333595                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1333595                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 139411532820                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 139411532820                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      2391946                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      2391946                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.557536                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.557536                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 104538.134006                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 104538.134006                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       944826                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       944826                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       388769                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       388769                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  45750779145                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  45750779145                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.162533                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.162533                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 117681.140073                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 117681.140073                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data      1166781                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total      1166781                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         3712                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         3712                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     76641500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     76641500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data      1170493                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total      1170493                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.003171                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.003171                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 20646.955819                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 20646.955819                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          371                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          371                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data         3341                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         3341                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     57568000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     57568000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.002854                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.002854                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 17230.769231                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 17230.769231                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data      1159522                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total      1159522                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         7725                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         7725                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     86365000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     86365000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data      1167247                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total      1167247                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.006618                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.006618                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data 11179.935275                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 11179.935275                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         7606                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         7606                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     78994000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     78994000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.006516                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.006516                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data 10385.748094                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 10385.748094                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      3479500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      3479500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      3244500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      3244500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       208293                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         208293                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       666899                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       666899                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  72867054785                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  72867054785                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       875192                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       875192                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.762003                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.762003                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 109262.504195                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 109262.504195                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       666899                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       666899                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  72200155785                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  72200155785                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.762003                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.762003                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 108262.504195                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 108262.504195                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 457472343000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.639471                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           43883296                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          7440101                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             5.898212                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.639471                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.988733                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.988733                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        105274871                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       105274871                       # Number of data accesses
system.cpu3.numPwrStateTransitions               3124                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples         1563                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    15175629.878439                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   120418142.206141                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10         1563    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value   2640482000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total           1563                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   433752833500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED  23719509500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 457472343000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     27226202                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        27226202                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     27226202                       # number of overall hits
system.cpu3.icache.overall_hits::total       27226202                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        52013                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         52013                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        52013                       # number of overall misses
system.cpu3.icache.overall_misses::total        52013                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   3704184497                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   3704184497                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   3704184497                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   3704184497                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     27278215                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     27278215                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     27278215                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     27278215                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.001907                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.001907                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.001907                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.001907                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 71216.513122                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 71216.513122                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 71216.513122                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 71216.513122                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         5100                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs              121                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    42.148760                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        47988                       # number of writebacks
system.cpu3.icache.writebacks::total            47988                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         4025                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         4025                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         4025                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         4025                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        47988                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        47988                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        47988                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        47988                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   3389036499                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   3389036499                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   3389036499                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   3389036499                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.001759                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.001759                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.001759                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.001759                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 70622.582708                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 70622.582708                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 70622.582708                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 70622.582708                       # average overall mshr miss latency
system.cpu3.icache.replacements                 47988                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     27226202                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       27226202                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        52013                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        52013                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   3704184497                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   3704184497                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     27278215                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     27278215                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.001907                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.001907                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 71216.513122                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 71216.513122                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         4025                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         4025                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        47988                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        47988                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   3389036499                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   3389036499                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.001759                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.001759                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 70622.582708                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 70622.582708                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 457472343000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           27432085                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            48020                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           571.263744                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         54604418                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        54604418                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 457472343000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     33752711                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        33752711                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     33752711                       # number of overall hits
system.cpu3.dcache.overall_hits::total       33752711                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data     11872026                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      11872026                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data     11872026                       # number of overall misses
system.cpu3.dcache.overall_misses::total     11872026                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 1351454829023                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 1351454829023                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 1351454829023                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 1351454829023                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     45624737                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     45624737                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     45624737                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     45624737                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.260210                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.260210                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.260210                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.260210                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 113835.231579                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 113835.231579                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 113835.231579                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 113835.231579                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs    251432175                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        21668                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs          3337473                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            210                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    75.336093                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   103.180952                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      7437513                       # number of writebacks
system.cpu3.dcache.writebacks::total          7437513                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      5057063                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      5057063                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      5057063                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      5057063                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data      6814963                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      6814963                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data      6814963                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      6814963                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 831393968334                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 831393968334                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 831393968334                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 831393968334                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.149370                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.149370                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.149370                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.149370                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 121995.375226                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 121995.375226                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 121995.375226                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 121995.375226                       # average overall mshr miss latency
system.cpu3.dcache.replacements               7437511                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     32697649                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       32697649                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data     10532053                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total     10532053                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 1208566380000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 1208566380000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     43229702                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     43229702                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.243630                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.243630                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 114751.262646                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 114751.262646                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      4108503                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      4108503                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data      6423550                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      6423550                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data 784913998000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 784913998000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.148591                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.148591                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 122193.179472                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 122193.179472                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1055062                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1055062                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      1339973                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1339973                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 142888449023                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 142888449023                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      2395035                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      2395035                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.559480                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.559480                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 106635.319535                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 106635.319535                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       948560                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       948560                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       391413                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       391413                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  46479970334                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  46479970334                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.163427                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.163427                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 118749.173722                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 118749.173722                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data      1151472                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total      1151472                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         3708                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         3708                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     77315000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     77315000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data      1155180                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total      1155180                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.003210                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.003210                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 20850.862999                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 20850.862999                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          377                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          377                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data         3331                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         3331                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     57312000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     57312000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.002884                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.002884                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 17205.643951                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 17205.643951                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data      1144371                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total      1144371                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         7499                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         7499                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     84943500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     84943500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data      1151870                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total      1151870                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.006510                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.006510                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data 11327.310308                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 11327.310308                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         7375                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         7375                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     77810500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     77810500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.006403                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.006403                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data 10550.576271                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 10550.576271                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      3289500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      3289500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      3047500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      3047500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       196610                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         196610                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       662503                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       662503                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  72815780212                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  72815780212                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       859113                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       859113                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.771148                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.771148                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 109910.113935                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 109910.113935                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_hits::.cpu3.data            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       662502                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       662502                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  72153277212                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  72153277212                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.771147                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.771147                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 108910.278327                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 108910.278327                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 457472343000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.577524                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           43739871                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          7473925                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             5.852329                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.577524                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.986798                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.986798                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        105055699                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       105055699                       # Number of data accesses
system.cpu0.numPwrStateTransitions               1902                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          951                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    18805390.115668                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   138961218.907159                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          951    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2478054500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            951                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   439588417000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED  17883926000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 457472343000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     27656666                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        27656666                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     27656666                       # number of overall hits
system.cpu0.icache.overall_hits::total       27656666                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        93745                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         93745                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        93745                       # number of overall misses
system.cpu0.icache.overall_misses::total        93745                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   6293254484                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   6293254484                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   6293254484                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   6293254484                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     27750411                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     27750411                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     27750411                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     27750411                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.003378                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.003378                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.003378                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.003378                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 67131.628183                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 67131.628183                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 67131.628183                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 67131.628183                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        12823                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              274                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    46.799270                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        86414                       # number of writebacks
system.cpu0.icache.writebacks::total            86414                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         7317                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         7317                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         7317                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         7317                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        86428                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        86428                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        86428                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        86428                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   5785556485                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   5785556485                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   5785556485                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   5785556485                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.003114                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.003114                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.003114                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.003114                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 66940.765551                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 66940.765551                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 66940.765551                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 66940.765551                       # average overall mshr miss latency
system.cpu0.icache.replacements                 86414                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     27656666                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       27656666                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        93745                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        93745                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   6293254484                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   6293254484                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     27750411                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     27750411                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.003378                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.003378                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 67131.628183                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 67131.628183                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         7317                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         7317                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        86428                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        86428                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   5785556485                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   5785556485                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.003114                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.003114                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 66940.765551                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 66940.765551                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 457472343000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999982                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           27743343                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            86459                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           320.884385                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999982                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         55587249                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        55587249                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 457472343000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     34335325                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        34335325                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     34335325                       # number of overall hits
system.cpu0.dcache.overall_hits::total       34335325                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     12127139                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      12127139                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     12127139                       # number of overall misses
system.cpu0.dcache.overall_misses::total     12127139                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1360528968822                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1360528968822                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1360528968822                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1360528968822                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     46462464                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     46462464                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     46462464                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     46462464                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.261009                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.261009                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.261009                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.261009                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 112188.783259                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 112188.783259                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 112188.783259                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 112188.783259                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    249714297                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        23613                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          3337988                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            217                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    74.809825                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   108.815668                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      7496244                       # number of writebacks
system.cpu0.dcache.writebacks::total          7496244                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      5271583                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      5271583                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      5271583                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      5271583                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      6855556                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      6855556                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      6855556                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      6855556                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 830485171360                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 830485171360                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 830485171360                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 830485171360                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.147550                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.147550                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.147550                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.147550                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 121140.454744                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 121140.454744                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 121140.454744                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 121140.454744                       # average overall mshr miss latency
system.cpu0.dcache.replacements               7496242                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     33205880                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       33205880                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     10536918                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     10536918                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1200280326000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1200280326000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     43742798                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     43742798                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.240883                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.240883                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 113911.897767                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 113911.897767                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      4111979                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      4111979                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      6424939                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      6424939                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 780945045500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 780945045500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.146880                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.146880                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 121549.021010                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 121549.021010                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1129445                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1129445                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1590221                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1590221                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 160248642822                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 160248642822                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      2719666                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      2719666                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.584712                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.584712                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 100771.303374                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 100771.303374                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1159604                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1159604                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       430617                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       430617                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  49540125860                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  49540125860                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.158335                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.158335                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 115044.519515                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 115044.519515                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data      1185134                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      1185134                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         3954                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         3954                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     85435000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     85435000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data      1189088                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      1189088                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.003325                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.003325                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 21607.233182                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 21607.233182                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          907                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          907                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data         3047                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         3047                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data     49039500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     49039500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002562                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002562                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 16094.355103                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16094.355103                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data      1178124                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      1178124                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         8320                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         8320                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     95343000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     95343000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data      1186444                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      1186444                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.007013                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.007013                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 11459.495192                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 11459.495192                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         8224                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         8224                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     87250000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     87250000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.006932                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.006932                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 10609.192607                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 10609.192607                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data      1753000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total      1753000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data      1622000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total      1622000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       209322                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         209322                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       677061                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       677061                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  73523281662                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  73523281662                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       886383                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       886383                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.763847                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.763847                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 108591.813237                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 108591.813237                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            9                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            9                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       677052                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       677052                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  72846159162                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  72846159162                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.763837                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.763837                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 107593.152612                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 107593.152612                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 457472343000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.768378                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           44454313                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          7528869                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             5.904514                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.768378                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.992762                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.992762                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        106977595                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       106977595                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 457472343000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               36351                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              874893                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               21357                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              865461                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               20443                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              857351                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               22050                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              847049                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3544955                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              36351                       # number of overall hits
system.l2.overall_hits::.cpu0.data             874893                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              21357                       # number of overall hits
system.l2.overall_hits::.cpu1.data             865461                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              20443                       # number of overall hits
system.l2.overall_hits::.cpu2.data             857351                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              22050                       # number of overall hits
system.l2.overall_hits::.cpu3.data             847049                       # number of overall hits
system.l2.overall_hits::total                 3544955                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             50070                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           6617205                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             26037                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           6542064                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             25583                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           6546666                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst             25938                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           6591072                       # number of demand (read+write) misses
system.l2.demand_misses::total               26424635                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            50070                       # number of overall misses
system.l2.overall_misses::.cpu0.data          6617205                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            26037                       # number of overall misses
system.l2.overall_misses::.cpu1.data          6542064                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            25583                       # number of overall misses
system.l2.overall_misses::.cpu2.data          6546666                       # number of overall misses
system.l2.overall_misses::.cpu3.inst            25938                       # number of overall misses
system.l2.overall_misses::.cpu3.data          6591072                       # number of overall misses
system.l2.overall_misses::total              26424635                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   5218567896                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 866720368188                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   3034339396                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 861035453661                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst   3009058859                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 861625097936                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst   3026857430                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 867303303086                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     3470973046452                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   5218567896                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 866720368188                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   3034339396                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 861035453661                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst   3009058859                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 861625097936                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst   3026857430                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 867303303086                       # number of overall miss cycles
system.l2.overall_miss_latency::total    3470973046452                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           86421                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         7492098                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           47394                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         7407525                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           46026                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         7404017                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           47988                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         7438121                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             29969590                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          86421                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        7492098                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          47394                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        7407525                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          46026                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        7404017                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          47988                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        7438121                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            29969590                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.579373                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.883225                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.549373                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.883165                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.555838                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.884205                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.540510                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.886121                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.881715                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.579373                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.883225                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.549373                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.883165                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.555838                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.884205                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.540510                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.886121                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.881715                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 104225.442301                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 130979.827312                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 116539.516688                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 131615.259903                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 117619.468358                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 131612.808403                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 116695.868224                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 131587.593503                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 131353.679869                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 104225.442301                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 130979.827312                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 116539.516688                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 131615.259903                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 117619.468358                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 131612.808403                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 116695.868224                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 131587.593503                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 131353.679869                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs           98550868                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                   8322473                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      11.841537                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  31792510                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5799857                       # number of writebacks
system.l2.writebacks::total                   5799857                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst           2013                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         234275                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           3517                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         198463                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           3303                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data         199694                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           3278                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data         203312                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              847855                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst          2013                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        234275                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          3517                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        198463                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          3303                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data        199694                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          3278                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data        203312                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             847855                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        48057                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      6382930                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        22520                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      6343601                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst        22280                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      6346972                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst        22660                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data      6387760                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          25576780                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        48057                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      6382930                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        22520                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      6343601                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst        22280                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      6346972                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst        22660                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data      6387760                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     34027997                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         59604777                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   4582946929                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 783585831646                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   2520534443                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 780462533323                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst   2516531393                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 781216316284                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst   2533354480                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 786119747678                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 3143537796176                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   4582946929                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 783585831646                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   2520534443                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 780462533323                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst   2516531393                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 781216316284                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst   2533354480                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 786119747678                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 3575280654764                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 6718818450940                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.556080                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.851955                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.475166                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.856373                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.484074                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.857234                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.472201                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.858787                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.853424                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.556080                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.851955                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.475166                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.856373                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.484074                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.857234                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.472201                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.858787                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.988842                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 95364.815303                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 122762.717380                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 111924.264787                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 123031.466406                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 112950.242056                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 123084.884616                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 111798.520741                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 123066.575400                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 122905.924678                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 95364.815303                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 122762.717380                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 111924.264787                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 123031.466406                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 112950.242056                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 123084.884616                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 111798.520741                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 123066.575400                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 105068.795403                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 112722.818356                       # average overall mshr miss latency
system.l2.replacements                       84165197                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      6284862                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          6284862                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      6284862                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      6284862                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     21782604                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         21782604                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     21782604                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     21782604                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     34027997                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       34027997                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 3575280654764                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 3575280654764                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 105068.795403                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 105068.795403                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             476                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             654                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             663                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             680                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 2473                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          1536                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          1051                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data          1176                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data          1131                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               4894                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     11935468                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      7782960                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data      8858458                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data      8481973                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     37058859                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         2012                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         1705                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data         1839                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data         1811                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             7367                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.763419                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.616422                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.639478                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.624517                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.664314                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  7770.486979                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  7405.290200                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  7532.702381                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  7499.534041                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  7572.304659                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data           18                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data           18                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data           14                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data           18                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              68                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         1518                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         1033                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data         1162                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data         1113                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          4826                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     31859977                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     21666476                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data     24289977                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data     23838474                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    101654904                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.754473                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.605865                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.631865                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.614578                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.655083                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20988.127141                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20974.323330                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20903.594664                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 21418.215633                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 21064.008288                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           810                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           630                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           652                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           613                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               2705                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data         1754                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data         1782                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data         1668                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data         1639                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             6843                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data     29827477                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data     31352468                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data     29891970                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data     28689977                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total    119761892                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data         2564                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data         2412                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data         2320                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data         2252                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           9548                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.684087                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.738806                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.718966                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.727798                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.716695                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 17005.403079                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data 17593.977553                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data 17920.845324                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data 17504.561928                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 17501.372497                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data           17                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data           15                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data           14                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data           16                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            62                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data         1737                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data         1767                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data         1654                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data         1623                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         6781                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     36445982                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data     36181478                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data     33796487                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data     33398977                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total    139822924                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.677457                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.732587                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.712931                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.720693                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.710201                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20982.142775                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20476.218449                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20433.184401                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20578.544054                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20619.808878                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           131330                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           129674                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data           124722                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data           119800                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                505526                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         952184                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         920542                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         907665                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         910768                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3691159                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 117987780660                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 115020016103                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data 113714449392                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data 114431059624                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  461153305779                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      1083514                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1050216                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data      1032387                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data      1030568                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           4196685                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.878793                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.876526                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.879191                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.883753                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.879542                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 123912.794859                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 124948.145878                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 125282.399775                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 125642.380523                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 124934.554642                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        81785                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        54599                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data        52767                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data        54875                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           244026                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       870399                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       865943                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       854898                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       855893                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3447133                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 101590057587                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 100821187251                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  99852063248                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data 100271110772                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 402534418858                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.803311                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.824538                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.828079                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.830506                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.821394                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 116716.652463                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 116429.357649                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 116799.972918                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 117153.792322                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 116773.683771                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         36351                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         21357                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         20443                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         22050                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             100201                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        50070                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        26037                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        25583                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst        25938                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           127628                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   5218567896                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   3034339396                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst   3009058859                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst   3026857430                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  14288823581                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        86421                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        47394                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        46026                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        47988                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         227829                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.579373                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.549373                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.555838                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.540510                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.560192                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 104225.442301                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 116539.516688                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 117619.468358                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 116695.868224                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 111956.808702                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst         2013                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         3517                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         3303                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         3278                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         12111                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        48057                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        22520                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst        22280                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst        22660                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       115517                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   4582946929                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   2520534443                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst   2516531393                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst   2533354480                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  12153367245                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.556080                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.475166                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.484074                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.472201                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.507034                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 95364.815303                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 111924.264787                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 112950.242056                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 111798.520741                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 105208.473601                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       743563                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       735787                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       732629                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       727249                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2939228                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      5665021                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      5621522                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data      5639001                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data      5680304                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        22605848                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 748732587528                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 746015437558                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data 747910648544                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data 752872243462                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 2995530917092                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      6408584                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      6357309                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data      6371630                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data      6407553                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      25545076                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.883974                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.884261                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.885017                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.886501                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.884940                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 132167.663196                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 132707.020903                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 132631.763772                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 132540.836452                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 132511.327029                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       152490                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       143864                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data       146927                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data       148437                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       591718                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      5512531                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      5477658                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data      5492074                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data      5531867                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     22014130                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 681995774059                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 679641346072                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data 681364253036                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data 685848636906                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 2728850010073                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.860179                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.861632                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.861957                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.863335                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.861776                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 123717.358516                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 124075.169730                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 124063.195987                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 123981.403910                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 123959.021323                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           42                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           44                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data           22                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data           23                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               131                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          332                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          129                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           80                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           98                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             639                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     15807705                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      5104733                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data      2563743                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data      2839488                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     26315669                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          374                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          173                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data          102                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data          121                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           770                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.887701                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.745665                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.784314                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.809917                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.829870                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 47613.569277                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 39571.573643                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data 32046.787500                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data 28974.367347                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 41182.580595                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          223                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           57                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data           30                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data           34                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          344                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          109                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           72                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           50                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           64                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          295                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      2395969                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1635983                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data      1131236                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data      1474489                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      6637677                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.291444                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.416185                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.490196                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.528926                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.383117                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 21981.366972                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 22721.986111                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 22624.720000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 23038.890625                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 22500.600000                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 457472343000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 457472343000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999985                       # Cycle average of tags in use
system.l2.tags.total_refs                    90254792                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  84165717                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.072346                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      19.406724                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.083464                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        4.449492                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.029059                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        4.432382                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.030233                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        4.311840                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.031362                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        4.383908                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    26.841522                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.303230                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.001304                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.069523                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000454                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.069256                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000472                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.067373                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000490                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.068499                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.419399                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            19                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            45                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.296875                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.703125                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 548607693                       # Number of tag accesses
system.l2.tags.data_accesses                548607693                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 457472343000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3075840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     409026432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1441792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     406474304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst       1426048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data     406674688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst       1450752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data     409286016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   2113587328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         3752443200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3075840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1441792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst      1426048                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst      1450752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       7394432                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    371190912                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       371190912                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          48060                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        6391038                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          22528                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        6351161                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst          22282                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        6354292                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst          22668                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data        6395094                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     33024802                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            58631925                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5799858                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5799858                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          6723554                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        894100896                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          3151648                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        888522137                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst          3117233                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        888960162                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst          3171234                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        894668328                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   4620142311                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            8202557504                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      6723554                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      3151648                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst      3117233                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst      3171234                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         16163670                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      811395307                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            811395307                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      811395307                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         6723554                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       894100896                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         3151648                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       888522137                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst         3117233                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       888960162                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst         3171234                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       894668328                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   4620142311                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           9013952811                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5603996.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     48061.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   6303561.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     22528.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   6261597.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples     22282.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   6265380.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples     22668.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples   6306268.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  32924843.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000992489250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       348688                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       348688                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            65749169                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            5296024                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    58631929                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5799858                       # Number of write requests accepted
system.mem_ctrls.readBursts                  58631929                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5799858                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 454741                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                195862                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           3272056                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           3404101                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           3568051                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           2891015                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           2858136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           2760483                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           2299297                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           2335504                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           4855007                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           4639252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          5637401                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          3778316                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          6017985                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          3881535                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          2965287                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          3013762                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            347959                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            403815                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            480968                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            374884                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            405926                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            392591                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            326234                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            351102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            343771                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            339968                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           343800                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           325931                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           335830                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           306315                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           256123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           268785                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                      11.39                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      37.89                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 3501561900361                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               290885940000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            4592384175361                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     60187.88                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                78937.88                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       118                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 40115359                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3996386                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 68.95                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                71.31                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              58631929                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5799858                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  857346                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1072298                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1423534                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1403362                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1482311                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1449672                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 1306394                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 1251346                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 1203518                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 1579840                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                5624400                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11               15486095                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12               15339040                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                3623763                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                2187430                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                1335447                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 776829                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 437568                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                 206499                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                 130496                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   6380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  45804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  95317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 132460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 152651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 164379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 172111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 176506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 180767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 184847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 190406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 189027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 189693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 190340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 191399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 192552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 195146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  64770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  50250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  43189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  39118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  36615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  34936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  68942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                 101647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                 127955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                 148696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                 164023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                 173244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                 177809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                 179658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                 180136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                 180210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                 179966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                 179389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                 178627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                 178092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                 179267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                 191576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  64607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  12904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   4755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    197                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     19669445                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    207.529815                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   145.098461                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   219.398028                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      6943245     35.30%     35.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      8225075     41.82%     77.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      1648229      8.38%     85.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      1020182      5.19%     90.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       505176      2.57%     93.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       271906      1.38%     94.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       225349      1.15%     95.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       155430      0.79%     96.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       674853      3.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     19669445                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       348688                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     166.845911                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    101.333562                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    263.085835                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       345656     99.13%     99.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047         2102      0.60%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071          538      0.15%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095          197      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-5119           91      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-6143           43      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-7167           24      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-8191           12      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-9215            8      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-10239            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-11263            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-12287            7      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-13311            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-15359            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-17407            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-19455            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        348688                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       348688                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.071680                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.065362                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.485852                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           339246     97.29%     97.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1578      0.45%     97.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3599      1.03%     98.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2280      0.65%     99.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1221      0.35%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              439      0.13%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              151      0.04%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               83      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               58      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               16      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                7      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        348688                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             3723340032                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                29103424                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               358656128                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              3752443456                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            371190912                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      8138.94                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       784.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   8202.56                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    811.40                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        69.71                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    63.59                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.12                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  457472341000                       # Total gap between requests
system.mem_ctrls.avgGap                       7100.10                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3075904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    403427904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1441792                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    400742208                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst      1426048                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data    400984320                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst      1450752                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data    403601152                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   2107189952                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    358656128                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 6723693.895523646846                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 881862937.012565970421                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 3151648.448395928368                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 875992208.342089891434                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 3117233.253158650361                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 876521446.893238782883                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 3171234.331864297856                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 882241644.059343695641                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 4606158130.088314056396                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 783995215.203643441200                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        48061                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      6391038                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        22528                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      6351161                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst        22282                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      6354292                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst        22668                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data      6395094                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     33024805                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5799858                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2565549390                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 515352571557                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst   1562908866                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 513896247048                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst   1568953205                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 514497108536                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst   1569896165                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data 517689500938                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 2523681439656                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 16957739900175                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     53381.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     80636.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     69376.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     80913.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     70413.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     80968.44                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     69256.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     80951.04                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     76417.75                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2923819.84                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          77718107460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          41308149960                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        248390211300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13157130060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     36112558560.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     207402111210                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1014970080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       625103238630                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1366.428481                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    926930714                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  15276040000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 441269372286                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          62721729840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          33337393815                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        166994903880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        16095760380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     36112558560.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     207190235370                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1193391840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       523645973685                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1144.650560                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1408530470                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  15276040000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 440787772530                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               3242                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         1622                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    12882980.271270                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   104805557.563743                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         1622    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         9500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   2408627000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           1622                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   436576149000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  20896194000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 457472343000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     27403569                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        27403569                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     27403569                       # number of overall hits
system.cpu1.icache.overall_hits::total       27403569                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        51841                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         51841                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        51841                       # number of overall misses
system.cpu1.icache.overall_misses::total        51841                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   3727783498                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   3727783498                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   3727783498                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   3727783498                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     27455410                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     27455410                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     27455410                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     27455410                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001888                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001888                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001888                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001888                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 71908.016782                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 71908.016782                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 71908.016782                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 71908.016782                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         4610                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs              118                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    39.067797                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        47394                       # number of writebacks
system.cpu1.icache.writebacks::total            47394                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         4447                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         4447                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         4447                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         4447                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        47394                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        47394                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        47394                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        47394                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   3387878498                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   3387878498                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   3387878498                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   3387878498                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001726                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001726                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001726                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001726                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 71483.278432                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 71483.278432                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 71483.278432                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 71483.278432                       # average overall mshr miss latency
system.cpu1.icache.replacements                 47394                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     27403569                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       27403569                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        51841                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        51841                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   3727783498                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   3727783498                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     27455410                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     27455410                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001888                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001888                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 71908.016782                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 71908.016782                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         4447                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         4447                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        47394                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        47394                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   3387878498                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   3387878498                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001726                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001726                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 71483.278432                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 71483.278432                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 457472343000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           27643769                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            47426                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           582.882153                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         54958214                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        54958214                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 457472343000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     34241695                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        34241695                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     34241695                       # number of overall hits
system.cpu1.dcache.overall_hits::total       34241695                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     11808473                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      11808473                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     11808473                       # number of overall misses
system.cpu1.dcache.overall_misses::total     11808473                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1341814286793                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1341814286793                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1341814286793                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1341814286793                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     46050168                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     46050168                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     46050168                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     46050168                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.256426                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.256426                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.256426                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.256426                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 113631.481970                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 113631.481970                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 113631.481970                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 113631.481970                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    247732063                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        21604                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          3280660                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            195                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    75.512873                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   110.789744                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      7407658                       # number of writebacks
system.cpu1.dcache.writebacks::total          7407658                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      5044515                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      5044515                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      5044515                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      5044515                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      6763958                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      6763958                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      6763958                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      6763958                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 824172271596                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 824172271596                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 824172271596                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 824172271596                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.146882                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.146882                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.146882                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.146882                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 121847.632939                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 121847.632939                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 121847.632939                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 121847.632939                       # average overall mshr miss latency
system.cpu1.dcache.replacements               7407656                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     33168694                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       33168694                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     10464191                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     10464191                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 1199580059500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1199580059500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     43632885                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     43632885                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.239823                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.239823                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 114636.674684                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 114636.674684                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4090976                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4090976                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      6373215                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      6373215                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 778091547500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 778091547500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.146064                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.146064                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 122087.760651                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 122087.760651                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1073001                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1073001                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1344282                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1344282                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 142234227293                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 142234227293                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      2417283                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      2417283                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.556113                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.556113                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 105806.837623                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 105806.837623                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       953539                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       953539                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       390743                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       390743                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  46080724096                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  46080724096                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.161646                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.161646                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 117931.029080                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 117931.029080                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data      1212714                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total      1212714                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         3723                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         3723                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     77567500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     77567500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data      1216437                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total      1216437                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.003061                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.003061                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 20834.676336                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 20834.676336                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          409                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          409                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         3314                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         3314                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     56713000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     56713000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.002724                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.002724                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 17113.156307                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 17113.156307                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data      1205069                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total      1205069                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         7899                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         7899                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     90457000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     90457000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data      1212968                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total      1212968                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.006512                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.006512                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data 11451.702747                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 11451.702747                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         7784                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         7784                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     82965000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     82965000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.006417                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.006417                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data 10658.401850                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 10658.401850                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      4046000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      4046000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      3754000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      3754000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       217572                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         217572                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       683040                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       683040                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  73922692771                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  73922692771                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       900612                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       900612                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.758418                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.758418                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 108226.008390                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 108226.008390                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            2                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            2                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       683038                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       683038                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  73239652771                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  73239652771                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.758415                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.758415                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 107226.322358                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 107226.322358                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 457472343000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.654421                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           44340126                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          7444002                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             5.956490                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.654421                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.989201                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.989201                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        106204342                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       106204342                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 457472343000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          25847813                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           39                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     12084719                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     23688071                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        78365340                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         51594945                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              56                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           27658                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         30089                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          57747                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          900                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          900                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          4265099                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         4265100                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        227836                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     25620018                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          770                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          770                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       259262                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     22537245                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       142182                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     22277628                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       138078                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     22266240                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       143964                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side     22368034                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              90132633                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     11061376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    959253440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      6066432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    948170304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      5891328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    947699584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      6142464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    952040064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3836324992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       135945293                       # Total snoops (count)
system.tol2bus.snoopTraffic                 380427264                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        168723895                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.212841                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.514202                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              137982078     81.78%     81.78% # Request fanout histogram
system.tol2bus.snoop_fanout::1               27928081     16.55%     98.33% # Request fanout histogram
system.tol2bus.snoop_fanout::2                1104463      0.65%     98.99% # Request fanout histogram
system.tol2bus.snoop_fanout::3                1062852      0.63%     99.62% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 646387      0.38%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                     34      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          168723895                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        65261855549                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             14.3                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       11192788092                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          70715846                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy       11243647509                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             2.5                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          73668192                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       11325611423                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         130701886                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       11198464295                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          72854664                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            84050                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
