<profile>

<section name = "Vivado HLS Report for 'SiS_Generic_ConvertCRData'" level="0">
<item name = "Date">Sun May 24 19:55:11 2020
</item>
<item name = "Version">2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)</item>
<item name = "Project">proj_extr_.linuxdriversvideofbdevsisinit.c_SiS_Generic_ConvertCRData_with_main.c</item>
<item name = "Solution">solution1</item>
<item name = "Product family">kintex7</item>
<item name = "Target device">xc7k160t-fbg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 8.477, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">6, 6, 6, 6, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 511, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 159, -</column>
<column name="Register">-, -, 136, -, -</column>
<specialColumn name="Available">650, 600, 202800, 101400, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="E_1_fu_693_p2">+, 0, 0, 19, 1, 12</column>
<column name="E_fu_405_p2">+, 0, 0, 18, 1, 11</column>
<column name="add_ln65_fu_578_p2">+, 0, 0, 19, 12, 12</column>
<column name="add_ln66_fu_660_p2">+, 0, 0, 22, 6, 15</column>
<column name="D_fu_837_p2">-, 0, 0, 13, 13, 13</column>
<column name="F_fu_718_p2">-, 0, 0, 19, 12, 12</column>
<column name="p_neg_fu_547_p2">-, 0, 0, 13, 2, 12</column>
<column name="sub_ln112_fu_831_p2">-, 0, 0, 13, 13, 13</column>
<column name="sub_ln40_fu_422_p2">-, 0, 0, 18, 11, 11</column>
<column name="sub_ln62_fu_553_p2">-, 0, 0, 13, 12, 12</column>
<column name="temp_1_fu_517_p2">-, 0, 0, 15, 7, 7</column>
<column name="temp_3_fu_748_p2">-, 0, 0, 17, 10, 10</column>
<column name="temp_4_fu_796_p2">-, 0, 0, 15, 6, 6</column>
<column name="temp_fu_472_p2">-, 0, 0, 16, 9, 9</column>
<column name="and_ln119_fu_872_p2">and, 0, 0, 6, 1, 1</column>
<column name="icmp_ln105_fu_754_p2">icmp, 0, 0, 13, 10, 1</column>
<column name="icmp_ln110_fu_802_p2">icmp, 0, 0, 11, 6, 1</column>
<column name="icmp_ln119_1_fu_854_p2">icmp, 0, 0, 18, 32, 8</column>
<column name="icmp_ln119_2_fu_860_p2">icmp, 0, 0, 18, 32, 8</column>
<column name="icmp_ln119_fu_848_p2">icmp, 0, 0, 18, 32, 9</column>
<column name="icmp_ln57_fu_478_p2">icmp, 0, 0, 13, 9, 1</column>
<column name="icmp_ln60_fu_523_p2">icmp, 0, 0, 11, 7, 1</column>
<column name="icmp_ln64_fu_559_p2">icmp, 0, 0, 18, 32, 1</column>
<column name="or_ln119_fu_866_p2">or, 0, 0, 6, 1, 1</column>
<column name="select_ln105_fu_766_p3">select, 0, 0, 10, 1, 10</column>
<column name="select_ln119_1_fu_886_p3">select, 0, 0, 15, 1, 15</column>
<column name="select_ln119_2_fu_899_p3">select, 0, 0, 15, 1, 4</column>
<column name="select_ln119_3_fu_907_p3">select, 0, 0, 15, 1, 15</column>
<column name="select_ln119_4_fu_920_p3">select, 0, 0, 10, 1, 6</column>
<column name="select_ln119_5_fu_928_p3">select, 0, 0, 10, 1, 10</column>
<column name="select_ln119_fu_878_p3">select, 0, 0, 15, 1, 5</column>
<column name="select_ln57_fu_498_p3">select, 0, 0, 10, 1, 10</column>
<column name="temp_6_fu_535_p3">select, 0, 0, 7, 1, 7</column>
<column name="temp_7_fu_814_p3">select, 0, 0, 6, 1, 6</column>
<column name="xor_ln105_fu_760_p2">xor, 0, 0, 11, 10, 11</column>
<column name="xor_ln110_fu_808_p2">xor, 0, 0, 7, 6, 7</column>
<column name="xor_ln57_fu_488_p2">xor, 0, 0, 10, 9, 10</column>
<column name="xor_ln60_fu_529_p2">xor, 0, 0, 8, 7, 8</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">41, 8, 1, 8</column>
<column name="ap_phi_mux_p_01_phi_fu_342_p4">15, 3, 32, 96</column>
<column name="crdata_address0">38, 7, 10, 70</column>
<column name="crdata_address1">38, 7, 10, 70</column>
<column name="p_0_reg_329">9, 2, 32, 64</column>
<column name="reg_356">9, 2, 8, 16</column>
<column name="reg_361">9, 2, 8, 16</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln65_reg_1045">12, 0, 12, 0</column>
<column name="ap_CS_fsm">7, 0, 7, 0</column>
<column name="icmp_ln64_reg_1026">1, 0, 1, 0</column>
<column name="p_0_reg_329">32, 0, 32, 0</column>
<column name="reg_356">8, 0, 8, 0</column>
<column name="reg_361">8, 0, 8, 0</column>
<column name="sext_ln57_1_reg_1011">12, 0, 12, 0</column>
<column name="sub_ln40_reg_1006">11, 0, 11, 0</column>
<column name="sub_ln62_reg_1021">12, 0, 12, 0</column>
<column name="temp_6_reg_1016">7, 0, 7, 0</column>
<column name="tmp_10_reg_1066">1, 0, 1, 0</column>
<column name="tmp_11_reg_1076">1, 0, 1, 0</column>
<column name="tmp_12_reg_1081">1, 0, 1, 0</column>
<column name="tmp_13_reg_1086">1, 0, 1, 0</column>
<column name="tmp_15_reg_1091">1, 0, 1, 0</column>
<column name="tmp_16_reg_1096">1, 0, 1, 0</column>
<column name="tmp_2_reg_961">2, 0, 2, 0</column>
<column name="tmp_5_reg_991">1, 0, 1, 0</column>
<column name="tmp_6_reg_1055">1, 0, 1, 0</column>
<column name="tmp_9_reg_1061">1, 0, 1, 0</column>
<column name="tmp_reg_951">2, 0, 2, 0</column>
<column name="trunc_ln40_reg_971">6, 0, 6, 0</column>
<column name="trunc_ln49_2_reg_986">2, 0, 2, 0</column>
<column name="trunc_ln92_reg_1101">5, 0, 5, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, SiS_Generic_ConvertCRData, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, SiS_Generic_ConvertCRData, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, SiS_Generic_ConvertCRData, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, SiS_Generic_ConvertCRData, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, SiS_Generic_ConvertCRData, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, SiS_Generic_ConvertCRData, return value</column>
<column name="SiS_Pr_dummy">in, 32, ap_none, SiS_Pr_dummy, pointer</column>
<column name="crdata_address0">out, 10, ap_memory, crdata, array</column>
<column name="crdata_ce0">out, 1, ap_memory, crdata, array</column>
<column name="crdata_q0">in, 8, ap_memory, crdata, array</column>
<column name="crdata_address1">out, 10, ap_memory, crdata, array</column>
<column name="crdata_ce1">out, 1, ap_memory, crdata, array</column>
<column name="crdata_q1">in, 8, ap_memory, crdata, array</column>
<column name="xres">in, 32, ap_none, xres, scalar</column>
<column name="yres">in, 32, ap_none, yres, scalar</column>
<column name="var_xres">out, 32, ap_vld, var_xres, pointer</column>
<column name="var_xres_ap_vld">out, 1, ap_vld, var_xres, pointer</column>
<column name="var_left_margin">out, 32, ap_vld, var_left_margin, pointer</column>
<column name="var_left_margin_ap_vld">out, 1, ap_vld, var_left_margin, pointer</column>
<column name="var_right_margin">out, 32, ap_vld, var_right_margin, pointer</column>
<column name="var_right_margin_ap_vld">out, 1, ap_vld, var_right_margin, pointer</column>
<column name="var_hsync_len">out, 32, ap_vld, var_hsync_len, pointer</column>
<column name="var_hsync_len_ap_vld">out, 1, ap_vld, var_hsync_len, pointer</column>
<column name="var_yres">out, 32, ap_vld, var_yres, pointer</column>
<column name="var_yres_ap_vld">out, 1, ap_vld, var_yres, pointer</column>
<column name="var_upper_margin">out, 32, ap_vld, var_upper_margin, pointer</column>
<column name="var_upper_margin_ap_vld">out, 1, ap_vld, var_upper_margin, pointer</column>
<column name="var_lower_margin">out, 32, ap_vld, var_lower_margin, pointer</column>
<column name="var_lower_margin_ap_vld">out, 1, ap_vld, var_lower_margin, pointer</column>
<column name="var_vsync_len">out, 32, ap_vld, var_vsync_len, pointer</column>
<column name="var_vsync_len_ap_vld">out, 1, ap_vld, var_vsync_len, pointer</column>
<column name="writeres">in, 32, ap_none, writeres, scalar</column>
</table>
</item>
</section>
</profile>
