{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1737127677399 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1737127677399 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 17 12:27:57 2025 " "Processing started: Fri Jan 17 12:27:57 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1737127677399 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1737127677399 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MC1 -c MC1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off MC1 -c MC1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1737127677399 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1737127677852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder2_4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decoder2_4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DECODER2_4 " "Found entity 1: DECODER2_4" {  } { { "DECODER2_4.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/DECODER2_4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737127677893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737127677893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder3_8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decoder3_8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DECODER3_8 " "Found entity 1: DECODER3_8" {  } { { "DECODER3_8.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/DECODER3_8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737127677893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737127677893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file full_adder_1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FULL_ADDER_1bit " "Found entity 1: FULL_ADDER_1bit" {  } { { "FULL_ADDER_1bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/FULL_ADDER_1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737127677895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737127677895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file full_adder_8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FULL_ADDER_8bit " "Found entity 1: FULL_ADDER_8bit" {  } { { "FULL_ADDER_8bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/FULL_ADDER_8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737127677897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737127677897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ula_1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ULA_1bit " "Found entity 1: ULA_1bit" {  } { { "ULA_1bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/ULA_1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737127677897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737127677897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ula_8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ULA_8bit " "Found entity 1: ULA_8bit" {  } { { "ULA_8bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/ULA_8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737127677897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737127677897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_32bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ula_32bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ULA_32bit " "Found entity 1: ULA_32bit" {  } { { "ULA_32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/ULA_32bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737127677897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737127677897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file shifter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SHIFTER " "Found entity 1: SHIFTER" {  } { { "SHIFTER.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/SHIFTER.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737127677897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737127677897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REGISTER8bit " "Found entity 1: REGISTER8bit" {  } { { "REGISTER8bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737127677897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737127677897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register32bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register32bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REGISTER32bit " "Found entity 1: REGISTER32bit" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737127677905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737127677905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mar.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mar.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MAR " "Found entity 1: MAR" {  } { { "MAR.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MAR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737127677907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737127677907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mdr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MDR " "Found entity 1: MDR" {  } { { "MDR.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MDR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737127677907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737127677907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/PC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737127677909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737127677909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mbr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mbr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MBR " "Found entity 1: MBR" {  } { { "MBR.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MBR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737127677911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737127677911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mbr_extensor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mbr_extensor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MBR_EXTENSOR " "Found entity 1: MBR_EXTENSOR" {  } { { "MBR_EXTENSOR.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MBR_EXTENSOR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737127677911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737127677911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sp.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SP " "Found entity 1: SP" {  } { { "SP.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/SP.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737127677913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737127677913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lv.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lv.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LV " "Found entity 1: LV" {  } { { "LV.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/LV.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737127677913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737127677913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpp.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPP " "Found entity 1: CPP" {  } { { "CPP.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/CPP.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737127677915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737127677915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tos.bdf 1 1 " "Found 1 design units, including 1 entities, in source file tos.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TOS " "Found entity 1: TOS" {  } { { "TOS.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/TOS.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737127677917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737127677917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file opc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 OPC " "Found entity 1: OPC" {  } { { "OPC.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/OPC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737127677917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737127677917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "h.bdf 1 1 " "Found 1 design units, including 1 entities, in source file h.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 H " "Found entity 1: H" {  } { { "H.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/H.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737127677919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737127677919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bank.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bank.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BANK " "Found entity 1: BANK" {  } { { "BANK.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/BANK.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737127677919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737127677919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lv_initial_address.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lv_initial_address.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LV_initial_address " "Found entity 1: LV_initial_address" {  } { { "LV_initial_address.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/LV_initial_address.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737127677921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737127677921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpp_initial_address.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpp_initial_address.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPP_initial_address " "Found entity 1: CPP_initial_address" {  } { { "CPP_initial_address.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/CPP_initial_address.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737127677922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737127677922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode3_8_en.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decode3_8_en.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DECODE3_8_EN " "Found entity 1: DECODE3_8_EN" {  } { { "DECODE3_8_EN.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/DECODE3_8_EN.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737127677924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737127677924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder2_4en.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decoder2_4en.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DECODER2_4EN " "Found entity 1: DECODER2_4EN" {  } { { "DECODER2_4EN.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/DECODER2_4EN.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737127677924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737127677924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder4_16.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decoder4_16.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DECODER4_16 " "Found entity 1: DECODER4_16" {  } { { "DECODER4_16.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/DECODER4_16.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737127677926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737127677926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.bdf 1 1 " "Found 1 design units, including 1 entities, in source file datapath.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DATAPATH " "Found entity 1: DATAPATH" {  } { { "DATAPATH.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/DATAPATH.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737127677928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737127677928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpc_generator.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mpc_generator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mpc_generator " "Found entity 1: mpc_generator" {  } { { "mpc_generator.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/mpc_generator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737127677930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737127677930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CONTROL_UNIT " "Found entity 1: CONTROL_UNIT" {  } { { "CONTROL_UNIT.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/CONTROL_UNIT.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737127677930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737127677930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mc_compiler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mc_compiler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mc_compiler-SYN " "Found design unit 1: mc_compiler-SYN" {  } { { "mc_compiler.vhd" "" { Text "D:/MIC1_Rafael_Adolfo/MIC-1/mc_compiler.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737127678240 ""} { "Info" "ISGN_ENTITY_NAME" "1 mc_compiler " "Found entity 1: mc_compiler" {  } { { "mc_compiler.vhd" "" { Text "D:/MIC1_Rafael_Adolfo/MIC-1/mc_compiler.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737127678240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737127678240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/CPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737127678240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737127678240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Found design unit 1: ram-SYN" {  } { { "RAM.vhd" "" { Text "D:/MIC1_Rafael_Adolfo/MIC-1/RAM.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737127678240 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "D:/MIC1_Rafael_Adolfo/MIC-1/RAM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737127678240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737127678240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mic1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mic1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MIC1 " "Found entity 1: MIC1" {  } { { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737127678248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737127678248 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIC1 " "Elaborating entity \"MIC1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1737127678297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:inst " "Elaborating entity \"CPU\" for hierarchy \"CPU:inst\"" {  } { { "MIC1.bdf" "inst" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 304 272 592 496 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737127678297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROL_UNIT CPU:inst\|CONTROL_UNIT:inst " "Elaborating entity \"CONTROL_UNIT\" for hierarchy \"CPU:inst\|CONTROL_UNIT:inst\"" {  } { { "CPU.bdf" "inst" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/CPU.bdf" { { 352 232 432 480 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737127678297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mc_compiler CPU:inst\|CONTROL_UNIT:inst\|mc_compiler:inst123132 " "Elaborating entity \"mc_compiler\" for hierarchy \"CPU:inst\|CONTROL_UNIT:inst\|mc_compiler:inst123132\"" {  } { { "CONTROL_UNIT.bdf" "inst123132" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/CONTROL_UNIT.bdf" { { 376 840 1056 504 "inst123132" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737127678308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram CPU:inst\|CONTROL_UNIT:inst\|mc_compiler:inst123132\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"CPU:inst\|CONTROL_UNIT:inst\|mc_compiler:inst123132\|altsyncram:altsyncram_component\"" {  } { { "mc_compiler.vhd" "altsyncram_component" { Text "D:/MIC1_Rafael_Adolfo/MIC-1/mc_compiler.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737127678346 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:inst\|CONTROL_UNIT:inst\|mc_compiler:inst123132\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"CPU:inst\|CONTROL_UNIT:inst\|mc_compiler:inst123132\|altsyncram:altsyncram_component\"" {  } { { "mc_compiler.vhd" "" { Text "D:/MIC1_Rafael_Adolfo/MIC-1/mc_compiler.vhd" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1737127678346 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:inst\|CONTROL_UNIT:inst\|mc_compiler:inst123132\|altsyncram:altsyncram_component " "Instantiated megafunction \"CPU:inst\|CONTROL_UNIT:inst\|mc_compiler:inst123132\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737127678346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737127678346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file micro_code.mif " "Parameter \"init_file\" = \"micro_code.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737127678346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737127678346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737127678346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737127678346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737127678346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737127678346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737127678346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737127678346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737127678346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 36 " "Parameter \"width_a\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737127678346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737127678346 ""}  } { { "mc_compiler.vhd" "" { Text "D:/MIC1_Rafael_Adolfo/MIC-1/mc_compiler.vhd" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1737127678346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c881.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c881.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c881 " "Found entity 1: altsyncram_c881" {  } { { "db/altsyncram_c881.tdf" "" { Text "D:/MIC1_Rafael_Adolfo/MIC-1/db/altsyncram_c881.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737127678403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737127678403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c881 CPU:inst\|CONTROL_UNIT:inst\|mc_compiler:inst123132\|altsyncram:altsyncram_component\|altsyncram_c881:auto_generated " "Elaborating entity \"altsyncram_c881\" for hierarchy \"CPU:inst\|CONTROL_UNIT:inst\|mc_compiler:inst123132\|altsyncram:altsyncram_component\|altsyncram_c881:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737127678403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpc_generator CPU:inst\|CONTROL_UNIT:inst\|mpc_generator:inst1 " "Elaborating entity \"mpc_generator\" for hierarchy \"CPU:inst\|CONTROL_UNIT:inst\|mpc_generator:inst1\"" {  } { { "CONTROL_UNIT.bdf" "inst1" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/CONTROL_UNIT.bdf" { { 376 344 576 536 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737127678403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DATAPATH CPU:inst\|DATAPATH:inst1 " "Elaborating entity \"DATAPATH\" for hierarchy \"CPU:inst\|DATAPATH:inst1\"" {  } { { "CPU.bdf" "inst1" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/CPU.bdf" { { 352 776 1000 544 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737127678411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHIFTER CPU:inst\|DATAPATH:inst1\|SHIFTER:inst2 " "Elaborating entity \"SHIFTER\" for hierarchy \"CPU:inst\|DATAPATH:inst1\|SHIFTER:inst2\"" {  } { { "DATAPATH.bdf" "inst2" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/DATAPATH.bdf" { { 208 1744 1952 304 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737127678411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECODER2_4 CPU:inst\|DATAPATH:inst1\|SHIFTER:inst2\|DECODER2_4:inst27 " "Elaborating entity \"DECODER2_4\" for hierarchy \"CPU:inst\|DATAPATH:inst1\|SHIFTER:inst2\|DECODER2_4:inst27\"" {  } { { "SHIFTER.bdf" "inst27" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/SHIFTER.bdf" { { 952 240 336 1080 "inst27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737127678411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA_32bit CPU:inst\|DATAPATH:inst1\|ULA_32bit:inst1 " "Elaborating entity \"ULA_32bit\" for hierarchy \"CPU:inst\|DATAPATH:inst1\|ULA_32bit:inst1\"" {  } { { "DATAPATH.bdf" "inst1" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/DATAPATH.bdf" { { 208 1464 1616 304 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737127678411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA_8bit CPU:inst\|DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst " "Elaborating entity \"ULA_8bit\" for hierarchy \"CPU:inst\|DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst\"" {  } { { "ULA_32bit.bdf" "inst" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/ULA_32bit.bdf" { { 488 848 976 680 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737127678411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA_1bit CPU:inst\|DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst\|ULA_1bit:inst14 " "Elaborating entity \"ULA_1bit\" for hierarchy \"CPU:inst\|DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst\|ULA_1bit:inst14\"" {  } { { "ULA_8bit.bdf" "inst14" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/ULA_8bit.bdf" { { 168 2472 2592 360 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737127678420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FULL_ADDER_1bit CPU:inst\|DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst\|ULA_1bit:inst14\|FULL_ADDER_1bit:inst10 " "Elaborating entity \"FULL_ADDER_1bit\" for hierarchy \"CPU:inst\|DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst\|ULA_1bit:inst14\|FULL_ADDER_1bit:inst10\"" {  } { { "ULA_1bit.bdf" "inst10" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/ULA_1bit.bdf" { { 400 528 656 512 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737127678423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BANK CPU:inst\|DATAPATH:inst1\|BANK:inst " "Elaborating entity \"BANK\" for hierarchy \"CPU:inst\|DATAPATH:inst1\|BANK:inst\"" {  } { { "DATAPATH.bdf" "inst" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/DATAPATH.bdf" { { 208 824 1048 368 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737127678543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAR CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst " "Elaborating entity \"MAR\" for hierarchy \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\"" {  } { { "BANK.bdf" "inst" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/BANK.bdf" { { 112 520 792 240 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737127678552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTER32bit CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1 " "Elaborating entity \"REGISTER32bit\" for hierarchy \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\"" {  } { { "MAR.bdf" "inst1" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MAR.bdf" { { 192 576 896 384 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737127678552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTER8bit CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|REGISTER8bit:inst " "Elaborating entity \"REGISTER8bit\" for hierarchy \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|REGISTER8bit:inst\"" {  } { { "REGISTER32bit.bdf" "inst" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 232 488 680 360 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737127678552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MBR CPU:inst\|DATAPATH:inst1\|BANK:inst\|MBR:inst9 " "Elaborating entity \"MBR\" for hierarchy \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MBR:inst9\"" {  } { { "BANK.bdf" "inst9" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/BANK.bdf" { { 624 504 840 784 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737127678559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MBR_EXTENSOR CPU:inst\|DATAPATH:inst1\|BANK:inst\|MBR:inst9\|MBR_EXTENSOR:inst " "Elaborating entity \"MBR_EXTENSOR\" for hierarchy \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MBR:inst9\|MBR_EXTENSOR:inst\"" {  } { { "MBR.bdf" "inst" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MBR.bdf" { { -112 136 376 -16 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737127678567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECODER4_16 CPU:inst\|DATAPATH:inst1\|BANK:inst\|DECODER4_16:inst10 " "Elaborating entity \"DECODER4_16\" for hierarchy \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|DECODER4_16:inst10\"" {  } { { "BANK.bdf" "inst10" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/BANK.bdf" { { 480 80 176 800 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737127678576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECODER2_4EN CPU:inst\|DATAPATH:inst1\|BANK:inst\|DECODER4_16:inst10\|DECODER2_4EN:inst " "Elaborating entity \"DECODER2_4EN\" for hierarchy \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|DECODER4_16:inst10\|DECODER2_4EN:inst\"" {  } { { "DECODER4_16.bdf" "inst" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/DECODER4_16.bdf" { { 200 592 688 328 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737127678576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDR CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1 " "Elaborating entity \"MDR\" for hierarchy \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\"" {  } { { "BANK.bdf" "inst1" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/BANK.bdf" { { 256 512 760 416 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737127678584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "H CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8 " "Elaborating entity \"H\" for hierarchy \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8\"" {  } { { "BANK.bdf" "inst8" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/BANK.bdf" { { 1616 544 784 1744 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737127678593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OPC CPU:inst\|DATAPATH:inst1\|BANK:inst\|OPC:inst7 " "Elaborating entity \"OPC\" for hierarchy \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|OPC:inst7\"" {  } { { "BANK.bdf" "inst7" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/BANK.bdf" { { 1472 544 776 1600 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737127678601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TOS CPU:inst\|DATAPATH:inst1\|BANK:inst\|TOS:inst6 " "Elaborating entity \"TOS\" for hierarchy \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|TOS:inst6\"" {  } { { "BANK.bdf" "inst6" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/BANK.bdf" { { 1336 544 776 1464 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737127678609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPP CPU:inst\|DATAPATH:inst1\|BANK:inst\|CPP:inst5 " "Elaborating entity \"CPP\" for hierarchy \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|CPP:inst5\"" {  } { { "BANK.bdf" "inst5" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/BANK.bdf" { { 1168 512 824 1328 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737127678626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPP_initial_address CPU:inst\|DATAPATH:inst1\|BANK:inst\|CPP_initial_address:inst12 " "Elaborating entity \"CPP_initial_address\" for hierarchy \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|CPP_initial_address:inst12\"" {  } { { "BANK.bdf" "inst12" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/BANK.bdf" { { 352 40 176 448 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737127678634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LV CPU:inst\|DATAPATH:inst1\|BANK:inst\|LV:inst4 " "Elaborating entity \"LV\" for hierarchy \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|LV:inst4\"" {  } { { "BANK.bdf" "inst4" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/BANK.bdf" { { 992 512 824 1152 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737127678634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LV_initial_address CPU:inst\|DATAPATH:inst1\|BANK:inst\|LV_initial_address:inst11 " "Elaborating entity \"LV_initial_address\" for hierarchy \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|LV_initial_address:inst11\"" {  } { { "BANK.bdf" "inst11" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/BANK.bdf" { { 240 40 176 336 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737127678642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SP CPU:inst\|DATAPATH:inst1\|BANK:inst\|SP:inst3 " "Elaborating entity \"SP\" for hierarchy \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|SP:inst3\"" {  } { { "BANK.bdf" "inst3" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/BANK.bdf" { { 816 512 824 976 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737127678646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2 " "Elaborating entity \"PC\" for hierarchy \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\"" {  } { { "BANK.bdf" "inst2" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/BANK.bdf" { { 464 496 848 592 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737127678650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:inst1 " "Elaborating entity \"RAM\" for hierarchy \"RAM:inst1\"" {  } { { "MIC1.bdf" "inst1" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 328 1024 1280 512 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737127678658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM:inst1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM:inst1\|altsyncram:altsyncram_component\"" {  } { { "RAM.vhd" "altsyncram_component" { Text "D:/MIC1_Rafael_Adolfo/MIC-1/RAM.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737127678672 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:inst1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM:inst1\|altsyncram:altsyncram_component\"" {  } { { "RAM.vhd" "" { Text "D:/MIC1_Rafael_Adolfo/MIC-1/RAM.vhd" 111 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1737127678675 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:inst1\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM:inst1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737127678675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737127678675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737127678675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737127678675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737127678675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737127678675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file RAM_sumen.mif " "Parameter \"init_file\" = \"RAM_sumen.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737127678675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737127678675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737127678675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737127678675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737127678675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737127678675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737127678675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737127678675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737127678675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737127678675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737127678675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737127678675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737127678675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737127678675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737127678675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737127678675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737127678675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737127678675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737127678675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737127678675 ""}  } { { "RAM.vhd" "" { Text "D:/MIC1_Rafael_Adolfo/MIC-1/RAM.vhd" 111 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1737127678675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5vb2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5vb2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5vb2 " "Found entity 1: altsyncram_5vb2" {  } { { "db/altsyncram_5vb2.tdf" "" { Text "D:/MIC1_Rafael_Adolfo/MIC-1/db/altsyncram_5vb2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737127678727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737127678727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5vb2 RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_5vb2:auto_generated " "Elaborating entity \"altsyncram_5vb2\" for hierarchy \"RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_5vb2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737127678727 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU:inst\|DATAPATH:inst1\|BANK:inst\|OUT_B\[31\]\" " "Converted tri-state node \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|OUT_B\[31\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/ULA_1bit.bdf" { { 176 408 472 224 "inst1" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1737127679003 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU:inst\|DATAPATH:inst1\|BANK:inst\|OUT_B\[30\]\" " "Converted tri-state node \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|OUT_B\[30\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/ULA_1bit.bdf" { { 176 408 472 224 "inst1" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1737127679003 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU:inst\|DATAPATH:inst1\|BANK:inst\|OUT_B\[29\]\" " "Converted tri-state node \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|OUT_B\[29\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/ULA_1bit.bdf" { { 176 408 472 224 "inst1" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1737127679003 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU:inst\|DATAPATH:inst1\|BANK:inst\|OUT_B\[28\]\" " "Converted tri-state node \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|OUT_B\[28\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/ULA_1bit.bdf" { { 176 408 472 224 "inst1" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1737127679003 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU:inst\|DATAPATH:inst1\|BANK:inst\|OUT_B\[27\]\" " "Converted tri-state node \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|OUT_B\[27\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/ULA_1bit.bdf" { { 176 408 472 224 "inst1" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1737127679003 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU:inst\|DATAPATH:inst1\|BANK:inst\|OUT_B\[26\]\" " "Converted tri-state node \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|OUT_B\[26\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/ULA_1bit.bdf" { { 176 408 472 224 "inst1" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1737127679003 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU:inst\|DATAPATH:inst1\|BANK:inst\|OUT_B\[25\]\" " "Converted tri-state node \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|OUT_B\[25\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/ULA_1bit.bdf" { { 176 408 472 224 "inst1" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1737127679003 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU:inst\|DATAPATH:inst1\|BANK:inst\|OUT_B\[24\]\" " "Converted tri-state node \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|OUT_B\[24\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/ULA_1bit.bdf" { { 176 408 472 224 "inst1" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1737127679003 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU:inst\|DATAPATH:inst1\|BANK:inst\|OUT_B\[23\]\" " "Converted tri-state node \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|OUT_B\[23\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/ULA_1bit.bdf" { { 176 408 472 224 "inst1" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1737127679003 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU:inst\|DATAPATH:inst1\|BANK:inst\|OUT_B\[22\]\" " "Converted tri-state node \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|OUT_B\[22\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/ULA_1bit.bdf" { { 176 408 472 224 "inst1" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1737127679003 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU:inst\|DATAPATH:inst1\|BANK:inst\|OUT_B\[21\]\" " "Converted tri-state node \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|OUT_B\[21\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/ULA_1bit.bdf" { { 176 408 472 224 "inst1" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1737127679003 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU:inst\|DATAPATH:inst1\|BANK:inst\|OUT_B\[20\]\" " "Converted tri-state node \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|OUT_B\[20\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/ULA_1bit.bdf" { { 176 408 472 224 "inst1" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1737127679003 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU:inst\|DATAPATH:inst1\|BANK:inst\|OUT_B\[19\]\" " "Converted tri-state node \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|OUT_B\[19\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/ULA_1bit.bdf" { { 176 408 472 224 "inst1" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1737127679003 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU:inst\|DATAPATH:inst1\|BANK:inst\|OUT_B\[18\]\" " "Converted tri-state node \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|OUT_B\[18\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/ULA_1bit.bdf" { { 176 408 472 224 "inst1" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1737127679003 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU:inst\|DATAPATH:inst1\|BANK:inst\|OUT_B\[17\]\" " "Converted tri-state node \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|OUT_B\[17\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/ULA_1bit.bdf" { { 176 408 472 224 "inst1" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1737127679003 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU:inst\|DATAPATH:inst1\|BANK:inst\|OUT_B\[16\]\" " "Converted tri-state node \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|OUT_B\[16\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/ULA_1bit.bdf" { { 176 408 472 224 "inst1" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1737127679003 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU:inst\|DATAPATH:inst1\|BANK:inst\|OUT_B\[15\]\" " "Converted tri-state node \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|OUT_B\[15\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/ULA_1bit.bdf" { { 176 408 472 224 "inst1" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1737127679003 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU:inst\|DATAPATH:inst1\|BANK:inst\|OUT_B\[14\]\" " "Converted tri-state node \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|OUT_B\[14\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/ULA_1bit.bdf" { { 176 408 472 224 "inst1" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1737127679003 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU:inst\|DATAPATH:inst1\|BANK:inst\|OUT_B\[13\]\" " "Converted tri-state node \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|OUT_B\[13\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/ULA_1bit.bdf" { { 176 408 472 224 "inst1" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1737127679003 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU:inst\|DATAPATH:inst1\|BANK:inst\|OUT_B\[12\]\" " "Converted tri-state node \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|OUT_B\[12\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/ULA_1bit.bdf" { { 176 408 472 224 "inst1" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1737127679003 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU:inst\|DATAPATH:inst1\|BANK:inst\|OUT_B\[11\]\" " "Converted tri-state node \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|OUT_B\[11\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/ULA_1bit.bdf" { { 176 408 472 224 "inst1" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1737127679003 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU:inst\|DATAPATH:inst1\|BANK:inst\|OUT_B\[10\]\" " "Converted tri-state node \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|OUT_B\[10\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/ULA_1bit.bdf" { { 176 408 472 224 "inst1" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1737127679003 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU:inst\|DATAPATH:inst1\|BANK:inst\|OUT_B\[9\]\" " "Converted tri-state node \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|OUT_B\[9\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/ULA_1bit.bdf" { { 176 408 472 224 "inst1" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1737127679003 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU:inst\|DATAPATH:inst1\|BANK:inst\|OUT_B\[8\]\" " "Converted tri-state node \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|OUT_B\[8\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/ULA_1bit.bdf" { { 176 408 472 224 "inst1" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1737127679003 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU:inst\|DATAPATH:inst1\|BANK:inst\|OUT_B\[7\]\" " "Converted tri-state node \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|OUT_B\[7\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/ULA_1bit.bdf" { { 176 408 472 224 "inst1" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1737127679003 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU:inst\|DATAPATH:inst1\|BANK:inst\|OUT_B\[6\]\" " "Converted tri-state node \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|OUT_B\[6\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/ULA_1bit.bdf" { { 176 408 472 224 "inst1" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1737127679003 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU:inst\|DATAPATH:inst1\|BANK:inst\|OUT_B\[5\]\" " "Converted tri-state node \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|OUT_B\[5\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/ULA_1bit.bdf" { { 176 408 472 224 "inst1" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1737127679003 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU:inst\|DATAPATH:inst1\|BANK:inst\|OUT_B\[4\]\" " "Converted tri-state node \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|OUT_B\[4\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/ULA_1bit.bdf" { { 176 408 472 224 "inst1" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1737127679003 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU:inst\|DATAPATH:inst1\|BANK:inst\|OUT_B\[3\]\" " "Converted tri-state node \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|OUT_B\[3\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/ULA_1bit.bdf" { { 176 408 472 224 "inst1" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1737127679003 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU:inst\|DATAPATH:inst1\|BANK:inst\|OUT_B\[2\]\" " "Converted tri-state node \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|OUT_B\[2\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/ULA_1bit.bdf" { { 176 408 472 224 "inst1" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1737127679003 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU:inst\|DATAPATH:inst1\|BANK:inst\|OUT_B\[1\]\" " "Converted tri-state node \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|OUT_B\[1\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/ULA_1bit.bdf" { { 176 408 472 224 "inst1" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1737127679003 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU:inst\|DATAPATH:inst1\|BANK:inst\|OUT_B\[0\]\" " "Converted tri-state node \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|OUT_B\[0\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/ULA_1bit.bdf" { { 176 408 472 224 "inst1" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1737127679003 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[31\] " "Converted tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[31\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1737127679003 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[30\] " "Converted tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[30\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1737127679003 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[29\] " "Converted tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[29\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1737127679003 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[28\] " "Converted tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[28\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1737127679003 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[27\] " "Converted tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[27\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1737127679003 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[26\] " "Converted tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[26\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1737127679003 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[25\] " "Converted tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[25\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1737127679003 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[24\] " "Converted tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[24\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1737127679003 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[23\] " "Converted tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[23\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1737127679003 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[22\] " "Converted tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[22\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1737127679003 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[21\] " "Converted tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[21\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1737127679003 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[20\] " "Converted tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[20\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1737127679003 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[19\] " "Converted tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[19\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1737127679003 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[18\] " "Converted tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[18\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1737127679003 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[17\] " "Converted tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[17\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1737127679003 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[16\] " "Converted tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[16\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1737127679003 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[15\] " "Converted tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[15\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1737127679003 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[14\] " "Converted tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[14\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1737127679003 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[13\] " "Converted tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[13\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1737127679003 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[12\] " "Converted tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[12\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1737127679003 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[11\] " "Converted tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[11\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1737127679003 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[10\] " "Converted tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[10\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1737127679003 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[9\] " "Converted tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[9\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1737127679003 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[8\] " "Converted tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[8\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1737127679003 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[7\] " "Converted tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[7\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1737127679003 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[6\] " "Converted tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[6\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1737127679003 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[5\] " "Converted tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[5\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1737127679003 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[4\] " "Converted tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[4\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1737127679003 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[3\] " "Converted tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[3\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1737127679003 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[2\] " "Converted tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[2\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1737127679003 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[1\] " "Converted tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[1\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1737127679003 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[0\] " "Converted tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[0\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1737127679003 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1737127679003 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[31\] PC\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[31\]\" to the node \"PC\[31\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[30\] PC\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[30\]\" to the node \"PC\[30\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[29\] PC\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[29\]\" to the node \"PC\[29\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[28\] PC\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[28\]\" to the node \"PC\[28\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[27\] PC\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[27\]\" to the node \"PC\[27\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[26\] PC\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[26\]\" to the node \"PC\[26\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[25\] PC\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[25\]\" to the node \"PC\[25\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[24\] PC\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[24\]\" to the node \"PC\[24\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[23\] PC\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[23\]\" to the node \"PC\[23\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[22\] PC\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[22\]\" to the node \"PC\[22\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[21\] PC\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[21\]\" to the node \"PC\[21\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[20\] PC\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[20\]\" to the node \"PC\[20\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[19\] PC\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[19\]\" to the node \"PC\[19\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[18\] PC\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[18\]\" to the node \"PC\[18\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[17\] PC\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[17\]\" to the node \"PC\[17\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[16\] PC\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[16\]\" to the node \"PC\[16\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[15\] PC\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[15\]\" to the node \"PC\[15\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[14\] PC\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[14\]\" to the node \"PC\[14\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[13\] PC\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[13\]\" to the node \"PC\[13\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[12\] PC\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[12\]\" to the node \"PC\[12\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[31\] DATA_MEM_ADDR\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[31\]\" to the node \"DATA_MEM_ADDR\[31\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[30\] DATA_MEM_ADDR\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[30\]\" to the node \"DATA_MEM_ADDR\[30\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[29\] DATA_MEM_ADDR\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[29\]\" to the node \"DATA_MEM_ADDR\[29\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[28\] DATA_MEM_ADDR\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[28\]\" to the node \"DATA_MEM_ADDR\[28\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[27\] DATA_MEM_ADDR\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[27\]\" to the node \"DATA_MEM_ADDR\[27\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[26\] DATA_MEM_ADDR\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[26\]\" to the node \"DATA_MEM_ADDR\[26\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[25\] DATA_MEM_ADDR\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[25\]\" to the node \"DATA_MEM_ADDR\[25\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[24\] DATA_MEM_ADDR\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[24\]\" to the node \"DATA_MEM_ADDR\[24\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[23\] DATA_MEM_ADDR\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[23\]\" to the node \"DATA_MEM_ADDR\[23\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[22\] DATA_MEM_ADDR\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[22\]\" to the node \"DATA_MEM_ADDR\[22\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[21\] DATA_MEM_ADDR\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[21\]\" to the node \"DATA_MEM_ADDR\[21\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[20\] DATA_MEM_ADDR\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[20\]\" to the node \"DATA_MEM_ADDR\[20\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[19\] DATA_MEM_ADDR\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[19\]\" to the node \"DATA_MEM_ADDR\[19\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[18\] DATA_MEM_ADDR\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[18\]\" to the node \"DATA_MEM_ADDR\[18\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[17\] DATA_MEM_ADDR\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[17\]\" to the node \"DATA_MEM_ADDR\[17\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[16\] DATA_MEM_ADDR\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[16\]\" to the node \"DATA_MEM_ADDR\[16\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[15\] DATA_MEM_ADDR\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[15\]\" to the node \"DATA_MEM_ADDR\[15\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[14\] DATA_MEM_ADDR\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[14\]\" to the node \"DATA_MEM_ADDR\[14\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[13\] DATA_MEM_ADDR\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[13\]\" to the node \"DATA_MEM_ADDR\[13\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[12\] DATA_MEM_ADDR\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[12\]\" to the node \"DATA_MEM_ADDR\[12\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[11\] DATA_MEM_ADDR\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[11\]\" to the node \"DATA_MEM_ADDR\[11\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[10\] DATA_MEM_ADDR\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[10\]\" to the node \"DATA_MEM_ADDR\[10\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[11\] PC\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[11\]\" to the node \"PC\[11\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[10\] PC\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[10\]\" to the node \"PC\[10\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[9\] PC\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[9\]\" to the node \"PC\[9\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[8\] PC\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[8\]\" to the node \"PC\[8\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[7\] PC\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[7\]\" to the node \"PC\[7\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[6\] PC\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[6\]\" to the node \"PC\[6\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[5\] PC\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[5\]\" to the node \"PC\[5\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[4\] PC\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[4\]\" to the node \"PC\[4\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[3\] PC\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[3\]\" to the node \"PC\[3\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[2\] PC\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[2\]\" to the node \"PC\[2\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[1\] PC\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[1\]\" to the node \"PC\[1\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[0\] PC\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[0\]\" to the node \"PC\[0\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[9\] DATA_MEM_ADDR\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[9\]\" to the node \"DATA_MEM_ADDR\[9\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[8\] DATA_MEM_ADDR\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[8\]\" to the node \"DATA_MEM_ADDR\[8\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[7\] DATA_MEM_ADDR\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[7\]\" to the node \"DATA_MEM_ADDR\[7\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[6\] DATA_MEM_ADDR\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[6\]\" to the node \"DATA_MEM_ADDR\[6\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[5\] DATA_MEM_ADDR\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[5\]\" to the node \"DATA_MEM_ADDR\[5\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[4\] DATA_MEM_ADDR\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[4\]\" to the node \"DATA_MEM_ADDR\[4\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[3\] DATA_MEM_ADDR\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[3\]\" to the node \"DATA_MEM_ADDR\[3\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[2\] DATA_MEM_ADDR\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[2\]\" to the node \"DATA_MEM_ADDR\[2\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[1\] DATA_MEM_ADDR\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[1\]\" to the node \"DATA_MEM_ADDR\[1\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[0\] DATA_MEM_ADDR\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[0\]\" to the node \"DATA_MEM_ADDR\[0\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[31\] DATA_MEM_OUT\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[31\]\" to the node \"DATA_MEM_OUT\[31\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[30\] DATA_MEM_OUT\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[30\]\" to the node \"DATA_MEM_OUT\[30\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[29\] DATA_MEM_OUT\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[29\]\" to the node \"DATA_MEM_OUT\[29\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[28\] DATA_MEM_OUT\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[28\]\" to the node \"DATA_MEM_OUT\[28\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[27\] DATA_MEM_OUT\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[27\]\" to the node \"DATA_MEM_OUT\[27\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[26\] DATA_MEM_OUT\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[26\]\" to the node \"DATA_MEM_OUT\[26\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[25\] DATA_MEM_OUT\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[25\]\" to the node \"DATA_MEM_OUT\[25\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[24\] DATA_MEM_OUT\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[24\]\" to the node \"DATA_MEM_OUT\[24\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[23\] DATA_MEM_OUT\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[23\]\" to the node \"DATA_MEM_OUT\[23\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[22\] DATA_MEM_OUT\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[22\]\" to the node \"DATA_MEM_OUT\[22\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[21\] DATA_MEM_OUT\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[21\]\" to the node \"DATA_MEM_OUT\[21\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[20\] DATA_MEM_OUT\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[20\]\" to the node \"DATA_MEM_OUT\[20\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[19\] DATA_MEM_OUT\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[19\]\" to the node \"DATA_MEM_OUT\[19\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[18\] DATA_MEM_OUT\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[18\]\" to the node \"DATA_MEM_OUT\[18\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[17\] DATA_MEM_OUT\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[17\]\" to the node \"DATA_MEM_OUT\[17\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[16\] DATA_MEM_OUT\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[16\]\" to the node \"DATA_MEM_OUT\[16\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[15\] DATA_MEM_OUT\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[15\]\" to the node \"DATA_MEM_OUT\[15\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[14\] DATA_MEM_OUT\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[14\]\" to the node \"DATA_MEM_OUT\[14\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[13\] DATA_MEM_OUT\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[13\]\" to the node \"DATA_MEM_OUT\[13\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[12\] DATA_MEM_OUT\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[12\]\" to the node \"DATA_MEM_OUT\[12\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[11\] DATA_MEM_OUT\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[11\]\" to the node \"DATA_MEM_OUT\[11\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[10\] DATA_MEM_OUT\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[10\]\" to the node \"DATA_MEM_OUT\[10\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[9\] DATA_MEM_OUT\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[9\]\" to the node \"DATA_MEM_OUT\[9\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[8\] DATA_MEM_OUT\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[8\]\" to the node \"DATA_MEM_OUT\[8\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[7\] DATA_MEM_OUT\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[7\]\" to the node \"DATA_MEM_OUT\[7\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[6\] DATA_MEM_OUT\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[6\]\" to the node \"DATA_MEM_OUT\[6\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[5\] DATA_MEM_OUT\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[5\]\" to the node \"DATA_MEM_OUT\[5\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[4\] DATA_MEM_OUT\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[4\]\" to the node \"DATA_MEM_OUT\[4\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[3\] DATA_MEM_OUT\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[3\]\" to the node \"DATA_MEM_OUT\[3\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[2\] DATA_MEM_OUT\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[2\]\" to the node \"DATA_MEM_OUT\[2\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[1\] DATA_MEM_OUT\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[1\]\" to the node \"DATA_MEM_OUT\[1\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[0\] DATA_MEM_OUT\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[0\]\" to the node \"DATA_MEM_OUT\[0\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst1\|inst6\[7\] MBR_OUT\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst1\|inst6\[7\]\" to the node \"MBR_OUT\[7\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst1\|inst6\[6\] MBR_OUT\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst1\|inst6\[6\]\" to the node \"MBR_OUT\[6\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst1\|inst6\[5\] MBR_OUT\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst1\|inst6\[5\]\" to the node \"MBR_OUT\[5\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst1\|inst6\[4\] MBR_OUT\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst1\|inst6\[4\]\" to the node \"MBR_OUT\[4\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst1\|inst6\[3\] MBR_OUT\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst1\|inst6\[3\]\" to the node \"MBR_OUT\[3\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst1\|inst6\[2\] MBR_OUT\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst1\|inst6\[2\]\" to the node \"MBR_OUT\[2\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst1\|inst6\[1\] MBR_OUT\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst1\|inst6\[1\]\" to the node \"MBR_OUT\[1\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst1\|inst6\[0\] MBR_OUT\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst1\|inst6\[0\]\" to the node \"MBR_OUT\[0\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[31\] RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_5vb2:auto_generated\|q_a\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[31\]\" to the node \"RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_5vb2:auto_generated\|q_a\[7\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[30\] RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_5vb2:auto_generated\|q_a\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[30\]\" to the node \"RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_5vb2:auto_generated\|q_a\[6\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[29\] RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_5vb2:auto_generated\|q_a\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[29\]\" to the node \"RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_5vb2:auto_generated\|q_a\[5\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[28\] RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_5vb2:auto_generated\|q_a\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[28\]\" to the node \"RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_5vb2:auto_generated\|q_a\[4\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[27\] RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_5vb2:auto_generated\|q_a\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[27\]\" to the node \"RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_5vb2:auto_generated\|q_a\[3\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[26\] RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_5vb2:auto_generated\|q_a\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[26\]\" to the node \"RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_5vb2:auto_generated\|q_a\[2\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[25\] RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_5vb2:auto_generated\|q_a\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[25\]\" to the node \"RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_5vb2:auto_generated\|q_a\[1\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[24\] RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_5vb2:auto_generated\|q_a\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[24\]\" to the node \"RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_5vb2:auto_generated\|q_a\[0\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[23\] RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_5vb2:auto_generated\|q_a\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[23\]\" to the node \"RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_5vb2:auto_generated\|q_a\[7\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[22\] RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_5vb2:auto_generated\|q_a\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[22\]\" to the node \"RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_5vb2:auto_generated\|q_a\[6\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[21\] RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_5vb2:auto_generated\|q_a\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[21\]\" to the node \"RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_5vb2:auto_generated\|q_a\[5\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[20\] RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_5vb2:auto_generated\|q_a\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[20\]\" to the node \"RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_5vb2:auto_generated\|q_a\[4\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[19\] RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_5vb2:auto_generated\|q_a\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[19\]\" to the node \"RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_5vb2:auto_generated\|q_a\[3\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[18\] RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_5vb2:auto_generated\|q_a\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[18\]\" to the node \"RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_5vb2:auto_generated\|q_a\[2\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[17\] RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_5vb2:auto_generated\|q_a\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[17\]\" to the node \"RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_5vb2:auto_generated\|q_a\[1\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[16\] RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_5vb2:auto_generated\|q_a\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[16\]\" to the node \"RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_5vb2:auto_generated\|q_a\[0\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[15\] RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_5vb2:auto_generated\|q_a\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[15\]\" to the node \"RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_5vb2:auto_generated\|q_a\[7\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[14\] RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_5vb2:auto_generated\|q_a\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[14\]\" to the node \"RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_5vb2:auto_generated\|q_a\[6\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[13\] RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_5vb2:auto_generated\|q_a\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[13\]\" to the node \"RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_5vb2:auto_generated\|q_a\[5\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[12\] RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_5vb2:auto_generated\|q_a\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[12\]\" to the node \"RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_5vb2:auto_generated\|q_a\[4\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[11\] RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_5vb2:auto_generated\|q_a\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[11\]\" to the node \"RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_5vb2:auto_generated\|q_a\[3\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[10\] RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_5vb2:auto_generated\|q_a\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[10\]\" to the node \"RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_5vb2:auto_generated\|q_a\[2\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[9\] RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_5vb2:auto_generated\|q_a\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[9\]\" to the node \"RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_5vb2:auto_generated\|q_a\[1\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[8\] RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_5vb2:auto_generated\|q_a\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[8\]\" to the node \"RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_5vb2:auto_generated\|q_a\[0\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[7\] RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_5vb2:auto_generated\|q_a\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[7\]\" to the node \"RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_5vb2:auto_generated\|q_a\[7\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[6\] RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_5vb2:auto_generated\|q_a\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[6\]\" to the node \"RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_5vb2:auto_generated\|q_a\[6\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[5\] RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_5vb2:auto_generated\|q_a\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[5\]\" to the node \"RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_5vb2:auto_generated\|q_a\[5\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[4\] RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_5vb2:auto_generated\|q_a\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[4\]\" to the node \"RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_5vb2:auto_generated\|q_a\[4\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[3\] RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_5vb2:auto_generated\|q_a\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[3\]\" to the node \"RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_5vb2:auto_generated\|q_a\[3\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[2\] RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_5vb2:auto_generated\|q_a\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[2\]\" to the node \"RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_5vb2:auto_generated\|q_a\[2\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[1\] RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_5vb2:auto_generated\|q_a\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[1\]\" to the node \"RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_5vb2:auto_generated\|q_a\[1\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[0\] RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_5vb2:auto_generated\|q_a\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[0\]\" to the node \"RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_5vb2:auto_generated\|q_a\[0\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737127679410 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Quartus II" 0 -1 1737127679410 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[11\] RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_5vb2:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[11\]\" to the node \"RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_5vb2:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737127679423 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[10\] RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_5vb2:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[10\]\" to the node \"RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_5vb2:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737127679423 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[9\] RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_5vb2:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[9\]\" to the node \"RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_5vb2:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737127679423 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[8\] RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_5vb2:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[8\]\" to the node \"RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_5vb2:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737127679423 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[7\] RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_5vb2:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[7\]\" to the node \"RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_5vb2:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737127679423 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[6\] RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_5vb2:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[6\]\" to the node \"RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_5vb2:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737127679423 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[5\] RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_5vb2:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[5\]\" to the node \"RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_5vb2:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737127679423 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[4\] RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_5vb2:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[4\]\" to the node \"RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_5vb2:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737127679423 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[3\] RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_5vb2:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[3\]\" to the node \"RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_5vb2:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737127679423 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[2\] RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_5vb2:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[2\]\" to the node \"RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_5vb2:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737127679423 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[1\] RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_5vb2:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[1\]\" to the node \"RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_5vb2:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737127679423 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[0\] RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_5vb2:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[0\]\" to the node \"RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_5vb2:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737127679423 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[9\] RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_5vb2:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[9\]\" to the node \"RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_5vb2:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737127679423 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[8\] RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_5vb2:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[8\]\" to the node \"RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_5vb2:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737127679423 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[7\] RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_5vb2:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[7\]\" to the node \"RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_5vb2:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737127679423 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[6\] RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_5vb2:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[6\]\" to the node \"RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_5vb2:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737127679423 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[5\] RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_5vb2:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[5\]\" to the node \"RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_5vb2:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737127679423 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[4\] RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_5vb2:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[4\]\" to the node \"RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_5vb2:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737127679423 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[3\] RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_5vb2:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[3\]\" to the node \"RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_5vb2:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737127679423 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[2\] RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_5vb2:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[2\]\" to the node \"RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_5vb2:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737127679423 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[1\] RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_5vb2:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[1\]\" to the node \"RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_5vb2:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737127679423 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[0\] RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_5vb2:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[0\]\" to the node \"RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_5vb2:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737127679423 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst1\|inst6\[7\] CPU:inst\|CONTROL_UNIT:inst\|mpc_generator:inst1\|inst2\[7\] " "Converted the fan-out from the tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst1\|inst6\[7\]\" to the node \"CPU:inst\|CONTROL_UNIT:inst\|mpc_generator:inst1\|inst2\[7\]\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737127679423 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst1\|inst6\[6\] CPU:inst\|CONTROL_UNIT:inst\|mpc_generator:inst1\|inst2\[6\] " "Converted the fan-out from the tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst1\|inst6\[6\]\" to the node \"CPU:inst\|CONTROL_UNIT:inst\|mpc_generator:inst1\|inst2\[6\]\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737127679423 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst1\|inst6\[5\] CPU:inst\|CONTROL_UNIT:inst\|mpc_generator:inst1\|inst2\[5\] " "Converted the fan-out from the tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst1\|inst6\[5\]\" to the node \"CPU:inst\|CONTROL_UNIT:inst\|mpc_generator:inst1\|inst2\[5\]\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737127679423 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst1\|inst6\[4\] CPU:inst\|CONTROL_UNIT:inst\|mpc_generator:inst1\|inst2\[4\] " "Converted the fan-out from the tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst1\|inst6\[4\]\" to the node \"CPU:inst\|CONTROL_UNIT:inst\|mpc_generator:inst1\|inst2\[4\]\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737127679423 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst1\|inst6\[3\] CPU:inst\|CONTROL_UNIT:inst\|mpc_generator:inst1\|inst2\[3\] " "Converted the fan-out from the tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst1\|inst6\[3\]\" to the node \"CPU:inst\|CONTROL_UNIT:inst\|mpc_generator:inst1\|inst2\[3\]\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737127679423 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst1\|inst6\[2\] CPU:inst\|CONTROL_UNIT:inst\|mpc_generator:inst1\|inst2\[2\] " "Converted the fan-out from the tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst1\|inst6\[2\]\" to the node \"CPU:inst\|CONTROL_UNIT:inst\|mpc_generator:inst1\|inst2\[2\]\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737127679423 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst1\|inst6\[1\] CPU:inst\|CONTROL_UNIT:inst\|mpc_generator:inst1\|inst2\[1\] " "Converted the fan-out from the tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst1\|inst6\[1\]\" to the node \"CPU:inst\|CONTROL_UNIT:inst\|mpc_generator:inst1\|inst2\[1\]\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737127679423 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst1\|inst6\[0\] CPU:inst\|CONTROL_UNIT:inst\|mpc_generator:inst1\|inst2\[0\] " "Converted the fan-out from the tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst1\|inst6\[0\]\" to the node \"CPU:inst\|CONTROL_UNIT:inst\|mpc_generator:inst1\|inst2\[0\]\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737127679423 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1737127679423 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "REGISTER8bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER8bit.bdf" { { 368 616 680 448 "inst5" "" } } } } { "REGISTER8bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER8bit.bdf" { { 744 928 992 824 "inst28" "" } } } } { "REGISTER8bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER8bit.bdf" { { 552 928 992 632 "inst24" "" } } } } { "REGISTER8bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER8bit.bdf" { { 368 928 992 448 "inst20" "" } } } } { "REGISTER8bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER8bit.bdf" { { 176 928 992 256 "inst16" "" } } } } { "REGISTER8bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER8bit.bdf" { { 176 616 680 256 "inst" "" } } } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1737127679426 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1737127679426 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1737127680201 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1737127680201 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1022 " "Implemented 1022 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1737127680278 ""} { "Info" "ICUT_CUT_TM_OPINS" "214 " "Implemented 214 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1737127680278 ""} { "Info" "ICUT_CUT_TM_LCELLS" "762 " "Implemented 762 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1737127680278 ""} { "Info" "ICUT_CUT_TM_RAMS" "44 " "Implemented 44 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1737127680278 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1737127680278 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 234 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 234 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4653 " "Peak virtual memory: 4653 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1737127680308 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 17 12:28:00 2025 " "Processing ended: Fri Jan 17 12:28:00 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1737127680308 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1737127680308 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1737127680308 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1737127680308 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1737127681323 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1737127681323 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 17 12:28:00 2025 " "Processing started: Fri Jan 17 12:28:00 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1737127681323 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1737127681323 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MC1 -c MC1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MC1 -c MC1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1737127681323 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1737127681421 ""}
{ "Info" "0" "" "Project  = MC1" {  } {  } 0 0 "Project  = MC1" 0 0 "Fitter" 0 0 1737127681421 ""}
{ "Info" "0" "" "Revision = MC1" {  } {  } 0 0 "Revision = MC1" 0 0 "Fitter" 0 0 1737127681421 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1737127681495 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "MC1 EP2C15AF484C6 " "Automatically selected device EP2C15AF484C6 for design MC1" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1737127681585 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "Fitter" 0 -1 1737127681585 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1737127681650 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1737127681669 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C20F484C6 " "Device EP2C20F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1737127681970 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C6 " "Device EP2C35F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1737127681970 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C6 " "Device EP2C50F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1737127681970 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1737127681970 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 2124 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1737127681979 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 2125 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1737127681979 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 2126 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1737127681979 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1737127681979 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1737127681979 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "216 216 " "No exact pin location assignment(s) for 216 pins of 216 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_write_enable " "Pin DATA_MEM_write_enable not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_write_enable } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 624 1048 1224 640 "DATA_MEM_write_enable" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_write_enable } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 412 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM\[31\] " "Pin DATA_MEM\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM[31] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 416 1440 1616 432 "DATA_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 199 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM\[30\] " "Pin DATA_MEM\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM[30] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 416 1440 1616 432 "DATA_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 200 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM\[29\] " "Pin DATA_MEM\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM[29] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 416 1440 1616 432 "DATA_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 201 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM\[28\] " "Pin DATA_MEM\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM[28] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 416 1440 1616 432 "DATA_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 202 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM\[27\] " "Pin DATA_MEM\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM[27] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 416 1440 1616 432 "DATA_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 203 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM\[26\] " "Pin DATA_MEM\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM[26] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 416 1440 1616 432 "DATA_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 204 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM\[25\] " "Pin DATA_MEM\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM[25] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 416 1440 1616 432 "DATA_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 205 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM\[24\] " "Pin DATA_MEM\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM[24] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 416 1440 1616 432 "DATA_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 206 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM\[23\] " "Pin DATA_MEM\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM[23] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 416 1440 1616 432 "DATA_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 207 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM\[22\] " "Pin DATA_MEM\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM[22] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 416 1440 1616 432 "DATA_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 208 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM\[21\] " "Pin DATA_MEM\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM[21] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 416 1440 1616 432 "DATA_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 209 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM\[20\] " "Pin DATA_MEM\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM[20] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 416 1440 1616 432 "DATA_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 210 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM\[19\] " "Pin DATA_MEM\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM[19] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 416 1440 1616 432 "DATA_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 211 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM\[18\] " "Pin DATA_MEM\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM[18] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 416 1440 1616 432 "DATA_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 212 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM\[17\] " "Pin DATA_MEM\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM[17] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 416 1440 1616 432 "DATA_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 213 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM\[16\] " "Pin DATA_MEM\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM[16] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 416 1440 1616 432 "DATA_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 214 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM\[15\] " "Pin DATA_MEM\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM[15] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 416 1440 1616 432 "DATA_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 215 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM\[14\] " "Pin DATA_MEM\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM[14] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 416 1440 1616 432 "DATA_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 216 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM\[13\] " "Pin DATA_MEM\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM[13] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 416 1440 1616 432 "DATA_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 217 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM\[12\] " "Pin DATA_MEM\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM[12] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 416 1440 1616 432 "DATA_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 218 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM\[11\] " "Pin DATA_MEM\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM[11] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 416 1440 1616 432 "DATA_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 219 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM\[10\] " "Pin DATA_MEM\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM[10] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 416 1440 1616 432 "DATA_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 220 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM\[9\] " "Pin DATA_MEM\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM[9] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 416 1440 1616 432 "DATA_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 221 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM\[8\] " "Pin DATA_MEM\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM[8] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 416 1440 1616 432 "DATA_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 222 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM\[7\] " "Pin DATA_MEM\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM[7] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 416 1440 1616 432 "DATA_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 223 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM\[6\] " "Pin DATA_MEM\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM[6] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 416 1440 1616 432 "DATA_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 224 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM\[5\] " "Pin DATA_MEM\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM[5] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 416 1440 1616 432 "DATA_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 225 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM\[4\] " "Pin DATA_MEM\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM[4] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 416 1440 1616 432 "DATA_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 226 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM\[3\] " "Pin DATA_MEM\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM[3] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 416 1440 1616 432 "DATA_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 227 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM\[2\] " "Pin DATA_MEM\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM[2] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 416 1440 1616 432 "DATA_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 228 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM\[1\] " "Pin DATA_MEM\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM[1] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 416 1440 1616 432 "DATA_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 229 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM\[0\] " "Pin DATA_MEM\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM[0] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 416 1440 1616 432 "DATA_MEM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 230 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[31\] " "Pin PC\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[31] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 560 1048 1224 576 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 231 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[30\] " "Pin PC\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[30] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 560 1048 1224 576 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 232 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[29\] " "Pin PC\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[29] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 560 1048 1224 576 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 233 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[28\] " "Pin PC\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[28] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 560 1048 1224 576 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 234 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[27\] " "Pin PC\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[27] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 560 1048 1224 576 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 235 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[26\] " "Pin PC\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[26] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 560 1048 1224 576 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 236 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[25\] " "Pin PC\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[25] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 560 1048 1224 576 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 237 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[24\] " "Pin PC\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[24] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 560 1048 1224 576 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 238 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[23\] " "Pin PC\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[23] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 560 1048 1224 576 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 239 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[22\] " "Pin PC\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[22] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 560 1048 1224 576 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 240 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[21\] " "Pin PC\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[21] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 560 1048 1224 576 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 241 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[20\] " "Pin PC\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[20] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 560 1048 1224 576 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 242 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[19\] " "Pin PC\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[19] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 560 1048 1224 576 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 243 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[18\] " "Pin PC\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[18] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 560 1048 1224 576 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 244 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[17\] " "Pin PC\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[17] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 560 1048 1224 576 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 245 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[16\] " "Pin PC\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[16] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 560 1048 1224 576 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 246 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[15\] " "Pin PC\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[15] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 560 1048 1224 576 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 247 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[14\] " "Pin PC\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[14] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 560 1048 1224 576 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 248 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[13\] " "Pin PC\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[13] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 560 1048 1224 576 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 249 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[12\] " "Pin PC\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[12] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 560 1048 1224 576 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 250 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[11\] " "Pin PC\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[11] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 560 1048 1224 576 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 251 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[10\] " "Pin PC\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[10] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 560 1048 1224 576 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 252 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[9\] " "Pin PC\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[9] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 560 1048 1224 576 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 253 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[8\] " "Pin PC\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[8] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 560 1048 1224 576 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 254 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[7\] " "Pin PC\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[7] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 560 1048 1224 576 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 255 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[6\] " "Pin PC\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[6] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 560 1048 1224 576 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 256 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[5\] " "Pin PC\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[5] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 560 1048 1224 576 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 257 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[4\] " "Pin PC\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[4] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 560 1048 1224 576 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 258 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[3\] " "Pin PC\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[3] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 560 1048 1224 576 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 259 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[2\] " "Pin PC\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[2] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 560 1048 1224 576 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 260 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[1\] " "Pin PC\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[1] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 560 1048 1224 576 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 261 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[0\] " "Pin PC\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC[0] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 560 1048 1224 576 "PC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 262 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR\[31\] " "Pin DATA_MEM_ADDR\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_ADDR[31] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 608 1048 1224 624 "DATA_MEM_ADDR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 263 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR\[30\] " "Pin DATA_MEM_ADDR\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_ADDR[30] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 608 1048 1224 624 "DATA_MEM_ADDR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 264 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR\[29\] " "Pin DATA_MEM_ADDR\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_ADDR[29] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 608 1048 1224 624 "DATA_MEM_ADDR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 265 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR\[28\] " "Pin DATA_MEM_ADDR\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_ADDR[28] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 608 1048 1224 624 "DATA_MEM_ADDR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 266 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR\[27\] " "Pin DATA_MEM_ADDR\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_ADDR[27] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 608 1048 1224 624 "DATA_MEM_ADDR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 267 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR\[26\] " "Pin DATA_MEM_ADDR\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_ADDR[26] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 608 1048 1224 624 "DATA_MEM_ADDR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 268 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR\[25\] " "Pin DATA_MEM_ADDR\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_ADDR[25] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 608 1048 1224 624 "DATA_MEM_ADDR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 269 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR\[24\] " "Pin DATA_MEM_ADDR\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_ADDR[24] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 608 1048 1224 624 "DATA_MEM_ADDR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 270 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR\[23\] " "Pin DATA_MEM_ADDR\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_ADDR[23] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 608 1048 1224 624 "DATA_MEM_ADDR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 271 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR\[22\] " "Pin DATA_MEM_ADDR\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_ADDR[22] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 608 1048 1224 624 "DATA_MEM_ADDR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 272 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR\[21\] " "Pin DATA_MEM_ADDR\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_ADDR[21] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 608 1048 1224 624 "DATA_MEM_ADDR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 273 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR\[20\] " "Pin DATA_MEM_ADDR\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_ADDR[20] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 608 1048 1224 624 "DATA_MEM_ADDR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 274 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR\[19\] " "Pin DATA_MEM_ADDR\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_ADDR[19] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 608 1048 1224 624 "DATA_MEM_ADDR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 275 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR\[18\] " "Pin DATA_MEM_ADDR\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_ADDR[18] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 608 1048 1224 624 "DATA_MEM_ADDR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 276 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR\[17\] " "Pin DATA_MEM_ADDR\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_ADDR[17] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 608 1048 1224 624 "DATA_MEM_ADDR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 277 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR\[16\] " "Pin DATA_MEM_ADDR\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_ADDR[16] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 608 1048 1224 624 "DATA_MEM_ADDR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 278 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR\[15\] " "Pin DATA_MEM_ADDR\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_ADDR[15] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 608 1048 1224 624 "DATA_MEM_ADDR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 279 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR\[14\] " "Pin DATA_MEM_ADDR\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_ADDR[14] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 608 1048 1224 624 "DATA_MEM_ADDR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 280 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR\[13\] " "Pin DATA_MEM_ADDR\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_ADDR[13] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 608 1048 1224 624 "DATA_MEM_ADDR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 281 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR\[12\] " "Pin DATA_MEM_ADDR\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_ADDR[12] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 608 1048 1224 624 "DATA_MEM_ADDR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 282 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR\[11\] " "Pin DATA_MEM_ADDR\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_ADDR[11] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 608 1048 1224 624 "DATA_MEM_ADDR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 283 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR\[10\] " "Pin DATA_MEM_ADDR\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_ADDR[10] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 608 1048 1224 624 "DATA_MEM_ADDR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 284 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR\[9\] " "Pin DATA_MEM_ADDR\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_ADDR[9] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 608 1048 1224 624 "DATA_MEM_ADDR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 285 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR\[8\] " "Pin DATA_MEM_ADDR\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_ADDR[8] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 608 1048 1224 624 "DATA_MEM_ADDR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 286 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR\[7\] " "Pin DATA_MEM_ADDR\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_ADDR[7] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 608 1048 1224 624 "DATA_MEM_ADDR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 287 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR\[6\] " "Pin DATA_MEM_ADDR\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_ADDR[6] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 608 1048 1224 624 "DATA_MEM_ADDR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 288 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR\[5\] " "Pin DATA_MEM_ADDR\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_ADDR[5] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 608 1048 1224 624 "DATA_MEM_ADDR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 289 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR\[4\] " "Pin DATA_MEM_ADDR\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_ADDR[4] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 608 1048 1224 624 "DATA_MEM_ADDR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 290 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR\[3\] " "Pin DATA_MEM_ADDR\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_ADDR[3] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 608 1048 1224 624 "DATA_MEM_ADDR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 291 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR\[2\] " "Pin DATA_MEM_ADDR\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_ADDR[2] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 608 1048 1224 624 "DATA_MEM_ADDR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 292 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR\[1\] " "Pin DATA_MEM_ADDR\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_ADDR[1] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 608 1048 1224 624 "DATA_MEM_ADDR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 293 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR\[0\] " "Pin DATA_MEM_ADDR\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_ADDR[0] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 608 1048 1224 624 "DATA_MEM_ADDR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 294 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[31\] " "Pin DATA_MEM_OUT\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_OUT[31] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 592 1048 1224 608 "DATA_MEM_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 295 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[30\] " "Pin DATA_MEM_OUT\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_OUT[30] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 592 1048 1224 608 "DATA_MEM_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 296 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[29\] " "Pin DATA_MEM_OUT\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_OUT[29] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 592 1048 1224 608 "DATA_MEM_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 297 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[28\] " "Pin DATA_MEM_OUT\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_OUT[28] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 592 1048 1224 608 "DATA_MEM_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 298 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[27\] " "Pin DATA_MEM_OUT\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_OUT[27] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 592 1048 1224 608 "DATA_MEM_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 299 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[26\] " "Pin DATA_MEM_OUT\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_OUT[26] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 592 1048 1224 608 "DATA_MEM_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 300 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[25\] " "Pin DATA_MEM_OUT\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_OUT[25] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 592 1048 1224 608 "DATA_MEM_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 301 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[24\] " "Pin DATA_MEM_OUT\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_OUT[24] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 592 1048 1224 608 "DATA_MEM_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 302 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[23\] " "Pin DATA_MEM_OUT\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_OUT[23] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 592 1048 1224 608 "DATA_MEM_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 303 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[22\] " "Pin DATA_MEM_OUT\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_OUT[22] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 592 1048 1224 608 "DATA_MEM_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 304 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[21\] " "Pin DATA_MEM_OUT\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_OUT[21] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 592 1048 1224 608 "DATA_MEM_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 305 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[20\] " "Pin DATA_MEM_OUT\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_OUT[20] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 592 1048 1224 608 "DATA_MEM_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 306 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[19\] " "Pin DATA_MEM_OUT\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_OUT[19] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 592 1048 1224 608 "DATA_MEM_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 307 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[18\] " "Pin DATA_MEM_OUT\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_OUT[18] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 592 1048 1224 608 "DATA_MEM_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 308 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[17\] " "Pin DATA_MEM_OUT\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_OUT[17] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 592 1048 1224 608 "DATA_MEM_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 309 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[16\] " "Pin DATA_MEM_OUT\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_OUT[16] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 592 1048 1224 608 "DATA_MEM_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 310 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[15\] " "Pin DATA_MEM_OUT\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_OUT[15] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 592 1048 1224 608 "DATA_MEM_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 311 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[14\] " "Pin DATA_MEM_OUT\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_OUT[14] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 592 1048 1224 608 "DATA_MEM_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 312 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[13\] " "Pin DATA_MEM_OUT\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_OUT[13] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 592 1048 1224 608 "DATA_MEM_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 313 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[12\] " "Pin DATA_MEM_OUT\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_OUT[12] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 592 1048 1224 608 "DATA_MEM_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 314 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[11\] " "Pin DATA_MEM_OUT\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_OUT[11] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 592 1048 1224 608 "DATA_MEM_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 315 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[10\] " "Pin DATA_MEM_OUT\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_OUT[10] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 592 1048 1224 608 "DATA_MEM_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 316 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[9\] " "Pin DATA_MEM_OUT\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_OUT[9] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 592 1048 1224 608 "DATA_MEM_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 317 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[8\] " "Pin DATA_MEM_OUT\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_OUT[8] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 592 1048 1224 608 "DATA_MEM_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 318 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[7\] " "Pin DATA_MEM_OUT\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_OUT[7] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 592 1048 1224 608 "DATA_MEM_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 319 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[6\] " "Pin DATA_MEM_OUT\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_OUT[6] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 592 1048 1224 608 "DATA_MEM_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 320 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[5\] " "Pin DATA_MEM_OUT\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_OUT[5] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 592 1048 1224 608 "DATA_MEM_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 321 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[4\] " "Pin DATA_MEM_OUT\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_OUT[4] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 592 1048 1224 608 "DATA_MEM_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 322 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[3\] " "Pin DATA_MEM_OUT\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_OUT[3] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 592 1048 1224 608 "DATA_MEM_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 323 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[2\] " "Pin DATA_MEM_OUT\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_OUT[2] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 592 1048 1224 608 "DATA_MEM_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 324 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[1\] " "Pin DATA_MEM_OUT\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_OUT[1] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 592 1048 1224 608 "DATA_MEM_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 325 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[0\] " "Pin DATA_MEM_OUT\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_MEM_OUT[0] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 592 1048 1224 608 "DATA_MEM_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 326 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_Bus\[31\] " "Pin C_Bus\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C_Bus[31] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 656 1048 1224 672 "C_Bus" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_Bus[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 327 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_Bus\[30\] " "Pin C_Bus\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C_Bus[30] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 656 1048 1224 672 "C_Bus" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_Bus[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 328 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_Bus\[29\] " "Pin C_Bus\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C_Bus[29] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 656 1048 1224 672 "C_Bus" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_Bus[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 329 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_Bus\[28\] " "Pin C_Bus\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C_Bus[28] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 656 1048 1224 672 "C_Bus" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_Bus[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 330 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_Bus\[27\] " "Pin C_Bus\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C_Bus[27] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 656 1048 1224 672 "C_Bus" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_Bus[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 331 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_Bus\[26\] " "Pin C_Bus\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C_Bus[26] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 656 1048 1224 672 "C_Bus" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_Bus[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 332 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_Bus\[25\] " "Pin C_Bus\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C_Bus[25] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 656 1048 1224 672 "C_Bus" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_Bus[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 333 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_Bus\[24\] " "Pin C_Bus\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C_Bus[24] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 656 1048 1224 672 "C_Bus" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_Bus[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 334 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_Bus\[23\] " "Pin C_Bus\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C_Bus[23] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 656 1048 1224 672 "C_Bus" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_Bus[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 335 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_Bus\[22\] " "Pin C_Bus\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C_Bus[22] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 656 1048 1224 672 "C_Bus" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_Bus[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 336 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_Bus\[21\] " "Pin C_Bus\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C_Bus[21] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 656 1048 1224 672 "C_Bus" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_Bus[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 337 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_Bus\[20\] " "Pin C_Bus\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C_Bus[20] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 656 1048 1224 672 "C_Bus" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_Bus[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 338 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_Bus\[19\] " "Pin C_Bus\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C_Bus[19] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 656 1048 1224 672 "C_Bus" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_Bus[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 339 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_Bus\[18\] " "Pin C_Bus\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C_Bus[18] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 656 1048 1224 672 "C_Bus" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_Bus[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 340 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_Bus\[17\] " "Pin C_Bus\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C_Bus[17] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 656 1048 1224 672 "C_Bus" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_Bus[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 341 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_Bus\[16\] " "Pin C_Bus\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C_Bus[16] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 656 1048 1224 672 "C_Bus" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_Bus[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 342 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_Bus\[15\] " "Pin C_Bus\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C_Bus[15] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 656 1048 1224 672 "C_Bus" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_Bus[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 343 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_Bus\[14\] " "Pin C_Bus\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C_Bus[14] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 656 1048 1224 672 "C_Bus" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_Bus[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 344 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_Bus\[13\] " "Pin C_Bus\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C_Bus[13] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 656 1048 1224 672 "C_Bus" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_Bus[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 345 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_Bus\[12\] " "Pin C_Bus\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C_Bus[12] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 656 1048 1224 672 "C_Bus" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_Bus[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 346 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_Bus\[11\] " "Pin C_Bus\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C_Bus[11] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 656 1048 1224 672 "C_Bus" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_Bus[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 347 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_Bus\[10\] " "Pin C_Bus\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C_Bus[10] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 656 1048 1224 672 "C_Bus" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_Bus[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 348 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_Bus\[9\] " "Pin C_Bus\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C_Bus[9] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 656 1048 1224 672 "C_Bus" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_Bus[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 349 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_Bus\[8\] " "Pin C_Bus\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C_Bus[8] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 656 1048 1224 672 "C_Bus" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_Bus[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 350 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_Bus\[7\] " "Pin C_Bus\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C_Bus[7] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 656 1048 1224 672 "C_Bus" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_Bus[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 351 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_Bus\[6\] " "Pin C_Bus\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C_Bus[6] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 656 1048 1224 672 "C_Bus" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_Bus[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 352 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_Bus\[5\] " "Pin C_Bus\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C_Bus[5] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 656 1048 1224 672 "C_Bus" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_Bus[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 353 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_Bus\[4\] " "Pin C_Bus\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C_Bus[4] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 656 1048 1224 672 "C_Bus" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_Bus[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 354 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_Bus\[3\] " "Pin C_Bus\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C_Bus[3] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 656 1048 1224 672 "C_Bus" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_Bus[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 355 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_Bus\[2\] " "Pin C_Bus\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C_Bus[2] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 656 1048 1224 672 "C_Bus" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_Bus[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 356 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_Bus\[1\] " "Pin C_Bus\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C_Bus[1] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 656 1048 1224 672 "C_Bus" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_Bus[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 357 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_Bus\[0\] " "Pin C_Bus\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C_Bus[0] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 656 1048 1224 672 "C_Bus" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_Bus[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 358 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MBR_OUT\[7\] " "Pin MBR_OUT\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MBR_OUT[7] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 544 1048 1224 560 "MBR_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MBR_OUT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 359 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MBR_OUT\[6\] " "Pin MBR_OUT\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MBR_OUT[6] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 544 1048 1224 560 "MBR_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MBR_OUT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 360 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MBR_OUT\[5\] " "Pin MBR_OUT\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MBR_OUT[5] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 544 1048 1224 560 "MBR_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MBR_OUT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 361 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MBR_OUT\[4\] " "Pin MBR_OUT\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MBR_OUT[4] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 544 1048 1224 560 "MBR_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MBR_OUT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 362 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MBR_OUT\[3\] " "Pin MBR_OUT\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MBR_OUT[3] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 544 1048 1224 560 "MBR_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MBR_OUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 363 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MBR_OUT\[2\] " "Pin MBR_OUT\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MBR_OUT[2] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 544 1048 1224 560 "MBR_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MBR_OUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 364 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MBR_OUT\[1\] " "Pin MBR_OUT\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MBR_OUT[1] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 544 1048 1224 560 "MBR_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MBR_OUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 365 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MBR_OUT\[0\] " "Pin MBR_OUT\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MBR_OUT[0] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 544 1048 1224 560 "MBR_OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MBR_OUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 366 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[35\] " "Pin MIR\[35\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[35] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 680 1048 1224 696 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 367 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[34\] " "Pin MIR\[34\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[34] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 680 1048 1224 696 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 368 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[33\] " "Pin MIR\[33\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[33] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 680 1048 1224 696 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 369 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[32\] " "Pin MIR\[32\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[32] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 680 1048 1224 696 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 370 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[31\] " "Pin MIR\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[31] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 680 1048 1224 696 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 371 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[30\] " "Pin MIR\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[30] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 680 1048 1224 696 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 372 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[29\] " "Pin MIR\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[29] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 680 1048 1224 696 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 373 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[28\] " "Pin MIR\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[28] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 680 1048 1224 696 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 374 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[27\] " "Pin MIR\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[27] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 680 1048 1224 696 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 375 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[26\] " "Pin MIR\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[26] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 680 1048 1224 696 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 376 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[25\] " "Pin MIR\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[25] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 680 1048 1224 696 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 377 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[24\] " "Pin MIR\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[24] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 680 1048 1224 696 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 378 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[23\] " "Pin MIR\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[23] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 680 1048 1224 696 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 379 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[22\] " "Pin MIR\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[22] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 680 1048 1224 696 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 380 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[21\] " "Pin MIR\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[21] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 680 1048 1224 696 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 381 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[20\] " "Pin MIR\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[20] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 680 1048 1224 696 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 382 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[19\] " "Pin MIR\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[19] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 680 1048 1224 696 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 383 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[18\] " "Pin MIR\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[18] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 680 1048 1224 696 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 384 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[17\] " "Pin MIR\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[17] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 680 1048 1224 696 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 385 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[16\] " "Pin MIR\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[16] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 680 1048 1224 696 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 386 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[15\] " "Pin MIR\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[15] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 680 1048 1224 696 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 387 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[14\] " "Pin MIR\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[14] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 680 1048 1224 696 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 388 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[13\] " "Pin MIR\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[13] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 680 1048 1224 696 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 389 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[12\] " "Pin MIR\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[12] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 680 1048 1224 696 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 390 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[11\] " "Pin MIR\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[11] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 680 1048 1224 696 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 391 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[10\] " "Pin MIR\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[10] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 680 1048 1224 696 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 392 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[9\] " "Pin MIR\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[9] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 680 1048 1224 696 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 393 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[8\] " "Pin MIR\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[8] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 680 1048 1224 696 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 394 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[7\] " "Pin MIR\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[7] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 680 1048 1224 696 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 395 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[6\] " "Pin MIR\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[6] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 680 1048 1224 696 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 396 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[5\] " "Pin MIR\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[5] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 680 1048 1224 696 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 397 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[4\] " "Pin MIR\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[4] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 680 1048 1224 696 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 398 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[3\] " "Pin MIR\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[3] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 680 1048 1224 696 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 399 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[2\] " "Pin MIR\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[2] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 680 1048 1224 696 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 400 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[1\] " "Pin MIR\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[1] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 680 1048 1224 696 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 401 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[0\] " "Pin MIR\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MIR[0] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 680 1048 1224 696 "MIR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MIR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 402 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MPC\[8\] " "Pin MPC\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MPC[8] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 704 1048 1224 720 "MPC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MPC[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 403 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MPC\[7\] " "Pin MPC\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MPC[7] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 704 1048 1224 720 "MPC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MPC[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 404 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MPC\[6\] " "Pin MPC\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MPC[6] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 704 1048 1224 720 "MPC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MPC[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 405 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MPC\[5\] " "Pin MPC\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MPC[5] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 704 1048 1224 720 "MPC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MPC[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 406 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MPC\[4\] " "Pin MPC\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MPC[4] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 704 1048 1224 720 "MPC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MPC[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 407 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MPC\[3\] " "Pin MPC\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MPC[3] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 704 1048 1224 720 "MPC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MPC[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 408 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MPC\[2\] " "Pin MPC\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MPC[2] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 704 1048 1224 720 "MPC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MPC[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 409 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MPC\[1\] " "Pin MPC\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MPC[1] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 704 1048 1224 720 "MPC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MPC[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 410 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MPC\[0\] " "Pin MPC\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MPC[0] } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 704 1048 1224 720 "MPC" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MPC[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 411 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLOCK " "Pin CLOCK not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLOCK } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 328 72 248 344 "CLOCK" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 413 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LOADN " "Pin LOADN not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LOADN } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 344 72 248 360 "LOADN" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LOADN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 414 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737127682045 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1737127682045 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MC1.sdc " "Synopsys Design Constraints File file not found: 'MC1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1737127682167 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1737127682167 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1737127682180 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK (placed in PIN M1 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node CLOCK (placed in PIN M1 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1737127682232 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|CONTROL_UNIT:inst\|mc_compiler:inst123132\|altsyncram:altsyncram_component\|altsyncram_c881:auto_generated\|ram_block1a7 " "Destination node CPU:inst\|CONTROL_UNIT:inst\|mc_compiler:inst123132\|altsyncram:altsyncram_component\|altsyncram_c881:auto_generated\|ram_block1a7" {  } { { "db/altsyncram_c881.tdf" "" { Text "D:/MIC1_Rafael_Adolfo/MIC-1/db/altsyncram_c881.tdf" 174 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU:inst|CONTROL_UNIT:inst|mc_compiler:inst123132|altsyncram:altsyncram_component|altsyncram_c881:auto_generated|q_a[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 579 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1737127682232 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|CONTROL_UNIT:inst\|mc_compiler:inst123132\|altsyncram:altsyncram_component\|altsyncram_c881:auto_generated\|ram_block1a8 " "Destination node CPU:inst\|CONTROL_UNIT:inst\|mc_compiler:inst123132\|altsyncram:altsyncram_component\|altsyncram_c881:auto_generated\|ram_block1a8" {  } { { "db/altsyncram_c881.tdf" "" { Text "D:/MIC1_Rafael_Adolfo/MIC-1/db/altsyncram_c881.tdf" 194 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU:inst|CONTROL_UNIT:inst|mc_compiler:inst123132|altsyncram:altsyncram_component|altsyncram_c881:auto_generated|q_a[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 580 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1737127682232 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|CONTROL_UNIT:inst\|mc_compiler:inst123132\|altsyncram:altsyncram_component\|altsyncram_c881:auto_generated\|ram_block1a9 " "Destination node CPU:inst\|CONTROL_UNIT:inst\|mc_compiler:inst123132\|altsyncram:altsyncram_component\|altsyncram_c881:auto_generated\|ram_block1a9" {  } { { "db/altsyncram_c881.tdf" "" { Text "D:/MIC1_Rafael_Adolfo/MIC-1/db/altsyncram_c881.tdf" 214 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU:inst|CONTROL_UNIT:inst|mc_compiler:inst123132|altsyncram:altsyncram_component|altsyncram_c881:auto_generated|q_a[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 581 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1737127682232 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|CONTROL_UNIT:inst\|mc_compiler:inst123132\|altsyncram:altsyncram_component\|altsyncram_c881:auto_generated\|ram_block1a10 " "Destination node CPU:inst\|CONTROL_UNIT:inst\|mc_compiler:inst123132\|altsyncram:altsyncram_component\|altsyncram_c881:auto_generated\|ram_block1a10" {  } { { "db/altsyncram_c881.tdf" "" { Text "D:/MIC1_Rafael_Adolfo/MIC-1/db/altsyncram_c881.tdf" 234 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU:inst|CONTROL_UNIT:inst|mc_compiler:inst123132|altsyncram:altsyncram_component|altsyncram_c881:auto_generated|q_a[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 582 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1737127682232 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|CONTROL_UNIT:inst\|mc_compiler:inst123132\|altsyncram:altsyncram_component\|altsyncram_c881:auto_generated\|ram_block1a11 " "Destination node CPU:inst\|CONTROL_UNIT:inst\|mc_compiler:inst123132\|altsyncram:altsyncram_component\|altsyncram_c881:auto_generated\|ram_block1a11" {  } { { "db/altsyncram_c881.tdf" "" { Text "D:/MIC1_Rafael_Adolfo/MIC-1/db/altsyncram_c881.tdf" 254 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU:inst|CONTROL_UNIT:inst|mc_compiler:inst123132|altsyncram:altsyncram_component|altsyncram_c881:auto_generated|q_a[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 583 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1737127682232 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|CONTROL_UNIT:inst\|mc_compiler:inst123132\|altsyncram:altsyncram_component\|altsyncram_c881:auto_generated\|ram_block1a12 " "Destination node CPU:inst\|CONTROL_UNIT:inst\|mc_compiler:inst123132\|altsyncram:altsyncram_component\|altsyncram_c881:auto_generated\|ram_block1a12" {  } { { "db/altsyncram_c881.tdf" "" { Text "D:/MIC1_Rafael_Adolfo/MIC-1/db/altsyncram_c881.tdf" 274 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU:inst|CONTROL_UNIT:inst|mc_compiler:inst123132|altsyncram:altsyncram_component|altsyncram_c881:auto_generated|q_a[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 584 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1737127682232 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|CONTROL_UNIT:inst\|mc_compiler:inst123132\|altsyncram:altsyncram_component\|altsyncram_c881:auto_generated\|ram_block1a13 " "Destination node CPU:inst\|CONTROL_UNIT:inst\|mc_compiler:inst123132\|altsyncram:altsyncram_component\|altsyncram_c881:auto_generated\|ram_block1a13" {  } { { "db/altsyncram_c881.tdf" "" { Text "D:/MIC1_Rafael_Adolfo/MIC-1/db/altsyncram_c881.tdf" 294 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU:inst|CONTROL_UNIT:inst|mc_compiler:inst123132|altsyncram:altsyncram_component|altsyncram_c881:auto_generated|q_a[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 585 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1737127682232 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|CONTROL_UNIT:inst\|mc_compiler:inst123132\|altsyncram:altsyncram_component\|altsyncram_c881:auto_generated\|ram_block1a14 " "Destination node CPU:inst\|CONTROL_UNIT:inst\|mc_compiler:inst123132\|altsyncram:altsyncram_component\|altsyncram_c881:auto_generated\|ram_block1a14" {  } { { "db/altsyncram_c881.tdf" "" { Text "D:/MIC1_Rafael_Adolfo/MIC-1/db/altsyncram_c881.tdf" 314 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU:inst|CONTROL_UNIT:inst|mc_compiler:inst123132|altsyncram:altsyncram_component|altsyncram_c881:auto_generated|q_a[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 586 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1737127682232 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|CONTROL_UNIT:inst\|mc_compiler:inst123132\|altsyncram:altsyncram_component\|altsyncram_c881:auto_generated\|ram_block1a15 " "Destination node CPU:inst\|CONTROL_UNIT:inst\|mc_compiler:inst123132\|altsyncram:altsyncram_component\|altsyncram_c881:auto_generated\|ram_block1a15" {  } { { "db/altsyncram_c881.tdf" "" { Text "D:/MIC1_Rafael_Adolfo/MIC-1/db/altsyncram_c881.tdf" 334 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU:inst|CONTROL_UNIT:inst|mc_compiler:inst123132|altsyncram:altsyncram_component|altsyncram_c881:auto_generated|q_a[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 587 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1737127682232 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|inst13 " "Destination node CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|inst13" {  } { { "MDR.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MDR.bdf" { { 280 288 352 360 "inst13" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU:inst|DATAPATH:inst1|BANK:inst|MDR:inst1|inst13 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 466 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1737127682232 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1737127682232 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1737127682232 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLOCK } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 328 72 248 344 "CLOCK" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 413 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1737127682232 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|CPP:inst5\|REGISTER32bit:inst1\|inst4  " "Automatically promoted node CPU:inst\|DATAPATH:inst1\|BANK:inst\|CPP:inst5\|REGISTER32bit:inst1\|inst4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1737127682232 ""}  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 288 304 368 336 "inst4" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU:inst|DATAPATH:inst1|BANK:inst|CPP:inst5|REGISTER32bit:inst1|inst4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 777 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1737127682232 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst4  " "Automatically promoted node CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1737127682232 ""}  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 288 304 368 336 "inst4" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU:inst|DATAPATH:inst1|BANK:inst|H:inst8|REGISTER32bit:inst1|inst4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 876 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1737127682232 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|LV:inst4\|REGISTER32bit:inst1\|inst4  " "Automatically promoted node CPU:inst\|DATAPATH:inst1\|BANK:inst\|LV:inst4\|REGISTER32bit:inst1\|inst4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1737127682232 ""}  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 288 304 368 336 "inst4" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU:inst|DATAPATH:inst1|BANK:inst|LV:inst4|REGISTER32bit:inst1|inst4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 744 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1737127682232 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst4  " "Automatically promoted node CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1737127682232 ""}  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 288 304 368 336 "inst4" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU:inst|DATAPATH:inst1|BANK:inst|MAR:inst|REGISTER32bit:inst1|inst4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 476 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1737127682232 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst4  " "Automatically promoted node CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1737127682232 ""}  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 288 304 368 336 "inst4" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU:inst|DATAPATH:inst1|BANK:inst|MDR:inst1|REGISTER32bit:inst1|inst4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 909 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1737127682232 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|OPC:inst7\|REGISTER32bit:inst1\|inst4  " "Automatically promoted node CPU:inst\|DATAPATH:inst1\|BANK:inst\|OPC:inst7\|REGISTER32bit:inst1\|inst4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1737127682232 ""}  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 288 304 368 336 "inst4" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU:inst|DATAPATH:inst1|BANK:inst|OPC:inst7|REGISTER32bit:inst1|inst4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 843 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1737127682232 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst4  " "Automatically promoted node CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1737127682232 ""}  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 288 304 368 336 "inst4" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU:inst|DATAPATH:inst1|BANK:inst|PC:inst2|REGISTER32bit:inst1|inst4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 678 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1737127682232 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|SP:inst3\|REGISTER32bit:inst1\|inst4  " "Automatically promoted node CPU:inst\|DATAPATH:inst1\|BANK:inst\|SP:inst3\|REGISTER32bit:inst1\|inst4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1737127682232 ""}  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 288 304 368 336 "inst4" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU:inst|DATAPATH:inst1|BANK:inst|SP:inst3|REGISTER32bit:inst1|inst4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 711 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1737127682232 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|TOS:inst6\|REGISTER32bit:inst1\|inst4  " "Automatically promoted node CPU:inst\|DATAPATH:inst1\|BANK:inst\|TOS:inst6\|REGISTER32bit:inst1\|inst4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1737127682232 ""}  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 288 304 368 336 "inst4" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU:inst|DATAPATH:inst1|BANK:inst|TOS:inst6|REGISTER32bit:inst1|inst4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 810 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1737127682232 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst1\|inst4  " "Automatically promoted node CPU:inst\|DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst1\|inst4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1737127682232 ""}  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 288 304 368 336 "inst4" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU:inst|DATAPATH:inst1|BANK:inst|MBR:inst9|REGISTER32bit:inst1|inst4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 928 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1737127682232 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst42\|inst4  " "Automatically promoted node CPU:inst\|DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst42\|inst4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1737127682232 ""}  } { { "REGISTER32bit.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 288 304 368 336 "inst4" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU:inst|DATAPATH:inst1|BANK:inst|MBR:inst9|REGISTER32bit:inst42|inst4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 937 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1737127682232 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LOADN (placed in PIN L22 (CLK4, LVDSCLK2p, Input)) " "Automatically promoted node LOADN (placed in PIN L22 (CLK4, LVDSCLK2p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1737127682232 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LOADN } } } { "MIC1.bdf" "" { Schematic "D:/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 344 72 248 360 "LOADN" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LOADN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 0 { 0 ""} 0 414 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1737127682232 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1737127682323 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1737127682331 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1737127682331 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1737127682332 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1737127682333 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1737127682335 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1737127682335 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1737127682335 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1737127682364 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1737127682364 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1737127682364 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "214 unused 3.3V 0 214 0 " "Number of I/O pins in group: 214 (unused VREF, 3.3V VCCIO, 0 input, 214 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1737127682372 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1737127682372 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1737127682372 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 40 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1737127682372 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 31 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1737127682372 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 43 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1737127682372 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1737127682372 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 1 38 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  38 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1737127682372 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 35 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1737127682372 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 40 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1737127682372 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1737127682372 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1737127682372 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1737127682372 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1737127682431 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1737127683282 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1737127683578 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1737127683586 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1737127685338 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1737127685338 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1737127685441 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X38_Y0 X50_Y13 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X38_Y0 to location X50_Y13" {  } { { "loc" "" { Generic "D:/MIC1_Rafael_Adolfo/MIC-1/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X38_Y0 to location X50_Y13"} { { 11 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X38_Y0 to location X50_Y13"} 38 0 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1737127686388 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1737127686388 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1737127687130 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1737127687132 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1737127687132 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.66 " "Total time spent on timing analysis during the Fitter is 0.66 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1737127687147 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1737127687155 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "214 " "Found 214 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_write_enable 0 " "Pin \"DATA_MEM_write_enable\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM\[31\] 0 " "Pin \"DATA_MEM\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM\[30\] 0 " "Pin \"DATA_MEM\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM\[29\] 0 " "Pin \"DATA_MEM\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM\[28\] 0 " "Pin \"DATA_MEM\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM\[27\] 0 " "Pin \"DATA_MEM\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM\[26\] 0 " "Pin \"DATA_MEM\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM\[25\] 0 " "Pin \"DATA_MEM\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM\[24\] 0 " "Pin \"DATA_MEM\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM\[23\] 0 " "Pin \"DATA_MEM\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM\[22\] 0 " "Pin \"DATA_MEM\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM\[21\] 0 " "Pin \"DATA_MEM\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM\[20\] 0 " "Pin \"DATA_MEM\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM\[19\] 0 " "Pin \"DATA_MEM\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM\[18\] 0 " "Pin \"DATA_MEM\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM\[17\] 0 " "Pin \"DATA_MEM\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM\[16\] 0 " "Pin \"DATA_MEM\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM\[15\] 0 " "Pin \"DATA_MEM\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM\[14\] 0 " "Pin \"DATA_MEM\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM\[13\] 0 " "Pin \"DATA_MEM\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM\[12\] 0 " "Pin \"DATA_MEM\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM\[11\] 0 " "Pin \"DATA_MEM\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM\[10\] 0 " "Pin \"DATA_MEM\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM\[9\] 0 " "Pin \"DATA_MEM\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM\[8\] 0 " "Pin \"DATA_MEM\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM\[7\] 0 " "Pin \"DATA_MEM\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM\[6\] 0 " "Pin \"DATA_MEM\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM\[5\] 0 " "Pin \"DATA_MEM\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM\[4\] 0 " "Pin \"DATA_MEM\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM\[3\] 0 " "Pin \"DATA_MEM\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM\[2\] 0 " "Pin \"DATA_MEM\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM\[1\] 0 " "Pin \"DATA_MEM\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM\[0\] 0 " "Pin \"DATA_MEM\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[31\] 0 " "Pin \"PC\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[30\] 0 " "Pin \"PC\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[29\] 0 " "Pin \"PC\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[28\] 0 " "Pin \"PC\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[27\] 0 " "Pin \"PC\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[26\] 0 " "Pin \"PC\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[25\] 0 " "Pin \"PC\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[24\] 0 " "Pin \"PC\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[23\] 0 " "Pin \"PC\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[22\] 0 " "Pin \"PC\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[21\] 0 " "Pin \"PC\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[20\] 0 " "Pin \"PC\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[19\] 0 " "Pin \"PC\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[18\] 0 " "Pin \"PC\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[17\] 0 " "Pin \"PC\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[16\] 0 " "Pin \"PC\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[15\] 0 " "Pin \"PC\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[14\] 0 " "Pin \"PC\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[13\] 0 " "Pin \"PC\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[12\] 0 " "Pin \"PC\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[11\] 0 " "Pin \"PC\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[10\] 0 " "Pin \"PC\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[9\] 0 " "Pin \"PC\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[8\] 0 " "Pin \"PC\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[7\] 0 " "Pin \"PC\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[6\] 0 " "Pin \"PC\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[5\] 0 " "Pin \"PC\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[4\] 0 " "Pin \"PC\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[3\] 0 " "Pin \"PC\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[2\] 0 " "Pin \"PC\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[1\] 0 " "Pin \"PC\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[0\] 0 " "Pin \"PC\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR\[31\] 0 " "Pin \"DATA_MEM_ADDR\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR\[30\] 0 " "Pin \"DATA_MEM_ADDR\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR\[29\] 0 " "Pin \"DATA_MEM_ADDR\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR\[28\] 0 " "Pin \"DATA_MEM_ADDR\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR\[27\] 0 " "Pin \"DATA_MEM_ADDR\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR\[26\] 0 " "Pin \"DATA_MEM_ADDR\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR\[25\] 0 " "Pin \"DATA_MEM_ADDR\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR\[24\] 0 " "Pin \"DATA_MEM_ADDR\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR\[23\] 0 " "Pin \"DATA_MEM_ADDR\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR\[22\] 0 " "Pin \"DATA_MEM_ADDR\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR\[21\] 0 " "Pin \"DATA_MEM_ADDR\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR\[20\] 0 " "Pin \"DATA_MEM_ADDR\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR\[19\] 0 " "Pin \"DATA_MEM_ADDR\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR\[18\] 0 " "Pin \"DATA_MEM_ADDR\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR\[17\] 0 " "Pin \"DATA_MEM_ADDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR\[16\] 0 " "Pin \"DATA_MEM_ADDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR\[15\] 0 " "Pin \"DATA_MEM_ADDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR\[14\] 0 " "Pin \"DATA_MEM_ADDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR\[13\] 0 " "Pin \"DATA_MEM_ADDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR\[12\] 0 " "Pin \"DATA_MEM_ADDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR\[11\] 0 " "Pin \"DATA_MEM_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR\[10\] 0 " "Pin \"DATA_MEM_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR\[9\] 0 " "Pin \"DATA_MEM_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR\[8\] 0 " "Pin \"DATA_MEM_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR\[7\] 0 " "Pin \"DATA_MEM_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR\[6\] 0 " "Pin \"DATA_MEM_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR\[5\] 0 " "Pin \"DATA_MEM_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR\[4\] 0 " "Pin \"DATA_MEM_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR\[3\] 0 " "Pin \"DATA_MEM_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR\[2\] 0 " "Pin \"DATA_MEM_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR\[1\] 0 " "Pin \"DATA_MEM_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR\[0\] 0 " "Pin \"DATA_MEM_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_OUT\[31\] 0 " "Pin \"DATA_MEM_OUT\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_OUT\[30\] 0 " "Pin \"DATA_MEM_OUT\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_OUT\[29\] 0 " "Pin \"DATA_MEM_OUT\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_OUT\[28\] 0 " "Pin \"DATA_MEM_OUT\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_OUT\[27\] 0 " "Pin \"DATA_MEM_OUT\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_OUT\[26\] 0 " "Pin \"DATA_MEM_OUT\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_OUT\[25\] 0 " "Pin \"DATA_MEM_OUT\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_OUT\[24\] 0 " "Pin \"DATA_MEM_OUT\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_OUT\[23\] 0 " "Pin \"DATA_MEM_OUT\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_OUT\[22\] 0 " "Pin \"DATA_MEM_OUT\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_OUT\[21\] 0 " "Pin \"DATA_MEM_OUT\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_OUT\[20\] 0 " "Pin \"DATA_MEM_OUT\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_OUT\[19\] 0 " "Pin \"DATA_MEM_OUT\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_OUT\[18\] 0 " "Pin \"DATA_MEM_OUT\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_OUT\[17\] 0 " "Pin \"DATA_MEM_OUT\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_OUT\[16\] 0 " "Pin \"DATA_MEM_OUT\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_OUT\[15\] 0 " "Pin \"DATA_MEM_OUT\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_OUT\[14\] 0 " "Pin \"DATA_MEM_OUT\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_OUT\[13\] 0 " "Pin \"DATA_MEM_OUT\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_OUT\[12\] 0 " "Pin \"DATA_MEM_OUT\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_OUT\[11\] 0 " "Pin \"DATA_MEM_OUT\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_OUT\[10\] 0 " "Pin \"DATA_MEM_OUT\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_OUT\[9\] 0 " "Pin \"DATA_MEM_OUT\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_OUT\[8\] 0 " "Pin \"DATA_MEM_OUT\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_OUT\[7\] 0 " "Pin \"DATA_MEM_OUT\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_OUT\[6\] 0 " "Pin \"DATA_MEM_OUT\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_OUT\[5\] 0 " "Pin \"DATA_MEM_OUT\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_OUT\[4\] 0 " "Pin \"DATA_MEM_OUT\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_OUT\[3\] 0 " "Pin \"DATA_MEM_OUT\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_OUT\[2\] 0 " "Pin \"DATA_MEM_OUT\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_OUT\[1\] 0 " "Pin \"DATA_MEM_OUT\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_OUT\[0\] 0 " "Pin \"DATA_MEM_OUT\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_Bus\[31\] 0 " "Pin \"C_Bus\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_Bus\[30\] 0 " "Pin \"C_Bus\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_Bus\[29\] 0 " "Pin \"C_Bus\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_Bus\[28\] 0 " "Pin \"C_Bus\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_Bus\[27\] 0 " "Pin \"C_Bus\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_Bus\[26\] 0 " "Pin \"C_Bus\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_Bus\[25\] 0 " "Pin \"C_Bus\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_Bus\[24\] 0 " "Pin \"C_Bus\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_Bus\[23\] 0 " "Pin \"C_Bus\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_Bus\[22\] 0 " "Pin \"C_Bus\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_Bus\[21\] 0 " "Pin \"C_Bus\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_Bus\[20\] 0 " "Pin \"C_Bus\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_Bus\[19\] 0 " "Pin \"C_Bus\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_Bus\[18\] 0 " "Pin \"C_Bus\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_Bus\[17\] 0 " "Pin \"C_Bus\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_Bus\[16\] 0 " "Pin \"C_Bus\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_Bus\[15\] 0 " "Pin \"C_Bus\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_Bus\[14\] 0 " "Pin \"C_Bus\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_Bus\[13\] 0 " "Pin \"C_Bus\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_Bus\[12\] 0 " "Pin \"C_Bus\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_Bus\[11\] 0 " "Pin \"C_Bus\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_Bus\[10\] 0 " "Pin \"C_Bus\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_Bus\[9\] 0 " "Pin \"C_Bus\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_Bus\[8\] 0 " "Pin \"C_Bus\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_Bus\[7\] 0 " "Pin \"C_Bus\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_Bus\[6\] 0 " "Pin \"C_Bus\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_Bus\[5\] 0 " "Pin \"C_Bus\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_Bus\[4\] 0 " "Pin \"C_Bus\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_Bus\[3\] 0 " "Pin \"C_Bus\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_Bus\[2\] 0 " "Pin \"C_Bus\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_Bus\[1\] 0 " "Pin \"C_Bus\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_Bus\[0\] 0 " "Pin \"C_Bus\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MBR_OUT\[7\] 0 " "Pin \"MBR_OUT\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MBR_OUT\[6\] 0 " "Pin \"MBR_OUT\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MBR_OUT\[5\] 0 " "Pin \"MBR_OUT\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MBR_OUT\[4\] 0 " "Pin \"MBR_OUT\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MBR_OUT\[3\] 0 " "Pin \"MBR_OUT\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MBR_OUT\[2\] 0 " "Pin \"MBR_OUT\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MBR_OUT\[1\] 0 " "Pin \"MBR_OUT\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MBR_OUT\[0\] 0 " "Pin \"MBR_OUT\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[35\] 0 " "Pin \"MIR\[35\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[34\] 0 " "Pin \"MIR\[34\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[33\] 0 " "Pin \"MIR\[33\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[32\] 0 " "Pin \"MIR\[32\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[31\] 0 " "Pin \"MIR\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[30\] 0 " "Pin \"MIR\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[29\] 0 " "Pin \"MIR\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[28\] 0 " "Pin \"MIR\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[27\] 0 " "Pin \"MIR\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[26\] 0 " "Pin \"MIR\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[25\] 0 " "Pin \"MIR\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[24\] 0 " "Pin \"MIR\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[23\] 0 " "Pin \"MIR\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[22\] 0 " "Pin \"MIR\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[21\] 0 " "Pin \"MIR\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[20\] 0 " "Pin \"MIR\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[19\] 0 " "Pin \"MIR\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[18\] 0 " "Pin \"MIR\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[17\] 0 " "Pin \"MIR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[16\] 0 " "Pin \"MIR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[15\] 0 " "Pin \"MIR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[14\] 0 " "Pin \"MIR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[13\] 0 " "Pin \"MIR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[12\] 0 " "Pin \"MIR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[11\] 0 " "Pin \"MIR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[10\] 0 " "Pin \"MIR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[9\] 0 " "Pin \"MIR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[8\] 0 " "Pin \"MIR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[7\] 0 " "Pin \"MIR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[6\] 0 " "Pin \"MIR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[5\] 0 " "Pin \"MIR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[4\] 0 " "Pin \"MIR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[3\] 0 " "Pin \"MIR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[2\] 0 " "Pin \"MIR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[1\] 0 " "Pin \"MIR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[0\] 0 " "Pin \"MIR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MPC\[8\] 0 " "Pin \"MPC\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MPC\[7\] 0 " "Pin \"MPC\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MPC\[6\] 0 " "Pin \"MPC\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MPC\[5\] 0 " "Pin \"MPC\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MPC\[4\] 0 " "Pin \"MPC\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MPC\[3\] 0 " "Pin \"MPC\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MPC\[2\] 0 " "Pin \"MPC\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MPC\[1\] 0 " "Pin \"MPC\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MPC\[0\] 0 " "Pin \"MPC\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1737127687163 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1737127687163 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1737127687411 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1737127687452 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1737127687690 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1737127687852 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1737127687856 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1737127687938 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/MIC1_Rafael_Adolfo/MIC-1/output_files/MC1.fit.smsg " "Generated suppressed messages file D:/MIC1_Rafael_Adolfo/MIC-1/output_files/MC1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1737127688069 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4848 " "Peak virtual memory: 4848 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1737127688290 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 17 12:28:08 2025 " "Processing ended: Fri Jan 17 12:28:08 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1737127688290 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1737127688290 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1737127688290 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1737127688290 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1737127689117 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1737127689117 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 17 12:28:09 2025 " "Processing started: Fri Jan 17 12:28:09 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1737127689117 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1737127689117 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MC1 -c MC1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off MC1 -c MC1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1737127689117 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1737127689829 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1737127689854 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4550 " "Peak virtual memory: 4550 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1737127690232 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 17 12:28:10 2025 " "Processing ended: Fri Jan 17 12:28:10 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1737127690232 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1737127690232 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1737127690232 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1737127690232 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1737127690802 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1737127691226 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1737127691235 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 17 12:28:10 2025 " "Processing started: Fri Jan 17 12:28:10 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1737127691235 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1737127691235 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MC1 -c MC1 " "Command: quartus_sta MC1 -c MC1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1737127691235 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1737127691344 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1737127691525 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MC1.sdc " "Synopsys Design Constraints File file not found: 'MC1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1737127691651 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1737127691651 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK CLOCK " "create_clock -period 1.000 -name CLOCK CLOCK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1737127691658 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1737127691658 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1737127691663 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1737127691670 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1737127691685 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -24.219 " "Worst-case setup slack is -24.219" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1737127691687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1737127691687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -24.219     -5400.096 CLOCK  " "  -24.219     -5400.096 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1737127691687 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1737127691687 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.132 " "Worst-case hold slack is 0.132" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1737127691693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1737127691693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.132         0.000 CLOCK  " "    0.132         0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1737127691693 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1737127691693 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1737127691694 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1737127691695 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.000 " "Worst-case minimum pulse width slack is -2.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1737127691697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1737127691697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.000     -1476.836 CLOCK  " "   -2.000     -1476.836 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1737127691697 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1737127691697 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1737127691802 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1737127691802 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1737127691824 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.752 " "Worst-case setup slack is -10.752" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1737127691832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1737127691832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.752     -2427.040 CLOCK  " "  -10.752     -2427.040 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1737127691832 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1737127691832 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.031 " "Worst-case hold slack is -0.031" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1737127691837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1737127691837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.031        -0.040 CLOCK  " "   -0.031        -0.040 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1737127691837 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1737127691837 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1737127691841 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1737127691843 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.000 " "Worst-case minimum pulse width slack is -2.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1737127691847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1737127691847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.000     -1476.836 CLOCK  " "   -2.000     -1476.836 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1737127691847 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1737127691847 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1737127691947 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1737127691986 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1737127691995 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4564 " "Peak virtual memory: 4564 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1737127692066 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 17 12:28:12 2025 " "Processing ended: Fri Jan 17 12:28:12 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1737127692066 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1737127692066 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1737127692066 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1737127692066 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1737127692905 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1737127692906 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 17 12:28:12 2025 " "Processing started: Fri Jan 17 12:28:12 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1737127692906 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1737127692906 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off MC1 -c MC1 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off MC1 -c MC1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1737127692906 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "MC1.vo\", \"MC1_fast.vo MC1_v.sdo MC1_v_fast.sdo D:/MIC1_Rafael_Adolfo/MIC-1/simulation/modelsim/ simulation " "Generated files \"MC1.vo\", \"MC1_fast.vo\", \"MC1_v.sdo\" and \"MC1_v_fast.sdo\" in directory \"D:/MIC1_Rafael_Adolfo/MIC-1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1737127693497 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4543 " "Peak virtual memory: 4543 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1737127693544 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 17 12:28:13 2025 " "Processing ended: Fri Jan 17 12:28:13 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1737127693544 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1737127693544 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1737127693544 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1737127693544 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 244 s " "Quartus II Full Compilation was successful. 0 errors, 244 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1737127694147 ""}
