Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Mar  6 17:30:14 2025
| Host         : jasper running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file processor_top_timing_summary_routed.rpt -pb processor_top_timing_summary_routed.pb -rpx processor_top_timing_summary_routed.rpx -warn_on_violation
| Design       : processor_top
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  58          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (18)
6. checking no_output_delay (37)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (37)
--------------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.285       -0.539                      2                  964        0.179        0.000                      0                  964        4.500        0.000                       0                   357  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -0.285       -0.539                      2                  964        0.179        0.000                      0                  964        4.500        0.000                       0                   357  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            2  Failing Endpoints,  Worst Slack       -0.285ns,  Total Violation       -0.539ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.285ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/p/data_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        10.257ns  (logic 2.948ns (28.742%)  route 7.309ns (71.258%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT3=3 LUT4=2 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         1.626     5.134    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  slc3/cpu/cpu_control/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.518     5.652 r  slc3/cpu/cpu_control/FSM_onehot_state_reg[5]/Q
                         net (fo=5, routed)           0.840     6.491    slc3/cpu/cpu_control/FSM_onehot_state_reg_n_0_[5]
    SLICE_X2Y90          LUT4 (Prop_lut4_I2_O)        0.124     6.615 r  slc3/cpu/cpu_control/data_q[15]_i_13/O
                         net (fo=1, routed)           0.799     7.414    slc3/cpu/cpu_control/data_q[15]_i_13_n_0
    SLICE_X1Y90          LUT6 (Prop_lut6_I5_O)        0.124     7.538 r  slc3/cpu/cpu_control/data_q[15]_i_4/O
                         net (fo=23, routed)          0.695     8.233    slc3/cpu/cpu_control/data_q[15]_i_4_n_0
    SLICE_X1Y90          LUT5 (Prop_lut5_I3_O)        0.124     8.357 r  slc3/cpu/cpu_control/i__carry__0_i_22/O
                         net (fo=3, routed)           0.446     8.803    slc3/cpu/ir_reg/sr1mux
    SLICE_X3Y91          LUT3 (Prop_lut3_I1_O)        0.124     8.927 r  slc3/cpu/ir_reg/i__carry__0_i_20/O
                         net (fo=32, routed)          0.716     9.643    slc3/cpu/regfile/sr1[0]
    SLICE_X1Y94          LUT6 (Prop_lut6_I2_O)        0.124     9.767 r  slc3/cpu/regfile/i__carry__1_i_9/O
                         net (fo=2, routed)           0.577    10.344    slc3/cpu/regfile/i__carry__1_i_9_n_0
    SLICE_X3Y94          LUT3 (Prop_lut3_I0_O)        0.124    10.468 r  slc3/cpu/regfile/i__carry__1_i_17/O
                         net (fo=4, routed)           0.836    11.305    slc3/cpu/regfile/sr1out[10]
    SLICE_X5Y94          LUT2 (Prop_lut2_I0_O)        0.124    11.429 r  slc3/cpu/regfile/i__carry__1_i_5/O
                         net (fo=1, routed)           0.000    11.429    slc3/cpu/alu_ts/regs[0][8]_i_3_0[3]
    SLICE_X5Y94          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.830 r  slc3/cpu/alu_ts/alu0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.830    slc3/cpu/alu_ts/alu0_inferred__0/i__carry__1_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.069 r  slc3/cpu/alu_ts/alu0_inferred__0/i__carry__2/O[2]
                         net (fo=1, routed)           0.914    12.983    slc3/cpu/cpu_control/alu00_in[14]
    SLICE_X5Y96          LUT3 (Prop_lut3_I0_O)        0.302    13.285 r  slc3/cpu/cpu_control/regs[0][14]_i_4/O
                         net (fo=1, routed)           0.264    13.549    slc3/cpu/cpu_control/regs[0][14]_i_4_n_0
    SLICE_X5Y96          LUT6 (Prop_lut6_I1_O)        0.124    13.673 r  slc3/cpu/cpu_control/regs[0][14]_i_3/O
                         net (fo=1, routed)           0.154    13.827    slc3/cpu/cpu_control/alu[14]
    SLICE_X5Y96          LUT5 (Prop_lut5_I3_O)        0.124    13.951 r  slc3/cpu/cpu_control/regs[0][14]_i_1/O
                         net (fo=13, routed)          0.470    14.422    slc3/cpu/cpu_control/data_q_reg[14]
    SLICE_X5Y97          LUT4 (Prop_lut4_I2_O)        0.124    14.546 r  slc3/cpu/cpu_control/data_q[0]_i_4__0/O
                         net (fo=1, routed)           0.299    14.845    slc3/cpu/cpu_control/data_q[0]_i_4__0_n_0
    SLICE_X4Y98          LUT5 (Prop_lut5_I4_O)        0.124    14.969 r  slc3/cpu/cpu_control/data_q[0]_i_2__0/O
                         net (fo=1, routed)           0.298    15.267    slc3/cpu/cpu_control/data_q[0]_i_2__0_n_0
    SLICE_X3Y98          LUT5 (Prop_lut5_I0_O)        0.124    15.391 r  slc3/cpu/cpu_control/data_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000    15.391    slc3/cpu/p/data_q_reg[0]_0
    SLICE_X3Y98          FDRE                                         r  slc3/cpu/p/data_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         1.510    14.839    slc3/cpu/p/clk_IBUF_BUFG
    SLICE_X3Y98          FDRE                                         r  slc3/cpu/p/data_q_reg[0]/C
                         clock pessimism              0.271    15.110    
                         clock uncertainty           -0.035    15.074    
    SLICE_X3Y98          FDRE (Setup_fdre_C_D)        0.031    15.105    slc3/cpu/p/data_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.105    
                         arrival time                         -15.391    
  -------------------------------------------------------------------
                         slack                                 -0.285    

Slack (VIOLATED) :        -0.253ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/z/data_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        10.226ns  (logic 2.824ns (27.616%)  route 7.402ns (72.384%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT3=3 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         1.626     5.134    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  slc3/cpu/cpu_control/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.518     5.652 r  slc3/cpu/cpu_control/FSM_onehot_state_reg[5]/Q
                         net (fo=5, routed)           0.840     6.491    slc3/cpu/cpu_control/FSM_onehot_state_reg_n_0_[5]
    SLICE_X2Y90          LUT4 (Prop_lut4_I2_O)        0.124     6.615 r  slc3/cpu/cpu_control/data_q[15]_i_13/O
                         net (fo=1, routed)           0.799     7.414    slc3/cpu/cpu_control/data_q[15]_i_13_n_0
    SLICE_X1Y90          LUT6 (Prop_lut6_I5_O)        0.124     7.538 r  slc3/cpu/cpu_control/data_q[15]_i_4/O
                         net (fo=23, routed)          0.695     8.233    slc3/cpu/cpu_control/data_q[15]_i_4_n_0
    SLICE_X1Y90          LUT5 (Prop_lut5_I3_O)        0.124     8.357 r  slc3/cpu/cpu_control/i__carry__0_i_22/O
                         net (fo=3, routed)           0.446     8.803    slc3/cpu/ir_reg/sr1mux
    SLICE_X3Y91          LUT3 (Prop_lut3_I1_O)        0.124     8.927 r  slc3/cpu/ir_reg/i__carry__0_i_20/O
                         net (fo=32, routed)          0.716     9.643    slc3/cpu/regfile/sr1[0]
    SLICE_X1Y94          LUT6 (Prop_lut6_I2_O)        0.124     9.767 r  slc3/cpu/regfile/i__carry__1_i_9/O
                         net (fo=2, routed)           0.577    10.344    slc3/cpu/regfile/i__carry__1_i_9_n_0
    SLICE_X3Y94          LUT3 (Prop_lut3_I0_O)        0.124    10.468 r  slc3/cpu/regfile/i__carry__1_i_17/O
                         net (fo=4, routed)           0.836    11.305    slc3/cpu/regfile/sr1out[10]
    SLICE_X5Y94          LUT2 (Prop_lut2_I0_O)        0.124    11.429 r  slc3/cpu/regfile/i__carry__1_i_5/O
                         net (fo=1, routed)           0.000    11.429    slc3/cpu/alu_ts/regs[0][8]_i_3_0[3]
    SLICE_X5Y94          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.830 r  slc3/cpu/alu_ts/alu0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.830    slc3/cpu/alu_ts/alu0_inferred__0/i__carry__1_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.069 f  slc3/cpu/alu_ts/alu0_inferred__0/i__carry__2/O[2]
                         net (fo=1, routed)           0.914    12.983    slc3/cpu/cpu_control/alu00_in[14]
    SLICE_X5Y96          LUT3 (Prop_lut3_I0_O)        0.302    13.285 f  slc3/cpu/cpu_control/regs[0][14]_i_4/O
                         net (fo=1, routed)           0.264    13.549    slc3/cpu/cpu_control/regs[0][14]_i_4_n_0
    SLICE_X5Y96          LUT6 (Prop_lut6_I1_O)        0.124    13.673 f  slc3/cpu/cpu_control/regs[0][14]_i_3/O
                         net (fo=1, routed)           0.154    13.827    slc3/cpu/cpu_control/alu[14]
    SLICE_X5Y96          LUT5 (Prop_lut5_I3_O)        0.124    13.951 f  slc3/cpu/cpu_control/regs[0][14]_i_1/O
                         net (fo=13, routed)          0.503    14.455    slc3/cpu/cpu_control/data_q_reg[14]
    SLICE_X5Y98          LUT4 (Prop_lut4_I2_O)        0.124    14.579 r  slc3/cpu/cpu_control/data_q[0]_i_5__0/O
                         net (fo=1, routed)           0.657    15.236    slc3/cpu/cpu_control/data_q[0]_i_5__0_n_0
    SLICE_X3Y98          LUT6 (Prop_lut6_I3_O)        0.124    15.360 r  slc3/cpu/cpu_control/data_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000    15.360    slc3/cpu/z/data_q_reg[0]_0
    SLICE_X3Y98          FDRE                                         r  slc3/cpu/z/data_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         1.510    14.839    slc3/cpu/z/clk_IBUF_BUFG
    SLICE_X3Y98          FDRE                                         r  slc3/cpu/z/data_q_reg[0]/C
                         clock pessimism              0.271    15.110    
                         clock uncertainty           -0.035    15.074    
    SLICE_X3Y98          FDRE (Setup_fdre_C_D)        0.032    15.106    slc3/cpu/z/data_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.106    
                         arrival time                         -15.360    
  -------------------------------------------------------------------
                         slack                                 -0.253    

Slack (MET) :             0.062ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/ir_reg/data_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.758ns  (logic 2.576ns (26.399%)  route 7.182ns (73.601%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=3 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         1.626     5.134    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  slc3/cpu/cpu_control/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.518     5.652 r  slc3/cpu/cpu_control/FSM_onehot_state_reg[5]/Q
                         net (fo=5, routed)           0.840     6.491    slc3/cpu/cpu_control/FSM_onehot_state_reg_n_0_[5]
    SLICE_X2Y90          LUT4 (Prop_lut4_I2_O)        0.124     6.615 r  slc3/cpu/cpu_control/data_q[15]_i_13/O
                         net (fo=1, routed)           0.799     7.414    slc3/cpu/cpu_control/data_q[15]_i_13_n_0
    SLICE_X1Y90          LUT6 (Prop_lut6_I5_O)        0.124     7.538 r  slc3/cpu/cpu_control/data_q[15]_i_4/O
                         net (fo=23, routed)          0.695     8.233    slc3/cpu/cpu_control/data_q[15]_i_4_n_0
    SLICE_X1Y90          LUT5 (Prop_lut5_I3_O)        0.124     8.357 r  slc3/cpu/cpu_control/i__carry__0_i_22/O
                         net (fo=3, routed)           0.446     8.803    slc3/cpu/ir_reg/sr1mux
    SLICE_X3Y91          LUT3 (Prop_lut3_I1_O)        0.124     8.927 r  slc3/cpu/ir_reg/i__carry__0_i_20/O
                         net (fo=32, routed)          0.716     9.643    slc3/cpu/regfile/sr1[0]
    SLICE_X1Y94          LUT6 (Prop_lut6_I2_O)        0.124     9.767 r  slc3/cpu/regfile/i__carry__1_i_9/O
                         net (fo=2, routed)           0.577    10.344    slc3/cpu/regfile/i__carry__1_i_9_n_0
    SLICE_X3Y94          LUT3 (Prop_lut3_I0_O)        0.124    10.468 r  slc3/cpu/regfile/i__carry__1_i_17/O
                         net (fo=4, routed)           0.836    11.305    slc3/cpu/regfile/sr1out[10]
    SLICE_X5Y94          LUT2 (Prop_lut2_I0_O)        0.124    11.429 r  slc3/cpu/regfile/i__carry__1_i_5/O
                         net (fo=1, routed)           0.000    11.429    slc3/cpu/alu_ts/regs[0][8]_i_3_0[3]
    SLICE_X5Y94          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.830 r  slc3/cpu/alu_ts/alu0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.830    slc3/cpu/alu_ts/alu0_inferred__0/i__carry__1_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.069 r  slc3/cpu/alu_ts/alu0_inferred__0/i__carry__2/O[2]
                         net (fo=1, routed)           0.914    12.983    slc3/cpu/cpu_control/alu00_in[14]
    SLICE_X5Y96          LUT3 (Prop_lut3_I0_O)        0.302    13.285 r  slc3/cpu/cpu_control/regs[0][14]_i_4/O
                         net (fo=1, routed)           0.264    13.549    slc3/cpu/cpu_control/regs[0][14]_i_4_n_0
    SLICE_X5Y96          LUT6 (Prop_lut6_I1_O)        0.124    13.673 r  slc3/cpu/cpu_control/regs[0][14]_i_3/O
                         net (fo=1, routed)           0.154    13.827    slc3/cpu/cpu_control/alu[14]
    SLICE_X5Y96          LUT5 (Prop_lut5_I3_O)        0.124    13.951 r  slc3/cpu/cpu_control/regs[0][14]_i_1/O
                         net (fo=13, routed)          0.941    14.892    slc3/cpu/ir_reg/D[14]
    SLICE_X5Y92          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         1.506    14.835    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X5Y92          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[14]/C
                         clock pessimism              0.257    15.092    
                         clock uncertainty           -0.035    15.056    
    SLICE_X5Y92          FDRE (Setup_fdre_C_D)       -0.103    14.953    slc3/cpu/ir_reg/data_q_reg[14]
  -------------------------------------------------------------------
                         required time                         14.953    
                         arrival time                         -14.892    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.145ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/regfile/regs_reg[3][14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.732ns  (logic 2.576ns (26.470%)  route 7.156ns (73.530%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=3 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         1.626     5.134    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  slc3/cpu/cpu_control/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.518     5.652 r  slc3/cpu/cpu_control/FSM_onehot_state_reg[5]/Q
                         net (fo=5, routed)           0.840     6.491    slc3/cpu/cpu_control/FSM_onehot_state_reg_n_0_[5]
    SLICE_X2Y90          LUT4 (Prop_lut4_I2_O)        0.124     6.615 r  slc3/cpu/cpu_control/data_q[15]_i_13/O
                         net (fo=1, routed)           0.799     7.414    slc3/cpu/cpu_control/data_q[15]_i_13_n_0
    SLICE_X1Y90          LUT6 (Prop_lut6_I5_O)        0.124     7.538 r  slc3/cpu/cpu_control/data_q[15]_i_4/O
                         net (fo=23, routed)          0.695     8.233    slc3/cpu/cpu_control/data_q[15]_i_4_n_0
    SLICE_X1Y90          LUT5 (Prop_lut5_I3_O)        0.124     8.357 r  slc3/cpu/cpu_control/i__carry__0_i_22/O
                         net (fo=3, routed)           0.446     8.803    slc3/cpu/ir_reg/sr1mux
    SLICE_X3Y91          LUT3 (Prop_lut3_I1_O)        0.124     8.927 r  slc3/cpu/ir_reg/i__carry__0_i_20/O
                         net (fo=32, routed)          0.716     9.643    slc3/cpu/regfile/sr1[0]
    SLICE_X1Y94          LUT6 (Prop_lut6_I2_O)        0.124     9.767 r  slc3/cpu/regfile/i__carry__1_i_9/O
                         net (fo=2, routed)           0.577    10.344    slc3/cpu/regfile/i__carry__1_i_9_n_0
    SLICE_X3Y94          LUT3 (Prop_lut3_I0_O)        0.124    10.468 r  slc3/cpu/regfile/i__carry__1_i_17/O
                         net (fo=4, routed)           0.836    11.305    slc3/cpu/regfile/sr1out[10]
    SLICE_X5Y94          LUT2 (Prop_lut2_I0_O)        0.124    11.429 r  slc3/cpu/regfile/i__carry__1_i_5/O
                         net (fo=1, routed)           0.000    11.429    slc3/cpu/alu_ts/regs[0][8]_i_3_0[3]
    SLICE_X5Y94          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.830 r  slc3/cpu/alu_ts/alu0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.830    slc3/cpu/alu_ts/alu0_inferred__0/i__carry__1_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.069 r  slc3/cpu/alu_ts/alu0_inferred__0/i__carry__2/O[2]
                         net (fo=1, routed)           0.914    12.983    slc3/cpu/cpu_control/alu00_in[14]
    SLICE_X5Y96          LUT3 (Prop_lut3_I0_O)        0.302    13.285 r  slc3/cpu/cpu_control/regs[0][14]_i_4/O
                         net (fo=1, routed)           0.264    13.549    slc3/cpu/cpu_control/regs[0][14]_i_4_n_0
    SLICE_X5Y96          LUT6 (Prop_lut6_I1_O)        0.124    13.673 r  slc3/cpu/cpu_control/regs[0][14]_i_3/O
                         net (fo=1, routed)           0.154    13.827    slc3/cpu/cpu_control/alu[14]
    SLICE_X5Y96          LUT5 (Prop_lut5_I3_O)        0.124    13.951 r  slc3/cpu/cpu_control/regs[0][14]_i_1/O
                         net (fo=13, routed)          0.914    14.865    slc3/cpu/regfile/D[14]
    SLICE_X2Y96          FDRE                                         r  slc3/cpu/regfile/regs_reg[3][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         1.509    14.838    slc3/cpu/regfile/clk_IBUF_BUFG
    SLICE_X2Y96          FDRE                                         r  slc3/cpu/regfile/regs_reg[3][14]/C
                         clock pessimism              0.271    15.109    
                         clock uncertainty           -0.035    15.073    
    SLICE_X2Y96          FDRE (Setup_fdre_C_D)       -0.063    15.010    slc3/cpu/regfile/regs_reg[3][14]
  -------------------------------------------------------------------
                         required time                         15.010    
                         arrival time                         -14.865    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.251ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/regfile/regs_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.584ns  (logic 2.601ns (27.140%)  route 6.983ns (72.860%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         1.626     5.134    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  slc3/cpu/cpu_control/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.518     5.652 r  slc3/cpu/cpu_control/FSM_onehot_state_reg[5]/Q
                         net (fo=5, routed)           0.840     6.491    slc3/cpu/cpu_control/FSM_onehot_state_reg_n_0_[5]
    SLICE_X2Y90          LUT4 (Prop_lut4_I2_O)        0.124     6.615 r  slc3/cpu/cpu_control/data_q[15]_i_13/O
                         net (fo=1, routed)           0.799     7.414    slc3/cpu/cpu_control/data_q[15]_i_13_n_0
    SLICE_X1Y90          LUT6 (Prop_lut6_I5_O)        0.124     7.538 r  slc3/cpu/cpu_control/data_q[15]_i_4/O
                         net (fo=23, routed)          0.695     8.233    slc3/cpu/cpu_control/data_q[15]_i_4_n_0
    SLICE_X1Y90          LUT5 (Prop_lut5_I3_O)        0.124     8.357 r  slc3/cpu/cpu_control/i__carry__0_i_22/O
                         net (fo=3, routed)           0.446     8.803    slc3/cpu/ir_reg/sr1mux
    SLICE_X3Y91          LUT3 (Prop_lut3_I1_O)        0.124     8.927 r  slc3/cpu/ir_reg/i__carry__0_i_20/O
                         net (fo=32, routed)          0.541     9.469    slc3/cpu/regfile/sr1[0]
    SLICE_X3Y93          LUT6 (Prop_lut6_I2_O)        0.124     9.593 f  slc3/cpu/regfile/i__carry__0_i_14/O
                         net (fo=3, routed)           0.614    10.207    slc3/cpu/regfile/regs_reg[5][4]_0
    SLICE_X2Y92          LUT3 (Prop_lut3_I0_O)        0.124    10.331 r  slc3/cpu/regfile/i__carry__0_i_16/O
                         net (fo=4, routed)           0.602    10.933    slc3/cpu/regfile/DI[0]
    SLICE_X5Y93          LUT2 (Prop_lut2_I0_O)        0.124    11.057 r  slc3/cpu/regfile/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000    11.057    slc3/cpu/alu_ts/regs[0][4]_i_4[1]
    SLICE_X5Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.607 r  slc3/cpu/alu_ts/alu0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.607    slc3/cpu/alu_ts/alu0_inferred__0/i__carry__0_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.846 r  slc3/cpu/alu_ts/alu0_inferred__0/i__carry__1/O[2]
                         net (fo=1, routed)           0.817    12.662    slc3/cpu/cpu_control/alu00_in[10]
    SLICE_X4Y95          LUT6 (Prop_lut6_I4_O)        0.302    12.964 r  slc3/cpu/cpu_control/regs[0][10]_i_3/O
                         net (fo=1, routed)           0.435    13.399    slc3/cpu/cpu_control/regs[0][10]_i_3_n_0
    SLICE_X5Y98          LUT4 (Prop_lut4_I3_O)        0.124    13.523 r  slc3/cpu/cpu_control/regs[0][10]_i_1/O
                         net (fo=13, routed)          1.194    14.717    slc3/cpu/regfile/D[10]
    SLICE_X1Y95          FDRE                                         r  slc3/cpu/regfile/regs_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         1.509    14.838    slc3/cpu/regfile/clk_IBUF_BUFG
    SLICE_X1Y95          FDRE                                         r  slc3/cpu/regfile/regs_reg[0][10]/C
                         clock pessimism              0.271    15.109    
                         clock uncertainty           -0.035    15.073    
    SLICE_X1Y95          FDRE (Setup_fdre_C_D)       -0.105    14.968    slc3/cpu/regfile/regs_reg[0][10]
  -------------------------------------------------------------------
                         required time                         14.968    
                         arrival time                         -14.717    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.253ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/regfile/regs_reg[1][10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.589ns  (logic 2.601ns (27.124%)  route 6.988ns (72.876%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         1.626     5.134    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  slc3/cpu/cpu_control/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.518     5.652 r  slc3/cpu/cpu_control/FSM_onehot_state_reg[5]/Q
                         net (fo=5, routed)           0.840     6.491    slc3/cpu/cpu_control/FSM_onehot_state_reg_n_0_[5]
    SLICE_X2Y90          LUT4 (Prop_lut4_I2_O)        0.124     6.615 r  slc3/cpu/cpu_control/data_q[15]_i_13/O
                         net (fo=1, routed)           0.799     7.414    slc3/cpu/cpu_control/data_q[15]_i_13_n_0
    SLICE_X1Y90          LUT6 (Prop_lut6_I5_O)        0.124     7.538 r  slc3/cpu/cpu_control/data_q[15]_i_4/O
                         net (fo=23, routed)          0.695     8.233    slc3/cpu/cpu_control/data_q[15]_i_4_n_0
    SLICE_X1Y90          LUT5 (Prop_lut5_I3_O)        0.124     8.357 r  slc3/cpu/cpu_control/i__carry__0_i_22/O
                         net (fo=3, routed)           0.446     8.803    slc3/cpu/ir_reg/sr1mux
    SLICE_X3Y91          LUT3 (Prop_lut3_I1_O)        0.124     8.927 r  slc3/cpu/ir_reg/i__carry__0_i_20/O
                         net (fo=32, routed)          0.541     9.469    slc3/cpu/regfile/sr1[0]
    SLICE_X3Y93          LUT6 (Prop_lut6_I2_O)        0.124     9.593 f  slc3/cpu/regfile/i__carry__0_i_14/O
                         net (fo=3, routed)           0.614    10.207    slc3/cpu/regfile/regs_reg[5][4]_0
    SLICE_X2Y92          LUT3 (Prop_lut3_I0_O)        0.124    10.331 r  slc3/cpu/regfile/i__carry__0_i_16/O
                         net (fo=4, routed)           0.602    10.933    slc3/cpu/regfile/DI[0]
    SLICE_X5Y93          LUT2 (Prop_lut2_I0_O)        0.124    11.057 r  slc3/cpu/regfile/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000    11.057    slc3/cpu/alu_ts/regs[0][4]_i_4[1]
    SLICE_X5Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.607 r  slc3/cpu/alu_ts/alu0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.607    slc3/cpu/alu_ts/alu0_inferred__0/i__carry__0_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.846 r  slc3/cpu/alu_ts/alu0_inferred__0/i__carry__1/O[2]
                         net (fo=1, routed)           0.817    12.662    slc3/cpu/cpu_control/alu00_in[10]
    SLICE_X4Y95          LUT6 (Prop_lut6_I4_O)        0.302    12.964 r  slc3/cpu/cpu_control/regs[0][10]_i_3/O
                         net (fo=1, routed)           0.435    13.399    slc3/cpu/cpu_control/regs[0][10]_i_3_n_0
    SLICE_X5Y98          LUT4 (Prop_lut4_I3_O)        0.124    13.523 r  slc3/cpu/cpu_control/regs[0][10]_i_1/O
                         net (fo=13, routed)          1.200    14.723    slc3/cpu/regfile/D[10]
    SLICE_X5Y93          FDRE                                         r  slc3/cpu/regfile/regs_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         1.507    14.836    slc3/cpu/regfile/clk_IBUF_BUFG
    SLICE_X5Y93          FDRE                                         r  slc3/cpu/regfile/regs_reg[1][10]/C
                         clock pessimism              0.257    15.093    
                         clock uncertainty           -0.035    15.057    
    SLICE_X5Y93          FDRE (Setup_fdre_C_D)       -0.081    14.976    slc3/cpu/regfile/regs_reg[1][10]
  -------------------------------------------------------------------
                         required time                         14.976    
                         arrival time                         -14.723    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.260ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/ir_reg/data_q_reg[14]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.662ns  (logic 2.576ns (26.662%)  route 7.086ns (73.338%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=3 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         1.626     5.134    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  slc3/cpu/cpu_control/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.518     5.652 r  slc3/cpu/cpu_control/FSM_onehot_state_reg[5]/Q
                         net (fo=5, routed)           0.840     6.491    slc3/cpu/cpu_control/FSM_onehot_state_reg_n_0_[5]
    SLICE_X2Y90          LUT4 (Prop_lut4_I2_O)        0.124     6.615 r  slc3/cpu/cpu_control/data_q[15]_i_13/O
                         net (fo=1, routed)           0.799     7.414    slc3/cpu/cpu_control/data_q[15]_i_13_n_0
    SLICE_X1Y90          LUT6 (Prop_lut6_I5_O)        0.124     7.538 r  slc3/cpu/cpu_control/data_q[15]_i_4/O
                         net (fo=23, routed)          0.695     8.233    slc3/cpu/cpu_control/data_q[15]_i_4_n_0
    SLICE_X1Y90          LUT5 (Prop_lut5_I3_O)        0.124     8.357 r  slc3/cpu/cpu_control/i__carry__0_i_22/O
                         net (fo=3, routed)           0.446     8.803    slc3/cpu/ir_reg/sr1mux
    SLICE_X3Y91          LUT3 (Prop_lut3_I1_O)        0.124     8.927 r  slc3/cpu/ir_reg/i__carry__0_i_20/O
                         net (fo=32, routed)          0.716     9.643    slc3/cpu/regfile/sr1[0]
    SLICE_X1Y94          LUT6 (Prop_lut6_I2_O)        0.124     9.767 r  slc3/cpu/regfile/i__carry__1_i_9/O
                         net (fo=2, routed)           0.577    10.344    slc3/cpu/regfile/i__carry__1_i_9_n_0
    SLICE_X3Y94          LUT3 (Prop_lut3_I0_O)        0.124    10.468 r  slc3/cpu/regfile/i__carry__1_i_17/O
                         net (fo=4, routed)           0.836    11.305    slc3/cpu/regfile/sr1out[10]
    SLICE_X5Y94          LUT2 (Prop_lut2_I0_O)        0.124    11.429 r  slc3/cpu/regfile/i__carry__1_i_5/O
                         net (fo=1, routed)           0.000    11.429    slc3/cpu/alu_ts/regs[0][8]_i_3_0[3]
    SLICE_X5Y94          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.830 r  slc3/cpu/alu_ts/alu0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.830    slc3/cpu/alu_ts/alu0_inferred__0/i__carry__1_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.069 r  slc3/cpu/alu_ts/alu0_inferred__0/i__carry__2/O[2]
                         net (fo=1, routed)           0.914    12.983    slc3/cpu/cpu_control/alu00_in[14]
    SLICE_X5Y96          LUT3 (Prop_lut3_I0_O)        0.302    13.285 r  slc3/cpu/cpu_control/regs[0][14]_i_4/O
                         net (fo=1, routed)           0.264    13.549    slc3/cpu/cpu_control/regs[0][14]_i_4_n_0
    SLICE_X5Y96          LUT6 (Prop_lut6_I1_O)        0.124    13.673 r  slc3/cpu/cpu_control/regs[0][14]_i_3/O
                         net (fo=1, routed)           0.154    13.827    slc3/cpu/cpu_control/alu[14]
    SLICE_X5Y96          LUT5 (Prop_lut5_I3_O)        0.124    13.951 r  slc3/cpu/cpu_control/regs[0][14]_i_1/O
                         net (fo=13, routed)          0.844    14.796    slc3/cpu/ir_reg/D[14]
    SLICE_X2Y90          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[14]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         1.507    14.836    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[14]_lopt_replica/C
                         clock pessimism              0.271    15.107    
                         clock uncertainty           -0.035    15.071    
    SLICE_X2Y90          FDRE (Setup_fdre_C_D)       -0.016    15.055    slc3/cpu/ir_reg/data_q_reg[14]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.055    
                         arrival time                         -14.796    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.368ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/mdr_reg/data_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.520ns  (logic 2.700ns (28.361%)  route 6.820ns (71.638%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT3=3 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         1.626     5.134    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  slc3/cpu/cpu_control/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.518     5.652 r  slc3/cpu/cpu_control/FSM_onehot_state_reg[5]/Q
                         net (fo=5, routed)           0.840     6.491    slc3/cpu/cpu_control/FSM_onehot_state_reg_n_0_[5]
    SLICE_X2Y90          LUT4 (Prop_lut4_I2_O)        0.124     6.615 r  slc3/cpu/cpu_control/data_q[15]_i_13/O
                         net (fo=1, routed)           0.799     7.414    slc3/cpu/cpu_control/data_q[15]_i_13_n_0
    SLICE_X1Y90          LUT6 (Prop_lut6_I5_O)        0.124     7.538 r  slc3/cpu/cpu_control/data_q[15]_i_4/O
                         net (fo=23, routed)          0.695     8.233    slc3/cpu/cpu_control/data_q[15]_i_4_n_0
    SLICE_X1Y90          LUT5 (Prop_lut5_I3_O)        0.124     8.357 r  slc3/cpu/cpu_control/i__carry__0_i_22/O
                         net (fo=3, routed)           0.446     8.803    slc3/cpu/ir_reg/sr1mux
    SLICE_X3Y91          LUT3 (Prop_lut3_I1_O)        0.124     8.927 r  slc3/cpu/ir_reg/i__carry__0_i_20/O
                         net (fo=32, routed)          0.716     9.643    slc3/cpu/regfile/sr1[0]
    SLICE_X1Y94          LUT6 (Prop_lut6_I2_O)        0.124     9.767 r  slc3/cpu/regfile/i__carry__1_i_9/O
                         net (fo=2, routed)           0.577    10.344    slc3/cpu/regfile/i__carry__1_i_9_n_0
    SLICE_X3Y94          LUT3 (Prop_lut3_I0_O)        0.124    10.468 r  slc3/cpu/regfile/i__carry__1_i_17/O
                         net (fo=4, routed)           0.836    11.305    slc3/cpu/regfile/sr1out[10]
    SLICE_X5Y94          LUT2 (Prop_lut2_I0_O)        0.124    11.429 r  slc3/cpu/regfile/i__carry__1_i_5/O
                         net (fo=1, routed)           0.000    11.429    slc3/cpu/alu_ts/regs[0][8]_i_3_0[3]
    SLICE_X5Y94          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.830 r  slc3/cpu/alu_ts/alu0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.830    slc3/cpu/alu_ts/alu0_inferred__0/i__carry__1_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.069 r  slc3/cpu/alu_ts/alu0_inferred__0/i__carry__2/O[2]
                         net (fo=1, routed)           0.914    12.983    slc3/cpu/cpu_control/alu00_in[14]
    SLICE_X5Y96          LUT3 (Prop_lut3_I0_O)        0.302    13.285 r  slc3/cpu/cpu_control/regs[0][14]_i_4/O
                         net (fo=1, routed)           0.264    13.549    slc3/cpu/cpu_control/regs[0][14]_i_4_n_0
    SLICE_X5Y96          LUT6 (Prop_lut6_I1_O)        0.124    13.673 r  slc3/cpu/cpu_control/regs[0][14]_i_3/O
                         net (fo=1, routed)           0.154    13.827    slc3/cpu/cpu_control/alu[14]
    SLICE_X5Y96          LUT5 (Prop_lut5_I3_O)        0.124    13.951 r  slc3/cpu/cpu_control/regs[0][14]_i_1/O
                         net (fo=13, routed)          0.579    14.530    slc3/cpu/cpu_control/data_q_reg[14]
    SLICE_X9Y96          LUT5 (Prop_lut5_I2_O)        0.124    14.654 r  slc3/cpu/cpu_control/data_q[14]_i_1__0/O
                         net (fo=1, routed)           0.000    14.654    slc3/cpu/mdr_reg/D[14]
    SLICE_X9Y96          FDRE                                         r  slc3/cpu/mdr_reg/data_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         1.440    14.769    slc3/cpu/mdr_reg/clk_IBUF_BUFG
    SLICE_X9Y96          FDRE                                         r  slc3/cpu/mdr_reg/data_q_reg[14]/C
                         clock pessimism              0.257    15.026    
                         clock uncertainty           -0.035    14.990    
    SLICE_X9Y96          FDRE (Setup_fdre_C_D)        0.031    15.021    slc3/cpu/mdr_reg/data_q_reg[14]
  -------------------------------------------------------------------
                         required time                         15.021    
                         arrival time                         -14.654    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.408ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/regfile/regs_reg[5][15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.423ns  (logic 2.654ns (28.165%)  route 6.769ns (71.835%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=3 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         1.626     5.134    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  slc3/cpu/cpu_control/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.518     5.652 r  slc3/cpu/cpu_control/FSM_onehot_state_reg[5]/Q
                         net (fo=5, routed)           0.840     6.491    slc3/cpu/cpu_control/FSM_onehot_state_reg_n_0_[5]
    SLICE_X2Y90          LUT4 (Prop_lut4_I2_O)        0.124     6.615 r  slc3/cpu/cpu_control/data_q[15]_i_13/O
                         net (fo=1, routed)           0.799     7.414    slc3/cpu/cpu_control/data_q[15]_i_13_n_0
    SLICE_X1Y90          LUT6 (Prop_lut6_I5_O)        0.124     7.538 r  slc3/cpu/cpu_control/data_q[15]_i_4/O
                         net (fo=23, routed)          0.695     8.233    slc3/cpu/cpu_control/data_q[15]_i_4_n_0
    SLICE_X1Y90          LUT5 (Prop_lut5_I3_O)        0.124     8.357 r  slc3/cpu/cpu_control/i__carry__0_i_22/O
                         net (fo=3, routed)           0.446     8.803    slc3/cpu/ir_reg/sr1mux
    SLICE_X3Y91          LUT3 (Prop_lut3_I1_O)        0.124     8.927 r  slc3/cpu/ir_reg/i__carry__0_i_20/O
                         net (fo=32, routed)          0.716     9.643    slc3/cpu/regfile/sr1[0]
    SLICE_X1Y94          LUT6 (Prop_lut6_I2_O)        0.124     9.767 r  slc3/cpu/regfile/i__carry__1_i_9/O
                         net (fo=2, routed)           0.577    10.344    slc3/cpu/regfile/i__carry__1_i_9_n_0
    SLICE_X3Y94          LUT3 (Prop_lut3_I0_O)        0.124    10.468 r  slc3/cpu/regfile/i__carry__1_i_17/O
                         net (fo=4, routed)           0.836    11.305    slc3/cpu/regfile/sr1out[10]
    SLICE_X5Y94          LUT2 (Prop_lut2_I0_O)        0.124    11.429 r  slc3/cpu/regfile/i__carry__1_i_5/O
                         net (fo=1, routed)           0.000    11.429    slc3/cpu/alu_ts/regs[0][8]_i_3_0[3]
    SLICE_X5Y94          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.830 r  slc3/cpu/alu_ts/alu0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.830    slc3/cpu/alu_ts/alu0_inferred__0/i__carry__1_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.143 r  slc3/cpu/alu_ts/alu0_inferred__0/i__carry__2/O[3]
                         net (fo=1, routed)           0.446    12.588    slc3/cpu/cpu_control/alu00_in[15]
    SLICE_X4Y97          LUT3 (Prop_lut3_I0_O)        0.306    12.894 r  slc3/cpu/cpu_control/regs[0][15]_i_11/O
                         net (fo=1, routed)           0.159    13.053    slc3/cpu/cpu_control/regs[0][15]_i_11_n_0
    SLICE_X4Y97          LUT6 (Prop_lut6_I1_O)        0.124    13.177 r  slc3/cpu/cpu_control/regs[0][15]_i_8/O
                         net (fo=1, routed)           0.161    13.338    slc3/cpu/cpu_control/alu[15]
    SLICE_X4Y97          LUT5 (Prop_lut5_I3_O)        0.124    13.462 r  slc3/cpu/cpu_control/regs[0][15]_i_2/O
                         net (fo=15, routed)          1.095    14.557    slc3/cpu/regfile/D[15]
    SLICE_X3Y97          FDRE                                         r  slc3/cpu/regfile/regs_reg[5][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         1.510    14.839    slc3/cpu/regfile/clk_IBUF_BUFG
    SLICE_X3Y97          FDRE                                         r  slc3/cpu/regfile/regs_reg[5][15]/C
                         clock pessimism              0.271    15.110    
                         clock uncertainty           -0.035    15.074    
    SLICE_X3Y97          FDRE (Setup_fdre_C_D)       -0.109    14.965    slc3/cpu/regfile/regs_reg[5][15]
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                         -14.557    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.415ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/regfile/regs_reg[5][14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.464ns  (logic 2.576ns (27.219%)  route 6.888ns (72.781%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=3 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         1.626     5.134    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  slc3/cpu/cpu_control/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.518     5.652 r  slc3/cpu/cpu_control/FSM_onehot_state_reg[5]/Q
                         net (fo=5, routed)           0.840     6.491    slc3/cpu/cpu_control/FSM_onehot_state_reg_n_0_[5]
    SLICE_X2Y90          LUT4 (Prop_lut4_I2_O)        0.124     6.615 r  slc3/cpu/cpu_control/data_q[15]_i_13/O
                         net (fo=1, routed)           0.799     7.414    slc3/cpu/cpu_control/data_q[15]_i_13_n_0
    SLICE_X1Y90          LUT6 (Prop_lut6_I5_O)        0.124     7.538 r  slc3/cpu/cpu_control/data_q[15]_i_4/O
                         net (fo=23, routed)          0.695     8.233    slc3/cpu/cpu_control/data_q[15]_i_4_n_0
    SLICE_X1Y90          LUT5 (Prop_lut5_I3_O)        0.124     8.357 r  slc3/cpu/cpu_control/i__carry__0_i_22/O
                         net (fo=3, routed)           0.446     8.803    slc3/cpu/ir_reg/sr1mux
    SLICE_X3Y91          LUT3 (Prop_lut3_I1_O)        0.124     8.927 r  slc3/cpu/ir_reg/i__carry__0_i_20/O
                         net (fo=32, routed)          0.716     9.643    slc3/cpu/regfile/sr1[0]
    SLICE_X1Y94          LUT6 (Prop_lut6_I2_O)        0.124     9.767 r  slc3/cpu/regfile/i__carry__1_i_9/O
                         net (fo=2, routed)           0.577    10.344    slc3/cpu/regfile/i__carry__1_i_9_n_0
    SLICE_X3Y94          LUT3 (Prop_lut3_I0_O)        0.124    10.468 r  slc3/cpu/regfile/i__carry__1_i_17/O
                         net (fo=4, routed)           0.836    11.305    slc3/cpu/regfile/sr1out[10]
    SLICE_X5Y94          LUT2 (Prop_lut2_I0_O)        0.124    11.429 r  slc3/cpu/regfile/i__carry__1_i_5/O
                         net (fo=1, routed)           0.000    11.429    slc3/cpu/alu_ts/regs[0][8]_i_3_0[3]
    SLICE_X5Y94          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.830 r  slc3/cpu/alu_ts/alu0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.830    slc3/cpu/alu_ts/alu0_inferred__0/i__carry__1_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.069 r  slc3/cpu/alu_ts/alu0_inferred__0/i__carry__2/O[2]
                         net (fo=1, routed)           0.914    12.983    slc3/cpu/cpu_control/alu00_in[14]
    SLICE_X5Y96          LUT3 (Prop_lut3_I0_O)        0.302    13.285 r  slc3/cpu/cpu_control/regs[0][14]_i_4/O
                         net (fo=1, routed)           0.264    13.549    slc3/cpu/cpu_control/regs[0][14]_i_4_n_0
    SLICE_X5Y96          LUT6 (Prop_lut6_I1_O)        0.124    13.673 r  slc3/cpu/cpu_control/regs[0][14]_i_3/O
                         net (fo=1, routed)           0.154    13.827    slc3/cpu/cpu_control/alu[14]
    SLICE_X5Y96          LUT5 (Prop_lut5_I3_O)        0.124    13.951 r  slc3/cpu/cpu_control/regs[0][14]_i_1/O
                         net (fo=13, routed)          0.647    14.598    slc3/cpu/regfile/D[14]
    SLICE_X1Y96          FDRE                                         r  slc3/cpu/regfile/regs_reg[5][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         1.509    14.838    slc3/cpu/regfile/clk_IBUF_BUFG
    SLICE_X1Y96          FDRE                                         r  slc3/cpu/regfile/regs_reg[5][14]/C
                         clock pessimism              0.271    15.109    
                         clock uncertainty           -0.035    15.073    
    SLICE_X1Y96          FDRE (Setup_fdre_C_D)       -0.061    15.012    slc3/cpu/regfile/regs_reg[5][14]
  -------------------------------------------------------------------
                         required time                         15.012    
                         arrival time                         -14.598    
  -------------------------------------------------------------------
                         slack                                  0.415    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 slc3/cpu/mdr_reg/data_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.209ns (39.718%)  route 0.317ns (60.282%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         0.589     1.457    slc3/cpu/mdr_reg/clk_IBUF_BUFG
    SLICE_X6Y89          FDRE                                         r  slc3/cpu/mdr_reg/data_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDRE (Prop_fdre_C_Q)         0.164     1.621 r  slc3/cpu/mdr_reg/data_q_reg[7]/Q
                         net (fo=2, routed)           0.210     1.831    mem_subsystem/init_ram/sram0[7]
    SLICE_X8Y89          LUT4 (Prop_lut4_I3_O)        0.045     1.876 r  mem_subsystem/init_ram/sram0_i_20/O
                         net (fo=1, routed)           0.108     1.984    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[7]
    RAMB18_X0Y35         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         0.874     1.988    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y35         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.479     1.509    
    RAMB18_X0Y35         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[7])
                                                      0.296     1.805    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 slc3/cpu/mdr_reg/data_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.186ns (34.807%)  route 0.348ns (65.193%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         0.589     1.457    slc3/cpu/mdr_reg/clk_IBUF_BUFG
    SLICE_X7Y89          FDRE                                         r  slc3/cpu/mdr_reg/data_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y89          FDRE (Prop_fdre_C_Q)         0.141     1.598 r  slc3/cpu/mdr_reg/data_q_reg[12]/Q
                         net (fo=2, routed)           0.148     1.747    mem_subsystem/init_ram/sram0[12]
    SLICE_X7Y88          LUT4 (Prop_lut4_I3_O)        0.045     1.792 r  mem_subsystem/init_ram/sram0_i_15/O
                         net (fo=1, routed)           0.200     1.992    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[12]
    RAMB18_X0Y35         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         0.874     1.988    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y35         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.479     1.509    
    RAMB18_X0Y35         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[12])
                                                      0.296     1.805    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 slc3/cpu/cpu_control/FSM_onehot_state_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/cpu_control/FSM_onehot_state_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.210%)  route 0.134ns (48.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         0.593     1.461    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X1Y93          FDRE                                         r  slc3/cpu/cpu_control/FSM_onehot_state_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.141     1.602 r  slc3/cpu/cpu_control/FSM_onehot_state_reg[15]/Q
                         net (fo=4, routed)           0.134     1.737    slc3/cpu/cpu_control/FSM_onehot_state_reg_n_0_[15]
    SLICE_X1Y92          FDRE                                         r  slc3/cpu/cpu_control/FSM_onehot_state_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         0.862     1.976    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X1Y92          FDRE                                         r  slc3/cpu/cpu_control/FSM_onehot_state_reg[16]/C
                         clock pessimism             -0.500     1.476    
    SLICE_X1Y92          FDRE (Hold_fdre_C_D)         0.066     1.542    slc3/cpu/cpu_control/FSM_onehot_state_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 button_sync[2]/ff1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_sync[2]/ff2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.014%)  route 0.130ns (47.986%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         0.563     1.431    button_sync[2]/clk_IBUF_BUFG
    SLICE_X13Y91         FDRE                                         r  button_sync[2]/ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y91         FDRE (Prop_fdre_C_Q)         0.141     1.572 r  button_sync[2]/ff1_reg/Q
                         net (fo=3, routed)           0.130     1.702    button_sync[2]/ff1
    SLICE_X12Y92         FDRE                                         r  button_sync[2]/ff2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         0.832     1.946    button_sync[2]/clk_IBUF_BUFG
    SLICE_X12Y92         FDRE                                         r  button_sync[2]/ff2_reg/C
                         clock pessimism             -0.499     1.447    
    SLICE_X12Y92         FDRE (Hold_fdre_C_D)         0.060     1.507    button_sync[2]/ff2_reg
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           1.702    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 slc3/cpu/cpu_control/FSM_onehot_state_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/cpu_control/FSM_onehot_state_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (49.964%)  route 0.141ns (50.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         0.592     1.460    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  slc3/cpu/cpu_control/FSM_onehot_state_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.141     1.601 r  slc3/cpu/cpu_control/FSM_onehot_state_reg[20]/Q
                         net (fo=3, routed)           0.141     1.743    slc3/cpu/cpu_control/FSM_onehot_state_reg_n_0_[20]
    SLICE_X1Y92          FDRE                                         r  slc3/cpu/cpu_control/FSM_onehot_state_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         0.862     1.976    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X1Y92          FDRE                                         r  slc3/cpu/cpu_control/FSM_onehot_state_reg[21]/C
                         clock pessimism             -0.503     1.473    
    SLICE_X1Y92          FDRE (Hold_fdre_C_D)         0.070     1.543    slc3/cpu/cpu_control/FSM_onehot_state_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 slc3/cpu/cpu_control/FSM_onehot_state_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/cpu_control/FSM_onehot_state_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.225%)  route 0.145ns (50.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         0.592     1.460    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X1Y92          FDRE                                         r  slc3/cpu/cpu_control/FSM_onehot_state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.141     1.601 r  slc3/cpu/cpu_control/FSM_onehot_state_reg[12]/Q
                         net (fo=4, routed)           0.145     1.747    slc3/cpu/cpu_control/FSM_onehot_state_reg_n_0_[12]
    SLICE_X1Y93          FDRE                                         r  slc3/cpu/cpu_control/FSM_onehot_state_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         0.863     1.977    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X1Y93          FDRE                                         r  slc3/cpu/cpu_control/FSM_onehot_state_reg[13]/C
                         clock pessimism             -0.500     1.477    
    SLICE_X1Y93          FDRE (Hold_fdre_C_D)         0.070     1.547    slc3/cpu/cpu_control/FSM_onehot_state_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 button_sync[2]/ff2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_sync[2]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.246ns (76.992%)  route 0.074ns (23.008%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         0.563     1.431    button_sync[2]/clk_IBUF_BUFG
    SLICE_X12Y92         FDRE                                         r  button_sync[2]/ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y92         FDRE (Prop_fdre_C_Q)         0.148     1.579 r  button_sync[2]/ff2_reg/Q
                         net (fo=2, routed)           0.074     1.653    button_sync[2]/ff2
    SLICE_X12Y92         LUT4 (Prop_lut4_I2_O)        0.098     1.751 r  button_sync[2]/q_i_1__0/O
                         net (fo=1, routed)           0.000     1.751    button_sync[2]/q_i_1__0_n_0
    SLICE_X12Y92         FDRE                                         r  button_sync[2]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         0.832     1.946    button_sync[2]/clk_IBUF_BUFG
    SLICE_X12Y92         FDRE                                         r  button_sync[2]/q_reg/C
                         clock pessimism             -0.515     1.431    
    SLICE_X12Y92         FDRE (Hold_fdre_C_D)         0.120     1.551    button_sync[2]/q_reg
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 slc3/cpu/cpu_control/FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/cpu_control/FSM_onehot_state_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.192ns (58.857%)  route 0.134ns (41.143%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         0.592     1.460    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  slc3/cpu/cpu_control/FSM_onehot_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.141     1.601 r  slc3/cpu/cpu_control/FSM_onehot_state_reg[6]/Q
                         net (fo=11, routed)          0.134     1.736    slc3/cpu/ir_reg/FSM_onehot_state_reg[23][0]
    SLICE_X0Y91          LUT5 (Prop_lut5_I4_O)        0.051     1.787 r  slc3/cpu/ir_reg/FSM_onehot_state[24]_i_2/O
                         net (fo=1, routed)           0.000     1.787    slc3/cpu/cpu_control/FSM_onehot_state_reg[24]_0[7]
    SLICE_X0Y91          FDRE                                         r  slc3/cpu/cpu_control/FSM_onehot_state_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         0.862     1.976    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  slc3/cpu/cpu_control/FSM_onehot_state_reg[24]/C
                         clock pessimism             -0.503     1.473    
    SLICE_X0Y91          FDRE (Hold_fdre_C_D)         0.107     1.580    slc3/cpu/cpu_control/FSM_onehot_state_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 slc3/cpu/cpu_control/FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/cpu_control/FSM_onehot_state_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.087%)  route 0.134ns (41.913%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         0.592     1.460    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  slc3/cpu/cpu_control/FSM_onehot_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.141     1.601 r  slc3/cpu/cpu_control/FSM_onehot_state_reg[6]/Q
                         net (fo=11, routed)          0.134     1.736    slc3/cpu/ir_reg/FSM_onehot_state_reg[23][0]
    SLICE_X0Y91          LUT5 (Prop_lut5_I2_O)        0.045     1.781 r  slc3/cpu/ir_reg/FSM_onehot_state[22]_i_1/O
                         net (fo=1, routed)           0.000     1.781    slc3/cpu/cpu_control/FSM_onehot_state_reg[24]_0[5]
    SLICE_X0Y91          FDRE                                         r  slc3/cpu/cpu_control/FSM_onehot_state_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         0.862     1.976    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  slc3/cpu/cpu_control/FSM_onehot_state_reg[22]/C
                         clock pessimism             -0.503     1.473    
    SLICE_X0Y91          FDRE (Hold_fdre_C_D)         0.092     1.565    slc3/cpu/cpu_control/FSM_onehot_state_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 mem_subsystem/init_ram/init_mem_reg/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.186ns (32.437%)  route 0.387ns (67.563%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         0.560     1.428    mem_subsystem/init_ram/clk_IBUF_BUFG
    SLICE_X9Y84          FDSE                                         r  mem_subsystem/init_ram/init_mem_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y84          FDSE (Prop_fdse_C_Q)         0.141     1.569 f  mem_subsystem/init_ram/init_mem_reg/Q
                         net (fo=49, routed)          0.242     1.812    mem_subsystem/init_ram/sel
    SLICE_X8Y86          LUT4 (Prop_lut4_I2_O)        0.045     1.857 r  mem_subsystem/init_ram/sram0_i_27/O
                         net (fo=1, routed)           0.145     2.002    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[0]
    RAMB18_X0Y35         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         0.874     1.988    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y35         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.499     1.489    
    RAMB18_X0Y35         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[0])
                                                      0.296     1.785    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.217    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y34   mem_subsystem/init_ram/address_reg_rep/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y35   mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y35   mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X37Y88   button_sync[0]/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X37Y90   button_sync[0]/counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X37Y90   button_sync[0]/counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X37Y91   button_sync[0]/counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X37Y91   button_sync[0]/counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X37Y91   button_sync[0]/counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y88   button_sync[0]/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y88   button_sync[0]/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y90   button_sync[0]/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y90   button_sync[0]/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y90   button_sync[0]/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y90   button_sync[0]/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y91   button_sync[0]/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y91   button_sync[0]/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y91   button_sync[0]/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y91   button_sync[0]/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y88   button_sync[0]/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y88   button_sync[0]/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y90   button_sync[0]/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y90   button_sync[0]/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y90   button_sync[0]/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y90   button_sync[0]/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y91   button_sync[0]/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y91   button_sync[0]/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y91   button_sync[0]/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y91   button_sync[0]/counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            37 Endpoints
Min Delay            37 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_right[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.338ns  (logic 3.478ns (30.671%)  route 7.861ns (69.329%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         1.546     5.054    button_sync[0]/clk_IBUF_BUFG
    SLICE_X41Y83         FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y83         FDRE (Prop_fdre_C_Q)         0.456     5.510 r  button_sync[0]/q_reg/Q
                         net (fo=314, routed)         3.430     8.940    slc3/cpu/ir_reg/hex_seg_left_OBUF[0]
    SLICE_X0Y88          LUT5 (Prop_lut5_I2_O)        0.124     9.064 r  slc3/cpu/ir_reg/hex_seg_right_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.431    13.494    hex_seg_right_OBUF[3]
    H4                   OBUF (Prop_obuf_I_O)         2.898    16.392 r  hex_seg_right_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.392    hex_seg_right[3]
    H4                                                                r  hex_seg_right[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_right[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.528ns  (logic 3.480ns (33.050%)  route 7.049ns (66.950%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         1.546     5.054    button_sync[0]/clk_IBUF_BUFG
    SLICE_X41Y83         FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y83         FDRE (Prop_fdre_C_Q)         0.456     5.510 r  button_sync[0]/q_reg/Q
                         net (fo=314, routed)         3.618     9.128    slc3/cpu/ir_reg/hex_seg_left_OBUF[0]
    SLICE_X2Y89          LUT5 (Prop_lut5_I2_O)        0.124     9.252 r  slc3/cpu/ir_reg/hex_seg_right_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.431    12.683    hex_seg_right_OBUF[1]
    G5                   OBUF (Prop_obuf_I_O)         2.900    15.582 r  hex_seg_right_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.582    hex_seg_right[1]
    G5                                                                r  hex_seg_right[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_right[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.407ns  (logic 3.582ns (34.422%)  route 6.825ns (65.578%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         1.624     5.132    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X5Y99          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.456     5.588 r  slc3/cpu/ir_reg/data_q_reg[13]/Q
                         net (fo=16, routed)          1.960     7.548    slc3/cpu/ir_reg/Q[13]
    SLICE_X3Y89          LUT6 (Prop_lut6_I1_O)        0.124     7.672 r  slc3/cpu/ir_reg/hex_seg_right_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.811     8.483    slc3/cpu/ir_reg/hex_seg_right_OBUF[2]_inst_i_3_n_0
    SLICE_X5Y88          LUT5 (Prop_lut5_I1_O)        0.124     8.607 r  slc3/cpu/ir_reg/hex_seg_right_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.054    12.661    hex_seg_right_OBUF[2]
    J3                   OBUF (Prop_obuf_I_O)         2.878    15.539 r  hex_seg_right_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.539    hex_seg_right[2]
    J3                                                                r  hex_seg_right[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_right[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.456ns  (logic 3.498ns (33.458%)  route 6.958ns (66.542%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         1.546     5.054    button_sync[0]/clk_IBUF_BUFG
    SLICE_X41Y83         FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y83         FDRE (Prop_fdre_C_Q)         0.456     5.510 r  button_sync[0]/q_reg/Q
                         net (fo=314, routed)         3.452     8.962    slc3/cpu/ir_reg/hex_seg_left_OBUF[0]
    SLICE_X2Y87          LUT5 (Prop_lut5_I2_O)        0.124     9.086 r  slc3/cpu/ir_reg/hex_seg_right_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.506    12.592    hex_seg_right_OBUF[0]
    F3                   OBUF (Prop_obuf_I_O)         2.918    15.510 r  hex_seg_right_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.510    hex_seg_right[0]
    F3                                                                r  hex_seg_right[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_right[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.228ns  (logic 3.605ns (35.249%)  route 6.623ns (64.751%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         1.622     5.130    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X5Y92          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.456     5.586 r  slc3/cpu/ir_reg/data_q_reg[8]/Q
                         net (fo=8, routed)           1.609     7.195    slc3/cpu/ir_reg/Q[8]
    SLICE_X2Y87          LUT6 (Prop_lut6_I2_O)        0.124     7.319 r  slc3/cpu/ir_reg/hex_seg_right_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           1.040     8.358    slc3/cpu/ir_reg/hex_seg_right_OBUF[5]_inst_i_4_n_0
    SLICE_X2Y88          LUT5 (Prop_lut5_I3_O)        0.124     8.482 r  slc3/cpu/ir_reg/hex_seg_right_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.974    12.456    hex_seg_right_OBUF[5]
    H3                   OBUF (Prop_obuf_I_O)         2.901    15.358 r  hex_seg_right_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.358    hex_seg_right[5]
    H3                                                                r  hex_seg_right[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_right[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.117ns  (logic 3.757ns (37.132%)  route 6.360ns (62.868%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         1.626     5.134    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X3Y95          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDRE (Prop_fdre_C_Q)         0.419     5.553 f  slc3/cpu/ir_reg/data_q_reg[5]/Q
                         net (fo=19, routed)          1.691     7.244    slc3/cpu/ir_reg/Q[5]
    SLICE_X2Y88          LUT6 (Prop_lut6_I3_O)        0.299     7.543 r  slc3/cpu/ir_reg/hex_seg_right_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           1.150     8.693    slc3/cpu/ir_reg/hex_seg_right_OBUF[4]_inst_i_5_n_0
    SLICE_X3Y87          LUT5 (Prop_lut5_I4_O)        0.124     8.817 r  slc3/cpu/ir_reg/hex_seg_right_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.519    12.336    hex_seg_right_OBUF[4]
    F4                   OBUF (Prop_obuf_I_O)         2.915    15.251 r  hex_seg_right_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.251    hex_seg_right[4]
    F4                                                                r  hex_seg_right[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_right[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.637ns  (logic 3.486ns (36.170%)  route 6.151ns (63.830%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         1.546     5.054    button_sync[0]/clk_IBUF_BUFG
    SLICE_X41Y83         FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y83         FDRE (Prop_fdre_C_Q)         0.456     5.510 r  button_sync[0]/q_reg/Q
                         net (fo=314, routed)         3.283     8.793    slc3/cpu/ir_reg/hex_seg_left_OBUF[0]
    SLICE_X3Y88          LUT5 (Prop_lut5_I2_O)        0.124     8.917 r  slc3/cpu/ir_reg/hex_seg_right_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.868    11.785    hex_seg_right_OBUF[6]
    E5                   OBUF (Prop_obuf_I_O)         2.906    14.690 r  hex_seg_right_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.690    hex_seg_right[6]
    E5                                                                r  hex_seg_right[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_grid_right[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.013ns  (logic 3.731ns (41.403%)  route 5.281ns (58.597%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         1.546     5.054    button_sync[0]/clk_IBUF_BUFG
    SLICE_X41Y83         FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y83         FDRE (Prop_fdre_C_Q)         0.456     5.510 r  button_sync[0]/q_reg/Q
                         net (fo=314, routed)         1.596     7.106    slc3/hex_debug/hex_seg_left_OBUF[0]
    SLICE_X14Y77         LUT3 (Prop_lut3_I2_O)        0.152     7.258 r  slc3/hex_debug/hex_grid_right_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.685    10.943    hex_grid_right_OBUF[3]
    H5                   OBUF (Prop_obuf_I_O)         3.123    14.066 r  hex_grid_right_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.066    hex_grid_right[3]
    H5                                                                r  hex_grid_right[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_grid_right[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.613ns  (logic 3.731ns (43.320%)  route 4.882ns (56.680%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         1.546     5.054    button_sync[0]/clk_IBUF_BUFG
    SLICE_X41Y83         FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y83         FDRE (Prop_fdre_C_Q)         0.456     5.510 r  button_sync[0]/q_reg/Q
                         net (fo=314, routed)         1.606     7.116    slc3/hex_debug/hex_seg_left_OBUF[0]
    SLICE_X14Y77         LUT3 (Prop_lut3_I2_O)        0.150     7.266 r  slc3/hex_debug/hex_grid_right_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.275    10.541    hex_grid_right_OBUF[1]
    E3                   OBUF (Prop_obuf_I_O)         3.125    13.666 r  hex_grid_right_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.666    hex_grid_right[1]
    E3                                                                r  hex_grid_right[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_grid_right[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.259ns  (logic 3.480ns (42.141%)  route 4.778ns (57.859%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         1.546     5.054    button_sync[0]/clk_IBUF_BUFG
    SLICE_X41Y83         FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y83         FDRE (Prop_fdre_C_Q)         0.456     5.510 r  button_sync[0]/q_reg/Q
                         net (fo=314, routed)         1.596     7.106    slc3/hex_debug/hex_seg_left_OBUF[0]
    SLICE_X14Y77         LUT3 (Prop_lut3_I2_O)        0.124     7.230 r  slc3/hex_debug/hex_grid_right_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.182    10.412    hex_grid_right_OBUF[2]
    F5                   OBUF (Prop_obuf_I_O)         2.900    13.312 r  hex_grid_right_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.312    hex_grid_right[2]
    F5                                                                r  hex_grid_right[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[10]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.759ns  (logic 1.412ns (80.274%)  route 0.347ns (19.726%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         0.592     1.460    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[10]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.164     1.624 r  slc3/cpu/ir_reg/data_q_reg[10]_lopt_replica/Q
                         net (fo=1, routed)           0.347     1.971    lopt
    A17                  OBUF (Prop_obuf_I_O)         1.248     3.219 r  led_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.219    led_o[10]
    A17                                                               r  led_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[8]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.808ns  (logic 1.411ns (78.030%)  route 0.397ns (21.970%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         0.591     1.459    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[8]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.164     1.623 r  slc3/cpu/ir_reg/data_q_reg[8]_lopt_replica/Q
                         net (fo=1, routed)           0.397     2.021    lopt_9
    C17                  OBUF (Prop_obuf_I_O)         1.247     3.268 r  led_o_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.268    led_o[8]
    C17                                                               r  led_o[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.809ns  (logic 1.411ns (78.002%)  route 0.398ns (21.998%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         0.592     1.460    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.164     1.624 r  slc3/cpu/ir_reg/data_q_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           0.398     2.022    lopt_1
    B17                  OBUF (Prop_obuf_I_O)         1.247     3.270 r  led_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.270    led_o[11]
    B17                                                               r  led_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.847ns  (logic 1.411ns (76.380%)  route 0.436ns (23.620%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         0.591     1.459    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.164     1.623 r  slc3/cpu/ir_reg/data_q_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           0.436     2.060    lopt_8
    D17                  OBUF (Prop_obuf_I_O)         1.247     3.306 r  led_o_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.306    led_o[7]
    D17                                                               r  led_o[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[12]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.861ns  (logic 1.371ns (73.702%)  route 0.489ns (26.298%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         0.591     1.459    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[12]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.141     1.600 r  slc3/cpu/ir_reg/data_q_reg[12]_lopt_replica/Q
                         net (fo=1, routed)           0.489     2.090    lopt_2
    C18                  OBUF (Prop_obuf_I_O)         1.230     3.320 r  led_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.320    led_o[12]
    C18                                                               r  led_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[9]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.884ns  (logic 1.386ns (73.547%)  route 0.498ns (26.453%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         0.590     1.458    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X5Y92          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[9]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.141     1.599 r  slc3/cpu/ir_reg/data_q_reg[9]_lopt_replica/Q
                         net (fo=1, routed)           0.498     2.098    lopt_10
    B18                  OBUF (Prop_obuf_I_O)         1.245     3.343 r  led_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.343    led_o[9]
    B18                                                               r  led_o[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.896ns  (logic 1.384ns (72.996%)  route 0.512ns (27.004%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         0.592     1.460    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.164     1.624 r  slc3/cpu/ir_reg/data_q_reg[0]/Q
                         net (fo=13, routed)          0.512     2.136    led_o_OBUF[0]
    C13                  OBUF (Prop_obuf_I_O)         1.220     3.357 r  led_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.357    led_o[0]
    C13                                                               r  led_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.902ns  (logic 1.356ns (71.296%)  route 0.546ns (28.704%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         0.590     1.458    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X7Y92          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y92          FDRE (Prop_fdre_C_Q)         0.141     1.599 r  slc3/cpu/ir_reg/data_q_reg[1]/Q
                         net (fo=13, routed)          0.546     2.145    led_o_OBUF[1]
    C14                  OBUF (Prop_obuf_I_O)         1.215     3.360 r  led_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.360    led_o[1]
    C14                                                               r  led_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.930ns  (logic 1.434ns (74.327%)  route 0.495ns (25.673%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         0.592     1.460    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.148     1.608 r  slc3/cpu/ir_reg/data_q_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           0.495     2.104    lopt_7
    E17                  OBUF (Prop_obuf_I_O)         1.286     3.390 r  led_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.390    led_o[6]
    E17                                                               r  led_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[13]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.975ns  (logic 1.366ns (69.144%)  route 0.609ns (30.856%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         0.592     1.460    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X5Y99          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[13]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.141     1.601 r  slc3/cpu/ir_reg/data_q_reg[13]_lopt_replica/Q
                         net (fo=1, routed)           0.609     2.211    lopt_3
    D18                  OBUF (Prop_obuf_I_O)         1.225     3.436 r  led_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.436    led_o[13]
    D18                                                               r  led_o[13] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 run_i
                            (input port)
  Destination:            button_sync[2]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.660ns  (logic 1.322ns (28.359%)  route 3.338ns (71.641%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.768ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  run_i (IN)
                         net (fo=0)                   0.000     0.000    run_i
    J1                   IBUF (Prop_ibuf_I_O)         1.322     1.322 r  run_i_IBUF_inst/O
                         net (fo=1, routed)           3.338     4.660    button_sync[2]/run_i_IBUF
    SLICE_X13Y91         FDRE                                         r  button_sync[2]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         1.439     4.768    button_sync[2]/clk_IBUF_BUFG
    SLICE_X13Y91         FDRE                                         r  button_sync[2]/ff1_reg/C

Slack:                    inf
  Source:                 sw_i[5]
                            (input port)
  Destination:            sw_sync[5]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.552ns  (logic 1.349ns (29.641%)  route 3.203ns (70.359%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.767ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 r  sw_i[5] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[5]
    D2                   IBUF (Prop_ibuf_I_O)         1.349     1.349 r  sw_i_IBUF[5]_inst/O
                         net (fo=1, routed)           3.203     4.552    sw_sync[5]/sw_i_IBUF[0]
    SLICE_X15Y89         FDRE                                         r  sw_sync[5]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         1.438     4.767    sw_sync[5]/clk_IBUF_BUFG
    SLICE_X15Y89         FDRE                                         r  sw_sync[5]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[1]
                            (input port)
  Destination:            sw_sync[1]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.488ns  (logic 1.327ns (29.568%)  route 3.161ns (70.432%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.765ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F2                                                0.000     0.000 r  sw_i[1] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[1]
    F2                   IBUF (Prop_ibuf_I_O)         1.327     1.327 r  sw_i_IBUF[1]_inst/O
                         net (fo=1, routed)           3.161     4.488    sw_sync[1]/sw_i_IBUF[0]
    SLICE_X13Y87         FDRE                                         r  sw_sync[1]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         1.436     4.765    sw_sync[1]/clk_IBUF_BUFG
    SLICE_X13Y87         FDRE                                         r  sw_sync[1]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[0]
                            (input port)
  Destination:            sw_sync[0]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.443ns  (logic 1.325ns (29.828%)  route 3.118ns (70.172%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.765ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  sw_i[0] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[0]
    G1                   IBUF (Prop_ibuf_I_O)         1.325     1.325 r  sw_i_IBUF[0]_inst/O
                         net (fo=1, routed)           3.118     4.443    sw_sync[0]/sw_i_IBUF[0]
    SLICE_X13Y87         FDRE                                         r  sw_sync[0]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         1.436     4.765    sw_sync[0]/clk_IBUF_BUFG
    SLICE_X13Y87         FDRE                                         r  sw_sync[0]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[2]
                            (input port)
  Destination:            sw_sync[2]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.416ns  (logic 1.328ns (30.064%)  route 3.089ns (69.936%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.765ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F1                                                0.000     0.000 r  sw_i[2] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[2]
    F1                   IBUF (Prop_ibuf_I_O)         1.328     1.328 r  sw_i_IBUF[2]_inst/O
                         net (fo=1, routed)           3.089     4.416    sw_sync[2]/sw_i_IBUF[0]
    SLICE_X12Y87         FDRE                                         r  sw_sync[2]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         1.436     4.765    sw_sync[2]/clk_IBUF_BUFG
    SLICE_X12Y87         FDRE                                         r  sw_sync[2]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[3]
                            (input port)
  Destination:            sw_sync[3]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.354ns  (logic 1.350ns (31.012%)  route 3.004ns (68.988%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.767ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E2                                                0.000     0.000 r  sw_i[3] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[3]
    E2                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  sw_i_IBUF[3]_inst/O
                         net (fo=1, routed)           3.004     4.354    sw_sync[3]/sw_i_IBUF[0]
    SLICE_X13Y89         FDRE                                         r  sw_sync[3]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         1.438     4.767    sw_sync[3]/clk_IBUF_BUFG
    SLICE_X13Y89         FDRE                                         r  sw_sync[3]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[6]
                            (input port)
  Destination:            sw_sync[6]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.172ns  (logic 1.326ns (31.776%)  route 2.846ns (68.224%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.767ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 r  sw_i[6] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[6]
    D1                   IBUF (Prop_ibuf_I_O)         1.326     1.326 r  sw_i_IBUF[6]_inst/O
                         net (fo=1, routed)           2.846     4.172    sw_sync[6]/sw_i_IBUF[0]
    SLICE_X14Y89         FDRE                                         r  sw_sync[6]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         1.438     4.767    sw_sync[6]/clk_IBUF_BUFG
    SLICE_X14Y89         FDRE                                         r  sw_sync[6]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[4]
                            (input port)
  Destination:            sw_sync[4]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.157ns  (logic 1.325ns (31.863%)  route 2.833ns (68.137%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.767ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 r  sw_i[4] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[4]
    E1                   IBUF (Prop_ibuf_I_O)         1.325     1.325 r  sw_i_IBUF[4]_inst/O
                         net (fo=1, routed)           2.833     4.157    sw_sync[4]/sw_i_IBUF[0]
    SLICE_X12Y89         FDRE                                         r  sw_sync[4]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         1.438     4.767    sw_sync[4]/clk_IBUF_BUFG
    SLICE_X12Y89         FDRE                                         r  sw_sync[4]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[8]
                            (input port)
  Destination:            sw_sync[8]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.126ns  (logic 1.338ns (32.439%)  route 2.787ns (67.561%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.765ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 r  sw_i[8] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[8]
    B2                   IBUF (Prop_ibuf_I_O)         1.338     1.338 r  sw_i_IBUF[8]_inst/O
                         net (fo=1, routed)           2.787     4.126    sw_sync[8]/sw_i_IBUF[0]
    SLICE_X12Y87         FDRE                                         r  sw_sync[8]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         1.436     4.765    sw_sync[8]/clk_IBUF_BUFG
    SLICE_X12Y87         FDRE                                         r  sw_sync[8]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[7]
                            (input port)
  Destination:            sw_sync[7]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.120ns  (logic 1.336ns (32.434%)  route 2.783ns (67.566%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.767ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  sw_i[7] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[7]
    C2                   IBUF (Prop_ibuf_I_O)         1.336     1.336 r  sw_i_IBUF[7]_inst/O
                         net (fo=1, routed)           2.783     4.120    sw_sync[7]/sw_i_IBUF[0]
    SLICE_X14Y89         FDRE                                         r  sw_sync[7]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         1.438     4.767    sw_sync[7]/clk_IBUF_BUFG
    SLICE_X14Y89         FDRE                                         r  sw_sync[7]/ff_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw_i[13]
                            (input port)
  Destination:            sw_sync[13]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.414ns  (logic 0.417ns (29.486%)  route 0.997ns (70.514%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  sw_i[13] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[13]
    A7                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  sw_i_IBUF[13]_inst/O
                         net (fo=1, routed)           0.997     1.414    sw_sync[13]/sw_i_IBUF[0]
    SLICE_X12Y97         FDRE                                         r  sw_sync[13]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         0.834     1.948    sw_sync[13]/clk_IBUF_BUFG
    SLICE_X12Y97         FDRE                                         r  sw_sync[13]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[11]
                            (input port)
  Destination:            sw_sync[11]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.438ns  (logic 0.420ns (29.234%)  route 1.017ns (70.766%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.946ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A6                                                0.000     0.000 r  sw_i[11] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[11]
    A6                   IBUF (Prop_ibuf_I_O)         0.420     0.420 r  sw_i_IBUF[11]_inst/O
                         net (fo=1, routed)           1.017     1.438    sw_sync[11]/sw_i_IBUF[0]
    SLICE_X12Y91         FDRE                                         r  sw_sync[11]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         0.832     1.946    sw_sync[11]/clk_IBUF_BUFG
    SLICE_X12Y91         FDRE                                         r  sw_sync[11]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[12]
                            (input port)
  Destination:            sw_sync[12]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.485ns  (logic 0.410ns (27.572%)  route 1.076ns (72.428%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.945ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  sw_i[12] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[12]
    C7                   IBUF (Prop_ibuf_I_O)         0.410     0.410 r  sw_i_IBUF[12]_inst/O
                         net (fo=1, routed)           1.076     1.485    sw_sync[12]/sw_i_IBUF[0]
    SLICE_X13Y89         FDRE                                         r  sw_sync[12]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         0.831     1.945    sw_sync[12]/clk_IBUF_BUFG
    SLICE_X13Y89         FDRE                                         r  sw_sync[12]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[15]
                            (input port)
  Destination:            sw_sync[15]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.519ns  (logic 0.416ns (27.415%)  route 1.102ns (72.585%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  sw_i[15] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[15]
    A8                   IBUF (Prop_ibuf_I_O)         0.416     0.416 r  sw_i_IBUF[15]_inst/O
                         net (fo=1, routed)           1.102     1.519    sw_sync[15]/sw_i_IBUF[0]
    SLICE_X12Y97         FDRE                                         r  sw_sync[15]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         0.834     1.948    sw_sync[15]/clk_IBUF_BUFG
    SLICE_X12Y97         FDRE                                         r  sw_sync[15]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[14]
                            (input port)
  Destination:            sw_sync[14]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.524ns  (logic 0.422ns (27.682%)  route 1.102ns (72.318%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.946ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B7                                                0.000     0.000 r  sw_i[14] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[14]
    B7                   IBUF (Prop_ibuf_I_O)         0.422     0.422 r  sw_i_IBUF[14]_inst/O
                         net (fo=1, routed)           1.102     1.524    sw_sync[14]/sw_i_IBUF[0]
    SLICE_X12Y91         FDRE                                         r  sw_sync[14]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         0.832     1.946    sw_sync[14]/clk_IBUF_BUFG
    SLICE_X12Y91         FDRE                                         r  sw_sync[14]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[10]
                            (input port)
  Destination:            sw_sync[10]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.527ns  (logic 0.425ns (27.842%)  route 1.102ns (72.158%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.945ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A5                                                0.000     0.000 r  sw_i[10] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[10]
    A5                   IBUF (Prop_ibuf_I_O)         0.425     0.425 r  sw_i_IBUF[10]_inst/O
                         net (fo=1, routed)           1.102     1.527    sw_sync[10]/sw_i_IBUF[0]
    SLICE_X15Y89         FDRE                                         r  sw_sync[10]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         0.831     1.945    sw_sync[10]/clk_IBUF_BUFG
    SLICE_X15Y89         FDRE                                         r  sw_sync[10]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[9]
                            (input port)
  Destination:            sw_sync[9]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.595ns  (logic 0.424ns (26.606%)  route 1.171ns (73.394%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.945ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 r  sw_i[9] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[9]
    A4                   IBUF (Prop_ibuf_I_O)         0.424     0.424 r  sw_i_IBUF[9]_inst/O
                         net (fo=1, routed)           1.171     1.595    sw_sync[9]/sw_i_IBUF[0]
    SLICE_X12Y89         FDRE                                         r  sw_sync[9]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         0.831     1.945    sw_sync[9]/clk_IBUF_BUFG
    SLICE_X12Y89         FDRE                                         r  sw_sync[9]/ff_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            button_sync[0]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.602ns  (logic 0.394ns (24.565%)  route 1.209ns (75.434%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.937ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_IBUF_inst/O
                         net (fo=1, routed)           1.209     1.602    button_sync[0]/reset_IBUF
    SLICE_X41Y83         FDRE                                         r  button_sync[0]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         0.824     1.937    button_sync[0]/clk_IBUF_BUFG
    SLICE_X41Y83         FDRE                                         r  button_sync[0]/ff1_reg/C

Slack:                    inf
  Source:                 sw_i[8]
                            (input port)
  Destination:            sw_sync[8]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.616ns  (logic 0.415ns (25.701%)  route 1.200ns (74.299%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.943ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 r  sw_i[8] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[8]
    B2                   IBUF (Prop_ibuf_I_O)         0.415     0.415 r  sw_i_IBUF[8]_inst/O
                         net (fo=1, routed)           1.200     1.616    sw_sync[8]/sw_i_IBUF[0]
    SLICE_X12Y87         FDRE                                         r  sw_sync[8]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         0.829     1.943    sw_sync[8]/clk_IBUF_BUFG
    SLICE_X12Y87         FDRE                                         r  sw_sync[8]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[7]
                            (input port)
  Destination:            sw_sync[7]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.630ns  (logic 0.413ns (25.332%)  route 1.217ns (74.668%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.945ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  sw_i[7] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[7]
    C2                   IBUF (Prop_ibuf_I_O)         0.413     0.413 r  sw_i_IBUF[7]_inst/O
                         net (fo=1, routed)           1.217     1.630    sw_sync[7]/sw_i_IBUF[0]
    SLICE_X14Y89         FDRE                                         r  sw_sync[7]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, routed)         0.831     1.945    sw_sync[7]/clk_IBUF_BUFG
    SLICE_X14Y89         FDRE                                         r  sw_sync[7]/ff_reg/C





