# Valid/Ready Pipeline Register

## Description
Single-stage pipeline register using valid/ready handshake.
Handles backpressure without data loss or duplication.

## Features
- Parameterized data width
- Clean reset to empty state
- Fully synthesizable SystemVerilog
- Backpressure safe

## Files
- pipeline_reg.sv – RTL design
- tb_pipeline_reg.sv – Testbench

## Simulation Result
![Uploading image.png…]()


