Time resolution is 1 ps
$stop called at time : 40 ns : File "D:/verilog_11/half-adder/half-adder.srcs/sim_1/new/halfadder_tb.v" Line 33
