// Seed: 3899199839
module module_0 (
    output wire id_0,
    input wand id_1,
    input tri0 id_2,
    output type_16 id_3,
    input uwire id_4,
    input supply1 id_5,
    input wand id_6,
    input tri id_7,
    input supply1 id_8,
    output tri id_9,
    input tri id_10,
    input uwire id_11,
    input supply1 id_12,
    input supply1 id_13
);
  assign id_3 = {-1'h0, -1, {id_1, id_8, 1} == 1};
  wire id_15;
  ;
  uwire module_0;
endmodule
module module_1 (
    input wor id_0,
    input supply0 id_1,
    input tri0 id_2,
    output tri id_3,
    input wand id_4,
    input wire id_5,
    output logic id_6,
    input supply1 id_7,
    output supply0 id_8,
    output supply0 id_9,
    input supply0 id_10,
    input tri0 id_11,
    input wire id_12,
    input tri id_13,
    output wor id_14
    , id_19, id_20,
    input tri1 id_15,
    input wand id_16,
    input wire id_17
);
  always @(*) id_6 = -1;
  assign id_3 = -1;
  assign id_9 = 1 > 1;
  module_0 modCall_1 (
      id_14,
      id_1,
      id_15,
      id_9,
      id_4,
      id_2,
      id_13,
      id_11,
      id_15,
      id_9,
      id_12,
      id_5,
      id_10,
      id_12
  );
  logic id_21 = id_15 | -1'b0 & -1;
endmodule
