{
  "module_name": "vdev_raidz_math_avx2.c",
  "hash_id": "05f568f2e481123ef31d062d1d3e7901ba67d2adfc281d03f0e09890eed22d18",
  "original_prompt": "Ingested from zfs-2.2.2/module/zfs/vdev_raidz_math_avx2.c",
  "human_readable_source": " \n \n#include <sys/isa_defs.h>\n\n#if defined(__x86_64) && defined(HAVE_AVX2)\n\n#include <sys/types.h>\n#include <sys/simd.h>\n\n#ifdef __linux__\n#define\t__asm __asm__ __volatile__\n#endif\n\n#define\t_REG_CNT(_0, _1, _2, _3, _4, _5, _6, _7, N, ...) N\n#define\tREG_CNT(r...) _REG_CNT(r, 8, 7, 6, 5, 4, 3, 2, 1)\n\n#define\tVR0_(REG, ...) \"ymm\"#REG\n#define\tVR1_(_1, REG, ...) \"ymm\"#REG\n#define\tVR2_(_1, _2, REG, ...) \"ymm\"#REG\n#define\tVR3_(_1, _2, _3, REG, ...) \"ymm\"#REG\n#define\tVR4_(_1, _2, _3, _4, REG, ...) \"ymm\"#REG\n#define\tVR5_(_1, _2, _3, _4, _5, REG, ...) \"ymm\"#REG\n#define\tVR6_(_1, _2, _3, _4, _5, _6, REG, ...) \"ymm\"#REG\n#define\tVR7_(_1, _2, _3, _4, _5, _6, _7, REG, ...) \"ymm\"#REG\n\n#define\tVR0(r...) VR0_(r)\n#define\tVR1(r...) VR1_(r)\n#define\tVR2(r...) VR2_(r, 1)\n#define\tVR3(r...) VR3_(r, 1, 2)\n#define\tVR4(r...) VR4_(r, 1, 2)\n#define\tVR5(r...) VR5_(r, 1, 2, 3)\n#define\tVR6(r...) VR6_(r, 1, 2, 3, 4)\n#define\tVR7(r...) VR7_(r, 1, 2, 3, 4, 5)\n\n#define\tR_01(REG1, REG2, ...) REG1, REG2\n#define\t_R_23(_0, _1, REG2, REG3, ...) REG2, REG3\n#define\tR_23(REG...) _R_23(REG, 1, 2, 3)\n\n#define\tZFS_ASM_BUG()\tASSERT(0)\n\nextern const uint8_t gf_clmul_mod_lt[4*256][16];\n\n#define\tELEM_SIZE 32\n\ntypedef struct v {\n\tuint8_t b[ELEM_SIZE] __attribute__((aligned(ELEM_SIZE)));\n} v_t;\n\n\n#define\tXOR_ACC(src, r...)\t\t\t\t\t\t\\\n{\t\t\t\t\t\t\t\t\t\\\n\tswitch (REG_CNT(r)) {\t\t\t\t\t\t\\\n\tcase 4:\t\t\t\t\t\t\t\t\\\n\t\t__asm(\t\t\t\t\t\t\t\\\n\t\t    \"vpxor 0x00(%[SRC]), %%\" VR0(r)\", %%\" VR0(r) \"\\n\"\t\\\n\t\t    \"vpxor 0x20(%[SRC]), %%\" VR1(r)\", %%\" VR1(r) \"\\n\"\t\\\n\t\t    \"vpxor 0x40(%[SRC]), %%\" VR2(r)\", %%\" VR2(r) \"\\n\"\t\\\n\t\t    \"vpxor 0x60(%[SRC]), %%\" VR3(r)\", %%\" VR3(r) \"\\n\"\t\\\n\t\t    : : [SRC] \"r\" (src));\t\t\t\t\\\n\t\tbreak;\t\t\t\t\t\t\t\\\n\tcase 2:\t\t\t\t\t\t\t\t\\\n\t\t__asm(\t\t\t\t\t\t\t\\\n\t\t    \"vpxor 0x00(%[SRC]), %%\" VR0(r)\", %%\" VR0(r) \"\\n\"\t\\\n\t\t    \"vpxor 0x20(%[SRC]), %%\" VR1(r)\", %%\" VR1(r) \"\\n\"\t\\\n\t\t    : : [SRC] \"r\" (src));\t\t\t\t\\\n\t\tbreak;\t\t\t\t\t\t\t\\\n\tdefault:\t\t\t\t\t\t\t\\\n\t\tZFS_ASM_BUG();\t\t\t\t\t\t\\\n\t}\t\t\t\t\t\t\t\t\\\n}\n\n#define\tXOR(r...)\t\t\t\t\t\t\t\\\n{\t\t\t\t\t\t\t\t\t\\\n\tswitch (REG_CNT(r)) {\t\t\t\t\t\t\\\n\tcase 8:\t\t\t\t\t\t\t\t\\\n\t\t__asm(\t\t\t\t\t\t\t\\\n\t\t    \"vpxor %\" VR0(r) \", %\" VR4(r)\", %\" VR4(r) \"\\n\"\t\\\n\t\t    \"vpxor %\" VR1(r) \", %\" VR5(r)\", %\" VR5(r) \"\\n\"\t\\\n\t\t    \"vpxor %\" VR2(r) \", %\" VR6(r)\", %\" VR6(r) \"\\n\"\t\\\n\t\t    \"vpxor %\" VR3(r) \", %\" VR7(r)\", %\" VR7(r));\t\t\\\n\t\tbreak;\t\t\t\t\t\t\t\\\n\tcase 4:\t\t\t\t\t\t\t\t\\\n\t\t__asm(\t\t\t\t\t\t\t\\\n\t\t    \"vpxor %\" VR0(r) \", %\" VR2(r)\", %\" VR2(r) \"\\n\"\t\\\n\t\t    \"vpxor %\" VR1(r) \", %\" VR3(r)\", %\" VR3(r));\t\t\\\n\t\tbreak;\t\t\t\t\t\t\t\\\n\tdefault:\t\t\t\t\t\t\t\\\n\t\tZFS_ASM_BUG();\t\t\t\t\t\t\\\n\t}\t\t\t\t\t\t\t\t\\\n}\n\n#define\tZERO(r...)\tXOR(r, r)\n\n#define\tCOPY(r...) \t\t\t\t\t\t\t\\\n{\t\t\t\t\t\t\t\t\t\\\n\tswitch (REG_CNT(r)) {\t\t\t\t\t\t\\\n\tcase 8:\t\t\t\t\t\t\t\t\\\n\t\t__asm(\t\t\t\t\t\t\t\\\n\t\t    \"vmovdqa %\" VR0(r) \", %\" VR4(r) \"\\n\"\t\t\\\n\t\t    \"vmovdqa %\" VR1(r) \", %\" VR5(r) \"\\n\"\t\t\\\n\t\t    \"vmovdqa %\" VR2(r) \", %\" VR6(r) \"\\n\"\t\t\\\n\t\t    \"vmovdqa %\" VR3(r) \", %\" VR7(r));\t\t\t\\\n\t\tbreak;\t\t\t\t\t\t\t\\\n\tcase 4:\t\t\t\t\t\t\t\t\\\n\t\t__asm(\t\t\t\t\t\t\t\\\n\t\t    \"vmovdqa %\" VR0(r) \", %\" VR2(r) \"\\n\"\t\t\\\n\t\t    \"vmovdqa %\" VR1(r) \", %\" VR3(r));\t\t\t\\\n\t\tbreak;\t\t\t\t\t\t\t\\\n\tdefault:\t\t\t\t\t\t\t\\\n\t\tZFS_ASM_BUG();\t\t\t\t\t\t\\\n\t}\t\t\t\t\t\t\t\t\\\n}\n\n#define\tLOAD(src, r...) \t\t\t\t\t\t\\\n{\t\t\t\t\t\t\t\t\t\\\n\tswitch (REG_CNT(r)) {\t\t\t\t\t\t\\\n\tcase 4:\t\t\t\t\t\t\t\t\\\n\t\t__asm(\t\t\t\t\t\t\t\\\n\t\t    \"vmovdqa 0x00(%[SRC]), %%\" VR0(r) \"\\n\"\t\t\\\n\t\t    \"vmovdqa 0x20(%[SRC]), %%\" VR1(r) \"\\n\"\t\t\\\n\t\t    \"vmovdqa 0x40(%[SRC]), %%\" VR2(r) \"\\n\"\t\t\\\n\t\t    \"vmovdqa 0x60(%[SRC]), %%\" VR3(r) \"\\n\"\t\t\\\n\t\t    : : [SRC] \"r\" (src));\t\t\t\t\\\n\t\tbreak;\t\t\t\t\t\t\t\\\n\tcase 2:\t\t\t\t\t\t\t\t\\\n\t\t__asm(\t\t\t\t\t\t\t\\\n\t\t    \"vmovdqa 0x00(%[SRC]), %%\" VR0(r) \"\\n\"\t\t\\\n\t\t    \"vmovdqa 0x20(%[SRC]), %%\" VR1(r) \"\\n\"\t\t\\\n\t\t    : : [SRC] \"r\" (src));\t\t\t\t\\\n\t\tbreak;\t\t\t\t\t\t\t\\\n\tdefault:\t\t\t\t\t\t\t\\\n\t\tZFS_ASM_BUG();\t\t\t\t\t\t\\\n\t}\t\t\t\t\t\t\t\t\\\n}\n\n#define\tSTORE(dst, r...)   \t\t\t\t\t\t\\\n{\t\t\t\t\t\t\t\t\t\\\n\tswitch (REG_CNT(r)) {\t\t\t\t\t\t\\\n\tcase 4:\t\t\t\t\t\t\t\t\\\n\t\t__asm(\t\t\t\t\t\t\t\\\n\t\t    \"vmovdqa %%\" VR0(r) \", 0x00(%[DST])\\n\"\t\t\\\n\t\t    \"vmovdqa %%\" VR1(r) \", 0x20(%[DST])\\n\"\t\t\\\n\t\t    \"vmovdqa %%\" VR2(r) \", 0x40(%[DST])\\n\"\t\t\\\n\t\t    \"vmovdqa %%\" VR3(r) \", 0x60(%[DST])\\n\"\t\t\\\n\t\t    : : [DST] \"r\" (dst));\t\t\t\t\\\n\t\tbreak;\t\t\t\t\t\t\t\\\n\tcase 2:\t\t\t\t\t\t\t\t\\\n\t\t__asm(\t\t\t\t\t\t\t\\\n\t\t    \"vmovdqa %%\" VR0(r) \", 0x00(%[DST])\\n\"\t\t\\\n\t\t    \"vmovdqa %%\" VR1(r) \", 0x20(%[DST])\\n\"\t\t\\\n\t\t    : : [DST] \"r\" (dst));\t\t\t\t\\\n\t\tbreak;\t\t\t\t\t\t\t\\\n\tdefault:\t\t\t\t\t\t\t\\\n\t\tZFS_ASM_BUG();\t\t\t\t\t\t\\\n\t}\t\t\t\t\t\t\t\t\\\n}\n\n#define\tFLUSH()\t\t\t\t\t\t\t\t\\\n{\t\t\t\t\t\t\t\t\t\\\n\t__asm(\"vzeroupper\");\t\t\t\t\t\t\\\n}\n\n#define\tMUL2_SETUP() \t\t\t\t\t\t\t\\\n{   \t\t\t\t\t\t\t\t\t\\\n\t__asm(\"vmovq %0,   %%xmm14\" :: \"r\"(0x1d1d1d1d1d1d1d1d));\t\\\n\t__asm(\"vpbroadcastq %xmm14, %ymm14\");\t\t\t\t\\\n\t__asm(\"vpxor        %ymm15, %ymm15 ,%ymm15\");\t\t\t\\\n}\n\n#define\t_MUL2(r...) \t\t\t\t\t\t\t\\\n{\t\t\t\t\t\t\t\t\t\\\n\tswitch\t(REG_CNT(r)) {\t\t\t\t\t\t\\\n\tcase 2:\t\t\t\t\t\t\t\t\\\n\t\t__asm(\t\t\t\t\t\t\t\\\n\t\t    \"vpcmpgtb %\" VR0(r)\", %ymm15,     %ymm12\\n\"\t\t\\\n\t\t    \"vpcmpgtb %\" VR1(r)\", %ymm15,     %ymm13\\n\"\t\t\\\n\t\t    \"vpaddb   %\" VR0(r)\", %\" VR0(r)\", %\" VR0(r) \"\\n\"\t\\\n\t\t    \"vpaddb   %\" VR1(r)\", %\" VR1(r)\", %\" VR1(r) \"\\n\"\t\\\n\t\t    \"vpand    %ymm14,     %ymm12,     %ymm12\\n\"\t\t\\\n\t\t    \"vpand    %ymm14,     %ymm13,     %ymm13\\n\"\t\t\\\n\t\t    \"vpxor    %ymm12,     %\" VR0(r)\", %\" VR0(r) \"\\n\"\t\\\n\t\t    \"vpxor    %ymm13,     %\" VR1(r)\", %\" VR1(r));\t\\\n\t\tbreak;\t\t\t\t\t\t\t\\\n\tdefault:\t\t\t\t\t\t\t\\\n\t\tZFS_ASM_BUG();\t\t\t\t\t\t\\\n\t}\t\t\t\t\t\t\t\t\\\n}\n\n#define\tMUL2(r...)\t\t\t\t\t\t\t\\\n{\t\t\t\t\t\t\t\t\t\\\n\tswitch (REG_CNT(r)) {\t\t\t\t\t\t\\\n\tcase 4:\t\t\t\t\t\t\t\t\\\n\t    _MUL2(R_01(r));\t\t\t\t\t\t\\\n\t    _MUL2(R_23(r));\t\t\t\t\t\t\\\n\t    break;\t\t\t\t\t\t\t\\\n\tcase 2:\t\t\t\t\t\t\t\t\\\n\t    _MUL2(r);\t\t\t\t\t\t\t\\\n\t    break;\t\t\t\t\t\t\t\\\n\tdefault:\t\t\t\t\t\t\t\\\n\t\tZFS_ASM_BUG();\t\t\t\t\t\t\\\n\t}\t\t\t\t\t\t\t\t\\\n}\n\n#define\tMUL4(r...)\t\t\t\t\t\t\t\\\n{\t\t\t\t\t\t\t\t\t\\\n\tMUL2(r);\t\t\t\t\t\t\t\\\n\tMUL2(r);\t\t\t\t\t\t\t\\\n}\n\n#define\t_0f\t\t\"ymm15\"\n#define\t_as\t\t\"ymm14\"\n#define\t_bs\t\t\"ymm13\"\n#define\t_ltmod\t\t\"ymm12\"\n#define\t_ltmul\t\t\"ymm11\"\n#define\t_ta\t\t\"ymm10\"\n#define\t_tb\t\t\"ymm15\"\n\nstatic const uint8_t __attribute__((aligned(32))) _mul_mask = 0x0F;\n\n#define\t_MULx2(c, r...)\t\t\t\t\t\t\t\\\n{\t\t\t\t\t\t\t\t\t\\\n\tswitch (REG_CNT(r)) {\t\t\t\t\t\t\\\n\tcase 2:\t\t\t\t\t\t\t\t\\\n\t\t__asm(\t\t\t\t\t\t\t\\\n\t\t    \"vpbroadcastb (%[mask]), %%\" _0f \"\\n\"\t\t\\\n\t\t     \t\t\t\t\t\\\n\t\t    \"vbroadcasti128 0x00(%[lt]), %%\" _ltmod \"\\n\"\t\\\n\t\t    \"vbroadcasti128 0x10(%[lt]), %%\" _ltmul \"\\n\"\t\\\n\t\t\t\t\t\t\t\t\t\\\n\t\t    \"vpsraw $0x4, %%\" VR0(r) \", %%\"_as \"\\n\"\t\t\\\n\t\t    \"vpsraw $0x4, %%\" VR1(r) \", %%\"_bs \"\\n\"\t\t\\\n\t\t    \"vpand %%\" _0f \", %%\" VR0(r) \", %%\" VR0(r) \"\\n\"\t\\\n\t\t    \"vpand %%\" _0f \", %%\" VR1(r) \", %%\" VR1(r) \"\\n\"\t\\\n\t\t    \"vpand %%\" _0f \", %%\" _as \", %%\" _as \"\\n\"\t\t\\\n\t\t    \"vpand %%\" _0f \", %%\" _bs \", %%\" _bs \"\\n\"\t\t\\\n\t\t\t\t\t\t\t\t\t\\\n\t\t    \"vpshufb %%\" _as \", %%\" _ltmod \", %%\" _ta \"\\n\"\t\\\n\t\t    \"vpshufb %%\" _bs \", %%\" _ltmod \", %%\" _tb \"\\n\"\t\\\n\t\t    \"vpshufb %%\" _as \", %%\" _ltmul \", %%\" _as \"\\n\"\t\\\n\t\t    \"vpshufb %%\" _bs \", %%\" _ltmul \", %%\" _bs \"\\n\"\t\\\n\t\t     \t\t\t\t\t\\\n\t\t    \"vbroadcasti128 0x20(%[lt]), %%\" _ltmod \"\\n\"\t\\\n\t\t    \"vbroadcasti128 0x30(%[lt]), %%\" _ltmul \"\\n\"\t\\\n\t\t\t\t\t\t\t\t\t\\\n\t\t    \"vpxor %%\" _ta \", %%\" _as \", %%\" _as \"\\n\"\t\t\\\n\t\t    \"vpxor %%\" _tb \", %%\" _bs \", %%\" _bs \"\\n\"\t\t\\\n\t\t\t\t\t\t\t\t\t\\\n\t\t    \"vpshufb %%\" VR0(r) \", %%\" _ltmod \", %%\" _ta \"\\n\"\t\\\n\t\t    \"vpshufb %%\" VR1(r) \", %%\" _ltmod \", %%\" _tb \"\\n\"\t\\\n\t\t    \"vpshufb %%\" VR0(r) \", %%\" _ltmul \", %%\" VR0(r) \"\\n\"\\\n\t\t    \"vpshufb %%\" VR1(r) \", %%\" _ltmul \", %%\" VR1(r) \"\\n\"\\\n\t\t\t\t\t\t\t\t\t\\\n\t\t    \"vpxor %%\" _ta \", %%\" VR0(r) \", %%\" VR0(r) \"\\n\"\t\\\n\t\t    \"vpxor %%\" _as \", %%\" VR0(r) \", %%\" VR0(r) \"\\n\"\t\\\n\t\t    \"vpxor %%\" _tb \", %%\" VR1(r) \", %%\" VR1(r) \"\\n\"\t\\\n\t\t    \"vpxor %%\" _bs \", %%\" VR1(r) \", %%\" VR1(r) \"\\n\"\t\\\n\t\t    : : [mask] \"r\" (&_mul_mask),\t\t\t\\\n\t\t    [lt] \"r\" (gf_clmul_mod_lt[4*(c)]));\t\t\t\\\n\t\tbreak;\t\t\t\t\t\t\t\\\n\tdefault:\t\t\t\t\t\t\t\\\n\t\tZFS_ASM_BUG();\t\t\t\t\t\t\\\n\t}\t\t\t\t\t\t\t\t\\\n}\n\n#define\tMUL(c, r...)\t\t\t\t\t\t\t\\\n{\t\t\t\t\t\t\t\t\t\\\n\tswitch (REG_CNT(r)) {\t\t\t\t\t\t\\\n\tcase 4:\t\t\t\t\t\t\t\t\\\n\t\t_MULx2(c, R_01(r));\t\t\t\t\t\\\n\t\t_MULx2(c, R_23(r));\t\t\t\t\t\\\n\t\tbreak;\t\t\t\t\t\t\t\\\n\tcase 2:\t\t\t\t\t\t\t\t\\\n\t\t_MULx2(c, R_01(r));\t\t\t\t\t\\\n\t\tbreak;\t\t\t\t\t\t\t\\\n\tdefault:\t\t\t\t\t\t\t\\\n\t\tZFS_ASM_BUG();\t\t\t\t\t\t\\\n\t}\t\t\t\t\t\t\t\t\\\n}\n\n#define\traidz_math_begin()\tkfpu_begin()\n#define\traidz_math_end()\t\t\t\t\t\t\\\n{\t\t\t\t\t\t\t\t\t\\\n\tFLUSH();\t\t\t\t\t\t\t\\\n\tkfpu_end();\t\t\t\t\t\t\t\\\n}\n\n\n#define\tSYN_STRIDE\t\t4\n\n#define\tZERO_STRIDE\t\t4\n#define\tZERO_DEFINE()\t\t{}\n#define\tZERO_D\t\t\t0, 1, 2, 3\n\n#define\tCOPY_STRIDE\t\t4\n#define\tCOPY_DEFINE()\t\t{}\n#define\tCOPY_D\t\t\t0, 1, 2, 3\n\n#define\tADD_STRIDE\t\t4\n#define\tADD_DEFINE()\t\t{}\n#define\tADD_D \t\t\t0, 1, 2, 3\n\n#define\tMUL_STRIDE\t\t4\n#define\tMUL_DEFINE() \t\t{}\n#define\tMUL_D\t\t\t0, 1, 2, 3\n\n#define\tGEN_P_STRIDE\t\t4\n#define\tGEN_P_DEFINE()\t\t{}\n#define\tGEN_P_P\t\t\t0, 1, 2, 3\n\n#define\tGEN_PQ_STRIDE\t\t4\n#define\tGEN_PQ_DEFINE() \t{}\n#define\tGEN_PQ_D\t\t0, 1, 2, 3\n#define\tGEN_PQ_C\t\t4, 5, 6, 7\n\n#define\tGEN_PQR_STRIDE\t\t4\n#define\tGEN_PQR_DEFINE() \t{}\n#define\tGEN_PQR_D\t\t0, 1, 2, 3\n#define\tGEN_PQR_C\t\t4, 5, 6, 7\n\n#define\tSYN_Q_DEFINE()\t\t{}\n#define\tSYN_Q_D\t\t\t0, 1, 2, 3\n#define\tSYN_Q_X\t\t\t4, 5, 6, 7\n\n#define\tSYN_R_DEFINE()\t\t{}\n#define\tSYN_R_D\t\t\t0, 1, 2, 3\n#define\tSYN_R_X\t\t\t4, 5, 6, 7\n\n#define\tSYN_PQ_DEFINE() \t{}\n#define\tSYN_PQ_D\t\t0, 1, 2, 3\n#define\tSYN_PQ_X\t\t4, 5, 6, 7\n\n#define\tREC_PQ_STRIDE\t\t2\n#define\tREC_PQ_DEFINE() \t{}\n#define\tREC_PQ_X\t\t0, 1\n#define\tREC_PQ_Y\t\t2, 3\n#define\tREC_PQ_T\t\t4, 5\n\n#define\tSYN_PR_DEFINE() \t{}\n#define\tSYN_PR_D\t\t0, 1, 2, 3\n#define\tSYN_PR_X\t\t4, 5, 6, 7\n\n#define\tREC_PR_STRIDE\t\t2\n#define\tREC_PR_DEFINE() \t{}\n#define\tREC_PR_X\t\t0, 1\n#define\tREC_PR_Y\t\t2, 3\n#define\tREC_PR_T\t\t4, 5\n\n#define\tSYN_QR_DEFINE() \t{}\n#define\tSYN_QR_D\t\t0, 1, 2, 3\n#define\tSYN_QR_X\t\t4, 5, 6, 7\n\n#define\tREC_QR_STRIDE\t\t2\n#define\tREC_QR_DEFINE() \t{}\n#define\tREC_QR_X\t\t0, 1\n#define\tREC_QR_Y\t\t2, 3\n#define\tREC_QR_T\t\t4, 5\n\n#define\tSYN_PQR_DEFINE() \t{}\n#define\tSYN_PQR_D\t\t0, 1, 2, 3\n#define\tSYN_PQR_X\t\t4, 5, 6, 7\n\n#define\tREC_PQR_STRIDE\t\t2\n#define\tREC_PQR_DEFINE() \t{}\n#define\tREC_PQR_X\t\t0, 1\n#define\tREC_PQR_Y\t\t2, 3\n#define\tREC_PQR_Z\t\t4, 5\n#define\tREC_PQR_XS\t\t6, 7\n#define\tREC_PQR_YS\t\t8, 9\n\n\n#include <sys/vdev_raidz_impl.h>\n#include \"vdev_raidz_math_impl.h\"\n\nDEFINE_GEN_METHODS(avx2);\nDEFINE_REC_METHODS(avx2);\n\nstatic boolean_t\nraidz_will_avx2_work(void)\n{\n\treturn (kfpu_allowed() && zfs_avx_available() && zfs_avx2_available());\n}\n\nconst raidz_impl_ops_t vdev_raidz_avx2_impl = {\n\t.init = NULL,\n\t.fini = NULL,\n\t.gen = RAIDZ_GEN_METHODS(avx2),\n\t.rec = RAIDZ_REC_METHODS(avx2),\n\t.is_supported = &raidz_will_avx2_work,\n\t.name = \"avx2\"\n};\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}