// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module run_run_test (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        copyDest_dout,
        copyDest_num_data_valid,
        copyDest_fifo_cap,
        copyDest_empty_n,
        copyDest_read,
        outcomeStream_din,
        outcomeStream_num_data_valid,
        outcomeStream_fifo_cap,
        outcomeStream_full_n,
        outcomeStream_write,
        p_ZL9n_regions_0,
        p_ZL9n_regions_1,
        p_ZL9n_regions_2,
        p_ZL9n_regions_3,
        p_ZL9n_regions_4,
        p_ZL9n_regions_5,
        p_ZL9n_regions_6,
        p_ZL9n_regions_7,
        p_ZL9n_regions_8,
        p_ZL9n_regions_9,
        p_ZL9n_regions_10,
        p_ZL9n_regions_11,
        p_ZL9n_regions_12,
        p_ZL9n_regions_13,
        p_ZL9n_regions_14,
        p_ZL9n_regions_15,
        p_ZL9n_regions_16,
        p_ZL9n_regions_17,
        p_ZL9n_regions_18,
        p_ZL9n_regions_19,
        p_ZL9n_regions_20,
        p_ZL9n_regions_21,
        p_ZL9n_regions_22,
        p_ZL9n_regions_23,
        p_ZL9n_regions_24,
        p_ZL9n_regions_25,
        p_ZL9n_regions_26,
        p_ZL9n_regions_27,
        p_ZL9n_regions_28,
        p_ZL9n_regions_29,
        p_ZL9n_regions_30,
        p_ZL9n_regions_31,
        p_ZL9n_regions_32,
        p_ZL9n_regions_33,
        p_ZL9n_regions_34,
        p_ZL9n_regions_35,
        p_ZL9n_regions_36,
        p_ZL9n_regions_37,
        p_ZL9n_regions_38,
        p_ZL9n_regions_39,
        p_ZL9n_regions_40,
        p_ZL9n_regions_41,
        p_ZL9n_regions_42,
        p_ZL9n_regions_43,
        p_ZL9n_regions_44,
        p_ZL9n_regions_45,
        p_ZL9n_regions_46,
        p_ZL9n_regions_47,
        p_ZL9n_regions_48,
        p_ZL9n_regions_49,
        p_ZL9n_regions_50,
        p_ZL9n_regions_51,
        p_ZL9n_regions_52,
        p_ZL9n_regions_53,
        p_ZL9n_regions_54,
        p_ZL9n_regions_55,
        p_ZL9n_regions_56,
        p_ZL9n_regions_57,
        p_ZL9n_regions_58,
        p_ZL9n_regions_59,
        p_ZL9n_regions_60,
        p_ZL9n_regions_61,
        p_ZL9n_regions_62,
        p_ZL9n_regions_63,
        regions_address0,
        regions_ce0,
        regions_q0,
        regions_1_address0,
        regions_1_ce0,
        regions_1_q0,
        regions_2_address0,
        regions_2_ce0,
        regions_2_q0,
        regions_3_address0,
        regions_3_ce0,
        regions_3_q0
);

parameter    ap_ST_fsm_state1 = 10'd1;
parameter    ap_ST_fsm_state2 = 10'd2;
parameter    ap_ST_fsm_state3 = 10'd4;
parameter    ap_ST_fsm_state4 = 10'd8;
parameter    ap_ST_fsm_state5 = 10'd16;
parameter    ap_ST_fsm_state6 = 10'd32;
parameter    ap_ST_fsm_state7 = 10'd64;
parameter    ap_ST_fsm_state8 = 10'd128;
parameter    ap_ST_fsm_state9 = 10'd256;
parameter    ap_ST_fsm_state10 = 10'd512;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [319:0] copyDest_dout;
input  [1:0] copyDest_num_data_valid;
input  [1:0] copyDest_fifo_cap;
input   copyDest_empty_n;
output   copyDest_read;
output  [287:0] outcomeStream_din;
input  [1:0] outcomeStream_num_data_valid;
input  [1:0] outcomeStream_fifo_cap;
input   outcomeStream_full_n;
output   outcomeStream_write;
input  [7:0] p_ZL9n_regions_0;
input  [7:0] p_ZL9n_regions_1;
input  [7:0] p_ZL9n_regions_2;
input  [7:0] p_ZL9n_regions_3;
input  [7:0] p_ZL9n_regions_4;
input  [7:0] p_ZL9n_regions_5;
input  [7:0] p_ZL9n_regions_6;
input  [7:0] p_ZL9n_regions_7;
input  [7:0] p_ZL9n_regions_8;
input  [7:0] p_ZL9n_regions_9;
input  [7:0] p_ZL9n_regions_10;
input  [7:0] p_ZL9n_regions_11;
input  [7:0] p_ZL9n_regions_12;
input  [7:0] p_ZL9n_regions_13;
input  [7:0] p_ZL9n_regions_14;
input  [7:0] p_ZL9n_regions_15;
input  [7:0] p_ZL9n_regions_16;
input  [7:0] p_ZL9n_regions_17;
input  [7:0] p_ZL9n_regions_18;
input  [7:0] p_ZL9n_regions_19;
input  [7:0] p_ZL9n_regions_20;
input  [7:0] p_ZL9n_regions_21;
input  [7:0] p_ZL9n_regions_22;
input  [7:0] p_ZL9n_regions_23;
input  [7:0] p_ZL9n_regions_24;
input  [7:0] p_ZL9n_regions_25;
input  [7:0] p_ZL9n_regions_26;
input  [7:0] p_ZL9n_regions_27;
input  [7:0] p_ZL9n_regions_28;
input  [7:0] p_ZL9n_regions_29;
input  [7:0] p_ZL9n_regions_30;
input  [7:0] p_ZL9n_regions_31;
input  [7:0] p_ZL9n_regions_32;
input  [7:0] p_ZL9n_regions_33;
input  [7:0] p_ZL9n_regions_34;
input  [7:0] p_ZL9n_regions_35;
input  [7:0] p_ZL9n_regions_36;
input  [7:0] p_ZL9n_regions_37;
input  [7:0] p_ZL9n_regions_38;
input  [7:0] p_ZL9n_regions_39;
input  [7:0] p_ZL9n_regions_40;
input  [7:0] p_ZL9n_regions_41;
input  [7:0] p_ZL9n_regions_42;
input  [7:0] p_ZL9n_regions_43;
input  [7:0] p_ZL9n_regions_44;
input  [7:0] p_ZL9n_regions_45;
input  [7:0] p_ZL9n_regions_46;
input  [7:0] p_ZL9n_regions_47;
input  [7:0] p_ZL9n_regions_48;
input  [7:0] p_ZL9n_regions_49;
input  [7:0] p_ZL9n_regions_50;
input  [7:0] p_ZL9n_regions_51;
input  [7:0] p_ZL9n_regions_52;
input  [7:0] p_ZL9n_regions_53;
input  [7:0] p_ZL9n_regions_54;
input  [7:0] p_ZL9n_regions_55;
input  [7:0] p_ZL9n_regions_56;
input  [7:0] p_ZL9n_regions_57;
input  [7:0] p_ZL9n_regions_58;
input  [7:0] p_ZL9n_regions_59;
input  [7:0] p_ZL9n_regions_60;
input  [7:0] p_ZL9n_regions_61;
input  [7:0] p_ZL9n_regions_62;
input  [7:0] p_ZL9n_regions_63;
output  [11:0] regions_address0;
output   regions_ce0;
input  [31:0] regions_q0;
output  [11:0] regions_1_address0;
output   regions_1_ce0;
input  [31:0] regions_1_q0;
output  [11:0] regions_2_address0;
output   regions_2_ce0;
input  [31:0] regions_2_q0;
output  [11:0] regions_3_address0;
output   regions_3_ce0;
input  [31:0] regions_3_q0;

reg ap_idle;
reg copyDest_read;
reg[287:0] outcomeStream_din;
reg outcomeStream_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [9:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    copyDest_blk_n;
wire    ap_CS_fsm_state2;
reg    outcomeStream_blk_n;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state9;
wire   [0:0] icmp_ln1073_1_fu_933_p2;
reg   [0:0] icmp_ln1073_reg_1330;
reg   [0:0] targetBlock_reg_1281;
wire   [7:0] in_checkId_V_fu_656_p1;
reg   [7:0] in_checkId_V_reg_1213;
wire   [31:0] in_AOV_fu_740_p1;
reg   [31:0] in_AOV_reg_1220;
wire   [31:0] in_AOV_1_fu_746_p1;
reg   [31:0] in_AOV_1_reg_1227;
wire   [31:0] in_AOV_2_fu_752_p1;
reg   [31:0] in_AOV_2_reg_1234;
wire   [31:0] in_AOV_3_fu_758_p1;
reg   [31:0] in_AOV_3_reg_1241;
wire   [31:0] in_AOV_4_fu_764_p1;
reg   [31:0] in_AOV_4_reg_1248;
wire   [31:0] in_AOV_5_fu_770_p1;
reg   [31:0] in_AOV_5_reg_1255;
wire   [31:0] in_AOV_6_fu_776_p1;
reg   [31:0] in_AOV_6_reg_1262;
wire   [31:0] in_AOV_7_fu_782_p1;
reg   [31:0] in_AOV_7_reg_1269;
reg   [23:0] tmp_6_reg_1276;
wire   [0:0] grp_run_test_Pipeline_is_valid_label2_fu_366_ap_return;
wire    ap_CS_fsm_state3;
wire   [31:0] outcome_AOV_q1;
reg   [31:0] outcome_AOV_load_reg_1285;
wire    ap_CS_fsm_state5;
wire   [31:0] outcome_AOV_q0;
reg   [31:0] outcome_AOV_load_1_reg_1290;
reg   [31:0] outcome_AOV_load_2_reg_1295;
wire    ap_CS_fsm_state6;
reg   [31:0] outcome_AOV_load_3_reg_1300;
reg   [31:0] outcome_AOV_load_4_reg_1305;
wire    ap_CS_fsm_state7;
reg   [31:0] outcome_AOV_load_5_reg_1310;
wire   [287:0] or_ln174_s_fu_824_p11;
reg   [287:0] or_ln174_s_reg_1315;
wire   [11:0] zext_ln470_fu_854_p1;
reg   [11:0] zext_ln470_reg_1320;
wire   [7:0] n_regions_V_fu_858_p66;
reg   [7:0] n_regions_V_reg_1325;
wire   [0:0] icmp_ln1073_fu_927_p2;
reg   [0:0] icmp_ln1073_1_reg_1334;
wire   [7:0] add_ln49_fu_938_p2;
reg   [7:0] add_ln49_reg_1338;
reg    ap_predicate_op157_write_state9;
reg    ap_block_state9;
wire   [0:0] trunc_ln1073_fu_944_p1;
reg   [0:0] trunc_ln1073_reg_1343;
wire   [11:0] shl_ln59_fu_968_p2;
reg   [11:0] shl_ln59_reg_1348;
reg   [2:0] outcome_AOV_address0;
reg    outcome_AOV_ce0;
reg    outcome_AOV_we0;
reg   [2:0] outcome_AOV_address1;
reg    outcome_AOV_ce1;
wire    grp_run_test_Pipeline_1_fu_353_ap_start;
wire    grp_run_test_Pipeline_1_fu_353_ap_done;
wire    grp_run_test_Pipeline_1_fu_353_ap_idle;
wire    grp_run_test_Pipeline_1_fu_353_ap_ready;
wire   [2:0] grp_run_test_Pipeline_1_fu_353_outcome_AOV_address0;
wire    grp_run_test_Pipeline_1_fu_353_outcome_AOV_ce0;
wire    grp_run_test_Pipeline_1_fu_353_outcome_AOV_we0;
wire   [31:0] grp_run_test_Pipeline_1_fu_353_outcome_AOV_d0;
wire    grp_run_test_Pipeline_is_valid_label2_fu_366_ap_start;
wire    grp_run_test_Pipeline_is_valid_label2_fu_366_ap_done;
wire    grp_run_test_Pipeline_is_valid_label2_fu_366_ap_idle;
wire    grp_run_test_Pipeline_is_valid_label2_fu_366_ap_ready;
wire   [31:0] grp_run_test_Pipeline_is_valid_label2_fu_366_grp_fu_1356_p_din0;
wire   [31:0] grp_run_test_Pipeline_is_valid_label2_fu_366_grp_fu_1356_p_din1;
wire   [4:0] grp_run_test_Pipeline_is_valid_label2_fu_366_grp_fu_1356_p_opcode;
wire    grp_run_test_Pipeline_is_valid_label2_fu_366_grp_fu_1356_p_ce;
wire    grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_378_ap_start;
wire    grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_378_ap_done;
wire    grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_378_ap_idle;
wire    grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_378_ap_ready;
wire   [11:0] grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_378_regions_address0;
wire    grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_378_regions_ce0;
wire   [11:0] grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_378_regions_1_address0;
wire    grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_378_regions_1_ce0;
wire   [11:0] grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_378_regions_2_address0;
wire    grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_378_regions_2_ce0;
wire   [11:0] grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_378_regions_3_address0;
wire    grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_378_regions_3_ce0;
wire   [1:0] grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_378_ap_return;
wire   [31:0] grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_378_grp_fu_1356_p_din0;
wire   [31:0] grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_378_grp_fu_1356_p_din1;
wire   [4:0] grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_378_grp_fu_1356_p_opcode;
wire    grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_378_grp_fu_1356_p_ce;
reg   [7:0] i_1_reg_342;
wire    ap_CS_fsm_state10;
reg    ap_predicate_op161_call_state10;
reg    ap_block_state10_on_subcall_done;
wire   [0:0] cond_fu_975_p2;
reg    grp_run_test_Pipeline_1_fu_353_ap_start_reg;
reg    grp_run_test_Pipeline_is_valid_label2_fu_366_ap_start_reg;
reg    grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_378_ap_start_reg;
reg    ap_block_state9_ignore_call7;
reg    ap_block_state1;
wire    ap_CS_fsm_state4;
wire   [31:0] trunc_ln145_3_fu_660_p4;
wire   [31:0] trunc_ln145_4_fu_670_p4;
wire   [31:0] trunc_ln145_5_fu_680_p4;
wire   [31:0] trunc_ln145_6_fu_690_p4;
wire   [31:0] trunc_ln145_7_fu_700_p4;
wire   [31:0] trunc_ln145_8_fu_710_p4;
wire   [31:0] trunc_ln145_9_fu_720_p4;
wire   [31:0] trunc_ln145_s_fu_730_p4;
wire   [31:0] bitcast_ln174_7_fu_820_p1;
wire   [31:0] bitcast_ln174_6_fu_816_p1;
wire   [31:0] bitcast_ln174_5_fu_813_p1;
wire   [31:0] bitcast_ln174_4_fu_810_p1;
wire   [31:0] bitcast_ln174_3_fu_807_p1;
wire   [31:0] bitcast_ln174_2_fu_804_p1;
wire   [31:0] bitcast_ln174_1_fu_801_p1;
wire   [31:0] bitcast_ln174_fu_798_p1;
wire   [10:0] tmp_s_fu_847_p3;
wire   [6:0] tmp_5_fu_949_p4;
wire   [11:0] zext_ln59_fu_959_p1;
wire   [11:0] add_ln59_fu_963_p2;
wire   [0:0] grp_fu_1356_p2;
reg   [31:0] grp_fu_1356_p0;
reg   [31:0] grp_fu_1356_p1;
reg    grp_fu_1356_ce;
reg   [4:0] grp_fu_1356_opcode;
reg   [9:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
reg    ap_block_state3_on_subcall_done;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
reg    ap_ST_fsm_state9_blk;
reg    ap_ST_fsm_state10_blk;
reg    ap_condition_744;
reg    ap_condition_748;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 10'd1;
#0 grp_run_test_Pipeline_1_fu_353_ap_start_reg = 1'b0;
#0 grp_run_test_Pipeline_is_valid_label2_fu_366_ap_start_reg = 1'b0;
#0 grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_378_ap_start_reg = 1'b0;
end

run_run_test_outcome_AOV_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
outcome_AOV_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(outcome_AOV_address0),
    .ce0(outcome_AOV_ce0),
    .we0(outcome_AOV_we0),
    .d0(grp_run_test_Pipeline_1_fu_353_outcome_AOV_d0),
    .q0(outcome_AOV_q0),
    .address1(outcome_AOV_address1),
    .ce1(outcome_AOV_ce1),
    .q1(outcome_AOV_q1)
);

run_run_test_Pipeline_1 grp_run_test_Pipeline_1_fu_353(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_run_test_Pipeline_1_fu_353_ap_start),
    .ap_done(grp_run_test_Pipeline_1_fu_353_ap_done),
    .ap_idle(grp_run_test_Pipeline_1_fu_353_ap_idle),
    .ap_ready(grp_run_test_Pipeline_1_fu_353_ap_ready),
    .in_AOV(in_AOV_reg_1220),
    .in_AOV_1(in_AOV_1_reg_1227),
    .in_AOV_2(in_AOV_2_reg_1234),
    .in_AOV_3(in_AOV_3_reg_1241),
    .in_AOV_4(in_AOV_4_reg_1248),
    .in_AOV_5(in_AOV_5_reg_1255),
    .in_AOV_6(in_AOV_6_reg_1262),
    .in_AOV_7(in_AOV_7_reg_1269),
    .outcome_AOV_address0(grp_run_test_Pipeline_1_fu_353_outcome_AOV_address0),
    .outcome_AOV_ce0(grp_run_test_Pipeline_1_fu_353_outcome_AOV_ce0),
    .outcome_AOV_we0(grp_run_test_Pipeline_1_fu_353_outcome_AOV_we0),
    .outcome_AOV_d0(grp_run_test_Pipeline_1_fu_353_outcome_AOV_d0)
);

run_run_test_Pipeline_is_valid_label2 grp_run_test_Pipeline_is_valid_label2_fu_366(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_run_test_Pipeline_is_valid_label2_fu_366_ap_start),
    .ap_done(grp_run_test_Pipeline_is_valid_label2_fu_366_ap_done),
    .ap_idle(grp_run_test_Pipeline_is_valid_label2_fu_366_ap_idle),
    .ap_ready(grp_run_test_Pipeline_is_valid_label2_fu_366_ap_ready),
    .in_AOV(in_AOV_reg_1220),
    .in_AOV_1(in_AOV_1_reg_1227),
    .in_AOV_2(in_AOV_2_reg_1234),
    .in_AOV_3(in_AOV_3_reg_1241),
    .in_AOV_4(in_AOV_4_reg_1248),
    .in_AOV_5(in_AOV_5_reg_1255),
    .in_AOV_6(in_AOV_6_reg_1262),
    .in_AOV_7(in_AOV_7_reg_1269),
    .ap_return(grp_run_test_Pipeline_is_valid_label2_fu_366_ap_return),
    .grp_fu_1356_p_din0(grp_run_test_Pipeline_is_valid_label2_fu_366_grp_fu_1356_p_din0),
    .grp_fu_1356_p_din1(grp_run_test_Pipeline_is_valid_label2_fu_366_grp_fu_1356_p_din1),
    .grp_fu_1356_p_opcode(grp_run_test_Pipeline_is_valid_label2_fu_366_grp_fu_1356_p_opcode),
    .grp_fu_1356_p_dout0(grp_fu_1356_p2),
    .grp_fu_1356_p_ce(grp_run_test_Pipeline_is_valid_label2_fu_366_grp_fu_1356_p_ce)
);

run_run_test_Pipeline_VITIS_LOOP_55_2 grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_378(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_378_ap_start),
    .ap_done(grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_378_ap_done),
    .ap_idle(grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_378_ap_idle),
    .ap_ready(grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_378_ap_ready),
    .tmp_16(shl_ln59_reg_1348),
    .trunc_ln1(trunc_ln1073_reg_1343),
    .in_AOV(in_AOV_reg_1220),
    .in_AOV_1(in_AOV_1_reg_1227),
    .in_AOV_2(in_AOV_2_reg_1234),
    .in_AOV_3(in_AOV_3_reg_1241),
    .in_AOV_4(in_AOV_4_reg_1248),
    .in_AOV_5(in_AOV_5_reg_1255),
    .in_AOV_6(in_AOV_6_reg_1262),
    .in_AOV_7(in_AOV_7_reg_1269),
    .regions_address0(grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_378_regions_address0),
    .regions_ce0(grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_378_regions_ce0),
    .regions_q0(regions_q0),
    .regions_1_address0(grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_378_regions_1_address0),
    .regions_1_ce0(grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_378_regions_1_ce0),
    .regions_1_q0(regions_1_q0),
    .regions_2_address0(grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_378_regions_2_address0),
    .regions_2_ce0(grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_378_regions_2_ce0),
    .regions_2_q0(regions_2_q0),
    .regions_3_address0(grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_378_regions_3_address0),
    .regions_3_ce0(grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_378_regions_3_ce0),
    .regions_3_q0(regions_3_q0),
    .ap_return(grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_378_ap_return),
    .grp_fu_1356_p_din0(grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_378_grp_fu_1356_p_din0),
    .grp_fu_1356_p_din1(grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_378_grp_fu_1356_p_din1),
    .grp_fu_1356_p_opcode(grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_378_grp_fu_1356_p_opcode),
    .grp_fu_1356_p_dout0(grp_fu_1356_p2),
    .grp_fu_1356_p_ce(grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_378_grp_fu_1356_p_ce)
);

run_mux_648_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 8 ),
    .din17_WIDTH( 8 ),
    .din18_WIDTH( 8 ),
    .din19_WIDTH( 8 ),
    .din20_WIDTH( 8 ),
    .din21_WIDTH( 8 ),
    .din22_WIDTH( 8 ),
    .din23_WIDTH( 8 ),
    .din24_WIDTH( 8 ),
    .din25_WIDTH( 8 ),
    .din26_WIDTH( 8 ),
    .din27_WIDTH( 8 ),
    .din28_WIDTH( 8 ),
    .din29_WIDTH( 8 ),
    .din30_WIDTH( 8 ),
    .din31_WIDTH( 8 ),
    .din32_WIDTH( 8 ),
    .din33_WIDTH( 8 ),
    .din34_WIDTH( 8 ),
    .din35_WIDTH( 8 ),
    .din36_WIDTH( 8 ),
    .din37_WIDTH( 8 ),
    .din38_WIDTH( 8 ),
    .din39_WIDTH( 8 ),
    .din40_WIDTH( 8 ),
    .din41_WIDTH( 8 ),
    .din42_WIDTH( 8 ),
    .din43_WIDTH( 8 ),
    .din44_WIDTH( 8 ),
    .din45_WIDTH( 8 ),
    .din46_WIDTH( 8 ),
    .din47_WIDTH( 8 ),
    .din48_WIDTH( 8 ),
    .din49_WIDTH( 8 ),
    .din50_WIDTH( 8 ),
    .din51_WIDTH( 8 ),
    .din52_WIDTH( 8 ),
    .din53_WIDTH( 8 ),
    .din54_WIDTH( 8 ),
    .din55_WIDTH( 8 ),
    .din56_WIDTH( 8 ),
    .din57_WIDTH( 8 ),
    .din58_WIDTH( 8 ),
    .din59_WIDTH( 8 ),
    .din60_WIDTH( 8 ),
    .din61_WIDTH( 8 ),
    .din62_WIDTH( 8 ),
    .din63_WIDTH( 8 ),
    .din64_WIDTH( 8 ),
    .dout_WIDTH( 8 ))
mux_648_8_1_1_U49(
    .din0(p_ZL9n_regions_0),
    .din1(p_ZL9n_regions_1),
    .din2(p_ZL9n_regions_2),
    .din3(p_ZL9n_regions_3),
    .din4(p_ZL9n_regions_4),
    .din5(p_ZL9n_regions_5),
    .din6(p_ZL9n_regions_6),
    .din7(p_ZL9n_regions_7),
    .din8(p_ZL9n_regions_8),
    .din9(p_ZL9n_regions_9),
    .din10(p_ZL9n_regions_10),
    .din11(p_ZL9n_regions_11),
    .din12(p_ZL9n_regions_12),
    .din13(p_ZL9n_regions_13),
    .din14(p_ZL9n_regions_14),
    .din15(p_ZL9n_regions_15),
    .din16(p_ZL9n_regions_16),
    .din17(p_ZL9n_regions_17),
    .din18(p_ZL9n_regions_18),
    .din19(p_ZL9n_regions_19),
    .din20(p_ZL9n_regions_20),
    .din21(p_ZL9n_regions_21),
    .din22(p_ZL9n_regions_22),
    .din23(p_ZL9n_regions_23),
    .din24(p_ZL9n_regions_24),
    .din25(p_ZL9n_regions_25),
    .din26(p_ZL9n_regions_26),
    .din27(p_ZL9n_regions_27),
    .din28(p_ZL9n_regions_28),
    .din29(p_ZL9n_regions_29),
    .din30(p_ZL9n_regions_30),
    .din31(p_ZL9n_regions_31),
    .din32(p_ZL9n_regions_32),
    .din33(p_ZL9n_regions_33),
    .din34(p_ZL9n_regions_34),
    .din35(p_ZL9n_regions_35),
    .din36(p_ZL9n_regions_36),
    .din37(p_ZL9n_regions_37),
    .din38(p_ZL9n_regions_38),
    .din39(p_ZL9n_regions_39),
    .din40(p_ZL9n_regions_40),
    .din41(p_ZL9n_regions_41),
    .din42(p_ZL9n_regions_42),
    .din43(p_ZL9n_regions_43),
    .din44(p_ZL9n_regions_44),
    .din45(p_ZL9n_regions_45),
    .din46(p_ZL9n_regions_46),
    .din47(p_ZL9n_regions_47),
    .din48(p_ZL9n_regions_48),
    .din49(p_ZL9n_regions_49),
    .din50(p_ZL9n_regions_50),
    .din51(p_ZL9n_regions_51),
    .din52(p_ZL9n_regions_52),
    .din53(p_ZL9n_regions_53),
    .din54(p_ZL9n_regions_54),
    .din55(p_ZL9n_regions_55),
    .din56(p_ZL9n_regions_56),
    .din57(p_ZL9n_regions_57),
    .din58(p_ZL9n_regions_58),
    .din59(p_ZL9n_regions_59),
    .din60(p_ZL9n_regions_60),
    .din61(p_ZL9n_regions_61),
    .din62(p_ZL9n_regions_62),
    .din63(p_ZL9n_regions_63),
    .din64(in_checkId_V_reg_1213),
    .dout(n_regions_V_fu_858_p66)
);

run_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U50(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1356_p0),
    .din1(grp_fu_1356_p1),
    .ce(grp_fu_1356_ce),
    .opcode(grp_fu_1356_opcode),
    .dout(grp_fu_1356_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_run_test_Pipeline_1_fu_353_ap_start_reg <= 1'b0;
    end else begin
        if (((copyDest_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
            grp_run_test_Pipeline_1_fu_353_ap_start_reg <= 1'b1;
        end else if ((grp_run_test_Pipeline_1_fu_353_ap_ready == 1'b1)) begin
            grp_run_test_Pipeline_1_fu_353_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_378_ap_start_reg <= 1'b0;
    end else begin
        if ((~((outcomeStream_full_n == 1'b0) & (ap_predicate_op157_write_state9 == 1'b1)) & (1'b1 == ap_CS_fsm_state9) & (targetBlock_reg_1281 == 1'd1) & (icmp_ln1073_reg_1330 == 1'd0) & (icmp_ln1073_1_fu_933_p2 == 1'd1))) begin
            grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_378_ap_start_reg <= 1'b1;
        end else if ((grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_378_ap_ready == 1'b1)) begin
            grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_378_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_run_test_Pipeline_is_valid_label2_fu_366_ap_start_reg <= 1'b0;
    end else begin
        if (((copyDest_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
            grp_run_test_Pipeline_is_valid_label2_fu_366_ap_start_reg <= 1'b1;
        end else if ((grp_run_test_Pipeline_is_valid_label2_fu_366_ap_ready == 1'b1)) begin
            grp_run_test_Pipeline_is_valid_label2_fu_366_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((targetBlock_reg_1281 == 1'd1)) begin
        if ((1'b1 == ap_condition_748)) begin
            i_1_reg_342 <= 8'd0;
        end else if ((1'b1 == ap_condition_744)) begin
            i_1_reg_342 <= add_ln49_reg_1338;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((outcomeStream_full_n == 1'b0) & (ap_predicate_op157_write_state9 == 1'b1)) & (1'b1 == ap_CS_fsm_state9) & (targetBlock_reg_1281 == 1'd1) & (icmp_ln1073_reg_1330 == 1'd0))) begin
        add_ln49_reg_1338 <= add_ln49_fu_938_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (targetBlock_reg_1281 == 1'd1) & (icmp_ln1073_reg_1330 == 1'd0))) begin
        icmp_ln1073_1_reg_1334 <= icmp_ln1073_1_fu_933_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) & (targetBlock_reg_1281 == 1'd1))) begin
        icmp_ln1073_reg_1330 <= icmp_ln1073_fu_927_p2;
        n_regions_V_reg_1325 <= n_regions_V_fu_858_p66;
        zext_ln470_reg_1320[10 : 3] <= zext_ln470_fu_854_p1[10 : 3];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        in_AOV_1_reg_1227 <= in_AOV_1_fu_746_p1;
        in_AOV_2_reg_1234 <= in_AOV_2_fu_752_p1;
        in_AOV_3_reg_1241 <= in_AOV_3_fu_758_p1;
        in_AOV_4_reg_1248 <= in_AOV_4_fu_764_p1;
        in_AOV_5_reg_1255 <= in_AOV_5_fu_770_p1;
        in_AOV_6_reg_1262 <= in_AOV_6_fu_776_p1;
        in_AOV_7_reg_1269 <= in_AOV_7_fu_782_p1;
        in_AOV_reg_1220 <= in_AOV_fu_740_p1;
        in_checkId_V_reg_1213 <= in_checkId_V_fu_656_p1;
        tmp_6_reg_1276 <= {{copyDest_dout[39:16]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        or_ln174_s_reg_1315 <= or_ln174_s_fu_824_p11;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        outcome_AOV_load_1_reg_1290 <= outcome_AOV_q0;
        outcome_AOV_load_reg_1285 <= outcome_AOV_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        outcome_AOV_load_2_reg_1295 <= outcome_AOV_q1;
        outcome_AOV_load_3_reg_1300 <= outcome_AOV_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        outcome_AOV_load_4_reg_1305 <= outcome_AOV_q1;
        outcome_AOV_load_5_reg_1310 <= outcome_AOV_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (targetBlock_reg_1281 == 1'd1) & (icmp_ln1073_reg_1330 == 1'd0) & (icmp_ln1073_1_fu_933_p2 == 1'd1))) begin
        shl_ln59_reg_1348[11 : 3] <= shl_ln59_fu_968_p2[11 : 3];
        trunc_ln1073_reg_1343 <= trunc_ln1073_fu_944_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        targetBlock_reg_1281 <= grp_run_test_Pipeline_is_valid_label2_fu_366_ap_return;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state10_on_subcall_done)) begin
        ap_ST_fsm_state10_blk = 1'b1;
    end else begin
        ap_ST_fsm_state10_blk = 1'b0;
    end
end

always @ (*) begin
    if (((ap_done_reg == 1'b1) | (ap_start == 1'b0))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((copyDest_empty_n == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state3_on_subcall_done)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

always @ (*) begin
    if ((outcomeStream_full_n == 1'b0)) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

always @ (*) begin
    if (((outcomeStream_full_n == 1'b0) & (ap_predicate_op157_write_state9 == 1'b1))) begin
        ap_ST_fsm_state9_blk = 1'b1;
    end else begin
        ap_ST_fsm_state9_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        copyDest_blk_n = copyDest_empty_n;
    end else begin
        copyDest_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((copyDest_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        copyDest_read = 1'b1;
    end else begin
        copyDest_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_1356_ce = grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_378_grp_fu_1356_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_1356_ce = grp_run_test_Pipeline_is_valid_label2_fu_366_grp_fu_1356_p_ce;
    end else begin
        grp_fu_1356_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_1356_opcode = grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_378_grp_fu_1356_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_1356_opcode = grp_run_test_Pipeline_is_valid_label2_fu_366_grp_fu_1356_p_opcode;
    end else begin
        grp_fu_1356_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_1356_p0 = grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_378_grp_fu_1356_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_1356_p0 = grp_run_test_Pipeline_is_valid_label2_fu_366_grp_fu_1356_p_din0;
    end else begin
        grp_fu_1356_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_1356_p1 = grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_378_grp_fu_1356_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_1356_p1 = grp_run_test_Pipeline_is_valid_label2_fu_366_grp_fu_1356_p_din1;
    end else begin
        grp_fu_1356_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | ((1'b1 == ap_CS_fsm_state9) & ((targetBlock_reg_1281 == 1'd0) | ((icmp_ln1073_reg_1330 == 1'd1) | (icmp_ln1073_1_fu_933_p2 == 1'd0)))))) begin
        outcomeStream_blk_n = outcomeStream_full_n;
    end else begin
        outcomeStream_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((outcomeStream_full_n == 1'b0) & (ap_predicate_op157_write_state9 == 1'b1)) & (ap_predicate_op157_write_state9 == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
        outcomeStream_din = or_ln174_s_reg_1315;
    end else if (((outcomeStream_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        outcomeStream_din = or_ln174_s_fu_824_p11;
    end else begin
        outcomeStream_din = 'bx;
    end
end

always @ (*) begin
    if ((((outcomeStream_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state8)) | (~((outcomeStream_full_n == 1'b0) & (ap_predicate_op157_write_state9 == 1'b1)) & (ap_predicate_op157_write_state9 == 1'b1) & (1'b1 == ap_CS_fsm_state9)))) begin
        outcomeStream_write = 1'b1;
    end else begin
        outcomeStream_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        outcome_AOV_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        outcome_AOV_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        outcome_AOV_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        outcome_AOV_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        outcome_AOV_address0 = grp_run_test_Pipeline_1_fu_353_outcome_AOV_address0;
    end else begin
        outcome_AOV_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        outcome_AOV_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        outcome_AOV_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        outcome_AOV_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        outcome_AOV_address1 = 64'd0;
    end else begin
        outcome_AOV_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5))) begin
        outcome_AOV_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        outcome_AOV_ce0 = grp_run_test_Pipeline_1_fu_353_outcome_AOV_ce0;
    end else begin
        outcome_AOV_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5))) begin
        outcome_AOV_ce1 = 1'b1;
    end else begin
        outcome_AOV_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        outcome_AOV_we0 = grp_run_test_Pipeline_1_fu_353_outcome_AOV_we0;
    end else begin
        outcome_AOV_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((copyDest_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b0 == ap_block_state3_on_subcall_done) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((outcomeStream_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            if ((~((outcomeStream_full_n == 1'b0) & (ap_predicate_op157_write_state9 == 1'b1)) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            if (((1'b0 == ap_block_state10_on_subcall_done) & (1'b1 == ap_CS_fsm_state10) & ((targetBlock_reg_1281 == 1'd0) | ((icmp_ln1073_reg_1330 == 1'd1) | ((cond_fu_975_p2 == 1'd1) | (icmp_ln1073_1_reg_1334 == 1'd0)))))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else if (((cond_fu_975_p2 == 1'd0) & (1'b0 == ap_block_state10_on_subcall_done) & (icmp_ln1073_1_reg_1334 == 1'd1) & (1'b1 == ap_CS_fsm_state10) & (targetBlock_reg_1281 == 1'd1) & (icmp_ln1073_reg_1330 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln49_fu_938_p2 = (i_1_reg_342 + 8'd1);

assign add_ln59_fu_963_p2 = (zext_ln470_reg_1320 + zext_ln59_fu_959_p1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state10_on_subcall_done = ((ap_predicate_op161_call_state10 == 1'b1) & (grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_378_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state3_on_subcall_done = ((grp_run_test_Pipeline_is_valid_label2_fu_366_ap_done == 1'b0) | (grp_run_test_Pipeline_1_fu_353_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state9 = ((outcomeStream_full_n == 1'b0) & (ap_predicate_op157_write_state9 == 1'b1));
end

always @ (*) begin
    ap_block_state9_ignore_call7 = ((outcomeStream_full_n == 1'b0) & (ap_predicate_op157_write_state9 == 1'b1));
end

always @ (*) begin
    ap_condition_744 = ((cond_fu_975_p2 == 1'd0) & (1'b0 == ap_block_state10_on_subcall_done) & (icmp_ln1073_1_reg_1334 == 1'd1) & (1'b1 == ap_CS_fsm_state10) & (icmp_ln1073_reg_1330 == 1'd0));
end

always @ (*) begin
    ap_condition_748 = ((outcomeStream_full_n == 1'b1) & (icmp_ln1073_fu_927_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8));
end

assign ap_done = ap_done_reg;

always @ (*) begin
    ap_predicate_op157_write_state9 = ((targetBlock_reg_1281 == 1'd0) | ((icmp_ln1073_reg_1330 == 1'd1) | (icmp_ln1073_1_fu_933_p2 == 1'd0)));
end

always @ (*) begin
    ap_predicate_op161_call_state10 = ((icmp_ln1073_1_reg_1334 == 1'd1) & (targetBlock_reg_1281 == 1'd1) & (icmp_ln1073_reg_1330 == 1'd0));
end

assign ap_ready = 1'b0;

assign bitcast_ln174_1_fu_801_p1 = outcome_AOV_load_1_reg_1290;

assign bitcast_ln174_2_fu_804_p1 = outcome_AOV_load_2_reg_1295;

assign bitcast_ln174_3_fu_807_p1 = outcome_AOV_load_3_reg_1300;

assign bitcast_ln174_4_fu_810_p1 = outcome_AOV_load_4_reg_1305;

assign bitcast_ln174_5_fu_813_p1 = outcome_AOV_load_5_reg_1310;

assign bitcast_ln174_6_fu_816_p1 = outcome_AOV_q1;

assign bitcast_ln174_7_fu_820_p1 = outcome_AOV_q0;

assign bitcast_ln174_fu_798_p1 = outcome_AOV_load_reg_1285;

assign cond_fu_975_p2 = ((grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_378_ap_return == 2'd1) ? 1'b1 : 1'b0);

assign grp_run_test_Pipeline_1_fu_353_ap_start = grp_run_test_Pipeline_1_fu_353_ap_start_reg;

assign grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_378_ap_start = grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_378_ap_start_reg;

assign grp_run_test_Pipeline_is_valid_label2_fu_366_ap_start = grp_run_test_Pipeline_is_valid_label2_fu_366_ap_start_reg;

assign icmp_ln1073_1_fu_933_p2 = ((i_1_reg_342 < n_regions_V_reg_1325) ? 1'b1 : 1'b0);

assign icmp_ln1073_fu_927_p2 = ((n_regions_V_fu_858_p66 == 8'd0) ? 1'b1 : 1'b0);

assign in_AOV_1_fu_746_p1 = trunc_ln145_4_fu_670_p4;

assign in_AOV_2_fu_752_p1 = trunc_ln145_5_fu_680_p4;

assign in_AOV_3_fu_758_p1 = trunc_ln145_6_fu_690_p4;

assign in_AOV_4_fu_764_p1 = trunc_ln145_7_fu_700_p4;

assign in_AOV_5_fu_770_p1 = trunc_ln145_8_fu_710_p4;

assign in_AOV_6_fu_776_p1 = trunc_ln145_9_fu_720_p4;

assign in_AOV_7_fu_782_p1 = trunc_ln145_s_fu_730_p4;

assign in_AOV_fu_740_p1 = trunc_ln145_3_fu_660_p4;

assign in_checkId_V_fu_656_p1 = copyDest_dout[7:0];

assign or_ln174_s_fu_824_p11 = {{{{{{{{{{bitcast_ln174_7_fu_820_p1}, {bitcast_ln174_6_fu_816_p1}}, {bitcast_ln174_5_fu_813_p1}}, {bitcast_ln174_4_fu_810_p1}}, {bitcast_ln174_3_fu_807_p1}}, {bitcast_ln174_2_fu_804_p1}}, {bitcast_ln174_1_fu_801_p1}}, {bitcast_ln174_fu_798_p1}}, {tmp_6_reg_1276}}, {in_checkId_V_reg_1213}};

assign regions_1_address0 = grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_378_regions_1_address0;

assign regions_1_ce0 = grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_378_regions_1_ce0;

assign regions_2_address0 = grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_378_regions_2_address0;

assign regions_2_ce0 = grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_378_regions_2_ce0;

assign regions_3_address0 = grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_378_regions_3_address0;

assign regions_3_ce0 = grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_378_regions_3_ce0;

assign regions_address0 = grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_378_regions_address0;

assign regions_ce0 = grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_378_regions_ce0;

assign shl_ln59_fu_968_p2 = add_ln59_fu_963_p2 << 12'd3;

assign tmp_5_fu_949_p4 = {{i_1_reg_342[7:1]}};

assign tmp_s_fu_847_p3 = {{in_checkId_V_reg_1213}, {3'd0}};

assign trunc_ln1073_fu_944_p1 = i_1_reg_342[0:0];

assign trunc_ln145_3_fu_660_p4 = {{copyDest_dout[95:64]}};

assign trunc_ln145_4_fu_670_p4 = {{copyDest_dout[127:96]}};

assign trunc_ln145_5_fu_680_p4 = {{copyDest_dout[159:128]}};

assign trunc_ln145_6_fu_690_p4 = {{copyDest_dout[191:160]}};

assign trunc_ln145_7_fu_700_p4 = {{copyDest_dout[223:192]}};

assign trunc_ln145_8_fu_710_p4 = {{copyDest_dout[255:224]}};

assign trunc_ln145_9_fu_720_p4 = {{copyDest_dout[287:256]}};

assign trunc_ln145_s_fu_730_p4 = {{copyDest_dout[319:288]}};

assign zext_ln470_fu_854_p1 = tmp_s_fu_847_p3;

assign zext_ln59_fu_959_p1 = tmp_5_fu_949_p4;

always @ (posedge ap_clk) begin
    ap_done_reg <= 1'b0;
    zext_ln470_reg_1320[2:0] <= 3'b000;
    zext_ln470_reg_1320[11] <= 1'b0;
    shl_ln59_reg_1348[2:0] <= 3'b000;
end

endmodule //run_run_test
